Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 17 23:22:07 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.851        0.000                      0                  254        0.070        0.000                      0                  254        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.851        0.000                      0                  254        0.070        0.000                      0                  254        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 2.870ns (39.819%)  route 4.338ns (60.181%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.659     9.303    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.629 r  t1/FontRom/g0_b1/O
                         net (fo=3, routed)           1.141    10.770    vga_sync_unit/out[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.124    10.894 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.894    t1/fontRow_reg_0[1]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  t1/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.271    t1/fontAddress__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.586 r  t1/fontAddress__0_carry__0/O[3]
                         net (fo=1, routed)           0.782    12.368    t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749    14.219    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.878ns (40.926%)  route 4.154ns (59.074%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.659     9.303    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.629 r  t1/FontRom/g0_b1/O
                         net (fo=3, routed)           1.141    10.770    vga_sync_unit/out[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.124    10.894 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.894    t1/fontRow_reg_0[1]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  t1/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.271    t1/fontAddress__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.594 r  t1/fontAddress__0_carry__0/O[1]
                         net (fo=1, routed)           0.599    12.192    t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    14.220    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 2.794ns (40.240%)  route 4.149ns (59.760%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.659     9.303    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.629 r  t1/FontRom/g0_b1/O
                         net (fo=3, routed)           1.141    10.770    vga_sync_unit/out[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.124    10.894 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.894    t1/fontRow_reg_0[1]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  t1/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.271    t1/fontAddress__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.510 r  t1/fontAddress__0_carry__0/O[2]
                         net (fo=1, routed)           0.594    12.104    t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.743    14.225    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.822ns (40.841%)  route 4.088ns (59.159%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.778     9.423    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.749 r  t1/FontRom/g0_b0/O
                         net (fo=3, routed)           0.831    10.580    t1/FontRom/out[0]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  t1/FontRom/fontAddress__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.704    t1/FontRom_n_12
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.347 r  t1/fontAddress__0_carry/O[3]
                         net (fo=1, routed)           0.723    12.070    t1/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.749    14.219    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 2.774ns (40.165%)  route 4.133ns (59.835%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.659     9.303    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.629 r  t1/FontRom/g0_b1/O
                         net (fo=3, routed)           1.141    10.770    vga_sync_unit/out[0]
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.124    10.894 r  vga_sync_unit/fontAddress__0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.894    t1/fontRow_reg_0[1]
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.270 r  t1/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.271    t1/fontAddress__0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.490 r  t1/fontAddress__0_carry__0/O[0]
                         net (fo=1, routed)           0.577    12.067    t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.737    14.231    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.757ns (40.274%)  route 4.089ns (59.726%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.778     9.423    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.749 r  t1/FontRom/g0_b0/O
                         net (fo=3, routed)           0.831    10.580    t1/FontRom/out[0]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  t1/FontRom/fontAddress__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.704    t1/FontRom_n_12
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.282 r  t1/fontAddress__0_carry/O[2]
                         net (fo=1, routed)           0.724    12.006    t1/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.743    14.225    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/FontRom/fontRow_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.409ns (37.811%)  route 3.962ns (62.189%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.639     5.160    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     5.579 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.696     6.275    t1/Q[3]
    SLICE_X7Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.560     6.835 r  t1/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    t1/charPosition3_carry_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  t1/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.949    t1/charPosition3_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.106 f  t1/charPosition3_carry__1/CO[1]
                         net (fo=3, routed)           0.468     7.574    t1/FontRom/CO[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.329     7.903 r  t1/FontRom/g0_b0_i_7/O
                         net (fo=4, routed)           0.592     8.495    t1/FontRom/g0_b0_i_7_n_0
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.150     8.645 r  t1/FontRom/g0_b0_i_3/O
                         net (fo=7, routed)           0.778     9.423    t1/FontRom/sel[2]
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.326     9.749 r  t1/FontRom/g0_b0/O
                         net (fo=3, routed)           0.831    10.580    t1/FontRom/out[0]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.124    10.704 r  t1/FontRom/fontAddress__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.704    t1/FontRom_n_12
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.934 r  t1/fontAddress__0_carry/O[1]
                         net (fo=1, routed)           0.598    11.531    t1/FontRom/ADDRARDADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.482    14.823    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.968    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.748    14.220    t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 ats/nolabel_line56/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line56/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.890ns (20.487%)  route 3.454ns (79.513%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.808     5.329    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  ats/nolabel_line56/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  ats/nolabel_line56/counter_reg[3]/Q
                         net (fo=2, routed)           1.088     6.935    ats/nolabel_line56/counter_reg[3]
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.059 r  ats/nolabel_line56/rightshiftreg[9]_i_4/O
                         net (fo=1, routed)           0.634     7.694    ats/nolabel_line56/rightshiftreg[9]_i_4_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I3_O)        0.124     7.818 r  ats/nolabel_line56/rightshiftreg[9]_i_3/O
                         net (fo=6, routed)           0.954     8.772    ats/nolabel_line56/rightshiftreg[9]_i_3_n_0
    SLICE_X4Y105         LUT4 (Prop_lut4_I2_O)        0.124     8.896 r  ats/nolabel_line56/counter[0]_i_1__1/O
                         net (fo=14, routed)          0.778     9.674    ats/nolabel_line56/counter[0]_i_1__1_n_0
    SLICE_X6Y106         FDRE                                         r  ats/nolabel_line56/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.682    15.023    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  ats/nolabel_line56/counter_reg[12]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.745    ats/nolabel_line56/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 ats/nolabel_line56/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line56/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.890ns (20.487%)  route 3.454ns (79.513%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.808     5.329    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  ats/nolabel_line56/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  ats/nolabel_line56/counter_reg[3]/Q
                         net (fo=2, routed)           1.088     6.935    ats/nolabel_line56/counter_reg[3]
    SLICE_X7Y103         LUT6 (Prop_lut6_I4_O)        0.124     7.059 r  ats/nolabel_line56/rightshiftreg[9]_i_4/O
                         net (fo=1, routed)           0.634     7.694    ats/nolabel_line56/rightshiftreg[9]_i_4_n_0
    SLICE_X7Y104         LUT6 (Prop_lut6_I3_O)        0.124     7.818 r  ats/nolabel_line56/rightshiftreg[9]_i_3/O
                         net (fo=6, routed)           0.954     8.772    ats/nolabel_line56/rightshiftreg[9]_i_3_n_0
    SLICE_X4Y105         LUT4 (Prop_lut4_I2_O)        0.124     8.896 r  ats/nolabel_line56/counter[0]_i_1__1/O
                         net (fo=14, routed)          0.778     9.674    ats/nolabel_line56/counter[0]_i_1__1_n_0
    SLICE_X6Y106         FDRE                                         r  ats/nolabel_line56/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.682    15.023    ats/nolabel_line56/clk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  ats/nolabel_line56/counter_reg[13]/C
                         clock pessimism              0.281    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    14.745    ats/nolabel_line56/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.702ns (56.488%)  route 2.081ns (43.512%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.599     5.120    t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.574 r  t1/FontRom/fontRow_reg/DOADO[5]
                         net (fo=1, routed)           1.014     8.588    t1/FontRom/charBitInRow[5]
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     8.712 r  t1/FontRom/pixel_i_3/O
                         net (fo=1, routed)           1.067     9.780    t1/FontRom/pixel_i_3_n_0
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124     9.904 r  t1/FontRom/pixel_i_1/O
                         net (fo=1, routed)           0.000     9.904    t1/FontRom_n_10
    SLICE_X7Y49          FDRE                                         r  t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.518    14.859    t1/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  t1/pixel_reg/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)        0.029    15.033    t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ats/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.475    ats/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  ats/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ats/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.749    ats/counter_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  ats/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    ats/counter_reg[4]_i_1__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  ats/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.948    ats/counter_reg[8]_i_1__1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  ats/counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.002    ats/counter_reg[12]_i_1__1_n_7
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.949     2.077    ats/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[12]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ats/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ats/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.475    ats/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  ats/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ats/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.749    ats/counter_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  ats/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    ats/counter_reg[4]_i_1__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  ats/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.948    ats/counter_reg[8]_i_1__1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  ats/counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.013    ats/counter_reg[12]_i_1__1_n_5
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.949     2.077    ats/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[14]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ats/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ats/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.475    ats/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  ats/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ats/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.749    ats/counter_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  ats/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    ats/counter_reg[4]_i_1__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  ats/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.948    ats/counter_reg[8]_i_1__1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  ats/counter_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.038    ats/counter_reg[12]_i_1__1_n_6
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.949     2.077    ats/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[13]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ats/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ats/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.475    ats/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  ats/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ats/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.749    ats/counter_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  ats/counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.909    ats/counter_reg[4]_i_1__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  ats/counter_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.948    ats/counter_reg[8]_i_1__1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.038 r  ats/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.038    ats/counter_reg[12]_i_1__1_n_4
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.949     2.077    ats/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  ats/counter_reg[15]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ats/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.864%)  route 0.333ns (64.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.592     1.475    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.333     1.949    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.994    vga_sync_unit/hsync_next
    SLICE_X4Y49          FDRE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.865     1.992    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091     1.839    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.187ns (34.885%)  route 0.349ns (65.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.594     1.477    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.349     1.967    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X3Y49          LUT4 (Prop_lut4_I2_O)        0.046     2.013 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.013    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.867     1.994    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.857    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.764%)  route 0.349ns (65.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.594     1.477    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.349     1.967    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     2.012 r  vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.867     1.994    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.841    vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.675     1.559    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  ats/receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=4, routed)           0.108     1.808    ats/receiver_unit/RxData[0]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.048     1.856 r  ats/receiver_unit/TxData[6]_i_3/O
                         net (fo=1, routed)           0.000     1.856    ats/receiver_unit_n_6
    SLICE_X4Y101         FDRE                                         r  ats/TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.949     2.077    ats/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  ats/TxData_reg[6]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.107     1.679    ats/TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.675     1.559    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  ats/receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=4, routed)           0.109     1.809    ats/receiver_unit/RxData[0]
    SLICE_X4Y101         LUT5 (Prop_lut5_I4_O)        0.049     1.858 r  ats/receiver_unit/TxData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    ats/receiver_unit_n_5
    SLICE_X4Y101         FDRE                                         r  ats/TxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.949     2.077    ats/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  ats/TxData_reg[2]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.107     1.679    ats/TxData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.567     1.450    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=15, routed)          0.084     1.699    vga_sync_unit/Q[5]
    SLICE_X11Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.744    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.837     1.964    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.555    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y97    ats/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y99    ats/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y99    ats/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y97    ats/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y100   ats/receiver_unit/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y100   ats/receiver_unit/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y100   ats/receiver_unit/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y101   ats/receiver_unit/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y101   ats/receiver_unit/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y101   ats/receiver_unit/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y101   ats/receiver_unit/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y102   ats/receiver_unit/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y102   ats/receiver_unit/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y102   ats/receiver_unit/rxshiftreg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y97    ats/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y99    ats/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y99    ats/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y97    ats/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98    ats/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98    ats/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98    ats/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98    ats/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y99    ats/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y99    ats/counter_reg[9]/C



