// Seed: 965643345
module module_0;
  assign module_3.id_16 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_4;
  assign id_3 = id_4;
  module_0 modCall_1 ();
  always @(posedge id_4 or posedge 1);
  wire id_5;
endmodule
module module_3 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input supply0 id_14,
    output supply0 id_15,
    input wire id_16
    , id_20,
    output supply0 id_17,
    output wire id_18
);
  assign id_10 = ~id_14;
  module_0 modCall_1 ();
  wire id_21;
  wire id_22;
  wire  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
endmodule
