#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd765c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd89ae0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0xd7b5f0 .functor NOT 1, L_0xdc1480, C4<0>, C4<0>, C4<0>;
L_0xd9aa10 .functor XOR 2, L_0xdc0fe0, L_0xdc11c0, C4<00>, C4<00>;
L_0xdc13c0 .functor XOR 2, L_0xd9aa10, L_0xdc12f0, C4<00>, C4<00>;
v0xdbf540_0 .net *"_ivl_10", 1 0, L_0xdc12f0;  1 drivers
v0xdbf640_0 .net *"_ivl_12", 1 0, L_0xdc13c0;  1 drivers
v0xdbf720_0 .net *"_ivl_2", 1 0, L_0xdc0f20;  1 drivers
v0xdbf7e0_0 .net *"_ivl_4", 1 0, L_0xdc0fe0;  1 drivers
v0xdbf8c0_0 .net *"_ivl_6", 1 0, L_0xdc11c0;  1 drivers
v0xdbf9f0_0 .net *"_ivl_8", 1 0, L_0xd9aa10;  1 drivers
v0xdbfad0_0 .net "a", 0 0, v0xdbd870_0;  1 drivers
v0xdbfc00_0 .net "b", 0 0, v0xdbd910_0;  1 drivers
v0xdbfd30_0 .net "cin", 0 0, v0xdbd9b0_0;  1 drivers
v0xdbfef0_0 .var "clk", 0 0;
v0xdbff90_0 .net "cout_dut", 0 0, L_0xd8fe00;  1 drivers
v0xdc0060_0 .net "cout_ref", 0 0, L_0xdc0710;  1 drivers
v0xdc0130_0 .var/2u "stats1", 223 0;
v0xdc01d0_0 .var/2u "strobe", 0 0;
v0xdc0270_0 .net "sum_dut", 0 0, L_0xd7c020;  1 drivers
v0xdc0310_0 .net "sum_ref", 0 0, L_0xdc07b0;  1 drivers
v0xdc03b0_0 .net "tb_match", 0 0, L_0xdc1480;  1 drivers
v0xdc0450_0 .net "tb_mismatch", 0 0, L_0xd7b5f0;  1 drivers
v0xdc0510_0 .net "wavedrom_enable", 0 0, v0xdbdaf0_0;  1 drivers
v0xdc05e0_0 .net "wavedrom_title", 511 0, v0xdbdbe0_0;  1 drivers
L_0xdc0f20 .concat [ 1 1 0 0], L_0xdc07b0, L_0xdc0710;
L_0xdc0fe0 .concat [ 1 1 0 0], L_0xdc07b0, L_0xdc0710;
L_0xdc11c0 .concat [ 1 1 0 0], L_0xd7c020, L_0xd8fe00;
L_0xdc12f0 .concat [ 1 1 0 0], L_0xdc07b0, L_0xdc0710;
L_0xdc1480 .cmp/eeq 2, L_0xdc0f20, L_0xdc13c0;
S_0xd89c70 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0xd89ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fcf686d3060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd84a60_0 .net *"_ivl_10", 0 0, L_0x7fcf686d3060;  1 drivers
v0xd7b3a0_0 .net *"_ivl_11", 1 0, L_0xdc0a90;  1 drivers
v0xd7b6c0_0 .net *"_ivl_13", 1 0, L_0xdc0bd0;  1 drivers
L_0x7fcf686d30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd7ba10_0 .net *"_ivl_16", 0 0, L_0x7fcf686d30a8;  1 drivers
v0xd7bda0_0 .net *"_ivl_17", 1 0, L_0xdc0d00;  1 drivers
v0xd7c130_0 .net *"_ivl_3", 1 0, L_0xdc0850;  1 drivers
L_0x7fcf686d3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd7c4c0_0 .net *"_ivl_6", 0 0, L_0x7fcf686d3018;  1 drivers
v0xdbcb50_0 .net *"_ivl_7", 1 0, L_0xdc0940;  1 drivers
v0xdbcc30_0 .net "a", 0 0, v0xdbd870_0;  alias, 1 drivers
v0xdbccf0_0 .net "b", 0 0, v0xdbd910_0;  alias, 1 drivers
v0xdbcdb0_0 .net "cin", 0 0, v0xdbd9b0_0;  alias, 1 drivers
v0xdbce70_0 .net "cout", 0 0, L_0xdc0710;  alias, 1 drivers
v0xdbcf30_0 .net "sum", 0 0, L_0xdc07b0;  alias, 1 drivers
L_0xdc0710 .part L_0xdc0d00, 1, 1;
L_0xdc07b0 .part L_0xdc0d00, 0, 1;
L_0xdc0850 .concat [ 1 1 0 0], v0xdbd870_0, L_0x7fcf686d3018;
L_0xdc0940 .concat [ 1 1 0 0], v0xdbd910_0, L_0x7fcf686d3060;
L_0xdc0a90 .arith/sum 2, L_0xdc0850, L_0xdc0940;
L_0xdc0bd0 .concat [ 1 1 0 0], v0xdbd9b0_0, L_0x7fcf686d30a8;
L_0xdc0d00 .arith/sum 2, L_0xdc0a90, L_0xdc0bd0;
S_0xdbd090 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0xd89ae0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xdbd870_0 .var "a", 0 0;
v0xdbd910_0 .var "b", 0 0;
v0xdbd9b0_0 .var "cin", 0 0;
v0xdbda50_0 .net "clk", 0 0, v0xdbfef0_0;  1 drivers
v0xdbdaf0_0 .var "wavedrom_enable", 0 0;
v0xdbdbe0_0 .var "wavedrom_title", 511 0;
E_0xd87fb0/0 .event negedge, v0xdbda50_0;
E_0xd87fb0/1 .event posedge, v0xdbda50_0;
E_0xd87fb0 .event/or E_0xd87fb0/0, E_0xd87fb0/1;
E_0xd87d50 .event negedge, v0xdbda50_0;
E_0xd729f0 .event posedge, v0xdbda50_0;
S_0xdbd370 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xdbd090;
 .timescale -12 -12;
v0xdbd570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdbd670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xdbd090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdbdd40 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0xd89ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0xd8fe00 .functor OR 1, L_0xd7bc90, L_0xd7c3b0, C4<0>, C4<0>;
v0xdbecc0_0 .net "a", 0 0, v0xdbd870_0;  alias, 1 drivers
v0xdbed80_0 .net "b", 0 0, v0xdbd910_0;  alias, 1 drivers
v0xdbee40_0 .net "c1", 0 0, L_0xd7bc90;  1 drivers
v0xdbef10_0 .net "c2", 0 0, L_0xd7c3b0;  1 drivers
v0xdbefe0_0 .net "cin", 0 0, v0xdbd9b0_0;  alias, 1 drivers
v0xdbf0d0_0 .net "cout", 0 0, L_0xd8fe00;  alias, 1 drivers
v0xdbf170_0 .net "s1", 0 0, L_0xd7b940;  1 drivers
v0xdbf260_0 .net "sum", 0 0, L_0xd7c020;  alias, 1 drivers
S_0xdbe000 .scope module, "ha1" "half_adder" 4 12, 4 31 0, S_0xdbdd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0xd7b940 .functor XOR 1, v0xdbd870_0, v0xdbd910_0, C4<0>, C4<0>;
L_0xd7bc90 .functor AND 1, v0xdbd870_0, v0xdbd910_0, C4<1>, C4<1>;
v0xdbe2a0_0 .net "a", 0 0, v0xdbd870_0;  alias, 1 drivers
v0xdbe3b0_0 .net "b", 0 0, v0xdbd910_0;  alias, 1 drivers
v0xdbe4c0_0 .net "cout", 0 0, L_0xd7bc90;  alias, 1 drivers
v0xdbe560_0 .net "sum", 0 0, L_0xd7b940;  alias, 1 drivers
S_0xdbe680 .scope module, "ha2" "half_adder" 4 20, 4 31 0, S_0xdbdd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0xd7c020 .functor XOR 1, L_0xd7b940, v0xdbd9b0_0, C4<0>, C4<0>;
L_0xd7c3b0 .functor AND 1, L_0xd7b940, v0xdbd9b0_0, C4<1>, C4<1>;
v0xdbe910_0 .net "a", 0 0, L_0xd7b940;  alias, 1 drivers
v0xdbe9e0_0 .net "b", 0 0, v0xdbd9b0_0;  alias, 1 drivers
v0xdbead0_0 .net "cout", 0 0, L_0xd7c3b0;  alias, 1 drivers
v0xdbeb70_0 .net "sum", 0 0, L_0xd7c020;  alias, 1 drivers
S_0xdbf320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xd89ae0;
 .timescale -12 -12;
E_0xd87b00 .event anyedge, v0xdc01d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdc01d0_0;
    %nor/r;
    %assign/vec4 v0xdc01d0_0, 0;
    %wait E_0xd87b00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdbd090;
T_3 ;
    %wait E_0xd729f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd729f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd729f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd729f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd729f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd729f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd729f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %wait E_0xd87d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdbd670;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd87fb0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xdbd9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbd910_0, 0;
    %assign/vec4 v0xdbd870_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd89ae0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdbfef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc01d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd89ae0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xdbfef0_0;
    %inv;
    %store/vec4 v0xdbfef0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd89ae0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdbda50_0, v0xdc0450_0, v0xdbfad0_0, v0xdbfc00_0, v0xdbfd30_0, v0xdc0060_0, v0xdbff90_0, v0xdc0310_0, v0xdc0270_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd89ae0;
T_7 ;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd89ae0;
T_8 ;
    %wait E_0xd87fb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc0130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
    %load/vec4 v0xdc03b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc0130_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xdc0060_0;
    %load/vec4 v0xdc0060_0;
    %load/vec4 v0xdbff90_0;
    %xor;
    %load/vec4 v0xdc0060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xdc0310_0;
    %load/vec4 v0xdc0310_0;
    %load/vec4 v0xdc0270_0;
    %xor;
    %load/vec4 v0xdc0310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xdc0130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc0130_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/fadd/iter0/response0/top_module.sv";
