library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
 
entity Digit1 is
PORT( clk: 		in std_logic;
	
	);
end Digit1;
 
architecture behavioral of Digit1 is

begin
	DigitSelection: process(clk)
	begin
		if(clk'event and clk='1')then
			
		end if;
	end process;

end behavioral;