// Seed: 1901877383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output tri id_12;
  inout wire id_11;
  output wire _id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_2,
      id_11,
      id_11,
      id_5,
      id_7,
      id_7,
      id_11,
      id_7,
      id_2,
      id_11,
      id_11,
      id_7,
      id_12,
      id_5,
      id_11,
      id_5,
      id_8,
      id_3,
      id_2,
      id_7,
      id_2,
      id_11
  );
  input logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [-1 : 1] id_14;
  parameter id_15 = id_12++;
  wire id_16;
  wire id_17;
  parameter id_18 = 1;
  wire id_19;
  parameter id_20 = id_18[1'h0 : 1'b0] - id_15;
  wire id_21;
endmodule
