#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 14 10:50:05 2020
# Process ID: 15356
# Current directory: C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1
# Command line: vivado.exe -log tragaperras.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tragaperras.tcl
# Log file: C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1/tragaperras.vds
# Journal file: C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tragaperras.tcl -notrace
Command: synth_design -top tragaperras -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 837.012 ; gain = 178.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tragaperras' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:19]
INFO: [Synth 8-3491] module 'cd' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/ruta_datos.vhd:7' bound to instance 'i_cd' of component 'cd' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:85]
INFO: [Synth 8-638] synthesizing module 'cd' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/ruta_datos.vhd:20]
INFO: [Synth 8-3491] module 'divisor' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/divisor.vhd:5' bound to instance 'divisor_frec' of component 'divisor' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/ruta_datos.vhd:124]
INFO: [Synth 8-638] synthesizing module 'divisor' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/divisor.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'divisor' (1#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/divisor.vhd:15]
INFO: [Synth 8-3491] module 'memoria1' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1/.Xil/Vivado-15356-DESKTOP-NJO422N/realtime/memoria1_stub.vhdl:5' bound to instance 'mi_memoria_1' of component 'memoria1' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/ruta_datos.vhd:237]
INFO: [Synth 8-638] synthesizing module 'memoria1' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1/.Xil/Vivado-15356-DESKTOP-NJO422N/realtime/memoria1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'memoria2' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1/.Xil/Vivado-15356-DESKTOP-NJO422N/realtime/memoria2_stub.vhdl:5' bound to instance 'mi_memoria_2' of component 'memoria2' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/ruta_datos.vhd:245]
INFO: [Synth 8-638] synthesizing module 'memoria2' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1/.Xil/Vivado-15356-DESKTOP-NJO422N/realtime/memoria2_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'cd' (2#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/ruta_datos.vhd:20]
INFO: [Synth 8-3491] module 'uc' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/unidad_control.vhd:5' bound to instance 'i_uc' of component 'uc' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:97]
INFO: [Synth 8-638] synthesizing module 'uc' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/unidad_control.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'uc' (3#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/unidad_control.vhd:16]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'deb_ini' of component 'debouncer' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:107]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/debouncer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/debouncer.vhd:16]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'deb_fin' of component 'debouncer' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:114]
INFO: [Synth 8-3491] module 'displays' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:7' bound to instance 'disp' of component 'displays' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:121]
INFO: [Synth 8-638] synthesizing module 'displays' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:20]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_0' of component 'conv_7seg' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:36]
INFO: [Synth 8-638] synthesizing module 'conv_7seg' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/conv_7seg.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'conv_7seg' (5#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/conv_7seg.vhd:9]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_1' of component 'conv_7seg' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:37]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_2' of component 'conv_7seg' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:38]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_3' of component 'conv_7seg' [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'displays' (6#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/displays.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tragaperras' (7#1) [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/new/modulo_tragaperras.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.281 ; gain = 244.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.281 ; gain = 244.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.281 ; gain = 244.406
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/ip/memoria1/memoria1/memoria1_in_context.xdc] for cell 'i_cd/mi_memoria_1'
Finished Parsing XDC File [c:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/ip/memoria1/memoria1/memoria1_in_context.xdc] for cell 'i_cd/mi_memoria_1'
Parsing XDC File [c:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/ip/memoria2/memoria2/memoria2_in_context.xdc] for cell 'i_cd/mi_memoria_2'
Finished Parsing XDC File [c:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/sources_1/ip/memoria2/memoria2/memoria2_in_context.xdc] for cell 'i_cd/mi_memoria_2'
Parsing XDC File [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tragaperras_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tragaperras_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1021.484 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_cd/mi_memoria_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_cd/mi_memoria_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.457 ; gain = 370.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.457 ; gain = 370.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_cd/mi_memoria_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_cd/mi_memoria_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.457 ; gain = 370.582
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'uc'
INFO: [Synth 8-5544] ROM "ctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                              000
                      s1 |                            00010 |                              001
                      s2 |                            00100 |                              010
                      s3 |                            01000 |                              011
                      s4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'one-hot' in module 'uc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waitingpression |                               00 |                               00
      pressiondebouncing |                               01 |                               01
       waitingdepression |                               10 |                               10
    depressiondebouncing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.457 ; gain = 370.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
Module cd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uc 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module displays 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.457 ; gain = 370.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1029.457 ; gain = 370.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1034.406 ; gain = 375.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1036.758 ; gain = 377.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |memoria1      |         1|
|2     |memoria2      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |memoria1_bbox_0 |     1|
|2     |memoria2_bbox_1 |     1|
|3     |BUFG            |     2|
|4     |CARRY4          |    41|
|5     |LUT1            |     5|
|6     |LUT2            |    95|
|7     |LUT3            |    11|
|8     |LUT4            |    90|
|9     |LUT5            |    19|
|10    |LUT6            |    45|
|11    |FDCE            |   174|
|12    |FDPE            |     5|
|13    |FDRE            |    20|
|14    |IBUF            |     9|
|15    |OBUF            |    25|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            |   549|
|2     |  deb_fin        |debouncer   |    68|
|3     |  deb_ini        |debouncer_0 |    67|
|4     |  disp           |displays    |    31|
|5     |  i_cd           |cd          |   330|
|6     |    divisor_frec |divisor     |   166|
|7     |  i_uc           |uc          |    17|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1042.586 ; gain = 257.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1042.586 ; gain = 383.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1058.668 ; gain = 635.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ProyectosVivaldo/p5_avanzado/p5_avanzado.runs/synth_1/tragaperras.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tragaperras_utilization_synth.rpt -pb tragaperras_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 10:50:40 2020...
