#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 17 15:56:14 2020
# Process ID: 9944
# Current directory: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14048 C:\Users\sarcasmisthere\Desktop\uec2project\repo\PROJEKT 1.0\bomberman_uec2\MicroblazeProject\MicroblazeProject.xpr
# Log file: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/vivado.log
# Journal file: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject'
INFO: [Project 1-313] Project file moved from 'D:/bomberman_uec2/MicroblazeProject' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/ip_repo/GPU_BRAM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/ip_repo/PADS_SOUND_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/ip_repo/GPU_DC_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vitis/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 940.770 ; gain = 282.441
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 17 15:57:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/synth_1/runme.log
[Mon Aug 17 15:57:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.672 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795593A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.039 ; gain = 1215.367
set_property PROGRAM.FILE {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
write_hw_platform -fixed -force  -include_bit -file {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/QUARTZ.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/QUARTZ.xsa ...
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vitis/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/QUARTZ.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -force  -include_bit -file {C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/design_1_wrapper.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/design_1_wrapper.xsa ...
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_rst_clk_100M_0
design_1_clk_wiz_0_0
design_1_axi_uartlite_0_0

INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/design_1_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug 17 16:26:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/sarcasmisthere/Desktop/uec2project/repo/PROJEKT 1.0/bomberman_uec2/MicroblazeProject/MicroblazeProject.runs/impl_1/runme.log
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 16:26:48 2020...
