<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:0s</data>
            <data>0h:0m:0s</data>
            <data>0h:0m:3s</data>
            <data>125</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 5 5600H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 7)] Analyzing module voice_loop (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 6)] Analyzing module fir_guide (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Analyzing module mult_cell (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Analyzing module mult_man (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 9)] Analyzing module audio_fir (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;audio_fir&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 9)] Elaborating module audio_fir</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 58)] Elaborating instance voice_loop_test_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 7)] Elaborating module voice_loop</data>
        </row>
        <row>
            <data message="7">Verilog-4072: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 65)] PLL1 is referenced to undefined module</data>
        </row>
    </table>
</tables>