/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  reg [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_12z[0] ? celloutsig_1_17z[13] : celloutsig_1_3z[4];
  assign celloutsig_0_66z = ~(celloutsig_0_41z & celloutsig_0_14z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_6z & celloutsig_1_6z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z & celloutsig_0_2z);
  assign celloutsig_0_0z = ~((in_data[52] | in_data[10]) & in_data[87]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | in_data[56]) & celloutsig_0_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_10z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_6z));
  assign celloutsig_1_0z = in_data[126] | ~(in_data[138]);
  assign celloutsig_0_29z = in_data[14] | ~(celloutsig_0_2z);
  assign celloutsig_0_5z = celloutsig_0_1z[3:1] + { in_data[14], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_8z[3], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z } + celloutsig_1_8z[5:1];
  assign celloutsig_0_20z = celloutsig_0_15z[13:9] + celloutsig_0_12z[6:2];
  assign celloutsig_0_22z = celloutsig_0_14z + { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[3:0], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_8z[4:0], celloutsig_1_9z, celloutsig_1_7z, 3'h0, celloutsig_1_12z[0] } / { 1'h1, in_data[102], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_13z = { in_data[92:82], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z } / { 1'h1, in_data[23:17], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_15z[5:4], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z } / { 1'h1, celloutsig_0_11z[9:8], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_21z[7:3], celloutsig_0_24z, celloutsig_0_24z } == { celloutsig_0_18z[4:1], celloutsig_0_10z };
  assign celloutsig_0_41z = { celloutsig_0_20z[4:3], celloutsig_0_3z, celloutsig_0_3z } == { in_data[20:19], celloutsig_0_38z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[161:127] == { in_data[141:108], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[3:2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } == { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_15z[4:1] == { celloutsig_1_13z[5:3], celloutsig_1_9z };
  assign celloutsig_0_19z = celloutsig_0_13z[14:11] == { celloutsig_0_11z[2:0], celloutsig_0_7z };
  assign celloutsig_0_46z = celloutsig_0_22z >= celloutsig_0_11z[8:2];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_1z } >= celloutsig_1_3z;
  assign celloutsig_0_60z = celloutsig_0_18z[15:10] <= { celloutsig_0_50z, celloutsig_0_20z };
  assign celloutsig_0_7z = celloutsig_0_6z[9:2] <= { celloutsig_0_6z[9:4], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z);
  assign celloutsig_0_67z = celloutsig_0_60z & ~(celloutsig_0_46z);
  assign celloutsig_1_2z = in_data[182] & ~(celloutsig_1_1z);
  assign celloutsig_0_24z = celloutsig_0_18z[13] & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[67], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_14z = celloutsig_0_6z[5] ? { celloutsig_0_5z[1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z } : { celloutsig_0_6z[4:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_9z ? { celloutsig_0_13z[16:4], celloutsig_0_10z } : { celloutsig_0_12z[2:0], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = | { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_7z = | in_data[141:137];
  assign celloutsig_0_4z = ~^ in_data[3:1];
  assign celloutsig_1_4z = { in_data[146:144], celloutsig_1_0z } >> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z } >> in_data[149:144];
  assign celloutsig_0_8z = celloutsig_0_6z[10:2] >>> celloutsig_0_6z[8:0];
  assign celloutsig_0_25z = celloutsig_0_8z[6:0] >>> celloutsig_0_18z[6:0];
  assign celloutsig_1_17z = { celloutsig_1_13z[5], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[108:98], celloutsig_1_15z };
  assign celloutsig_0_11z = { celloutsig_0_6z[8:2], celloutsig_0_5z, celloutsig_0_5z } ^ { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_8z[4:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z } ^ { in_data[62:60], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_18z[8:0] ^ { celloutsig_0_13z[8:1], celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_6z = { celloutsig_0_5z[1:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[156:154], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_50z = ~((celloutsig_0_25z[4] & celloutsig_0_11z[6]) | (celloutsig_0_41z & celloutsig_0_29z));
  assign celloutsig_1_12z[0] = celloutsig_1_4z[0] ^ celloutsig_1_11z;
  assign celloutsig_1_12z[3:1] = 3'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
