
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000904c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040904c  0040904c  0001104c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  00409054  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004d4  20000884  004098d8  00018884  2**2
                  ALLOC
  4 .stack        00003000  20000d58  00409dac  00018884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00018884  2**0
                  CONTENTS, READONLY
  6 .comment      000000cb  00000000  00000000  000188ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b0af  00000000  00000000  00018979  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000019c0  00000000  00000000  00023a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006511  00000000  00000000  000253e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000af0  00000000  00000000  0002b8f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009d8  00000000  00000000  0002c3e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013f91  00000000  00000000  0002cdc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ae8b  00000000  00000000  00040d52  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005a283  00000000  00000000  0004bbdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000036c0  00000000  00000000  000a5e60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d58 	.word	0x20003d58
  400004:	0040225d 	.word	0x0040225d
  400008:	00402325 	.word	0x00402325
  40000c:	00402325 	.word	0x00402325
  400010:	00402325 	.word	0x00402325
  400014:	00402325 	.word	0x00402325
  400018:	00402325 	.word	0x00402325
	...
  40002c:	00402325 	.word	0x00402325
  400030:	00402325 	.word	0x00402325
  400034:	00000000 	.word	0x00000000
  400038:	00402325 	.word	0x00402325
  40003c:	00402325 	.word	0x00402325
  400040:	00402325 	.word	0x00402325
  400044:	00402325 	.word	0x00402325
  400048:	00402325 	.word	0x00402325
  40004c:	00402325 	.word	0x00402325
  400050:	00402325 	.word	0x00402325
  400054:	00402325 	.word	0x00402325
  400058:	00402325 	.word	0x00402325
  40005c:	00402325 	.word	0x00402325
  400060:	00402325 	.word	0x00402325
  400064:	00402325 	.word	0x00402325
  400068:	00000000 	.word	0x00000000
  40006c:	00401f35 	.word	0x00401f35
  400070:	00401f4d 	.word	0x00401f4d
  400074:	00401f65 	.word	0x00401f65
  400078:	00402325 	.word	0x00402325
  40007c:	00402325 	.word	0x00402325
	...
  400088:	00402325 	.word	0x00402325
  40008c:	00402325 	.word	0x00402325
  400090:	00402325 	.word	0x00402325
  400094:	00402325 	.word	0x00402325
  400098:	00402325 	.word	0x00402325
  40009c:	00402729 	.word	0x00402729
  4000a0:	00402325 	.word	0x00402325
  4000a4:	00402325 	.word	0x00402325
  4000a8:	00402325 	.word	0x00402325
  4000ac:	00402325 	.word	0x00402325
  4000b0:	00402325 	.word	0x00402325
  4000b4:	00402759 	.word	0x00402759
  4000b8:	00402325 	.word	0x00402325
  4000bc:	00402325 	.word	0x00402325
  4000c0:	00402325 	.word	0x00402325
  4000c4:	00402325 	.word	0x00402325
  4000c8:	00402325 	.word	0x00402325

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409054 	.word	0x00409054

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00409054 	.word	0x00409054
  40011c:	20000888 	.word	0x20000888
  400120:	00409054 	.word	0x00409054
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400136:	68fb      	ldr	r3, [r7, #12]
  400138:	2201      	movs	r2, #1
  40013a:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40013c:	68fb      	ldr	r3, [r7, #12]
  40013e:	2200      	movs	r2, #0
  400140:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400142:	68fb      	ldr	r3, [r7, #12]
  400144:	f240 2202 	movw	r2, #514	; 0x202
  400148:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40014c:	68fb      	ldr	r3, [r7, #12]
  40014e:	2200      	movs	r2, #0
  400150:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	2200      	movs	r2, #0
  400158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	005b      	lsls	r3, r3, #1
  400160:	68ba      	ldr	r2, [r7, #8]
  400162:	fbb2 f3f3 	udiv	r3, r2, r3
  400166:	3b01      	subs	r3, #1
  400168:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40016a:	68fb      	ldr	r3, [r7, #12]
  40016c:	685a      	ldr	r2, [r3, #4]
  40016e:	697b      	ldr	r3, [r7, #20]
  400170:	021b      	lsls	r3, r3, #8
  400172:	b299      	uxth	r1, r3
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	430b      	orrs	r3, r1
  400178:	431a      	orrs	r2, r3
  40017a:	68fb      	ldr	r3, [r7, #12]
  40017c:	605a      	str	r2, [r3, #4]
	return 0;
  40017e:	2300      	movs	r3, #0
}
  400180:	4618      	mov	r0, r3
  400182:	371c      	adds	r7, #28
  400184:	46bd      	mov	sp, r7
  400186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40018a:	4770      	bx	lr

0040018c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40018c:	b480      	push	{r7}
  40018e:	b083      	sub	sp, #12
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
  400194:	460b      	mov	r3, r1
  400196:	70fb      	strb	r3, [r7, #3]
  400198:	4613      	mov	r3, r2
  40019a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40019c:	687b      	ldr	r3, [r7, #4]
  40019e:	685a      	ldr	r2, [r3, #4]
  4001a0:	78f9      	ldrb	r1, [r7, #3]
  4001a2:	78bb      	ldrb	r3, [r7, #2]
  4001a4:	01db      	lsls	r3, r3, #7
  4001a6:	b2db      	uxtb	r3, r3
  4001a8:	430b      	orrs	r3, r1
  4001aa:	431a      	orrs	r2, r3
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	605a      	str	r2, [r3, #4]
}
  4001b0:	370c      	adds	r7, #12
  4001b2:	46bd      	mov	sp, r7
  4001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop

004001bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001bc:	b480      	push	{r7}
  4001be:	b085      	sub	sp, #20
  4001c0:	af00      	add	r7, sp, #0
  4001c2:	60f8      	str	r0, [r7, #12]
  4001c4:	607a      	str	r2, [r7, #4]
  4001c6:	461a      	mov	r2, r3
  4001c8:	460b      	mov	r3, r1
  4001ca:	72fb      	strb	r3, [r7, #11]
  4001cc:	4613      	mov	r3, r2
  4001ce:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001d0:	68fb      	ldr	r3, [r7, #12]
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	7abb      	ldrb	r3, [r7, #10]
  4001d6:	071b      	lsls	r3, r3, #28
  4001d8:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	4319      	orrs	r1, r3
  4001e0:	7afb      	ldrb	r3, [r7, #11]
  4001e2:	061b      	lsls	r3, r3, #24
  4001e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4001e8:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001ea:	431a      	orrs	r2, r3
  4001ec:	68fb      	ldr	r3, [r7, #12]
  4001ee:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4001f0:	3714      	adds	r7, #20
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop

004001fc <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b083      	sub	sp, #12
  400200:	af00      	add	r7, sp, #0
  400202:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	2202      	movs	r2, #2
  400208:	601a      	str	r2, [r3, #0]
}
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr

00400214 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	6078      	str	r0, [r7, #4]
  40021c:	460b      	mov	r3, r1
  40021e:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  400220:	78fb      	ldrb	r3, [r7, #3]
  400222:	2201      	movs	r2, #1
  400224:	fa02 f303 	lsl.w	r3, r2, r3
  400228:	461a      	mov	r2, r3
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	611a      	str	r2, [r3, #16]
}
  40022e:	370c      	adds	r7, #12
  400230:	46bd      	mov	sp, r7
  400232:	f85d 7b04 	ldr.w	r7, [sp], #4
  400236:	4770      	bx	lr

00400238 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400238:	b480      	push	{r7}
  40023a:	b085      	sub	sp, #20
  40023c:	af00      	add	r7, sp, #0
  40023e:	6078      	str	r0, [r7, #4]
  400240:	460b      	mov	r3, r1
  400242:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  400244:	2300      	movs	r3, #0
  400246:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  400248:	78fb      	ldrb	r3, [r7, #3]
  40024a:	2b0f      	cmp	r3, #15
  40024c:	d805      	bhi.n	40025a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40024e:	78fa      	ldrb	r2, [r7, #3]
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	3214      	adds	r2, #20
  400254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400258:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40025a:	68fb      	ldr	r3, [r7, #12]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr

00400268 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	683a      	ldr	r2, [r7, #0]
  400276:	625a      	str	r2, [r3, #36]	; 0x24
}
  400278:	370c      	adds	r7, #12
  40027a:	46bd      	mov	sp, r7
  40027c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400280:	4770      	bx	lr
  400282:	bf00      	nop

00400284 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  400284:	b480      	push	{r7}
  400286:	b083      	sub	sp, #12
  400288:	af00      	add	r7, sp, #0
  40028a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40028c:	687b      	ldr	r3, [r7, #4]
  40028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr

0040029c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40029c:	b480      	push	{r7}
  40029e:	b083      	sub	sp, #12
  4002a0:	af00      	add	r7, sp, #0
  4002a2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  4002aa:	f043 0210 	orr.w	r2, r3, #16
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  4002b4:	370c      	adds	r7, #12
  4002b6:	46bd      	mov	sp, r7
  4002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop

004002c0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002c0:	b480      	push	{r7}
  4002c2:	b087      	sub	sp, #28
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	60f8      	str	r0, [r7, #12]
  4002c8:	60b9      	str	r1, [r7, #8]
  4002ca:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002cc:	68bb      	ldr	r3, [r7, #8]
  4002ce:	019b      	lsls	r3, r3, #6
  4002d0:	68fa      	ldr	r2, [r7, #12]
  4002d2:	4413      	add	r3, r2
  4002d4:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002d6:	697b      	ldr	r3, [r7, #20]
  4002d8:	2202      	movs	r2, #2
  4002da:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4002dc:	697b      	ldr	r3, [r7, #20]
  4002de:	f04f 32ff 	mov.w	r2, #4294967295
  4002e2:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4002e4:	697b      	ldr	r3, [r7, #20]
  4002e6:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4002e8:	697b      	ldr	r3, [r7, #20]
  4002ea:	687a      	ldr	r2, [r7, #4]
  4002ec:	605a      	str	r2, [r3, #4]
}
  4002ee:	371c      	adds	r7, #28
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr

004002f8 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4002f8:	b480      	push	{r7}
  4002fa:	b083      	sub	sp, #12
  4002fc:	af00      	add	r7, sp, #0
  4002fe:	6078      	str	r0, [r7, #4]
  400300:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400302:	687a      	ldr	r2, [r7, #4]
  400304:	683b      	ldr	r3, [r7, #0]
  400306:	019b      	lsls	r3, r3, #6
  400308:	4413      	add	r3, r2
  40030a:	2205      	movs	r2, #5
  40030c:	601a      	str	r2, [r3, #0]
}
  40030e:	370c      	adds	r7, #12
  400310:	46bd      	mov	sp, r7
  400312:	f85d 7b04 	ldr.w	r7, [sp], #4
  400316:	4770      	bx	lr

00400318 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400318:	b480      	push	{r7}
  40031a:	b085      	sub	sp, #20
  40031c:	af00      	add	r7, sp, #0
  40031e:	60f8      	str	r0, [r7, #12]
  400320:	60b9      	str	r1, [r7, #8]
  400322:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400324:	68fa      	ldr	r2, [r7, #12]
  400326:	68bb      	ldr	r3, [r7, #8]
  400328:	019b      	lsls	r3, r3, #6
  40032a:	4413      	add	r3, r2
  40032c:	3318      	adds	r3, #24
  40032e:	687a      	ldr	r2, [r7, #4]
  400330:	605a      	str	r2, [r3, #4]
}
  400332:	3714      	adds	r7, #20
  400334:	46bd      	mov	sp, r7
  400336:	f85d 7b04 	ldr.w	r7, [sp], #4
  40033a:	4770      	bx	lr

0040033c <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  40033c:	b480      	push	{r7}
  40033e:	b087      	sub	sp, #28
  400340:	af00      	add	r7, sp, #0
  400342:	60f8      	str	r0, [r7, #12]
  400344:	60b9      	str	r1, [r7, #8]
  400346:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400348:	68bb      	ldr	r3, [r7, #8]
  40034a:	019b      	lsls	r3, r3, #6
  40034c:	68fa      	ldr	r2, [r7, #12]
  40034e:	4413      	add	r3, r2
  400350:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400352:	697b      	ldr	r3, [r7, #20]
  400354:	687a      	ldr	r2, [r7, #4]
  400356:	625a      	str	r2, [r3, #36]	; 0x24
}
  400358:	371c      	adds	r7, #28
  40035a:	46bd      	mov	sp, r7
  40035c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400360:	4770      	bx	lr
  400362:	bf00      	nop

00400364 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400364:	b480      	push	{r7}
  400366:	b085      	sub	sp, #20
  400368:	af00      	add	r7, sp, #0
  40036a:	6078      	str	r0, [r7, #4]
  40036c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40036e:	683b      	ldr	r3, [r7, #0]
  400370:	019b      	lsls	r3, r3, #6
  400372:	687a      	ldr	r2, [r7, #4]
  400374:	4413      	add	r3, r2
  400376:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400378:	68fb      	ldr	r3, [r7, #12]
  40037a:	6a1b      	ldr	r3, [r3, #32]
}
  40037c:	4618      	mov	r0, r3
  40037e:	3714      	adds	r7, #20
  400380:	46bd      	mov	sp, r7
  400382:	f85d 7b04 	ldr.w	r7, [sp], #4
  400386:	4770      	bx	lr

00400388 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400388:	b580      	push	{r7, lr}
  40038a:	b082      	sub	sp, #8
  40038c:	af00      	add	r7, sp, #0
  40038e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400390:	687b      	ldr	r3, [r7, #4]
  400392:	2b07      	cmp	r3, #7
  400394:	d830      	bhi.n	4003f8 <osc_enable+0x70>
  400396:	a201      	add	r2, pc, #4	; (adr r2, 40039c <osc_enable+0x14>)
  400398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40039c:	004003f9 	.word	0x004003f9
  4003a0:	004003bd 	.word	0x004003bd
  4003a4:	004003c5 	.word	0x004003c5
  4003a8:	004003cd 	.word	0x004003cd
  4003ac:	004003d5 	.word	0x004003d5
  4003b0:	004003dd 	.word	0x004003dd
  4003b4:	004003e5 	.word	0x004003e5
  4003b8:	004003ef 	.word	0x004003ef
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4003bc:	2000      	movs	r0, #0
  4003be:	4b10      	ldr	r3, [pc, #64]	; (400400 <osc_enable+0x78>)
  4003c0:	4798      	blx	r3
		break;
  4003c2:	e019      	b.n	4003f8 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4003c4:	2001      	movs	r0, #1
  4003c6:	4b0e      	ldr	r3, [pc, #56]	; (400400 <osc_enable+0x78>)
  4003c8:	4798      	blx	r3
		break;
  4003ca:	e015      	b.n	4003f8 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4003cc:	2000      	movs	r0, #0
  4003ce:	4b0d      	ldr	r3, [pc, #52]	; (400404 <osc_enable+0x7c>)
  4003d0:	4798      	blx	r3
		break;
  4003d2:	e011      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4003d4:	2010      	movs	r0, #16
  4003d6:	4b0b      	ldr	r3, [pc, #44]	; (400404 <osc_enable+0x7c>)
  4003d8:	4798      	blx	r3
		break;
  4003da:	e00d      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4003dc:	2020      	movs	r0, #32
  4003de:	4b09      	ldr	r3, [pc, #36]	; (400404 <osc_enable+0x7c>)
  4003e0:	4798      	blx	r3
		break;
  4003e2:	e009      	b.n	4003f8 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4003e4:	2000      	movs	r0, #0
  4003e6:	213e      	movs	r1, #62	; 0x3e
  4003e8:	4b07      	ldr	r3, [pc, #28]	; (400408 <osc_enable+0x80>)
  4003ea:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4003ec:	e004      	b.n	4003f8 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4003ee:	2001      	movs	r0, #1
  4003f0:	213e      	movs	r1, #62	; 0x3e
  4003f2:	4b05      	ldr	r3, [pc, #20]	; (400408 <osc_enable+0x80>)
  4003f4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4003f6:	bf00      	nop
	}
}
  4003f8:	3708      	adds	r7, #8
  4003fa:	46bd      	mov	sp, r7
  4003fc:	bd80      	pop	{r7, pc}
  4003fe:	bf00      	nop
  400400:	00402001 	.word	0x00402001
  400404:	0040206d 	.word	0x0040206d
  400408:	004020dd 	.word	0x004020dd

0040040c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400414:	687b      	ldr	r3, [r7, #4]
  400416:	2b07      	cmp	r3, #7
  400418:	d826      	bhi.n	400468 <osc_is_ready+0x5c>
  40041a:	a201      	add	r2, pc, #4	; (adr r2, 400420 <osc_is_ready+0x14>)
  40041c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400420:	00400441 	.word	0x00400441
  400424:	00400445 	.word	0x00400445
  400428:	00400445 	.word	0x00400445
  40042c:	00400457 	.word	0x00400457
  400430:	00400457 	.word	0x00400457
  400434:	00400457 	.word	0x00400457
  400438:	00400457 	.word	0x00400457
  40043c:	00400457 	.word	0x00400457
	case OSC_SLCK_32K_RC:
		return 1;
  400440:	2301      	movs	r3, #1
  400442:	e012      	b.n	40046a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400444:	4b0b      	ldr	r3, [pc, #44]	; (400474 <osc_is_ready+0x68>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	bf14      	ite	ne
  40044e:	2301      	movne	r3, #1
  400450:	2300      	moveq	r3, #0
  400452:	b2db      	uxtb	r3, r3
  400454:	e009      	b.n	40046a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400456:	4b08      	ldr	r3, [pc, #32]	; (400478 <osc_is_ready+0x6c>)
  400458:	4798      	blx	r3
  40045a:	4603      	mov	r3, r0
  40045c:	2b00      	cmp	r3, #0
  40045e:	bf14      	ite	ne
  400460:	2301      	movne	r3, #1
  400462:	2300      	moveq	r3, #0
  400464:	b2db      	uxtb	r3, r3
  400466:	e000      	b.n	40046a <osc_is_ready+0x5e>
	}

	return 0;
  400468:	2300      	movs	r3, #0
}
  40046a:	4618      	mov	r0, r3
  40046c:	3708      	adds	r7, #8
  40046e:	46bd      	mov	sp, r7
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	00402039 	.word	0x00402039
  400478:	00402155 	.word	0x00402155

0040047c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40047c:	b480      	push	{r7}
  40047e:	b083      	sub	sp, #12
  400480:	af00      	add	r7, sp, #0
  400482:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400484:	687b      	ldr	r3, [r7, #4]
  400486:	2b07      	cmp	r3, #7
  400488:	d825      	bhi.n	4004d6 <osc_get_rate+0x5a>
  40048a:	a201      	add	r2, pc, #4	; (adr r2, 400490 <osc_get_rate+0x14>)
  40048c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400490:	004004b1 	.word	0x004004b1
  400494:	004004b7 	.word	0x004004b7
  400498:	004004bd 	.word	0x004004bd
  40049c:	004004c3 	.word	0x004004c3
  4004a0:	004004c7 	.word	0x004004c7
  4004a4:	004004cb 	.word	0x004004cb
  4004a8:	004004cf 	.word	0x004004cf
  4004ac:	004004d3 	.word	0x004004d3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4004b0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4004b4:	e010      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4004b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004ba:	e00d      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4004bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004c0:	e00a      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4004c2:	4b08      	ldr	r3, [pc, #32]	; (4004e4 <osc_get_rate+0x68>)
  4004c4:	e008      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4004c6:	4b08      	ldr	r3, [pc, #32]	; (4004e8 <osc_get_rate+0x6c>)
  4004c8:	e006      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4004ca:	4b08      	ldr	r3, [pc, #32]	; (4004ec <osc_get_rate+0x70>)
  4004cc:	e004      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4004ce:	4b07      	ldr	r3, [pc, #28]	; (4004ec <osc_get_rate+0x70>)
  4004d0:	e002      	b.n	4004d8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4004d2:	4b06      	ldr	r3, [pc, #24]	; (4004ec <osc_get_rate+0x70>)
  4004d4:	e000      	b.n	4004d8 <osc_get_rate+0x5c>
	}

	return 0;
  4004d6:	2300      	movs	r3, #0
}
  4004d8:	4618      	mov	r0, r3
  4004da:	370c      	adds	r7, #12
  4004dc:	46bd      	mov	sp, r7
  4004de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004e2:	4770      	bx	lr
  4004e4:	003d0900 	.word	0x003d0900
  4004e8:	007a1200 	.word	0x007a1200
  4004ec:	00b71b00 	.word	0x00b71b00

004004f0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4004f0:	b580      	push	{r7, lr}
  4004f2:	b082      	sub	sp, #8
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	4603      	mov	r3, r0
  4004f8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4004fa:	bf00      	nop
  4004fc:	79fb      	ldrb	r3, [r7, #7]
  4004fe:	4618      	mov	r0, r3
  400500:	4b05      	ldr	r3, [pc, #20]	; (400518 <osc_wait_ready+0x28>)
  400502:	4798      	blx	r3
  400504:	4603      	mov	r3, r0
  400506:	f083 0301 	eor.w	r3, r3, #1
  40050a:	b2db      	uxtb	r3, r3
  40050c:	2b00      	cmp	r3, #0
  40050e:	d1f5      	bne.n	4004fc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400510:	3708      	adds	r7, #8
  400512:	46bd      	mov	sp, r7
  400514:	bd80      	pop	{r7, pc}
  400516:	bf00      	nop
  400518:	0040040d 	.word	0x0040040d

0040051c <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40051c:	b580      	push	{r7, lr}
  40051e:	b086      	sub	sp, #24
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	607a      	str	r2, [r7, #4]
  400526:	603b      	str	r3, [r7, #0]
  400528:	460b      	mov	r3, r1
  40052a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40052c:	7afb      	ldrb	r3, [r7, #11]
  40052e:	4618      	mov	r0, r3
  400530:	4b0d      	ldr	r3, [pc, #52]	; (400568 <pll_config_init+0x4c>)
  400532:	4798      	blx	r3
  400534:	4602      	mov	r2, r0
  400536:	687b      	ldr	r3, [r7, #4]
  400538:	fbb2 f3f3 	udiv	r3, r2, r3
  40053c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	683a      	ldr	r2, [r7, #0]
  400542:	fb02 f303 	mul.w	r3, r2, r3
  400546:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400548:	683b      	ldr	r3, [r7, #0]
  40054a:	3b01      	subs	r3, #1
  40054c:	041a      	lsls	r2, r3, #16
  40054e:	4b07      	ldr	r3, [pc, #28]	; (40056c <pll_config_init+0x50>)
  400550:	4013      	ands	r3, r2
  400552:	687a      	ldr	r2, [r7, #4]
  400554:	b2d2      	uxtb	r2, r2
  400556:	4313      	orrs	r3, r2
  400558:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	601a      	str	r2, [r3, #0]
}
  400560:	3718      	adds	r7, #24
  400562:	46bd      	mov	sp, r7
  400564:	bd80      	pop	{r7, pc}
  400566:	bf00      	nop
  400568:	0040047d 	.word	0x0040047d
  40056c:	07ff0000 	.word	0x07ff0000

00400570 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400570:	b580      	push	{r7, lr}
  400572:	b082      	sub	sp, #8
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40057a:	683b      	ldr	r3, [r7, #0]
  40057c:	2b00      	cmp	r3, #0
  40057e:	d108      	bne.n	400592 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400580:	4b08      	ldr	r3, [pc, #32]	; (4005a4 <pll_enable+0x34>)
  400582:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400584:	4a08      	ldr	r2, [pc, #32]	; (4005a8 <pll_enable+0x38>)
  400586:	687b      	ldr	r3, [r7, #4]
  400588:	681b      	ldr	r3, [r3, #0]
  40058a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40058e:	6293      	str	r3, [r2, #40]	; 0x28
  400590:	e005      	b.n	40059e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400592:	4b06      	ldr	r3, [pc, #24]	; (4005ac <pll_enable+0x3c>)
  400594:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400596:	4a04      	ldr	r2, [pc, #16]	; (4005a8 <pll_enable+0x38>)
  400598:	687b      	ldr	r3, [r7, #4]
  40059a:	681b      	ldr	r3, [r3, #0]
  40059c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40059e:	3708      	adds	r7, #8
  4005a0:	46bd      	mov	sp, r7
  4005a2:	bd80      	pop	{r7, pc}
  4005a4:	00402171 	.word	0x00402171
  4005a8:	400e0400 	.word	0x400e0400
  4005ac:	004021a5 	.word	0x004021a5

004005b0 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4005b0:	b580      	push	{r7, lr}
  4005b2:	b082      	sub	sp, #8
  4005b4:	af00      	add	r7, sp, #0
  4005b6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	d103      	bne.n	4005c6 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4005be:	4b05      	ldr	r3, [pc, #20]	; (4005d4 <pll_is_locked+0x24>)
  4005c0:	4798      	blx	r3
  4005c2:	4603      	mov	r3, r0
  4005c4:	e002      	b.n	4005cc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4005c6:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <pll_is_locked+0x28>)
  4005c8:	4798      	blx	r3
  4005ca:	4603      	mov	r3, r0
	}
}
  4005cc:	4618      	mov	r0, r3
  4005ce:	3708      	adds	r7, #8
  4005d0:	46bd      	mov	sp, r7
  4005d2:	bd80      	pop	{r7, pc}
  4005d4:	00402189 	.word	0x00402189
  4005d8:	004021bd 	.word	0x004021bd

004005dc <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4005dc:	b580      	push	{r7, lr}
  4005de:	b082      	sub	sp, #8
  4005e0:	af00      	add	r7, sp, #0
  4005e2:	4603      	mov	r3, r0
  4005e4:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4005e6:	79fb      	ldrb	r3, [r7, #7]
  4005e8:	3b03      	subs	r3, #3
  4005ea:	2b04      	cmp	r3, #4
  4005ec:	d808      	bhi.n	400600 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4005ee:	79fb      	ldrb	r3, [r7, #7]
  4005f0:	4618      	mov	r0, r3
  4005f2:	4b05      	ldr	r3, [pc, #20]	; (400608 <pll_enable_source+0x2c>)
  4005f4:	4798      	blx	r3
		osc_wait_ready(e_src);
  4005f6:	79fb      	ldrb	r3, [r7, #7]
  4005f8:	4618      	mov	r0, r3
  4005fa:	4b04      	ldr	r3, [pc, #16]	; (40060c <pll_enable_source+0x30>)
  4005fc:	4798      	blx	r3
		break;
  4005fe:	e000      	b.n	400602 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400600:	bf00      	nop
	}
}
  400602:	3708      	adds	r7, #8
  400604:	46bd      	mov	sp, r7
  400606:	bd80      	pop	{r7, pc}
  400608:	00400389 	.word	0x00400389
  40060c:	004004f1 	.word	0x004004f1

00400610 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400610:	b580      	push	{r7, lr}
  400612:	b082      	sub	sp, #8
  400614:	af00      	add	r7, sp, #0
  400616:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400618:	bf00      	nop
  40061a:	6878      	ldr	r0, [r7, #4]
  40061c:	4b04      	ldr	r3, [pc, #16]	; (400630 <pll_wait_for_lock+0x20>)
  40061e:	4798      	blx	r3
  400620:	4603      	mov	r3, r0
  400622:	2b00      	cmp	r3, #0
  400624:	d0f9      	beq.n	40061a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400626:	2300      	movs	r3, #0
}
  400628:	4618      	mov	r0, r3
  40062a:	3708      	adds	r7, #8
  40062c:	46bd      	mov	sp, r7
  40062e:	bd80      	pop	{r7, pc}
  400630:	004005b1 	.word	0x004005b1

00400634 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400634:	b580      	push	{r7, lr}
  400636:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400638:	2006      	movs	r0, #6
  40063a:	4b04      	ldr	r3, [pc, #16]	; (40064c <sysclk_get_main_hz+0x18>)
  40063c:	4798      	blx	r3
  40063e:	4602      	mov	r2, r0
  400640:	4613      	mov	r3, r2
  400642:	009b      	lsls	r3, r3, #2
  400644:	4413      	add	r3, r2
  400646:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400648:	4618      	mov	r0, r3
  40064a:	bd80      	pop	{r7, pc}
  40064c:	0040047d 	.word	0x0040047d

00400650 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400650:	b580      	push	{r7, lr}
  400652:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400654:	4b02      	ldr	r3, [pc, #8]	; (400660 <sysclk_get_cpu_hz+0x10>)
  400656:	4798      	blx	r3
  400658:	4603      	mov	r3, r0
  40065a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40065c:	4618      	mov	r0, r3
  40065e:	bd80      	pop	{r7, pc}
  400660:	00400635 	.word	0x00400635

00400664 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400664:	b590      	push	{r4, r7, lr}
  400666:	b083      	sub	sp, #12
  400668:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40066a:	4811      	ldr	r0, [pc, #68]	; (4006b0 <sysclk_init+0x4c>)
  40066c:	4b11      	ldr	r3, [pc, #68]	; (4006b4 <sysclk_init+0x50>)
  40066e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400670:	2006      	movs	r0, #6
  400672:	4b11      	ldr	r3, [pc, #68]	; (4006b8 <sysclk_init+0x54>)
  400674:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400676:	1d3b      	adds	r3, r7, #4
  400678:	4618      	mov	r0, r3
  40067a:	2106      	movs	r1, #6
  40067c:	2201      	movs	r2, #1
  40067e:	2314      	movs	r3, #20
  400680:	4c0e      	ldr	r4, [pc, #56]	; (4006bc <sysclk_init+0x58>)
  400682:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400684:	1d3b      	adds	r3, r7, #4
  400686:	4618      	mov	r0, r3
  400688:	2100      	movs	r1, #0
  40068a:	4b0d      	ldr	r3, [pc, #52]	; (4006c0 <sysclk_init+0x5c>)
  40068c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40068e:	2000      	movs	r0, #0
  400690:	4b0c      	ldr	r3, [pc, #48]	; (4006c4 <sysclk_init+0x60>)
  400692:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400694:	2010      	movs	r0, #16
  400696:	4b0c      	ldr	r3, [pc, #48]	; (4006c8 <sysclk_init+0x64>)
  400698:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40069a:	4b0c      	ldr	r3, [pc, #48]	; (4006cc <sysclk_init+0x68>)
  40069c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40069e:	4b0c      	ldr	r3, [pc, #48]	; (4006d0 <sysclk_init+0x6c>)
  4006a0:	4798      	blx	r3
  4006a2:	4603      	mov	r3, r0
  4006a4:	4618      	mov	r0, r3
  4006a6:	4b03      	ldr	r3, [pc, #12]	; (4006b4 <sysclk_init+0x50>)
  4006a8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4006aa:	370c      	adds	r7, #12
  4006ac:	46bd      	mov	sp, r7
  4006ae:	bd90      	pop	{r4, r7, pc}
  4006b0:	07270e00 	.word	0x07270e00
  4006b4:	004024c9 	.word	0x004024c9
  4006b8:	004005dd 	.word	0x004005dd
  4006bc:	0040051d 	.word	0x0040051d
  4006c0:	00400571 	.word	0x00400571
  4006c4:	00400611 	.word	0x00400611
  4006c8:	00401f7d 	.word	0x00401f7d
  4006cc:	0040232d 	.word	0x0040232d
  4006d0:	00400651 	.word	0x00400651

004006d4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006d4:	b580      	push	{r7, lr}
  4006d6:	b082      	sub	sp, #8
  4006d8:	af00      	add	r7, sp, #0
  4006da:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006dc:	6878      	ldr	r0, [r7, #4]
  4006de:	4b02      	ldr	r3, [pc, #8]	; (4006e8 <sysclk_enable_peripheral_clock+0x14>)
  4006e0:	4798      	blx	r3
}
  4006e2:	3708      	adds	r7, #8
  4006e4:	46bd      	mov	sp, r7
  4006e6:	bd80      	pop	{r7, pc}
  4006e8:	004021d9 	.word	0x004021d9

004006ec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006f0:	200b      	movs	r0, #11
  4006f2:	4b04      	ldr	r3, [pc, #16]	; (400704 <ioport_init+0x18>)
  4006f4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006f6:	200c      	movs	r0, #12
  4006f8:	4b02      	ldr	r3, [pc, #8]	; (400704 <ioport_init+0x18>)
  4006fa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006fc:	200d      	movs	r0, #13
  4006fe:	4b01      	ldr	r3, [pc, #4]	; (400704 <ioport_init+0x18>)
  400700:	4798      	blx	r3
	arch_ioport_init();
}
  400702:	bd80      	pop	{r7, pc}
  400704:	004006d5 	.word	0x004006d5

00400708 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400708:	b580      	push	{r7, lr}
  40070a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40070c:	4b2a      	ldr	r3, [pc, #168]	; (4007b8 <board_init+0xb0>)
  40070e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400712:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  400714:	4b29      	ldr	r3, [pc, #164]	; (4007bc <board_init+0xb4>)
  400716:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400718:	2013      	movs	r0, #19
  40071a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40071e:	4b28      	ldr	r3, [pc, #160]	; (4007c0 <board_init+0xb8>)
  400720:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400722:	2014      	movs	r0, #20
  400724:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400728:	4b25      	ldr	r3, [pc, #148]	; (4007c0 <board_init+0xb8>)
  40072a:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40072c:	2023      	movs	r0, #35	; 0x23
  40072e:	4925      	ldr	r1, [pc, #148]	; (4007c4 <board_init+0xbc>)
  400730:	4b23      	ldr	r3, [pc, #140]	; (4007c0 <board_init+0xb8>)
  400732:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400734:	204c      	movs	r0, #76	; 0x4c
  400736:	4924      	ldr	r1, [pc, #144]	; (4007c8 <board_init+0xc0>)
  400738:	4b21      	ldr	r3, [pc, #132]	; (4007c0 <board_init+0xb8>)
  40073a:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40073c:	4823      	ldr	r0, [pc, #140]	; (4007cc <board_init+0xc4>)
  40073e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400742:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400746:	4b22      	ldr	r3, [pc, #136]	; (4007d0 <board_init+0xc8>)
  400748:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40074a:	2040      	movs	r0, #64	; 0x40
  40074c:	4921      	ldr	r1, [pc, #132]	; (4007d4 <board_init+0xcc>)
  40074e:	4b1c      	ldr	r3, [pc, #112]	; (4007c0 <board_init+0xb8>)
  400750:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400752:	2041      	movs	r0, #65	; 0x41
  400754:	491f      	ldr	r1, [pc, #124]	; (4007d4 <board_init+0xcc>)
  400756:	4b1a      	ldr	r3, [pc, #104]	; (4007c0 <board_init+0xb8>)
  400758:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40075a:	2042      	movs	r0, #66	; 0x42
  40075c:	491d      	ldr	r1, [pc, #116]	; (4007d4 <board_init+0xcc>)
  40075e:	4b18      	ldr	r3, [pc, #96]	; (4007c0 <board_init+0xb8>)
  400760:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400762:	2043      	movs	r0, #67	; 0x43
  400764:	491b      	ldr	r1, [pc, #108]	; (4007d4 <board_init+0xcc>)
  400766:	4b16      	ldr	r3, [pc, #88]	; (4007c0 <board_init+0xb8>)
  400768:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40076a:	2044      	movs	r0, #68	; 0x44
  40076c:	4919      	ldr	r1, [pc, #100]	; (4007d4 <board_init+0xcc>)
  40076e:	4b14      	ldr	r3, [pc, #80]	; (4007c0 <board_init+0xb8>)
  400770:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400772:	2045      	movs	r0, #69	; 0x45
  400774:	4917      	ldr	r1, [pc, #92]	; (4007d4 <board_init+0xcc>)
  400776:	4b12      	ldr	r3, [pc, #72]	; (4007c0 <board_init+0xb8>)
  400778:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40077a:	2046      	movs	r0, #70	; 0x46
  40077c:	4915      	ldr	r1, [pc, #84]	; (4007d4 <board_init+0xcc>)
  40077e:	4b10      	ldr	r3, [pc, #64]	; (4007c0 <board_init+0xb8>)
  400780:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400782:	2047      	movs	r0, #71	; 0x47
  400784:	4913      	ldr	r1, [pc, #76]	; (4007d4 <board_init+0xcc>)
  400786:	4b0e      	ldr	r3, [pc, #56]	; (4007c0 <board_init+0xb8>)
  400788:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  40078a:	204b      	movs	r0, #75	; 0x4b
  40078c:	4911      	ldr	r1, [pc, #68]	; (4007d4 <board_init+0xcc>)
  40078e:	4b0c      	ldr	r3, [pc, #48]	; (4007c0 <board_init+0xb8>)
  400790:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400792:	2048      	movs	r0, #72	; 0x48
  400794:	490f      	ldr	r1, [pc, #60]	; (4007d4 <board_init+0xcc>)
  400796:	4b0a      	ldr	r3, [pc, #40]	; (4007c0 <board_init+0xb8>)
  400798:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40079a:	204f      	movs	r0, #79	; 0x4f
  40079c:	490d      	ldr	r1, [pc, #52]	; (4007d4 <board_init+0xcc>)
  40079e:	4b08      	ldr	r3, [pc, #32]	; (4007c0 <board_init+0xb8>)
  4007a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4007a2:	2053      	movs	r0, #83	; 0x53
  4007a4:	490b      	ldr	r1, [pc, #44]	; (4007d4 <board_init+0xcc>)
  4007a6:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <board_init+0xb8>)
  4007a8:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4007aa:	204d      	movs	r0, #77	; 0x4d
  4007ac:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4007b0:	4b03      	ldr	r3, [pc, #12]	; (4007c0 <board_init+0xb8>)
  4007b2:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4007b4:	bd80      	pop	{r7, pc}
  4007b6:	bf00      	nop
  4007b8:	400e1450 	.word	0x400e1450
  4007bc:	004006ed 	.word	0x004006ed
  4007c0:	00401af5 	.word	0x00401af5
  4007c4:	28000079 	.word	0x28000079
  4007c8:	28000059 	.word	0x28000059
  4007cc:	400e0e00 	.word	0x400e0e00
  4007d0:	00401cad 	.word	0x00401cad
  4007d4:	08000001 	.word	0x08000001

004007d8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4007d8:	b480      	push	{r7}
  4007da:	b08b      	sub	sp, #44	; 0x2c
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
  4007e0:	460b      	mov	r3, r1
  4007e2:	70fb      	strb	r3, [r7, #3]
  4007e4:	687b      	ldr	r3, [r7, #4]
  4007e6:	627b      	str	r3, [r7, #36]	; 0x24
  4007e8:	78fb      	ldrb	r3, [r7, #3]
  4007ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4007ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007f0:	61fb      	str	r3, [r7, #28]
  4007f2:	69fb      	ldr	r3, [r7, #28]
  4007f4:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4007f6:	69bb      	ldr	r3, [r7, #24]
  4007f8:	095b      	lsrs	r3, r3, #5
  4007fa:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007fc:	697b      	ldr	r3, [r7, #20]
  4007fe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400802:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400806:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400808:	613b      	str	r3, [r7, #16]

	if (level) {
  40080a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40080e:	2b00      	cmp	r3, #0
  400810:	d009      	beq.n	400826 <ioport_set_pin_level+0x4e>
  400812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400814:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	f003 031f 	and.w	r3, r3, #31
  40081c:	2201      	movs	r2, #1
  40081e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400820:	693b      	ldr	r3, [r7, #16]
  400822:	631a      	str	r2, [r3, #48]	; 0x30
  400824:	e008      	b.n	400838 <ioport_set_pin_level+0x60>
  400826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400828:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40082a:	68bb      	ldr	r3, [r7, #8]
  40082c:	f003 031f 	and.w	r3, r3, #31
  400830:	2201      	movs	r2, #1
  400832:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400834:	693b      	ldr	r3, [r7, #16]
  400836:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400838:	372c      	adds	r7, #44	; 0x2c
  40083a:	46bd      	mov	sp, r7
  40083c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400840:	4770      	bx	lr
  400842:	bf00      	nop

00400844 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400844:	b580      	push	{r7, lr}
  400846:	b084      	sub	sp, #16
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  40084c:	687b      	ldr	r3, [r7, #4]
  40084e:	f1c3 0311 	rsb	r3, r3, #17
  400852:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	2b10      	cmp	r3, #16
  400858:	bf28      	it	cs
  40085a:	2310      	movcs	r3, #16
  40085c:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40085e:	687b      	ldr	r3, [r7, #4]
  400860:	2b00      	cmp	r3, #0
  400862:	d001      	beq.n	400868 <aat31xx_set_backlight+0x24>
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	e000      	b.n	40086a <aat31xx_set_backlight+0x26>
  400868:	2301      	movs	r3, #1
  40086a:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40086c:	2300      	movs	r3, #0
  40086e:	60fb      	str	r3, [r7, #12]
  400870:	e01a      	b.n	4008a8 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400872:	204d      	movs	r0, #77	; 0x4d
  400874:	2100      	movs	r1, #0
  400876:	4b14      	ldr	r3, [pc, #80]	; (4008c8 <aat31xx_set_backlight+0x84>)
  400878:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  40087a:	2318      	movs	r3, #24
  40087c:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  40087e:	bf00      	nop
  400880:	68bb      	ldr	r3, [r7, #8]
  400882:	1e5a      	subs	r2, r3, #1
  400884:	60ba      	str	r2, [r7, #8]
  400886:	2b00      	cmp	r3, #0
  400888:	d1fa      	bne.n	400880 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  40088a:	204d      	movs	r0, #77	; 0x4d
  40088c:	2101      	movs	r1, #1
  40088e:	4b0e      	ldr	r3, [pc, #56]	; (4008c8 <aat31xx_set_backlight+0x84>)
  400890:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  400892:	2318      	movs	r3, #24
  400894:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  400896:	bf00      	nop
  400898:	68bb      	ldr	r3, [r7, #8]
  40089a:	1e5a      	subs	r2, r3, #1
  40089c:	60ba      	str	r2, [r7, #8]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d1fa      	bne.n	400898 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4008a2:	68fb      	ldr	r3, [r7, #12]
  4008a4:	3301      	adds	r3, #1
  4008a6:	60fb      	str	r3, [r7, #12]
  4008a8:	68fa      	ldr	r2, [r7, #12]
  4008aa:	687b      	ldr	r3, [r7, #4]
  4008ac:	429a      	cmp	r2, r3
  4008ae:	d3e0      	bcc.n	400872 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4008b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4008b4:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4008b6:	bf00      	nop
  4008b8:	68bb      	ldr	r3, [r7, #8]
  4008ba:	1e5a      	subs	r2, r3, #1
  4008bc:	60ba      	str	r2, [r7, #8]
  4008be:	2b00      	cmp	r3, #0
  4008c0:	d1fa      	bne.n	4008b8 <aat31xx_set_backlight+0x74>
	}
}
  4008c2:	3710      	adds	r7, #16
  4008c4:	46bd      	mov	sp, r7
  4008c6:	bd80      	pop	{r7, pc}
  4008c8:	004007d9 	.word	0x004007d9

004008cc <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4008cc:	b580      	push	{r7, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4008d2:	204d      	movs	r0, #77	; 0x4d
  4008d4:	2100      	movs	r1, #0
  4008d6:	4b07      	ldr	r3, [pc, #28]	; (4008f4 <aat31xx_disable_backlight+0x28>)
  4008d8:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  4008da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4008de:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  4008e0:	bf00      	nop
  4008e2:	687b      	ldr	r3, [r7, #4]
  4008e4:	1e5a      	subs	r2, r3, #1
  4008e6:	607a      	str	r2, [r7, #4]
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d1fa      	bne.n	4008e2 <aat31xx_disable_backlight+0x16>
	}
}
  4008ec:	3708      	adds	r7, #8
  4008ee:	46bd      	mov	sp, r7
  4008f0:	bd80      	pop	{r7, pc}
  4008f2:	bf00      	nop
  4008f4:	004007d9 	.word	0x004007d9

004008f8 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  4008f8:	b480      	push	{r7}
  4008fa:	b083      	sub	sp, #12
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	4603      	mov	r3, r0
  400900:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400902:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  400906:	79fb      	ldrb	r3, [r7, #7]
  400908:	7013      	strb	r3, [r2, #0]
}
  40090a:	370c      	adds	r7, #12
  40090c:	46bd      	mov	sp, r7
  40090e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400912:	4770      	bx	lr

00400914 <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  400914:	b480      	push	{r7}
  400916:	b083      	sub	sp, #12
  400918:	af00      	add	r7, sp, #0
  40091a:	4603      	mov	r3, r0
  40091c:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40091e:	4a04      	ldr	r2, [pc, #16]	; (400930 <LCD_WD+0x1c>)
  400920:	79fb      	ldrb	r3, [r7, #7]
  400922:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  400924:	370c      	adds	r7, #12
  400926:	46bd      	mov	sp, r7
  400928:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	61000002 	.word	0x61000002

00400934 <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  400934:	b480      	push	{r7}
  400936:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400938:	4b03      	ldr	r3, [pc, #12]	; (400948 <LCD_RD+0x14>)
  40093a:	781b      	ldrb	r3, [r3, #0]
  40093c:	b2db      	uxtb	r3, r3
}
  40093e:	4618      	mov	r0, r3
  400940:	46bd      	mov	sp, r7
  400942:	f85d 7b04 	ldr.w	r7, [sp], #4
  400946:	4770      	bx	lr
  400948:	61000002 	.word	0x61000002

0040094c <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  40094c:	b580      	push	{r7, lr}
  40094e:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400950:	4b0c      	ldr	r3, [pc, #48]	; (400984 <ili93xx_write_ram_prepare+0x38>)
  400952:	781b      	ldrb	r3, [r3, #0]
  400954:	2b01      	cmp	r3, #1
  400956:	d106      	bne.n	400966 <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  400958:	2000      	movs	r0, #0
  40095a:	4b0b      	ldr	r3, [pc, #44]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  40095c:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  40095e:	2022      	movs	r0, #34	; 0x22
  400960:	4b09      	ldr	r3, [pc, #36]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  400962:	4798      	blx	r3
  400964:	e00c      	b.n	400980 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400966:	4b07      	ldr	r3, [pc, #28]	; (400984 <ili93xx_write_ram_prepare+0x38>)
  400968:	781b      	ldrb	r3, [r3, #0]
  40096a:	2b02      	cmp	r3, #2
  40096c:	d108      	bne.n	400980 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  40096e:	202c      	movs	r0, #44	; 0x2c
  400970:	4b05      	ldr	r3, [pc, #20]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  400972:	4798      	blx	r3
		LCD_IR(0);
  400974:	2000      	movs	r0, #0
  400976:	4b04      	ldr	r3, [pc, #16]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  400978:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  40097a:	203c      	movs	r0, #60	; 0x3c
  40097c:	4b02      	ldr	r3, [pc, #8]	; (400988 <ili93xx_write_ram_prepare+0x3c>)
  40097e:	4798      	blx	r3
	}
}
  400980:	bd80      	pop	{r7, pc}
  400982:	bf00      	nop
  400984:	200008a0 	.word	0x200008a0
  400988:	004008f9 	.word	0x004008f9

0040098c <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  40098c:	b580      	push	{r7, lr}
  40098e:	b082      	sub	sp, #8
  400990:	af00      	add	r7, sp, #0
  400992:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  400994:	687b      	ldr	r3, [r7, #4]
  400996:	0c1b      	lsrs	r3, r3, #16
  400998:	b2db      	uxtb	r3, r3
  40099a:	4618      	mov	r0, r3
  40099c:	4b07      	ldr	r3, [pc, #28]	; (4009bc <ili93xx_write_ram+0x30>)
  40099e:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  4009a0:	687b      	ldr	r3, [r7, #4]
  4009a2:	0a1b      	lsrs	r3, r3, #8
  4009a4:	b2db      	uxtb	r3, r3
  4009a6:	4618      	mov	r0, r3
  4009a8:	4b04      	ldr	r3, [pc, #16]	; (4009bc <ili93xx_write_ram+0x30>)
  4009aa:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	b2db      	uxtb	r3, r3
  4009b0:	4618      	mov	r0, r3
  4009b2:	4b02      	ldr	r3, [pc, #8]	; (4009bc <ili93xx_write_ram+0x30>)
  4009b4:	4798      	blx	r3
}
  4009b6:	3708      	adds	r7, #8
  4009b8:	46bd      	mov	sp, r7
  4009ba:	bd80      	pop	{r7, pc}
  4009bc:	00400915 	.word	0x00400915

004009c0 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	b084      	sub	sp, #16
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
  4009c8:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4009ca:	2300      	movs	r3, #0
  4009cc:	60fb      	str	r3, [r7, #12]
  4009ce:	e049      	b.n	400a64 <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009d0:	68fb      	ldr	r3, [r7, #12]
  4009d2:	009b      	lsls	r3, r3, #2
  4009d4:	687a      	ldr	r2, [r7, #4]
  4009d6:	4413      	add	r3, r2
  4009d8:	681b      	ldr	r3, [r3, #0]
  4009da:	4618      	mov	r0, r3
  4009dc:	4b2e      	ldr	r3, [pc, #184]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  4009de:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	3301      	adds	r3, #1
  4009e4:	009b      	lsls	r3, r3, #2
  4009e6:	687a      	ldr	r2, [r7, #4]
  4009e8:	4413      	add	r3, r2
  4009ea:	681b      	ldr	r3, [r3, #0]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b2a      	ldr	r3, [pc, #168]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  4009f0:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4009f2:	68fb      	ldr	r3, [r7, #12]
  4009f4:	3302      	adds	r3, #2
  4009f6:	009b      	lsls	r3, r3, #2
  4009f8:	687a      	ldr	r2, [r7, #4]
  4009fa:	4413      	add	r3, r2
  4009fc:	681b      	ldr	r3, [r3, #0]
  4009fe:	4618      	mov	r0, r3
  400a00:	4b25      	ldr	r3, [pc, #148]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a02:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	3303      	adds	r3, #3
  400a08:	009b      	lsls	r3, r3, #2
  400a0a:	687a      	ldr	r2, [r7, #4]
  400a0c:	4413      	add	r3, r2
  400a0e:	681b      	ldr	r3, [r3, #0]
  400a10:	4618      	mov	r0, r3
  400a12:	4b21      	ldr	r3, [pc, #132]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a14:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400a16:	68fb      	ldr	r3, [r7, #12]
  400a18:	3304      	adds	r3, #4
  400a1a:	009b      	lsls	r3, r3, #2
  400a1c:	687a      	ldr	r2, [r7, #4]
  400a1e:	4413      	add	r3, r2
  400a20:	681b      	ldr	r3, [r3, #0]
  400a22:	4618      	mov	r0, r3
  400a24:	4b1c      	ldr	r3, [pc, #112]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a26:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	3305      	adds	r3, #5
  400a2c:	009b      	lsls	r3, r3, #2
  400a2e:	687a      	ldr	r2, [r7, #4]
  400a30:	4413      	add	r3, r2
  400a32:	681b      	ldr	r3, [r3, #0]
  400a34:	4618      	mov	r0, r3
  400a36:	4b18      	ldr	r3, [pc, #96]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a38:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	3306      	adds	r3, #6
  400a3e:	009b      	lsls	r3, r3, #2
  400a40:	687a      	ldr	r2, [r7, #4]
  400a42:	4413      	add	r3, r2
  400a44:	681b      	ldr	r3, [r3, #0]
  400a46:	4618      	mov	r0, r3
  400a48:	4b13      	ldr	r3, [pc, #76]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a4a:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400a4c:	68fb      	ldr	r3, [r7, #12]
  400a4e:	3307      	adds	r3, #7
  400a50:	009b      	lsls	r3, r3, #2
  400a52:	687a      	ldr	r2, [r7, #4]
  400a54:	4413      	add	r3, r2
  400a56:	681b      	ldr	r3, [r3, #0]
  400a58:	4618      	mov	r0, r3
  400a5a:	4b0f      	ldr	r3, [pc, #60]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a5c:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400a5e:	68fb      	ldr	r3, [r7, #12]
  400a60:	3308      	adds	r3, #8
  400a62:	60fb      	str	r3, [r7, #12]
  400a64:	683b      	ldr	r3, [r7, #0]
  400a66:	f023 0207 	bic.w	r2, r3, #7
  400a6a:	68fb      	ldr	r3, [r7, #12]
  400a6c:	429a      	cmp	r2, r3
  400a6e:	d8af      	bhi.n	4009d0 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400a70:	e00a      	b.n	400a88 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400a72:	68fb      	ldr	r3, [r7, #12]
  400a74:	009b      	lsls	r3, r3, #2
  400a76:	687a      	ldr	r2, [r7, #4]
  400a78:	4413      	add	r3, r2
  400a7a:	681b      	ldr	r3, [r3, #0]
  400a7c:	4618      	mov	r0, r3
  400a7e:	4b06      	ldr	r3, [pc, #24]	; (400a98 <ili93xx_write_ram_buffer+0xd8>)
  400a80:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400a82:	68fb      	ldr	r3, [r7, #12]
  400a84:	3301      	adds	r3, #1
  400a86:	60fb      	str	r3, [r7, #12]
  400a88:	68fa      	ldr	r2, [r7, #12]
  400a8a:	683b      	ldr	r3, [r7, #0]
  400a8c:	429a      	cmp	r2, r3
  400a8e:	d3f0      	bcc.n	400a72 <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  400a90:	3710      	adds	r7, #16
  400a92:	46bd      	mov	sp, r7
  400a94:	bd80      	pop	{r7, pc}
  400a96:	bf00      	nop
  400a98:	0040098d 	.word	0x0040098d

00400a9c <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  400a9c:	b580      	push	{r7, lr}
  400a9e:	b082      	sub	sp, #8
  400aa0:	af00      	add	r7, sp, #0
  400aa2:	4603      	mov	r3, r0
  400aa4:	460a      	mov	r2, r1
  400aa6:	71fb      	strb	r3, [r7, #7]
  400aa8:	4613      	mov	r3, r2
  400aaa:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  400aac:	2000      	movs	r0, #0
  400aae:	4b0a      	ldr	r3, [pc, #40]	; (400ad8 <ili93xx_write_register_word+0x3c>)
  400ab0:	4798      	blx	r3
	LCD_IR(uc_reg);
  400ab2:	79fb      	ldrb	r3, [r7, #7]
  400ab4:	4618      	mov	r0, r3
  400ab6:	4b08      	ldr	r3, [pc, #32]	; (400ad8 <ili93xx_write_register_word+0x3c>)
  400ab8:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  400aba:	88bb      	ldrh	r3, [r7, #4]
  400abc:	0a1b      	lsrs	r3, r3, #8
  400abe:	b29b      	uxth	r3, r3
  400ac0:	b2db      	uxtb	r3, r3
  400ac2:	4618      	mov	r0, r3
  400ac4:	4b05      	ldr	r3, [pc, #20]	; (400adc <ili93xx_write_register_word+0x40>)
  400ac6:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400ac8:	88bb      	ldrh	r3, [r7, #4]
  400aca:	b2db      	uxtb	r3, r3
  400acc:	4618      	mov	r0, r3
  400ace:	4b03      	ldr	r3, [pc, #12]	; (400adc <ili93xx_write_register_word+0x40>)
  400ad0:	4798      	blx	r3
}
  400ad2:	3708      	adds	r7, #8
  400ad4:	46bd      	mov	sp, r7
  400ad6:	bd80      	pop	{r7, pc}
  400ad8:	004008f9 	.word	0x004008f9
  400adc:	00400915 	.word	0x00400915

00400ae0 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400ae0:	b580      	push	{r7, lr}
  400ae2:	b084      	sub	sp, #16
  400ae4:	af00      	add	r7, sp, #0
  400ae6:	4603      	mov	r3, r0
  400ae8:	6039      	str	r1, [r7, #0]
  400aea:	71fb      	strb	r3, [r7, #7]
  400aec:	4613      	mov	r3, r2
  400aee:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400af0:	2000      	movs	r0, #0
  400af2:	4b0d      	ldr	r3, [pc, #52]	; (400b28 <ili93xx_write_register+0x48>)
  400af4:	4798      	blx	r3
	LCD_IR(uc_reg);
  400af6:	79fb      	ldrb	r3, [r7, #7]
  400af8:	4618      	mov	r0, r3
  400afa:	4b0b      	ldr	r3, [pc, #44]	; (400b28 <ili93xx_write_register+0x48>)
  400afc:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400afe:	2300      	movs	r3, #0
  400b00:	73fb      	strb	r3, [r7, #15]
  400b02:	e009      	b.n	400b18 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400b04:	7bfb      	ldrb	r3, [r7, #15]
  400b06:	683a      	ldr	r2, [r7, #0]
  400b08:	4413      	add	r3, r2
  400b0a:	781b      	ldrb	r3, [r3, #0]
  400b0c:	4618      	mov	r0, r3
  400b0e:	4b07      	ldr	r3, [pc, #28]	; (400b2c <ili93xx_write_register+0x4c>)
  400b10:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b12:	7bfb      	ldrb	r3, [r7, #15]
  400b14:	3301      	adds	r3, #1
  400b16:	73fb      	strb	r3, [r7, #15]
  400b18:	7bfa      	ldrb	r2, [r7, #15]
  400b1a:	79bb      	ldrb	r3, [r7, #6]
  400b1c:	429a      	cmp	r2, r3
  400b1e:	d3f1      	bcc.n	400b04 <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400b20:	3710      	adds	r7, #16
  400b22:	46bd      	mov	sp, r7
  400b24:	bd80      	pop	{r7, pc}
  400b26:	bf00      	nop
  400b28:	004008f9 	.word	0x004008f9
  400b2c:	00400915 	.word	0x00400915

00400b30 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400b30:	b590      	push	{r4, r7, lr}
  400b32:	b085      	sub	sp, #20
  400b34:	af00      	add	r7, sp, #0
  400b36:	4603      	mov	r3, r0
  400b38:	6039      	str	r1, [r7, #0]
  400b3a:	71fb      	strb	r3, [r7, #7]
  400b3c:	4613      	mov	r3, r2
  400b3e:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400b40:	2000      	movs	r0, #0
  400b42:	4b0d      	ldr	r3, [pc, #52]	; (400b78 <ili93xx_read_register+0x48>)
  400b44:	4798      	blx	r3
	LCD_IR(uc_reg);
  400b46:	79fb      	ldrb	r3, [r7, #7]
  400b48:	4618      	mov	r0, r3
  400b4a:	4b0b      	ldr	r3, [pc, #44]	; (400b78 <ili93xx_read_register+0x48>)
  400b4c:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b4e:	2300      	movs	r3, #0
  400b50:	73fb      	strb	r3, [r7, #15]
  400b52:	e009      	b.n	400b68 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400b54:	7bfb      	ldrb	r3, [r7, #15]
  400b56:	683a      	ldr	r2, [r7, #0]
  400b58:	18d4      	adds	r4, r2, r3
  400b5a:	4b08      	ldr	r3, [pc, #32]	; (400b7c <ili93xx_read_register+0x4c>)
  400b5c:	4798      	blx	r3
  400b5e:	4603      	mov	r3, r0
  400b60:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400b62:	7bfb      	ldrb	r3, [r7, #15]
  400b64:	3301      	adds	r3, #1
  400b66:	73fb      	strb	r3, [r7, #15]
  400b68:	7bfa      	ldrb	r2, [r7, #15]
  400b6a:	79bb      	ldrb	r3, [r7, #6]
  400b6c:	429a      	cmp	r2, r3
  400b6e:	d3f1      	bcc.n	400b54 <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400b70:	3714      	adds	r7, #20
  400b72:	46bd      	mov	sp, r7
  400b74:	bd90      	pop	{r4, r7, pc}
  400b76:	bf00      	nop
  400b78:	004008f9 	.word	0x004008f9
  400b7c:	00400935 	.word	0x00400935

00400b80 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400b80:	b480      	push	{r7}
  400b82:	b085      	sub	sp, #20
  400b84:	af00      	add	r7, sp, #0
  400b86:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400b88:	2300      	movs	r3, #0
  400b8a:	60fb      	str	r3, [r7, #12]
  400b8c:	e00c      	b.n	400ba8 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400b8e:	2300      	movs	r3, #0
  400b90:	60fb      	str	r3, [r7, #12]
  400b92:	e002      	b.n	400b9a <ili93xx_delay+0x1a>
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	3301      	adds	r3, #1
  400b98:	60fb      	str	r3, [r7, #12]
  400b9a:	68fb      	ldr	r3, [r7, #12]
  400b9c:	4a07      	ldr	r2, [pc, #28]	; (400bbc <ili93xx_delay+0x3c>)
  400b9e:	4293      	cmp	r3, r2
  400ba0:	d9f8      	bls.n	400b94 <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ba2:	68fb      	ldr	r3, [r7, #12]
  400ba4:	3301      	adds	r3, #1
  400ba6:	60fb      	str	r3, [r7, #12]
  400ba8:	68fa      	ldr	r2, [r7, #12]
  400baa:	687b      	ldr	r3, [r7, #4]
  400bac:	429a      	cmp	r2, r3
  400bae:	d3ee      	bcc.n	400b8e <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400bb0:	3714      	adds	r7, #20
  400bb2:	46bd      	mov	sp, r7
  400bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bb8:	4770      	bx	lr
  400bba:	bf00      	nop
  400bbc:	0001869f 	.word	0x0001869f

00400bc0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400bc0:	b480      	push	{r7}
  400bc2:	b087      	sub	sp, #28
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	60f8      	str	r0, [r7, #12]
  400bc8:	60b9      	str	r1, [r7, #8]
  400bca:	607a      	str	r2, [r7, #4]
  400bcc:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400bce:	68fb      	ldr	r3, [r7, #12]
  400bd0:	681a      	ldr	r2, [r3, #0]
  400bd2:	4b27      	ldr	r3, [pc, #156]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bd4:	681b      	ldr	r3, [r3, #0]
  400bd6:	429a      	cmp	r2, r3
  400bd8:	d304      	bcc.n	400be4 <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400bda:	4b25      	ldr	r3, [pc, #148]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bdc:	681b      	ldr	r3, [r3, #0]
  400bde:	1e5a      	subs	r2, r3, #1
  400be0:	68fb      	ldr	r3, [r7, #12]
  400be2:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400be4:	687b      	ldr	r3, [r7, #4]
  400be6:	681a      	ldr	r2, [r3, #0]
  400be8:	4b21      	ldr	r3, [pc, #132]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bea:	681b      	ldr	r3, [r3, #0]
  400bec:	429a      	cmp	r2, r3
  400bee:	d304      	bcc.n	400bfa <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400bf0:	4b1f      	ldr	r3, [pc, #124]	; (400c70 <ili93xx_check_box_coordinates+0xb0>)
  400bf2:	681b      	ldr	r3, [r3, #0]
  400bf4:	1e5a      	subs	r2, r3, #1
  400bf6:	687b      	ldr	r3, [r7, #4]
  400bf8:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400bfa:	68bb      	ldr	r3, [r7, #8]
  400bfc:	681a      	ldr	r2, [r3, #0]
  400bfe:	4b1d      	ldr	r3, [pc, #116]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c00:	681b      	ldr	r3, [r3, #0]
  400c02:	429a      	cmp	r2, r3
  400c04:	d304      	bcc.n	400c10 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400c06:	4b1b      	ldr	r3, [pc, #108]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c08:	681b      	ldr	r3, [r3, #0]
  400c0a:	1e5a      	subs	r2, r3, #1
  400c0c:	68bb      	ldr	r3, [r7, #8]
  400c0e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400c10:	683b      	ldr	r3, [r7, #0]
  400c12:	681a      	ldr	r2, [r3, #0]
  400c14:	4b17      	ldr	r3, [pc, #92]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c16:	681b      	ldr	r3, [r3, #0]
  400c18:	429a      	cmp	r2, r3
  400c1a:	d304      	bcc.n	400c26 <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400c1c:	4b15      	ldr	r3, [pc, #84]	; (400c74 <ili93xx_check_box_coordinates+0xb4>)
  400c1e:	681b      	ldr	r3, [r3, #0]
  400c20:	1e5a      	subs	r2, r3, #1
  400c22:	683b      	ldr	r3, [r7, #0]
  400c24:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400c26:	68fb      	ldr	r3, [r7, #12]
  400c28:	681a      	ldr	r2, [r3, #0]
  400c2a:	687b      	ldr	r3, [r7, #4]
  400c2c:	681b      	ldr	r3, [r3, #0]
  400c2e:	429a      	cmp	r2, r3
  400c30:	d909      	bls.n	400c46 <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400c32:	68fb      	ldr	r3, [r7, #12]
  400c34:	681b      	ldr	r3, [r3, #0]
  400c36:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400c38:	687b      	ldr	r3, [r7, #4]
  400c3a:	681a      	ldr	r2, [r3, #0]
  400c3c:	68fb      	ldr	r3, [r7, #12]
  400c3e:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400c40:	687b      	ldr	r3, [r7, #4]
  400c42:	697a      	ldr	r2, [r7, #20]
  400c44:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400c46:	68bb      	ldr	r3, [r7, #8]
  400c48:	681a      	ldr	r2, [r3, #0]
  400c4a:	683b      	ldr	r3, [r7, #0]
  400c4c:	681b      	ldr	r3, [r3, #0]
  400c4e:	429a      	cmp	r2, r3
  400c50:	d909      	bls.n	400c66 <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400c52:	68bb      	ldr	r3, [r7, #8]
  400c54:	681b      	ldr	r3, [r3, #0]
  400c56:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400c58:	683b      	ldr	r3, [r7, #0]
  400c5a:	681a      	ldr	r2, [r3, #0]
  400c5c:	68bb      	ldr	r3, [r7, #8]
  400c5e:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400c60:	683b      	ldr	r3, [r7, #0]
  400c62:	697a      	ldr	r2, [r7, #20]
  400c64:	601a      	str	r2, [r3, #0]
	}
}
  400c66:	371c      	adds	r7, #28
  400c68:	46bd      	mov	sp, r7
  400c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6e:	4770      	bx	lr
  400c70:	20000000 	.word	0x20000000
  400c74:	20000004 	.word	0x20000004

00400c78 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	b082      	sub	sp, #8
  400c7c:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400c7e:	463b      	mov	r3, r7
  400c80:	20d3      	movs	r0, #211	; 0xd3
  400c82:	4619      	mov	r1, r3
  400c84:	2204      	movs	r2, #4
  400c86:	4b18      	ldr	r3, [pc, #96]	; (400ce8 <ili93xx_device_type_identify+0x70>)
  400c88:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400c8a:	78bb      	ldrb	r3, [r7, #2]
  400c8c:	b29b      	uxth	r3, r3
  400c8e:	021b      	lsls	r3, r3, #8
  400c90:	b29a      	uxth	r2, r3
  400c92:	78fb      	ldrb	r3, [r7, #3]
  400c94:	b29b      	uxth	r3, r3
  400c96:	4413      	add	r3, r2
  400c98:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400c9a:	88fb      	ldrh	r3, [r7, #6]
  400c9c:	f249 3241 	movw	r2, #37697	; 0x9341
  400ca0:	4293      	cmp	r3, r2
  400ca2:	d104      	bne.n	400cae <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400ca4:	4b11      	ldr	r3, [pc, #68]	; (400cec <ili93xx_device_type_identify+0x74>)
  400ca6:	2202      	movs	r2, #2
  400ca8:	701a      	strb	r2, [r3, #0]
		return 0;
  400caa:	2300      	movs	r3, #0
  400cac:	e018      	b.n	400ce0 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400cae:	463b      	mov	r3, r7
  400cb0:	2000      	movs	r0, #0
  400cb2:	4619      	mov	r1, r3
  400cb4:	2202      	movs	r2, #2
  400cb6:	4b0c      	ldr	r3, [pc, #48]	; (400ce8 <ili93xx_device_type_identify+0x70>)
  400cb8:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400cba:	783b      	ldrb	r3, [r7, #0]
  400cbc:	b29b      	uxth	r3, r3
  400cbe:	021b      	lsls	r3, r3, #8
  400cc0:	b29a      	uxth	r2, r3
  400cc2:	787b      	ldrb	r3, [r7, #1]
  400cc4:	b29b      	uxth	r3, r3
  400cc6:	4413      	add	r3, r2
  400cc8:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400cca:	88fb      	ldrh	r3, [r7, #6]
  400ccc:	f249 3225 	movw	r2, #37669	; 0x9325
  400cd0:	4293      	cmp	r3, r2
  400cd2:	d104      	bne.n	400cde <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400cd4:	4b05      	ldr	r3, [pc, #20]	; (400cec <ili93xx_device_type_identify+0x74>)
  400cd6:	2201      	movs	r2, #1
  400cd8:	701a      	strb	r2, [r3, #0]
		return 0;
  400cda:	2300      	movs	r3, #0
  400cdc:	e000      	b.n	400ce0 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400cde:	2301      	movs	r3, #1
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	3708      	adds	r7, #8
  400ce4:	46bd      	mov	sp, r7
  400ce6:	bd80      	pop	{r7, pc}
  400ce8:	00400b31 	.word	0x00400b31
  400cec:	200008a0 	.word	0x200008a0

00400cf0 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400cf0:	b590      	push	{r4, r7, lr}
  400cf2:	b085      	sub	sp, #20
  400cf4:	af00      	add	r7, sp, #0
  400cf6:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400cf8:	4b7a      	ldr	r3, [pc, #488]	; (400ee4 <ili93xx_init+0x1f4>)
  400cfa:	4798      	blx	r3
  400cfc:	4603      	mov	r3, r0
  400cfe:	2b00      	cmp	r3, #0
  400d00:	d001      	beq.n	400d06 <ili93xx_init+0x16>
		return 1;
  400d02:	2301      	movs	r3, #1
  400d04:	e1ad      	b.n	401062 <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400d06:	4b78      	ldr	r3, [pc, #480]	; (400ee8 <ili93xx_init+0x1f8>)
  400d08:	22f0      	movs	r2, #240	; 0xf0
  400d0a:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400d0c:	4b77      	ldr	r3, [pc, #476]	; (400eec <ili93xx_init+0x1fc>)
  400d0e:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400d12:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400d14:	4b76      	ldr	r3, [pc, #472]	; (400ef0 <ili93xx_init+0x200>)
  400d16:	781b      	ldrb	r3, [r3, #0]
  400d18:	2b01      	cmp	r3, #1
  400d1a:	f040 80f5 	bne.w	400f08 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400d1e:	2007      	movs	r0, #7
  400d20:	2133      	movs	r1, #51	; 0x33
  400d22:	4b74      	ldr	r3, [pc, #464]	; (400ef4 <ili93xx_init+0x204>)
  400d24:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400d26:	2010      	movs	r0, #16
  400d28:	2100      	movs	r1, #0
  400d2a:	4b72      	ldr	r3, [pc, #456]	; (400ef4 <ili93xx_init+0x204>)
  400d2c:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400d2e:	2000      	movs	r0, #0
  400d30:	2101      	movs	r1, #1
  400d32:	4b70      	ldr	r3, [pc, #448]	; (400ef4 <ili93xx_init+0x204>)
  400d34:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400d36:	2001      	movs	r0, #1
  400d38:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d3c:	4b6d      	ldr	r3, [pc, #436]	; (400ef4 <ili93xx_init+0x204>)
  400d3e:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400d40:	2002      	movs	r0, #2
  400d42:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400d46:	4b6b      	ldr	r3, [pc, #428]	; (400ef4 <ili93xx_init+0x204>)
  400d48:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400d4a:	2004      	movs	r0, #4
  400d4c:	2100      	movs	r1, #0
  400d4e:	4b69      	ldr	r3, [pc, #420]	; (400ef4 <ili93xx_init+0x204>)
  400d50:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400d52:	2008      	movs	r0, #8
  400d54:	f240 2107 	movw	r1, #519	; 0x207
  400d58:	4b66      	ldr	r3, [pc, #408]	; (400ef4 <ili93xx_init+0x204>)
  400d5a:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400d5c:	2009      	movs	r0, #9
  400d5e:	2100      	movs	r1, #0
  400d60:	4b64      	ldr	r3, [pc, #400]	; (400ef4 <ili93xx_init+0x204>)
  400d62:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400d64:	200a      	movs	r0, #10
  400d66:	2100      	movs	r1, #0
  400d68:	4b62      	ldr	r3, [pc, #392]	; (400ef4 <ili93xx_init+0x204>)
  400d6a:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400d6c:	200c      	movs	r0, #12
  400d6e:	2100      	movs	r1, #0
  400d70:	4b60      	ldr	r3, [pc, #384]	; (400ef4 <ili93xx_init+0x204>)
  400d72:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400d74:	200d      	movs	r0, #13
  400d76:	2100      	movs	r1, #0
  400d78:	4b5e      	ldr	r3, [pc, #376]	; (400ef4 <ili93xx_init+0x204>)
  400d7a:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400d7c:	200f      	movs	r0, #15
  400d7e:	2100      	movs	r1, #0
  400d80:	4b5c      	ldr	r3, [pc, #368]	; (400ef4 <ili93xx_init+0x204>)
  400d82:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400d84:	2010      	movs	r0, #16
  400d86:	2100      	movs	r1, #0
  400d88:	4b5a      	ldr	r3, [pc, #360]	; (400ef4 <ili93xx_init+0x204>)
  400d8a:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400d8c:	2011      	movs	r0, #17
  400d8e:	2100      	movs	r1, #0
  400d90:	4b58      	ldr	r3, [pc, #352]	; (400ef4 <ili93xx_init+0x204>)
  400d92:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400d94:	2012      	movs	r0, #18
  400d96:	2100      	movs	r1, #0
  400d98:	4b56      	ldr	r3, [pc, #344]	; (400ef4 <ili93xx_init+0x204>)
  400d9a:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400d9c:	2013      	movs	r0, #19
  400d9e:	2100      	movs	r1, #0
  400da0:	4b54      	ldr	r3, [pc, #336]	; (400ef4 <ili93xx_init+0x204>)
  400da2:	4798      	blx	r3
		ili93xx_delay(200);
  400da4:	20c8      	movs	r0, #200	; 0xc8
  400da6:	4b54      	ldr	r3, [pc, #336]	; (400ef8 <ili93xx_init+0x208>)
  400da8:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400daa:	2010      	movs	r0, #16
  400dac:	f241 2190 	movw	r1, #4752	; 0x1290
  400db0:	4b50      	ldr	r3, [pc, #320]	; (400ef4 <ili93xx_init+0x204>)
  400db2:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400db4:	2011      	movs	r0, #17
  400db6:	f240 2127 	movw	r1, #551	; 0x227
  400dba:	4b4e      	ldr	r3, [pc, #312]	; (400ef4 <ili93xx_init+0x204>)
  400dbc:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400dbe:	2032      	movs	r0, #50	; 0x32
  400dc0:	4b4d      	ldr	r3, [pc, #308]	; (400ef8 <ili93xx_init+0x208>)
  400dc2:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400dc4:	2012      	movs	r0, #18
  400dc6:	211b      	movs	r1, #27
  400dc8:	4b4a      	ldr	r3, [pc, #296]	; (400ef4 <ili93xx_init+0x204>)
  400dca:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400dcc:	2032      	movs	r0, #50	; 0x32
  400dce:	4b4a      	ldr	r3, [pc, #296]	; (400ef8 <ili93xx_init+0x208>)
  400dd0:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400dd2:	2013      	movs	r0, #19
  400dd4:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400dd8:	4b46      	ldr	r3, [pc, #280]	; (400ef4 <ili93xx_init+0x204>)
  400dda:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400ddc:	2029      	movs	r0, #41	; 0x29
  400dde:	2119      	movs	r1, #25
  400de0:	4b44      	ldr	r3, [pc, #272]	; (400ef4 <ili93xx_init+0x204>)
  400de2:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400de4:	202b      	movs	r0, #43	; 0x2b
  400de6:	210d      	movs	r1, #13
  400de8:	4b42      	ldr	r3, [pc, #264]	; (400ef4 <ili93xx_init+0x204>)
  400dea:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400dec:	2032      	movs	r0, #50	; 0x32
  400dee:	4b42      	ldr	r3, [pc, #264]	; (400ef8 <ili93xx_init+0x208>)
  400df0:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400df2:	2030      	movs	r0, #48	; 0x30
  400df4:	2100      	movs	r1, #0
  400df6:	4b3f      	ldr	r3, [pc, #252]	; (400ef4 <ili93xx_init+0x204>)
  400df8:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400dfa:	2031      	movs	r0, #49	; 0x31
  400dfc:	f44f 7101 	mov.w	r1, #516	; 0x204
  400e00:	4b3c      	ldr	r3, [pc, #240]	; (400ef4 <ili93xx_init+0x204>)
  400e02:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400e04:	2032      	movs	r0, #50	; 0x32
  400e06:	f44f 7100 	mov.w	r1, #512	; 0x200
  400e0a:	4b3a      	ldr	r3, [pc, #232]	; (400ef4 <ili93xx_init+0x204>)
  400e0c:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400e0e:	2035      	movs	r0, #53	; 0x35
  400e10:	2107      	movs	r1, #7
  400e12:	4b38      	ldr	r3, [pc, #224]	; (400ef4 <ili93xx_init+0x204>)
  400e14:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400e16:	2036      	movs	r0, #54	; 0x36
  400e18:	f241 4104 	movw	r1, #5124	; 0x1404
  400e1c:	4b35      	ldr	r3, [pc, #212]	; (400ef4 <ili93xx_init+0x204>)
  400e1e:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400e20:	2037      	movs	r0, #55	; 0x37
  400e22:	f240 7105 	movw	r1, #1797	; 0x705
  400e26:	4b33      	ldr	r3, [pc, #204]	; (400ef4 <ili93xx_init+0x204>)
  400e28:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400e2a:	2038      	movs	r0, #56	; 0x38
  400e2c:	f240 3105 	movw	r1, #773	; 0x305
  400e30:	4b30      	ldr	r3, [pc, #192]	; (400ef4 <ili93xx_init+0x204>)
  400e32:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400e34:	2039      	movs	r0, #57	; 0x39
  400e36:	f240 7107 	movw	r1, #1799	; 0x707
  400e3a:	4b2e      	ldr	r3, [pc, #184]	; (400ef4 <ili93xx_init+0x204>)
  400e3c:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400e3e:	203c      	movs	r0, #60	; 0x3c
  400e40:	f240 7101 	movw	r1, #1793	; 0x701
  400e44:	4b2b      	ldr	r3, [pc, #172]	; (400ef4 <ili93xx_init+0x204>)
  400e46:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400e48:	203d      	movs	r0, #61	; 0x3d
  400e4a:	210e      	movs	r1, #14
  400e4c:	4b29      	ldr	r3, [pc, #164]	; (400ef4 <ili93xx_init+0x204>)
  400e4e:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400e50:	2003      	movs	r0, #3
  400e52:	f24d 0110 	movw	r1, #53264	; 0xd010
  400e56:	4b27      	ldr	r3, [pc, #156]	; (400ef4 <ili93xx_init+0x204>)
  400e58:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400e5a:	2060      	movs	r0, #96	; 0x60
  400e5c:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400e60:	4b24      	ldr	r3, [pc, #144]	; (400ef4 <ili93xx_init+0x204>)
  400e62:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400e64:	2061      	movs	r0, #97	; 0x61
  400e66:	2101      	movs	r1, #1
  400e68:	4b22      	ldr	r3, [pc, #136]	; (400ef4 <ili93xx_init+0x204>)
  400e6a:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400e6c:	206a      	movs	r0, #106	; 0x6a
  400e6e:	2100      	movs	r1, #0
  400e70:	4b20      	ldr	r3, [pc, #128]	; (400ef4 <ili93xx_init+0x204>)
  400e72:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400e74:	2080      	movs	r0, #128	; 0x80
  400e76:	2100      	movs	r1, #0
  400e78:	4b1e      	ldr	r3, [pc, #120]	; (400ef4 <ili93xx_init+0x204>)
  400e7a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400e7c:	2081      	movs	r0, #129	; 0x81
  400e7e:	2100      	movs	r1, #0
  400e80:	4b1c      	ldr	r3, [pc, #112]	; (400ef4 <ili93xx_init+0x204>)
  400e82:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400e84:	2082      	movs	r0, #130	; 0x82
  400e86:	2100      	movs	r1, #0
  400e88:	4b1a      	ldr	r3, [pc, #104]	; (400ef4 <ili93xx_init+0x204>)
  400e8a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400e8c:	2083      	movs	r0, #131	; 0x83
  400e8e:	2100      	movs	r1, #0
  400e90:	4b18      	ldr	r3, [pc, #96]	; (400ef4 <ili93xx_init+0x204>)
  400e92:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400e94:	2084      	movs	r0, #132	; 0x84
  400e96:	2100      	movs	r1, #0
  400e98:	4b16      	ldr	r3, [pc, #88]	; (400ef4 <ili93xx_init+0x204>)
  400e9a:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400e9c:	2085      	movs	r0, #133	; 0x85
  400e9e:	2100      	movs	r1, #0
  400ea0:	4b14      	ldr	r3, [pc, #80]	; (400ef4 <ili93xx_init+0x204>)
  400ea2:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400ea4:	2090      	movs	r0, #144	; 0x90
  400ea6:	2110      	movs	r1, #16
  400ea8:	4b12      	ldr	r3, [pc, #72]	; (400ef4 <ili93xx_init+0x204>)
  400eaa:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400eac:	2092      	movs	r0, #146	; 0x92
  400eae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400eb2:	4b10      	ldr	r3, [pc, #64]	; (400ef4 <ili93xx_init+0x204>)
  400eb4:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400eb6:	2095      	movs	r0, #149	; 0x95
  400eb8:	f44f 7188 	mov.w	r1, #272	; 0x110
  400ebc:	4b0d      	ldr	r3, [pc, #52]	; (400ef4 <ili93xx_init+0x204>)
  400ebe:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400ec0:	687b      	ldr	r3, [r7, #4]
  400ec2:	681a      	ldr	r2, [r3, #0]
  400ec4:	687b      	ldr	r3, [r7, #4]
  400ec6:	685b      	ldr	r3, [r3, #4]
  400ec8:	2000      	movs	r0, #0
  400eca:	2100      	movs	r1, #0
  400ecc:	4c0b      	ldr	r4, [pc, #44]	; (400efc <ili93xx_init+0x20c>)
  400ece:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400ed0:	687b      	ldr	r3, [r7, #4]
  400ed2:	689b      	ldr	r3, [r3, #8]
  400ed4:	4618      	mov	r0, r3
  400ed6:	4b0a      	ldr	r3, [pc, #40]	; (400f00 <ili93xx_init+0x210>)
  400ed8:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400eda:	2000      	movs	r0, #0
  400edc:	2100      	movs	r1, #0
  400ede:	4b09      	ldr	r3, [pc, #36]	; (400f04 <ili93xx_init+0x214>)
  400ee0:	4798      	blx	r3
  400ee2:	e0bd      	b.n	401060 <ili93xx_init+0x370>
  400ee4:	00400c79 	.word	0x00400c79
  400ee8:	20000000 	.word	0x20000000
  400eec:	20000004 	.word	0x20000004
  400ef0:	200008a0 	.word	0x200008a0
  400ef4:	00400a9d 	.word	0x00400a9d
  400ef8:	00400b81 	.word	0x00400b81
  400efc:	004010ed 	.word	0x004010ed
  400f00:	004010b9 	.word	0x004010b9
  400f04:	004011e1 	.word	0x004011e1
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400f08:	4b58      	ldr	r3, [pc, #352]	; (40106c <ili93xx_init+0x37c>)
  400f0a:	781b      	ldrb	r3, [r3, #0]
  400f0c:	2b02      	cmp	r3, #2
  400f0e:	f040 80a5 	bne.w	40105c <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400f12:	2339      	movs	r3, #57	; 0x39
  400f14:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400f16:	232c      	movs	r3, #44	; 0x2c
  400f18:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400f1a:	2300      	movs	r3, #0
  400f1c:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400f1e:	2334      	movs	r3, #52	; 0x34
  400f20:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400f22:	2302      	movs	r3, #2
  400f24:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400f26:	f107 0308 	add.w	r3, r7, #8
  400f2a:	20cb      	movs	r0, #203	; 0xcb
  400f2c:	4619      	mov	r1, r3
  400f2e:	2205      	movs	r2, #5
  400f30:	4b4f      	ldr	r3, [pc, #316]	; (401070 <ili93xx_init+0x380>)
  400f32:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400f34:	2300      	movs	r3, #0
  400f36:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400f38:	23aa      	movs	r3, #170	; 0xaa
  400f3a:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400f3c:	23b0      	movs	r3, #176	; 0xb0
  400f3e:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400f40:	f107 0308 	add.w	r3, r7, #8
  400f44:	20cf      	movs	r0, #207	; 0xcf
  400f46:	4619      	mov	r1, r3
  400f48:	2203      	movs	r2, #3
  400f4a:	4b49      	ldr	r3, [pc, #292]	; (401070 <ili93xx_init+0x380>)
  400f4c:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400f4e:	2330      	movs	r3, #48	; 0x30
  400f50:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400f52:	f107 0308 	add.w	r3, r7, #8
  400f56:	20f7      	movs	r0, #247	; 0xf7
  400f58:	4619      	mov	r1, r3
  400f5a:	2201      	movs	r2, #1
  400f5c:	4b44      	ldr	r3, [pc, #272]	; (401070 <ili93xx_init+0x380>)
  400f5e:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400f60:	2325      	movs	r3, #37	; 0x25
  400f62:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400f64:	f107 0308 	add.w	r3, r7, #8
  400f68:	20c0      	movs	r0, #192	; 0xc0
  400f6a:	4619      	mov	r1, r3
  400f6c:	2201      	movs	r2, #1
  400f6e:	4b40      	ldr	r3, [pc, #256]	; (401070 <ili93xx_init+0x380>)
  400f70:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400f72:	2311      	movs	r3, #17
  400f74:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400f76:	f107 0308 	add.w	r3, r7, #8
  400f7a:	20c1      	movs	r0, #193	; 0xc1
  400f7c:	4619      	mov	r1, r3
  400f7e:	2201      	movs	r2, #1
  400f80:	4b3b      	ldr	r3, [pc, #236]	; (401070 <ili93xx_init+0x380>)
  400f82:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400f84:	235c      	movs	r3, #92	; 0x5c
  400f86:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400f88:	234c      	movs	r3, #76	; 0x4c
  400f8a:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400f8c:	f107 0308 	add.w	r3, r7, #8
  400f90:	20c5      	movs	r0, #197	; 0xc5
  400f92:	4619      	mov	r1, r3
  400f94:	2202      	movs	r2, #2
  400f96:	4b36      	ldr	r3, [pc, #216]	; (401070 <ili93xx_init+0x380>)
  400f98:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400f9a:	2394      	movs	r3, #148	; 0x94
  400f9c:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400f9e:	f107 0308 	add.w	r3, r7, #8
  400fa2:	20c7      	movs	r0, #199	; 0xc7
  400fa4:	4619      	mov	r1, r3
  400fa6:	2201      	movs	r2, #1
  400fa8:	4b31      	ldr	r3, [pc, #196]	; (401070 <ili93xx_init+0x380>)
  400faa:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400fac:	2385      	movs	r3, #133	; 0x85
  400fae:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400fb0:	2301      	movs	r3, #1
  400fb2:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400fb4:	2378      	movs	r3, #120	; 0x78
  400fb6:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400fb8:	f107 0308 	add.w	r3, r7, #8
  400fbc:	20e8      	movs	r0, #232	; 0xe8
  400fbe:	4619      	mov	r1, r3
  400fc0:	2203      	movs	r2, #3
  400fc2:	4b2b      	ldr	r3, [pc, #172]	; (401070 <ili93xx_init+0x380>)
  400fc4:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400fc6:	2300      	movs	r3, #0
  400fc8:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400fca:	2300      	movs	r3, #0
  400fcc:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400fce:	f107 0308 	add.w	r3, r7, #8
  400fd2:	20ea      	movs	r0, #234	; 0xea
  400fd4:	4619      	mov	r1, r3
  400fd6:	2202      	movs	r2, #2
  400fd8:	4b25      	ldr	r3, [pc, #148]	; (401070 <ili93xx_init+0x380>)
  400fda:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400fdc:	2348      	movs	r3, #72	; 0x48
  400fde:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400fe0:	f107 0308 	add.w	r3, r7, #8
  400fe4:	2036      	movs	r0, #54	; 0x36
  400fe6:	4619      	mov	r1, r3
  400fe8:	2201      	movs	r2, #1
  400fea:	4b21      	ldr	r3, [pc, #132]	; (401070 <ili93xx_init+0x380>)
  400fec:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400fee:	2306      	movs	r3, #6
  400ff0:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400ff2:	f107 0308 	add.w	r3, r7, #8
  400ff6:	203a      	movs	r0, #58	; 0x3a
  400ff8:	4619      	mov	r1, r3
  400ffa:	2201      	movs	r2, #1
  400ffc:	4b1c      	ldr	r3, [pc, #112]	; (401070 <ili93xx_init+0x380>)
  400ffe:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  401000:	2302      	movs	r3, #2
  401002:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  401004:	2382      	movs	r3, #130	; 0x82
  401006:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  401008:	2327      	movs	r3, #39	; 0x27
  40100a:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  40100c:	2300      	movs	r3, #0
  40100e:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  401010:	f107 0308 	add.w	r3, r7, #8
  401014:	20b6      	movs	r0, #182	; 0xb6
  401016:	4619      	mov	r1, r3
  401018:	2204      	movs	r2, #4
  40101a:	4b15      	ldr	r3, [pc, #84]	; (401070 <ili93xx_init+0x380>)
  40101c:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40101e:	687b      	ldr	r3, [r7, #4]
  401020:	681a      	ldr	r2, [r3, #0]
  401022:	687b      	ldr	r3, [r7, #4]
  401024:	685b      	ldr	r3, [r3, #4]
  401026:	2000      	movs	r0, #0
  401028:	2100      	movs	r1, #0
  40102a:	4c12      	ldr	r4, [pc, #72]	; (401074 <ili93xx_init+0x384>)
  40102c:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40102e:	687b      	ldr	r3, [r7, #4]
  401030:	689b      	ldr	r3, [r3, #8]
  401032:	4618      	mov	r0, r3
  401034:	4b10      	ldr	r3, [pc, #64]	; (401078 <ili93xx_init+0x388>)
  401036:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  401038:	f107 0308 	add.w	r3, r7, #8
  40103c:	2011      	movs	r0, #17
  40103e:	4619      	mov	r1, r3
  401040:	2200      	movs	r2, #0
  401042:	4b0b      	ldr	r3, [pc, #44]	; (401070 <ili93xx_init+0x380>)
  401044:	4798      	blx	r3
		ili93xx_delay(10);
  401046:	200a      	movs	r0, #10
  401048:	4b0c      	ldr	r3, [pc, #48]	; (40107c <ili93xx_init+0x38c>)
  40104a:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  40104c:	f107 0308 	add.w	r3, r7, #8
  401050:	2029      	movs	r0, #41	; 0x29
  401052:	4619      	mov	r1, r3
  401054:	2200      	movs	r2, #0
  401056:	4b06      	ldr	r3, [pc, #24]	; (401070 <ili93xx_init+0x380>)
  401058:	4798      	blx	r3
  40105a:	e001      	b.n	401060 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  40105c:	2301      	movs	r3, #1
  40105e:	e000      	b.n	401062 <ili93xx_init+0x372>
	}

	return 0;
  401060:	2300      	movs	r3, #0
}
  401062:	4618      	mov	r0, r3
  401064:	3714      	adds	r7, #20
  401066:	46bd      	mov	sp, r7
  401068:	bd90      	pop	{r4, r7, pc}
  40106a:	bf00      	nop
  40106c:	200008a0 	.word	0x200008a0
  401070:	00400ae1 	.word	0x00400ae1
  401074:	004010ed 	.word	0x004010ed
  401078:	004010b9 	.word	0x004010b9
  40107c:	00400b81 	.word	0x00400b81

00401080 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  401080:	b580      	push	{r7, lr}
  401082:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401084:	4b09      	ldr	r3, [pc, #36]	; (4010ac <ili93xx_display_on+0x2c>)
  401086:	781b      	ldrb	r3, [r3, #0]
  401088:	2b01      	cmp	r3, #1
  40108a:	d105      	bne.n	401098 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40108c:	2007      	movs	r0, #7
  40108e:	f240 1133 	movw	r1, #307	; 0x133
  401092:	4b07      	ldr	r3, [pc, #28]	; (4010b0 <ili93xx_display_on+0x30>)
  401094:	4798      	blx	r3
  401096:	e008      	b.n	4010aa <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401098:	4b04      	ldr	r3, [pc, #16]	; (4010ac <ili93xx_display_on+0x2c>)
  40109a:	781b      	ldrb	r3, [r3, #0]
  40109c:	2b02      	cmp	r3, #2
  40109e:	d104      	bne.n	4010aa <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4010a0:	2029      	movs	r0, #41	; 0x29
  4010a2:	2100      	movs	r1, #0
  4010a4:	2200      	movs	r2, #0
  4010a6:	4b03      	ldr	r3, [pc, #12]	; (4010b4 <ili93xx_display_on+0x34>)
  4010a8:	4798      	blx	r3
	}
}
  4010aa:	bd80      	pop	{r7, pc}
  4010ac:	200008a0 	.word	0x200008a0
  4010b0:	00400a9d 	.word	0x00400a9d
  4010b4:	00400ae1 	.word	0x00400ae1

004010b8 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b085      	sub	sp, #20
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4010c0:	2300      	movs	r3, #0
  4010c2:	60fb      	str	r3, [r7, #12]
  4010c4:	e007      	b.n	4010d6 <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  4010c6:	4908      	ldr	r1, [pc, #32]	; (4010e8 <ili93xx_set_foreground_color+0x30>)
  4010c8:	68fb      	ldr	r3, [r7, #12]
  4010ca:	687a      	ldr	r2, [r7, #4]
  4010cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4010d0:	68fb      	ldr	r3, [r7, #12]
  4010d2:	3301      	adds	r3, #1
  4010d4:	60fb      	str	r3, [r7, #12]
  4010d6:	68fb      	ldr	r3, [r7, #12]
  4010d8:	2bef      	cmp	r3, #239	; 0xef
  4010da:	d9f4      	bls.n	4010c6 <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4010dc:	3714      	adds	r7, #20
  4010de:	46bd      	mov	sp, r7
  4010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	200008a4 	.word	0x200008a4

004010ec <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4010ec:	b580      	push	{r7, lr}
  4010ee:	b086      	sub	sp, #24
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	60f8      	str	r0, [r7, #12]
  4010f4:	60b9      	str	r1, [r7, #8]
  4010f6:	607a      	str	r2, [r7, #4]
  4010f8:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4010fa:	4b36      	ldr	r3, [pc, #216]	; (4011d4 <ili93xx_set_window+0xe8>)
  4010fc:	781b      	ldrb	r3, [r3, #0]
  4010fe:	2b01      	cmp	r3, #1
  401100:	d124      	bne.n	40114c <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  401102:	68fb      	ldr	r3, [r7, #12]
  401104:	b29b      	uxth	r3, r3
  401106:	2050      	movs	r0, #80	; 0x50
  401108:	4619      	mov	r1, r3
  40110a:	4b33      	ldr	r3, [pc, #204]	; (4011d8 <ili93xx_set_window+0xec>)
  40110c:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  40110e:	68fb      	ldr	r3, [r7, #12]
  401110:	b29a      	uxth	r2, r3
  401112:	687b      	ldr	r3, [r7, #4]
  401114:	b29b      	uxth	r3, r3
  401116:	4413      	add	r3, r2
  401118:	b29b      	uxth	r3, r3
  40111a:	3b01      	subs	r3, #1
  40111c:	b29b      	uxth	r3, r3
  40111e:	2051      	movs	r0, #81	; 0x51
  401120:	4619      	mov	r1, r3
  401122:	4b2d      	ldr	r3, [pc, #180]	; (4011d8 <ili93xx_set_window+0xec>)
  401124:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  401126:	68bb      	ldr	r3, [r7, #8]
  401128:	b29b      	uxth	r3, r3
  40112a:	2052      	movs	r0, #82	; 0x52
  40112c:	4619      	mov	r1, r3
  40112e:	4b2a      	ldr	r3, [pc, #168]	; (4011d8 <ili93xx_set_window+0xec>)
  401130:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  401132:	68bb      	ldr	r3, [r7, #8]
  401134:	b29a      	uxth	r2, r3
  401136:	683b      	ldr	r3, [r7, #0]
  401138:	b29b      	uxth	r3, r3
  40113a:	4413      	add	r3, r2
  40113c:	b29b      	uxth	r3, r3
  40113e:	3b01      	subs	r3, #1
  401140:	b29b      	uxth	r3, r3
  401142:	2053      	movs	r0, #83	; 0x53
  401144:	4619      	mov	r1, r3
  401146:	4b24      	ldr	r3, [pc, #144]	; (4011d8 <ili93xx_set_window+0xec>)
  401148:	4798      	blx	r3
  40114a:	e03f      	b.n	4011cc <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40114c:	4b21      	ldr	r3, [pc, #132]	; (4011d4 <ili93xx_set_window+0xe8>)
  40114e:	781b      	ldrb	r3, [r3, #0]
  401150:	2b02      	cmp	r3, #2
  401152:	d13b      	bne.n	4011cc <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  401154:	68fb      	ldr	r3, [r7, #12]
  401156:	0a1b      	lsrs	r3, r3, #8
  401158:	b2db      	uxtb	r3, r3
  40115a:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  40115c:	68fb      	ldr	r3, [r7, #12]
  40115e:	b2db      	uxtb	r3, r3
  401160:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  401162:	68fa      	ldr	r2, [r7, #12]
  401164:	687b      	ldr	r3, [r7, #4]
  401166:	4413      	add	r3, r2
  401168:	3b01      	subs	r3, #1
  40116a:	0a1b      	lsrs	r3, r3, #8
  40116c:	b2db      	uxtb	r3, r3
  40116e:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  401170:	68fb      	ldr	r3, [r7, #12]
  401172:	b2da      	uxtb	r2, r3
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	b2db      	uxtb	r3, r3
  401178:	4413      	add	r3, r2
  40117a:	b2db      	uxtb	r3, r3
  40117c:	3b01      	subs	r3, #1
  40117e:	b2db      	uxtb	r3, r3
  401180:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  401182:	f107 0314 	add.w	r3, r7, #20
  401186:	202a      	movs	r0, #42	; 0x2a
  401188:	4619      	mov	r1, r3
  40118a:	2204      	movs	r2, #4
  40118c:	4b13      	ldr	r3, [pc, #76]	; (4011dc <ili93xx_set_window+0xf0>)
  40118e:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  401190:	68bb      	ldr	r3, [r7, #8]
  401192:	0a1b      	lsrs	r3, r3, #8
  401194:	b2db      	uxtb	r3, r3
  401196:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  401198:	68bb      	ldr	r3, [r7, #8]
  40119a:	b2db      	uxtb	r3, r3
  40119c:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40119e:	68ba      	ldr	r2, [r7, #8]
  4011a0:	683b      	ldr	r3, [r7, #0]
  4011a2:	4413      	add	r3, r2
  4011a4:	3b01      	subs	r3, #1
  4011a6:	0a1b      	lsrs	r3, r3, #8
  4011a8:	b2db      	uxtb	r3, r3
  4011aa:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4011ac:	68bb      	ldr	r3, [r7, #8]
  4011ae:	b2da      	uxtb	r2, r3
  4011b0:	683b      	ldr	r3, [r7, #0]
  4011b2:	b2db      	uxtb	r3, r3
  4011b4:	4413      	add	r3, r2
  4011b6:	b2db      	uxtb	r3, r3
  4011b8:	3b01      	subs	r3, #1
  4011ba:	b2db      	uxtb	r3, r3
  4011bc:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4011be:	f107 0314 	add.w	r3, r7, #20
  4011c2:	202b      	movs	r0, #43	; 0x2b
  4011c4:	4619      	mov	r1, r3
  4011c6:	2204      	movs	r2, #4
  4011c8:	4b04      	ldr	r3, [pc, #16]	; (4011dc <ili93xx_set_window+0xf0>)
  4011ca:	4798      	blx	r3
				       paratable, 4);
	}
}
  4011cc:	3718      	adds	r7, #24
  4011ce:	46bd      	mov	sp, r7
  4011d0:	bd80      	pop	{r7, pc}
  4011d2:	bf00      	nop
  4011d4:	200008a0 	.word	0x200008a0
  4011d8:	00400a9d 	.word	0x00400a9d
  4011dc:	00400ae1 	.word	0x00400ae1

004011e0 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4011e0:	b580      	push	{r7, lr}
  4011e2:	b082      	sub	sp, #8
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	4603      	mov	r3, r0
  4011e8:	460a      	mov	r2, r1
  4011ea:	80fb      	strh	r3, [r7, #6]
  4011ec:	4613      	mov	r3, r2
  4011ee:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4011f0:	4b08      	ldr	r3, [pc, #32]	; (401214 <ili93xx_set_cursor_position+0x34>)
  4011f2:	781b      	ldrb	r3, [r3, #0]
  4011f4:	2b01      	cmp	r3, #1
  4011f6:	d109      	bne.n	40120c <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4011f8:	88fb      	ldrh	r3, [r7, #6]
  4011fa:	2020      	movs	r0, #32
  4011fc:	4619      	mov	r1, r3
  4011fe:	4b06      	ldr	r3, [pc, #24]	; (401218 <ili93xx_set_cursor_position+0x38>)
  401200:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  401202:	88bb      	ldrh	r3, [r7, #4]
  401204:	2021      	movs	r0, #33	; 0x21
  401206:	4619      	mov	r1, r3
  401208:	4b03      	ldr	r3, [pc, #12]	; (401218 <ili93xx_set_cursor_position+0x38>)
  40120a:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40120c:	3708      	adds	r7, #8
  40120e:	46bd      	mov	sp, r7
  401210:	bd80      	pop	{r7, pc}
  401212:	bf00      	nop
  401214:	200008a0 	.word	0x200008a0
  401218:	00400a9d 	.word	0x00400a9d

0040121c <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  40121c:	b590      	push	{r4, r7, lr}
  40121e:	b083      	sub	sp, #12
  401220:	af00      	add	r7, sp, #0
  401222:	6078      	str	r0, [r7, #4]
  401224:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  401226:	4b1b      	ldr	r3, [pc, #108]	; (401294 <ili93xx_draw_pixel+0x78>)
  401228:	681b      	ldr	r3, [r3, #0]
  40122a:	687a      	ldr	r2, [r7, #4]
  40122c:	429a      	cmp	r2, r3
  40122e:	d204      	bcs.n	40123a <ili93xx_draw_pixel+0x1e>
  401230:	4b19      	ldr	r3, [pc, #100]	; (401298 <ili93xx_draw_pixel+0x7c>)
  401232:	681b      	ldr	r3, [r3, #0]
  401234:	683a      	ldr	r2, [r7, #0]
  401236:	429a      	cmp	r2, r3
  401238:	d301      	bcc.n	40123e <ili93xx_draw_pixel+0x22>
		return 1;
  40123a:	2301      	movs	r3, #1
  40123c:	e025      	b.n	40128a <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40123e:	4b17      	ldr	r3, [pc, #92]	; (40129c <ili93xx_draw_pixel+0x80>)
  401240:	781b      	ldrb	r3, [r3, #0]
  401242:	2b01      	cmp	r3, #1
  401244:	d10f      	bne.n	401266 <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  401246:	687b      	ldr	r3, [r7, #4]
  401248:	b29a      	uxth	r2, r3
  40124a:	683b      	ldr	r3, [r7, #0]
  40124c:	b29b      	uxth	r3, r3
  40124e:	4610      	mov	r0, r2
  401250:	4619      	mov	r1, r3
  401252:	4b13      	ldr	r3, [pc, #76]	; (4012a0 <ili93xx_draw_pixel+0x84>)
  401254:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  401256:	4b13      	ldr	r3, [pc, #76]	; (4012a4 <ili93xx_draw_pixel+0x88>)
  401258:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40125a:	4b13      	ldr	r3, [pc, #76]	; (4012a8 <ili93xx_draw_pixel+0x8c>)
  40125c:	681b      	ldr	r3, [r3, #0]
  40125e:	4618      	mov	r0, r3
  401260:	4b12      	ldr	r3, [pc, #72]	; (4012ac <ili93xx_draw_pixel+0x90>)
  401262:	4798      	blx	r3
  401264:	e010      	b.n	401288 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401266:	4b0d      	ldr	r3, [pc, #52]	; (40129c <ili93xx_draw_pixel+0x80>)
  401268:	781b      	ldrb	r3, [r3, #0]
  40126a:	2b02      	cmp	r3, #2
  40126c:	d10c      	bne.n	401288 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40126e:	6878      	ldr	r0, [r7, #4]
  401270:	6839      	ldr	r1, [r7, #0]
  401272:	2200      	movs	r2, #0
  401274:	2300      	movs	r3, #0
  401276:	4c0e      	ldr	r4, [pc, #56]	; (4012b0 <ili93xx_draw_pixel+0x94>)
  401278:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40127a:	4b0a      	ldr	r3, [pc, #40]	; (4012a4 <ili93xx_draw_pixel+0x88>)
  40127c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40127e:	4b0a      	ldr	r3, [pc, #40]	; (4012a8 <ili93xx_draw_pixel+0x8c>)
  401280:	681b      	ldr	r3, [r3, #0]
  401282:	4618      	mov	r0, r3
  401284:	4b09      	ldr	r3, [pc, #36]	; (4012ac <ili93xx_draw_pixel+0x90>)
  401286:	4798      	blx	r3
	}

	return 0;
  401288:	2300      	movs	r3, #0
}
  40128a:	4618      	mov	r0, r3
  40128c:	370c      	adds	r7, #12
  40128e:	46bd      	mov	sp, r7
  401290:	bd90      	pop	{r4, r7, pc}
  401292:	bf00      	nop
  401294:	20000000 	.word	0x20000000
  401298:	20000004 	.word	0x20000004
  40129c:	200008a0 	.word	0x200008a0
  4012a0:	004011e1 	.word	0x004011e1
  4012a4:	0040094d 	.word	0x0040094d
  4012a8:	200008a4 	.word	0x200008a4
  4012ac:	0040098d 	.word	0x0040098d
  4012b0:	004010ed 	.word	0x004010ed

004012b4 <ili93xx_draw_line_bresenham>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line endl.
 */
static void ili93xx_draw_line_bresenham(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4012b4:	b580      	push	{r7, lr}
  4012b6:	b08c      	sub	sp, #48	; 0x30
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	60f8      	str	r0, [r7, #12]
  4012bc:	60b9      	str	r1, [r7, #8]
  4012be:	607a      	str	r2, [r7, #4]
  4012c0:	603b      	str	r3, [r7, #0]
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  4012c2:	68fb      	ldr	r3, [r7, #12]
  4012c4:	627b      	str	r3, [r7, #36]	; 0x24
	y = ul_y1;
  4012c6:	68bb      	ldr	r3, [r7, #8]
  4012c8:	623b      	str	r3, [r7, #32]
	dx = ul_x2 - ul_x1;
  4012ca:	687a      	ldr	r2, [r7, #4]
  4012cc:	68fb      	ldr	r3, [r7, #12]
  4012ce:	1ad3      	subs	r3, r2, r3
  4012d0:	61fb      	str	r3, [r7, #28]
	dy = ul_y2 - ul_y1;
  4012d2:	683a      	ldr	r2, [r7, #0]
  4012d4:	68bb      	ldr	r3, [r7, #8]
  4012d6:	1ad3      	subs	r3, r2, r3
  4012d8:	61bb      	str	r3, [r7, #24]
	xinc = (dx > 0) ? 1 : -1;
  4012da:	69fb      	ldr	r3, [r7, #28]
  4012dc:	2b00      	cmp	r3, #0
  4012de:	dd01      	ble.n	4012e4 <ili93xx_draw_line_bresenham+0x30>
  4012e0:	2301      	movs	r3, #1
  4012e2:	e001      	b.n	4012e8 <ili93xx_draw_line_bresenham+0x34>
  4012e4:	f04f 33ff 	mov.w	r3, #4294967295
  4012e8:	617b      	str	r3, [r7, #20]
	yinc = (dy > 0) ? 1 : -1;
  4012ea:	69bb      	ldr	r3, [r7, #24]
  4012ec:	2b00      	cmp	r3, #0
  4012ee:	dd01      	ble.n	4012f4 <ili93xx_draw_line_bresenham+0x40>
  4012f0:	2301      	movs	r3, #1
  4012f2:	e001      	b.n	4012f8 <ili93xx_draw_line_bresenham+0x44>
  4012f4:	f04f 33ff 	mov.w	r3, #4294967295
  4012f8:	613b      	str	r3, [r7, #16]
	dx = abs(ul_x2 - ul_x1);
  4012fa:	687a      	ldr	r2, [r7, #4]
  4012fc:	68fb      	ldr	r3, [r7, #12]
  4012fe:	1ad3      	subs	r3, r2, r3
  401300:	2b00      	cmp	r3, #0
  401302:	bfb8      	it	lt
  401304:	425b      	neglt	r3, r3
  401306:	61fb      	str	r3, [r7, #28]
	dy = abs(ul_y2 - ul_y1);
  401308:	683a      	ldr	r2, [r7, #0]
  40130a:	68bb      	ldr	r3, [r7, #8]
  40130c:	1ad3      	subs	r3, r2, r3
  40130e:	2b00      	cmp	r3, #0
  401310:	bfb8      	it	lt
  401312:	425b      	neglt	r3, r3
  401314:	61bb      	str	r3, [r7, #24]

	ili93xx_draw_pixel(x, y);
  401316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401318:	6a3b      	ldr	r3, [r7, #32]
  40131a:	4610      	mov	r0, r2
  40131c:	4619      	mov	r1, r3
  40131e:	4b2c      	ldr	r3, [pc, #176]	; (4013d0 <ili93xx_draw_line_bresenham+0x11c>)
  401320:	4798      	blx	r3

	if (dx > dy) {
  401322:	69fa      	ldr	r2, [r7, #28]
  401324:	69bb      	ldr	r3, [r7, #24]
  401326:	429a      	cmp	r2, r3
  401328:	dd27      	ble.n	40137a <ili93xx_draw_line_bresenham+0xc6>
		cumul = dx >> 1;
  40132a:	69fb      	ldr	r3, [r7, #28]
  40132c:	105b      	asrs	r3, r3, #1
  40132e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dx; i++) {
  401330:	2301      	movs	r3, #1
  401332:	62fb      	str	r3, [r7, #44]	; 0x2c
  401334:	e01c      	b.n	401370 <ili93xx_draw_line_bresenham+0xbc>
			x += xinc;
  401336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401338:	697b      	ldr	r3, [r7, #20]
  40133a:	4413      	add	r3, r2
  40133c:	627b      	str	r3, [r7, #36]	; 0x24
			cumul += dy;
  40133e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401340:	69bb      	ldr	r3, [r7, #24]
  401342:	4413      	add	r3, r2
  401344:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dx) {
  401346:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401348:	69fb      	ldr	r3, [r7, #28]
  40134a:	429a      	cmp	r2, r3
  40134c:	db07      	blt.n	40135e <ili93xx_draw_line_bresenham+0xaa>
				cumul -= dx;
  40134e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401350:	69fb      	ldr	r3, [r7, #28]
  401352:	1ad3      	subs	r3, r2, r3
  401354:	62bb      	str	r3, [r7, #40]	; 0x28
				y += yinc;
  401356:	6a3a      	ldr	r2, [r7, #32]
  401358:	693b      	ldr	r3, [r7, #16]
  40135a:	4413      	add	r3, r2
  40135c:	623b      	str	r3, [r7, #32]
			}

			ili93xx_draw_pixel(x, y);
  40135e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401360:	6a3b      	ldr	r3, [r7, #32]
  401362:	4610      	mov	r0, r2
  401364:	4619      	mov	r1, r3
  401366:	4b1a      	ldr	r3, [pc, #104]	; (4013d0 <ili93xx_draw_line_bresenham+0x11c>)
  401368:	4798      	blx	r3
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  40136a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40136c:	3301      	adds	r3, #1
  40136e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401372:	69fb      	ldr	r3, [r7, #28]
  401374:	429a      	cmp	r2, r3
  401376:	ddde      	ble.n	401336 <ili93xx_draw_line_bresenham+0x82>
  401378:	e026      	b.n	4013c8 <ili93xx_draw_line_bresenham+0x114>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  40137a:	69bb      	ldr	r3, [r7, #24]
  40137c:	105b      	asrs	r3, r3, #1
  40137e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dy; i++) {
  401380:	2301      	movs	r3, #1
  401382:	62fb      	str	r3, [r7, #44]	; 0x2c
  401384:	e01c      	b.n	4013c0 <ili93xx_draw_line_bresenham+0x10c>
			y += yinc;
  401386:	6a3a      	ldr	r2, [r7, #32]
  401388:	693b      	ldr	r3, [r7, #16]
  40138a:	4413      	add	r3, r2
  40138c:	623b      	str	r3, [r7, #32]
			cumul += dx;
  40138e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401390:	69fb      	ldr	r3, [r7, #28]
  401392:	4413      	add	r3, r2
  401394:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dy) {
  401396:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401398:	69bb      	ldr	r3, [r7, #24]
  40139a:	429a      	cmp	r2, r3
  40139c:	db07      	blt.n	4013ae <ili93xx_draw_line_bresenham+0xfa>
				cumul -= dy;
  40139e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4013a0:	69bb      	ldr	r3, [r7, #24]
  4013a2:	1ad3      	subs	r3, r2, r3
  4013a4:	62bb      	str	r3, [r7, #40]	; 0x28
				x += xinc;
  4013a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4013a8:	697b      	ldr	r3, [r7, #20]
  4013aa:	4413      	add	r3, r2
  4013ac:	627b      	str	r3, [r7, #36]	; 0x24
			}

			ili93xx_draw_pixel(x, y);
  4013ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4013b0:	6a3b      	ldr	r3, [r7, #32]
  4013b2:	4610      	mov	r0, r2
  4013b4:	4619      	mov	r1, r3
  4013b6:	4b06      	ldr	r3, [pc, #24]	; (4013d0 <ili93xx_draw_line_bresenham+0x11c>)
  4013b8:	4798      	blx	r3
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  4013ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013bc:	3301      	adds	r3, #1
  4013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  4013c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4013c2:	69bb      	ldr	r3, [r7, #24]
  4013c4:	429a      	cmp	r2, r3
  4013c6:	ddde      	ble.n	401386 <ili93xx_draw_line_bresenham+0xd2>
			}

			ili93xx_draw_pixel(x, y);
		}
	}
}
  4013c8:	3730      	adds	r7, #48	; 0x30
  4013ca:	46bd      	mov	sp, r7
  4013cc:	bd80      	pop	{r7, pc}
  4013ce:	bf00      	nop
  4013d0:	0040121d 	.word	0x0040121d

004013d4 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4013d4:	b590      	push	{r4, r7, lr}
  4013d6:	b085      	sub	sp, #20
  4013d8:	af00      	add	r7, sp, #0
  4013da:	60f8      	str	r0, [r7, #12]
  4013dc:	60b9      	str	r1, [r7, #8]
  4013de:	607a      	str	r2, [r7, #4]
  4013e0:	603b      	str	r3, [r7, #0]
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  4013e2:	68ba      	ldr	r2, [r7, #8]
  4013e4:	683b      	ldr	r3, [r7, #0]
  4013e6:	429a      	cmp	r2, r3
  4013e8:	d003      	beq.n	4013f2 <ili93xx_draw_line+0x1e>
  4013ea:	68fa      	ldr	r2, [r7, #12]
  4013ec:	687b      	ldr	r3, [r7, #4]
  4013ee:	429a      	cmp	r2, r3
  4013f0:	d106      	bne.n	401400 <ili93xx_draw_line+0x2c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  4013f2:	68f8      	ldr	r0, [r7, #12]
  4013f4:	68b9      	ldr	r1, [r7, #8]
  4013f6:	687a      	ldr	r2, [r7, #4]
  4013f8:	683b      	ldr	r3, [r7, #0]
  4013fa:	4c06      	ldr	r4, [pc, #24]	; (401414 <ili93xx_draw_line+0x40>)
  4013fc:	47a0      	blx	r4
  4013fe:	e005      	b.n	40140c <ili93xx_draw_line+0x38>
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
  401400:	68f8      	ldr	r0, [r7, #12]
  401402:	68b9      	ldr	r1, [r7, #8]
  401404:	687a      	ldr	r2, [r7, #4]
  401406:	683b      	ldr	r3, [r7, #0]
  401408:	4c03      	ldr	r4, [pc, #12]	; (401418 <ili93xx_draw_line+0x44>)
  40140a:	47a0      	blx	r4
	}
}
  40140c:	3714      	adds	r7, #20
  40140e:	46bd      	mov	sp, r7
  401410:	bd90      	pop	{r4, r7, pc}
  401412:	bf00      	nop
  401414:	0040141d 	.word	0x0040141d
  401418:	004012b5 	.word	0x004012b5

0040141c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40141c:	b590      	push	{r4, r7, lr}
  40141e:	b087      	sub	sp, #28
  401420:	af00      	add	r7, sp, #0
  401422:	60f8      	str	r0, [r7, #12]
  401424:	60b9      	str	r1, [r7, #8]
  401426:	607a      	str	r2, [r7, #4]
  401428:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40142a:	f107 000c 	add.w	r0, r7, #12
  40142e:	f107 0108 	add.w	r1, r7, #8
  401432:	1d3a      	adds	r2, r7, #4
  401434:	463b      	mov	r3, r7
  401436:	4c26      	ldr	r4, [pc, #152]	; (4014d0 <ili93xx_draw_filled_rectangle+0xb4>)
  401438:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40143a:	68f8      	ldr	r0, [r7, #12]
  40143c:	68b9      	ldr	r1, [r7, #8]
  40143e:	687a      	ldr	r2, [r7, #4]
  401440:	68fb      	ldr	r3, [r7, #12]
  401442:	1ad3      	subs	r3, r2, r3
  401444:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  401446:	683a      	ldr	r2, [r7, #0]
  401448:	68bb      	ldr	r3, [r7, #8]
  40144a:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40144c:	3301      	adds	r3, #1
  40144e:	4622      	mov	r2, r4
  401450:	4c20      	ldr	r4, [pc, #128]	; (4014d4 <ili93xx_draw_filled_rectangle+0xb8>)
  401452:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  401454:	68fb      	ldr	r3, [r7, #12]
  401456:	b29a      	uxth	r2, r3
  401458:	68bb      	ldr	r3, [r7, #8]
  40145a:	b29b      	uxth	r3, r3
  40145c:	4610      	mov	r0, r2
  40145e:	4619      	mov	r1, r3
  401460:	4b1d      	ldr	r3, [pc, #116]	; (4014d8 <ili93xx_draw_filled_rectangle+0xbc>)
  401462:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401464:	4b1d      	ldr	r3, [pc, #116]	; (4014dc <ili93xx_draw_filled_rectangle+0xc0>)
  401466:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401468:	687a      	ldr	r2, [r7, #4]
  40146a:	68fb      	ldr	r3, [r7, #12]
  40146c:	1ad3      	subs	r3, r2, r3
  40146e:	3301      	adds	r3, #1
  401470:	6839      	ldr	r1, [r7, #0]
  401472:	68ba      	ldr	r2, [r7, #8]
  401474:	1a8a      	subs	r2, r1, r2
  401476:	3201      	adds	r2, #1
  401478:	fb02 f303 	mul.w	r3, r2, r3
  40147c:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40147e:	693b      	ldr	r3, [r7, #16]
  401480:	4a17      	ldr	r2, [pc, #92]	; (4014e0 <ili93xx_draw_filled_rectangle+0xc4>)
  401482:	fba2 2303 	umull	r2, r3, r2, r3
  401486:	09db      	lsrs	r3, r3, #7
  401488:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40148a:	e003      	b.n	401494 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40148c:	4815      	ldr	r0, [pc, #84]	; (4014e4 <ili93xx_draw_filled_rectangle+0xc8>)
  40148e:	21f0      	movs	r1, #240	; 0xf0
  401490:	4b15      	ldr	r3, [pc, #84]	; (4014e8 <ili93xx_draw_filled_rectangle+0xcc>)
  401492:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401494:	697b      	ldr	r3, [r7, #20]
  401496:	1e5a      	subs	r2, r3, #1
  401498:	617a      	str	r2, [r7, #20]
  40149a:	2b00      	cmp	r3, #0
  40149c:	d1f6      	bne.n	40148c <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40149e:	6939      	ldr	r1, [r7, #16]
  4014a0:	4b0f      	ldr	r3, [pc, #60]	; (4014e0 <ili93xx_draw_filled_rectangle+0xc4>)
  4014a2:	fba3 2301 	umull	r2, r3, r3, r1
  4014a6:	09da      	lsrs	r2, r3, #7
  4014a8:	4613      	mov	r3, r2
  4014aa:	011b      	lsls	r3, r3, #4
  4014ac:	1a9b      	subs	r3, r3, r2
  4014ae:	011b      	lsls	r3, r3, #4
  4014b0:	1aca      	subs	r2, r1, r3
  4014b2:	480c      	ldr	r0, [pc, #48]	; (4014e4 <ili93xx_draw_filled_rectangle+0xc8>)
  4014b4:	4611      	mov	r1, r2
  4014b6:	4b0c      	ldr	r3, [pc, #48]	; (4014e8 <ili93xx_draw_filled_rectangle+0xcc>)
  4014b8:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4014ba:	4b0c      	ldr	r3, [pc, #48]	; (4014ec <ili93xx_draw_filled_rectangle+0xd0>)
  4014bc:	681a      	ldr	r2, [r3, #0]
  4014be:	4b0c      	ldr	r3, [pc, #48]	; (4014f0 <ili93xx_draw_filled_rectangle+0xd4>)
  4014c0:	681b      	ldr	r3, [r3, #0]
  4014c2:	2000      	movs	r0, #0
  4014c4:	2100      	movs	r1, #0
  4014c6:	4c03      	ldr	r4, [pc, #12]	; (4014d4 <ili93xx_draw_filled_rectangle+0xb8>)
  4014c8:	47a0      	blx	r4
}
  4014ca:	371c      	adds	r7, #28
  4014cc:	46bd      	mov	sp, r7
  4014ce:	bd90      	pop	{r4, r7, pc}
  4014d0:	00400bc1 	.word	0x00400bc1
  4014d4:	004010ed 	.word	0x004010ed
  4014d8:	004011e1 	.word	0x004011e1
  4014dc:	0040094d 	.word	0x0040094d
  4014e0:	88888889 	.word	0x88888889
  4014e4:	200008a4 	.word	0x200008a4
  4014e8:	004009c1 	.word	0x004009c1
  4014ec:	20000000 	.word	0x20000000
  4014f0:	20000004 	.word	0x20000004

004014f4 <ili93xx_draw_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  4014f4:	b580      	push	{r7, lr}
  4014f6:	b088      	sub	sp, #32
  4014f8:	af00      	add	r7, sp, #0
  4014fa:	60f8      	str	r0, [r7, #12]
  4014fc:	60b9      	str	r1, [r7, #8]
  4014fe:	607a      	str	r2, [r7, #4]
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  401500:	687b      	ldr	r3, [r7, #4]
  401502:	2b00      	cmp	r3, #0
  401504:	d101      	bne.n	40150a <ili93xx_draw_circle+0x16>
		return 1;
  401506:	2301      	movs	r3, #1
  401508:	e076      	b.n	4015f8 <ili93xx_draw_circle+0x104>
	}

	d = 3 - (ul_r << 1);
  40150a:	687b      	ldr	r3, [r7, #4]
  40150c:	005b      	lsls	r3, r3, #1
  40150e:	f1c3 0303 	rsb	r3, r3, #3
  401512:	61fb      	str	r3, [r7, #28]
	curX = 0;
  401514:	2300      	movs	r3, #0
  401516:	61bb      	str	r3, [r7, #24]
	curY = ul_r;
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	617b      	str	r3, [r7, #20]

	while (curX <= curY) {
  40151c:	e067      	b.n	4015ee <ili93xx_draw_circle+0xfa>
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  40151e:	68fa      	ldr	r2, [r7, #12]
  401520:	69bb      	ldr	r3, [r7, #24]
  401522:	18d1      	adds	r1, r2, r3
  401524:	68ba      	ldr	r2, [r7, #8]
  401526:	697b      	ldr	r3, [r7, #20]
  401528:	4413      	add	r3, r2
  40152a:	4608      	mov	r0, r1
  40152c:	4619      	mov	r1, r3
  40152e:	4b34      	ldr	r3, [pc, #208]	; (401600 <ili93xx_draw_circle+0x10c>)
  401530:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  401532:	68fa      	ldr	r2, [r7, #12]
  401534:	69bb      	ldr	r3, [r7, #24]
  401536:	18d1      	adds	r1, r2, r3
  401538:	68ba      	ldr	r2, [r7, #8]
  40153a:	697b      	ldr	r3, [r7, #20]
  40153c:	1ad3      	subs	r3, r2, r3
  40153e:	4608      	mov	r0, r1
  401540:	4619      	mov	r1, r3
  401542:	4b2f      	ldr	r3, [pc, #188]	; (401600 <ili93xx_draw_circle+0x10c>)
  401544:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  401546:	68fa      	ldr	r2, [r7, #12]
  401548:	69bb      	ldr	r3, [r7, #24]
  40154a:	1ad1      	subs	r1, r2, r3
  40154c:	68ba      	ldr	r2, [r7, #8]
  40154e:	697b      	ldr	r3, [r7, #20]
  401550:	4413      	add	r3, r2
  401552:	4608      	mov	r0, r1
  401554:	4619      	mov	r1, r3
  401556:	4b2a      	ldr	r3, [pc, #168]	; (401600 <ili93xx_draw_circle+0x10c>)
  401558:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  40155a:	68fa      	ldr	r2, [r7, #12]
  40155c:	69bb      	ldr	r3, [r7, #24]
  40155e:	1ad1      	subs	r1, r2, r3
  401560:	68ba      	ldr	r2, [r7, #8]
  401562:	697b      	ldr	r3, [r7, #20]
  401564:	1ad3      	subs	r3, r2, r3
  401566:	4608      	mov	r0, r1
  401568:	4619      	mov	r1, r3
  40156a:	4b25      	ldr	r3, [pc, #148]	; (401600 <ili93xx_draw_circle+0x10c>)
  40156c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  40156e:	68fa      	ldr	r2, [r7, #12]
  401570:	697b      	ldr	r3, [r7, #20]
  401572:	18d1      	adds	r1, r2, r3
  401574:	68ba      	ldr	r2, [r7, #8]
  401576:	69bb      	ldr	r3, [r7, #24]
  401578:	4413      	add	r3, r2
  40157a:	4608      	mov	r0, r1
  40157c:	4619      	mov	r1, r3
  40157e:	4b20      	ldr	r3, [pc, #128]	; (401600 <ili93xx_draw_circle+0x10c>)
  401580:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  401582:	68fa      	ldr	r2, [r7, #12]
  401584:	697b      	ldr	r3, [r7, #20]
  401586:	18d1      	adds	r1, r2, r3
  401588:	68ba      	ldr	r2, [r7, #8]
  40158a:	69bb      	ldr	r3, [r7, #24]
  40158c:	1ad3      	subs	r3, r2, r3
  40158e:	4608      	mov	r0, r1
  401590:	4619      	mov	r1, r3
  401592:	4b1b      	ldr	r3, [pc, #108]	; (401600 <ili93xx_draw_circle+0x10c>)
  401594:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  401596:	68fa      	ldr	r2, [r7, #12]
  401598:	697b      	ldr	r3, [r7, #20]
  40159a:	1ad1      	subs	r1, r2, r3
  40159c:	68ba      	ldr	r2, [r7, #8]
  40159e:	69bb      	ldr	r3, [r7, #24]
  4015a0:	4413      	add	r3, r2
  4015a2:	4608      	mov	r0, r1
  4015a4:	4619      	mov	r1, r3
  4015a6:	4b16      	ldr	r3, [pc, #88]	; (401600 <ili93xx_draw_circle+0x10c>)
  4015a8:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  4015aa:	68fa      	ldr	r2, [r7, #12]
  4015ac:	697b      	ldr	r3, [r7, #20]
  4015ae:	1ad1      	subs	r1, r2, r3
  4015b0:	68ba      	ldr	r2, [r7, #8]
  4015b2:	69bb      	ldr	r3, [r7, #24]
  4015b4:	1ad3      	subs	r3, r2, r3
  4015b6:	4608      	mov	r0, r1
  4015b8:	4619      	mov	r1, r3
  4015ba:	4b11      	ldr	r3, [pc, #68]	; (401600 <ili93xx_draw_circle+0x10c>)
  4015bc:	4798      	blx	r3

		if (d < 0) {
  4015be:	69fb      	ldr	r3, [r7, #28]
  4015c0:	2b00      	cmp	r3, #0
  4015c2:	da06      	bge.n	4015d2 <ili93xx_draw_circle+0xde>
			d += (curX << 2) + 6;
  4015c4:	69bb      	ldr	r3, [r7, #24]
  4015c6:	009a      	lsls	r2, r3, #2
  4015c8:	69fb      	ldr	r3, [r7, #28]
  4015ca:	4413      	add	r3, r2
  4015cc:	3306      	adds	r3, #6
  4015ce:	61fb      	str	r3, [r7, #28]
  4015d0:	e00a      	b.n	4015e8 <ili93xx_draw_circle+0xf4>
		} else {
			d += ((curX - curY) << 2) + 10;
  4015d2:	69ba      	ldr	r2, [r7, #24]
  4015d4:	697b      	ldr	r3, [r7, #20]
  4015d6:	1ad3      	subs	r3, r2, r3
  4015d8:	009a      	lsls	r2, r3, #2
  4015da:	69fb      	ldr	r3, [r7, #28]
  4015dc:	4413      	add	r3, r2
  4015de:	330a      	adds	r3, #10
  4015e0:	61fb      	str	r3, [r7, #28]
			curY--;
  4015e2:	697b      	ldr	r3, [r7, #20]
  4015e4:	3b01      	subs	r3, #1
  4015e6:	617b      	str	r3, [r7, #20]
		}

		curX++;
  4015e8:	69bb      	ldr	r3, [r7, #24]
  4015ea:	3301      	adds	r3, #1
  4015ec:	61bb      	str	r3, [r7, #24]

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  4015ee:	69ba      	ldr	r2, [r7, #24]
  4015f0:	697b      	ldr	r3, [r7, #20]
  4015f2:	429a      	cmp	r2, r3
  4015f4:	d993      	bls.n	40151e <ili93xx_draw_circle+0x2a>
		}

		curX++;
	}

	return 0;
  4015f6:	2300      	movs	r3, #0
}
  4015f8:	4618      	mov	r0, r3
  4015fa:	3720      	adds	r7, #32
  4015fc:	46bd      	mov	sp, r7
  4015fe:	bd80      	pop	{r7, pc}
  401600:	0040121d 	.word	0x0040121d

00401604 <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  401604:	b580      	push	{r7, lr}
  401606:	b08a      	sub	sp, #40	; 0x28
  401608:	af00      	add	r7, sp, #0
  40160a:	60f8      	str	r0, [r7, #12]
  40160c:	60b9      	str	r1, [r7, #8]
  40160e:	4613      	mov	r3, r2
  401610:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  401612:	79fa      	ldrb	r2, [r7, #7]
  401614:	4613      	mov	r3, r2
  401616:	009b      	lsls	r3, r3, #2
  401618:	4413      	add	r3, r2
  40161a:	009b      	lsls	r3, r3, #2
  40161c:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  401620:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  401622:	2300      	movs	r3, #0
  401624:	623b      	str	r3, [r7, #32]
  401626:	e04d      	b.n	4016c4 <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  401628:	6a3b      	ldr	r3, [r7, #32]
  40162a:	005a      	lsls	r2, r3, #1
  40162c:	69fb      	ldr	r3, [r7, #28]
  40162e:	4413      	add	r3, r2
  401630:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  401632:	69bb      	ldr	r3, [r7, #24]
  401634:	3301      	adds	r3, #1
  401636:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401638:	2300      	movs	r3, #0
  40163a:	627b      	str	r3, [r7, #36]	; 0x24
  40163c:	e01a      	b.n	401674 <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  40163e:	4a24      	ldr	r2, [pc, #144]	; (4016d0 <ili93xx_draw_char+0xcc>)
  401640:	69bb      	ldr	r3, [r7, #24]
  401642:	4413      	add	r3, r2
  401644:	781b      	ldrb	r3, [r3, #0]
  401646:	461a      	mov	r2, r3
  401648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40164a:	f1c3 0307 	rsb	r3, r3, #7
  40164e:	fa42 f303 	asr.w	r3, r2, r3
  401652:	f003 0301 	and.w	r3, r3, #1
  401656:	2b00      	cmp	r3, #0
  401658:	d009      	beq.n	40166e <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40165a:	68fa      	ldr	r2, [r7, #12]
  40165c:	6a3b      	ldr	r3, [r7, #32]
  40165e:	18d1      	adds	r1, r2, r3
  401660:	68ba      	ldr	r2, [r7, #8]
  401662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401664:	4413      	add	r3, r2
  401666:	4608      	mov	r0, r1
  401668:	4619      	mov	r1, r3
  40166a:	4b1a      	ldr	r3, [pc, #104]	; (4016d4 <ili93xx_draw_char+0xd0>)
  40166c:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40166e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401670:	3301      	adds	r3, #1
  401672:	627b      	str	r3, [r7, #36]	; 0x24
  401674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401676:	2b07      	cmp	r3, #7
  401678:	d9e1      	bls.n	40163e <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40167a:	2300      	movs	r3, #0
  40167c:	627b      	str	r3, [r7, #36]	; 0x24
  40167e:	e01b      	b.n	4016b8 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401680:	4a13      	ldr	r2, [pc, #76]	; (4016d0 <ili93xx_draw_char+0xcc>)
  401682:	697b      	ldr	r3, [r7, #20]
  401684:	4413      	add	r3, r2
  401686:	781b      	ldrb	r3, [r3, #0]
  401688:	461a      	mov	r2, r3
  40168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40168c:	f1c3 0307 	rsb	r3, r3, #7
  401690:	fa42 f303 	asr.w	r3, r2, r3
  401694:	f003 0301 	and.w	r3, r3, #1
  401698:	2b00      	cmp	r3, #0
  40169a:	d00a      	beq.n	4016b2 <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40169c:	68fa      	ldr	r2, [r7, #12]
  40169e:	6a3b      	ldr	r3, [r7, #32]
  4016a0:	18d1      	adds	r1, r2, r3
  4016a2:	68ba      	ldr	r2, [r7, #8]
  4016a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016a6:	4413      	add	r3, r2
  4016a8:	3308      	adds	r3, #8
  4016aa:	4608      	mov	r0, r1
  4016ac:	4619      	mov	r1, r3
  4016ae:	4b09      	ldr	r3, [pc, #36]	; (4016d4 <ili93xx_draw_char+0xd0>)
  4016b0:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4016b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016b4:	3301      	adds	r3, #1
  4016b6:	627b      	str	r3, [r7, #36]	; 0x24
  4016b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016ba:	2b05      	cmp	r3, #5
  4016bc:	d9e0      	bls.n	401680 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4016be:	6a3b      	ldr	r3, [r7, #32]
  4016c0:	3301      	adds	r3, #1
  4016c2:	623b      	str	r3, [r7, #32]
  4016c4:	6a3b      	ldr	r3, [r7, #32]
  4016c6:	2b09      	cmp	r3, #9
  4016c8:	d9ae      	bls.n	401628 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  4016ca:	3728      	adds	r7, #40	; 0x28
  4016cc:	46bd      	mov	sp, r7
  4016ce:	bd80      	pop	{r7, pc}
  4016d0:	00407efc 	.word	0x00407efc
  4016d4:	0040121d 	.word	0x0040121d

004016d8 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4016d8:	b580      	push	{r7, lr}
  4016da:	b086      	sub	sp, #24
  4016dc:	af00      	add	r7, sp, #0
  4016de:	60f8      	str	r0, [r7, #12]
  4016e0:	60b9      	str	r1, [r7, #8]
  4016e2:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4016e4:	68fb      	ldr	r3, [r7, #12]
  4016e6:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4016e8:	e01c      	b.n	401724 <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4016ea:	687b      	ldr	r3, [r7, #4]
  4016ec:	781b      	ldrb	r3, [r3, #0]
  4016ee:	2b0a      	cmp	r3, #10
  4016f0:	d108      	bne.n	401704 <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4016f2:	230e      	movs	r3, #14
  4016f4:	461a      	mov	r2, r3
  4016f6:	68bb      	ldr	r3, [r7, #8]
  4016f8:	4413      	add	r3, r2
  4016fa:	3302      	adds	r3, #2
  4016fc:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4016fe:	697b      	ldr	r3, [r7, #20]
  401700:	60fb      	str	r3, [r7, #12]
  401702:	e00c      	b.n	40171e <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  401704:	687b      	ldr	r3, [r7, #4]
  401706:	781b      	ldrb	r3, [r3, #0]
  401708:	68f8      	ldr	r0, [r7, #12]
  40170a:	68b9      	ldr	r1, [r7, #8]
  40170c:	461a      	mov	r2, r3
  40170e:	4b09      	ldr	r3, [pc, #36]	; (401734 <ili93xx_draw_string+0x5c>)
  401710:	4798      	blx	r3
			ul_x += gfont.width + 2;
  401712:	230a      	movs	r3, #10
  401714:	461a      	mov	r2, r3
  401716:	68fb      	ldr	r3, [r7, #12]
  401718:	4413      	add	r3, r2
  40171a:	3302      	adds	r3, #2
  40171c:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  40171e:	687b      	ldr	r3, [r7, #4]
  401720:	3301      	adds	r3, #1
  401722:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  401724:	687b      	ldr	r3, [r7, #4]
  401726:	781b      	ldrb	r3, [r3, #0]
  401728:	2b00      	cmp	r3, #0
  40172a:	d1de      	bne.n	4016ea <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  40172c:	3718      	adds	r7, #24
  40172e:	46bd      	mov	sp, r7
  401730:	bd80      	pop	{r7, pc}
  401732:	bf00      	nop
  401734:	00401605 	.word	0x00401605

00401738 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  401738:	b480      	push	{r7}
  40173a:	b085      	sub	sp, #20
  40173c:	af00      	add	r7, sp, #0
  40173e:	60f8      	str	r0, [r7, #12]
  401740:	60b9      	str	r1, [r7, #8]
  401742:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  401744:	68fa      	ldr	r2, [r7, #12]
  401746:	68bb      	ldr	r3, [r7, #8]
  401748:	011b      	lsls	r3, r3, #4
  40174a:	4413      	add	r3, r2
  40174c:	687a      	ldr	r2, [r7, #4]
  40174e:	601a      	str	r2, [r3, #0]
}
  401750:	3714      	adds	r7, #20
  401752:	46bd      	mov	sp, r7
  401754:	f85d 7b04 	ldr.w	r7, [sp], #4
  401758:	4770      	bx	lr
  40175a:	bf00      	nop

0040175c <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  40175c:	b480      	push	{r7}
  40175e:	b085      	sub	sp, #20
  401760:	af00      	add	r7, sp, #0
  401762:	60f8      	str	r0, [r7, #12]
  401764:	60b9      	str	r1, [r7, #8]
  401766:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  401768:	68fa      	ldr	r2, [r7, #12]
  40176a:	68bb      	ldr	r3, [r7, #8]
  40176c:	011b      	lsls	r3, r3, #4
  40176e:	4413      	add	r3, r2
  401770:	687a      	ldr	r2, [r7, #4]
  401772:	605a      	str	r2, [r3, #4]
}
  401774:	3714      	adds	r7, #20
  401776:	46bd      	mov	sp, r7
  401778:	f85d 7b04 	ldr.w	r7, [sp], #4
  40177c:	4770      	bx	lr
  40177e:	bf00      	nop

00401780 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  401780:	b480      	push	{r7}
  401782:	b085      	sub	sp, #20
  401784:	af00      	add	r7, sp, #0
  401786:	60f8      	str	r0, [r7, #12]
  401788:	60b9      	str	r1, [r7, #8]
  40178a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  40178c:	68fa      	ldr	r2, [r7, #12]
  40178e:	68bb      	ldr	r3, [r7, #8]
  401790:	011b      	lsls	r3, r3, #4
  401792:	4413      	add	r3, r2
  401794:	3308      	adds	r3, #8
  401796:	687a      	ldr	r2, [r7, #4]
  401798:	601a      	str	r2, [r3, #0]
}
  40179a:	3714      	adds	r7, #20
  40179c:	46bd      	mov	sp, r7
  40179e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017a2:	4770      	bx	lr

004017a4 <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  4017a4:	b480      	push	{r7}
  4017a6:	b085      	sub	sp, #20
  4017a8:	af00      	add	r7, sp, #0
  4017aa:	60f8      	str	r0, [r7, #12]
  4017ac:	60b9      	str	r1, [r7, #8]
  4017ae:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4017b0:	68fa      	ldr	r2, [r7, #12]
  4017b2:	68bb      	ldr	r3, [r7, #8]
  4017b4:	011b      	lsls	r3, r3, #4
  4017b6:	4413      	add	r3, r2
  4017b8:	3308      	adds	r3, #8
  4017ba:	687a      	ldr	r2, [r7, #4]
  4017bc:	605a      	str	r2, [r3, #4]
}
  4017be:	3714      	adds	r7, #20
  4017c0:	46bd      	mov	sp, r7
  4017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c6:	4770      	bx	lr

004017c8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4017c8:	b480      	push	{r7}
  4017ca:	b085      	sub	sp, #20
  4017cc:	af00      	add	r7, sp, #0
  4017ce:	60f8      	str	r0, [r7, #12]
  4017d0:	60b9      	str	r1, [r7, #8]
  4017d2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4017d4:	687b      	ldr	r3, [r7, #4]
  4017d6:	2b00      	cmp	r3, #0
  4017d8:	d003      	beq.n	4017e2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4017da:	68fb      	ldr	r3, [r7, #12]
  4017dc:	68ba      	ldr	r2, [r7, #8]
  4017de:	665a      	str	r2, [r3, #100]	; 0x64
  4017e0:	e002      	b.n	4017e8 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4017e2:	68fb      	ldr	r3, [r7, #12]
  4017e4:	68ba      	ldr	r2, [r7, #8]
  4017e6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4017e8:	3714      	adds	r7, #20
  4017ea:	46bd      	mov	sp, r7
  4017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f0:	4770      	bx	lr
  4017f2:	bf00      	nop

004017f4 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4017f4:	b480      	push	{r7}
  4017f6:	b085      	sub	sp, #20
  4017f8:	af00      	add	r7, sp, #0
  4017fa:	60f8      	str	r0, [r7, #12]
  4017fc:	60b9      	str	r1, [r7, #8]
  4017fe:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401800:	68fb      	ldr	r3, [r7, #12]
  401802:	68ba      	ldr	r2, [r7, #8]
  401804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401808:	687b      	ldr	r3, [r7, #4]
  40180a:	005b      	lsls	r3, r3, #1
  40180c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401810:	fbb2 f3f3 	udiv	r3, r2, r3
  401814:	3b01      	subs	r3, #1
  401816:	f3c3 020d 	ubfx	r2, r3, #0, #14
  40181a:	68fb      	ldr	r3, [r7, #12]
  40181c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401820:	3714      	adds	r7, #20
  401822:	46bd      	mov	sp, r7
  401824:	f85d 7b04 	ldr.w	r7, [sp], #4
  401828:	4770      	bx	lr
  40182a:	bf00      	nop

0040182c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40182c:	b480      	push	{r7}
  40182e:	b087      	sub	sp, #28
  401830:	af00      	add	r7, sp, #0
  401832:	60f8      	str	r0, [r7, #12]
  401834:	60b9      	str	r1, [r7, #8]
  401836:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401838:	68fb      	ldr	r3, [r7, #12]
  40183a:	687a      	ldr	r2, [r7, #4]
  40183c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40183e:	68bb      	ldr	r3, [r7, #8]
  401840:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401844:	d04a      	beq.n	4018dc <pio_set_peripheral+0xb0>
  401846:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40184a:	d808      	bhi.n	40185e <pio_set_peripheral+0x32>
  40184c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401850:	d016      	beq.n	401880 <pio_set_peripheral+0x54>
  401852:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401856:	d02c      	beq.n	4018b2 <pio_set_peripheral+0x86>
  401858:	2b00      	cmp	r3, #0
  40185a:	d069      	beq.n	401930 <pio_set_peripheral+0x104>
  40185c:	e064      	b.n	401928 <pio_set_peripheral+0xfc>
  40185e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401862:	d065      	beq.n	401930 <pio_set_peripheral+0x104>
  401864:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401868:	d803      	bhi.n	401872 <pio_set_peripheral+0x46>
  40186a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40186e:	d04a      	beq.n	401906 <pio_set_peripheral+0xda>
  401870:	e05a      	b.n	401928 <pio_set_peripheral+0xfc>
  401872:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401876:	d05b      	beq.n	401930 <pio_set_peripheral+0x104>
  401878:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40187c:	d058      	beq.n	401930 <pio_set_peripheral+0x104>
  40187e:	e053      	b.n	401928 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401880:	68fb      	ldr	r3, [r7, #12]
  401882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401884:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401886:	68fb      	ldr	r3, [r7, #12]
  401888:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40188a:	687b      	ldr	r3, [r7, #4]
  40188c:	43d9      	mvns	r1, r3
  40188e:	697b      	ldr	r3, [r7, #20]
  401890:	400b      	ands	r3, r1
  401892:	401a      	ands	r2, r3
  401894:	68fb      	ldr	r3, [r7, #12]
  401896:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401898:	68fb      	ldr	r3, [r7, #12]
  40189a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40189c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40189e:	68fb      	ldr	r3, [r7, #12]
  4018a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018a2:	687b      	ldr	r3, [r7, #4]
  4018a4:	43d9      	mvns	r1, r3
  4018a6:	697b      	ldr	r3, [r7, #20]
  4018a8:	400b      	ands	r3, r1
  4018aa:	401a      	ands	r2, r3
  4018ac:	68fb      	ldr	r3, [r7, #12]
  4018ae:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018b0:	e03a      	b.n	401928 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018b2:	68fb      	ldr	r3, [r7, #12]
  4018b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018b6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4018b8:	687a      	ldr	r2, [r7, #4]
  4018ba:	697b      	ldr	r3, [r7, #20]
  4018bc:	431a      	orrs	r2, r3
  4018be:	68fb      	ldr	r3, [r7, #12]
  4018c0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018c2:	68fb      	ldr	r3, [r7, #12]
  4018c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018c6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4018c8:	68fb      	ldr	r3, [r7, #12]
  4018ca:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018cc:	687b      	ldr	r3, [r7, #4]
  4018ce:	43d9      	mvns	r1, r3
  4018d0:	697b      	ldr	r3, [r7, #20]
  4018d2:	400b      	ands	r3, r1
  4018d4:	401a      	ands	r2, r3
  4018d6:	68fb      	ldr	r3, [r7, #12]
  4018d8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4018da:	e025      	b.n	401928 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018dc:	68fb      	ldr	r3, [r7, #12]
  4018de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018e0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4018e2:	68fb      	ldr	r3, [r7, #12]
  4018e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018e6:	687b      	ldr	r3, [r7, #4]
  4018e8:	43d9      	mvns	r1, r3
  4018ea:	697b      	ldr	r3, [r7, #20]
  4018ec:	400b      	ands	r3, r1
  4018ee:	401a      	ands	r2, r3
  4018f0:	68fb      	ldr	r3, [r7, #12]
  4018f2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018f4:	68fb      	ldr	r3, [r7, #12]
  4018f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018f8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4018fa:	687a      	ldr	r2, [r7, #4]
  4018fc:	697b      	ldr	r3, [r7, #20]
  4018fe:	431a      	orrs	r2, r3
  401900:	68fb      	ldr	r3, [r7, #12]
  401902:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401904:	e010      	b.n	401928 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401906:	68fb      	ldr	r3, [r7, #12]
  401908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40190a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40190c:	687a      	ldr	r2, [r7, #4]
  40190e:	697b      	ldr	r3, [r7, #20]
  401910:	431a      	orrs	r2, r3
  401912:	68fb      	ldr	r3, [r7, #12]
  401914:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401916:	68fb      	ldr	r3, [r7, #12]
  401918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40191a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40191c:	687a      	ldr	r2, [r7, #4]
  40191e:	697b      	ldr	r3, [r7, #20]
  401920:	431a      	orrs	r2, r3
  401922:	68fb      	ldr	r3, [r7, #12]
  401924:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401926:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401928:	68fb      	ldr	r3, [r7, #12]
  40192a:	687a      	ldr	r2, [r7, #4]
  40192c:	605a      	str	r2, [r3, #4]
  40192e:	e000      	b.n	401932 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401930:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  401932:	371c      	adds	r7, #28
  401934:	46bd      	mov	sp, r7
  401936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193a:	4770      	bx	lr

0040193c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40193c:	b580      	push	{r7, lr}
  40193e:	b084      	sub	sp, #16
  401940:	af00      	add	r7, sp, #0
  401942:	60f8      	str	r0, [r7, #12]
  401944:	60b9      	str	r1, [r7, #8]
  401946:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401948:	68f8      	ldr	r0, [r7, #12]
  40194a:	68b9      	ldr	r1, [r7, #8]
  40194c:	4b18      	ldr	r3, [pc, #96]	; (4019b0 <pio_set_input+0x74>)
  40194e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401950:	687b      	ldr	r3, [r7, #4]
  401952:	f003 0301 	and.w	r3, r3, #1
  401956:	68f8      	ldr	r0, [r7, #12]
  401958:	68b9      	ldr	r1, [r7, #8]
  40195a:	461a      	mov	r2, r3
  40195c:	4b15      	ldr	r3, [pc, #84]	; (4019b4 <pio_set_input+0x78>)
  40195e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401960:	687b      	ldr	r3, [r7, #4]
  401962:	f003 030a 	and.w	r3, r3, #10
  401966:	2b00      	cmp	r3, #0
  401968:	d003      	beq.n	401972 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40196a:	68fb      	ldr	r3, [r7, #12]
  40196c:	68ba      	ldr	r2, [r7, #8]
  40196e:	621a      	str	r2, [r3, #32]
  401970:	e002      	b.n	401978 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401972:	68fb      	ldr	r3, [r7, #12]
  401974:	68ba      	ldr	r2, [r7, #8]
  401976:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401978:	687b      	ldr	r3, [r7, #4]
  40197a:	f003 0302 	and.w	r3, r3, #2
  40197e:	2b00      	cmp	r3, #0
  401980:	d004      	beq.n	40198c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	68ba      	ldr	r2, [r7, #8]
  401986:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40198a:	e008      	b.n	40199e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40198c:	687b      	ldr	r3, [r7, #4]
  40198e:	f003 0308 	and.w	r3, r3, #8
  401992:	2b00      	cmp	r3, #0
  401994:	d003      	beq.n	40199e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401996:	68fb      	ldr	r3, [r7, #12]
  401998:	68ba      	ldr	r2, [r7, #8]
  40199a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40199e:	68fb      	ldr	r3, [r7, #12]
  4019a0:	68ba      	ldr	r2, [r7, #8]
  4019a2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4019a4:	68fb      	ldr	r3, [r7, #12]
  4019a6:	68ba      	ldr	r2, [r7, #8]
  4019a8:	601a      	str	r2, [r3, #0]
}
  4019aa:	3710      	adds	r7, #16
  4019ac:	46bd      	mov	sp, r7
  4019ae:	bd80      	pop	{r7, pc}
  4019b0:	00401aa9 	.word	0x00401aa9
  4019b4:	004017c9 	.word	0x004017c9

004019b8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4019b8:	b580      	push	{r7, lr}
  4019ba:	b084      	sub	sp, #16
  4019bc:	af00      	add	r7, sp, #0
  4019be:	60f8      	str	r0, [r7, #12]
  4019c0:	60b9      	str	r1, [r7, #8]
  4019c2:	607a      	str	r2, [r7, #4]
  4019c4:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4019c6:	68f8      	ldr	r0, [r7, #12]
  4019c8:	68b9      	ldr	r1, [r7, #8]
  4019ca:	4b12      	ldr	r3, [pc, #72]	; (401a14 <pio_set_output+0x5c>)
  4019cc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4019ce:	68f8      	ldr	r0, [r7, #12]
  4019d0:	68b9      	ldr	r1, [r7, #8]
  4019d2:	69ba      	ldr	r2, [r7, #24]
  4019d4:	4b10      	ldr	r3, [pc, #64]	; (401a18 <pio_set_output+0x60>)
  4019d6:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4019d8:	683b      	ldr	r3, [r7, #0]
  4019da:	2b00      	cmp	r3, #0
  4019dc:	d003      	beq.n	4019e6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4019de:	68fb      	ldr	r3, [r7, #12]
  4019e0:	68ba      	ldr	r2, [r7, #8]
  4019e2:	651a      	str	r2, [r3, #80]	; 0x50
  4019e4:	e002      	b.n	4019ec <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4019e6:	68fb      	ldr	r3, [r7, #12]
  4019e8:	68ba      	ldr	r2, [r7, #8]
  4019ea:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4019ec:	687b      	ldr	r3, [r7, #4]
  4019ee:	2b00      	cmp	r3, #0
  4019f0:	d003      	beq.n	4019fa <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4019f2:	68fb      	ldr	r3, [r7, #12]
  4019f4:	68ba      	ldr	r2, [r7, #8]
  4019f6:	631a      	str	r2, [r3, #48]	; 0x30
  4019f8:	e002      	b.n	401a00 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4019fa:	68fb      	ldr	r3, [r7, #12]
  4019fc:	68ba      	ldr	r2, [r7, #8]
  4019fe:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401a00:	68fb      	ldr	r3, [r7, #12]
  401a02:	68ba      	ldr	r2, [r7, #8]
  401a04:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401a06:	68fb      	ldr	r3, [r7, #12]
  401a08:	68ba      	ldr	r2, [r7, #8]
  401a0a:	601a      	str	r2, [r3, #0]
}
  401a0c:	3710      	adds	r7, #16
  401a0e:	46bd      	mov	sp, r7
  401a10:	bd80      	pop	{r7, pc}
  401a12:	bf00      	nop
  401a14:	00401aa9 	.word	0x00401aa9
  401a18:	004017c9 	.word	0x004017c9

00401a1c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401a1c:	b480      	push	{r7}
  401a1e:	b085      	sub	sp, #20
  401a20:	af00      	add	r7, sp, #0
  401a22:	60f8      	str	r0, [r7, #12]
  401a24:	60b9      	str	r1, [r7, #8]
  401a26:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401a28:	687b      	ldr	r3, [r7, #4]
  401a2a:	f003 0310 	and.w	r3, r3, #16
  401a2e:	2b00      	cmp	r3, #0
  401a30:	d020      	beq.n	401a74 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401a32:	68fb      	ldr	r3, [r7, #12]
  401a34:	68ba      	ldr	r2, [r7, #8]
  401a36:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401a3a:	687b      	ldr	r3, [r7, #4]
  401a3c:	f003 0320 	and.w	r3, r3, #32
  401a40:	2b00      	cmp	r3, #0
  401a42:	d004      	beq.n	401a4e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401a44:	68fb      	ldr	r3, [r7, #12]
  401a46:	68ba      	ldr	r2, [r7, #8]
  401a48:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a4c:	e003      	b.n	401a56 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401a4e:	68fb      	ldr	r3, [r7, #12]
  401a50:	68ba      	ldr	r2, [r7, #8]
  401a52:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401a56:	687b      	ldr	r3, [r7, #4]
  401a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401a5c:	2b00      	cmp	r3, #0
  401a5e:	d004      	beq.n	401a6a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401a60:	68fb      	ldr	r3, [r7, #12]
  401a62:	68ba      	ldr	r2, [r7, #8]
  401a64:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401a68:	e008      	b.n	401a7c <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  401a6a:	68fb      	ldr	r3, [r7, #12]
  401a6c:	68ba      	ldr	r2, [r7, #8]
  401a6e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  401a72:	e003      	b.n	401a7c <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401a74:	68fb      	ldr	r3, [r7, #12]
  401a76:	68ba      	ldr	r2, [r7, #8]
  401a78:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  401a7c:	3714      	adds	r7, #20
  401a7e:	46bd      	mov	sp, r7
  401a80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a84:	4770      	bx	lr
  401a86:	bf00      	nop

00401a88 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401a88:	b480      	push	{r7}
  401a8a:	b083      	sub	sp, #12
  401a8c:	af00      	add	r7, sp, #0
  401a8e:	6078      	str	r0, [r7, #4]
  401a90:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  401a92:	687b      	ldr	r3, [r7, #4]
  401a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401a96:	687b      	ldr	r3, [r7, #4]
  401a98:	683a      	ldr	r2, [r7, #0]
  401a9a:	641a      	str	r2, [r3, #64]	; 0x40
}
  401a9c:	370c      	adds	r7, #12
  401a9e:	46bd      	mov	sp, r7
  401aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aa4:	4770      	bx	lr
  401aa6:	bf00      	nop

00401aa8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401aa8:	b480      	push	{r7}
  401aaa:	b083      	sub	sp, #12
  401aac:	af00      	add	r7, sp, #0
  401aae:	6078      	str	r0, [r7, #4]
  401ab0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401ab2:	687b      	ldr	r3, [r7, #4]
  401ab4:	683a      	ldr	r2, [r7, #0]
  401ab6:	645a      	str	r2, [r3, #68]	; 0x44
}
  401ab8:	370c      	adds	r7, #12
  401aba:	46bd      	mov	sp, r7
  401abc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac0:	4770      	bx	lr
  401ac2:	bf00      	nop

00401ac4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401ac4:	b480      	push	{r7}
  401ac6:	b083      	sub	sp, #12
  401ac8:	af00      	add	r7, sp, #0
  401aca:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401acc:	687b      	ldr	r3, [r7, #4]
  401ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401ad0:	4618      	mov	r0, r3
  401ad2:	370c      	adds	r7, #12
  401ad4:	46bd      	mov	sp, r7
  401ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ada:	4770      	bx	lr

00401adc <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401adc:	b480      	push	{r7}
  401ade:	b083      	sub	sp, #12
  401ae0:	af00      	add	r7, sp, #0
  401ae2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401ae8:	4618      	mov	r0, r3
  401aea:	370c      	adds	r7, #12
  401aec:	46bd      	mov	sp, r7
  401aee:	f85d 7b04 	ldr.w	r7, [sp], #4
  401af2:	4770      	bx	lr

00401af4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401af4:	b590      	push	{r4, r7, lr}
  401af6:	b087      	sub	sp, #28
  401af8:	af02      	add	r7, sp, #8
  401afa:	6078      	str	r0, [r7, #4]
  401afc:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401afe:	6878      	ldr	r0, [r7, #4]
  401b00:	4b65      	ldr	r3, [pc, #404]	; (401c98 <pio_configure_pin+0x1a4>)
  401b02:	4798      	blx	r3
  401b04:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b06:	683b      	ldr	r3, [r7, #0]
  401b08:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401b0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b10:	d06b      	beq.n	401bea <pio_configure_pin+0xf6>
  401b12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b16:	d809      	bhi.n	401b2c <pio_configure_pin+0x38>
  401b18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b1c:	d02d      	beq.n	401b7a <pio_configure_pin+0x86>
  401b1e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b22:	d046      	beq.n	401bb2 <pio_configure_pin+0xbe>
  401b24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b28:	d00b      	beq.n	401b42 <pio_configure_pin+0x4e>
  401b2a:	e0ae      	b.n	401c8a <pio_configure_pin+0x196>
  401b2c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b30:	f000 8083 	beq.w	401c3a <pio_configure_pin+0x146>
  401b34:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b38:	d07f      	beq.n	401c3a <pio_configure_pin+0x146>
  401b3a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b3e:	d070      	beq.n	401c22 <pio_configure_pin+0x12e>
  401b40:	e0a3      	b.n	401c8a <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401b42:	687b      	ldr	r3, [r7, #4]
  401b44:	f003 031f 	and.w	r3, r3, #31
  401b48:	2201      	movs	r2, #1
  401b4a:	fa02 f303 	lsl.w	r3, r2, r3
  401b4e:	68f8      	ldr	r0, [r7, #12]
  401b50:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b54:	461a      	mov	r2, r3
  401b56:	4b51      	ldr	r3, [pc, #324]	; (401c9c <pio_configure_pin+0x1a8>)
  401b58:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b5a:	687b      	ldr	r3, [r7, #4]
  401b5c:	f003 031f 	and.w	r3, r3, #31
  401b60:	2201      	movs	r2, #1
  401b62:	fa02 f303 	lsl.w	r3, r2, r3
  401b66:	461a      	mov	r2, r3
  401b68:	683b      	ldr	r3, [r7, #0]
  401b6a:	f003 0301 	and.w	r3, r3, #1
  401b6e:	68f8      	ldr	r0, [r7, #12]
  401b70:	4611      	mov	r1, r2
  401b72:	461a      	mov	r2, r3
  401b74:	4b4a      	ldr	r3, [pc, #296]	; (401ca0 <pio_configure_pin+0x1ac>)
  401b76:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401b78:	e089      	b.n	401c8e <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401b7a:	687b      	ldr	r3, [r7, #4]
  401b7c:	f003 031f 	and.w	r3, r3, #31
  401b80:	2201      	movs	r2, #1
  401b82:	fa02 f303 	lsl.w	r3, r2, r3
  401b86:	68f8      	ldr	r0, [r7, #12]
  401b88:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b8c:	461a      	mov	r2, r3
  401b8e:	4b43      	ldr	r3, [pc, #268]	; (401c9c <pio_configure_pin+0x1a8>)
  401b90:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401b92:	687b      	ldr	r3, [r7, #4]
  401b94:	f003 031f 	and.w	r3, r3, #31
  401b98:	2201      	movs	r2, #1
  401b9a:	fa02 f303 	lsl.w	r3, r2, r3
  401b9e:	461a      	mov	r2, r3
  401ba0:	683b      	ldr	r3, [r7, #0]
  401ba2:	f003 0301 	and.w	r3, r3, #1
  401ba6:	68f8      	ldr	r0, [r7, #12]
  401ba8:	4611      	mov	r1, r2
  401baa:	461a      	mov	r2, r3
  401bac:	4b3c      	ldr	r3, [pc, #240]	; (401ca0 <pio_configure_pin+0x1ac>)
  401bae:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401bb0:	e06d      	b.n	401c8e <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401bb2:	687b      	ldr	r3, [r7, #4]
  401bb4:	f003 031f 	and.w	r3, r3, #31
  401bb8:	2201      	movs	r2, #1
  401bba:	fa02 f303 	lsl.w	r3, r2, r3
  401bbe:	68f8      	ldr	r0, [r7, #12]
  401bc0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401bc4:	461a      	mov	r2, r3
  401bc6:	4b35      	ldr	r3, [pc, #212]	; (401c9c <pio_configure_pin+0x1a8>)
  401bc8:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401bca:	687b      	ldr	r3, [r7, #4]
  401bcc:	f003 031f 	and.w	r3, r3, #31
  401bd0:	2201      	movs	r2, #1
  401bd2:	fa02 f303 	lsl.w	r3, r2, r3
  401bd6:	461a      	mov	r2, r3
  401bd8:	683b      	ldr	r3, [r7, #0]
  401bda:	f003 0301 	and.w	r3, r3, #1
  401bde:	68f8      	ldr	r0, [r7, #12]
  401be0:	4611      	mov	r1, r2
  401be2:	461a      	mov	r2, r3
  401be4:	4b2e      	ldr	r3, [pc, #184]	; (401ca0 <pio_configure_pin+0x1ac>)
  401be6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401be8:	e051      	b.n	401c8e <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401bea:	687b      	ldr	r3, [r7, #4]
  401bec:	f003 031f 	and.w	r3, r3, #31
  401bf0:	2201      	movs	r2, #1
  401bf2:	fa02 f303 	lsl.w	r3, r2, r3
  401bf6:	68f8      	ldr	r0, [r7, #12]
  401bf8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401bfc:	461a      	mov	r2, r3
  401bfe:	4b27      	ldr	r3, [pc, #156]	; (401c9c <pio_configure_pin+0x1a8>)
  401c00:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401c02:	687b      	ldr	r3, [r7, #4]
  401c04:	f003 031f 	and.w	r3, r3, #31
  401c08:	2201      	movs	r2, #1
  401c0a:	fa02 f303 	lsl.w	r3, r2, r3
  401c0e:	461a      	mov	r2, r3
  401c10:	683b      	ldr	r3, [r7, #0]
  401c12:	f003 0301 	and.w	r3, r3, #1
  401c16:	68f8      	ldr	r0, [r7, #12]
  401c18:	4611      	mov	r1, r2
  401c1a:	461a      	mov	r2, r3
  401c1c:	4b20      	ldr	r3, [pc, #128]	; (401ca0 <pio_configure_pin+0x1ac>)
  401c1e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401c20:	e035      	b.n	401c8e <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c22:	687b      	ldr	r3, [r7, #4]
  401c24:	f003 031f 	and.w	r3, r3, #31
  401c28:	2201      	movs	r2, #1
  401c2a:	fa02 f303 	lsl.w	r3, r2, r3
  401c2e:	68f8      	ldr	r0, [r7, #12]
  401c30:	4619      	mov	r1, r3
  401c32:	683a      	ldr	r2, [r7, #0]
  401c34:	4b1b      	ldr	r3, [pc, #108]	; (401ca4 <pio_configure_pin+0x1b0>)
  401c36:	4798      	blx	r3
		break;
  401c38:	e029      	b.n	401c8e <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c3a:	687b      	ldr	r3, [r7, #4]
  401c3c:	f003 031f 	and.w	r3, r3, #31
  401c40:	2201      	movs	r2, #1
  401c42:	fa02 f303 	lsl.w	r3, r2, r3
  401c46:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401c48:	683b      	ldr	r3, [r7, #0]
  401c4a:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c4e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c52:	bf0c      	ite	eq
  401c54:	2301      	moveq	r3, #1
  401c56:	2300      	movne	r3, #0
  401c58:	b2db      	uxtb	r3, r3
  401c5a:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401c5c:	683b      	ldr	r3, [r7, #0]
  401c5e:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c62:	2b00      	cmp	r3, #0
  401c64:	bf14      	ite	ne
  401c66:	2301      	movne	r3, #1
  401c68:	2300      	moveq	r3, #0
  401c6a:	b2db      	uxtb	r3, r3
  401c6c:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401c6e:	683b      	ldr	r3, [r7, #0]
  401c70:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c74:	2b00      	cmp	r3, #0
  401c76:	bf14      	ite	ne
  401c78:	2301      	movne	r3, #1
  401c7a:	2300      	moveq	r3, #0
  401c7c:	b2db      	uxtb	r3, r3
  401c7e:	9300      	str	r3, [sp, #0]
  401c80:	68f8      	ldr	r0, [r7, #12]
  401c82:	4623      	mov	r3, r4
  401c84:	4c08      	ldr	r4, [pc, #32]	; (401ca8 <pio_configure_pin+0x1b4>)
  401c86:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401c88:	e001      	b.n	401c8e <pio_configure_pin+0x19a>

	default:
		return 0;
  401c8a:	2300      	movs	r3, #0
  401c8c:	e000      	b.n	401c90 <pio_configure_pin+0x19c>
	}

	return 1;
  401c8e:	2301      	movs	r3, #1
}
  401c90:	4618      	mov	r0, r3
  401c92:	3714      	adds	r7, #20
  401c94:	46bd      	mov	sp, r7
  401c96:	bd90      	pop	{r4, r7, pc}
  401c98:	00401dd9 	.word	0x00401dd9
  401c9c:	0040182d 	.word	0x0040182d
  401ca0:	004017c9 	.word	0x004017c9
  401ca4:	0040193d 	.word	0x0040193d
  401ca8:	004019b9 	.word	0x004019b9

00401cac <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401cac:	b590      	push	{r4, r7, lr}
  401cae:	b087      	sub	sp, #28
  401cb0:	af02      	add	r7, sp, #8
  401cb2:	60f8      	str	r0, [r7, #12]
  401cb4:	60b9      	str	r1, [r7, #8]
  401cb6:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401cb8:	687b      	ldr	r3, [r7, #4]
  401cba:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401cbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401cc2:	d043      	beq.n	401d4c <pio_configure_pin_group+0xa0>
  401cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401cc8:	d809      	bhi.n	401cde <pio_configure_pin_group+0x32>
  401cca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401cce:	d01f      	beq.n	401d10 <pio_configure_pin_group+0x64>
  401cd0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401cd4:	d02b      	beq.n	401d2e <pio_configure_pin_group+0x82>
  401cd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401cda:	d00a      	beq.n	401cf2 <pio_configure_pin_group+0x46>
  401cdc:	e06d      	b.n	401dba <pio_configure_pin_group+0x10e>
  401cde:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401ce2:	d048      	beq.n	401d76 <pio_configure_pin_group+0xca>
  401ce4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401ce8:	d045      	beq.n	401d76 <pio_configure_pin_group+0xca>
  401cea:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401cee:	d03c      	beq.n	401d6a <pio_configure_pin_group+0xbe>
  401cf0:	e063      	b.n	401dba <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401cf2:	68f8      	ldr	r0, [r7, #12]
  401cf4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401cf8:	68ba      	ldr	r2, [r7, #8]
  401cfa:	4b33      	ldr	r3, [pc, #204]	; (401dc8 <pio_configure_pin_group+0x11c>)
  401cfc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401cfe:	687b      	ldr	r3, [r7, #4]
  401d00:	f003 0301 	and.w	r3, r3, #1
  401d04:	68f8      	ldr	r0, [r7, #12]
  401d06:	68b9      	ldr	r1, [r7, #8]
  401d08:	461a      	mov	r2, r3
  401d0a:	4b30      	ldr	r3, [pc, #192]	; (401dcc <pio_configure_pin_group+0x120>)
  401d0c:	4798      	blx	r3
		break;
  401d0e:	e056      	b.n	401dbe <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401d10:	68f8      	ldr	r0, [r7, #12]
  401d12:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d16:	68ba      	ldr	r2, [r7, #8]
  401d18:	4b2b      	ldr	r3, [pc, #172]	; (401dc8 <pio_configure_pin_group+0x11c>)
  401d1a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d1c:	687b      	ldr	r3, [r7, #4]
  401d1e:	f003 0301 	and.w	r3, r3, #1
  401d22:	68f8      	ldr	r0, [r7, #12]
  401d24:	68b9      	ldr	r1, [r7, #8]
  401d26:	461a      	mov	r2, r3
  401d28:	4b28      	ldr	r3, [pc, #160]	; (401dcc <pio_configure_pin_group+0x120>)
  401d2a:	4798      	blx	r3
		break;
  401d2c:	e047      	b.n	401dbe <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401d2e:	68f8      	ldr	r0, [r7, #12]
  401d30:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401d34:	68ba      	ldr	r2, [r7, #8]
  401d36:	4b24      	ldr	r3, [pc, #144]	; (401dc8 <pio_configure_pin_group+0x11c>)
  401d38:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d3a:	687b      	ldr	r3, [r7, #4]
  401d3c:	f003 0301 	and.w	r3, r3, #1
  401d40:	68f8      	ldr	r0, [r7, #12]
  401d42:	68b9      	ldr	r1, [r7, #8]
  401d44:	461a      	mov	r2, r3
  401d46:	4b21      	ldr	r3, [pc, #132]	; (401dcc <pio_configure_pin_group+0x120>)
  401d48:	4798      	blx	r3
		break;
  401d4a:	e038      	b.n	401dbe <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401d4c:	68f8      	ldr	r0, [r7, #12]
  401d4e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401d52:	68ba      	ldr	r2, [r7, #8]
  401d54:	4b1c      	ldr	r3, [pc, #112]	; (401dc8 <pio_configure_pin_group+0x11c>)
  401d56:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d58:	687b      	ldr	r3, [r7, #4]
  401d5a:	f003 0301 	and.w	r3, r3, #1
  401d5e:	68f8      	ldr	r0, [r7, #12]
  401d60:	68b9      	ldr	r1, [r7, #8]
  401d62:	461a      	mov	r2, r3
  401d64:	4b19      	ldr	r3, [pc, #100]	; (401dcc <pio_configure_pin_group+0x120>)
  401d66:	4798      	blx	r3
		break;
  401d68:	e029      	b.n	401dbe <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401d6a:	68f8      	ldr	r0, [r7, #12]
  401d6c:	68b9      	ldr	r1, [r7, #8]
  401d6e:	687a      	ldr	r2, [r7, #4]
  401d70:	4b17      	ldr	r3, [pc, #92]	; (401dd0 <pio_configure_pin_group+0x124>)
  401d72:	4798      	blx	r3
		break;
  401d74:	e023      	b.n	401dbe <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401d76:	687b      	ldr	r3, [r7, #4]
  401d78:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d7c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401d80:	bf0c      	ite	eq
  401d82:	2301      	moveq	r3, #1
  401d84:	2300      	movne	r3, #0
  401d86:	b2db      	uxtb	r3, r3
  401d88:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401d8a:	687b      	ldr	r3, [r7, #4]
  401d8c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401d90:	2b00      	cmp	r3, #0
  401d92:	bf14      	ite	ne
  401d94:	2301      	movne	r3, #1
  401d96:	2300      	moveq	r3, #0
  401d98:	b2db      	uxtb	r3, r3
  401d9a:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401d9c:	687b      	ldr	r3, [r7, #4]
  401d9e:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401da2:	2b00      	cmp	r3, #0
  401da4:	bf14      	ite	ne
  401da6:	2301      	movne	r3, #1
  401da8:	2300      	moveq	r3, #0
  401daa:	b2db      	uxtb	r3, r3
  401dac:	9300      	str	r3, [sp, #0]
  401dae:	68f8      	ldr	r0, [r7, #12]
  401db0:	68b9      	ldr	r1, [r7, #8]
  401db2:	4623      	mov	r3, r4
  401db4:	4c07      	ldr	r4, [pc, #28]	; (401dd4 <pio_configure_pin_group+0x128>)
  401db6:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401db8:	e001      	b.n	401dbe <pio_configure_pin_group+0x112>

	default:
		return 0;
  401dba:	2300      	movs	r3, #0
  401dbc:	e000      	b.n	401dc0 <pio_configure_pin_group+0x114>
	}

	return 1;
  401dbe:	2301      	movs	r3, #1
}
  401dc0:	4618      	mov	r0, r3
  401dc2:	3714      	adds	r7, #20
  401dc4:	46bd      	mov	sp, r7
  401dc6:	bd90      	pop	{r4, r7, pc}
  401dc8:	0040182d 	.word	0x0040182d
  401dcc:	004017c9 	.word	0x004017c9
  401dd0:	0040193d 	.word	0x0040193d
  401dd4:	004019b9 	.word	0x004019b9

00401dd8 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401dd8:	b480      	push	{r7}
  401dda:	b085      	sub	sp, #20
  401ddc:	af00      	add	r7, sp, #0
  401dde:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401de0:	687b      	ldr	r3, [r7, #4]
  401de2:	095b      	lsrs	r3, r3, #5
  401de4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401de8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401dec:	025b      	lsls	r3, r3, #9
  401dee:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401df0:	68fb      	ldr	r3, [r7, #12]
}
  401df2:	4618      	mov	r0, r3
  401df4:	3714      	adds	r7, #20
  401df6:	46bd      	mov	sp, r7
  401df8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dfc:	4770      	bx	lr
  401dfe:	bf00      	nop

00401e00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e00:	b580      	push	{r7, lr}
  401e02:	b084      	sub	sp, #16
  401e04:	af00      	add	r7, sp, #0
  401e06:	6078      	str	r0, [r7, #4]
  401e08:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e0a:	6878      	ldr	r0, [r7, #4]
  401e0c:	4b2a      	ldr	r3, [pc, #168]	; (401eb8 <pio_handler_process+0xb8>)
  401e0e:	4798      	blx	r3
  401e10:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401e12:	6878      	ldr	r0, [r7, #4]
  401e14:	4b29      	ldr	r3, [pc, #164]	; (401ebc <pio_handler_process+0xbc>)
  401e16:	4798      	blx	r3
  401e18:	4602      	mov	r2, r0
  401e1a:	68fb      	ldr	r3, [r7, #12]
  401e1c:	4013      	ands	r3, r2
  401e1e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401e20:	68fb      	ldr	r3, [r7, #12]
  401e22:	2b00      	cmp	r3, #0
  401e24:	d038      	beq.n	401e98 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401e26:	2300      	movs	r3, #0
  401e28:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401e2a:	e032      	b.n	401e92 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401e2c:	4a24      	ldr	r2, [pc, #144]	; (401ec0 <pio_handler_process+0xc0>)
  401e2e:	68bb      	ldr	r3, [r7, #8]
  401e30:	011b      	lsls	r3, r3, #4
  401e32:	4413      	add	r3, r2
  401e34:	681a      	ldr	r2, [r3, #0]
  401e36:	683b      	ldr	r3, [r7, #0]
  401e38:	429a      	cmp	r2, r3
  401e3a:	d123      	bne.n	401e84 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e3c:	4a20      	ldr	r2, [pc, #128]	; (401ec0 <pio_handler_process+0xc0>)
  401e3e:	68bb      	ldr	r3, [r7, #8]
  401e40:	011b      	lsls	r3, r3, #4
  401e42:	4413      	add	r3, r2
  401e44:	685a      	ldr	r2, [r3, #4]
  401e46:	68fb      	ldr	r3, [r7, #12]
  401e48:	4013      	ands	r3, r2
  401e4a:	2b00      	cmp	r3, #0
  401e4c:	d01a      	beq.n	401e84 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e4e:	4a1c      	ldr	r2, [pc, #112]	; (401ec0 <pio_handler_process+0xc0>)
  401e50:	68bb      	ldr	r3, [r7, #8]
  401e52:	011b      	lsls	r3, r3, #4
  401e54:	4413      	add	r3, r2
  401e56:	3308      	adds	r3, #8
  401e58:	685b      	ldr	r3, [r3, #4]
  401e5a:	4919      	ldr	r1, [pc, #100]	; (401ec0 <pio_handler_process+0xc0>)
  401e5c:	68ba      	ldr	r2, [r7, #8]
  401e5e:	0112      	lsls	r2, r2, #4
  401e60:	440a      	add	r2, r1
  401e62:	6810      	ldr	r0, [r2, #0]
  401e64:	4916      	ldr	r1, [pc, #88]	; (401ec0 <pio_handler_process+0xc0>)
  401e66:	68ba      	ldr	r2, [r7, #8]
  401e68:	0112      	lsls	r2, r2, #4
  401e6a:	440a      	add	r2, r1
  401e6c:	6852      	ldr	r2, [r2, #4]
  401e6e:	4611      	mov	r1, r2
  401e70:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401e72:	4a13      	ldr	r2, [pc, #76]	; (401ec0 <pio_handler_process+0xc0>)
  401e74:	68bb      	ldr	r3, [r7, #8]
  401e76:	011b      	lsls	r3, r3, #4
  401e78:	4413      	add	r3, r2
  401e7a:	685b      	ldr	r3, [r3, #4]
  401e7c:	43db      	mvns	r3, r3
  401e7e:	68fa      	ldr	r2, [r7, #12]
  401e80:	4013      	ands	r3, r2
  401e82:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401e84:	68bb      	ldr	r3, [r7, #8]
  401e86:	3301      	adds	r3, #1
  401e88:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401e8a:	68bb      	ldr	r3, [r7, #8]
  401e8c:	2b06      	cmp	r3, #6
  401e8e:	d900      	bls.n	401e92 <pio_handler_process+0x92>
				break;
  401e90:	e002      	b.n	401e98 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401e92:	68fb      	ldr	r3, [r7, #12]
  401e94:	2b00      	cmp	r3, #0
  401e96:	d1c9      	bne.n	401e2c <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401e98:	4b0a      	ldr	r3, [pc, #40]	; (401ec4 <pio_handler_process+0xc4>)
  401e9a:	681b      	ldr	r3, [r3, #0]
  401e9c:	2b00      	cmp	r3, #0
  401e9e:	d007      	beq.n	401eb0 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401ea0:	4b09      	ldr	r3, [pc, #36]	; (401ec8 <pio_handler_process+0xc8>)
  401ea2:	681b      	ldr	r3, [r3, #0]
  401ea4:	2b00      	cmp	r3, #0
  401ea6:	d003      	beq.n	401eb0 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401ea8:	4b07      	ldr	r3, [pc, #28]	; (401ec8 <pio_handler_process+0xc8>)
  401eaa:	681b      	ldr	r3, [r3, #0]
  401eac:	6878      	ldr	r0, [r7, #4]
  401eae:	4798      	blx	r3
		}
	}
#endif
}
  401eb0:	3710      	adds	r7, #16
  401eb2:	46bd      	mov	sp, r7
  401eb4:	bd80      	pop	{r7, pc}
  401eb6:	bf00      	nop
  401eb8:	00401ac5 	.word	0x00401ac5
  401ebc:	00401add 	.word	0x00401add
  401ec0:	20000c64 	.word	0x20000c64
  401ec4:	20000d14 	.word	0x20000d14
  401ec8:	20000cd8 	.word	0x20000cd8

00401ecc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401ecc:	b580      	push	{r7, lr}
  401ece:	b086      	sub	sp, #24
  401ed0:	af00      	add	r7, sp, #0
  401ed2:	60f8      	str	r0, [r7, #12]
  401ed4:	60b9      	str	r1, [r7, #8]
  401ed6:	607a      	str	r2, [r7, #4]
  401ed8:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401eda:	4b13      	ldr	r3, [pc, #76]	; (401f28 <pio_handler_set+0x5c>)
  401edc:	681b      	ldr	r3, [r3, #0]
  401ede:	2b06      	cmp	r3, #6
  401ee0:	d901      	bls.n	401ee6 <pio_handler_set+0x1a>
		return 1;
  401ee2:	2301      	movs	r3, #1
  401ee4:	e01c      	b.n	401f20 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401ee6:	4b10      	ldr	r3, [pc, #64]	; (401f28 <pio_handler_set+0x5c>)
  401ee8:	681b      	ldr	r3, [r3, #0]
  401eea:	011b      	lsls	r3, r3, #4
  401eec:	4a0f      	ldr	r2, [pc, #60]	; (401f2c <pio_handler_set+0x60>)
  401eee:	4413      	add	r3, r2
  401ef0:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401ef2:	697b      	ldr	r3, [r7, #20]
  401ef4:	68ba      	ldr	r2, [r7, #8]
  401ef6:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401ef8:	697b      	ldr	r3, [r7, #20]
  401efa:	687a      	ldr	r2, [r7, #4]
  401efc:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401efe:	697b      	ldr	r3, [r7, #20]
  401f00:	683a      	ldr	r2, [r7, #0]
  401f02:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401f04:	697b      	ldr	r3, [r7, #20]
  401f06:	6a3a      	ldr	r2, [r7, #32]
  401f08:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401f0a:	4b07      	ldr	r3, [pc, #28]	; (401f28 <pio_handler_set+0x5c>)
  401f0c:	681b      	ldr	r3, [r3, #0]
  401f0e:	3301      	adds	r3, #1
  401f10:	4a05      	ldr	r2, [pc, #20]	; (401f28 <pio_handler_set+0x5c>)
  401f12:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401f14:	68f8      	ldr	r0, [r7, #12]
  401f16:	6879      	ldr	r1, [r7, #4]
  401f18:	683a      	ldr	r2, [r7, #0]
  401f1a:	4b05      	ldr	r3, [pc, #20]	; (401f30 <pio_handler_set+0x64>)
  401f1c:	4798      	blx	r3

	return 0;
  401f1e:	2300      	movs	r3, #0
}
  401f20:	4618      	mov	r0, r3
  401f22:	3718      	adds	r7, #24
  401f24:	46bd      	mov	sp, r7
  401f26:	bd80      	pop	{r7, pc}
  401f28:	20000cd4 	.word	0x20000cd4
  401f2c:	20000c64 	.word	0x20000c64
  401f30:	00401a1d 	.word	0x00401a1d

00401f34 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401f34:	b580      	push	{r7, lr}
  401f36:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401f38:	4802      	ldr	r0, [pc, #8]	; (401f44 <PIOA_Handler+0x10>)
  401f3a:	210b      	movs	r1, #11
  401f3c:	4b02      	ldr	r3, [pc, #8]	; (401f48 <PIOA_Handler+0x14>)
  401f3e:	4798      	blx	r3
}
  401f40:	bd80      	pop	{r7, pc}
  401f42:	bf00      	nop
  401f44:	400e0e00 	.word	0x400e0e00
  401f48:	00401e01 	.word	0x00401e01

00401f4c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401f4c:	b580      	push	{r7, lr}
  401f4e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401f50:	4802      	ldr	r0, [pc, #8]	; (401f5c <PIOB_Handler+0x10>)
  401f52:	210c      	movs	r1, #12
  401f54:	4b02      	ldr	r3, [pc, #8]	; (401f60 <PIOB_Handler+0x14>)
  401f56:	4798      	blx	r3
}
  401f58:	bd80      	pop	{r7, pc}
  401f5a:	bf00      	nop
  401f5c:	400e1000 	.word	0x400e1000
  401f60:	00401e01 	.word	0x00401e01

00401f64 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401f64:	b580      	push	{r7, lr}
  401f66:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401f68:	4802      	ldr	r0, [pc, #8]	; (401f74 <PIOC_Handler+0x10>)
  401f6a:	210d      	movs	r1, #13
  401f6c:	4b02      	ldr	r3, [pc, #8]	; (401f78 <PIOC_Handler+0x14>)
  401f6e:	4798      	blx	r3
}
  401f70:	bd80      	pop	{r7, pc}
  401f72:	bf00      	nop
  401f74:	400e1200 	.word	0x400e1200
  401f78:	00401e01 	.word	0x00401e01

00401f7c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401f7c:	b480      	push	{r7}
  401f7e:	b085      	sub	sp, #20
  401f80:	af00      	add	r7, sp, #0
  401f82:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401f84:	491d      	ldr	r1, [pc, #116]	; (401ffc <pmc_switch_mck_to_pllack+0x80>)
  401f86:	4b1d      	ldr	r3, [pc, #116]	; (401ffc <pmc_switch_mck_to_pllack+0x80>)
  401f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401f8e:	687b      	ldr	r3, [r7, #4]
  401f90:	4313      	orrs	r3, r2
  401f92:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401f94:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401f98:	60fb      	str	r3, [r7, #12]
  401f9a:	e007      	b.n	401fac <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401f9c:	68fb      	ldr	r3, [r7, #12]
  401f9e:	2b00      	cmp	r3, #0
  401fa0:	d101      	bne.n	401fa6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401fa2:	2301      	movs	r3, #1
  401fa4:	e023      	b.n	401fee <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401fa6:	68fb      	ldr	r3, [r7, #12]
  401fa8:	3b01      	subs	r3, #1
  401faa:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fac:	4b13      	ldr	r3, [pc, #76]	; (401ffc <pmc_switch_mck_to_pllack+0x80>)
  401fae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fb0:	f003 0308 	and.w	r3, r3, #8
  401fb4:	2b00      	cmp	r3, #0
  401fb6:	d0f1      	beq.n	401f9c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401fb8:	4a10      	ldr	r2, [pc, #64]	; (401ffc <pmc_switch_mck_to_pllack+0x80>)
  401fba:	4b10      	ldr	r3, [pc, #64]	; (401ffc <pmc_switch_mck_to_pllack+0x80>)
  401fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fbe:	f023 0303 	bic.w	r3, r3, #3
  401fc2:	f043 0302 	orr.w	r3, r3, #2
  401fc6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401fcc:	60fb      	str	r3, [r7, #12]
  401fce:	e007      	b.n	401fe0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fd0:	68fb      	ldr	r3, [r7, #12]
  401fd2:	2b00      	cmp	r3, #0
  401fd4:	d101      	bne.n	401fda <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401fd6:	2301      	movs	r3, #1
  401fd8:	e009      	b.n	401fee <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401fda:	68fb      	ldr	r3, [r7, #12]
  401fdc:	3b01      	subs	r3, #1
  401fde:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fe0:	4b06      	ldr	r3, [pc, #24]	; (401ffc <pmc_switch_mck_to_pllack+0x80>)
  401fe2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401fe4:	f003 0308 	and.w	r3, r3, #8
  401fe8:	2b00      	cmp	r3, #0
  401fea:	d0f1      	beq.n	401fd0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401fec:	2300      	movs	r3, #0
}
  401fee:	4618      	mov	r0, r3
  401ff0:	3714      	adds	r7, #20
  401ff2:	46bd      	mov	sp, r7
  401ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ff8:	4770      	bx	lr
  401ffa:	bf00      	nop
  401ffc:	400e0400 	.word	0x400e0400

00402000 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402000:	b480      	push	{r7}
  402002:	b083      	sub	sp, #12
  402004:	af00      	add	r7, sp, #0
  402006:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402008:	687b      	ldr	r3, [r7, #4]
  40200a:	2b01      	cmp	r3, #1
  40200c:	d107      	bne.n	40201e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40200e:	4a08      	ldr	r2, [pc, #32]	; (402030 <pmc_switch_sclk_to_32kxtal+0x30>)
  402010:	4b07      	ldr	r3, [pc, #28]	; (402030 <pmc_switch_sclk_to_32kxtal+0x30>)
  402012:	689b      	ldr	r3, [r3, #8]
  402014:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  402018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40201c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40201e:	4b04      	ldr	r3, [pc, #16]	; (402030 <pmc_switch_sclk_to_32kxtal+0x30>)
  402020:	4a04      	ldr	r2, [pc, #16]	; (402034 <pmc_switch_sclk_to_32kxtal+0x34>)
  402022:	601a      	str	r2, [r3, #0]
}
  402024:	370c      	adds	r7, #12
  402026:	46bd      	mov	sp, r7
  402028:	f85d 7b04 	ldr.w	r7, [sp], #4
  40202c:	4770      	bx	lr
  40202e:	bf00      	nop
  402030:	400e1410 	.word	0x400e1410
  402034:	a5000008 	.word	0xa5000008

00402038 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402038:	b480      	push	{r7}
  40203a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40203c:	4b09      	ldr	r3, [pc, #36]	; (402064 <pmc_osc_is_ready_32kxtal+0x2c>)
  40203e:	695b      	ldr	r3, [r3, #20]
  402040:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402044:	2b00      	cmp	r3, #0
  402046:	d007      	beq.n	402058 <pmc_osc_is_ready_32kxtal+0x20>
  402048:	4b07      	ldr	r3, [pc, #28]	; (402068 <pmc_osc_is_ready_32kxtal+0x30>)
  40204a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40204c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402050:	2b00      	cmp	r3, #0
  402052:	d001      	beq.n	402058 <pmc_osc_is_ready_32kxtal+0x20>
  402054:	2301      	movs	r3, #1
  402056:	e000      	b.n	40205a <pmc_osc_is_ready_32kxtal+0x22>
  402058:	2300      	movs	r3, #0
}
  40205a:	4618      	mov	r0, r3
  40205c:	46bd      	mov	sp, r7
  40205e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402062:	4770      	bx	lr
  402064:	400e1410 	.word	0x400e1410
  402068:	400e0400 	.word	0x400e0400

0040206c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40206c:	b480      	push	{r7}
  40206e:	b083      	sub	sp, #12
  402070:	af00      	add	r7, sp, #0
  402072:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402074:	4a18      	ldr	r2, [pc, #96]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  402076:	4b18      	ldr	r3, [pc, #96]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  402078:	6a1b      	ldr	r3, [r3, #32]
  40207a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40207e:	f043 0308 	orr.w	r3, r3, #8
  402082:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402084:	bf00      	nop
  402086:	4b14      	ldr	r3, [pc, #80]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  402088:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40208a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40208e:	2b00      	cmp	r3, #0
  402090:	d0f9      	beq.n	402086 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402092:	4911      	ldr	r1, [pc, #68]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  402094:	4b10      	ldr	r3, [pc, #64]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  402096:	6a1b      	ldr	r3, [r3, #32]
  402098:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40209c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4020a0:	687a      	ldr	r2, [r7, #4]
  4020a2:	4313      	orrs	r3, r2
  4020a4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4020a8:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4020aa:	bf00      	nop
  4020ac:	4b0a      	ldr	r3, [pc, #40]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4020b4:	2b00      	cmp	r3, #0
  4020b6:	d0f9      	beq.n	4020ac <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4020b8:	4a07      	ldr	r2, [pc, #28]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020ba:	4b07      	ldr	r3, [pc, #28]	; (4020d8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020bc:	6a1b      	ldr	r3, [r3, #32]
  4020be:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4020c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4020c6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4020ca:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4020cc:	370c      	adds	r7, #12
  4020ce:	46bd      	mov	sp, r7
  4020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020d4:	4770      	bx	lr
  4020d6:	bf00      	nop
  4020d8:	400e0400 	.word	0x400e0400

004020dc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4020dc:	b480      	push	{r7}
  4020de:	b083      	sub	sp, #12
  4020e0:	af00      	add	r7, sp, #0
  4020e2:	6078      	str	r0, [r7, #4]
  4020e4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4020e6:	687b      	ldr	r3, [r7, #4]
  4020e8:	2b00      	cmp	r3, #0
  4020ea:	d008      	beq.n	4020fe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020ec:	4916      	ldr	r1, [pc, #88]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  4020ee:	4b16      	ldr	r3, [pc, #88]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  4020f0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4020f2:	4a16      	ldr	r2, [pc, #88]	; (40214c <pmc_switch_mainck_to_xtal+0x70>)
  4020f4:	401a      	ands	r2, r3
  4020f6:	4b16      	ldr	r3, [pc, #88]	; (402150 <pmc_switch_mainck_to_xtal+0x74>)
  4020f8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4020fa:	620b      	str	r3, [r1, #32]
  4020fc:	e01e      	b.n	40213c <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4020fe:	4912      	ldr	r1, [pc, #72]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  402100:	4b11      	ldr	r3, [pc, #68]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  402102:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402104:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402108:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40210c:	683a      	ldr	r2, [r7, #0]
  40210e:	0212      	lsls	r2, r2, #8
  402110:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402112:	4313      	orrs	r3, r2
  402114:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402118:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40211c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40211e:	bf00      	nop
  402120:	4b09      	ldr	r3, [pc, #36]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  402122:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402124:	f003 0301 	and.w	r3, r3, #1
  402128:	2b00      	cmp	r3, #0
  40212a:	d0f9      	beq.n	402120 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40212c:	4a06      	ldr	r2, [pc, #24]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  40212e:	4b06      	ldr	r3, [pc, #24]	; (402148 <pmc_switch_mainck_to_xtal+0x6c>)
  402130:	6a1b      	ldr	r3, [r3, #32]
  402132:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40213a:	6213      	str	r3, [r2, #32]
	}
}
  40213c:	370c      	adds	r7, #12
  40213e:	46bd      	mov	sp, r7
  402140:	f85d 7b04 	ldr.w	r7, [sp], #4
  402144:	4770      	bx	lr
  402146:	bf00      	nop
  402148:	400e0400 	.word	0x400e0400
  40214c:	fec8fffc 	.word	0xfec8fffc
  402150:	01370002 	.word	0x01370002

00402154 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402154:	b480      	push	{r7}
  402156:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402158:	4b04      	ldr	r3, [pc, #16]	; (40216c <pmc_osc_is_ready_mainck+0x18>)
  40215a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40215c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402160:	4618      	mov	r0, r3
  402162:	46bd      	mov	sp, r7
  402164:	f85d 7b04 	ldr.w	r7, [sp], #4
  402168:	4770      	bx	lr
  40216a:	bf00      	nop
  40216c:	400e0400 	.word	0x400e0400

00402170 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402170:	b480      	push	{r7}
  402172:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402174:	4b03      	ldr	r3, [pc, #12]	; (402184 <pmc_disable_pllack+0x14>)
  402176:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40217a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40217c:	46bd      	mov	sp, r7
  40217e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402182:	4770      	bx	lr
  402184:	400e0400 	.word	0x400e0400

00402188 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402188:	b480      	push	{r7}
  40218a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40218c:	4b04      	ldr	r3, [pc, #16]	; (4021a0 <pmc_is_locked_pllack+0x18>)
  40218e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402190:	f003 0302 	and.w	r3, r3, #2
}
  402194:	4618      	mov	r0, r3
  402196:	46bd      	mov	sp, r7
  402198:	f85d 7b04 	ldr.w	r7, [sp], #4
  40219c:	4770      	bx	lr
  40219e:	bf00      	nop
  4021a0:	400e0400 	.word	0x400e0400

004021a4 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4021a4:	b480      	push	{r7}
  4021a6:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4021a8:	4b03      	ldr	r3, [pc, #12]	; (4021b8 <pmc_disable_pllbck+0x14>)
  4021aa:	2200      	movs	r2, #0
  4021ac:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4021ae:	46bd      	mov	sp, r7
  4021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021b4:	4770      	bx	lr
  4021b6:	bf00      	nop
  4021b8:	400e0400 	.word	0x400e0400

004021bc <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4021bc:	b480      	push	{r7}
  4021be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4021c0:	4b04      	ldr	r3, [pc, #16]	; (4021d4 <pmc_is_locked_pllbck+0x18>)
  4021c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021c4:	f003 0304 	and.w	r3, r3, #4
}
  4021c8:	4618      	mov	r0, r3
  4021ca:	46bd      	mov	sp, r7
  4021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d0:	4770      	bx	lr
  4021d2:	bf00      	nop
  4021d4:	400e0400 	.word	0x400e0400

004021d8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4021d8:	b480      	push	{r7}
  4021da:	b083      	sub	sp, #12
  4021dc:	af00      	add	r7, sp, #0
  4021de:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	2b22      	cmp	r3, #34	; 0x22
  4021e4:	d901      	bls.n	4021ea <pmc_enable_periph_clk+0x12>
		return 1;
  4021e6:	2301      	movs	r3, #1
  4021e8:	e02f      	b.n	40224a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4021ea:	687b      	ldr	r3, [r7, #4]
  4021ec:	2b1f      	cmp	r3, #31
  4021ee:	d813      	bhi.n	402218 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4021f0:	4b19      	ldr	r3, [pc, #100]	; (402258 <pmc_enable_periph_clk+0x80>)
  4021f2:	699a      	ldr	r2, [r3, #24]
  4021f4:	687b      	ldr	r3, [r7, #4]
  4021f6:	2101      	movs	r1, #1
  4021f8:	fa01 f303 	lsl.w	r3, r1, r3
  4021fc:	401a      	ands	r2, r3
  4021fe:	687b      	ldr	r3, [r7, #4]
  402200:	2101      	movs	r1, #1
  402202:	fa01 f303 	lsl.w	r3, r1, r3
  402206:	429a      	cmp	r2, r3
  402208:	d01e      	beq.n	402248 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40220a:	4a13      	ldr	r2, [pc, #76]	; (402258 <pmc_enable_periph_clk+0x80>)
  40220c:	687b      	ldr	r3, [r7, #4]
  40220e:	2101      	movs	r1, #1
  402210:	fa01 f303 	lsl.w	r3, r1, r3
  402214:	6113      	str	r3, [r2, #16]
  402216:	e017      	b.n	402248 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402218:	687b      	ldr	r3, [r7, #4]
  40221a:	3b20      	subs	r3, #32
  40221c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40221e:	4b0e      	ldr	r3, [pc, #56]	; (402258 <pmc_enable_periph_clk+0x80>)
  402220:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402224:	687b      	ldr	r3, [r7, #4]
  402226:	2101      	movs	r1, #1
  402228:	fa01 f303 	lsl.w	r3, r1, r3
  40222c:	401a      	ands	r2, r3
  40222e:	687b      	ldr	r3, [r7, #4]
  402230:	2101      	movs	r1, #1
  402232:	fa01 f303 	lsl.w	r3, r1, r3
  402236:	429a      	cmp	r2, r3
  402238:	d006      	beq.n	402248 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40223a:	4a07      	ldr	r2, [pc, #28]	; (402258 <pmc_enable_periph_clk+0x80>)
  40223c:	687b      	ldr	r3, [r7, #4]
  40223e:	2101      	movs	r1, #1
  402240:	fa01 f303 	lsl.w	r3, r1, r3
  402244:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402248:	2300      	movs	r3, #0
}
  40224a:	4618      	mov	r0, r3
  40224c:	370c      	adds	r7, #12
  40224e:	46bd      	mov	sp, r7
  402250:	f85d 7b04 	ldr.w	r7, [sp], #4
  402254:	4770      	bx	lr
  402256:	bf00      	nop
  402258:	400e0400 	.word	0x400e0400

0040225c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40225c:	b580      	push	{r7, lr}
  40225e:	b084      	sub	sp, #16
  402260:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402262:	4b27      	ldr	r3, [pc, #156]	; (402300 <Reset_Handler+0xa4>)
  402264:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402266:	4b27      	ldr	r3, [pc, #156]	; (402304 <Reset_Handler+0xa8>)
  402268:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40226a:	68fa      	ldr	r2, [r7, #12]
  40226c:	68bb      	ldr	r3, [r7, #8]
  40226e:	429a      	cmp	r2, r3
  402270:	d90d      	bls.n	40228e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402272:	e007      	b.n	402284 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402274:	68bb      	ldr	r3, [r7, #8]
  402276:	1d1a      	adds	r2, r3, #4
  402278:	60ba      	str	r2, [r7, #8]
  40227a:	68fa      	ldr	r2, [r7, #12]
  40227c:	1d11      	adds	r1, r2, #4
  40227e:	60f9      	str	r1, [r7, #12]
  402280:	6812      	ldr	r2, [r2, #0]
  402282:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  402284:	68bb      	ldr	r3, [r7, #8]
  402286:	4a20      	ldr	r2, [pc, #128]	; (402308 <Reset_Handler+0xac>)
  402288:	4293      	cmp	r3, r2
  40228a:	d3f3      	bcc.n	402274 <Reset_Handler+0x18>
  40228c:	e020      	b.n	4022d0 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40228e:	68fa      	ldr	r2, [r7, #12]
  402290:	68bb      	ldr	r3, [r7, #8]
  402292:	429a      	cmp	r2, r3
  402294:	d21c      	bcs.n	4022d0 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402296:	4a1c      	ldr	r2, [pc, #112]	; (402308 <Reset_Handler+0xac>)
  402298:	4b1a      	ldr	r3, [pc, #104]	; (402304 <Reset_Handler+0xa8>)
  40229a:	1ad3      	subs	r3, r2, r3
  40229c:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40229e:	68fa      	ldr	r2, [r7, #12]
  4022a0:	687b      	ldr	r3, [r7, #4]
  4022a2:	4413      	add	r3, r2
  4022a4:	3b04      	subs	r3, #4
  4022a6:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4022a8:	68ba      	ldr	r2, [r7, #8]
  4022aa:	687b      	ldr	r3, [r7, #4]
  4022ac:	4413      	add	r3, r2
  4022ae:	3b04      	subs	r3, #4
  4022b0:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  4022b2:	e00a      	b.n	4022ca <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  4022b4:	68bb      	ldr	r3, [r7, #8]
  4022b6:	1f1a      	subs	r2, r3, #4
  4022b8:	60ba      	str	r2, [r7, #8]
  4022ba:	68fa      	ldr	r2, [r7, #12]
  4022bc:	1f11      	subs	r1, r2, #4
  4022be:	60f9      	str	r1, [r7, #12]
  4022c0:	6812      	ldr	r2, [r2, #0]
  4022c2:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4022c4:	687b      	ldr	r3, [r7, #4]
  4022c6:	3b04      	subs	r3, #4
  4022c8:	607b      	str	r3, [r7, #4]
  4022ca:	687b      	ldr	r3, [r7, #4]
  4022cc:	2b00      	cmp	r3, #0
  4022ce:	d1f1      	bne.n	4022b4 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4022d0:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022d2:	4b0e      	ldr	r3, [pc, #56]	; (40230c <Reset_Handler+0xb0>)
  4022d4:	60bb      	str	r3, [r7, #8]
  4022d6:	e004      	b.n	4022e2 <Reset_Handler+0x86>
		*pDest++ = 0;
  4022d8:	68bb      	ldr	r3, [r7, #8]
  4022da:	1d1a      	adds	r2, r3, #4
  4022dc:	60ba      	str	r2, [r7, #8]
  4022de:	2200      	movs	r2, #0
  4022e0:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4022e2:	68bb      	ldr	r3, [r7, #8]
  4022e4:	4a0a      	ldr	r2, [pc, #40]	; (402310 <Reset_Handler+0xb4>)
  4022e6:	4293      	cmp	r3, r2
  4022e8:	d3f6      	bcc.n	4022d8 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4022ea:	4b0a      	ldr	r3, [pc, #40]	; (402314 <Reset_Handler+0xb8>)
  4022ec:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4022ee:	4a0a      	ldr	r2, [pc, #40]	; (402318 <Reset_Handler+0xbc>)
  4022f0:	68fb      	ldr	r3, [r7, #12]
  4022f2:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4022f4:	4b09      	ldr	r3, [pc, #36]	; (40231c <Reset_Handler+0xc0>)
  4022f6:	4798      	blx	r3

	/* Branch to main function */
	main();
  4022f8:	4b09      	ldr	r3, [pc, #36]	; (402320 <Reset_Handler+0xc4>)
  4022fa:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4022fc:	e7fe      	b.n	4022fc <Reset_Handler+0xa0>
  4022fe:	bf00      	nop
  402300:	00409054 	.word	0x00409054
  402304:	20000000 	.word	0x20000000
  402308:	20000884 	.word	0x20000884
  40230c:	20000884 	.word	0x20000884
  402310:	20000d58 	.word	0x20000d58
  402314:	00400000 	.word	0x00400000
  402318:	e000ed00 	.word	0xe000ed00
  40231c:	00403bb5 	.word	0x00403bb5
  402320:	004029e9 	.word	0x004029e9

00402324 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402324:	b480      	push	{r7}
  402326:	af00      	add	r7, sp, #0
	while (1) {
	}
  402328:	e7fe      	b.n	402328 <Dummy_Handler+0x4>
  40232a:	bf00      	nop

0040232c <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  40232c:	b480      	push	{r7}
  40232e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402330:	4b5d      	ldr	r3, [pc, #372]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402334:	f003 0303 	and.w	r3, r3, #3
  402338:	2b03      	cmp	r3, #3
  40233a:	f200 8096 	bhi.w	40246a <SystemCoreClockUpdate+0x13e>
  40233e:	a201      	add	r2, pc, #4	; (adr r2, 402344 <SystemCoreClockUpdate+0x18>)
  402340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402344:	00402355 	.word	0x00402355
  402348:	00402375 	.word	0x00402375
  40234c:	004023bf 	.word	0x004023bf
  402350:	004023bf 	.word	0x004023bf
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402354:	4b55      	ldr	r3, [pc, #340]	; (4024ac <SystemCoreClockUpdate+0x180>)
  402356:	695b      	ldr	r3, [r3, #20]
  402358:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40235c:	2b00      	cmp	r3, #0
  40235e:	d004      	beq.n	40236a <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402360:	4b53      	ldr	r3, [pc, #332]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402362:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402366:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402368:	e080      	b.n	40246c <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40236a:	4b51      	ldr	r3, [pc, #324]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40236c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402370:	601a      	str	r2, [r3, #0]
			}
		break;
  402372:	e07b      	b.n	40246c <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402374:	4b4c      	ldr	r3, [pc, #304]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402376:	6a1b      	ldr	r3, [r3, #32]
  402378:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40237c:	2b00      	cmp	r3, #0
  40237e:	d003      	beq.n	402388 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402380:	4b4b      	ldr	r3, [pc, #300]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402382:	4a4c      	ldr	r2, [pc, #304]	; (4024b4 <SystemCoreClockUpdate+0x188>)
  402384:	601a      	str	r2, [r3, #0]
  402386:	e019      	b.n	4023bc <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402388:	4b49      	ldr	r3, [pc, #292]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40238a:	4a4b      	ldr	r2, [pc, #300]	; (4024b8 <SystemCoreClockUpdate+0x18c>)
  40238c:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40238e:	4b46      	ldr	r3, [pc, #280]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402390:	6a1b      	ldr	r3, [r3, #32]
  402392:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402396:	2b10      	cmp	r3, #16
  402398:	d008      	beq.n	4023ac <SystemCoreClockUpdate+0x80>
  40239a:	2b20      	cmp	r3, #32
  40239c:	d00a      	beq.n	4023b4 <SystemCoreClockUpdate+0x88>
  40239e:	2b00      	cmp	r3, #0
  4023a0:	d000      	beq.n	4023a4 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4023a2:	e00b      	b.n	4023bc <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023a4:	4b42      	ldr	r3, [pc, #264]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023a6:	4a44      	ldr	r2, [pc, #272]	; (4024b8 <SystemCoreClockUpdate+0x18c>)
  4023a8:	601a      	str	r2, [r3, #0]
			break;
  4023aa:	e007      	b.n	4023bc <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4023ac:	4b40      	ldr	r3, [pc, #256]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023ae:	4a43      	ldr	r2, [pc, #268]	; (4024bc <SystemCoreClockUpdate+0x190>)
  4023b0:	601a      	str	r2, [r3, #0]
			break;
  4023b2:	e003      	b.n	4023bc <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4023b4:	4b3e      	ldr	r3, [pc, #248]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023b6:	4a3f      	ldr	r2, [pc, #252]	; (4024b4 <SystemCoreClockUpdate+0x188>)
  4023b8:	601a      	str	r2, [r3, #0]
			break;
  4023ba:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  4023bc:	e056      	b.n	40246c <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4023be:	4b3a      	ldr	r3, [pc, #232]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  4023c0:	6a1b      	ldr	r3, [r3, #32]
  4023c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023c6:	2b00      	cmp	r3, #0
  4023c8:	d003      	beq.n	4023d2 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4023ca:	4b39      	ldr	r3, [pc, #228]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023cc:	4a39      	ldr	r2, [pc, #228]	; (4024b4 <SystemCoreClockUpdate+0x188>)
  4023ce:	601a      	str	r2, [r3, #0]
  4023d0:	e019      	b.n	402406 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023d2:	4b37      	ldr	r3, [pc, #220]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023d4:	4a38      	ldr	r2, [pc, #224]	; (4024b8 <SystemCoreClockUpdate+0x18c>)
  4023d6:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4023d8:	4b33      	ldr	r3, [pc, #204]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  4023da:	6a1b      	ldr	r3, [r3, #32]
  4023dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023e0:	2b10      	cmp	r3, #16
  4023e2:	d008      	beq.n	4023f6 <SystemCoreClockUpdate+0xca>
  4023e4:	2b20      	cmp	r3, #32
  4023e6:	d00a      	beq.n	4023fe <SystemCoreClockUpdate+0xd2>
  4023e8:	2b00      	cmp	r3, #0
  4023ea:	d000      	beq.n	4023ee <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4023ec:	e00b      	b.n	402406 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023ee:	4b30      	ldr	r3, [pc, #192]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023f0:	4a31      	ldr	r2, [pc, #196]	; (4024b8 <SystemCoreClockUpdate+0x18c>)
  4023f2:	601a      	str	r2, [r3, #0]
					break;
  4023f4:	e007      	b.n	402406 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4023f6:	4b2e      	ldr	r3, [pc, #184]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  4023f8:	4a30      	ldr	r2, [pc, #192]	; (4024bc <SystemCoreClockUpdate+0x190>)
  4023fa:	601a      	str	r2, [r3, #0]
					break;
  4023fc:	e003      	b.n	402406 <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4023fe:	4b2c      	ldr	r3, [pc, #176]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402400:	4a2c      	ldr	r2, [pc, #176]	; (4024b4 <SystemCoreClockUpdate+0x188>)
  402402:	601a      	str	r2, [r3, #0]
					break;
  402404:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402406:	4b28      	ldr	r3, [pc, #160]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40240a:	f003 0303 	and.w	r3, r3, #3
  40240e:	2b02      	cmp	r3, #2
  402410:	d115      	bne.n	40243e <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402412:	4b25      	ldr	r3, [pc, #148]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402414:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402416:	4b2a      	ldr	r3, [pc, #168]	; (4024c0 <SystemCoreClockUpdate+0x194>)
  402418:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  40241a:	0c1b      	lsrs	r3, r3, #16
  40241c:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40241e:	4a24      	ldr	r2, [pc, #144]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402420:	6812      	ldr	r2, [r2, #0]
  402422:	fb02 f303 	mul.w	r3, r2, r3
  402426:	4a22      	ldr	r2, [pc, #136]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402428:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40242a:	4b1f      	ldr	r3, [pc, #124]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  40242c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  40242e:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402430:	4a1f      	ldr	r2, [pc, #124]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402432:	6812      	ldr	r2, [r2, #0]
  402434:	fbb2 f3f3 	udiv	r3, r2, r3
  402438:	4a1d      	ldr	r2, [pc, #116]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40243a:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  40243c:	e016      	b.n	40246c <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40243e:	4b1a      	ldr	r3, [pc, #104]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402442:	4b1f      	ldr	r3, [pc, #124]	; (4024c0 <SystemCoreClockUpdate+0x194>)
  402444:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402446:	0c1b      	lsrs	r3, r3, #16
  402448:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40244a:	4a19      	ldr	r2, [pc, #100]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40244c:	6812      	ldr	r2, [r2, #0]
  40244e:	fb02 f303 	mul.w	r3, r2, r3
  402452:	4a17      	ldr	r2, [pc, #92]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402454:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402456:	4b14      	ldr	r3, [pc, #80]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  402458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  40245a:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40245c:	4a14      	ldr	r2, [pc, #80]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40245e:	6812      	ldr	r2, [r2, #0]
  402460:	fbb2 f3f3 	udiv	r3, r2, r3
  402464:	4a12      	ldr	r2, [pc, #72]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402466:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402468:	e000      	b.n	40246c <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  40246a:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40246c:	4b0e      	ldr	r3, [pc, #56]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  40246e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402470:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402474:	2b70      	cmp	r3, #112	; 0x70
  402476:	d108      	bne.n	40248a <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402478:	4b0d      	ldr	r3, [pc, #52]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40247a:	681b      	ldr	r3, [r3, #0]
  40247c:	4a11      	ldr	r2, [pc, #68]	; (4024c4 <SystemCoreClockUpdate+0x198>)
  40247e:	fba2 2303 	umull	r2, r3, r2, r3
  402482:	085b      	lsrs	r3, r3, #1
  402484:	4a0a      	ldr	r2, [pc, #40]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402486:	6013      	str	r3, [r2, #0]
  402488:	e009      	b.n	40249e <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40248a:	4b07      	ldr	r3, [pc, #28]	; (4024a8 <SystemCoreClockUpdate+0x17c>)
  40248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40248e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402492:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  402494:	4b06      	ldr	r3, [pc, #24]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  402496:	681b      	ldr	r3, [r3, #0]
  402498:	40d3      	lsrs	r3, r2
  40249a:	4a05      	ldr	r2, [pc, #20]	; (4024b0 <SystemCoreClockUpdate+0x184>)
  40249c:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  40249e:	46bd      	mov	sp, r7
  4024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024a4:	4770      	bx	lr
  4024a6:	bf00      	nop
  4024a8:	400e0400 	.word	0x400e0400
  4024ac:	400e1410 	.word	0x400e1410
  4024b0:	20000008 	.word	0x20000008
  4024b4:	00b71b00 	.word	0x00b71b00
  4024b8:	003d0900 	.word	0x003d0900
  4024bc:	007a1200 	.word	0x007a1200
  4024c0:	07ff0000 	.word	0x07ff0000
  4024c4:	aaaaaaab 	.word	0xaaaaaaab

004024c8 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  4024c8:	b480      	push	{r7}
  4024ca:	b083      	sub	sp, #12
  4024cc:	af00      	add	r7, sp, #0
  4024ce:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4024d0:	687b      	ldr	r3, [r7, #4]
  4024d2:	4a22      	ldr	r2, [pc, #136]	; (40255c <system_init_flash+0x94>)
  4024d4:	4293      	cmp	r3, r2
  4024d6:	d808      	bhi.n	4024ea <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024d8:	4b21      	ldr	r3, [pc, #132]	; (402560 <system_init_flash+0x98>)
  4024da:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024de:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024e0:	4b20      	ldr	r3, [pc, #128]	; (402564 <system_init_flash+0x9c>)
  4024e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024e6:	601a      	str	r2, [r3, #0]
  4024e8:	e033      	b.n	402552 <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4024ea:	687b      	ldr	r3, [r7, #4]
  4024ec:	4a1e      	ldr	r2, [pc, #120]	; (402568 <system_init_flash+0xa0>)
  4024ee:	4293      	cmp	r3, r2
  4024f0:	d806      	bhi.n	402500 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024f2:	4b1b      	ldr	r3, [pc, #108]	; (402560 <system_init_flash+0x98>)
  4024f4:	4a1d      	ldr	r2, [pc, #116]	; (40256c <system_init_flash+0xa4>)
  4024f6:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024f8:	4b1a      	ldr	r3, [pc, #104]	; (402564 <system_init_flash+0x9c>)
  4024fa:	4a1c      	ldr	r2, [pc, #112]	; (40256c <system_init_flash+0xa4>)
  4024fc:	601a      	str	r2, [r3, #0]
  4024fe:	e028      	b.n	402552 <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402500:	687b      	ldr	r3, [r7, #4]
  402502:	4a1b      	ldr	r2, [pc, #108]	; (402570 <system_init_flash+0xa8>)
  402504:	4293      	cmp	r3, r2
  402506:	d806      	bhi.n	402516 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402508:	4b15      	ldr	r3, [pc, #84]	; (402560 <system_init_flash+0x98>)
  40250a:	4a1a      	ldr	r2, [pc, #104]	; (402574 <system_init_flash+0xac>)
  40250c:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40250e:	4b15      	ldr	r3, [pc, #84]	; (402564 <system_init_flash+0x9c>)
  402510:	4a18      	ldr	r2, [pc, #96]	; (402574 <system_init_flash+0xac>)
  402512:	601a      	str	r2, [r3, #0]
  402514:	e01d      	b.n	402552 <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402516:	687b      	ldr	r3, [r7, #4]
  402518:	4a17      	ldr	r2, [pc, #92]	; (402578 <system_init_flash+0xb0>)
  40251a:	4293      	cmp	r3, r2
  40251c:	d806      	bhi.n	40252c <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40251e:	4b10      	ldr	r3, [pc, #64]	; (402560 <system_init_flash+0x98>)
  402520:	4a16      	ldr	r2, [pc, #88]	; (40257c <system_init_flash+0xb4>)
  402522:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402524:	4b0f      	ldr	r3, [pc, #60]	; (402564 <system_init_flash+0x9c>)
  402526:	4a15      	ldr	r2, [pc, #84]	; (40257c <system_init_flash+0xb4>)
  402528:	601a      	str	r2, [r3, #0]
  40252a:	e012      	b.n	402552 <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40252c:	687b      	ldr	r3, [r7, #4]
  40252e:	4a14      	ldr	r2, [pc, #80]	; (402580 <system_init_flash+0xb8>)
  402530:	4293      	cmp	r3, r2
  402532:	d808      	bhi.n	402546 <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402534:	4b0a      	ldr	r3, [pc, #40]	; (402560 <system_init_flash+0x98>)
  402536:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40253a:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40253c:	4b09      	ldr	r3, [pc, #36]	; (402564 <system_init_flash+0x9c>)
  40253e:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402542:	601a      	str	r2, [r3, #0]
  402544:	e005      	b.n	402552 <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402546:	4b06      	ldr	r3, [pc, #24]	; (402560 <system_init_flash+0x98>)
  402548:	4a0e      	ldr	r2, [pc, #56]	; (402584 <system_init_flash+0xbc>)
  40254a:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40254c:	4b05      	ldr	r3, [pc, #20]	; (402564 <system_init_flash+0x9c>)
  40254e:	4a0d      	ldr	r2, [pc, #52]	; (402584 <system_init_flash+0xbc>)
  402550:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402552:	370c      	adds	r7, #12
  402554:	46bd      	mov	sp, r7
  402556:	f85d 7b04 	ldr.w	r7, [sp], #4
  40255a:	4770      	bx	lr
  40255c:	01312cff 	.word	0x01312cff
  402560:	400e0a00 	.word	0x400e0a00
  402564:	400e0c00 	.word	0x400e0c00
  402568:	026259ff 	.word	0x026259ff
  40256c:	04000100 	.word	0x04000100
  402570:	039386ff 	.word	0x039386ff
  402574:	04000200 	.word	0x04000200
  402578:	04c4b3ff 	.word	0x04c4b3ff
  40257c:	04000300 	.word	0x04000300
  402580:	05f5e0ff 	.word	0x05f5e0ff
  402584:	04000500 	.word	0x04000500

00402588 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402588:	b480      	push	{r7}
  40258a:	b085      	sub	sp, #20
  40258c:	af00      	add	r7, sp, #0
  40258e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402590:	4b10      	ldr	r3, [pc, #64]	; (4025d4 <_sbrk+0x4c>)
  402592:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402594:	4b10      	ldr	r3, [pc, #64]	; (4025d8 <_sbrk+0x50>)
  402596:	681b      	ldr	r3, [r3, #0]
  402598:	2b00      	cmp	r3, #0
  40259a:	d102      	bne.n	4025a2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  40259c:	4b0e      	ldr	r3, [pc, #56]	; (4025d8 <_sbrk+0x50>)
  40259e:	4a0f      	ldr	r2, [pc, #60]	; (4025dc <_sbrk+0x54>)
  4025a0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4025a2:	4b0d      	ldr	r3, [pc, #52]	; (4025d8 <_sbrk+0x50>)
  4025a4:	681b      	ldr	r3, [r3, #0]
  4025a6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4025a8:	68ba      	ldr	r2, [r7, #8]
  4025aa:	687b      	ldr	r3, [r7, #4]
  4025ac:	441a      	add	r2, r3
  4025ae:	68fb      	ldr	r3, [r7, #12]
  4025b0:	429a      	cmp	r2, r3
  4025b2:	dd02      	ble.n	4025ba <_sbrk+0x32>
		return (caddr_t) -1;	
  4025b4:	f04f 33ff 	mov.w	r3, #4294967295
  4025b8:	e006      	b.n	4025c8 <_sbrk+0x40>
	}

	heap += incr;
  4025ba:	4b07      	ldr	r3, [pc, #28]	; (4025d8 <_sbrk+0x50>)
  4025bc:	681a      	ldr	r2, [r3, #0]
  4025be:	687b      	ldr	r3, [r7, #4]
  4025c0:	4413      	add	r3, r2
  4025c2:	4a05      	ldr	r2, [pc, #20]	; (4025d8 <_sbrk+0x50>)
  4025c4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4025c6:	68bb      	ldr	r3, [r7, #8]
}
  4025c8:	4618      	mov	r0, r3
  4025ca:	3714      	adds	r7, #20
  4025cc:	46bd      	mov	sp, r7
  4025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025d2:	4770      	bx	lr
  4025d4:	20027ffc 	.word	0x20027ffc
  4025d8:	20000cdc 	.word	0x20000cdc
  4025dc:	20003d58 	.word	0x20003d58

004025e0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4025e0:	b480      	push	{r7}
  4025e2:	b083      	sub	sp, #12
  4025e4:	af00      	add	r7, sp, #0
  4025e6:	4603      	mov	r3, r0
  4025e8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4025ea:	4908      	ldr	r1, [pc, #32]	; (40260c <NVIC_EnableIRQ+0x2c>)
  4025ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4025f0:	095b      	lsrs	r3, r3, #5
  4025f2:	79fa      	ldrb	r2, [r7, #7]
  4025f4:	f002 021f 	and.w	r2, r2, #31
  4025f8:	2001      	movs	r0, #1
  4025fa:	fa00 f202 	lsl.w	r2, r0, r2
  4025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402602:	370c      	adds	r7, #12
  402604:	46bd      	mov	sp, r7
  402606:	f85d 7b04 	ldr.w	r7, [sp], #4
  40260a:	4770      	bx	lr
  40260c:	e000e100 	.word	0xe000e100

00402610 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402610:	b480      	push	{r7}
  402612:	b083      	sub	sp, #12
  402614:	af00      	add	r7, sp, #0
  402616:	4603      	mov	r3, r0
  402618:	6039      	str	r1, [r7, #0]
  40261a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402620:	2b00      	cmp	r3, #0
  402622:	da0b      	bge.n	40263c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402624:	490d      	ldr	r1, [pc, #52]	; (40265c <NVIC_SetPriority+0x4c>)
  402626:	79fb      	ldrb	r3, [r7, #7]
  402628:	f003 030f 	and.w	r3, r3, #15
  40262c:	3b04      	subs	r3, #4
  40262e:	683a      	ldr	r2, [r7, #0]
  402630:	b2d2      	uxtb	r2, r2
  402632:	0112      	lsls	r2, r2, #4
  402634:	b2d2      	uxtb	r2, r2
  402636:	440b      	add	r3, r1
  402638:	761a      	strb	r2, [r3, #24]
  40263a:	e009      	b.n	402650 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40263c:	4908      	ldr	r1, [pc, #32]	; (402660 <NVIC_SetPriority+0x50>)
  40263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402642:	683a      	ldr	r2, [r7, #0]
  402644:	b2d2      	uxtb	r2, r2
  402646:	0112      	lsls	r2, r2, #4
  402648:	b2d2      	uxtb	r2, r2
  40264a:	440b      	add	r3, r1
  40264c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402650:	370c      	adds	r7, #12
  402652:	46bd      	mov	sp, r7
  402654:	f85d 7b04 	ldr.w	r7, [sp], #4
  402658:	4770      	bx	lr
  40265a:	bf00      	nop
  40265c:	e000ed00 	.word	0xe000ed00
  402660:	e000e100 	.word	0xe000e100

00402664 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402664:	b480      	push	{r7}
  402666:	b083      	sub	sp, #12
  402668:	af00      	add	r7, sp, #0
  40266a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40266c:	687b      	ldr	r3, [r7, #4]
  40266e:	2b07      	cmp	r3, #7
  402670:	d825      	bhi.n	4026be <osc_get_rate+0x5a>
  402672:	a201      	add	r2, pc, #4	; (adr r2, 402678 <osc_get_rate+0x14>)
  402674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402678:	00402699 	.word	0x00402699
  40267c:	0040269f 	.word	0x0040269f
  402680:	004026a5 	.word	0x004026a5
  402684:	004026ab 	.word	0x004026ab
  402688:	004026af 	.word	0x004026af
  40268c:	004026b3 	.word	0x004026b3
  402690:	004026b7 	.word	0x004026b7
  402694:	004026bb 	.word	0x004026bb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402698:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40269c:	e010      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40269e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026a2:	e00d      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4026a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026a8:	e00a      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4026aa:	4b08      	ldr	r3, [pc, #32]	; (4026cc <osc_get_rate+0x68>)
  4026ac:	e008      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4026ae:	4b08      	ldr	r3, [pc, #32]	; (4026d0 <osc_get_rate+0x6c>)
  4026b0:	e006      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4026b2:	4b08      	ldr	r3, [pc, #32]	; (4026d4 <osc_get_rate+0x70>)
  4026b4:	e004      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4026b6:	4b07      	ldr	r3, [pc, #28]	; (4026d4 <osc_get_rate+0x70>)
  4026b8:	e002      	b.n	4026c0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4026ba:	4b06      	ldr	r3, [pc, #24]	; (4026d4 <osc_get_rate+0x70>)
  4026bc:	e000      	b.n	4026c0 <osc_get_rate+0x5c>
	}

	return 0;
  4026be:	2300      	movs	r3, #0
}
  4026c0:	4618      	mov	r0, r3
  4026c2:	370c      	adds	r7, #12
  4026c4:	46bd      	mov	sp, r7
  4026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ca:	4770      	bx	lr
  4026cc:	003d0900 	.word	0x003d0900
  4026d0:	007a1200 	.word	0x007a1200
  4026d4:	00b71b00 	.word	0x00b71b00

004026d8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4026d8:	b580      	push	{r7, lr}
  4026da:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4026dc:	2006      	movs	r0, #6
  4026de:	4b04      	ldr	r3, [pc, #16]	; (4026f0 <sysclk_get_main_hz+0x18>)
  4026e0:	4798      	blx	r3
  4026e2:	4602      	mov	r2, r0
  4026e4:	4613      	mov	r3, r2
  4026e6:	009b      	lsls	r3, r3, #2
  4026e8:	4413      	add	r3, r2
  4026ea:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4026ec:	4618      	mov	r0, r3
  4026ee:	bd80      	pop	{r7, pc}
  4026f0:	00402665 	.word	0x00402665

004026f4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4026f4:	b580      	push	{r7, lr}
  4026f6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4026f8:	4b02      	ldr	r3, [pc, #8]	; (402704 <sysclk_get_cpu_hz+0x10>)
  4026fa:	4798      	blx	r3
  4026fc:	4603      	mov	r3, r0
  4026fe:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402700:	4618      	mov	r0, r3
  402702:	bd80      	pop	{r7, pc}
  402704:	004026d9 	.word	0x004026d9

00402708 <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  402708:	b580      	push	{r7, lr}
  40270a:	b082      	sub	sp, #8
  40270c:	af00      	add	r7, sp, #0
  40270e:	6078      	str	r0, [r7, #4]
  402710:	6039      	str	r1, [r7, #0]
		
	adc_start(ADC);
  402712:	4803      	ldr	r0, [pc, #12]	; (402720 <push_button_handle+0x18>)
  402714:	4b03      	ldr	r3, [pc, #12]	; (402724 <push_button_handle+0x1c>)
  402716:	4798      	blx	r3
}
  402718:	3708      	adds	r7, #8
  40271a:	46bd      	mov	sp, r7
  40271c:	bd80      	pop	{r7, pc}
  40271e:	bf00      	nop
  402720:	40038000 	.word	0x40038000
  402724:	004001fd 	.word	0x004001fd

00402728 <TC0_Handler>:
void TC0_Handler(void)
{
  402728:	b580      	push	{r7, lr}
  40272a:	b082      	sub	sp, #8
  40272c:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0,0);
  40272e:	4806      	ldr	r0, [pc, #24]	; (402748 <TC0_Handler+0x20>)
  402730:	2100      	movs	r1, #0
  402732:	4b06      	ldr	r3, [pc, #24]	; (40274c <TC0_Handler+0x24>)
  402734:	4798      	blx	r3
  402736:	4603      	mov	r3, r0
  402738:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40273a:	687b      	ldr	r3, [r7, #4]

	adc_start(ADC);
  40273c:	4804      	ldr	r0, [pc, #16]	; (402750 <TC0_Handler+0x28>)
  40273e:	4b05      	ldr	r3, [pc, #20]	; (402754 <TC0_Handler+0x2c>)
  402740:	4798      	blx	r3

}	
  402742:	3708      	adds	r7, #8
  402744:	46bd      	mov	sp, r7
  402746:	bd80      	pop	{r7, pc}
  402748:	40010000 	.word	0x40010000
  40274c:	00400365 	.word	0x00400365
  402750:	40038000 	.word	0x40038000
  402754:	004001fd 	.word	0x004001fd

00402758 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  402758:	b580      	push	{r7, lr}
  40275a:	b082      	sub	sp, #8
  40275c:	af00      	add	r7, sp, #0
	uint32_t status ;

	status = adc_get_status(ADC);
  40275e:	4811      	ldr	r0, [pc, #68]	; (4027a4 <ADC_Handler+0x4c>)
  402760:	4b11      	ldr	r3, [pc, #68]	; (4027a8 <ADC_Handler+0x50>)
  402762:	4798      	blx	r3
  402764:	6078      	str	r0, [r7, #4]
		flagn = 0;
  402766:	4b11      	ldr	r3, [pc, #68]	; (4027ac <ADC_Handler+0x54>)
  402768:	2200      	movs	r2, #0
  40276a:	601a      	str	r2, [r3, #0]
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  40276c:	687b      	ldr	r3, [r7, #4]
  40276e:	f003 0320 	and.w	r3, r3, #32
  402772:	2b00      	cmp	r3, #0
  402774:	d013      	beq.n	40279e <ADC_Handler+0x46>
		valoratual = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  402776:	480b      	ldr	r0, [pc, #44]	; (4027a4 <ADC_Handler+0x4c>)
  402778:	2105      	movs	r1, #5
  40277a:	4b0d      	ldr	r3, [pc, #52]	; (4027b0 <ADC_Handler+0x58>)
  40277c:	4798      	blx	r3
  40277e:	4602      	mov	r2, r0
  402780:	4b0c      	ldr	r3, [pc, #48]	; (4027b4 <ADC_Handler+0x5c>)
  402782:	601a      	str	r2, [r3, #0]
		if (valoratual !=  valorpassado)
  402784:	4b0b      	ldr	r3, [pc, #44]	; (4027b4 <ADC_Handler+0x5c>)
  402786:	681a      	ldr	r2, [r3, #0]
  402788:	4b0b      	ldr	r3, [pc, #44]	; (4027b8 <ADC_Handler+0x60>)
  40278a:	681b      	ldr	r3, [r3, #0]
  40278c:	429a      	cmp	r2, r3
  40278e:	d002      	beq.n	402796 <ADC_Handler+0x3e>
		{
			flagn = 1 ;
  402790:	4b06      	ldr	r3, [pc, #24]	; (4027ac <ADC_Handler+0x54>)
  402792:	2201      	movs	r2, #1
  402794:	601a      	str	r2, [r3, #0]
		}
		valorpassado = valoratual; 
  402796:	4b07      	ldr	r3, [pc, #28]	; (4027b4 <ADC_Handler+0x5c>)
  402798:	681b      	ldr	r3, [r3, #0]
  40279a:	4a07      	ldr	r2, [pc, #28]	; (4027b8 <ADC_Handler+0x60>)
  40279c:	6013      	str	r3, [r2, #0]
	}
	

}
  40279e:	3708      	adds	r7, #8
  4027a0:	46bd      	mov	sp, r7
  4027a2:	bd80      	pop	{r7, pc}
  4027a4:	40038000 	.word	0x40038000
  4027a8:	00400285 	.word	0x00400285
  4027ac:	2000000c 	.word	0x2000000c
  4027b0:	00400239 	.word	0x00400239
  4027b4:	20000d18 	.word	0x20000d18
  4027b8:	20000d20 	.word	0x20000d20

004027bc <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd()
{
  4027bc:	b598      	push	{r3, r4, r7, lr}
  4027be:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4027c0:	200a      	movs	r0, #10
  4027c2:	4b1f      	ldr	r3, [pc, #124]	; (402840 <configure_lcd+0x84>)
  4027c4:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4027c6:	481f      	ldr	r0, [pc, #124]	; (402844 <configure_lcd+0x88>)
  4027c8:	2101      	movs	r1, #1
  4027ca:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4027ce:	4b1e      	ldr	r3, [pc, #120]	; (402848 <configure_lcd+0x8c>)
  4027d0:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4027d2:	481c      	ldr	r0, [pc, #112]	; (402844 <configure_lcd+0x88>)
  4027d4:	2101      	movs	r1, #1
  4027d6:	4a1d      	ldr	r2, [pc, #116]	; (40284c <configure_lcd+0x90>)
  4027d8:	4b1d      	ldr	r3, [pc, #116]	; (402850 <configure_lcd+0x94>)
  4027da:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4027dc:	4819      	ldr	r0, [pc, #100]	; (402844 <configure_lcd+0x88>)
  4027de:	2101      	movs	r1, #1
  4027e0:	4a1c      	ldr	r2, [pc, #112]	; (402854 <configure_lcd+0x98>)
  4027e2:	4b1d      	ldr	r3, [pc, #116]	; (402858 <configure_lcd+0x9c>)
  4027e4:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4027e6:	4817      	ldr	r0, [pc, #92]	; (402844 <configure_lcd+0x88>)
  4027e8:	2101      	movs	r1, #1
  4027ea:	2203      	movs	r2, #3
  4027ec:	4b1b      	ldr	r3, [pc, #108]	; (40285c <configure_lcd+0xa0>)
  4027ee:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4027f0:	4b1b      	ldr	r3, [pc, #108]	; (402860 <configure_lcd+0xa4>)
  4027f2:	22f0      	movs	r2, #240	; 0xf0
  4027f4:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4027f6:	4b1a      	ldr	r3, [pc, #104]	; (402860 <configure_lcd+0xa4>)
  4027f8:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4027fc:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4027fe:	4b18      	ldr	r3, [pc, #96]	; (402860 <configure_lcd+0xa4>)
  402800:	2200      	movs	r2, #0
  402802:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402804:	4b16      	ldr	r3, [pc, #88]	; (402860 <configure_lcd+0xa4>)
  402806:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40280a:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  40280c:	4b15      	ldr	r3, [pc, #84]	; (402864 <configure_lcd+0xa8>)
  40280e:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  402810:	4813      	ldr	r0, [pc, #76]	; (402860 <configure_lcd+0xa4>)
  402812:	4b15      	ldr	r3, [pc, #84]	; (402868 <configure_lcd+0xac>)
  402814:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402816:	2008      	movs	r0, #8
  402818:	4b14      	ldr	r3, [pc, #80]	; (40286c <configure_lcd+0xb0>)
  40281a:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40281c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402820:	4b13      	ldr	r3, [pc, #76]	; (402870 <configure_lcd+0xb4>)
  402822:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402824:	2000      	movs	r0, #0
  402826:	2100      	movs	r1, #0
  402828:	22f0      	movs	r2, #240	; 0xf0
  40282a:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40282e:	4c11      	ldr	r4, [pc, #68]	; (402874 <configure_lcd+0xb8>)
  402830:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402832:	4b11      	ldr	r3, [pc, #68]	; (402878 <configure_lcd+0xbc>)
  402834:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402836:	2000      	movs	r0, #0
  402838:	2100      	movs	r1, #0
  40283a:	4b10      	ldr	r3, [pc, #64]	; (40287c <configure_lcd+0xc0>)
  40283c:	4798      	blx	r3
}
  40283e:	bd98      	pop	{r3, r4, r7, pc}
  402840:	004021d9 	.word	0x004021d9
  402844:	400e0000 	.word	0x400e0000
  402848:	00401739 	.word	0x00401739
  40284c:	0a0a0404 	.word	0x0a0a0404
  402850:	0040175d 	.word	0x0040175d
  402854:	0016000a 	.word	0x0016000a
  402858:	00401781 	.word	0x00401781
  40285c:	004017a5 	.word	0x004017a5
  402860:	20000d24 	.word	0x20000d24
  402864:	004008cd 	.word	0x004008cd
  402868:	00400cf1 	.word	0x00400cf1
  40286c:	00400845 	.word	0x00400845
  402870:	004010b9 	.word	0x004010b9
  402874:	0040141d 	.word	0x0040141d
  402878:	00401081 	.word	0x00401081
  40287c:	004011e1 	.word	0x004011e1

00402880 <configure_botao>:

void configure_botao(void)
{
  402880:	b590      	push	{r4, r7, lr}
  402882:	b083      	sub	sp, #12
  402884:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  402886:	200c      	movs	r0, #12
  402888:	4b10      	ldr	r3, [pc, #64]	; (4028cc <configure_botao+0x4c>)
  40288a:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  40288c:	4810      	ldr	r0, [pc, #64]	; (4028d0 <configure_botao+0x50>)
  40288e:	2108      	movs	r1, #8
  402890:	2259      	movs	r2, #89	; 0x59
  402892:	4b10      	ldr	r3, [pc, #64]	; (4028d4 <configure_botao+0x54>)
  402894:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402896:	480e      	ldr	r0, [pc, #56]	; (4028d0 <configure_botao+0x50>)
  402898:	2108      	movs	r1, #8
  40289a:	220a      	movs	r2, #10
  40289c:	4b0e      	ldr	r3, [pc, #56]	; (4028d8 <configure_botao+0x58>)
  40289e:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  4028a0:	4b0e      	ldr	r3, [pc, #56]	; (4028dc <configure_botao+0x5c>)
  4028a2:	9300      	str	r3, [sp, #0]
  4028a4:	480a      	ldr	r0, [pc, #40]	; (4028d0 <configure_botao+0x50>)
  4028a6:	210c      	movs	r1, #12
  4028a8:	2208      	movs	r2, #8
  4028aa:	2359      	movs	r3, #89	; 0x59
  4028ac:	4c0c      	ldr	r4, [pc, #48]	; (4028e0 <configure_botao+0x60>)
  4028ae:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  4028b0:	4807      	ldr	r0, [pc, #28]	; (4028d0 <configure_botao+0x50>)
  4028b2:	2108      	movs	r1, #8
  4028b4:	4b0b      	ldr	r3, [pc, #44]	; (4028e4 <configure_botao+0x64>)
  4028b6:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  4028b8:	200c      	movs	r0, #12
  4028ba:	2100      	movs	r1, #0
  4028bc:	4b0a      	ldr	r3, [pc, #40]	; (4028e8 <configure_botao+0x68>)
  4028be:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  4028c0:	200c      	movs	r0, #12
  4028c2:	4b0a      	ldr	r3, [pc, #40]	; (4028ec <configure_botao+0x6c>)
  4028c4:	4798      	blx	r3
}
  4028c6:	3704      	adds	r7, #4
  4028c8:	46bd      	mov	sp, r7
  4028ca:	bd90      	pop	{r4, r7, pc}
  4028cc:	004021d9 	.word	0x004021d9
  4028d0:	400e1000 	.word	0x400e1000
  4028d4:	0040193d 	.word	0x0040193d
  4028d8:	004017f5 	.word	0x004017f5
  4028dc:	00402709 	.word	0x00402709
  4028e0:	00401ecd 	.word	0x00401ecd
  4028e4:	00401a89 	.word	0x00401a89
  4028e8:	00402611 	.word	0x00402611
  4028ec:	004025e1 	.word	0x004025e1

004028f0 <configure_adc>:


void configure_adc(void)
{
  4028f0:	b598      	push	{r3, r4, r7, lr}
  4028f2:	af00      	add	r7, sp, #0
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  4028f4:	201d      	movs	r0, #29
  4028f6:	4b15      	ldr	r3, [pc, #84]	; (40294c <configure_adc+0x5c>)
  4028f8:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4028fa:	4b15      	ldr	r3, [pc, #84]	; (402950 <configure_adc+0x60>)
  4028fc:	4798      	blx	r3
  4028fe:	4603      	mov	r3, r0
  402900:	4814      	ldr	r0, [pc, #80]	; (402954 <configure_adc+0x64>)
  402902:	4619      	mov	r1, r3
  402904:	4a14      	ldr	r2, [pc, #80]	; (402958 <configure_adc+0x68>)
  402906:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40290a:	4c14      	ldr	r4, [pc, #80]	; (40295c <configure_adc+0x6c>)
  40290c:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  40290e:	4811      	ldr	r0, [pc, #68]	; (402954 <configure_adc+0x64>)
  402910:	2101      	movs	r1, #1
  402912:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  402916:	2301      	movs	r3, #1
  402918:	4c11      	ldr	r4, [pc, #68]	; (402960 <configure_adc+0x70>)
  40291a:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  40291c:	480d      	ldr	r0, [pc, #52]	; (402954 <configure_adc+0x64>)
  40291e:	2100      	movs	r1, #0
  402920:	2200      	movs	r2, #0
  402922:	4b10      	ldr	r3, [pc, #64]	; (402964 <configure_adc+0x74>)
  402924:	4798      	blx	r3

	//adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  402926:	480b      	ldr	r0, [pc, #44]	; (402954 <configure_adc+0x64>)
  402928:	2105      	movs	r1, #5
  40292a:	4b0f      	ldr	r3, [pc, #60]	; (402968 <configure_adc+0x78>)
  40292c:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  40292e:	4809      	ldr	r0, [pc, #36]	; (402954 <configure_adc+0x64>)
  402930:	4b0e      	ldr	r3, [pc, #56]	; (40296c <configure_adc+0x7c>)
  402932:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  402934:	201d      	movs	r0, #29
  402936:	4b0e      	ldr	r3, [pc, #56]	; (402970 <configure_adc+0x80>)
  402938:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  40293a:	4806      	ldr	r0, [pc, #24]	; (402954 <configure_adc+0x64>)
  40293c:	4b0d      	ldr	r3, [pc, #52]	; (402974 <configure_adc+0x84>)
  40293e:	4798      	blx	r3
	//adc_read_buffer(ADC, gs_s_adc_values, BUFFER_SIZE);

	//adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  402940:	4804      	ldr	r0, [pc, #16]	; (402954 <configure_adc+0x64>)
  402942:	2120      	movs	r1, #32
  402944:	4b0c      	ldr	r3, [pc, #48]	; (402978 <configure_adc+0x88>)
  402946:	4798      	blx	r3
}
  402948:	bd98      	pop	{r3, r4, r7, pc}
  40294a:	bf00      	nop
  40294c:	004021d9 	.word	0x004021d9
  402950:	004026f5 	.word	0x004026f5
  402954:	40038000 	.word	0x40038000
  402958:	0061a800 	.word	0x0061a800
  40295c:	00400129 	.word	0x00400129
  402960:	004001bd 	.word	0x004001bd
  402964:	0040018d 	.word	0x0040018d
  402968:	00400215 	.word	0x00400215
  40296c:	0040029d 	.word	0x0040029d
  402970:	004025e1 	.word	0x004025e1
  402974:	004001fd 	.word	0x004001fd
  402978:	00400269 	.word	0x00400269

0040297c <configure_tc>:
static void configure_tc(void)
{
  40297c:	b580      	push	{r7, lr}
  40297e:	b082      	sub	sp, #8
  402980:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402982:	4b10      	ldr	r3, [pc, #64]	; (4029c4 <configure_tc+0x48>)
  402984:	4798      	blx	r3
  402986:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ID_TC0);
  402988:	2017      	movs	r0, #23
  40298a:	4b0f      	ldr	r3, [pc, #60]	; (4029c8 <configure_tc+0x4c>)
  40298c:	4798      	blx	r3
	tc_init(TC0,0,TC_CMR_TCCLKS_TIMER_CLOCK5 |TC_CMR_CPCTRG);
  40298e:	480f      	ldr	r0, [pc, #60]	; (4029cc <configure_tc+0x50>)
  402990:	2100      	movs	r1, #0
  402992:	f244 0204 	movw	r2, #16388	; 0x4004
  402996:	4b0e      	ldr	r3, [pc, #56]	; (4029d0 <configure_tc+0x54>)
  402998:	4798      	blx	r3
	tc_write_rc(TC0,0,4000);
  40299a:	480c      	ldr	r0, [pc, #48]	; (4029cc <configure_tc+0x50>)
  40299c:	2100      	movs	r1, #0
  40299e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
  4029a2:	4b0c      	ldr	r3, [pc, #48]	; (4029d4 <configure_tc+0x58>)
  4029a4:	4798      	blx	r3
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  4029a6:	4809      	ldr	r0, [pc, #36]	; (4029cc <configure_tc+0x50>)
  4029a8:	2100      	movs	r1, #0
  4029aa:	2210      	movs	r2, #16
  4029ac:	4b0a      	ldr	r3, [pc, #40]	; (4029d8 <configure_tc+0x5c>)
  4029ae:	4798      	blx	r3
	NVIC_EnableIRQ(ID_TC0);
  4029b0:	2017      	movs	r0, #23
  4029b2:	4b0a      	ldr	r3, [pc, #40]	; (4029dc <configure_tc+0x60>)
  4029b4:	4798      	blx	r3
	tc_start(TC0,0);
  4029b6:	4805      	ldr	r0, [pc, #20]	; (4029cc <configure_tc+0x50>)
  4029b8:	2100      	movs	r1, #0
  4029ba:	4b09      	ldr	r3, [pc, #36]	; (4029e0 <configure_tc+0x64>)
  4029bc:	4798      	blx	r3
}
  4029be:	3708      	adds	r7, #8
  4029c0:	46bd      	mov	sp, r7
  4029c2:	bd80      	pop	{r7, pc}
  4029c4:	004026f5 	.word	0x004026f5
  4029c8:	004021d9 	.word	0x004021d9
  4029cc:	40010000 	.word	0x40010000
  4029d0:	004002c1 	.word	0x004002c1
  4029d4:	00400319 	.word	0x00400319
  4029d8:	0040033d 	.word	0x0040033d
  4029dc:	004025e1 	.word	0x004025e1
  4029e0:	004002f9 	.word	0x004002f9
  4029e4:	00000000 	.word	0x00000000

004029e8 <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  4029e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029ec:	b088      	sub	sp, #32
  4029ee:	af00      	add	r7, sp, #0
	sysclk_init();
  4029f0:	4b61      	ldr	r3, [pc, #388]	; (402b78 <main+0x190>)
  4029f2:	4798      	blx	r3
	board_init();
  4029f4:	4b61      	ldr	r3, [pc, #388]	; (402b7c <main+0x194>)
  4029f6:	4798      	blx	r3

	configure_lcd();
  4029f8:	4b61      	ldr	r3, [pc, #388]	; (402b80 <main+0x198>)
  4029fa:	4798      	blx	r3
	configure_botao();
  4029fc:	4b61      	ldr	r3, [pc, #388]	; (402b84 <main+0x19c>)
  4029fe:	4798      	blx	r3
	configure_adc();
  402a00:	4b61      	ldr	r3, [pc, #388]	; (402b88 <main+0x1a0>)
  402a02:	4798      	blx	r3
	configure_tc();
  402a04:	4b61      	ldr	r3, [pc, #388]	; (402b8c <main+0x1a4>)
  402a06:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  402a08:	2000      	movs	r0, #0
  402a0a:	4b61      	ldr	r3, [pc, #388]	; (402b90 <main+0x1a8>)
  402a0c:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC");
  402a0e:	200a      	movs	r0, #10
  402a10:	2114      	movs	r1, #20
  402a12:	4a60      	ldr	r2, [pc, #384]	; (402b94 <main+0x1ac>)
  402a14:	4b60      	ldr	r3, [pc, #384]	; (402b98 <main+0x1b0>)
  402a16:	4798      	blx	r3
	int valorfinal=0;
  402a18:	2300      	movs	r3, #0
  402a1a:	61fb      	str	r3, [r7, #28]
	float alfa = 0;
  402a1c:	f04f 0300 	mov.w	r3, #0
  402a20:	61bb      	str	r3, [r7, #24]
	float32_t seno = 0;
  402a22:	f04f 0300 	mov.w	r3, #0
  402a26:	617b      	str	r3, [r7, #20]
	float32_t cos = 0;
  402a28:	f04f 0300 	mov.w	r3, #0
  402a2c:	613b      	str	r3, [r7, #16]
	int h = 50;
  402a2e:	2332      	movs	r3, #50	; 0x32
  402a30:	60fb      	str	r3, [r7, #12]
	int x0 = 100;
  402a32:	2364      	movs	r3, #100	; 0x64
  402a34:	60bb      	str	r3, [r7, #8]
	int y0 = 250;
  402a36:	23fa      	movs	r3, #250	; 0xfa
  402a38:	607b      	str	r3, [r7, #4]

	while (1) {
		if (flagn == 1)
  402a3a:	4b58      	ldr	r3, [pc, #352]	; (402b9c <main+0x1b4>)
  402a3c:	681b      	ldr	r3, [r3, #0]
  402a3e:	2b01      	cmp	r3, #1
  402a40:	f040 8091 	bne.w	402b66 <main+0x17e>
		{
		valorfinal = 2.442002*valoratual;
  402a44:	4b56      	ldr	r3, [pc, #344]	; (402ba0 <main+0x1b8>)
  402a46:	681a      	ldr	r2, [r3, #0]
  402a48:	4b56      	ldr	r3, [pc, #344]	; (402ba4 <main+0x1bc>)
  402a4a:	4610      	mov	r0, r2
  402a4c:	4798      	blx	r3
  402a4e:	4602      	mov	r2, r0
  402a50:	460b      	mov	r3, r1
  402a52:	4c55      	ldr	r4, [pc, #340]	; (402ba8 <main+0x1c0>)
  402a54:	4610      	mov	r0, r2
  402a56:	4619      	mov	r1, r3
  402a58:	a343      	add	r3, pc, #268	; (adr r3, 402b68 <main+0x180>)
  402a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a5e:	47a0      	blx	r4
  402a60:	4602      	mov	r2, r0
  402a62:	460b      	mov	r3, r1
  402a64:	4610      	mov	r0, r2
  402a66:	4619      	mov	r1, r3
  402a68:	4b50      	ldr	r3, [pc, #320]	; (402bac <main+0x1c4>)
  402a6a:	4798      	blx	r3
  402a6c:	4603      	mov	r3, r0
  402a6e:	61fb      	str	r3, [r7, #28]

		ili93xx_set_foreground_color(COLOR_WHITE);
  402a70:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402a74:	4b46      	ldr	r3, [pc, #280]	; (402b90 <main+0x1a8>)
  402a76:	4798      	blx	r3
		ili93xx_draw_filled_rectangle(160,150,220,190);
  402a78:	20a0      	movs	r0, #160	; 0xa0
  402a7a:	2196      	movs	r1, #150	; 0x96
  402a7c:	22dc      	movs	r2, #220	; 0xdc
  402a7e:	23be      	movs	r3, #190	; 0xbe
  402a80:	4c4b      	ldr	r4, [pc, #300]	; (402bb0 <main+0x1c8>)
  402a82:	47a0      	blx	r4
		sprintf(valor_ad, "Resistencia %d",valorfinal);
  402a84:	484b      	ldr	r0, [pc, #300]	; (402bb4 <main+0x1cc>)
  402a86:	494c      	ldr	r1, [pc, #304]	; (402bb8 <main+0x1d0>)
  402a88:	69fa      	ldr	r2, [r7, #28]
  402a8a:	4b4c      	ldr	r3, [pc, #304]	; (402bbc <main+0x1d4>)
  402a8c:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_BLACK);
  402a8e:	2000      	movs	r0, #0
  402a90:	4b3f      	ldr	r3, [pc, #252]	; (402b90 <main+0x1a8>)
  402a92:	4798      	blx	r3
		ili93xx_draw_string(20,160,valor_ad);
  402a94:	2014      	movs	r0, #20
  402a96:	21a0      	movs	r1, #160	; 0xa0
  402a98:	4a46      	ldr	r2, [pc, #280]	; (402bb4 <main+0x1cc>)
  402a9a:	4b3f      	ldr	r3, [pc, #252]	; (402b98 <main+0x1b0>)
  402a9c:	4798      	blx	r3

		alfa = 0.000767*(float)(valoratual);
  402a9e:	4b40      	ldr	r3, [pc, #256]	; (402ba0 <main+0x1b8>)
  402aa0:	681a      	ldr	r2, [r3, #0]
  402aa2:	4b47      	ldr	r3, [pc, #284]	; (402bc0 <main+0x1d8>)
  402aa4:	4610      	mov	r0, r2
  402aa6:	4798      	blx	r3
  402aa8:	4602      	mov	r2, r0
  402aaa:	4b46      	ldr	r3, [pc, #280]	; (402bc4 <main+0x1dc>)
  402aac:	4610      	mov	r0, r2
  402aae:	4798      	blx	r3
  402ab0:	4602      	mov	r2, r0
  402ab2:	460b      	mov	r3, r1
  402ab4:	4c3c      	ldr	r4, [pc, #240]	; (402ba8 <main+0x1c0>)
  402ab6:	4610      	mov	r0, r2
  402ab8:	4619      	mov	r1, r3
  402aba:	a32d      	add	r3, pc, #180	; (adr r3, 402b70 <main+0x188>)
  402abc:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ac0:	47a0      	blx	r4
  402ac2:	4602      	mov	r2, r0
  402ac4:	460b      	mov	r3, r1
  402ac6:	4610      	mov	r0, r2
  402ac8:	4619      	mov	r1, r3
  402aca:	4b3f      	ldr	r3, [pc, #252]	; (402bc8 <main+0x1e0>)
  402acc:	4798      	blx	r3
  402ace:	4603      	mov	r3, r0
  402ad0:	61bb      	str	r3, [r7, #24]
		seno = arm_sin_f32 (alfa);	
  402ad2:	69b8      	ldr	r0, [r7, #24]
  402ad4:	4b3d      	ldr	r3, [pc, #244]	; (402bcc <main+0x1e4>)
  402ad6:	4798      	blx	r3
  402ad8:	6178      	str	r0, [r7, #20]
		cos = arm_cos_f32 (alfa);	
  402ada:	69b8      	ldr	r0, [r7, #24]
  402adc:	4b3c      	ldr	r3, [pc, #240]	; (402bd0 <main+0x1e8>)
  402ade:	4798      	blx	r3
  402ae0:	6138      	str	r0, [r7, #16]

		ili93xx_set_foreground_color(COLOR_BLACK);
  402ae2:	2000      	movs	r0, #0
  402ae4:	4b2a      	ldr	r3, [pc, #168]	; (402b90 <main+0x1a8>)
  402ae6:	4798      	blx	r3
		ili93xx_draw_circle(100,250,30);	
  402ae8:	2064      	movs	r0, #100	; 0x64
  402aea:	21fa      	movs	r1, #250	; 0xfa
  402aec:	221e      	movs	r2, #30
  402aee:	4b39      	ldr	r3, [pc, #228]	; (402bd4 <main+0x1ec>)
  402af0:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_RED);
  402af2:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
  402af6:	4b26      	ldr	r3, [pc, #152]	; (402b90 <main+0x1a8>)
  402af8:	4798      	blx	r3
		ili93xx_draw_line(x0,y0,50-h*cos,y0-h*seno);
  402afa:	68bd      	ldr	r5, [r7, #8]
  402afc:	687c      	ldr	r4, [r7, #4]
  402afe:	4b36      	ldr	r3, [pc, #216]	; (402bd8 <main+0x1f0>)
  402b00:	68f8      	ldr	r0, [r7, #12]
  402b02:	4798      	blx	r3
  402b04:	4602      	mov	r2, r0
  402b06:	4b35      	ldr	r3, [pc, #212]	; (402bdc <main+0x1f4>)
  402b08:	4610      	mov	r0, r2
  402b0a:	6939      	ldr	r1, [r7, #16]
  402b0c:	4798      	blx	r3
  402b0e:	4603      	mov	r3, r0
  402b10:	461a      	mov	r2, r3
  402b12:	4b33      	ldr	r3, [pc, #204]	; (402be0 <main+0x1f8>)
  402b14:	4833      	ldr	r0, [pc, #204]	; (402be4 <main+0x1fc>)
  402b16:	4611      	mov	r1, r2
  402b18:	4798      	blx	r3
  402b1a:	4603      	mov	r3, r0
  402b1c:	461a      	mov	r2, r3
  402b1e:	4b32      	ldr	r3, [pc, #200]	; (402be8 <main+0x200>)
  402b20:	4610      	mov	r0, r2
  402b22:	4798      	blx	r3
  402b24:	4606      	mov	r6, r0
  402b26:	4b2c      	ldr	r3, [pc, #176]	; (402bd8 <main+0x1f0>)
  402b28:	6878      	ldr	r0, [r7, #4]
  402b2a:	4798      	blx	r3
  402b2c:	4680      	mov	r8, r0
  402b2e:	4b2a      	ldr	r3, [pc, #168]	; (402bd8 <main+0x1f0>)
  402b30:	68f8      	ldr	r0, [r7, #12]
  402b32:	4798      	blx	r3
  402b34:	4602      	mov	r2, r0
  402b36:	4b29      	ldr	r3, [pc, #164]	; (402bdc <main+0x1f4>)
  402b38:	4610      	mov	r0, r2
  402b3a:	6979      	ldr	r1, [r7, #20]
  402b3c:	4798      	blx	r3
  402b3e:	4603      	mov	r3, r0
  402b40:	461a      	mov	r2, r3
  402b42:	4b27      	ldr	r3, [pc, #156]	; (402be0 <main+0x1f8>)
  402b44:	4640      	mov	r0, r8
  402b46:	4611      	mov	r1, r2
  402b48:	4798      	blx	r3
  402b4a:	4603      	mov	r3, r0
  402b4c:	461a      	mov	r2, r3
  402b4e:	4b26      	ldr	r3, [pc, #152]	; (402be8 <main+0x200>)
  402b50:	4610      	mov	r0, r2
  402b52:	4798      	blx	r3
  402b54:	4603      	mov	r3, r0
  402b56:	4628      	mov	r0, r5
  402b58:	4621      	mov	r1, r4
  402b5a:	4632      	mov	r2, r6
  402b5c:	4c23      	ldr	r4, [pc, #140]	; (402bec <main+0x204>)
  402b5e:	47a0      	blx	r4

		flagn = 0;
  402b60:	4b0e      	ldr	r3, [pc, #56]	; (402b9c <main+0x1b4>)
  402b62:	2200      	movs	r2, #0
  402b64:	601a      	str	r2, [r3, #0]
		}
	}
  402b66:	e768      	b.n	402a3a <main+0x52>
  402b68:	583621fb 	.word	0x583621fb
  402b6c:	40038938 	.word	0x40038938
  402b70:	f540895d 	.word	0xf540895d
  402b74:	3f49220f 	.word	0x3f49220f
  402b78:	00400665 	.word	0x00400665
  402b7c:	00400709 	.word	0x00400709
  402b80:	004027bd 	.word	0x004027bd
  402b84:	00402881 	.word	0x00402881
  402b88:	004028f1 	.word	0x004028f1
  402b8c:	0040297d 	.word	0x0040297d
  402b90:	004010b9 	.word	0x004010b9
  402b94:	0040867c 	.word	0x0040867c
  402b98:	004016d9 	.word	0x004016d9
  402b9c:	2000000c 	.word	0x2000000c
  402ba0:	20000d18 	.word	0x20000d18
  402ba4:	00402f81 	.word	0x00402f81
  402ba8:	0040306d 	.word	0x0040306d
  402bac:	00403491 	.word	0x00403491
  402bb0:	0040141d 	.word	0x0040141d
  402bb4:	20000d34 	.word	0x20000d34
  402bb8:	00408688 	.word	0x00408688
  402bbc:	00403ca1 	.word	0x00403ca1
  402bc0:	004036ed 	.word	0x004036ed
  402bc4:	00402fc5 	.word	0x00402fc5
  402bc8:	004034e1 	.word	0x004034e1
  402bcc:	00402bf1 	.word	0x00402bf1
  402bd0:	00402c75 	.word	0x00402c75
  402bd4:	004014f5 	.word	0x004014f5
  402bd8:	004036f5 	.word	0x004036f5
  402bdc:	0040379d 	.word	0x0040379d
  402be0:	00403589 	.word	0x00403589
  402be4:	42480000 	.word	0x42480000
  402be8:	00403b75 	.word	0x00403b75
  402bec:	004013d5 	.word	0x004013d5

00402bf0 <arm_sin_f32>:
  402bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402bf2:	491e      	ldr	r1, [pc, #120]	; (402c6c <arm_sin_f32+0x7c>)
  402bf4:	4606      	mov	r6, r0
  402bf6:	f000 fdd1 	bl	40379c <__aeabi_fmul>
  402bfa:	4605      	mov	r5, r0
  402bfc:	f000 ff94 	bl	403b28 <__aeabi_f2iz>
  402c00:	2100      	movs	r1, #0
  402c02:	4604      	mov	r4, r0
  402c04:	4630      	mov	r0, r6
  402c06:	f000 ff67 	bl	403ad8 <__aeabi_fcmplt>
  402c0a:	b100      	cbz	r0, 402c0e <arm_sin_f32+0x1e>
  402c0c:	3c01      	subs	r4, #1
  402c0e:	4620      	mov	r0, r4
  402c10:	f000 fd70 	bl	4036f4 <__aeabi_i2f>
  402c14:	4601      	mov	r1, r0
  402c16:	4628      	mov	r0, r5
  402c18:	f000 fcb6 	bl	403588 <__aeabi_fsub>
  402c1c:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
  402c20:	f000 fdbc 	bl	40379c <__aeabi_fmul>
  402c24:	4606      	mov	r6, r0
  402c26:	f000 ffa5 	bl	403b74 <__aeabi_f2uiz>
  402c2a:	f3c0 0408 	ubfx	r4, r0, #0, #9
  402c2e:	4620      	mov	r0, r4
  402c30:	f000 fd5c 	bl	4036ec <__aeabi_ui2f>
  402c34:	4601      	mov	r1, r0
  402c36:	4630      	mov	r0, r6
  402c38:	f000 fca6 	bl	403588 <__aeabi_fsub>
  402c3c:	4d0c      	ldr	r5, [pc, #48]	; (402c70 <arm_sin_f32+0x80>)
  402c3e:	4606      	mov	r6, r0
  402c40:	4601      	mov	r1, r0
  402c42:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  402c46:	f000 fc9f 	bl	403588 <__aeabi_fsub>
  402c4a:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402c4e:	f000 fda5 	bl	40379c <__aeabi_fmul>
  402c52:	3401      	adds	r4, #1
  402c54:	4607      	mov	r7, r0
  402c56:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402c5a:	4630      	mov	r0, r6
  402c5c:	f000 fd9e 	bl	40379c <__aeabi_fmul>
  402c60:	4601      	mov	r1, r0
  402c62:	4638      	mov	r0, r7
  402c64:	f000 fc92 	bl	40358c <__addsf3>
  402c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402c6a:	bf00      	nop
  402c6c:	3e22f983 	.word	0x3e22f983
  402c70:	00408698 	.word	0x00408698

00402c74 <arm_cos_f32>:
  402c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402c76:	491f      	ldr	r1, [pc, #124]	; (402cf4 <arm_cos_f32+0x80>)
  402c78:	f000 fd90 	bl	40379c <__aeabi_fmul>
  402c7c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
  402c80:	f000 fc84 	bl	40358c <__addsf3>
  402c84:	4604      	mov	r4, r0
  402c86:	f000 ff4f 	bl	403b28 <__aeabi_f2iz>
  402c8a:	2100      	movs	r1, #0
  402c8c:	4605      	mov	r5, r0
  402c8e:	4620      	mov	r0, r4
  402c90:	f000 ff22 	bl	403ad8 <__aeabi_fcmplt>
  402c94:	b100      	cbz	r0, 402c98 <arm_cos_f32+0x24>
  402c96:	3d01      	subs	r5, #1
  402c98:	4628      	mov	r0, r5
  402c9a:	f000 fd2b 	bl	4036f4 <__aeabi_i2f>
  402c9e:	4601      	mov	r1, r0
  402ca0:	4620      	mov	r0, r4
  402ca2:	f000 fc71 	bl	403588 <__aeabi_fsub>
  402ca6:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
  402caa:	f000 fd77 	bl	40379c <__aeabi_fmul>
  402cae:	4606      	mov	r6, r0
  402cb0:	f000 ff60 	bl	403b74 <__aeabi_f2uiz>
  402cb4:	f3c0 0408 	ubfx	r4, r0, #0, #9
  402cb8:	4620      	mov	r0, r4
  402cba:	f000 fd17 	bl	4036ec <__aeabi_ui2f>
  402cbe:	4601      	mov	r1, r0
  402cc0:	4630      	mov	r0, r6
  402cc2:	f000 fc61 	bl	403588 <__aeabi_fsub>
  402cc6:	4d0c      	ldr	r5, [pc, #48]	; (402cf8 <arm_cos_f32+0x84>)
  402cc8:	4606      	mov	r6, r0
  402cca:	4601      	mov	r1, r0
  402ccc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  402cd0:	f000 fc5a 	bl	403588 <__aeabi_fsub>
  402cd4:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402cd8:	f000 fd60 	bl	40379c <__aeabi_fmul>
  402cdc:	3401      	adds	r4, #1
  402cde:	4607      	mov	r7, r0
  402ce0:	f855 1024 	ldr.w	r1, [r5, r4, lsl #2]
  402ce4:	4630      	mov	r0, r6
  402ce6:	f000 fd59 	bl	40379c <__aeabi_fmul>
  402cea:	4601      	mov	r1, r0
  402cec:	4638      	mov	r0, r7
  402cee:	f000 fc4d 	bl	40358c <__addsf3>
  402cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402cf4:	3e22f983 	.word	0x3e22f983
  402cf8:	00408698 	.word	0x00408698

00402cfc <__aeabi_drsub>:
  402cfc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402d00:	e002      	b.n	402d08 <__adddf3>
  402d02:	bf00      	nop

00402d04 <__aeabi_dsub>:
  402d04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402d08 <__adddf3>:
  402d08:	b530      	push	{r4, r5, lr}
  402d0a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402d0e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402d12:	ea94 0f05 	teq	r4, r5
  402d16:	bf08      	it	eq
  402d18:	ea90 0f02 	teqeq	r0, r2
  402d1c:	bf1f      	itttt	ne
  402d1e:	ea54 0c00 	orrsne.w	ip, r4, r0
  402d22:	ea55 0c02 	orrsne.w	ip, r5, r2
  402d26:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402d2a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402d2e:	f000 80e2 	beq.w	402ef6 <__adddf3+0x1ee>
  402d32:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402d36:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402d3a:	bfb8      	it	lt
  402d3c:	426d      	neglt	r5, r5
  402d3e:	dd0c      	ble.n	402d5a <__adddf3+0x52>
  402d40:	442c      	add	r4, r5
  402d42:	ea80 0202 	eor.w	r2, r0, r2
  402d46:	ea81 0303 	eor.w	r3, r1, r3
  402d4a:	ea82 0000 	eor.w	r0, r2, r0
  402d4e:	ea83 0101 	eor.w	r1, r3, r1
  402d52:	ea80 0202 	eor.w	r2, r0, r2
  402d56:	ea81 0303 	eor.w	r3, r1, r3
  402d5a:	2d36      	cmp	r5, #54	; 0x36
  402d5c:	bf88      	it	hi
  402d5e:	bd30      	pophi	{r4, r5, pc}
  402d60:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402d64:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402d68:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402d6c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402d70:	d002      	beq.n	402d78 <__adddf3+0x70>
  402d72:	4240      	negs	r0, r0
  402d74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402d78:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402d7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402d80:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402d84:	d002      	beq.n	402d8c <__adddf3+0x84>
  402d86:	4252      	negs	r2, r2
  402d88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402d8c:	ea94 0f05 	teq	r4, r5
  402d90:	f000 80a7 	beq.w	402ee2 <__adddf3+0x1da>
  402d94:	f1a4 0401 	sub.w	r4, r4, #1
  402d98:	f1d5 0e20 	rsbs	lr, r5, #32
  402d9c:	db0d      	blt.n	402dba <__adddf3+0xb2>
  402d9e:	fa02 fc0e 	lsl.w	ip, r2, lr
  402da2:	fa22 f205 	lsr.w	r2, r2, r5
  402da6:	1880      	adds	r0, r0, r2
  402da8:	f141 0100 	adc.w	r1, r1, #0
  402dac:	fa03 f20e 	lsl.w	r2, r3, lr
  402db0:	1880      	adds	r0, r0, r2
  402db2:	fa43 f305 	asr.w	r3, r3, r5
  402db6:	4159      	adcs	r1, r3
  402db8:	e00e      	b.n	402dd8 <__adddf3+0xd0>
  402dba:	f1a5 0520 	sub.w	r5, r5, #32
  402dbe:	f10e 0e20 	add.w	lr, lr, #32
  402dc2:	2a01      	cmp	r2, #1
  402dc4:	fa03 fc0e 	lsl.w	ip, r3, lr
  402dc8:	bf28      	it	cs
  402dca:	f04c 0c02 	orrcs.w	ip, ip, #2
  402dce:	fa43 f305 	asr.w	r3, r3, r5
  402dd2:	18c0      	adds	r0, r0, r3
  402dd4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402dd8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402ddc:	d507      	bpl.n	402dee <__adddf3+0xe6>
  402dde:	f04f 0e00 	mov.w	lr, #0
  402de2:	f1dc 0c00 	rsbs	ip, ip, #0
  402de6:	eb7e 0000 	sbcs.w	r0, lr, r0
  402dea:	eb6e 0101 	sbc.w	r1, lr, r1
  402dee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402df2:	d31b      	bcc.n	402e2c <__adddf3+0x124>
  402df4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402df8:	d30c      	bcc.n	402e14 <__adddf3+0x10c>
  402dfa:	0849      	lsrs	r1, r1, #1
  402dfc:	ea5f 0030 	movs.w	r0, r0, rrx
  402e00:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402e04:	f104 0401 	add.w	r4, r4, #1
  402e08:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402e0c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402e10:	f080 809a 	bcs.w	402f48 <__adddf3+0x240>
  402e14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402e18:	bf08      	it	eq
  402e1a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402e1e:	f150 0000 	adcs.w	r0, r0, #0
  402e22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402e26:	ea41 0105 	orr.w	r1, r1, r5
  402e2a:	bd30      	pop	{r4, r5, pc}
  402e2c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402e30:	4140      	adcs	r0, r0
  402e32:	eb41 0101 	adc.w	r1, r1, r1
  402e36:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402e3a:	f1a4 0401 	sub.w	r4, r4, #1
  402e3e:	d1e9      	bne.n	402e14 <__adddf3+0x10c>
  402e40:	f091 0f00 	teq	r1, #0
  402e44:	bf04      	itt	eq
  402e46:	4601      	moveq	r1, r0
  402e48:	2000      	moveq	r0, #0
  402e4a:	fab1 f381 	clz	r3, r1
  402e4e:	bf08      	it	eq
  402e50:	3320      	addeq	r3, #32
  402e52:	f1a3 030b 	sub.w	r3, r3, #11
  402e56:	f1b3 0220 	subs.w	r2, r3, #32
  402e5a:	da0c      	bge.n	402e76 <__adddf3+0x16e>
  402e5c:	320c      	adds	r2, #12
  402e5e:	dd08      	ble.n	402e72 <__adddf3+0x16a>
  402e60:	f102 0c14 	add.w	ip, r2, #20
  402e64:	f1c2 020c 	rsb	r2, r2, #12
  402e68:	fa01 f00c 	lsl.w	r0, r1, ip
  402e6c:	fa21 f102 	lsr.w	r1, r1, r2
  402e70:	e00c      	b.n	402e8c <__adddf3+0x184>
  402e72:	f102 0214 	add.w	r2, r2, #20
  402e76:	bfd8      	it	le
  402e78:	f1c2 0c20 	rsble	ip, r2, #32
  402e7c:	fa01 f102 	lsl.w	r1, r1, r2
  402e80:	fa20 fc0c 	lsr.w	ip, r0, ip
  402e84:	bfdc      	itt	le
  402e86:	ea41 010c 	orrle.w	r1, r1, ip
  402e8a:	4090      	lslle	r0, r2
  402e8c:	1ae4      	subs	r4, r4, r3
  402e8e:	bfa2      	ittt	ge
  402e90:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402e94:	4329      	orrge	r1, r5
  402e96:	bd30      	popge	{r4, r5, pc}
  402e98:	ea6f 0404 	mvn.w	r4, r4
  402e9c:	3c1f      	subs	r4, #31
  402e9e:	da1c      	bge.n	402eda <__adddf3+0x1d2>
  402ea0:	340c      	adds	r4, #12
  402ea2:	dc0e      	bgt.n	402ec2 <__adddf3+0x1ba>
  402ea4:	f104 0414 	add.w	r4, r4, #20
  402ea8:	f1c4 0220 	rsb	r2, r4, #32
  402eac:	fa20 f004 	lsr.w	r0, r0, r4
  402eb0:	fa01 f302 	lsl.w	r3, r1, r2
  402eb4:	ea40 0003 	orr.w	r0, r0, r3
  402eb8:	fa21 f304 	lsr.w	r3, r1, r4
  402ebc:	ea45 0103 	orr.w	r1, r5, r3
  402ec0:	bd30      	pop	{r4, r5, pc}
  402ec2:	f1c4 040c 	rsb	r4, r4, #12
  402ec6:	f1c4 0220 	rsb	r2, r4, #32
  402eca:	fa20 f002 	lsr.w	r0, r0, r2
  402ece:	fa01 f304 	lsl.w	r3, r1, r4
  402ed2:	ea40 0003 	orr.w	r0, r0, r3
  402ed6:	4629      	mov	r1, r5
  402ed8:	bd30      	pop	{r4, r5, pc}
  402eda:	fa21 f004 	lsr.w	r0, r1, r4
  402ede:	4629      	mov	r1, r5
  402ee0:	bd30      	pop	{r4, r5, pc}
  402ee2:	f094 0f00 	teq	r4, #0
  402ee6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402eea:	bf06      	itte	eq
  402eec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402ef0:	3401      	addeq	r4, #1
  402ef2:	3d01      	subne	r5, #1
  402ef4:	e74e      	b.n	402d94 <__adddf3+0x8c>
  402ef6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402efa:	bf18      	it	ne
  402efc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402f00:	d029      	beq.n	402f56 <__adddf3+0x24e>
  402f02:	ea94 0f05 	teq	r4, r5
  402f06:	bf08      	it	eq
  402f08:	ea90 0f02 	teqeq	r0, r2
  402f0c:	d005      	beq.n	402f1a <__adddf3+0x212>
  402f0e:	ea54 0c00 	orrs.w	ip, r4, r0
  402f12:	bf04      	itt	eq
  402f14:	4619      	moveq	r1, r3
  402f16:	4610      	moveq	r0, r2
  402f18:	bd30      	pop	{r4, r5, pc}
  402f1a:	ea91 0f03 	teq	r1, r3
  402f1e:	bf1e      	ittt	ne
  402f20:	2100      	movne	r1, #0
  402f22:	2000      	movne	r0, #0
  402f24:	bd30      	popne	{r4, r5, pc}
  402f26:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402f2a:	d105      	bne.n	402f38 <__adddf3+0x230>
  402f2c:	0040      	lsls	r0, r0, #1
  402f2e:	4149      	adcs	r1, r1
  402f30:	bf28      	it	cs
  402f32:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402f36:	bd30      	pop	{r4, r5, pc}
  402f38:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402f3c:	bf3c      	itt	cc
  402f3e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402f42:	bd30      	popcc	{r4, r5, pc}
  402f44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402f48:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402f4c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402f50:	f04f 0000 	mov.w	r0, #0
  402f54:	bd30      	pop	{r4, r5, pc}
  402f56:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402f5a:	bf1a      	itte	ne
  402f5c:	4619      	movne	r1, r3
  402f5e:	4610      	movne	r0, r2
  402f60:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402f64:	bf1c      	itt	ne
  402f66:	460b      	movne	r3, r1
  402f68:	4602      	movne	r2, r0
  402f6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402f6e:	bf06      	itte	eq
  402f70:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402f74:	ea91 0f03 	teqeq	r1, r3
  402f78:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402f7c:	bd30      	pop	{r4, r5, pc}
  402f7e:	bf00      	nop

00402f80 <__aeabi_ui2d>:
  402f80:	f090 0f00 	teq	r0, #0
  402f84:	bf04      	itt	eq
  402f86:	2100      	moveq	r1, #0
  402f88:	4770      	bxeq	lr
  402f8a:	b530      	push	{r4, r5, lr}
  402f8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402f90:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402f94:	f04f 0500 	mov.w	r5, #0
  402f98:	f04f 0100 	mov.w	r1, #0
  402f9c:	e750      	b.n	402e40 <__adddf3+0x138>
  402f9e:	bf00      	nop

00402fa0 <__aeabi_i2d>:
  402fa0:	f090 0f00 	teq	r0, #0
  402fa4:	bf04      	itt	eq
  402fa6:	2100      	moveq	r1, #0
  402fa8:	4770      	bxeq	lr
  402faa:	b530      	push	{r4, r5, lr}
  402fac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402fb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402fb4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402fb8:	bf48      	it	mi
  402fba:	4240      	negmi	r0, r0
  402fbc:	f04f 0100 	mov.w	r1, #0
  402fc0:	e73e      	b.n	402e40 <__adddf3+0x138>
  402fc2:	bf00      	nop

00402fc4 <__aeabi_f2d>:
  402fc4:	0042      	lsls	r2, r0, #1
  402fc6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402fca:	ea4f 0131 	mov.w	r1, r1, rrx
  402fce:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402fd2:	bf1f      	itttt	ne
  402fd4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402fd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402fdc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402fe0:	4770      	bxne	lr
  402fe2:	f092 0f00 	teq	r2, #0
  402fe6:	bf14      	ite	ne
  402fe8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402fec:	4770      	bxeq	lr
  402fee:	b530      	push	{r4, r5, lr}
  402ff0:	f44f 7460 	mov.w	r4, #896	; 0x380
  402ff4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402ff8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402ffc:	e720      	b.n	402e40 <__adddf3+0x138>
  402ffe:	bf00      	nop

00403000 <__aeabi_ul2d>:
  403000:	ea50 0201 	orrs.w	r2, r0, r1
  403004:	bf08      	it	eq
  403006:	4770      	bxeq	lr
  403008:	b530      	push	{r4, r5, lr}
  40300a:	f04f 0500 	mov.w	r5, #0
  40300e:	e00a      	b.n	403026 <__aeabi_l2d+0x16>

00403010 <__aeabi_l2d>:
  403010:	ea50 0201 	orrs.w	r2, r0, r1
  403014:	bf08      	it	eq
  403016:	4770      	bxeq	lr
  403018:	b530      	push	{r4, r5, lr}
  40301a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40301e:	d502      	bpl.n	403026 <__aeabi_l2d+0x16>
  403020:	4240      	negs	r0, r0
  403022:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403026:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40302a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40302e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403032:	f43f aedc 	beq.w	402dee <__adddf3+0xe6>
  403036:	f04f 0203 	mov.w	r2, #3
  40303a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40303e:	bf18      	it	ne
  403040:	3203      	addne	r2, #3
  403042:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403046:	bf18      	it	ne
  403048:	3203      	addne	r2, #3
  40304a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40304e:	f1c2 0320 	rsb	r3, r2, #32
  403052:	fa00 fc03 	lsl.w	ip, r0, r3
  403056:	fa20 f002 	lsr.w	r0, r0, r2
  40305a:	fa01 fe03 	lsl.w	lr, r1, r3
  40305e:	ea40 000e 	orr.w	r0, r0, lr
  403062:	fa21 f102 	lsr.w	r1, r1, r2
  403066:	4414      	add	r4, r2
  403068:	e6c1      	b.n	402dee <__adddf3+0xe6>
  40306a:	bf00      	nop

0040306c <__aeabi_dmul>:
  40306c:	b570      	push	{r4, r5, r6, lr}
  40306e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403072:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403076:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40307a:	bf1d      	ittte	ne
  40307c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403080:	ea94 0f0c 	teqne	r4, ip
  403084:	ea95 0f0c 	teqne	r5, ip
  403088:	f000 f8de 	bleq	403248 <__aeabi_dmul+0x1dc>
  40308c:	442c      	add	r4, r5
  40308e:	ea81 0603 	eor.w	r6, r1, r3
  403092:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403096:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40309a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40309e:	bf18      	it	ne
  4030a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4030a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4030a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4030ac:	d038      	beq.n	403120 <__aeabi_dmul+0xb4>
  4030ae:	fba0 ce02 	umull	ip, lr, r0, r2
  4030b2:	f04f 0500 	mov.w	r5, #0
  4030b6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4030ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4030be:	fbe0 e503 	umlal	lr, r5, r0, r3
  4030c2:	f04f 0600 	mov.w	r6, #0
  4030c6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4030ca:	f09c 0f00 	teq	ip, #0
  4030ce:	bf18      	it	ne
  4030d0:	f04e 0e01 	orrne.w	lr, lr, #1
  4030d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4030d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4030dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4030e0:	d204      	bcs.n	4030ec <__aeabi_dmul+0x80>
  4030e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4030e6:	416d      	adcs	r5, r5
  4030e8:	eb46 0606 	adc.w	r6, r6, r6
  4030ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4030f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4030f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4030f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4030fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403100:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403104:	bf88      	it	hi
  403106:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40310a:	d81e      	bhi.n	40314a <__aeabi_dmul+0xde>
  40310c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403110:	bf08      	it	eq
  403112:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  403116:	f150 0000 	adcs.w	r0, r0, #0
  40311a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40311e:	bd70      	pop	{r4, r5, r6, pc}
  403120:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403124:	ea46 0101 	orr.w	r1, r6, r1
  403128:	ea40 0002 	orr.w	r0, r0, r2
  40312c:	ea81 0103 	eor.w	r1, r1, r3
  403130:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403134:	bfc2      	ittt	gt
  403136:	ebd4 050c 	rsbsgt	r5, r4, ip
  40313a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40313e:	bd70      	popgt	{r4, r5, r6, pc}
  403140:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403144:	f04f 0e00 	mov.w	lr, #0
  403148:	3c01      	subs	r4, #1
  40314a:	f300 80ab 	bgt.w	4032a4 <__aeabi_dmul+0x238>
  40314e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403152:	bfde      	ittt	le
  403154:	2000      	movle	r0, #0
  403156:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40315a:	bd70      	pople	{r4, r5, r6, pc}
  40315c:	f1c4 0400 	rsb	r4, r4, #0
  403160:	3c20      	subs	r4, #32
  403162:	da35      	bge.n	4031d0 <__aeabi_dmul+0x164>
  403164:	340c      	adds	r4, #12
  403166:	dc1b      	bgt.n	4031a0 <__aeabi_dmul+0x134>
  403168:	f104 0414 	add.w	r4, r4, #20
  40316c:	f1c4 0520 	rsb	r5, r4, #32
  403170:	fa00 f305 	lsl.w	r3, r0, r5
  403174:	fa20 f004 	lsr.w	r0, r0, r4
  403178:	fa01 f205 	lsl.w	r2, r1, r5
  40317c:	ea40 0002 	orr.w	r0, r0, r2
  403180:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403184:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403188:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40318c:	fa21 f604 	lsr.w	r6, r1, r4
  403190:	eb42 0106 	adc.w	r1, r2, r6
  403194:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403198:	bf08      	it	eq
  40319a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40319e:	bd70      	pop	{r4, r5, r6, pc}
  4031a0:	f1c4 040c 	rsb	r4, r4, #12
  4031a4:	f1c4 0520 	rsb	r5, r4, #32
  4031a8:	fa00 f304 	lsl.w	r3, r0, r4
  4031ac:	fa20 f005 	lsr.w	r0, r0, r5
  4031b0:	fa01 f204 	lsl.w	r2, r1, r4
  4031b4:	ea40 0002 	orr.w	r0, r0, r2
  4031b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4031bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4031c0:	f141 0100 	adc.w	r1, r1, #0
  4031c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4031c8:	bf08      	it	eq
  4031ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4031ce:	bd70      	pop	{r4, r5, r6, pc}
  4031d0:	f1c4 0520 	rsb	r5, r4, #32
  4031d4:	fa00 f205 	lsl.w	r2, r0, r5
  4031d8:	ea4e 0e02 	orr.w	lr, lr, r2
  4031dc:	fa20 f304 	lsr.w	r3, r0, r4
  4031e0:	fa01 f205 	lsl.w	r2, r1, r5
  4031e4:	ea43 0302 	orr.w	r3, r3, r2
  4031e8:	fa21 f004 	lsr.w	r0, r1, r4
  4031ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4031f0:	fa21 f204 	lsr.w	r2, r1, r4
  4031f4:	ea20 0002 	bic.w	r0, r0, r2
  4031f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4031fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403200:	bf08      	it	eq
  403202:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403206:	bd70      	pop	{r4, r5, r6, pc}
  403208:	f094 0f00 	teq	r4, #0
  40320c:	d10f      	bne.n	40322e <__aeabi_dmul+0x1c2>
  40320e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403212:	0040      	lsls	r0, r0, #1
  403214:	eb41 0101 	adc.w	r1, r1, r1
  403218:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40321c:	bf08      	it	eq
  40321e:	3c01      	subeq	r4, #1
  403220:	d0f7      	beq.n	403212 <__aeabi_dmul+0x1a6>
  403222:	ea41 0106 	orr.w	r1, r1, r6
  403226:	f095 0f00 	teq	r5, #0
  40322a:	bf18      	it	ne
  40322c:	4770      	bxne	lr
  40322e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403232:	0052      	lsls	r2, r2, #1
  403234:	eb43 0303 	adc.w	r3, r3, r3
  403238:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40323c:	bf08      	it	eq
  40323e:	3d01      	subeq	r5, #1
  403240:	d0f7      	beq.n	403232 <__aeabi_dmul+0x1c6>
  403242:	ea43 0306 	orr.w	r3, r3, r6
  403246:	4770      	bx	lr
  403248:	ea94 0f0c 	teq	r4, ip
  40324c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403250:	bf18      	it	ne
  403252:	ea95 0f0c 	teqne	r5, ip
  403256:	d00c      	beq.n	403272 <__aeabi_dmul+0x206>
  403258:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40325c:	bf18      	it	ne
  40325e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403262:	d1d1      	bne.n	403208 <__aeabi_dmul+0x19c>
  403264:	ea81 0103 	eor.w	r1, r1, r3
  403268:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40326c:	f04f 0000 	mov.w	r0, #0
  403270:	bd70      	pop	{r4, r5, r6, pc}
  403272:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403276:	bf06      	itte	eq
  403278:	4610      	moveq	r0, r2
  40327a:	4619      	moveq	r1, r3
  40327c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403280:	d019      	beq.n	4032b6 <__aeabi_dmul+0x24a>
  403282:	ea94 0f0c 	teq	r4, ip
  403286:	d102      	bne.n	40328e <__aeabi_dmul+0x222>
  403288:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40328c:	d113      	bne.n	4032b6 <__aeabi_dmul+0x24a>
  40328e:	ea95 0f0c 	teq	r5, ip
  403292:	d105      	bne.n	4032a0 <__aeabi_dmul+0x234>
  403294:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403298:	bf1c      	itt	ne
  40329a:	4610      	movne	r0, r2
  40329c:	4619      	movne	r1, r3
  40329e:	d10a      	bne.n	4032b6 <__aeabi_dmul+0x24a>
  4032a0:	ea81 0103 	eor.w	r1, r1, r3
  4032a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4032a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4032ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4032b0:	f04f 0000 	mov.w	r0, #0
  4032b4:	bd70      	pop	{r4, r5, r6, pc}
  4032b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4032ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4032be:	bd70      	pop	{r4, r5, r6, pc}

004032c0 <__aeabi_ddiv>:
  4032c0:	b570      	push	{r4, r5, r6, lr}
  4032c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4032c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4032ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4032ce:	bf1d      	ittte	ne
  4032d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4032d4:	ea94 0f0c 	teqne	r4, ip
  4032d8:	ea95 0f0c 	teqne	r5, ip
  4032dc:	f000 f8a7 	bleq	40342e <__aeabi_ddiv+0x16e>
  4032e0:	eba4 0405 	sub.w	r4, r4, r5
  4032e4:	ea81 0e03 	eor.w	lr, r1, r3
  4032e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4032ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4032f0:	f000 8088 	beq.w	403404 <__aeabi_ddiv+0x144>
  4032f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4032f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4032fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403300:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403304:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403308:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40330c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403310:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403314:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403318:	429d      	cmp	r5, r3
  40331a:	bf08      	it	eq
  40331c:	4296      	cmpeq	r6, r2
  40331e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  403322:	f504 7440 	add.w	r4, r4, #768	; 0x300
  403326:	d202      	bcs.n	40332e <__aeabi_ddiv+0x6e>
  403328:	085b      	lsrs	r3, r3, #1
  40332a:	ea4f 0232 	mov.w	r2, r2, rrx
  40332e:	1ab6      	subs	r6, r6, r2
  403330:	eb65 0503 	sbc.w	r5, r5, r3
  403334:	085b      	lsrs	r3, r3, #1
  403336:	ea4f 0232 	mov.w	r2, r2, rrx
  40333a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40333e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403342:	ebb6 0e02 	subs.w	lr, r6, r2
  403346:	eb75 0e03 	sbcs.w	lr, r5, r3
  40334a:	bf22      	ittt	cs
  40334c:	1ab6      	subcs	r6, r6, r2
  40334e:	4675      	movcs	r5, lr
  403350:	ea40 000c 	orrcs.w	r0, r0, ip
  403354:	085b      	lsrs	r3, r3, #1
  403356:	ea4f 0232 	mov.w	r2, r2, rrx
  40335a:	ebb6 0e02 	subs.w	lr, r6, r2
  40335e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403362:	bf22      	ittt	cs
  403364:	1ab6      	subcs	r6, r6, r2
  403366:	4675      	movcs	r5, lr
  403368:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40336c:	085b      	lsrs	r3, r3, #1
  40336e:	ea4f 0232 	mov.w	r2, r2, rrx
  403372:	ebb6 0e02 	subs.w	lr, r6, r2
  403376:	eb75 0e03 	sbcs.w	lr, r5, r3
  40337a:	bf22      	ittt	cs
  40337c:	1ab6      	subcs	r6, r6, r2
  40337e:	4675      	movcs	r5, lr
  403380:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403384:	085b      	lsrs	r3, r3, #1
  403386:	ea4f 0232 	mov.w	r2, r2, rrx
  40338a:	ebb6 0e02 	subs.w	lr, r6, r2
  40338e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403392:	bf22      	ittt	cs
  403394:	1ab6      	subcs	r6, r6, r2
  403396:	4675      	movcs	r5, lr
  403398:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40339c:	ea55 0e06 	orrs.w	lr, r5, r6
  4033a0:	d018      	beq.n	4033d4 <__aeabi_ddiv+0x114>
  4033a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4033a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4033aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4033ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4033b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4033b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4033ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4033be:	d1c0      	bne.n	403342 <__aeabi_ddiv+0x82>
  4033c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4033c4:	d10b      	bne.n	4033de <__aeabi_ddiv+0x11e>
  4033c6:	ea41 0100 	orr.w	r1, r1, r0
  4033ca:	f04f 0000 	mov.w	r0, #0
  4033ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4033d2:	e7b6      	b.n	403342 <__aeabi_ddiv+0x82>
  4033d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4033d8:	bf04      	itt	eq
  4033da:	4301      	orreq	r1, r0
  4033dc:	2000      	moveq	r0, #0
  4033de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4033e2:	bf88      	it	hi
  4033e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4033e8:	f63f aeaf 	bhi.w	40314a <__aeabi_dmul+0xde>
  4033ec:	ebb5 0c03 	subs.w	ip, r5, r3
  4033f0:	bf04      	itt	eq
  4033f2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4033f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4033fa:	f150 0000 	adcs.w	r0, r0, #0
  4033fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403402:	bd70      	pop	{r4, r5, r6, pc}
  403404:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403408:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40340c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403410:	bfc2      	ittt	gt
  403412:	ebd4 050c 	rsbsgt	r5, r4, ip
  403416:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40341a:	bd70      	popgt	{r4, r5, r6, pc}
  40341c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403420:	f04f 0e00 	mov.w	lr, #0
  403424:	3c01      	subs	r4, #1
  403426:	e690      	b.n	40314a <__aeabi_dmul+0xde>
  403428:	ea45 0e06 	orr.w	lr, r5, r6
  40342c:	e68d      	b.n	40314a <__aeabi_dmul+0xde>
  40342e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403432:	ea94 0f0c 	teq	r4, ip
  403436:	bf08      	it	eq
  403438:	ea95 0f0c 	teqeq	r5, ip
  40343c:	f43f af3b 	beq.w	4032b6 <__aeabi_dmul+0x24a>
  403440:	ea94 0f0c 	teq	r4, ip
  403444:	d10a      	bne.n	40345c <__aeabi_ddiv+0x19c>
  403446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40344a:	f47f af34 	bne.w	4032b6 <__aeabi_dmul+0x24a>
  40344e:	ea95 0f0c 	teq	r5, ip
  403452:	f47f af25 	bne.w	4032a0 <__aeabi_dmul+0x234>
  403456:	4610      	mov	r0, r2
  403458:	4619      	mov	r1, r3
  40345a:	e72c      	b.n	4032b6 <__aeabi_dmul+0x24a>
  40345c:	ea95 0f0c 	teq	r5, ip
  403460:	d106      	bne.n	403470 <__aeabi_ddiv+0x1b0>
  403462:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403466:	f43f aefd 	beq.w	403264 <__aeabi_dmul+0x1f8>
  40346a:	4610      	mov	r0, r2
  40346c:	4619      	mov	r1, r3
  40346e:	e722      	b.n	4032b6 <__aeabi_dmul+0x24a>
  403470:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403474:	bf18      	it	ne
  403476:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40347a:	f47f aec5 	bne.w	403208 <__aeabi_dmul+0x19c>
  40347e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403482:	f47f af0d 	bne.w	4032a0 <__aeabi_dmul+0x234>
  403486:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40348a:	f47f aeeb 	bne.w	403264 <__aeabi_dmul+0x1f8>
  40348e:	e712      	b.n	4032b6 <__aeabi_dmul+0x24a>

00403490 <__aeabi_d2iz>:
  403490:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403494:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403498:	d215      	bcs.n	4034c6 <__aeabi_d2iz+0x36>
  40349a:	d511      	bpl.n	4034c0 <__aeabi_d2iz+0x30>
  40349c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4034a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4034a4:	d912      	bls.n	4034cc <__aeabi_d2iz+0x3c>
  4034a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4034aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4034ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4034b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4034b6:	fa23 f002 	lsr.w	r0, r3, r2
  4034ba:	bf18      	it	ne
  4034bc:	4240      	negne	r0, r0
  4034be:	4770      	bx	lr
  4034c0:	f04f 0000 	mov.w	r0, #0
  4034c4:	4770      	bx	lr
  4034c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4034ca:	d105      	bne.n	4034d8 <__aeabi_d2iz+0x48>
  4034cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4034d0:	bf08      	it	eq
  4034d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4034d6:	4770      	bx	lr
  4034d8:	f04f 0000 	mov.w	r0, #0
  4034dc:	4770      	bx	lr
  4034de:	bf00      	nop

004034e0 <__aeabi_d2f>:
  4034e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4034e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4034e8:	bf24      	itt	cs
  4034ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4034ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4034f2:	d90d      	bls.n	403510 <__aeabi_d2f+0x30>
  4034f4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4034f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4034fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  403500:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  403504:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  403508:	bf08      	it	eq
  40350a:	f020 0001 	biceq.w	r0, r0, #1
  40350e:	4770      	bx	lr
  403510:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  403514:	d121      	bne.n	40355a <__aeabi_d2f+0x7a>
  403516:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40351a:	bfbc      	itt	lt
  40351c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403520:	4770      	bxlt	lr
  403522:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403526:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40352a:	f1c2 0218 	rsb	r2, r2, #24
  40352e:	f1c2 0c20 	rsb	ip, r2, #32
  403532:	fa10 f30c 	lsls.w	r3, r0, ip
  403536:	fa20 f002 	lsr.w	r0, r0, r2
  40353a:	bf18      	it	ne
  40353c:	f040 0001 	orrne.w	r0, r0, #1
  403540:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403544:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  403548:	fa03 fc0c 	lsl.w	ip, r3, ip
  40354c:	ea40 000c 	orr.w	r0, r0, ip
  403550:	fa23 f302 	lsr.w	r3, r3, r2
  403554:	ea4f 0343 	mov.w	r3, r3, lsl #1
  403558:	e7cc      	b.n	4034f4 <__aeabi_d2f+0x14>
  40355a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40355e:	d107      	bne.n	403570 <__aeabi_d2f+0x90>
  403560:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403564:	bf1e      	ittt	ne
  403566:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40356a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40356e:	4770      	bxne	lr
  403570:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403574:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403578:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40357c:	4770      	bx	lr
  40357e:	bf00      	nop

00403580 <__aeabi_frsub>:
  403580:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  403584:	e002      	b.n	40358c <__addsf3>
  403586:	bf00      	nop

00403588 <__aeabi_fsub>:
  403588:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040358c <__addsf3>:
  40358c:	0042      	lsls	r2, r0, #1
  40358e:	bf1f      	itttt	ne
  403590:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  403594:	ea92 0f03 	teqne	r2, r3
  403598:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40359c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4035a0:	d06a      	beq.n	403678 <__addsf3+0xec>
  4035a2:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4035a6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4035aa:	bfc1      	itttt	gt
  4035ac:	18d2      	addgt	r2, r2, r3
  4035ae:	4041      	eorgt	r1, r0
  4035b0:	4048      	eorgt	r0, r1
  4035b2:	4041      	eorgt	r1, r0
  4035b4:	bfb8      	it	lt
  4035b6:	425b      	neglt	r3, r3
  4035b8:	2b19      	cmp	r3, #25
  4035ba:	bf88      	it	hi
  4035bc:	4770      	bxhi	lr
  4035be:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4035c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4035c6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4035ca:	bf18      	it	ne
  4035cc:	4240      	negne	r0, r0
  4035ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4035d2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4035d6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4035da:	bf18      	it	ne
  4035dc:	4249      	negne	r1, r1
  4035de:	ea92 0f03 	teq	r2, r3
  4035e2:	d03f      	beq.n	403664 <__addsf3+0xd8>
  4035e4:	f1a2 0201 	sub.w	r2, r2, #1
  4035e8:	fa41 fc03 	asr.w	ip, r1, r3
  4035ec:	eb10 000c 	adds.w	r0, r0, ip
  4035f0:	f1c3 0320 	rsb	r3, r3, #32
  4035f4:	fa01 f103 	lsl.w	r1, r1, r3
  4035f8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4035fc:	d502      	bpl.n	403604 <__addsf3+0x78>
  4035fe:	4249      	negs	r1, r1
  403600:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  403604:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  403608:	d313      	bcc.n	403632 <__addsf3+0xa6>
  40360a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40360e:	d306      	bcc.n	40361e <__addsf3+0x92>
  403610:	0840      	lsrs	r0, r0, #1
  403612:	ea4f 0131 	mov.w	r1, r1, rrx
  403616:	f102 0201 	add.w	r2, r2, #1
  40361a:	2afe      	cmp	r2, #254	; 0xfe
  40361c:	d251      	bcs.n	4036c2 <__addsf3+0x136>
  40361e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  403622:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403626:	bf08      	it	eq
  403628:	f020 0001 	biceq.w	r0, r0, #1
  40362c:	ea40 0003 	orr.w	r0, r0, r3
  403630:	4770      	bx	lr
  403632:	0049      	lsls	r1, r1, #1
  403634:	eb40 0000 	adc.w	r0, r0, r0
  403638:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40363c:	f1a2 0201 	sub.w	r2, r2, #1
  403640:	d1ed      	bne.n	40361e <__addsf3+0x92>
  403642:	fab0 fc80 	clz	ip, r0
  403646:	f1ac 0c08 	sub.w	ip, ip, #8
  40364a:	ebb2 020c 	subs.w	r2, r2, ip
  40364e:	fa00 f00c 	lsl.w	r0, r0, ip
  403652:	bfaa      	itet	ge
  403654:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  403658:	4252      	neglt	r2, r2
  40365a:	4318      	orrge	r0, r3
  40365c:	bfbc      	itt	lt
  40365e:	40d0      	lsrlt	r0, r2
  403660:	4318      	orrlt	r0, r3
  403662:	4770      	bx	lr
  403664:	f092 0f00 	teq	r2, #0
  403668:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40366c:	bf06      	itte	eq
  40366e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  403672:	3201      	addeq	r2, #1
  403674:	3b01      	subne	r3, #1
  403676:	e7b5      	b.n	4035e4 <__addsf3+0x58>
  403678:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40367c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403680:	bf18      	it	ne
  403682:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403686:	d021      	beq.n	4036cc <__addsf3+0x140>
  403688:	ea92 0f03 	teq	r2, r3
  40368c:	d004      	beq.n	403698 <__addsf3+0x10c>
  40368e:	f092 0f00 	teq	r2, #0
  403692:	bf08      	it	eq
  403694:	4608      	moveq	r0, r1
  403696:	4770      	bx	lr
  403698:	ea90 0f01 	teq	r0, r1
  40369c:	bf1c      	itt	ne
  40369e:	2000      	movne	r0, #0
  4036a0:	4770      	bxne	lr
  4036a2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4036a6:	d104      	bne.n	4036b2 <__addsf3+0x126>
  4036a8:	0040      	lsls	r0, r0, #1
  4036aa:	bf28      	it	cs
  4036ac:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4036b0:	4770      	bx	lr
  4036b2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4036b6:	bf3c      	itt	cc
  4036b8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4036bc:	4770      	bxcc	lr
  4036be:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4036c2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4036c6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4036ca:	4770      	bx	lr
  4036cc:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4036d0:	bf16      	itet	ne
  4036d2:	4608      	movne	r0, r1
  4036d4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4036d8:	4601      	movne	r1, r0
  4036da:	0242      	lsls	r2, r0, #9
  4036dc:	bf06      	itte	eq
  4036de:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4036e2:	ea90 0f01 	teqeq	r0, r1
  4036e6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4036ea:	4770      	bx	lr

004036ec <__aeabi_ui2f>:
  4036ec:	f04f 0300 	mov.w	r3, #0
  4036f0:	e004      	b.n	4036fc <__aeabi_i2f+0x8>
  4036f2:	bf00      	nop

004036f4 <__aeabi_i2f>:
  4036f4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4036f8:	bf48      	it	mi
  4036fa:	4240      	negmi	r0, r0
  4036fc:	ea5f 0c00 	movs.w	ip, r0
  403700:	bf08      	it	eq
  403702:	4770      	bxeq	lr
  403704:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  403708:	4601      	mov	r1, r0
  40370a:	f04f 0000 	mov.w	r0, #0
  40370e:	e01c      	b.n	40374a <__aeabi_l2f+0x2a>

00403710 <__aeabi_ul2f>:
  403710:	ea50 0201 	orrs.w	r2, r0, r1
  403714:	bf08      	it	eq
  403716:	4770      	bxeq	lr
  403718:	f04f 0300 	mov.w	r3, #0
  40371c:	e00a      	b.n	403734 <__aeabi_l2f+0x14>
  40371e:	bf00      	nop

00403720 <__aeabi_l2f>:
  403720:	ea50 0201 	orrs.w	r2, r0, r1
  403724:	bf08      	it	eq
  403726:	4770      	bxeq	lr
  403728:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40372c:	d502      	bpl.n	403734 <__aeabi_l2f+0x14>
  40372e:	4240      	negs	r0, r0
  403730:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403734:	ea5f 0c01 	movs.w	ip, r1
  403738:	bf02      	ittt	eq
  40373a:	4684      	moveq	ip, r0
  40373c:	4601      	moveq	r1, r0
  40373e:	2000      	moveq	r0, #0
  403740:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  403744:	bf08      	it	eq
  403746:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40374a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40374e:	fabc f28c 	clz	r2, ip
  403752:	3a08      	subs	r2, #8
  403754:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  403758:	db10      	blt.n	40377c <__aeabi_l2f+0x5c>
  40375a:	fa01 fc02 	lsl.w	ip, r1, r2
  40375e:	4463      	add	r3, ip
  403760:	fa00 fc02 	lsl.w	ip, r0, r2
  403764:	f1c2 0220 	rsb	r2, r2, #32
  403768:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40376c:	fa20 f202 	lsr.w	r2, r0, r2
  403770:	eb43 0002 	adc.w	r0, r3, r2
  403774:	bf08      	it	eq
  403776:	f020 0001 	biceq.w	r0, r0, #1
  40377a:	4770      	bx	lr
  40377c:	f102 0220 	add.w	r2, r2, #32
  403780:	fa01 fc02 	lsl.w	ip, r1, r2
  403784:	f1c2 0220 	rsb	r2, r2, #32
  403788:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40378c:	fa21 f202 	lsr.w	r2, r1, r2
  403790:	eb43 0002 	adc.w	r0, r3, r2
  403794:	bf08      	it	eq
  403796:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40379a:	4770      	bx	lr

0040379c <__aeabi_fmul>:
  40379c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4037a0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4037a4:	bf1e      	ittt	ne
  4037a6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4037aa:	ea92 0f0c 	teqne	r2, ip
  4037ae:	ea93 0f0c 	teqne	r3, ip
  4037b2:	d06f      	beq.n	403894 <__aeabi_fmul+0xf8>
  4037b4:	441a      	add	r2, r3
  4037b6:	ea80 0c01 	eor.w	ip, r0, r1
  4037ba:	0240      	lsls	r0, r0, #9
  4037bc:	bf18      	it	ne
  4037be:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4037c2:	d01e      	beq.n	403802 <__aeabi_fmul+0x66>
  4037c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4037c8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4037cc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4037d0:	fba0 3101 	umull	r3, r1, r0, r1
  4037d4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4037d8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4037dc:	bf3e      	ittt	cc
  4037de:	0049      	lslcc	r1, r1, #1
  4037e0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4037e4:	005b      	lslcc	r3, r3, #1
  4037e6:	ea40 0001 	orr.w	r0, r0, r1
  4037ea:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4037ee:	2afd      	cmp	r2, #253	; 0xfd
  4037f0:	d81d      	bhi.n	40382e <__aeabi_fmul+0x92>
  4037f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4037f6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4037fa:	bf08      	it	eq
  4037fc:	f020 0001 	biceq.w	r0, r0, #1
  403800:	4770      	bx	lr
  403802:	f090 0f00 	teq	r0, #0
  403806:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40380a:	bf08      	it	eq
  40380c:	0249      	lsleq	r1, r1, #9
  40380e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403812:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  403816:	3a7f      	subs	r2, #127	; 0x7f
  403818:	bfc2      	ittt	gt
  40381a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40381e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403822:	4770      	bxgt	lr
  403824:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403828:	f04f 0300 	mov.w	r3, #0
  40382c:	3a01      	subs	r2, #1
  40382e:	dc5d      	bgt.n	4038ec <__aeabi_fmul+0x150>
  403830:	f112 0f19 	cmn.w	r2, #25
  403834:	bfdc      	itt	le
  403836:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40383a:	4770      	bxle	lr
  40383c:	f1c2 0200 	rsb	r2, r2, #0
  403840:	0041      	lsls	r1, r0, #1
  403842:	fa21 f102 	lsr.w	r1, r1, r2
  403846:	f1c2 0220 	rsb	r2, r2, #32
  40384a:	fa00 fc02 	lsl.w	ip, r0, r2
  40384e:	ea5f 0031 	movs.w	r0, r1, rrx
  403852:	f140 0000 	adc.w	r0, r0, #0
  403856:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40385a:	bf08      	it	eq
  40385c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403860:	4770      	bx	lr
  403862:	f092 0f00 	teq	r2, #0
  403866:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40386a:	bf02      	ittt	eq
  40386c:	0040      	lsleq	r0, r0, #1
  40386e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  403872:	3a01      	subeq	r2, #1
  403874:	d0f9      	beq.n	40386a <__aeabi_fmul+0xce>
  403876:	ea40 000c 	orr.w	r0, r0, ip
  40387a:	f093 0f00 	teq	r3, #0
  40387e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403882:	bf02      	ittt	eq
  403884:	0049      	lsleq	r1, r1, #1
  403886:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40388a:	3b01      	subeq	r3, #1
  40388c:	d0f9      	beq.n	403882 <__aeabi_fmul+0xe6>
  40388e:	ea41 010c 	orr.w	r1, r1, ip
  403892:	e78f      	b.n	4037b4 <__aeabi_fmul+0x18>
  403894:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403898:	ea92 0f0c 	teq	r2, ip
  40389c:	bf18      	it	ne
  40389e:	ea93 0f0c 	teqne	r3, ip
  4038a2:	d00a      	beq.n	4038ba <__aeabi_fmul+0x11e>
  4038a4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4038a8:	bf18      	it	ne
  4038aa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4038ae:	d1d8      	bne.n	403862 <__aeabi_fmul+0xc6>
  4038b0:	ea80 0001 	eor.w	r0, r0, r1
  4038b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4038b8:	4770      	bx	lr
  4038ba:	f090 0f00 	teq	r0, #0
  4038be:	bf17      	itett	ne
  4038c0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4038c4:	4608      	moveq	r0, r1
  4038c6:	f091 0f00 	teqne	r1, #0
  4038ca:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4038ce:	d014      	beq.n	4038fa <__aeabi_fmul+0x15e>
  4038d0:	ea92 0f0c 	teq	r2, ip
  4038d4:	d101      	bne.n	4038da <__aeabi_fmul+0x13e>
  4038d6:	0242      	lsls	r2, r0, #9
  4038d8:	d10f      	bne.n	4038fa <__aeabi_fmul+0x15e>
  4038da:	ea93 0f0c 	teq	r3, ip
  4038de:	d103      	bne.n	4038e8 <__aeabi_fmul+0x14c>
  4038e0:	024b      	lsls	r3, r1, #9
  4038e2:	bf18      	it	ne
  4038e4:	4608      	movne	r0, r1
  4038e6:	d108      	bne.n	4038fa <__aeabi_fmul+0x15e>
  4038e8:	ea80 0001 	eor.w	r0, r0, r1
  4038ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4038f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4038f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4038f8:	4770      	bx	lr
  4038fa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4038fe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  403902:	4770      	bx	lr

00403904 <__aeabi_fdiv>:
  403904:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403908:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40390c:	bf1e      	ittt	ne
  40390e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403912:	ea92 0f0c 	teqne	r2, ip
  403916:	ea93 0f0c 	teqne	r3, ip
  40391a:	d069      	beq.n	4039f0 <__aeabi_fdiv+0xec>
  40391c:	eba2 0203 	sub.w	r2, r2, r3
  403920:	ea80 0c01 	eor.w	ip, r0, r1
  403924:	0249      	lsls	r1, r1, #9
  403926:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40392a:	d037      	beq.n	40399c <__aeabi_fdiv+0x98>
  40392c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403930:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403934:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  403938:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40393c:	428b      	cmp	r3, r1
  40393e:	bf38      	it	cc
  403940:	005b      	lslcc	r3, r3, #1
  403942:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  403946:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40394a:	428b      	cmp	r3, r1
  40394c:	bf24      	itt	cs
  40394e:	1a5b      	subcs	r3, r3, r1
  403950:	ea40 000c 	orrcs.w	r0, r0, ip
  403954:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  403958:	bf24      	itt	cs
  40395a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40395e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403962:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  403966:	bf24      	itt	cs
  403968:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40396c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403970:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  403974:	bf24      	itt	cs
  403976:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40397a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40397e:	011b      	lsls	r3, r3, #4
  403980:	bf18      	it	ne
  403982:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  403986:	d1e0      	bne.n	40394a <__aeabi_fdiv+0x46>
  403988:	2afd      	cmp	r2, #253	; 0xfd
  40398a:	f63f af50 	bhi.w	40382e <__aeabi_fmul+0x92>
  40398e:	428b      	cmp	r3, r1
  403990:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403994:	bf08      	it	eq
  403996:	f020 0001 	biceq.w	r0, r0, #1
  40399a:	4770      	bx	lr
  40399c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4039a0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4039a4:	327f      	adds	r2, #127	; 0x7f
  4039a6:	bfc2      	ittt	gt
  4039a8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4039ac:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4039b0:	4770      	bxgt	lr
  4039b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4039b6:	f04f 0300 	mov.w	r3, #0
  4039ba:	3a01      	subs	r2, #1
  4039bc:	e737      	b.n	40382e <__aeabi_fmul+0x92>
  4039be:	f092 0f00 	teq	r2, #0
  4039c2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4039c6:	bf02      	ittt	eq
  4039c8:	0040      	lsleq	r0, r0, #1
  4039ca:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4039ce:	3a01      	subeq	r2, #1
  4039d0:	d0f9      	beq.n	4039c6 <__aeabi_fdiv+0xc2>
  4039d2:	ea40 000c 	orr.w	r0, r0, ip
  4039d6:	f093 0f00 	teq	r3, #0
  4039da:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4039de:	bf02      	ittt	eq
  4039e0:	0049      	lsleq	r1, r1, #1
  4039e2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4039e6:	3b01      	subeq	r3, #1
  4039e8:	d0f9      	beq.n	4039de <__aeabi_fdiv+0xda>
  4039ea:	ea41 010c 	orr.w	r1, r1, ip
  4039ee:	e795      	b.n	40391c <__aeabi_fdiv+0x18>
  4039f0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4039f4:	ea92 0f0c 	teq	r2, ip
  4039f8:	d108      	bne.n	403a0c <__aeabi_fdiv+0x108>
  4039fa:	0242      	lsls	r2, r0, #9
  4039fc:	f47f af7d 	bne.w	4038fa <__aeabi_fmul+0x15e>
  403a00:	ea93 0f0c 	teq	r3, ip
  403a04:	f47f af70 	bne.w	4038e8 <__aeabi_fmul+0x14c>
  403a08:	4608      	mov	r0, r1
  403a0a:	e776      	b.n	4038fa <__aeabi_fmul+0x15e>
  403a0c:	ea93 0f0c 	teq	r3, ip
  403a10:	d104      	bne.n	403a1c <__aeabi_fdiv+0x118>
  403a12:	024b      	lsls	r3, r1, #9
  403a14:	f43f af4c 	beq.w	4038b0 <__aeabi_fmul+0x114>
  403a18:	4608      	mov	r0, r1
  403a1a:	e76e      	b.n	4038fa <__aeabi_fmul+0x15e>
  403a1c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403a20:	bf18      	it	ne
  403a22:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  403a26:	d1ca      	bne.n	4039be <__aeabi_fdiv+0xba>
  403a28:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403a2c:	f47f af5c 	bne.w	4038e8 <__aeabi_fmul+0x14c>
  403a30:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403a34:	f47f af3c 	bne.w	4038b0 <__aeabi_fmul+0x114>
  403a38:	e75f      	b.n	4038fa <__aeabi_fmul+0x15e>
  403a3a:	bf00      	nop

00403a3c <__gesf2>:
  403a3c:	f04f 3cff 	mov.w	ip, #4294967295
  403a40:	e006      	b.n	403a50 <__cmpsf2+0x4>
  403a42:	bf00      	nop

00403a44 <__lesf2>:
  403a44:	f04f 0c01 	mov.w	ip, #1
  403a48:	e002      	b.n	403a50 <__cmpsf2+0x4>
  403a4a:	bf00      	nop

00403a4c <__cmpsf2>:
  403a4c:	f04f 0c01 	mov.w	ip, #1
  403a50:	f84d cd04 	str.w	ip, [sp, #-4]!
  403a54:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403a58:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403a5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403a60:	bf18      	it	ne
  403a62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403a66:	d011      	beq.n	403a8c <__cmpsf2+0x40>
  403a68:	b001      	add	sp, #4
  403a6a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  403a6e:	bf18      	it	ne
  403a70:	ea90 0f01 	teqne	r0, r1
  403a74:	bf58      	it	pl
  403a76:	ebb2 0003 	subspl.w	r0, r2, r3
  403a7a:	bf88      	it	hi
  403a7c:	17c8      	asrhi	r0, r1, #31
  403a7e:	bf38      	it	cc
  403a80:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403a84:	bf18      	it	ne
  403a86:	f040 0001 	orrne.w	r0, r0, #1
  403a8a:	4770      	bx	lr
  403a8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403a90:	d102      	bne.n	403a98 <__cmpsf2+0x4c>
  403a92:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403a96:	d105      	bne.n	403aa4 <__cmpsf2+0x58>
  403a98:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403a9c:	d1e4      	bne.n	403a68 <__cmpsf2+0x1c>
  403a9e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403aa2:	d0e1      	beq.n	403a68 <__cmpsf2+0x1c>
  403aa4:	f85d 0b04 	ldr.w	r0, [sp], #4
  403aa8:	4770      	bx	lr
  403aaa:	bf00      	nop

00403aac <__aeabi_cfrcmple>:
  403aac:	4684      	mov	ip, r0
  403aae:	4608      	mov	r0, r1
  403ab0:	4661      	mov	r1, ip
  403ab2:	e7ff      	b.n	403ab4 <__aeabi_cfcmpeq>

00403ab4 <__aeabi_cfcmpeq>:
  403ab4:	b50f      	push	{r0, r1, r2, r3, lr}
  403ab6:	f7ff ffc9 	bl	403a4c <__cmpsf2>
  403aba:	2800      	cmp	r0, #0
  403abc:	bf48      	it	mi
  403abe:	f110 0f00 	cmnmi.w	r0, #0
  403ac2:	bd0f      	pop	{r0, r1, r2, r3, pc}

00403ac4 <__aeabi_fcmpeq>:
  403ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ac8:	f7ff fff4 	bl	403ab4 <__aeabi_cfcmpeq>
  403acc:	bf0c      	ite	eq
  403ace:	2001      	moveq	r0, #1
  403ad0:	2000      	movne	r0, #0
  403ad2:	f85d fb08 	ldr.w	pc, [sp], #8
  403ad6:	bf00      	nop

00403ad8 <__aeabi_fcmplt>:
  403ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
  403adc:	f7ff ffea 	bl	403ab4 <__aeabi_cfcmpeq>
  403ae0:	bf34      	ite	cc
  403ae2:	2001      	movcc	r0, #1
  403ae4:	2000      	movcs	r0, #0
  403ae6:	f85d fb08 	ldr.w	pc, [sp], #8
  403aea:	bf00      	nop

00403aec <__aeabi_fcmple>:
  403aec:	f84d ed08 	str.w	lr, [sp, #-8]!
  403af0:	f7ff ffe0 	bl	403ab4 <__aeabi_cfcmpeq>
  403af4:	bf94      	ite	ls
  403af6:	2001      	movls	r0, #1
  403af8:	2000      	movhi	r0, #0
  403afa:	f85d fb08 	ldr.w	pc, [sp], #8
  403afe:	bf00      	nop

00403b00 <__aeabi_fcmpge>:
  403b00:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b04:	f7ff ffd2 	bl	403aac <__aeabi_cfrcmple>
  403b08:	bf94      	ite	ls
  403b0a:	2001      	movls	r0, #1
  403b0c:	2000      	movhi	r0, #0
  403b0e:	f85d fb08 	ldr.w	pc, [sp], #8
  403b12:	bf00      	nop

00403b14 <__aeabi_fcmpgt>:
  403b14:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b18:	f7ff ffc8 	bl	403aac <__aeabi_cfrcmple>
  403b1c:	bf34      	ite	cc
  403b1e:	2001      	movcc	r0, #1
  403b20:	2000      	movcs	r0, #0
  403b22:	f85d fb08 	ldr.w	pc, [sp], #8
  403b26:	bf00      	nop

00403b28 <__aeabi_f2iz>:
  403b28:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403b2c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403b30:	d30f      	bcc.n	403b52 <__aeabi_f2iz+0x2a>
  403b32:	f04f 039e 	mov.w	r3, #158	; 0x9e
  403b36:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403b3a:	d90d      	bls.n	403b58 <__aeabi_f2iz+0x30>
  403b3c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403b40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403b44:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  403b48:	fa23 f002 	lsr.w	r0, r3, r2
  403b4c:	bf18      	it	ne
  403b4e:	4240      	negne	r0, r0
  403b50:	4770      	bx	lr
  403b52:	f04f 0000 	mov.w	r0, #0
  403b56:	4770      	bx	lr
  403b58:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403b5c:	d101      	bne.n	403b62 <__aeabi_f2iz+0x3a>
  403b5e:	0242      	lsls	r2, r0, #9
  403b60:	d105      	bne.n	403b6e <__aeabi_f2iz+0x46>
  403b62:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  403b66:	bf08      	it	eq
  403b68:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403b6c:	4770      	bx	lr
  403b6e:	f04f 0000 	mov.w	r0, #0
  403b72:	4770      	bx	lr

00403b74 <__aeabi_f2uiz>:
  403b74:	0042      	lsls	r2, r0, #1
  403b76:	d20e      	bcs.n	403b96 <__aeabi_f2uiz+0x22>
  403b78:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403b7c:	d30b      	bcc.n	403b96 <__aeabi_f2uiz+0x22>
  403b7e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  403b82:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403b86:	d409      	bmi.n	403b9c <__aeabi_f2uiz+0x28>
  403b88:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403b8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403b90:	fa23 f002 	lsr.w	r0, r3, r2
  403b94:	4770      	bx	lr
  403b96:	f04f 0000 	mov.w	r0, #0
  403b9a:	4770      	bx	lr
  403b9c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403ba0:	d101      	bne.n	403ba6 <__aeabi_f2uiz+0x32>
  403ba2:	0242      	lsls	r2, r0, #9
  403ba4:	d102      	bne.n	403bac <__aeabi_f2uiz+0x38>
  403ba6:	f04f 30ff 	mov.w	r0, #4294967295
  403baa:	4770      	bx	lr
  403bac:	f04f 0000 	mov.w	r0, #0
  403bb0:	4770      	bx	lr
  403bb2:	bf00      	nop

00403bb4 <__libc_init_array>:
  403bb4:	b570      	push	{r4, r5, r6, lr}
  403bb6:	4e0f      	ldr	r6, [pc, #60]	; (403bf4 <__libc_init_array+0x40>)
  403bb8:	4d0f      	ldr	r5, [pc, #60]	; (403bf8 <__libc_init_array+0x44>)
  403bba:	1b76      	subs	r6, r6, r5
  403bbc:	10b6      	asrs	r6, r6, #2
  403bbe:	bf18      	it	ne
  403bc0:	2400      	movne	r4, #0
  403bc2:	d005      	beq.n	403bd0 <__libc_init_array+0x1c>
  403bc4:	3401      	adds	r4, #1
  403bc6:	f855 3b04 	ldr.w	r3, [r5], #4
  403bca:	4798      	blx	r3
  403bcc:	42a6      	cmp	r6, r4
  403bce:	d1f9      	bne.n	403bc4 <__libc_init_array+0x10>
  403bd0:	4e0a      	ldr	r6, [pc, #40]	; (403bfc <__libc_init_array+0x48>)
  403bd2:	4d0b      	ldr	r5, [pc, #44]	; (403c00 <__libc_init_array+0x4c>)
  403bd4:	1b76      	subs	r6, r6, r5
  403bd6:	f005 fa27 	bl	409028 <_init>
  403bda:	10b6      	asrs	r6, r6, #2
  403bdc:	bf18      	it	ne
  403bde:	2400      	movne	r4, #0
  403be0:	d006      	beq.n	403bf0 <__libc_init_array+0x3c>
  403be2:	3401      	adds	r4, #1
  403be4:	f855 3b04 	ldr.w	r3, [r5], #4
  403be8:	4798      	blx	r3
  403bea:	42a6      	cmp	r6, r4
  403bec:	d1f9      	bne.n	403be2 <__libc_init_array+0x2e>
  403bee:	bd70      	pop	{r4, r5, r6, pc}
  403bf0:	bd70      	pop	{r4, r5, r6, pc}
  403bf2:	bf00      	nop
  403bf4:	00409034 	.word	0x00409034
  403bf8:	00409034 	.word	0x00409034
  403bfc:	0040903c 	.word	0x0040903c
  403c00:	00409034 	.word	0x00409034

00403c04 <memset>:
  403c04:	b470      	push	{r4, r5, r6}
  403c06:	0784      	lsls	r4, r0, #30
  403c08:	d046      	beq.n	403c98 <memset+0x94>
  403c0a:	1e54      	subs	r4, r2, #1
  403c0c:	2a00      	cmp	r2, #0
  403c0e:	d041      	beq.n	403c94 <memset+0x90>
  403c10:	b2cd      	uxtb	r5, r1
  403c12:	4603      	mov	r3, r0
  403c14:	e002      	b.n	403c1c <memset+0x18>
  403c16:	1e62      	subs	r2, r4, #1
  403c18:	b3e4      	cbz	r4, 403c94 <memset+0x90>
  403c1a:	4614      	mov	r4, r2
  403c1c:	f803 5b01 	strb.w	r5, [r3], #1
  403c20:	079a      	lsls	r2, r3, #30
  403c22:	d1f8      	bne.n	403c16 <memset+0x12>
  403c24:	2c03      	cmp	r4, #3
  403c26:	d92e      	bls.n	403c86 <memset+0x82>
  403c28:	b2cd      	uxtb	r5, r1
  403c2a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403c2e:	2c0f      	cmp	r4, #15
  403c30:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403c34:	d919      	bls.n	403c6a <memset+0x66>
  403c36:	f103 0210 	add.w	r2, r3, #16
  403c3a:	4626      	mov	r6, r4
  403c3c:	3e10      	subs	r6, #16
  403c3e:	2e0f      	cmp	r6, #15
  403c40:	f842 5c10 	str.w	r5, [r2, #-16]
  403c44:	f842 5c0c 	str.w	r5, [r2, #-12]
  403c48:	f842 5c08 	str.w	r5, [r2, #-8]
  403c4c:	f842 5c04 	str.w	r5, [r2, #-4]
  403c50:	f102 0210 	add.w	r2, r2, #16
  403c54:	d8f2      	bhi.n	403c3c <memset+0x38>
  403c56:	f1a4 0210 	sub.w	r2, r4, #16
  403c5a:	f022 020f 	bic.w	r2, r2, #15
  403c5e:	f004 040f 	and.w	r4, r4, #15
  403c62:	3210      	adds	r2, #16
  403c64:	2c03      	cmp	r4, #3
  403c66:	4413      	add	r3, r2
  403c68:	d90d      	bls.n	403c86 <memset+0x82>
  403c6a:	461e      	mov	r6, r3
  403c6c:	4622      	mov	r2, r4
  403c6e:	3a04      	subs	r2, #4
  403c70:	2a03      	cmp	r2, #3
  403c72:	f846 5b04 	str.w	r5, [r6], #4
  403c76:	d8fa      	bhi.n	403c6e <memset+0x6a>
  403c78:	1f22      	subs	r2, r4, #4
  403c7a:	f022 0203 	bic.w	r2, r2, #3
  403c7e:	3204      	adds	r2, #4
  403c80:	4413      	add	r3, r2
  403c82:	f004 0403 	and.w	r4, r4, #3
  403c86:	b12c      	cbz	r4, 403c94 <memset+0x90>
  403c88:	b2c9      	uxtb	r1, r1
  403c8a:	441c      	add	r4, r3
  403c8c:	f803 1b01 	strb.w	r1, [r3], #1
  403c90:	42a3      	cmp	r3, r4
  403c92:	d1fb      	bne.n	403c8c <memset+0x88>
  403c94:	bc70      	pop	{r4, r5, r6}
  403c96:	4770      	bx	lr
  403c98:	4614      	mov	r4, r2
  403c9a:	4603      	mov	r3, r0
  403c9c:	e7c2      	b.n	403c24 <memset+0x20>
  403c9e:	bf00      	nop

00403ca0 <sprintf>:
  403ca0:	b40e      	push	{r1, r2, r3}
  403ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ca4:	b09c      	sub	sp, #112	; 0x70
  403ca6:	ab21      	add	r3, sp, #132	; 0x84
  403ca8:	490f      	ldr	r1, [pc, #60]	; (403ce8 <sprintf+0x48>)
  403caa:	f853 2b04 	ldr.w	r2, [r3], #4
  403cae:	9301      	str	r3, [sp, #4]
  403cb0:	4605      	mov	r5, r0
  403cb2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403cb6:	6808      	ldr	r0, [r1, #0]
  403cb8:	9502      	str	r5, [sp, #8]
  403cba:	f44f 7702 	mov.w	r7, #520	; 0x208
  403cbe:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403cc2:	a902      	add	r1, sp, #8
  403cc4:	9506      	str	r5, [sp, #24]
  403cc6:	f8ad 7014 	strh.w	r7, [sp, #20]
  403cca:	9404      	str	r4, [sp, #16]
  403ccc:	9407      	str	r4, [sp, #28]
  403cce:	f8ad 6016 	strh.w	r6, [sp, #22]
  403cd2:	f000 f839 	bl	403d48 <_svfprintf_r>
  403cd6:	9b02      	ldr	r3, [sp, #8]
  403cd8:	2200      	movs	r2, #0
  403cda:	701a      	strb	r2, [r3, #0]
  403cdc:	b01c      	add	sp, #112	; 0x70
  403cde:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403ce2:	b003      	add	sp, #12
  403ce4:	4770      	bx	lr
  403ce6:	bf00      	nop
  403ce8:	20000438 	.word	0x20000438

00403cec <strlen>:
  403cec:	f020 0103 	bic.w	r1, r0, #3
  403cf0:	f010 0003 	ands.w	r0, r0, #3
  403cf4:	f1c0 0000 	rsb	r0, r0, #0
  403cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  403cfc:	f100 0c04 	add.w	ip, r0, #4
  403d00:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403d04:	f06f 0200 	mvn.w	r2, #0
  403d08:	bf1c      	itt	ne
  403d0a:	fa22 f20c 	lsrne.w	r2, r2, ip
  403d0e:	4313      	orrne	r3, r2
  403d10:	f04f 0c01 	mov.w	ip, #1
  403d14:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  403d18:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  403d1c:	eba3 020c 	sub.w	r2, r3, ip
  403d20:	ea22 0203 	bic.w	r2, r2, r3
  403d24:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403d28:	bf04      	itt	eq
  403d2a:	f851 3b04 	ldreq.w	r3, [r1], #4
  403d2e:	3004      	addeq	r0, #4
  403d30:	d0f4      	beq.n	403d1c <strlen+0x30>
  403d32:	f1c2 0100 	rsb	r1, r2, #0
  403d36:	ea02 0201 	and.w	r2, r2, r1
  403d3a:	fab2 f282 	clz	r2, r2
  403d3e:	f1c2 021f 	rsb	r2, r2, #31
  403d42:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403d46:	4770      	bx	lr

00403d48 <_svfprintf_r>:
  403d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d4c:	b0c1      	sub	sp, #260	; 0x104
  403d4e:	4689      	mov	r9, r1
  403d50:	920a      	str	r2, [sp, #40]	; 0x28
  403d52:	930e      	str	r3, [sp, #56]	; 0x38
  403d54:	9008      	str	r0, [sp, #32]
  403d56:	f002 fb6d 	bl	406434 <_localeconv_r>
  403d5a:	6803      	ldr	r3, [r0, #0]
  403d5c:	9317      	str	r3, [sp, #92]	; 0x5c
  403d5e:	4618      	mov	r0, r3
  403d60:	f7ff ffc4 	bl	403cec <strlen>
  403d64:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  403d68:	9018      	str	r0, [sp, #96]	; 0x60
  403d6a:	061a      	lsls	r2, r3, #24
  403d6c:	d504      	bpl.n	403d78 <_svfprintf_r+0x30>
  403d6e:	f8d9 3010 	ldr.w	r3, [r9, #16]
  403d72:	2b00      	cmp	r3, #0
  403d74:	f001 808c 	beq.w	404e90 <_svfprintf_r+0x1148>
  403d78:	2300      	movs	r3, #0
  403d7a:	af30      	add	r7, sp, #192	; 0xc0
  403d7c:	9313      	str	r3, [sp, #76]	; 0x4c
  403d7e:	9325      	str	r3, [sp, #148]	; 0x94
  403d80:	9324      	str	r3, [sp, #144]	; 0x90
  403d82:	9316      	str	r3, [sp, #88]	; 0x58
  403d84:	9319      	str	r3, [sp, #100]	; 0x64
  403d86:	930b      	str	r3, [sp, #44]	; 0x2c
  403d88:	9723      	str	r7, [sp, #140]	; 0x8c
  403d8a:	9314      	str	r3, [sp, #80]	; 0x50
  403d8c:	9315      	str	r3, [sp, #84]	; 0x54
  403d8e:	463c      	mov	r4, r7
  403d90:	464e      	mov	r6, r9
  403d92:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403d94:	782b      	ldrb	r3, [r5, #0]
  403d96:	2b00      	cmp	r3, #0
  403d98:	f000 80a9 	beq.w	403eee <_svfprintf_r+0x1a6>
  403d9c:	2b25      	cmp	r3, #37	; 0x25
  403d9e:	d102      	bne.n	403da6 <_svfprintf_r+0x5e>
  403da0:	e0a5      	b.n	403eee <_svfprintf_r+0x1a6>
  403da2:	2b25      	cmp	r3, #37	; 0x25
  403da4:	d003      	beq.n	403dae <_svfprintf_r+0x66>
  403da6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  403daa:	2b00      	cmp	r3, #0
  403dac:	d1f9      	bne.n	403da2 <_svfprintf_r+0x5a>
  403dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403db0:	1aeb      	subs	r3, r5, r3
  403db2:	b173      	cbz	r3, 403dd2 <_svfprintf_r+0x8a>
  403db4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403db6:	9925      	ldr	r1, [sp, #148]	; 0x94
  403db8:	980a      	ldr	r0, [sp, #40]	; 0x28
  403dba:	6020      	str	r0, [r4, #0]
  403dbc:	3201      	adds	r2, #1
  403dbe:	4419      	add	r1, r3
  403dc0:	2a07      	cmp	r2, #7
  403dc2:	6063      	str	r3, [r4, #4]
  403dc4:	9125      	str	r1, [sp, #148]	; 0x94
  403dc6:	9224      	str	r2, [sp, #144]	; 0x90
  403dc8:	dc72      	bgt.n	403eb0 <_svfprintf_r+0x168>
  403dca:	3408      	adds	r4, #8
  403dcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403dce:	441a      	add	r2, r3
  403dd0:	920b      	str	r2, [sp, #44]	; 0x2c
  403dd2:	782b      	ldrb	r3, [r5, #0]
  403dd4:	2b00      	cmp	r3, #0
  403dd6:	f000 87b5 	beq.w	404d44 <_svfprintf_r+0xffc>
  403dda:	2300      	movs	r3, #0
  403ddc:	1c69      	adds	r1, r5, #1
  403dde:	786d      	ldrb	r5, [r5, #1]
  403de0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403de4:	461a      	mov	r2, r3
  403de6:	930c      	str	r3, [sp, #48]	; 0x30
  403de8:	9307      	str	r3, [sp, #28]
  403dea:	f04f 3aff 	mov.w	sl, #4294967295
  403dee:	1c4b      	adds	r3, r1, #1
  403df0:	f1a5 0120 	sub.w	r1, r5, #32
  403df4:	2958      	cmp	r1, #88	; 0x58
  403df6:	f200 83d9 	bhi.w	4045ac <_svfprintf_r+0x864>
  403dfa:	e8df f011 	tbh	[pc, r1, lsl #1]
  403dfe:	0270      	.short	0x0270
  403e00:	03d703d7 	.word	0x03d703d7
  403e04:	03d70374 	.word	0x03d70374
  403e08:	03d703d7 	.word	0x03d703d7
  403e0c:	03d703d7 	.word	0x03d703d7
  403e10:	02f003d7 	.word	0x02f003d7
  403e14:	03d7020d 	.word	0x03d7020d
  403e18:	021101f4 	.word	0x021101f4
  403e1c:	037b03d7 	.word	0x037b03d7
  403e20:	02ba02ba 	.word	0x02ba02ba
  403e24:	02ba02ba 	.word	0x02ba02ba
  403e28:	02ba02ba 	.word	0x02ba02ba
  403e2c:	02ba02ba 	.word	0x02ba02ba
  403e30:	03d702ba 	.word	0x03d702ba
  403e34:	03d703d7 	.word	0x03d703d7
  403e38:	03d703d7 	.word	0x03d703d7
  403e3c:	03d703d7 	.word	0x03d703d7
  403e40:	03d703d7 	.word	0x03d703d7
  403e44:	02c903d7 	.word	0x02c903d7
  403e48:	03d7038b 	.word	0x03d7038b
  403e4c:	03d7038b 	.word	0x03d7038b
  403e50:	03d703d7 	.word	0x03d703d7
  403e54:	036d03d7 	.word	0x036d03d7
  403e58:	03d703d7 	.word	0x03d703d7
  403e5c:	03d70305 	.word	0x03d70305
  403e60:	03d703d7 	.word	0x03d703d7
  403e64:	03d703d7 	.word	0x03d703d7
  403e68:	03d70323 	.word	0x03d70323
  403e6c:	033d03d7 	.word	0x033d03d7
  403e70:	03d703d7 	.word	0x03d703d7
  403e74:	03d703d7 	.word	0x03d703d7
  403e78:	03d703d7 	.word	0x03d703d7
  403e7c:	03d703d7 	.word	0x03d703d7
  403e80:	03d703d7 	.word	0x03d703d7
  403e84:	022c0358 	.word	0x022c0358
  403e88:	038b038b 	.word	0x038b038b
  403e8c:	02fe038b 	.word	0x02fe038b
  403e90:	03d7022c 	.word	0x03d7022c
  403e94:	02e603d7 	.word	0x02e603d7
  403e98:	027e03d7 	.word	0x027e03d7
  403e9c:	03c001fb 	.word	0x03c001fb
  403ea0:	03d70277 	.word	0x03d70277
  403ea4:	03d70292 	.word	0x03d70292
  403ea8:	03d7007a 	.word	0x03d7007a
  403eac:	024a03d7 	.word	0x024a03d7
  403eb0:	9808      	ldr	r0, [sp, #32]
  403eb2:	9307      	str	r3, [sp, #28]
  403eb4:	4631      	mov	r1, r6
  403eb6:	aa23      	add	r2, sp, #140	; 0x8c
  403eb8:	f003 fbc6 	bl	407648 <__ssprint_r>
  403ebc:	b950      	cbnz	r0, 403ed4 <_svfprintf_r+0x18c>
  403ebe:	463c      	mov	r4, r7
  403ec0:	9b07      	ldr	r3, [sp, #28]
  403ec2:	e783      	b.n	403dcc <_svfprintf_r+0x84>
  403ec4:	9808      	ldr	r0, [sp, #32]
  403ec6:	4631      	mov	r1, r6
  403ec8:	aa23      	add	r2, sp, #140	; 0x8c
  403eca:	f003 fbbd 	bl	407648 <__ssprint_r>
  403ece:	2800      	cmp	r0, #0
  403ed0:	f000 8185 	beq.w	4041de <_svfprintf_r+0x496>
  403ed4:	46b1      	mov	r9, r6
  403ed6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  403eda:	f013 0f40 	tst.w	r3, #64	; 0x40
  403ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ee0:	bf18      	it	ne
  403ee2:	f04f 33ff 	movne.w	r3, #4294967295
  403ee6:	4618      	mov	r0, r3
  403ee8:	b041      	add	sp, #260	; 0x104
  403eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403ef0:	e76f      	b.n	403dd2 <_svfprintf_r+0x8a>
  403ef2:	930a      	str	r3, [sp, #40]	; 0x28
  403ef4:	9b07      	ldr	r3, [sp, #28]
  403ef6:	0698      	lsls	r0, r3, #26
  403ef8:	f140 82ad 	bpl.w	404456 <_svfprintf_r+0x70e>
  403efc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403efe:	f103 0907 	add.w	r9, r3, #7
  403f02:	f029 0307 	bic.w	r3, r9, #7
  403f06:	f103 0208 	add.w	r2, r3, #8
  403f0a:	e9d3 8900 	ldrd	r8, r9, [r3]
  403f0e:	920e      	str	r2, [sp, #56]	; 0x38
  403f10:	2301      	movs	r3, #1
  403f12:	f04f 0c00 	mov.w	ip, #0
  403f16:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403f1a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  403f1e:	f1ba 0f00 	cmp.w	sl, #0
  403f22:	db03      	blt.n	403f2c <_svfprintf_r+0x1e4>
  403f24:	9a07      	ldr	r2, [sp, #28]
  403f26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403f2a:	9207      	str	r2, [sp, #28]
  403f2c:	ea58 0209 	orrs.w	r2, r8, r9
  403f30:	f040 834c 	bne.w	4045cc <_svfprintf_r+0x884>
  403f34:	f1ba 0f00 	cmp.w	sl, #0
  403f38:	f000 8451 	beq.w	4047de <_svfprintf_r+0xa96>
  403f3c:	2b01      	cmp	r3, #1
  403f3e:	f000 834f 	beq.w	4045e0 <_svfprintf_r+0x898>
  403f42:	2b02      	cmp	r3, #2
  403f44:	f000 8490 	beq.w	404868 <_svfprintf_r+0xb20>
  403f48:	4639      	mov	r1, r7
  403f4a:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  403f4e:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  403f52:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  403f56:	f008 0307 	and.w	r3, r8, #7
  403f5a:	4681      	mov	r9, r0
  403f5c:	4690      	mov	r8, r2
  403f5e:	3330      	adds	r3, #48	; 0x30
  403f60:	ea58 0209 	orrs.w	r2, r8, r9
  403f64:	f801 3d01 	strb.w	r3, [r1, #-1]!
  403f68:	d1ef      	bne.n	403f4a <_svfprintf_r+0x202>
  403f6a:	9a07      	ldr	r2, [sp, #28]
  403f6c:	9110      	str	r1, [sp, #64]	; 0x40
  403f6e:	07d2      	lsls	r2, r2, #31
  403f70:	f100 8544 	bmi.w	4049fc <_svfprintf_r+0xcb4>
  403f74:	1a7b      	subs	r3, r7, r1
  403f76:	930d      	str	r3, [sp, #52]	; 0x34
  403f78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403f7a:	4592      	cmp	sl, r2
  403f7c:	4653      	mov	r3, sl
  403f7e:	bfb8      	it	lt
  403f80:	4613      	movlt	r3, r2
  403f82:	9309      	str	r3, [sp, #36]	; 0x24
  403f84:	2300      	movs	r3, #0
  403f86:	9312      	str	r3, [sp, #72]	; 0x48
  403f88:	f1bc 0f00 	cmp.w	ip, #0
  403f8c:	d002      	beq.n	403f94 <_svfprintf_r+0x24c>
  403f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403f90:	3301      	adds	r3, #1
  403f92:	9309      	str	r3, [sp, #36]	; 0x24
  403f94:	9b07      	ldr	r3, [sp, #28]
  403f96:	f013 0302 	ands.w	r3, r3, #2
  403f9a:	930f      	str	r3, [sp, #60]	; 0x3c
  403f9c:	d002      	beq.n	403fa4 <_svfprintf_r+0x25c>
  403f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403fa0:	3302      	adds	r3, #2
  403fa2:	9309      	str	r3, [sp, #36]	; 0x24
  403fa4:	9b07      	ldr	r3, [sp, #28]
  403fa6:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  403faa:	f040 830c 	bne.w	4045c6 <_svfprintf_r+0x87e>
  403fae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403fb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403fb2:	ebc2 0803 	rsb	r8, r2, r3
  403fb6:	f1b8 0f00 	cmp.w	r8, #0
  403fba:	f340 8304 	ble.w	4045c6 <_svfprintf_r+0x87e>
  403fbe:	f1b8 0f10 	cmp.w	r8, #16
  403fc2:	9925      	ldr	r1, [sp, #148]	; 0x94
  403fc4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403fc6:	f8df a544 	ldr.w	sl, [pc, #1348]	; 40450c <_svfprintf_r+0x7c4>
  403fca:	dd29      	ble.n	404020 <_svfprintf_r+0x2d8>
  403fcc:	4653      	mov	r3, sl
  403fce:	f04f 0b10 	mov.w	fp, #16
  403fd2:	46c2      	mov	sl, r8
  403fd4:	46a8      	mov	r8, r5
  403fd6:	461d      	mov	r5, r3
  403fd8:	e006      	b.n	403fe8 <_svfprintf_r+0x2a0>
  403fda:	f1aa 0a10 	sub.w	sl, sl, #16
  403fde:	f1ba 0f10 	cmp.w	sl, #16
  403fe2:	f104 0408 	add.w	r4, r4, #8
  403fe6:	dd17      	ble.n	404018 <_svfprintf_r+0x2d0>
  403fe8:	3201      	adds	r2, #1
  403fea:	3110      	adds	r1, #16
  403fec:	2a07      	cmp	r2, #7
  403fee:	9125      	str	r1, [sp, #148]	; 0x94
  403ff0:	9224      	str	r2, [sp, #144]	; 0x90
  403ff2:	e884 0820 	stmia.w	r4, {r5, fp}
  403ff6:	ddf0      	ble.n	403fda <_svfprintf_r+0x292>
  403ff8:	9808      	ldr	r0, [sp, #32]
  403ffa:	4631      	mov	r1, r6
  403ffc:	aa23      	add	r2, sp, #140	; 0x8c
  403ffe:	f003 fb23 	bl	407648 <__ssprint_r>
  404002:	2800      	cmp	r0, #0
  404004:	f47f af66 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404008:	f1aa 0a10 	sub.w	sl, sl, #16
  40400c:	f1ba 0f10 	cmp.w	sl, #16
  404010:	9925      	ldr	r1, [sp, #148]	; 0x94
  404012:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404014:	463c      	mov	r4, r7
  404016:	dce7      	bgt.n	403fe8 <_svfprintf_r+0x2a0>
  404018:	462b      	mov	r3, r5
  40401a:	4645      	mov	r5, r8
  40401c:	46d0      	mov	r8, sl
  40401e:	469a      	mov	sl, r3
  404020:	3201      	adds	r2, #1
  404022:	eb08 0b01 	add.w	fp, r8, r1
  404026:	2a07      	cmp	r2, #7
  404028:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40402c:	9224      	str	r2, [sp, #144]	; 0x90
  40402e:	f8c4 a000 	str.w	sl, [r4]
  404032:	f8c4 8004 	str.w	r8, [r4, #4]
  404036:	f300 847b 	bgt.w	404930 <_svfprintf_r+0xbe8>
  40403a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40403e:	3408      	adds	r4, #8
  404040:	f1bc 0f00 	cmp.w	ip, #0
  404044:	d00f      	beq.n	404066 <_svfprintf_r+0x31e>
  404046:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404048:	3301      	adds	r3, #1
  40404a:	f10b 0b01 	add.w	fp, fp, #1
  40404e:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404052:	2201      	movs	r2, #1
  404054:	2b07      	cmp	r3, #7
  404056:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40405a:	9324      	str	r3, [sp, #144]	; 0x90
  40405c:	e884 0006 	stmia.w	r4, {r1, r2}
  404060:	f300 83da 	bgt.w	404818 <_svfprintf_r+0xad0>
  404064:	3408      	adds	r4, #8
  404066:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404068:	b173      	cbz	r3, 404088 <_svfprintf_r+0x340>
  40406a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40406c:	3301      	adds	r3, #1
  40406e:	f10b 0b02 	add.w	fp, fp, #2
  404072:	a91c      	add	r1, sp, #112	; 0x70
  404074:	2202      	movs	r2, #2
  404076:	2b07      	cmp	r3, #7
  404078:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40407c:	9324      	str	r3, [sp, #144]	; 0x90
  40407e:	e884 0006 	stmia.w	r4, {r1, r2}
  404082:	f300 83d5 	bgt.w	404830 <_svfprintf_r+0xae8>
  404086:	3408      	adds	r4, #8
  404088:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  40408c:	f000 8311 	beq.w	4046b2 <_svfprintf_r+0x96a>
  404090:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404092:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404094:	ebc2 0a03 	rsb	sl, r2, r3
  404098:	f1ba 0f00 	cmp.w	sl, #0
  40409c:	dd3c      	ble.n	404118 <_svfprintf_r+0x3d0>
  40409e:	f1ba 0f10 	cmp.w	sl, #16
  4040a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040a4:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 404510 <_svfprintf_r+0x7c8>
  4040a8:	dd2b      	ble.n	404102 <_svfprintf_r+0x3ba>
  4040aa:	4649      	mov	r1, r9
  4040ac:	465b      	mov	r3, fp
  4040ae:	46a9      	mov	r9, r5
  4040b0:	f04f 0810 	mov.w	r8, #16
  4040b4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4040b8:	460d      	mov	r5, r1
  4040ba:	e006      	b.n	4040ca <_svfprintf_r+0x382>
  4040bc:	f1aa 0a10 	sub.w	sl, sl, #16
  4040c0:	f1ba 0f10 	cmp.w	sl, #16
  4040c4:	f104 0408 	add.w	r4, r4, #8
  4040c8:	dd17      	ble.n	4040fa <_svfprintf_r+0x3b2>
  4040ca:	3201      	adds	r2, #1
  4040cc:	3310      	adds	r3, #16
  4040ce:	2a07      	cmp	r2, #7
  4040d0:	9325      	str	r3, [sp, #148]	; 0x94
  4040d2:	9224      	str	r2, [sp, #144]	; 0x90
  4040d4:	e884 0120 	stmia.w	r4, {r5, r8}
  4040d8:	ddf0      	ble.n	4040bc <_svfprintf_r+0x374>
  4040da:	4658      	mov	r0, fp
  4040dc:	4631      	mov	r1, r6
  4040de:	aa23      	add	r2, sp, #140	; 0x8c
  4040e0:	f003 fab2 	bl	407648 <__ssprint_r>
  4040e4:	2800      	cmp	r0, #0
  4040e6:	f47f aef5 	bne.w	403ed4 <_svfprintf_r+0x18c>
  4040ea:	f1aa 0a10 	sub.w	sl, sl, #16
  4040ee:	f1ba 0f10 	cmp.w	sl, #16
  4040f2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4040f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4040f6:	463c      	mov	r4, r7
  4040f8:	dce7      	bgt.n	4040ca <_svfprintf_r+0x382>
  4040fa:	469b      	mov	fp, r3
  4040fc:	462b      	mov	r3, r5
  4040fe:	464d      	mov	r5, r9
  404100:	4699      	mov	r9, r3
  404102:	3201      	adds	r2, #1
  404104:	44d3      	add	fp, sl
  404106:	2a07      	cmp	r2, #7
  404108:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40410c:	9224      	str	r2, [sp, #144]	; 0x90
  40410e:	e884 0600 	stmia.w	r4, {r9, sl}
  404112:	f300 8375 	bgt.w	404800 <_svfprintf_r+0xab8>
  404116:	3408      	adds	r4, #8
  404118:	9b07      	ldr	r3, [sp, #28]
  40411a:	05d9      	lsls	r1, r3, #23
  40411c:	f100 826c 	bmi.w	4045f8 <_svfprintf_r+0x8b0>
  404120:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404122:	990d      	ldr	r1, [sp, #52]	; 0x34
  404124:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404126:	6022      	str	r2, [r4, #0]
  404128:	3301      	adds	r3, #1
  40412a:	448b      	add	fp, r1
  40412c:	2b07      	cmp	r3, #7
  40412e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404132:	6061      	str	r1, [r4, #4]
  404134:	9324      	str	r3, [sp, #144]	; 0x90
  404136:	f300 8346 	bgt.w	4047c6 <_svfprintf_r+0xa7e>
  40413a:	3408      	adds	r4, #8
  40413c:	9b07      	ldr	r3, [sp, #28]
  40413e:	075a      	lsls	r2, r3, #29
  404140:	d541      	bpl.n	4041c6 <_svfprintf_r+0x47e>
  404142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404144:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404146:	1a9d      	subs	r5, r3, r2
  404148:	2d00      	cmp	r5, #0
  40414a:	dd3c      	ble.n	4041c6 <_svfprintf_r+0x47e>
  40414c:	2d10      	cmp	r5, #16
  40414e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404150:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 40450c <_svfprintf_r+0x7c4>
  404154:	dd23      	ble.n	40419e <_svfprintf_r+0x456>
  404156:	f04f 0810 	mov.w	r8, #16
  40415a:	465a      	mov	r2, fp
  40415c:	f8dd 9020 	ldr.w	r9, [sp, #32]
  404160:	e004      	b.n	40416c <_svfprintf_r+0x424>
  404162:	3d10      	subs	r5, #16
  404164:	2d10      	cmp	r5, #16
  404166:	f104 0408 	add.w	r4, r4, #8
  40416a:	dd17      	ble.n	40419c <_svfprintf_r+0x454>
  40416c:	3301      	adds	r3, #1
  40416e:	3210      	adds	r2, #16
  404170:	2b07      	cmp	r3, #7
  404172:	9225      	str	r2, [sp, #148]	; 0x94
  404174:	9324      	str	r3, [sp, #144]	; 0x90
  404176:	f8c4 a000 	str.w	sl, [r4]
  40417a:	f8c4 8004 	str.w	r8, [r4, #4]
  40417e:	ddf0      	ble.n	404162 <_svfprintf_r+0x41a>
  404180:	4648      	mov	r0, r9
  404182:	4631      	mov	r1, r6
  404184:	aa23      	add	r2, sp, #140	; 0x8c
  404186:	f003 fa5f 	bl	407648 <__ssprint_r>
  40418a:	2800      	cmp	r0, #0
  40418c:	f47f aea2 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404190:	3d10      	subs	r5, #16
  404192:	2d10      	cmp	r5, #16
  404194:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404196:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404198:	463c      	mov	r4, r7
  40419a:	dce7      	bgt.n	40416c <_svfprintf_r+0x424>
  40419c:	4693      	mov	fp, r2
  40419e:	3301      	adds	r3, #1
  4041a0:	44ab      	add	fp, r5
  4041a2:	2b07      	cmp	r3, #7
  4041a4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4041a8:	9324      	str	r3, [sp, #144]	; 0x90
  4041aa:	f8c4 a000 	str.w	sl, [r4]
  4041ae:	6065      	str	r5, [r4, #4]
  4041b0:	dd09      	ble.n	4041c6 <_svfprintf_r+0x47e>
  4041b2:	9808      	ldr	r0, [sp, #32]
  4041b4:	4631      	mov	r1, r6
  4041b6:	aa23      	add	r2, sp, #140	; 0x8c
  4041b8:	f003 fa46 	bl	407648 <__ssprint_r>
  4041bc:	2800      	cmp	r0, #0
  4041be:	f47f ae89 	bne.w	403ed4 <_svfprintf_r+0x18c>
  4041c2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4041c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4041c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4041ca:	990c      	ldr	r1, [sp, #48]	; 0x30
  4041cc:	428a      	cmp	r2, r1
  4041ce:	bfac      	ite	ge
  4041d0:	189b      	addge	r3, r3, r2
  4041d2:	185b      	addlt	r3, r3, r1
  4041d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4041d6:	f1bb 0f00 	cmp.w	fp, #0
  4041da:	f47f ae73 	bne.w	403ec4 <_svfprintf_r+0x17c>
  4041de:	2300      	movs	r3, #0
  4041e0:	9324      	str	r3, [sp, #144]	; 0x90
  4041e2:	463c      	mov	r4, r7
  4041e4:	e5d5      	b.n	403d92 <_svfprintf_r+0x4a>
  4041e6:	4619      	mov	r1, r3
  4041e8:	9807      	ldr	r0, [sp, #28]
  4041ea:	781d      	ldrb	r5, [r3, #0]
  4041ec:	f040 0004 	orr.w	r0, r0, #4
  4041f0:	9007      	str	r0, [sp, #28]
  4041f2:	e5fc      	b.n	403dee <_svfprintf_r+0xa6>
  4041f4:	930a      	str	r3, [sp, #40]	; 0x28
  4041f6:	9b07      	ldr	r3, [sp, #28]
  4041f8:	f013 0320 	ands.w	r3, r3, #32
  4041fc:	f000 810e 	beq.w	40441c <_svfprintf_r+0x6d4>
  404200:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404202:	f103 0907 	add.w	r9, r3, #7
  404206:	f029 0307 	bic.w	r3, r9, #7
  40420a:	f103 0208 	add.w	r2, r3, #8
  40420e:	e9d3 8900 	ldrd	r8, r9, [r3]
  404212:	920e      	str	r2, [sp, #56]	; 0x38
  404214:	2300      	movs	r3, #0
  404216:	e67c      	b.n	403f12 <_svfprintf_r+0x1ca>
  404218:	781d      	ldrb	r5, [r3, #0]
  40421a:	4619      	mov	r1, r3
  40421c:	222b      	movs	r2, #43	; 0x2b
  40421e:	e5e6      	b.n	403dee <_svfprintf_r+0xa6>
  404220:	781d      	ldrb	r5, [r3, #0]
  404222:	2d2a      	cmp	r5, #42	; 0x2a
  404224:	f103 0101 	add.w	r1, r3, #1
  404228:	f000 87ad 	beq.w	405186 <_svfprintf_r+0x143e>
  40422c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404230:	2809      	cmp	r0, #9
  404232:	460b      	mov	r3, r1
  404234:	f04f 0a00 	mov.w	sl, #0
  404238:	f63f adda 	bhi.w	403df0 <_svfprintf_r+0xa8>
  40423c:	f813 5b01 	ldrb.w	r5, [r3], #1
  404240:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  404244:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  404248:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40424c:	2809      	cmp	r0, #9
  40424e:	d9f5      	bls.n	40423c <_svfprintf_r+0x4f4>
  404250:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  404254:	e5cc      	b.n	403df0 <_svfprintf_r+0xa8>
  404256:	930a      	str	r3, [sp, #40]	; 0x28
  404258:	9b07      	ldr	r3, [sp, #28]
  40425a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40425e:	069b      	lsls	r3, r3, #26
  404260:	f140 80a1 	bpl.w	4043a6 <_svfprintf_r+0x65e>
  404264:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404266:	f103 0907 	add.w	r9, r3, #7
  40426a:	f029 0907 	bic.w	r9, r9, #7
  40426e:	e9d9 2300 	ldrd	r2, r3, [r9]
  404272:	f109 0108 	add.w	r1, r9, #8
  404276:	910e      	str	r1, [sp, #56]	; 0x38
  404278:	4690      	mov	r8, r2
  40427a:	4699      	mov	r9, r3
  40427c:	2a00      	cmp	r2, #0
  40427e:	f173 0300 	sbcs.w	r3, r3, #0
  404282:	f2c0 840b 	blt.w	404a9c <_svfprintf_r+0xd54>
  404286:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40428a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40428e:	2301      	movs	r3, #1
  404290:	e645      	b.n	403f1e <_svfprintf_r+0x1d6>
  404292:	930a      	str	r3, [sp, #40]	; 0x28
  404294:	4b9b      	ldr	r3, [pc, #620]	; (404504 <_svfprintf_r+0x7bc>)
  404296:	9316      	str	r3, [sp, #88]	; 0x58
  404298:	9b07      	ldr	r3, [sp, #28]
  40429a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40429e:	069b      	lsls	r3, r3, #26
  4042a0:	f140 80f3 	bpl.w	40448a <_svfprintf_r+0x742>
  4042a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042a6:	f103 0907 	add.w	r9, r3, #7
  4042aa:	f029 0307 	bic.w	r3, r9, #7
  4042ae:	e9d3 8900 	ldrd	r8, r9, [r3]
  4042b2:	f103 0208 	add.w	r2, r3, #8
  4042b6:	920e      	str	r2, [sp, #56]	; 0x38
  4042b8:	9b07      	ldr	r3, [sp, #28]
  4042ba:	07d9      	lsls	r1, r3, #31
  4042bc:	f140 80f5 	bpl.w	4044aa <_svfprintf_r+0x762>
  4042c0:	ea58 0309 	orrs.w	r3, r8, r9
  4042c4:	f000 80f1 	beq.w	4044aa <_svfprintf_r+0x762>
  4042c8:	9a07      	ldr	r2, [sp, #28]
  4042ca:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4042ce:	2330      	movs	r3, #48	; 0x30
  4042d0:	f042 0202 	orr.w	r2, r2, #2
  4042d4:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4042d8:	9207      	str	r2, [sp, #28]
  4042da:	2302      	movs	r3, #2
  4042dc:	e619      	b.n	403f12 <_svfprintf_r+0x1ca>
  4042de:	781d      	ldrb	r5, [r3, #0]
  4042e0:	4619      	mov	r1, r3
  4042e2:	2a00      	cmp	r2, #0
  4042e4:	f47f ad83 	bne.w	403dee <_svfprintf_r+0xa6>
  4042e8:	2220      	movs	r2, #32
  4042ea:	e580      	b.n	403dee <_svfprintf_r+0xa6>
  4042ec:	9907      	ldr	r1, [sp, #28]
  4042ee:	f041 0120 	orr.w	r1, r1, #32
  4042f2:	9107      	str	r1, [sp, #28]
  4042f4:	781d      	ldrb	r5, [r3, #0]
  4042f6:	4619      	mov	r1, r3
  4042f8:	e579      	b.n	403dee <_svfprintf_r+0xa6>
  4042fa:	930a      	str	r3, [sp, #40]	; 0x28
  4042fc:	9b07      	ldr	r3, [sp, #28]
  4042fe:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404302:	069a      	lsls	r2, r3, #26
  404304:	f140 84a1 	bpl.w	404c4a <_svfprintf_r+0xf02>
  404308:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40430a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40430c:	ea4f 79e1 	mov.w	r9, r1, asr #31
  404310:	6813      	ldr	r3, [r2, #0]
  404312:	4608      	mov	r0, r1
  404314:	4688      	mov	r8, r1
  404316:	3204      	adds	r2, #4
  404318:	4649      	mov	r1, r9
  40431a:	920e      	str	r2, [sp, #56]	; 0x38
  40431c:	e9c3 0100 	strd	r0, r1, [r3]
  404320:	e537      	b.n	403d92 <_svfprintf_r+0x4a>
  404322:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404324:	930a      	str	r3, [sp, #40]	; 0x28
  404326:	6813      	ldr	r3, [r2, #0]
  404328:	9310      	str	r3, [sp, #64]	; 0x40
  40432a:	f04f 0b00 	mov.w	fp, #0
  40432e:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  404332:	f102 0904 	add.w	r9, r2, #4
  404336:	2b00      	cmp	r3, #0
  404338:	f000 863b 	beq.w	404fb2 <_svfprintf_r+0x126a>
  40433c:	f1ba 0f00 	cmp.w	sl, #0
  404340:	9810      	ldr	r0, [sp, #64]	; 0x40
  404342:	f2c0 85e9 	blt.w	404f18 <_svfprintf_r+0x11d0>
  404346:	4659      	mov	r1, fp
  404348:	4652      	mov	r2, sl
  40434a:	f002 fb09 	bl	406960 <memchr>
  40434e:	2800      	cmp	r0, #0
  404350:	f000 866c 	beq.w	40502c <_svfprintf_r+0x12e4>
  404354:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404356:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40435a:	1ac3      	subs	r3, r0, r3
  40435c:	930d      	str	r3, [sp, #52]	; 0x34
  40435e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404362:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404366:	9309      	str	r3, [sp, #36]	; 0x24
  404368:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  40436c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404370:	e60a      	b.n	403f88 <_svfprintf_r+0x240>
  404372:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404376:	2100      	movs	r1, #0
  404378:	f813 5b01 	ldrb.w	r5, [r3], #1
  40437c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404380:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  404384:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  404388:	2809      	cmp	r0, #9
  40438a:	d9f5      	bls.n	404378 <_svfprintf_r+0x630>
  40438c:	910c      	str	r1, [sp, #48]	; 0x30
  40438e:	e52f      	b.n	403df0 <_svfprintf_r+0xa8>
  404390:	930a      	str	r3, [sp, #40]	; 0x28
  404392:	9b07      	ldr	r3, [sp, #28]
  404394:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404398:	f043 0310 	orr.w	r3, r3, #16
  40439c:	9307      	str	r3, [sp, #28]
  40439e:	9b07      	ldr	r3, [sp, #28]
  4043a0:	069b      	lsls	r3, r3, #26
  4043a2:	f53f af5f 	bmi.w	404264 <_svfprintf_r+0x51c>
  4043a6:	9b07      	ldr	r3, [sp, #28]
  4043a8:	06d8      	lsls	r0, r3, #27
  4043aa:	f100 8368 	bmi.w	404a7e <_svfprintf_r+0xd36>
  4043ae:	9b07      	ldr	r3, [sp, #28]
  4043b0:	0659      	lsls	r1, r3, #25
  4043b2:	f140 8364 	bpl.w	404a7e <_svfprintf_r+0xd36>
  4043b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4043b8:	f9b1 8000 	ldrsh.w	r8, [r1]
  4043bc:	3104      	adds	r1, #4
  4043be:	ea4f 79e8 	mov.w	r9, r8, asr #31
  4043c2:	4642      	mov	r2, r8
  4043c4:	464b      	mov	r3, r9
  4043c6:	910e      	str	r1, [sp, #56]	; 0x38
  4043c8:	e758      	b.n	40427c <_svfprintf_r+0x534>
  4043ca:	781d      	ldrb	r5, [r3, #0]
  4043cc:	9907      	ldr	r1, [sp, #28]
  4043ce:	2d6c      	cmp	r5, #108	; 0x6c
  4043d0:	f000 84cb 	beq.w	404d6a <_svfprintf_r+0x1022>
  4043d4:	f041 0110 	orr.w	r1, r1, #16
  4043d8:	9107      	str	r1, [sp, #28]
  4043da:	4619      	mov	r1, r3
  4043dc:	e507      	b.n	403dee <_svfprintf_r+0xa6>
  4043de:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4043e0:	6829      	ldr	r1, [r5, #0]
  4043e2:	910c      	str	r1, [sp, #48]	; 0x30
  4043e4:	4608      	mov	r0, r1
  4043e6:	2800      	cmp	r0, #0
  4043e8:	4629      	mov	r1, r5
  4043ea:	f101 0104 	add.w	r1, r1, #4
  4043ee:	f2c0 84b5 	blt.w	404d5c <_svfprintf_r+0x1014>
  4043f2:	910e      	str	r1, [sp, #56]	; 0x38
  4043f4:	781d      	ldrb	r5, [r3, #0]
  4043f6:	4619      	mov	r1, r3
  4043f8:	e4f9      	b.n	403dee <_svfprintf_r+0xa6>
  4043fa:	9907      	ldr	r1, [sp, #28]
  4043fc:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  404400:	9107      	str	r1, [sp, #28]
  404402:	781d      	ldrb	r5, [r3, #0]
  404404:	4619      	mov	r1, r3
  404406:	e4f2      	b.n	403dee <_svfprintf_r+0xa6>
  404408:	930a      	str	r3, [sp, #40]	; 0x28
  40440a:	9b07      	ldr	r3, [sp, #28]
  40440c:	f043 0310 	orr.w	r3, r3, #16
  404410:	9307      	str	r3, [sp, #28]
  404412:	9b07      	ldr	r3, [sp, #28]
  404414:	f013 0320 	ands.w	r3, r3, #32
  404418:	f47f aef2 	bne.w	404200 <_svfprintf_r+0x4b8>
  40441c:	9a07      	ldr	r2, [sp, #28]
  40441e:	f012 0210 	ands.w	r2, r2, #16
  404422:	f040 8319 	bne.w	404a58 <_svfprintf_r+0xd10>
  404426:	9b07      	ldr	r3, [sp, #28]
  404428:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  40442c:	f000 8314 	beq.w	404a58 <_svfprintf_r+0xd10>
  404430:	990e      	ldr	r1, [sp, #56]	; 0x38
  404432:	4613      	mov	r3, r2
  404434:	460a      	mov	r2, r1
  404436:	3204      	adds	r2, #4
  404438:	f8b1 8000 	ldrh.w	r8, [r1]
  40443c:	920e      	str	r2, [sp, #56]	; 0x38
  40443e:	f04f 0900 	mov.w	r9, #0
  404442:	e566      	b.n	403f12 <_svfprintf_r+0x1ca>
  404444:	930a      	str	r3, [sp, #40]	; 0x28
  404446:	9b07      	ldr	r3, [sp, #28]
  404448:	f043 0310 	orr.w	r3, r3, #16
  40444c:	9307      	str	r3, [sp, #28]
  40444e:	9b07      	ldr	r3, [sp, #28]
  404450:	0698      	lsls	r0, r3, #26
  404452:	f53f ad53 	bmi.w	403efc <_svfprintf_r+0x1b4>
  404456:	9b07      	ldr	r3, [sp, #28]
  404458:	06d9      	lsls	r1, r3, #27
  40445a:	f100 8306 	bmi.w	404a6a <_svfprintf_r+0xd22>
  40445e:	9b07      	ldr	r3, [sp, #28]
  404460:	065a      	lsls	r2, r3, #25
  404462:	f140 8302 	bpl.w	404a6a <_svfprintf_r+0xd22>
  404466:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404468:	f8b2 8000 	ldrh.w	r8, [r2]
  40446c:	3204      	adds	r2, #4
  40446e:	f04f 0900 	mov.w	r9, #0
  404472:	2301      	movs	r3, #1
  404474:	920e      	str	r2, [sp, #56]	; 0x38
  404476:	e54c      	b.n	403f12 <_svfprintf_r+0x1ca>
  404478:	930a      	str	r3, [sp, #40]	; 0x28
  40447a:	4b23      	ldr	r3, [pc, #140]	; (404508 <_svfprintf_r+0x7c0>)
  40447c:	9316      	str	r3, [sp, #88]	; 0x58
  40447e:	9b07      	ldr	r3, [sp, #28]
  404480:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  404484:	069b      	lsls	r3, r3, #26
  404486:	f53f af0d 	bmi.w	4042a4 <_svfprintf_r+0x55c>
  40448a:	9b07      	ldr	r3, [sp, #28]
  40448c:	06d8      	lsls	r0, r3, #27
  40448e:	f140 83cd 	bpl.w	404c2c <_svfprintf_r+0xee4>
  404492:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404494:	4613      	mov	r3, r2
  404496:	681b      	ldr	r3, [r3, #0]
  404498:	4698      	mov	r8, r3
  40449a:	9b07      	ldr	r3, [sp, #28]
  40449c:	3204      	adds	r2, #4
  40449e:	07d9      	lsls	r1, r3, #31
  4044a0:	920e      	str	r2, [sp, #56]	; 0x38
  4044a2:	f04f 0900 	mov.w	r9, #0
  4044a6:	f53f af0b 	bmi.w	4042c0 <_svfprintf_r+0x578>
  4044aa:	2302      	movs	r3, #2
  4044ac:	e531      	b.n	403f12 <_svfprintf_r+0x1ca>
  4044ae:	990e      	ldr	r1, [sp, #56]	; 0x38
  4044b0:	930a      	str	r3, [sp, #40]	; 0x28
  4044b2:	680a      	ldr	r2, [r1, #0]
  4044b4:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4044b8:	2300      	movs	r3, #0
  4044ba:	2201      	movs	r2, #1
  4044bc:	3104      	adds	r1, #4
  4044be:	469c      	mov	ip, r3
  4044c0:	9209      	str	r2, [sp, #36]	; 0x24
  4044c2:	910e      	str	r1, [sp, #56]	; 0x38
  4044c4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4044c8:	ab26      	add	r3, sp, #152	; 0x98
  4044ca:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4044ce:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4044d2:	920d      	str	r2, [sp, #52]	; 0x34
  4044d4:	9310      	str	r3, [sp, #64]	; 0x40
  4044d6:	e55d      	b.n	403f94 <_svfprintf_r+0x24c>
  4044d8:	9907      	ldr	r1, [sp, #28]
  4044da:	f041 0108 	orr.w	r1, r1, #8
  4044de:	9107      	str	r1, [sp, #28]
  4044e0:	781d      	ldrb	r5, [r3, #0]
  4044e2:	4619      	mov	r1, r3
  4044e4:	e483      	b.n	403dee <_svfprintf_r+0xa6>
  4044e6:	9907      	ldr	r1, [sp, #28]
  4044e8:	f041 0101 	orr.w	r1, r1, #1
  4044ec:	9107      	str	r1, [sp, #28]
  4044ee:	781d      	ldrb	r5, [r3, #0]
  4044f0:	4619      	mov	r1, r3
  4044f2:	e47c      	b.n	403dee <_svfprintf_r+0xa6>
  4044f4:	9907      	ldr	r1, [sp, #28]
  4044f6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4044fa:	9107      	str	r1, [sp, #28]
  4044fc:	781d      	ldrb	r5, [r3, #0]
  4044fe:	4619      	mov	r1, r3
  404500:	e475      	b.n	403dee <_svfprintf_r+0xa6>
  404502:	bf00      	nop
  404504:	00408ee8 	.word	0x00408ee8
  404508:	00408ed4 	.word	0x00408ed4
  40450c:	00408eb4 	.word	0x00408eb4
  404510:	00408ea4 	.word	0x00408ea4
  404514:	930a      	str	r3, [sp, #40]	; 0x28
  404516:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404518:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40451c:	f103 0907 	add.w	r9, r3, #7
  404520:	f029 0307 	bic.w	r3, r9, #7
  404524:	f103 0208 	add.w	r2, r3, #8
  404528:	920e      	str	r2, [sp, #56]	; 0x38
  40452a:	681a      	ldr	r2, [r3, #0]
  40452c:	9214      	str	r2, [sp, #80]	; 0x50
  40452e:	685b      	ldr	r3, [r3, #4]
  404530:	9315      	str	r3, [sp, #84]	; 0x54
  404532:	9915      	ldr	r1, [sp, #84]	; 0x54
  404534:	9814      	ldr	r0, [sp, #80]	; 0x50
  404536:	f003 f849 	bl	4075cc <__fpclassifyd>
  40453a:	2801      	cmp	r0, #1
  40453c:	46d3      	mov	fp, sl
  40453e:	9814      	ldr	r0, [sp, #80]	; 0x50
  404540:	9915      	ldr	r1, [sp, #84]	; 0x54
  404542:	f040 8359 	bne.w	404bf8 <_svfprintf_r+0xeb0>
  404546:	2200      	movs	r2, #0
  404548:	2300      	movs	r3, #0
  40454a:	f003 f9e1 	bl	407910 <__aeabi_dcmplt>
  40454e:	2800      	cmp	r0, #0
  404550:	f040 8564 	bne.w	40501c <_svfprintf_r+0x12d4>
  404554:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404558:	9b07      	ldr	r3, [sp, #28]
  40455a:	4abe      	ldr	r2, [pc, #760]	; (404854 <_svfprintf_r+0xb0c>)
  40455c:	f8df e300 	ldr.w	lr, [pc, #768]	; 404860 <_svfprintf_r+0xb18>
  404560:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404564:	9307      	str	r3, [sp, #28]
  404566:	4613      	mov	r3, r2
  404568:	2103      	movs	r1, #3
  40456a:	2000      	movs	r0, #0
  40456c:	2d47      	cmp	r5, #71	; 0x47
  40456e:	bfd8      	it	le
  404570:	4673      	movle	r3, lr
  404572:	9109      	str	r1, [sp, #36]	; 0x24
  404574:	9011      	str	r0, [sp, #68]	; 0x44
  404576:	9310      	str	r3, [sp, #64]	; 0x40
  404578:	910d      	str	r1, [sp, #52]	; 0x34
  40457a:	9012      	str	r0, [sp, #72]	; 0x48
  40457c:	e504      	b.n	403f88 <_svfprintf_r+0x240>
  40457e:	980e      	ldr	r0, [sp, #56]	; 0x38
  404580:	9907      	ldr	r1, [sp, #28]
  404582:	930a      	str	r3, [sp, #40]	; 0x28
  404584:	2230      	movs	r2, #48	; 0x30
  404586:	6803      	ldr	r3, [r0, #0]
  404588:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  40458c:	4602      	mov	r2, r0
  40458e:	2578      	movs	r5, #120	; 0x78
  404590:	f041 0102 	orr.w	r1, r1, #2
  404594:	3204      	adds	r2, #4
  404596:	4698      	mov	r8, r3
  404598:	4baf      	ldr	r3, [pc, #700]	; (404858 <_svfprintf_r+0xb10>)
  40459a:	9316      	str	r3, [sp, #88]	; 0x58
  40459c:	9107      	str	r1, [sp, #28]
  40459e:	920e      	str	r2, [sp, #56]	; 0x38
  4045a0:	f04f 0900 	mov.w	r9, #0
  4045a4:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4045a8:	2302      	movs	r3, #2
  4045aa:	e4b2      	b.n	403f12 <_svfprintf_r+0x1ca>
  4045ac:	930a      	str	r3, [sp, #40]	; 0x28
  4045ae:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4045b2:	2d00      	cmp	r5, #0
  4045b4:	f000 83c6 	beq.w	404d44 <_svfprintf_r+0xffc>
  4045b8:	2300      	movs	r3, #0
  4045ba:	2201      	movs	r2, #1
  4045bc:	469c      	mov	ip, r3
  4045be:	9209      	str	r2, [sp, #36]	; 0x24
  4045c0:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  4045c4:	e77e      	b.n	4044c4 <_svfprintf_r+0x77c>
  4045c6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4045ca:	e539      	b.n	404040 <_svfprintf_r+0x2f8>
  4045cc:	2b01      	cmp	r3, #1
  4045ce:	f47f acb8 	bne.w	403f42 <_svfprintf_r+0x1fa>
  4045d2:	f1b9 0f00 	cmp.w	r9, #0
  4045d6:	bf08      	it	eq
  4045d8:	f1b8 0f0a 	cmpeq.w	r8, #10
  4045dc:	f080 821c 	bcs.w	404a18 <_svfprintf_r+0xcd0>
  4045e0:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4045e4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4045e8:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4045ec:	ebcb 0307 	rsb	r3, fp, r7
  4045f0:	930d      	str	r3, [sp, #52]	; 0x34
  4045f2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4045f6:	e4bf      	b.n	403f78 <_svfprintf_r+0x230>
  4045f8:	2d65      	cmp	r5, #101	; 0x65
  4045fa:	f340 80a0 	ble.w	40473e <_svfprintf_r+0x9f6>
  4045fe:	9814      	ldr	r0, [sp, #80]	; 0x50
  404600:	9915      	ldr	r1, [sp, #84]	; 0x54
  404602:	2200      	movs	r2, #0
  404604:	2300      	movs	r3, #0
  404606:	f003 f979 	bl	4078fc <__aeabi_dcmpeq>
  40460a:	2800      	cmp	r0, #0
  40460c:	f000 8145 	beq.w	40489a <_svfprintf_r+0xb52>
  404610:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404612:	4a92      	ldr	r2, [pc, #584]	; (40485c <_svfprintf_r+0xb14>)
  404614:	6022      	str	r2, [r4, #0]
  404616:	3301      	adds	r3, #1
  404618:	f10b 0b01 	add.w	fp, fp, #1
  40461c:	2201      	movs	r2, #1
  40461e:	2b07      	cmp	r3, #7
  404620:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404624:	9324      	str	r3, [sp, #144]	; 0x90
  404626:	6062      	str	r2, [r4, #4]
  404628:	f300 8334 	bgt.w	404c94 <_svfprintf_r+0xf4c>
  40462c:	3408      	adds	r4, #8
  40462e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404630:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404632:	4293      	cmp	r3, r2
  404634:	db03      	blt.n	40463e <_svfprintf_r+0x8f6>
  404636:	9b07      	ldr	r3, [sp, #28]
  404638:	07da      	lsls	r2, r3, #31
  40463a:	f57f ad7f 	bpl.w	40413c <_svfprintf_r+0x3f4>
  40463e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404640:	9918      	ldr	r1, [sp, #96]	; 0x60
  404642:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404644:	6022      	str	r2, [r4, #0]
  404646:	3301      	adds	r3, #1
  404648:	448b      	add	fp, r1
  40464a:	2b07      	cmp	r3, #7
  40464c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404650:	6061      	str	r1, [r4, #4]
  404652:	9324      	str	r3, [sp, #144]	; 0x90
  404654:	f300 8390 	bgt.w	404d78 <_svfprintf_r+0x1030>
  404658:	3408      	adds	r4, #8
  40465a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40465c:	1e5d      	subs	r5, r3, #1
  40465e:	2d00      	cmp	r5, #0
  404660:	f77f ad6c 	ble.w	40413c <_svfprintf_r+0x3f4>
  404664:	2d10      	cmp	r5, #16
  404666:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404668:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 404864 <_svfprintf_r+0xb1c>
  40466c:	f340 81ba 	ble.w	4049e4 <_svfprintf_r+0xc9c>
  404670:	f04f 0810 	mov.w	r8, #16
  404674:	465a      	mov	r2, fp
  404676:	f8dd a020 	ldr.w	sl, [sp, #32]
  40467a:	e004      	b.n	404686 <_svfprintf_r+0x93e>
  40467c:	3408      	adds	r4, #8
  40467e:	3d10      	subs	r5, #16
  404680:	2d10      	cmp	r5, #16
  404682:	f340 81ae 	ble.w	4049e2 <_svfprintf_r+0xc9a>
  404686:	3301      	adds	r3, #1
  404688:	3210      	adds	r2, #16
  40468a:	2b07      	cmp	r3, #7
  40468c:	9225      	str	r2, [sp, #148]	; 0x94
  40468e:	9324      	str	r3, [sp, #144]	; 0x90
  404690:	f8c4 9000 	str.w	r9, [r4]
  404694:	f8c4 8004 	str.w	r8, [r4, #4]
  404698:	ddf0      	ble.n	40467c <_svfprintf_r+0x934>
  40469a:	4650      	mov	r0, sl
  40469c:	4631      	mov	r1, r6
  40469e:	aa23      	add	r2, sp, #140	; 0x8c
  4046a0:	f002 ffd2 	bl	407648 <__ssprint_r>
  4046a4:	2800      	cmp	r0, #0
  4046a6:	f47f ac15 	bne.w	403ed4 <_svfprintf_r+0x18c>
  4046aa:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4046ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046ae:	463c      	mov	r4, r7
  4046b0:	e7e5      	b.n	40467e <_svfprintf_r+0x936>
  4046b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4046b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4046b6:	ebc2 0a03 	rsb	sl, r2, r3
  4046ba:	f1ba 0f00 	cmp.w	sl, #0
  4046be:	f77f ace7 	ble.w	404090 <_svfprintf_r+0x348>
  4046c2:	f1ba 0f10 	cmp.w	sl, #16
  4046c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4046c8:	f8df 9198 	ldr.w	r9, [pc, #408]	; 404864 <_svfprintf_r+0xb1c>
  4046cc:	dd2b      	ble.n	404726 <_svfprintf_r+0x9de>
  4046ce:	4649      	mov	r1, r9
  4046d0:	465b      	mov	r3, fp
  4046d2:	46a9      	mov	r9, r5
  4046d4:	f04f 0810 	mov.w	r8, #16
  4046d8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4046dc:	460d      	mov	r5, r1
  4046de:	e006      	b.n	4046ee <_svfprintf_r+0x9a6>
  4046e0:	f1aa 0a10 	sub.w	sl, sl, #16
  4046e4:	f1ba 0f10 	cmp.w	sl, #16
  4046e8:	f104 0408 	add.w	r4, r4, #8
  4046ec:	dd17      	ble.n	40471e <_svfprintf_r+0x9d6>
  4046ee:	3201      	adds	r2, #1
  4046f0:	3310      	adds	r3, #16
  4046f2:	2a07      	cmp	r2, #7
  4046f4:	9325      	str	r3, [sp, #148]	; 0x94
  4046f6:	9224      	str	r2, [sp, #144]	; 0x90
  4046f8:	e884 0120 	stmia.w	r4, {r5, r8}
  4046fc:	ddf0      	ble.n	4046e0 <_svfprintf_r+0x998>
  4046fe:	4658      	mov	r0, fp
  404700:	4631      	mov	r1, r6
  404702:	aa23      	add	r2, sp, #140	; 0x8c
  404704:	f002 ffa0 	bl	407648 <__ssprint_r>
  404708:	2800      	cmp	r0, #0
  40470a:	f47f abe3 	bne.w	403ed4 <_svfprintf_r+0x18c>
  40470e:	f1aa 0a10 	sub.w	sl, sl, #16
  404712:	f1ba 0f10 	cmp.w	sl, #16
  404716:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404718:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40471a:	463c      	mov	r4, r7
  40471c:	dce7      	bgt.n	4046ee <_svfprintf_r+0x9a6>
  40471e:	469b      	mov	fp, r3
  404720:	462b      	mov	r3, r5
  404722:	464d      	mov	r5, r9
  404724:	4699      	mov	r9, r3
  404726:	3201      	adds	r2, #1
  404728:	44d3      	add	fp, sl
  40472a:	2a07      	cmp	r2, #7
  40472c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404730:	9224      	str	r2, [sp, #144]	; 0x90
  404732:	e884 0600 	stmia.w	r4, {r9, sl}
  404736:	f300 8252 	bgt.w	404bde <_svfprintf_r+0xe96>
  40473a:	3408      	adds	r4, #8
  40473c:	e4a8      	b.n	404090 <_svfprintf_r+0x348>
  40473e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404740:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404742:	2b01      	cmp	r3, #1
  404744:	f340 8220 	ble.w	404b88 <_svfprintf_r+0xe40>
  404748:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40474a:	6023      	str	r3, [r4, #0]
  40474c:	3501      	adds	r5, #1
  40474e:	f10b 0301 	add.w	r3, fp, #1
  404752:	2201      	movs	r2, #1
  404754:	2d07      	cmp	r5, #7
  404756:	9325      	str	r3, [sp, #148]	; 0x94
  404758:	9524      	str	r5, [sp, #144]	; 0x90
  40475a:	6062      	str	r2, [r4, #4]
  40475c:	f300 8226 	bgt.w	404bac <_svfprintf_r+0xe64>
  404760:	3408      	adds	r4, #8
  404762:	9918      	ldr	r1, [sp, #96]	; 0x60
  404764:	6061      	str	r1, [r4, #4]
  404766:	3501      	adds	r5, #1
  404768:	eb03 0b01 	add.w	fp, r3, r1
  40476c:	2d07      	cmp	r5, #7
  40476e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404770:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404774:	9524      	str	r5, [sp, #144]	; 0x90
  404776:	6023      	str	r3, [r4, #0]
  404778:	f300 8224 	bgt.w	404bc4 <_svfprintf_r+0xe7c>
  40477c:	3408      	adds	r4, #8
  40477e:	2300      	movs	r3, #0
  404780:	9814      	ldr	r0, [sp, #80]	; 0x50
  404782:	9915      	ldr	r1, [sp, #84]	; 0x54
  404784:	2200      	movs	r2, #0
  404786:	f003 f8b9 	bl	4078fc <__aeabi_dcmpeq>
  40478a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40478c:	2800      	cmp	r0, #0
  40478e:	f040 80de 	bne.w	40494e <_svfprintf_r+0xc06>
  404792:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404794:	3b01      	subs	r3, #1
  404796:	3501      	adds	r5, #1
  404798:	3201      	adds	r2, #1
  40479a:	449b      	add	fp, r3
  40479c:	2d07      	cmp	r5, #7
  40479e:	9524      	str	r5, [sp, #144]	; 0x90
  4047a0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4047a4:	6022      	str	r2, [r4, #0]
  4047a6:	6063      	str	r3, [r4, #4]
  4047a8:	f300 810e 	bgt.w	4049c8 <_svfprintf_r+0xc80>
  4047ac:	3408      	adds	r4, #8
  4047ae:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4047b0:	6062      	str	r2, [r4, #4]
  4047b2:	3501      	adds	r5, #1
  4047b4:	4493      	add	fp, r2
  4047b6:	ab1f      	add	r3, sp, #124	; 0x7c
  4047b8:	2d07      	cmp	r5, #7
  4047ba:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4047be:	9524      	str	r5, [sp, #144]	; 0x90
  4047c0:	6023      	str	r3, [r4, #0]
  4047c2:	f77f acba 	ble.w	40413a <_svfprintf_r+0x3f2>
  4047c6:	9808      	ldr	r0, [sp, #32]
  4047c8:	4631      	mov	r1, r6
  4047ca:	aa23      	add	r2, sp, #140	; 0x8c
  4047cc:	f002 ff3c 	bl	407648 <__ssprint_r>
  4047d0:	2800      	cmp	r0, #0
  4047d2:	f47f ab7f 	bne.w	403ed4 <_svfprintf_r+0x18c>
  4047d6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4047da:	463c      	mov	r4, r7
  4047dc:	e4ae      	b.n	40413c <_svfprintf_r+0x3f4>
  4047de:	2b00      	cmp	r3, #0
  4047e0:	d132      	bne.n	404848 <_svfprintf_r+0xb00>
  4047e2:	9b07      	ldr	r3, [sp, #28]
  4047e4:	07d8      	lsls	r0, r3, #31
  4047e6:	d52f      	bpl.n	404848 <_svfprintf_r+0xb00>
  4047e8:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4047ec:	2330      	movs	r3, #48	; 0x30
  4047ee:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4047f2:	ebcb 0307 	rsb	r3, fp, r7
  4047f6:	930d      	str	r3, [sp, #52]	; 0x34
  4047f8:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4047fc:	f7ff bbbc 	b.w	403f78 <_svfprintf_r+0x230>
  404800:	9808      	ldr	r0, [sp, #32]
  404802:	4631      	mov	r1, r6
  404804:	aa23      	add	r2, sp, #140	; 0x8c
  404806:	f002 ff1f 	bl	407648 <__ssprint_r>
  40480a:	2800      	cmp	r0, #0
  40480c:	f47f ab62 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404810:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404814:	463c      	mov	r4, r7
  404816:	e47f      	b.n	404118 <_svfprintf_r+0x3d0>
  404818:	9808      	ldr	r0, [sp, #32]
  40481a:	4631      	mov	r1, r6
  40481c:	aa23      	add	r2, sp, #140	; 0x8c
  40481e:	f002 ff13 	bl	407648 <__ssprint_r>
  404822:	2800      	cmp	r0, #0
  404824:	f47f ab56 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404828:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40482c:	463c      	mov	r4, r7
  40482e:	e41a      	b.n	404066 <_svfprintf_r+0x31e>
  404830:	9808      	ldr	r0, [sp, #32]
  404832:	4631      	mov	r1, r6
  404834:	aa23      	add	r2, sp, #140	; 0x8c
  404836:	f002 ff07 	bl	407648 <__ssprint_r>
  40483a:	2800      	cmp	r0, #0
  40483c:	f47f ab4a 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404840:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404844:	463c      	mov	r4, r7
  404846:	e41f      	b.n	404088 <_svfprintf_r+0x340>
  404848:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40484c:	9710      	str	r7, [sp, #64]	; 0x40
  40484e:	f7ff bb93 	b.w	403f78 <_svfprintf_r+0x230>
  404852:	bf00      	nop
  404854:	00408ec8 	.word	0x00408ec8
  404858:	00408ee8 	.word	0x00408ee8
  40485c:	00408f04 	.word	0x00408f04
  404860:	00408ec4 	.word	0x00408ec4
  404864:	00408ea4 	.word	0x00408ea4
  404868:	9816      	ldr	r0, [sp, #88]	; 0x58
  40486a:	46bb      	mov	fp, r7
  40486c:	ea4f 1318 	mov.w	r3, r8, lsr #4
  404870:	f008 010f 	and.w	r1, r8, #15
  404874:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  404878:	ea4f 1219 	mov.w	r2, r9, lsr #4
  40487c:	4698      	mov	r8, r3
  40487e:	4691      	mov	r9, r2
  404880:	5c43      	ldrb	r3, [r0, r1]
  404882:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404886:	ea58 0309 	orrs.w	r3, r8, r9
  40488a:	d1ef      	bne.n	40486c <_svfprintf_r+0xb24>
  40488c:	465b      	mov	r3, fp
  40488e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  404892:	1afb      	subs	r3, r7, r3
  404894:	930d      	str	r3, [sp, #52]	; 0x34
  404896:	f7ff bb6f 	b.w	403f78 <_svfprintf_r+0x230>
  40489a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40489c:	2d00      	cmp	r5, #0
  40489e:	f340 8205 	ble.w	404cac <_svfprintf_r+0xf64>
  4048a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4048a4:	9912      	ldr	r1, [sp, #72]	; 0x48
  4048a6:	428a      	cmp	r2, r1
  4048a8:	4613      	mov	r3, r2
  4048aa:	bfa8      	it	ge
  4048ac:	460b      	movge	r3, r1
  4048ae:	461d      	mov	r5, r3
  4048b0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4048b2:	2d00      	cmp	r5, #0
  4048b4:	eb01 0a02 	add.w	sl, r1, r2
  4048b8:	dd0b      	ble.n	4048d2 <_svfprintf_r+0xb8a>
  4048ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048bc:	6021      	str	r1, [r4, #0]
  4048be:	3301      	adds	r3, #1
  4048c0:	44ab      	add	fp, r5
  4048c2:	2b07      	cmp	r3, #7
  4048c4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4048c8:	6065      	str	r5, [r4, #4]
  4048ca:	9324      	str	r3, [sp, #144]	; 0x90
  4048cc:	f300 834d 	bgt.w	404f6a <_svfprintf_r+0x1222>
  4048d0:	3408      	adds	r4, #8
  4048d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048d4:	2d00      	cmp	r5, #0
  4048d6:	bfa8      	it	ge
  4048d8:	1b5b      	subge	r3, r3, r5
  4048da:	2b00      	cmp	r3, #0
  4048dc:	461d      	mov	r5, r3
  4048de:	f340 80f5 	ble.w	404acc <_svfprintf_r+0xd84>
  4048e2:	2d10      	cmp	r5, #16
  4048e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048e6:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 404edc <_svfprintf_r+0x1194>
  4048ea:	f340 81c6 	ble.w	404c7a <_svfprintf_r+0xf32>
  4048ee:	465a      	mov	r2, fp
  4048f0:	f04f 0810 	mov.w	r8, #16
  4048f4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4048f8:	e004      	b.n	404904 <_svfprintf_r+0xbbc>
  4048fa:	3408      	adds	r4, #8
  4048fc:	3d10      	subs	r5, #16
  4048fe:	2d10      	cmp	r5, #16
  404900:	f340 81ba 	ble.w	404c78 <_svfprintf_r+0xf30>
  404904:	3301      	adds	r3, #1
  404906:	3210      	adds	r2, #16
  404908:	2b07      	cmp	r3, #7
  40490a:	9225      	str	r2, [sp, #148]	; 0x94
  40490c:	9324      	str	r3, [sp, #144]	; 0x90
  40490e:	f8c4 9000 	str.w	r9, [r4]
  404912:	f8c4 8004 	str.w	r8, [r4, #4]
  404916:	ddf0      	ble.n	4048fa <_svfprintf_r+0xbb2>
  404918:	4658      	mov	r0, fp
  40491a:	4631      	mov	r1, r6
  40491c:	aa23      	add	r2, sp, #140	; 0x8c
  40491e:	f002 fe93 	bl	407648 <__ssprint_r>
  404922:	2800      	cmp	r0, #0
  404924:	f47f aad6 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404928:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40492a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40492c:	463c      	mov	r4, r7
  40492e:	e7e5      	b.n	4048fc <_svfprintf_r+0xbb4>
  404930:	9808      	ldr	r0, [sp, #32]
  404932:	4631      	mov	r1, r6
  404934:	aa23      	add	r2, sp, #140	; 0x8c
  404936:	f002 fe87 	bl	407648 <__ssprint_r>
  40493a:	2800      	cmp	r0, #0
  40493c:	f47f aaca 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404940:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404944:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404948:	463c      	mov	r4, r7
  40494a:	f7ff bb79 	b.w	404040 <_svfprintf_r+0x2f8>
  40494e:	f103 38ff 	add.w	r8, r3, #4294967295
  404952:	f1b8 0f00 	cmp.w	r8, #0
  404956:	f77f af2a 	ble.w	4047ae <_svfprintf_r+0xa66>
  40495a:	f1b8 0f10 	cmp.w	r8, #16
  40495e:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 404edc <_svfprintf_r+0x1194>
  404962:	dd25      	ble.n	4049b0 <_svfprintf_r+0xc68>
  404964:	465b      	mov	r3, fp
  404966:	f04f 0a10 	mov.w	sl, #16
  40496a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40496e:	e006      	b.n	40497e <_svfprintf_r+0xc36>
  404970:	f1a8 0810 	sub.w	r8, r8, #16
  404974:	f1b8 0f10 	cmp.w	r8, #16
  404978:	f104 0408 	add.w	r4, r4, #8
  40497c:	dd17      	ble.n	4049ae <_svfprintf_r+0xc66>
  40497e:	3501      	adds	r5, #1
  404980:	3310      	adds	r3, #16
  404982:	2d07      	cmp	r5, #7
  404984:	9325      	str	r3, [sp, #148]	; 0x94
  404986:	9524      	str	r5, [sp, #144]	; 0x90
  404988:	e884 0600 	stmia.w	r4, {r9, sl}
  40498c:	ddf0      	ble.n	404970 <_svfprintf_r+0xc28>
  40498e:	4658      	mov	r0, fp
  404990:	4631      	mov	r1, r6
  404992:	aa23      	add	r2, sp, #140	; 0x8c
  404994:	f002 fe58 	bl	407648 <__ssprint_r>
  404998:	2800      	cmp	r0, #0
  40499a:	f47f aa9b 	bne.w	403ed4 <_svfprintf_r+0x18c>
  40499e:	f1a8 0810 	sub.w	r8, r8, #16
  4049a2:	f1b8 0f10 	cmp.w	r8, #16
  4049a6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4049a8:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4049aa:	463c      	mov	r4, r7
  4049ac:	dce7      	bgt.n	40497e <_svfprintf_r+0xc36>
  4049ae:	469b      	mov	fp, r3
  4049b0:	3501      	adds	r5, #1
  4049b2:	44c3      	add	fp, r8
  4049b4:	2d07      	cmp	r5, #7
  4049b6:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4049ba:	9524      	str	r5, [sp, #144]	; 0x90
  4049bc:	f8c4 9000 	str.w	r9, [r4]
  4049c0:	f8c4 8004 	str.w	r8, [r4, #4]
  4049c4:	f77f aef2 	ble.w	4047ac <_svfprintf_r+0xa64>
  4049c8:	9808      	ldr	r0, [sp, #32]
  4049ca:	4631      	mov	r1, r6
  4049cc:	aa23      	add	r2, sp, #140	; 0x8c
  4049ce:	f002 fe3b 	bl	407648 <__ssprint_r>
  4049d2:	2800      	cmp	r0, #0
  4049d4:	f47f aa7e 	bne.w	403ed4 <_svfprintf_r+0x18c>
  4049d8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4049dc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4049de:	463c      	mov	r4, r7
  4049e0:	e6e5      	b.n	4047ae <_svfprintf_r+0xa66>
  4049e2:	4693      	mov	fp, r2
  4049e4:	3301      	adds	r3, #1
  4049e6:	44ab      	add	fp, r5
  4049e8:	2b07      	cmp	r3, #7
  4049ea:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4049ee:	9324      	str	r3, [sp, #144]	; 0x90
  4049f0:	f8c4 9000 	str.w	r9, [r4]
  4049f4:	6065      	str	r5, [r4, #4]
  4049f6:	f77f aba0 	ble.w	40413a <_svfprintf_r+0x3f2>
  4049fa:	e6e4      	b.n	4047c6 <_svfprintf_r+0xa7e>
  4049fc:	2b30      	cmp	r3, #48	; 0x30
  4049fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a00:	f43f af47 	beq.w	404892 <_svfprintf_r+0xb4a>
  404a04:	3b01      	subs	r3, #1
  404a06:	461a      	mov	r2, r3
  404a08:	9310      	str	r3, [sp, #64]	; 0x40
  404a0a:	1aba      	subs	r2, r7, r2
  404a0c:	2330      	movs	r3, #48	; 0x30
  404a0e:	920d      	str	r2, [sp, #52]	; 0x34
  404a10:	f801 3c01 	strb.w	r3, [r1, #-1]
  404a14:	f7ff bab0 	b.w	403f78 <_svfprintf_r+0x230>
  404a18:	46bb      	mov	fp, r7
  404a1a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404a1e:	4640      	mov	r0, r8
  404a20:	4649      	mov	r1, r9
  404a22:	220a      	movs	r2, #10
  404a24:	2300      	movs	r3, #0
  404a26:	f002 ff9b 	bl	407960 <__aeabi_uldivmod>
  404a2a:	3230      	adds	r2, #48	; 0x30
  404a2c:	4640      	mov	r0, r8
  404a2e:	4649      	mov	r1, r9
  404a30:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404a34:	2300      	movs	r3, #0
  404a36:	220a      	movs	r2, #10
  404a38:	f002 ff92 	bl	407960 <__aeabi_uldivmod>
  404a3c:	4680      	mov	r8, r0
  404a3e:	4689      	mov	r9, r1
  404a40:	ea58 0309 	orrs.w	r3, r8, r9
  404a44:	d1eb      	bne.n	404a1e <_svfprintf_r+0xcd6>
  404a46:	465b      	mov	r3, fp
  404a48:	1afb      	subs	r3, r7, r3
  404a4a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a4e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  404a52:	930d      	str	r3, [sp, #52]	; 0x34
  404a54:	f7ff ba90 	b.w	403f78 <_svfprintf_r+0x230>
  404a58:	990e      	ldr	r1, [sp, #56]	; 0x38
  404a5a:	680a      	ldr	r2, [r1, #0]
  404a5c:	3104      	adds	r1, #4
  404a5e:	910e      	str	r1, [sp, #56]	; 0x38
  404a60:	4690      	mov	r8, r2
  404a62:	f04f 0900 	mov.w	r9, #0
  404a66:	f7ff ba54 	b.w	403f12 <_svfprintf_r+0x1ca>
  404a6a:	990e      	ldr	r1, [sp, #56]	; 0x38
  404a6c:	680a      	ldr	r2, [r1, #0]
  404a6e:	3104      	adds	r1, #4
  404a70:	2301      	movs	r3, #1
  404a72:	910e      	str	r1, [sp, #56]	; 0x38
  404a74:	4690      	mov	r8, r2
  404a76:	f04f 0900 	mov.w	r9, #0
  404a7a:	f7ff ba4a 	b.w	403f12 <_svfprintf_r+0x1ca>
  404a7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a80:	6813      	ldr	r3, [r2, #0]
  404a82:	4698      	mov	r8, r3
  404a84:	ea4f 79e3 	mov.w	r9, r3, asr #31
  404a88:	4613      	mov	r3, r2
  404a8a:	3304      	adds	r3, #4
  404a8c:	4642      	mov	r2, r8
  404a8e:	930e      	str	r3, [sp, #56]	; 0x38
  404a90:	2a00      	cmp	r2, #0
  404a92:	464b      	mov	r3, r9
  404a94:	f173 0300 	sbcs.w	r3, r3, #0
  404a98:	f6bf abf5 	bge.w	404286 <_svfprintf_r+0x53e>
  404a9c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  404aa0:	f1d8 0800 	rsbs	r8, r8, #0
  404aa4:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  404aa8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  404aac:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  404ab0:	2301      	movs	r3, #1
  404ab2:	f7ff ba34 	b.w	403f1e <_svfprintf_r+0x1d6>
  404ab6:	9808      	ldr	r0, [sp, #32]
  404ab8:	4631      	mov	r1, r6
  404aba:	aa23      	add	r2, sp, #140	; 0x8c
  404abc:	f002 fdc4 	bl	407648 <__ssprint_r>
  404ac0:	2800      	cmp	r0, #0
  404ac2:	f47f aa07 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404ac6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404aca:	463c      	mov	r4, r7
  404acc:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404ace:	9912      	ldr	r1, [sp, #72]	; 0x48
  404ad0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404ad2:	440a      	add	r2, r1
  404ad4:	4690      	mov	r8, r2
  404ad6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404ad8:	4293      	cmp	r3, r2
  404ada:	db46      	blt.n	404b6a <_svfprintf_r+0xe22>
  404adc:	9a07      	ldr	r2, [sp, #28]
  404ade:	07d0      	lsls	r0, r2, #31
  404ae0:	d443      	bmi.n	404b6a <_svfprintf_r+0xe22>
  404ae2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404ae4:	ebc8 050a 	rsb	r5, r8, sl
  404ae8:	1ad3      	subs	r3, r2, r3
  404aea:	429d      	cmp	r5, r3
  404aec:	bfa8      	it	ge
  404aee:	461d      	movge	r5, r3
  404af0:	2d00      	cmp	r5, #0
  404af2:	dd0c      	ble.n	404b0e <_svfprintf_r+0xdc6>
  404af4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404af6:	f8c4 8000 	str.w	r8, [r4]
  404afa:	3201      	adds	r2, #1
  404afc:	44ab      	add	fp, r5
  404afe:	2a07      	cmp	r2, #7
  404b00:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404b04:	6065      	str	r5, [r4, #4]
  404b06:	9224      	str	r2, [sp, #144]	; 0x90
  404b08:	f300 8267 	bgt.w	404fda <_svfprintf_r+0x1292>
  404b0c:	3408      	adds	r4, #8
  404b0e:	2d00      	cmp	r5, #0
  404b10:	bfac      	ite	ge
  404b12:	1b5d      	subge	r5, r3, r5
  404b14:	461d      	movlt	r5, r3
  404b16:	2d00      	cmp	r5, #0
  404b18:	f77f ab10 	ble.w	40413c <_svfprintf_r+0x3f4>
  404b1c:	2d10      	cmp	r5, #16
  404b1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b20:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 404edc <_svfprintf_r+0x1194>
  404b24:	f77f af5e 	ble.w	4049e4 <_svfprintf_r+0xc9c>
  404b28:	f04f 0810 	mov.w	r8, #16
  404b2c:	465a      	mov	r2, fp
  404b2e:	f8dd a020 	ldr.w	sl, [sp, #32]
  404b32:	e004      	b.n	404b3e <_svfprintf_r+0xdf6>
  404b34:	3408      	adds	r4, #8
  404b36:	3d10      	subs	r5, #16
  404b38:	2d10      	cmp	r5, #16
  404b3a:	f77f af52 	ble.w	4049e2 <_svfprintf_r+0xc9a>
  404b3e:	3301      	adds	r3, #1
  404b40:	3210      	adds	r2, #16
  404b42:	2b07      	cmp	r3, #7
  404b44:	9225      	str	r2, [sp, #148]	; 0x94
  404b46:	9324      	str	r3, [sp, #144]	; 0x90
  404b48:	f8c4 9000 	str.w	r9, [r4]
  404b4c:	f8c4 8004 	str.w	r8, [r4, #4]
  404b50:	ddf0      	ble.n	404b34 <_svfprintf_r+0xdec>
  404b52:	4650      	mov	r0, sl
  404b54:	4631      	mov	r1, r6
  404b56:	aa23      	add	r2, sp, #140	; 0x8c
  404b58:	f002 fd76 	bl	407648 <__ssprint_r>
  404b5c:	2800      	cmp	r0, #0
  404b5e:	f47f a9b9 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404b62:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404b64:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b66:	463c      	mov	r4, r7
  404b68:	e7e5      	b.n	404b36 <_svfprintf_r+0xdee>
  404b6a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404b6c:	9818      	ldr	r0, [sp, #96]	; 0x60
  404b6e:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404b70:	6021      	str	r1, [r4, #0]
  404b72:	3201      	adds	r2, #1
  404b74:	4483      	add	fp, r0
  404b76:	2a07      	cmp	r2, #7
  404b78:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404b7c:	6060      	str	r0, [r4, #4]
  404b7e:	9224      	str	r2, [sp, #144]	; 0x90
  404b80:	f300 820a 	bgt.w	404f98 <_svfprintf_r+0x1250>
  404b84:	3408      	adds	r4, #8
  404b86:	e7ac      	b.n	404ae2 <_svfprintf_r+0xd9a>
  404b88:	9b07      	ldr	r3, [sp, #28]
  404b8a:	07d9      	lsls	r1, r3, #31
  404b8c:	f53f addc 	bmi.w	404748 <_svfprintf_r+0xa00>
  404b90:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404b92:	6023      	str	r3, [r4, #0]
  404b94:	3501      	adds	r5, #1
  404b96:	f10b 0b01 	add.w	fp, fp, #1
  404b9a:	2301      	movs	r3, #1
  404b9c:	2d07      	cmp	r5, #7
  404b9e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404ba2:	9524      	str	r5, [sp, #144]	; 0x90
  404ba4:	6063      	str	r3, [r4, #4]
  404ba6:	f77f ae01 	ble.w	4047ac <_svfprintf_r+0xa64>
  404baa:	e70d      	b.n	4049c8 <_svfprintf_r+0xc80>
  404bac:	9808      	ldr	r0, [sp, #32]
  404bae:	4631      	mov	r1, r6
  404bb0:	aa23      	add	r2, sp, #140	; 0x8c
  404bb2:	f002 fd49 	bl	407648 <__ssprint_r>
  404bb6:	2800      	cmp	r0, #0
  404bb8:	f47f a98c 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404bbc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404bbe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404bc0:	463c      	mov	r4, r7
  404bc2:	e5ce      	b.n	404762 <_svfprintf_r+0xa1a>
  404bc4:	9808      	ldr	r0, [sp, #32]
  404bc6:	4631      	mov	r1, r6
  404bc8:	aa23      	add	r2, sp, #140	; 0x8c
  404bca:	f002 fd3d 	bl	407648 <__ssprint_r>
  404bce:	2800      	cmp	r0, #0
  404bd0:	f47f a980 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404bd4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404bd8:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404bda:	463c      	mov	r4, r7
  404bdc:	e5cf      	b.n	40477e <_svfprintf_r+0xa36>
  404bde:	9808      	ldr	r0, [sp, #32]
  404be0:	4631      	mov	r1, r6
  404be2:	aa23      	add	r2, sp, #140	; 0x8c
  404be4:	f002 fd30 	bl	407648 <__ssprint_r>
  404be8:	2800      	cmp	r0, #0
  404bea:	f47f a973 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404bee:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404bf2:	463c      	mov	r4, r7
  404bf4:	f7ff ba4c 	b.w	404090 <_svfprintf_r+0x348>
  404bf8:	f002 fce8 	bl	4075cc <__fpclassifyd>
  404bfc:	2800      	cmp	r0, #0
  404bfe:	f040 80c7 	bne.w	404d90 <_svfprintf_r+0x1048>
  404c02:	4686      	mov	lr, r0
  404c04:	4ab2      	ldr	r2, [pc, #712]	; (404ed0 <_svfprintf_r+0x1188>)
  404c06:	4bb3      	ldr	r3, [pc, #716]	; (404ed4 <_svfprintf_r+0x118c>)
  404c08:	9011      	str	r0, [sp, #68]	; 0x44
  404c0a:	9807      	ldr	r0, [sp, #28]
  404c0c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404c10:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  404c14:	2103      	movs	r1, #3
  404c16:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  404c1a:	2d47      	cmp	r5, #71	; 0x47
  404c1c:	bfd8      	it	le
  404c1e:	461a      	movle	r2, r3
  404c20:	9109      	str	r1, [sp, #36]	; 0x24
  404c22:	9007      	str	r0, [sp, #28]
  404c24:	9210      	str	r2, [sp, #64]	; 0x40
  404c26:	910d      	str	r1, [sp, #52]	; 0x34
  404c28:	f7ff b9ae 	b.w	403f88 <_svfprintf_r+0x240>
  404c2c:	9b07      	ldr	r3, [sp, #28]
  404c2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c30:	f013 0f40 	tst.w	r3, #64	; 0x40
  404c34:	4613      	mov	r3, r2
  404c36:	f43f ac2e 	beq.w	404496 <_svfprintf_r+0x74e>
  404c3a:	3304      	adds	r3, #4
  404c3c:	f8b2 8000 	ldrh.w	r8, [r2]
  404c40:	930e      	str	r3, [sp, #56]	; 0x38
  404c42:	f04f 0900 	mov.w	r9, #0
  404c46:	f7ff bb37 	b.w	4042b8 <_svfprintf_r+0x570>
  404c4a:	9b07      	ldr	r3, [sp, #28]
  404c4c:	06db      	lsls	r3, r3, #27
  404c4e:	d40b      	bmi.n	404c68 <_svfprintf_r+0xf20>
  404c50:	9b07      	ldr	r3, [sp, #28]
  404c52:	065d      	lsls	r5, r3, #25
  404c54:	d508      	bpl.n	404c68 <_svfprintf_r+0xf20>
  404c56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c58:	6813      	ldr	r3, [r2, #0]
  404c5a:	3204      	adds	r2, #4
  404c5c:	920e      	str	r2, [sp, #56]	; 0x38
  404c5e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404c62:	801a      	strh	r2, [r3, #0]
  404c64:	f7ff b895 	b.w	403d92 <_svfprintf_r+0x4a>
  404c68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c6a:	6813      	ldr	r3, [r2, #0]
  404c6c:	3204      	adds	r2, #4
  404c6e:	920e      	str	r2, [sp, #56]	; 0x38
  404c70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404c72:	601a      	str	r2, [r3, #0]
  404c74:	f7ff b88d 	b.w	403d92 <_svfprintf_r+0x4a>
  404c78:	4693      	mov	fp, r2
  404c7a:	3301      	adds	r3, #1
  404c7c:	44ab      	add	fp, r5
  404c7e:	2b07      	cmp	r3, #7
  404c80:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404c84:	9324      	str	r3, [sp, #144]	; 0x90
  404c86:	f8c4 9000 	str.w	r9, [r4]
  404c8a:	6065      	str	r5, [r4, #4]
  404c8c:	f73f af13 	bgt.w	404ab6 <_svfprintf_r+0xd6e>
  404c90:	3408      	adds	r4, #8
  404c92:	e71b      	b.n	404acc <_svfprintf_r+0xd84>
  404c94:	9808      	ldr	r0, [sp, #32]
  404c96:	4631      	mov	r1, r6
  404c98:	aa23      	add	r2, sp, #140	; 0x8c
  404c9a:	f002 fcd5 	bl	407648 <__ssprint_r>
  404c9e:	2800      	cmp	r0, #0
  404ca0:	f47f a918 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404ca4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404ca8:	463c      	mov	r4, r7
  404caa:	e4c0      	b.n	40462e <_svfprintf_r+0x8e6>
  404cac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cae:	4a8a      	ldr	r2, [pc, #552]	; (404ed8 <_svfprintf_r+0x1190>)
  404cb0:	6022      	str	r2, [r4, #0]
  404cb2:	3301      	adds	r3, #1
  404cb4:	f10b 0b01 	add.w	fp, fp, #1
  404cb8:	2201      	movs	r2, #1
  404cba:	2b07      	cmp	r3, #7
  404cbc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404cc0:	9324      	str	r3, [sp, #144]	; 0x90
  404cc2:	6062      	str	r2, [r4, #4]
  404cc4:	f300 80f4 	bgt.w	404eb0 <_svfprintf_r+0x1168>
  404cc8:	3408      	adds	r4, #8
  404cca:	b92d      	cbnz	r5, 404cd8 <_svfprintf_r+0xf90>
  404ccc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cce:	b91b      	cbnz	r3, 404cd8 <_svfprintf_r+0xf90>
  404cd0:	9b07      	ldr	r3, [sp, #28]
  404cd2:	07db      	lsls	r3, r3, #31
  404cd4:	f57f aa32 	bpl.w	40413c <_svfprintf_r+0x3f4>
  404cd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404cda:	9818      	ldr	r0, [sp, #96]	; 0x60
  404cdc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404cde:	6022      	str	r2, [r4, #0]
  404ce0:	3301      	adds	r3, #1
  404ce2:	eb0b 0100 	add.w	r1, fp, r0
  404ce6:	2b07      	cmp	r3, #7
  404ce8:	9125      	str	r1, [sp, #148]	; 0x94
  404cea:	6060      	str	r0, [r4, #4]
  404cec:	9324      	str	r3, [sp, #144]	; 0x90
  404cee:	f300 81f3 	bgt.w	4050d8 <_svfprintf_r+0x1390>
  404cf2:	f104 0208 	add.w	r2, r4, #8
  404cf6:	426d      	negs	r5, r5
  404cf8:	2d00      	cmp	r5, #0
  404cfa:	f340 80fc 	ble.w	404ef6 <_svfprintf_r+0x11ae>
  404cfe:	2d10      	cmp	r5, #16
  404d00:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 404edc <_svfprintf_r+0x1194>
  404d04:	f340 813d 	ble.w	404f82 <_svfprintf_r+0x123a>
  404d08:	2410      	movs	r4, #16
  404d0a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  404d0e:	e004      	b.n	404d1a <_svfprintf_r+0xfd2>
  404d10:	3208      	adds	r2, #8
  404d12:	3d10      	subs	r5, #16
  404d14:	2d10      	cmp	r5, #16
  404d16:	f340 8134 	ble.w	404f82 <_svfprintf_r+0x123a>
  404d1a:	3301      	adds	r3, #1
  404d1c:	3110      	adds	r1, #16
  404d1e:	2b07      	cmp	r3, #7
  404d20:	9125      	str	r1, [sp, #148]	; 0x94
  404d22:	9324      	str	r3, [sp, #144]	; 0x90
  404d24:	f8c2 9000 	str.w	r9, [r2]
  404d28:	6054      	str	r4, [r2, #4]
  404d2a:	ddf1      	ble.n	404d10 <_svfprintf_r+0xfc8>
  404d2c:	4640      	mov	r0, r8
  404d2e:	4631      	mov	r1, r6
  404d30:	aa23      	add	r2, sp, #140	; 0x8c
  404d32:	f002 fc89 	bl	407648 <__ssprint_r>
  404d36:	2800      	cmp	r0, #0
  404d38:	f47f a8cc 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404d3c:	9925      	ldr	r1, [sp, #148]	; 0x94
  404d3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d40:	463a      	mov	r2, r7
  404d42:	e7e6      	b.n	404d12 <_svfprintf_r+0xfca>
  404d44:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d46:	46b1      	mov	r9, r6
  404d48:	2b00      	cmp	r3, #0
  404d4a:	f43f a8c4 	beq.w	403ed6 <_svfprintf_r+0x18e>
  404d4e:	9808      	ldr	r0, [sp, #32]
  404d50:	4631      	mov	r1, r6
  404d52:	aa23      	add	r2, sp, #140	; 0x8c
  404d54:	f002 fc78 	bl	407648 <__ssprint_r>
  404d58:	f7ff b8bd 	b.w	403ed6 <_svfprintf_r+0x18e>
  404d5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d5e:	910e      	str	r1, [sp, #56]	; 0x38
  404d60:	4240      	negs	r0, r0
  404d62:	900c      	str	r0, [sp, #48]	; 0x30
  404d64:	4619      	mov	r1, r3
  404d66:	f7ff ba3f 	b.w	4041e8 <_svfprintf_r+0x4a0>
  404d6a:	f041 0120 	orr.w	r1, r1, #32
  404d6e:	9107      	str	r1, [sp, #28]
  404d70:	785d      	ldrb	r5, [r3, #1]
  404d72:	1c59      	adds	r1, r3, #1
  404d74:	f7ff b83b 	b.w	403dee <_svfprintf_r+0xa6>
  404d78:	9808      	ldr	r0, [sp, #32]
  404d7a:	4631      	mov	r1, r6
  404d7c:	aa23      	add	r2, sp, #140	; 0x8c
  404d7e:	f002 fc63 	bl	407648 <__ssprint_r>
  404d82:	2800      	cmp	r0, #0
  404d84:	f47f a8a6 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404d88:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404d8c:	463c      	mov	r4, r7
  404d8e:	e464      	b.n	40465a <_svfprintf_r+0x912>
  404d90:	f025 0320 	bic.w	r3, r5, #32
  404d94:	f1ba 3fff 	cmp.w	sl, #4294967295
  404d98:	930d      	str	r3, [sp, #52]	; 0x34
  404d9a:	f000 8096 	beq.w	404eca <_svfprintf_r+0x1182>
  404d9e:	2b47      	cmp	r3, #71	; 0x47
  404da0:	d105      	bne.n	404dae <_svfprintf_r+0x1066>
  404da2:	f1ba 0f00 	cmp.w	sl, #0
  404da6:	bf14      	ite	ne
  404da8:	46d3      	movne	fp, sl
  404daa:	f04f 0b01 	moveq.w	fp, #1
  404dae:	9b07      	ldr	r3, [sp, #28]
  404db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  404db4:	9311      	str	r3, [sp, #68]	; 0x44
  404db6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404db8:	f1b3 0a00 	subs.w	sl, r3, #0
  404dbc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404dbe:	9309      	str	r3, [sp, #36]	; 0x24
  404dc0:	bfbb      	ittet	lt
  404dc2:	4653      	movlt	r3, sl
  404dc4:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  404dc8:	2300      	movge	r3, #0
  404dca:	232d      	movlt	r3, #45	; 0x2d
  404dcc:	2d66      	cmp	r5, #102	; 0x66
  404dce:	930f      	str	r3, [sp, #60]	; 0x3c
  404dd0:	f000 80ac 	beq.w	404f2c <_svfprintf_r+0x11e4>
  404dd4:	2d46      	cmp	r5, #70	; 0x46
  404dd6:	f000 80a9 	beq.w	404f2c <_svfprintf_r+0x11e4>
  404dda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404ddc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404dde:	2b45      	cmp	r3, #69	; 0x45
  404de0:	bf0c      	ite	eq
  404de2:	f10b 0901 	addeq.w	r9, fp, #1
  404de6:	46d9      	movne	r9, fp
  404de8:	2002      	movs	r0, #2
  404dea:	a91d      	add	r1, sp, #116	; 0x74
  404dec:	e88d 0201 	stmia.w	sp, {r0, r9}
  404df0:	9102      	str	r1, [sp, #8]
  404df2:	a81e      	add	r0, sp, #120	; 0x78
  404df4:	a921      	add	r1, sp, #132	; 0x84
  404df6:	9003      	str	r0, [sp, #12]
  404df8:	4653      	mov	r3, sl
  404dfa:	9104      	str	r1, [sp, #16]
  404dfc:	9808      	ldr	r0, [sp, #32]
  404dfe:	f000 fa93 	bl	405328 <_dtoa_r>
  404e02:	2d67      	cmp	r5, #103	; 0x67
  404e04:	9010      	str	r0, [sp, #64]	; 0x40
  404e06:	d002      	beq.n	404e0e <_svfprintf_r+0x10c6>
  404e08:	2d47      	cmp	r5, #71	; 0x47
  404e0a:	f040 809f 	bne.w	404f4c <_svfprintf_r+0x1204>
  404e0e:	9b07      	ldr	r3, [sp, #28]
  404e10:	07db      	lsls	r3, r3, #31
  404e12:	f140 8189 	bpl.w	405128 <_svfprintf_r+0x13e0>
  404e16:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404e18:	eb03 0809 	add.w	r8, r3, r9
  404e1c:	9809      	ldr	r0, [sp, #36]	; 0x24
  404e1e:	4651      	mov	r1, sl
  404e20:	2200      	movs	r2, #0
  404e22:	2300      	movs	r3, #0
  404e24:	f002 fd6a 	bl	4078fc <__aeabi_dcmpeq>
  404e28:	2800      	cmp	r0, #0
  404e2a:	f040 80fd 	bne.w	405028 <_svfprintf_r+0x12e0>
  404e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e30:	4598      	cmp	r8, r3
  404e32:	d906      	bls.n	404e42 <_svfprintf_r+0x10fa>
  404e34:	2130      	movs	r1, #48	; 0x30
  404e36:	1c5a      	adds	r2, r3, #1
  404e38:	9221      	str	r2, [sp, #132]	; 0x84
  404e3a:	7019      	strb	r1, [r3, #0]
  404e3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e3e:	4598      	cmp	r8, r3
  404e40:	d8f9      	bhi.n	404e36 <_svfprintf_r+0x10ee>
  404e42:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404e44:	1a9b      	subs	r3, r3, r2
  404e46:	9313      	str	r3, [sp, #76]	; 0x4c
  404e48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404e4a:	2b47      	cmp	r3, #71	; 0x47
  404e4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404e4e:	f000 80de 	beq.w	40500e <_svfprintf_r+0x12c6>
  404e52:	2d65      	cmp	r5, #101	; 0x65
  404e54:	f340 80f8 	ble.w	405048 <_svfprintf_r+0x1300>
  404e58:	2d66      	cmp	r5, #102	; 0x66
  404e5a:	9312      	str	r3, [sp, #72]	; 0x48
  404e5c:	f000 8157 	beq.w	40510e <_svfprintf_r+0x13c6>
  404e60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e62:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404e64:	4293      	cmp	r3, r2
  404e66:	f300 8144 	bgt.w	4050f2 <_svfprintf_r+0x13aa>
  404e6a:	9b07      	ldr	r3, [sp, #28]
  404e6c:	07d9      	lsls	r1, r3, #31
  404e6e:	f100 8173 	bmi.w	405158 <_svfprintf_r+0x1410>
  404e72:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404e76:	920d      	str	r2, [sp, #52]	; 0x34
  404e78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e7a:	2a00      	cmp	r2, #0
  404e7c:	f040 80bc 	bne.w	404ff8 <_svfprintf_r+0x12b0>
  404e80:	9309      	str	r3, [sp, #36]	; 0x24
  404e82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e84:	9307      	str	r3, [sp, #28]
  404e86:	9211      	str	r2, [sp, #68]	; 0x44
  404e88:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  404e8c:	f7ff b87c 	b.w	403f88 <_svfprintf_r+0x240>
  404e90:	9808      	ldr	r0, [sp, #32]
  404e92:	2140      	movs	r1, #64	; 0x40
  404e94:	f001 fad2 	bl	40643c <_malloc_r>
  404e98:	f8c9 0000 	str.w	r0, [r9]
  404e9c:	f8c9 0010 	str.w	r0, [r9, #16]
  404ea0:	2800      	cmp	r0, #0
  404ea2:	f000 818c 	beq.w	4051be <_svfprintf_r+0x1476>
  404ea6:	2340      	movs	r3, #64	; 0x40
  404ea8:	f8c9 3014 	str.w	r3, [r9, #20]
  404eac:	f7fe bf64 	b.w	403d78 <_svfprintf_r+0x30>
  404eb0:	9808      	ldr	r0, [sp, #32]
  404eb2:	4631      	mov	r1, r6
  404eb4:	aa23      	add	r2, sp, #140	; 0x8c
  404eb6:	f002 fbc7 	bl	407648 <__ssprint_r>
  404eba:	2800      	cmp	r0, #0
  404ebc:	f47f a80a 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404ec0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404ec2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404ec6:	463c      	mov	r4, r7
  404ec8:	e6ff      	b.n	404cca <_svfprintf_r+0xf82>
  404eca:	f04f 0b06 	mov.w	fp, #6
  404ece:	e76e      	b.n	404dae <_svfprintf_r+0x1066>
  404ed0:	00408ed0 	.word	0x00408ed0
  404ed4:	00408ecc 	.word	0x00408ecc
  404ed8:	00408f04 	.word	0x00408f04
  404edc:	00408ea4 	.word	0x00408ea4
  404ee0:	9808      	ldr	r0, [sp, #32]
  404ee2:	4631      	mov	r1, r6
  404ee4:	aa23      	add	r2, sp, #140	; 0x8c
  404ee6:	f002 fbaf 	bl	407648 <__ssprint_r>
  404eea:	2800      	cmp	r0, #0
  404eec:	f47e aff2 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404ef0:	9925      	ldr	r1, [sp, #148]	; 0x94
  404ef2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404ef4:	463a      	mov	r2, r7
  404ef6:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  404ef8:	6054      	str	r4, [r2, #4]
  404efa:	3301      	adds	r3, #1
  404efc:	eb01 0b04 	add.w	fp, r1, r4
  404f00:	2b07      	cmp	r3, #7
  404f02:	9910      	ldr	r1, [sp, #64]	; 0x40
  404f04:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  404f08:	9324      	str	r3, [sp, #144]	; 0x90
  404f0a:	6011      	str	r1, [r2, #0]
  404f0c:	f73f ac5b 	bgt.w	4047c6 <_svfprintf_r+0xa7e>
  404f10:	f102 0408 	add.w	r4, r2, #8
  404f14:	f7ff b912 	b.w	40413c <_svfprintf_r+0x3f4>
  404f18:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  404f1c:	f7fe fee6 	bl	403cec <strlen>
  404f20:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404f24:	900d      	str	r0, [sp, #52]	; 0x34
  404f26:	4603      	mov	r3, r0
  404f28:	f7ff ba1b 	b.w	404362 <_svfprintf_r+0x61a>
  404f2c:	2003      	movs	r0, #3
  404f2e:	a91d      	add	r1, sp, #116	; 0x74
  404f30:	e88d 0801 	stmia.w	sp, {r0, fp}
  404f34:	9102      	str	r1, [sp, #8]
  404f36:	a81e      	add	r0, sp, #120	; 0x78
  404f38:	a921      	add	r1, sp, #132	; 0x84
  404f3a:	9003      	str	r0, [sp, #12]
  404f3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f3e:	9104      	str	r1, [sp, #16]
  404f40:	4653      	mov	r3, sl
  404f42:	9808      	ldr	r0, [sp, #32]
  404f44:	f000 f9f0 	bl	405328 <_dtoa_r>
  404f48:	46d9      	mov	r9, fp
  404f4a:	9010      	str	r0, [sp, #64]	; 0x40
  404f4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404f4e:	eb03 0809 	add.w	r8, r3, r9
  404f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f54:	2b46      	cmp	r3, #70	; 0x46
  404f56:	f47f af61 	bne.w	404e1c <_svfprintf_r+0x10d4>
  404f5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404f5c:	781b      	ldrb	r3, [r3, #0]
  404f5e:	2b30      	cmp	r3, #48	; 0x30
  404f60:	f000 80e4 	beq.w	40512c <_svfprintf_r+0x13e4>
  404f64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f66:	4498      	add	r8, r3
  404f68:	e758      	b.n	404e1c <_svfprintf_r+0x10d4>
  404f6a:	9808      	ldr	r0, [sp, #32]
  404f6c:	4631      	mov	r1, r6
  404f6e:	aa23      	add	r2, sp, #140	; 0x8c
  404f70:	f002 fb6a 	bl	407648 <__ssprint_r>
  404f74:	2800      	cmp	r0, #0
  404f76:	f47e afad 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404f7a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404f7e:	463c      	mov	r4, r7
  404f80:	e4a7      	b.n	4048d2 <_svfprintf_r+0xb8a>
  404f82:	3301      	adds	r3, #1
  404f84:	4429      	add	r1, r5
  404f86:	2b07      	cmp	r3, #7
  404f88:	9125      	str	r1, [sp, #148]	; 0x94
  404f8a:	9324      	str	r3, [sp, #144]	; 0x90
  404f8c:	f8c2 9000 	str.w	r9, [r2]
  404f90:	6055      	str	r5, [r2, #4]
  404f92:	dca5      	bgt.n	404ee0 <_svfprintf_r+0x1198>
  404f94:	3208      	adds	r2, #8
  404f96:	e7ae      	b.n	404ef6 <_svfprintf_r+0x11ae>
  404f98:	9808      	ldr	r0, [sp, #32]
  404f9a:	4631      	mov	r1, r6
  404f9c:	aa23      	add	r2, sp, #140	; 0x8c
  404f9e:	f002 fb53 	bl	407648 <__ssprint_r>
  404fa2:	2800      	cmp	r0, #0
  404fa4:	f47e af96 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404fa8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404faa:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404fae:	463c      	mov	r4, r7
  404fb0:	e597      	b.n	404ae2 <_svfprintf_r+0xd9a>
  404fb2:	4653      	mov	r3, sl
  404fb4:	2b06      	cmp	r3, #6
  404fb6:	bf28      	it	cs
  404fb8:	2306      	movcs	r3, #6
  404fba:	930d      	str	r3, [sp, #52]	; 0x34
  404fbc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404fc0:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404fc4:	9309      	str	r3, [sp, #36]	; 0x24
  404fc6:	4b83      	ldr	r3, [pc, #524]	; (4051d4 <_svfprintf_r+0x148c>)
  404fc8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  404fcc:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  404fd0:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404fd4:	9310      	str	r3, [sp, #64]	; 0x40
  404fd6:	f7fe bfd7 	b.w	403f88 <_svfprintf_r+0x240>
  404fda:	9808      	ldr	r0, [sp, #32]
  404fdc:	4631      	mov	r1, r6
  404fde:	aa23      	add	r2, sp, #140	; 0x8c
  404fe0:	f002 fb32 	bl	407648 <__ssprint_r>
  404fe4:	2800      	cmp	r0, #0
  404fe6:	f47e af75 	bne.w	403ed4 <_svfprintf_r+0x18c>
  404fea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404fec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404fee:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  404ff2:	1ad3      	subs	r3, r2, r3
  404ff4:	463c      	mov	r4, r7
  404ff6:	e58a      	b.n	404b0e <_svfprintf_r+0xdc6>
  404ff8:	9309      	str	r3, [sp, #36]	; 0x24
  404ffa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ffc:	9307      	str	r3, [sp, #28]
  404ffe:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405002:	2300      	movs	r3, #0
  405004:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405008:	9311      	str	r3, [sp, #68]	; 0x44
  40500a:	f7fe bfc0 	b.w	403f8e <_svfprintf_r+0x246>
  40500e:	1cda      	adds	r2, r3, #3
  405010:	db19      	blt.n	405046 <_svfprintf_r+0x12fe>
  405012:	459b      	cmp	fp, r3
  405014:	db17      	blt.n	405046 <_svfprintf_r+0x12fe>
  405016:	9312      	str	r3, [sp, #72]	; 0x48
  405018:	2567      	movs	r5, #103	; 0x67
  40501a:	e721      	b.n	404e60 <_svfprintf_r+0x1118>
  40501c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405020:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405024:	f7ff ba98 	b.w	404558 <_svfprintf_r+0x810>
  405028:	4643      	mov	r3, r8
  40502a:	e70a      	b.n	404e42 <_svfprintf_r+0x10fa>
  40502c:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  405030:	9011      	str	r0, [sp, #68]	; 0x44
  405032:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  405036:	9012      	str	r0, [sp, #72]	; 0x48
  405038:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40503c:	9309      	str	r3, [sp, #36]	; 0x24
  40503e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405042:	f7fe bfa1 	b.w	403f88 <_svfprintf_r+0x240>
  405046:	3d02      	subs	r5, #2
  405048:	3b01      	subs	r3, #1
  40504a:	2b00      	cmp	r3, #0
  40504c:	931d      	str	r3, [sp, #116]	; 0x74
  40504e:	bfba      	itte	lt
  405050:	425b      	neglt	r3, r3
  405052:	222d      	movlt	r2, #45	; 0x2d
  405054:	222b      	movge	r2, #43	; 0x2b
  405056:	2b09      	cmp	r3, #9
  405058:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  40505c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  405060:	dd72      	ble.n	405148 <_svfprintf_r+0x1400>
  405062:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  405066:	4670      	mov	r0, lr
  405068:	4a5b      	ldr	r2, [pc, #364]	; (4051d8 <_svfprintf_r+0x1490>)
  40506a:	fb82 2103 	smull	r2, r1, r2, r3
  40506e:	17da      	asrs	r2, r3, #31
  405070:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  405074:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  405078:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  40507c:	f103 0130 	add.w	r1, r3, #48	; 0x30
  405080:	2a09      	cmp	r2, #9
  405082:	4613      	mov	r3, r2
  405084:	f800 1d01 	strb.w	r1, [r0, #-1]!
  405088:	dcee      	bgt.n	405068 <_svfprintf_r+0x1320>
  40508a:	4602      	mov	r2, r0
  40508c:	3330      	adds	r3, #48	; 0x30
  40508e:	b2d9      	uxtb	r1, r3
  405090:	f802 1d01 	strb.w	r1, [r2, #-1]!
  405094:	4596      	cmp	lr, r2
  405096:	f240 8099 	bls.w	4051cc <_svfprintf_r+0x1484>
  40509a:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40509e:	4603      	mov	r3, r0
  4050a0:	e001      	b.n	4050a6 <_svfprintf_r+0x135e>
  4050a2:	f813 1b01 	ldrb.w	r1, [r3], #1
  4050a6:	f802 1b01 	strb.w	r1, [r2], #1
  4050aa:	4573      	cmp	r3, lr
  4050ac:	d1f9      	bne.n	4050a2 <_svfprintf_r+0x135a>
  4050ae:	ab23      	add	r3, sp, #140	; 0x8c
  4050b0:	1a1b      	subs	r3, r3, r0
  4050b2:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4050b6:	4413      	add	r3, r2
  4050b8:	aa1f      	add	r2, sp, #124	; 0x7c
  4050ba:	1a9b      	subs	r3, r3, r2
  4050bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4050be:	9319      	str	r3, [sp, #100]	; 0x64
  4050c0:	2a01      	cmp	r2, #1
  4050c2:	4413      	add	r3, r2
  4050c4:	930d      	str	r3, [sp, #52]	; 0x34
  4050c6:	dd6b      	ble.n	4051a0 <_svfprintf_r+0x1458>
  4050c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4050ca:	2200      	movs	r2, #0
  4050cc:	3301      	adds	r3, #1
  4050ce:	930d      	str	r3, [sp, #52]	; 0x34
  4050d0:	9212      	str	r2, [sp, #72]	; 0x48
  4050d2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4050d6:	e6cf      	b.n	404e78 <_svfprintf_r+0x1130>
  4050d8:	9808      	ldr	r0, [sp, #32]
  4050da:	4631      	mov	r1, r6
  4050dc:	aa23      	add	r2, sp, #140	; 0x8c
  4050de:	f002 fab3 	bl	407648 <__ssprint_r>
  4050e2:	2800      	cmp	r0, #0
  4050e4:	f47e aef6 	bne.w	403ed4 <_svfprintf_r+0x18c>
  4050e8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4050ea:	9925      	ldr	r1, [sp, #148]	; 0x94
  4050ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050ee:	463a      	mov	r2, r7
  4050f0:	e601      	b.n	404cf6 <_svfprintf_r+0xfae>
  4050f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050f4:	2b00      	cmp	r3, #0
  4050f6:	bfd8      	it	le
  4050f8:	f1c3 0802 	rsble	r8, r3, #2
  4050fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4050fe:	bfc8      	it	gt
  405100:	f04f 0801 	movgt.w	r8, #1
  405104:	4443      	add	r3, r8
  405106:	930d      	str	r3, [sp, #52]	; 0x34
  405108:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40510c:	e6b4      	b.n	404e78 <_svfprintf_r+0x1130>
  40510e:	2b00      	cmp	r3, #0
  405110:	dd30      	ble.n	405174 <_svfprintf_r+0x142c>
  405112:	f1bb 0f00 	cmp.w	fp, #0
  405116:	d125      	bne.n	405164 <_svfprintf_r+0x141c>
  405118:	9b07      	ldr	r3, [sp, #28]
  40511a:	07db      	lsls	r3, r3, #31
  40511c:	d422      	bmi.n	405164 <_svfprintf_r+0x141c>
  40511e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405120:	920d      	str	r2, [sp, #52]	; 0x34
  405122:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405126:	e6a7      	b.n	404e78 <_svfprintf_r+0x1130>
  405128:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40512a:	e68a      	b.n	404e42 <_svfprintf_r+0x10fa>
  40512c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40512e:	4651      	mov	r1, sl
  405130:	2200      	movs	r2, #0
  405132:	2300      	movs	r3, #0
  405134:	f002 fbe2 	bl	4078fc <__aeabi_dcmpeq>
  405138:	2800      	cmp	r0, #0
  40513a:	f47f af13 	bne.w	404f64 <_svfprintf_r+0x121c>
  40513e:	f1c9 0301 	rsb	r3, r9, #1
  405142:	931d      	str	r3, [sp, #116]	; 0x74
  405144:	4498      	add	r8, r3
  405146:	e669      	b.n	404e1c <_svfprintf_r+0x10d4>
  405148:	3330      	adds	r3, #48	; 0x30
  40514a:	2230      	movs	r2, #48	; 0x30
  40514c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405150:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405154:	ab20      	add	r3, sp, #128	; 0x80
  405156:	e7af      	b.n	4050b8 <_svfprintf_r+0x1370>
  405158:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40515a:	3301      	adds	r3, #1
  40515c:	930d      	str	r3, [sp, #52]	; 0x34
  40515e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405162:	e689      	b.n	404e78 <_svfprintf_r+0x1130>
  405164:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405166:	f10b 0801 	add.w	r8, fp, #1
  40516a:	4443      	add	r3, r8
  40516c:	930d      	str	r3, [sp, #52]	; 0x34
  40516e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405172:	e681      	b.n	404e78 <_svfprintf_r+0x1130>
  405174:	f1bb 0f00 	cmp.w	fp, #0
  405178:	d11b      	bne.n	4051b2 <_svfprintf_r+0x146a>
  40517a:	9b07      	ldr	r3, [sp, #28]
  40517c:	07d8      	lsls	r0, r3, #31
  40517e:	d418      	bmi.n	4051b2 <_svfprintf_r+0x146a>
  405180:	2301      	movs	r3, #1
  405182:	930d      	str	r3, [sp, #52]	; 0x34
  405184:	e678      	b.n	404e78 <_svfprintf_r+0x1130>
  405186:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405188:	f8d5 a000 	ldr.w	sl, [r5]
  40518c:	4628      	mov	r0, r5
  40518e:	3004      	adds	r0, #4
  405190:	f1ba 0f00 	cmp.w	sl, #0
  405194:	785d      	ldrb	r5, [r3, #1]
  405196:	900e      	str	r0, [sp, #56]	; 0x38
  405198:	f6be ae29 	bge.w	403dee <_svfprintf_r+0xa6>
  40519c:	f7fe be25 	b.w	403dea <_svfprintf_r+0xa2>
  4051a0:	9b07      	ldr	r3, [sp, #28]
  4051a2:	f013 0301 	ands.w	r3, r3, #1
  4051a6:	d18f      	bne.n	4050c8 <_svfprintf_r+0x1380>
  4051a8:	9312      	str	r3, [sp, #72]	; 0x48
  4051aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4051ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051b0:	e662      	b.n	404e78 <_svfprintf_r+0x1130>
  4051b2:	f10b 0302 	add.w	r3, fp, #2
  4051b6:	930d      	str	r3, [sp, #52]	; 0x34
  4051b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051bc:	e65c      	b.n	404e78 <_svfprintf_r+0x1130>
  4051be:	9a08      	ldr	r2, [sp, #32]
  4051c0:	230c      	movs	r3, #12
  4051c2:	6013      	str	r3, [r2, #0]
  4051c4:	f04f 30ff 	mov.w	r0, #4294967295
  4051c8:	f7fe be8e 	b.w	403ee8 <_svfprintf_r+0x1a0>
  4051cc:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4051d0:	e772      	b.n	4050b8 <_svfprintf_r+0x1370>
  4051d2:	bf00      	nop
  4051d4:	00408efc 	.word	0x00408efc
  4051d8:	66666667 	.word	0x66666667

004051dc <register_fini>:
  4051dc:	4b02      	ldr	r3, [pc, #8]	; (4051e8 <register_fini+0xc>)
  4051de:	b113      	cbz	r3, 4051e6 <register_fini+0xa>
  4051e0:	4802      	ldr	r0, [pc, #8]	; (4051ec <register_fini+0x10>)
  4051e2:	f000 b805 	b.w	4051f0 <atexit>
  4051e6:	4770      	bx	lr
  4051e8:	00000000 	.word	0x00000000
  4051ec:	004061bd 	.word	0x004061bd

004051f0 <atexit>:
  4051f0:	4601      	mov	r1, r0
  4051f2:	2000      	movs	r0, #0
  4051f4:	4602      	mov	r2, r0
  4051f6:	4603      	mov	r3, r0
  4051f8:	f002 baa8 	b.w	40774c <__register_exitproc>

004051fc <quorem>:
  4051fc:	6902      	ldr	r2, [r0, #16]
  4051fe:	690b      	ldr	r3, [r1, #16]
  405200:	4293      	cmp	r3, r2
  405202:	f300 808f 	bgt.w	405324 <quorem+0x128>
  405206:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40520a:	f103 38ff 	add.w	r8, r3, #4294967295
  40520e:	f101 0714 	add.w	r7, r1, #20
  405212:	f100 0b14 	add.w	fp, r0, #20
  405216:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40521a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40521e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405222:	b083      	sub	sp, #12
  405224:	3201      	adds	r2, #1
  405226:	fbb3 f9f2 	udiv	r9, r3, r2
  40522a:	eb0b 0304 	add.w	r3, fp, r4
  40522e:	9400      	str	r4, [sp, #0]
  405230:	eb07 0a04 	add.w	sl, r7, r4
  405234:	9301      	str	r3, [sp, #4]
  405236:	f1b9 0f00 	cmp.w	r9, #0
  40523a:	d03b      	beq.n	4052b4 <quorem+0xb8>
  40523c:	2600      	movs	r6, #0
  40523e:	4632      	mov	r2, r6
  405240:	46bc      	mov	ip, r7
  405242:	46de      	mov	lr, fp
  405244:	4634      	mov	r4, r6
  405246:	f85c 6b04 	ldr.w	r6, [ip], #4
  40524a:	f8de 5000 	ldr.w	r5, [lr]
  40524e:	b2b3      	uxth	r3, r6
  405250:	0c36      	lsrs	r6, r6, #16
  405252:	fb03 4409 	mla	r4, r3, r9, r4
  405256:	fb06 f609 	mul.w	r6, r6, r9
  40525a:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  40525e:	b2a3      	uxth	r3, r4
  405260:	1ad3      	subs	r3, r2, r3
  405262:	b2b4      	uxth	r4, r6
  405264:	fa13 f385 	uxtah	r3, r3, r5
  405268:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  40526c:	eb04 4423 	add.w	r4, r4, r3, asr #16
  405270:	b29b      	uxth	r3, r3
  405272:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  405276:	45e2      	cmp	sl, ip
  405278:	ea4f 4224 	mov.w	r2, r4, asr #16
  40527c:	f84e 3b04 	str.w	r3, [lr], #4
  405280:	ea4f 4416 	mov.w	r4, r6, lsr #16
  405284:	d2df      	bcs.n	405246 <quorem+0x4a>
  405286:	9b00      	ldr	r3, [sp, #0]
  405288:	f85b 3003 	ldr.w	r3, [fp, r3]
  40528c:	b993      	cbnz	r3, 4052b4 <quorem+0xb8>
  40528e:	9c01      	ldr	r4, [sp, #4]
  405290:	1f23      	subs	r3, r4, #4
  405292:	459b      	cmp	fp, r3
  405294:	d20c      	bcs.n	4052b0 <quorem+0xb4>
  405296:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40529a:	b94b      	cbnz	r3, 4052b0 <quorem+0xb4>
  40529c:	f1a4 0308 	sub.w	r3, r4, #8
  4052a0:	e002      	b.n	4052a8 <quorem+0xac>
  4052a2:	681a      	ldr	r2, [r3, #0]
  4052a4:	3b04      	subs	r3, #4
  4052a6:	b91a      	cbnz	r2, 4052b0 <quorem+0xb4>
  4052a8:	459b      	cmp	fp, r3
  4052aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4052ae:	d3f8      	bcc.n	4052a2 <quorem+0xa6>
  4052b0:	f8c0 8010 	str.w	r8, [r0, #16]
  4052b4:	4604      	mov	r4, r0
  4052b6:	f001 fea9 	bl	40700c <__mcmp>
  4052ba:	2800      	cmp	r0, #0
  4052bc:	db2e      	blt.n	40531c <quorem+0x120>
  4052be:	f109 0901 	add.w	r9, r9, #1
  4052c2:	465d      	mov	r5, fp
  4052c4:	2300      	movs	r3, #0
  4052c6:	f857 1b04 	ldr.w	r1, [r7], #4
  4052ca:	6828      	ldr	r0, [r5, #0]
  4052cc:	b28a      	uxth	r2, r1
  4052ce:	1a9a      	subs	r2, r3, r2
  4052d0:	0c09      	lsrs	r1, r1, #16
  4052d2:	fa12 f280 	uxtah	r2, r2, r0
  4052d6:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4052da:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4052de:	b291      	uxth	r1, r2
  4052e0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4052e4:	45ba      	cmp	sl, r7
  4052e6:	f845 1b04 	str.w	r1, [r5], #4
  4052ea:	ea4f 4323 	mov.w	r3, r3, asr #16
  4052ee:	d2ea      	bcs.n	4052c6 <quorem+0xca>
  4052f0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4052f4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4052f8:	b982      	cbnz	r2, 40531c <quorem+0x120>
  4052fa:	1f1a      	subs	r2, r3, #4
  4052fc:	4593      	cmp	fp, r2
  4052fe:	d20b      	bcs.n	405318 <quorem+0x11c>
  405300:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405304:	b942      	cbnz	r2, 405318 <quorem+0x11c>
  405306:	3b08      	subs	r3, #8
  405308:	e002      	b.n	405310 <quorem+0x114>
  40530a:	681a      	ldr	r2, [r3, #0]
  40530c:	3b04      	subs	r3, #4
  40530e:	b91a      	cbnz	r2, 405318 <quorem+0x11c>
  405310:	459b      	cmp	fp, r3
  405312:	f108 38ff 	add.w	r8, r8, #4294967295
  405316:	d3f8      	bcc.n	40530a <quorem+0x10e>
  405318:	f8c4 8010 	str.w	r8, [r4, #16]
  40531c:	4648      	mov	r0, r9
  40531e:	b003      	add	sp, #12
  405320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405324:	2000      	movs	r0, #0
  405326:	4770      	bx	lr

00405328 <_dtoa_r>:
  405328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40532c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40532e:	b097      	sub	sp, #92	; 0x5c
  405330:	4604      	mov	r4, r0
  405332:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  405334:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405338:	b141      	cbz	r1, 40534c <_dtoa_r+0x24>
  40533a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40533c:	604a      	str	r2, [r1, #4]
  40533e:	2301      	movs	r3, #1
  405340:	4093      	lsls	r3, r2
  405342:	608b      	str	r3, [r1, #8]
  405344:	f001 fc7e 	bl	406c44 <_Bfree>
  405348:	2300      	movs	r3, #0
  40534a:	6423      	str	r3, [r4, #64]	; 0x40
  40534c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405350:	2b00      	cmp	r3, #0
  405352:	4699      	mov	r9, r3
  405354:	db36      	blt.n	4053c4 <_dtoa_r+0x9c>
  405356:	2300      	movs	r3, #0
  405358:	602b      	str	r3, [r5, #0]
  40535a:	4ba5      	ldr	r3, [pc, #660]	; (4055f0 <_dtoa_r+0x2c8>)
  40535c:	461a      	mov	r2, r3
  40535e:	ea09 0303 	and.w	r3, r9, r3
  405362:	4293      	cmp	r3, r2
  405364:	d017      	beq.n	405396 <_dtoa_r+0x6e>
  405366:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40536a:	2200      	movs	r2, #0
  40536c:	4630      	mov	r0, r6
  40536e:	4639      	mov	r1, r7
  405370:	2300      	movs	r3, #0
  405372:	f002 fac3 	bl	4078fc <__aeabi_dcmpeq>
  405376:	4680      	mov	r8, r0
  405378:	2800      	cmp	r0, #0
  40537a:	d02b      	beq.n	4053d4 <_dtoa_r+0xac>
  40537c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40537e:	2301      	movs	r3, #1
  405380:	6013      	str	r3, [r2, #0]
  405382:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405384:	2b00      	cmp	r3, #0
  405386:	f000 80cb 	beq.w	405520 <_dtoa_r+0x1f8>
  40538a:	489a      	ldr	r0, [pc, #616]	; (4055f4 <_dtoa_r+0x2cc>)
  40538c:	6018      	str	r0, [r3, #0]
  40538e:	3801      	subs	r0, #1
  405390:	b017      	add	sp, #92	; 0x5c
  405392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405396:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405398:	f242 730f 	movw	r3, #9999	; 0x270f
  40539c:	6013      	str	r3, [r2, #0]
  40539e:	9b02      	ldr	r3, [sp, #8]
  4053a0:	2b00      	cmp	r3, #0
  4053a2:	f000 80a6 	beq.w	4054f2 <_dtoa_r+0x1ca>
  4053a6:	4894      	ldr	r0, [pc, #592]	; (4055f8 <_dtoa_r+0x2d0>)
  4053a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053aa:	2b00      	cmp	r3, #0
  4053ac:	d0f0      	beq.n	405390 <_dtoa_r+0x68>
  4053ae:	78c3      	ldrb	r3, [r0, #3]
  4053b0:	2b00      	cmp	r3, #0
  4053b2:	f000 80b7 	beq.w	405524 <_dtoa_r+0x1fc>
  4053b6:	f100 0308 	add.w	r3, r0, #8
  4053ba:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4053bc:	6013      	str	r3, [r2, #0]
  4053be:	b017      	add	sp, #92	; 0x5c
  4053c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053c4:	9a03      	ldr	r2, [sp, #12]
  4053c6:	2301      	movs	r3, #1
  4053c8:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  4053cc:	602b      	str	r3, [r5, #0]
  4053ce:	f8cd 900c 	str.w	r9, [sp, #12]
  4053d2:	e7c2      	b.n	40535a <_dtoa_r+0x32>
  4053d4:	aa15      	add	r2, sp, #84	; 0x54
  4053d6:	ab14      	add	r3, sp, #80	; 0x50
  4053d8:	e88d 000c 	stmia.w	sp, {r2, r3}
  4053dc:	4620      	mov	r0, r4
  4053de:	4632      	mov	r2, r6
  4053e0:	463b      	mov	r3, r7
  4053e2:	f001 fea1 	bl	407128 <__d2b>
  4053e6:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4053ea:	4683      	mov	fp, r0
  4053ec:	f040 808a 	bne.w	405504 <_dtoa_r+0x1dc>
  4053f0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4053f4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4053f6:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4053fa:	4445      	add	r5, r8
  4053fc:	429d      	cmp	r5, r3
  4053fe:	f2c0 8297 	blt.w	405930 <_dtoa_r+0x608>
  405402:	4a7e      	ldr	r2, [pc, #504]	; (4055fc <_dtoa_r+0x2d4>)
  405404:	1b52      	subs	r2, r2, r5
  405406:	fa09 f902 	lsl.w	r9, r9, r2
  40540a:	9a02      	ldr	r2, [sp, #8]
  40540c:	f205 4312 	addw	r3, r5, #1042	; 0x412
  405410:	fa22 f003 	lsr.w	r0, r2, r3
  405414:	ea49 0000 	orr.w	r0, r9, r0
  405418:	f7fd fdb2 	bl	402f80 <__aeabi_ui2d>
  40541c:	2301      	movs	r3, #1
  40541e:	3d01      	subs	r5, #1
  405420:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405424:	930d      	str	r3, [sp, #52]	; 0x34
  405426:	2200      	movs	r2, #0
  405428:	4b75      	ldr	r3, [pc, #468]	; (405600 <_dtoa_r+0x2d8>)
  40542a:	f7fd fc6b 	bl	402d04 <__aeabi_dsub>
  40542e:	a36a      	add	r3, pc, #424	; (adr r3, 4055d8 <_dtoa_r+0x2b0>)
  405430:	e9d3 2300 	ldrd	r2, r3, [r3]
  405434:	f7fd fe1a 	bl	40306c <__aeabi_dmul>
  405438:	a369      	add	r3, pc, #420	; (adr r3, 4055e0 <_dtoa_r+0x2b8>)
  40543a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40543e:	f7fd fc63 	bl	402d08 <__adddf3>
  405442:	4606      	mov	r6, r0
  405444:	4628      	mov	r0, r5
  405446:	460f      	mov	r7, r1
  405448:	f7fd fdaa 	bl	402fa0 <__aeabi_i2d>
  40544c:	a366      	add	r3, pc, #408	; (adr r3, 4055e8 <_dtoa_r+0x2c0>)
  40544e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405452:	f7fd fe0b 	bl	40306c <__aeabi_dmul>
  405456:	4602      	mov	r2, r0
  405458:	460b      	mov	r3, r1
  40545a:	4630      	mov	r0, r6
  40545c:	4639      	mov	r1, r7
  40545e:	f7fd fc53 	bl	402d08 <__adddf3>
  405462:	4606      	mov	r6, r0
  405464:	460f      	mov	r7, r1
  405466:	f7fe f813 	bl	403490 <__aeabi_d2iz>
  40546a:	4639      	mov	r1, r7
  40546c:	9004      	str	r0, [sp, #16]
  40546e:	2200      	movs	r2, #0
  405470:	4630      	mov	r0, r6
  405472:	2300      	movs	r3, #0
  405474:	f002 fa4c 	bl	407910 <__aeabi_dcmplt>
  405478:	2800      	cmp	r0, #0
  40547a:	f040 81a6 	bne.w	4057ca <_dtoa_r+0x4a2>
  40547e:	9b04      	ldr	r3, [sp, #16]
  405480:	2b16      	cmp	r3, #22
  405482:	f200 819f 	bhi.w	4057c4 <_dtoa_r+0x49c>
  405486:	9a04      	ldr	r2, [sp, #16]
  405488:	4b5e      	ldr	r3, [pc, #376]	; (405604 <_dtoa_r+0x2dc>)
  40548a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40548e:	e9d3 0100 	ldrd	r0, r1, [r3]
  405492:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405496:	f002 fa59 	bl	40794c <__aeabi_dcmpgt>
  40549a:	2800      	cmp	r0, #0
  40549c:	f000 824e 	beq.w	40593c <_dtoa_r+0x614>
  4054a0:	9b04      	ldr	r3, [sp, #16]
  4054a2:	3b01      	subs	r3, #1
  4054a4:	9304      	str	r3, [sp, #16]
  4054a6:	2300      	movs	r3, #0
  4054a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4054aa:	ebc5 0508 	rsb	r5, r5, r8
  4054ae:	f1b5 0a01 	subs.w	sl, r5, #1
  4054b2:	f100 81a1 	bmi.w	4057f8 <_dtoa_r+0x4d0>
  4054b6:	2300      	movs	r3, #0
  4054b8:	9305      	str	r3, [sp, #20]
  4054ba:	9b04      	ldr	r3, [sp, #16]
  4054bc:	2b00      	cmp	r3, #0
  4054be:	f2c0 8192 	blt.w	4057e6 <_dtoa_r+0x4be>
  4054c2:	449a      	add	sl, r3
  4054c4:	930a      	str	r3, [sp, #40]	; 0x28
  4054c6:	2300      	movs	r3, #0
  4054c8:	9308      	str	r3, [sp, #32]
  4054ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4054cc:	2b09      	cmp	r3, #9
  4054ce:	d82b      	bhi.n	405528 <_dtoa_r+0x200>
  4054d0:	2b05      	cmp	r3, #5
  4054d2:	f340 8670 	ble.w	4061b6 <_dtoa_r+0xe8e>
  4054d6:	3b04      	subs	r3, #4
  4054d8:	9320      	str	r3, [sp, #128]	; 0x80
  4054da:	2500      	movs	r5, #0
  4054dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4054de:	3b02      	subs	r3, #2
  4054e0:	2b03      	cmp	r3, #3
  4054e2:	f200 864e 	bhi.w	406182 <_dtoa_r+0xe5a>
  4054e6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4054ea:	03cc      	.short	0x03cc
  4054ec:	02b203be 	.word	0x02b203be
  4054f0:	0663      	.short	0x0663
  4054f2:	4b41      	ldr	r3, [pc, #260]	; (4055f8 <_dtoa_r+0x2d0>)
  4054f4:	4a44      	ldr	r2, [pc, #272]	; (405608 <_dtoa_r+0x2e0>)
  4054f6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4054fa:	2800      	cmp	r0, #0
  4054fc:	bf14      	ite	ne
  4054fe:	4618      	movne	r0, r3
  405500:	4610      	moveq	r0, r2
  405502:	e751      	b.n	4053a8 <_dtoa_r+0x80>
  405504:	f3c7 0313 	ubfx	r3, r7, #0, #20
  405508:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40550c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  405510:	4630      	mov	r0, r6
  405512:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  405516:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40551a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  40551e:	e782      	b.n	405426 <_dtoa_r+0xfe>
  405520:	483a      	ldr	r0, [pc, #232]	; (40560c <_dtoa_r+0x2e4>)
  405522:	e735      	b.n	405390 <_dtoa_r+0x68>
  405524:	1cc3      	adds	r3, r0, #3
  405526:	e748      	b.n	4053ba <_dtoa_r+0x92>
  405528:	2100      	movs	r1, #0
  40552a:	6461      	str	r1, [r4, #68]	; 0x44
  40552c:	4620      	mov	r0, r4
  40552e:	9120      	str	r1, [sp, #128]	; 0x80
  405530:	f001 fb62 	bl	406bf8 <_Balloc>
  405534:	f04f 33ff 	mov.w	r3, #4294967295
  405538:	9306      	str	r3, [sp, #24]
  40553a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40553c:	930c      	str	r3, [sp, #48]	; 0x30
  40553e:	2301      	movs	r3, #1
  405540:	9007      	str	r0, [sp, #28]
  405542:	9221      	str	r2, [sp, #132]	; 0x84
  405544:	6420      	str	r0, [r4, #64]	; 0x40
  405546:	9309      	str	r3, [sp, #36]	; 0x24
  405548:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40554a:	2b00      	cmp	r3, #0
  40554c:	f2c0 80d2 	blt.w	4056f4 <_dtoa_r+0x3cc>
  405550:	9a04      	ldr	r2, [sp, #16]
  405552:	2a0e      	cmp	r2, #14
  405554:	f300 80ce 	bgt.w	4056f4 <_dtoa_r+0x3cc>
  405558:	4b2a      	ldr	r3, [pc, #168]	; (405604 <_dtoa_r+0x2dc>)
  40555a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40555e:	e9d3 8900 	ldrd	r8, r9, [r3]
  405562:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405564:	2b00      	cmp	r3, #0
  405566:	f2c0 838f 	blt.w	405c88 <_dtoa_r+0x960>
  40556a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40556e:	4642      	mov	r2, r8
  405570:	464b      	mov	r3, r9
  405572:	4630      	mov	r0, r6
  405574:	4639      	mov	r1, r7
  405576:	f7fd fea3 	bl	4032c0 <__aeabi_ddiv>
  40557a:	f7fd ff89 	bl	403490 <__aeabi_d2iz>
  40557e:	4682      	mov	sl, r0
  405580:	f7fd fd0e 	bl	402fa0 <__aeabi_i2d>
  405584:	4642      	mov	r2, r8
  405586:	464b      	mov	r3, r9
  405588:	f7fd fd70 	bl	40306c <__aeabi_dmul>
  40558c:	460b      	mov	r3, r1
  40558e:	4602      	mov	r2, r0
  405590:	4639      	mov	r1, r7
  405592:	4630      	mov	r0, r6
  405594:	f7fd fbb6 	bl	402d04 <__aeabi_dsub>
  405598:	9d07      	ldr	r5, [sp, #28]
  40559a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40559e:	702b      	strb	r3, [r5, #0]
  4055a0:	9b06      	ldr	r3, [sp, #24]
  4055a2:	2b01      	cmp	r3, #1
  4055a4:	4606      	mov	r6, r0
  4055a6:	460f      	mov	r7, r1
  4055a8:	f105 0501 	add.w	r5, r5, #1
  4055ac:	d062      	beq.n	405674 <_dtoa_r+0x34c>
  4055ae:	2200      	movs	r2, #0
  4055b0:	4b17      	ldr	r3, [pc, #92]	; (405610 <_dtoa_r+0x2e8>)
  4055b2:	f7fd fd5b 	bl	40306c <__aeabi_dmul>
  4055b6:	2200      	movs	r2, #0
  4055b8:	2300      	movs	r3, #0
  4055ba:	4606      	mov	r6, r0
  4055bc:	460f      	mov	r7, r1
  4055be:	f002 f99d 	bl	4078fc <__aeabi_dcmpeq>
  4055c2:	2800      	cmp	r0, #0
  4055c4:	f040 8083 	bne.w	4056ce <_dtoa_r+0x3a6>
  4055c8:	f8cd b008 	str.w	fp, [sp, #8]
  4055cc:	9405      	str	r4, [sp, #20]
  4055ce:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4055d2:	9c06      	ldr	r4, [sp, #24]
  4055d4:	e029      	b.n	40562a <_dtoa_r+0x302>
  4055d6:	bf00      	nop
  4055d8:	636f4361 	.word	0x636f4361
  4055dc:	3fd287a7 	.word	0x3fd287a7
  4055e0:	8b60c8b3 	.word	0x8b60c8b3
  4055e4:	3fc68a28 	.word	0x3fc68a28
  4055e8:	509f79fb 	.word	0x509f79fb
  4055ec:	3fd34413 	.word	0x3fd34413
  4055f0:	7ff00000 	.word	0x7ff00000
  4055f4:	00408f05 	.word	0x00408f05
  4055f8:	00408f14 	.word	0x00408f14
  4055fc:	fffffc0e 	.word	0xfffffc0e
  405600:	3ff80000 	.word	0x3ff80000
  405604:	00408f28 	.word	0x00408f28
  405608:	00408f08 	.word	0x00408f08
  40560c:	00408f04 	.word	0x00408f04
  405610:	40240000 	.word	0x40240000
  405614:	f7fd fd2a 	bl	40306c <__aeabi_dmul>
  405618:	2200      	movs	r2, #0
  40561a:	2300      	movs	r3, #0
  40561c:	4606      	mov	r6, r0
  40561e:	460f      	mov	r7, r1
  405620:	f002 f96c 	bl	4078fc <__aeabi_dcmpeq>
  405624:	2800      	cmp	r0, #0
  405626:	f040 83de 	bne.w	405de6 <_dtoa_r+0xabe>
  40562a:	4642      	mov	r2, r8
  40562c:	464b      	mov	r3, r9
  40562e:	4630      	mov	r0, r6
  405630:	4639      	mov	r1, r7
  405632:	f7fd fe45 	bl	4032c0 <__aeabi_ddiv>
  405636:	f7fd ff2b 	bl	403490 <__aeabi_d2iz>
  40563a:	4682      	mov	sl, r0
  40563c:	f7fd fcb0 	bl	402fa0 <__aeabi_i2d>
  405640:	4642      	mov	r2, r8
  405642:	464b      	mov	r3, r9
  405644:	f7fd fd12 	bl	40306c <__aeabi_dmul>
  405648:	4602      	mov	r2, r0
  40564a:	460b      	mov	r3, r1
  40564c:	4630      	mov	r0, r6
  40564e:	4639      	mov	r1, r7
  405650:	f7fd fb58 	bl	402d04 <__aeabi_dsub>
  405654:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  405658:	f805 eb01 	strb.w	lr, [r5], #1
  40565c:	ebcb 0e05 	rsb	lr, fp, r5
  405660:	4574      	cmp	r4, lr
  405662:	4606      	mov	r6, r0
  405664:	460f      	mov	r7, r1
  405666:	f04f 0200 	mov.w	r2, #0
  40566a:	4bb5      	ldr	r3, [pc, #724]	; (405940 <_dtoa_r+0x618>)
  40566c:	d1d2      	bne.n	405614 <_dtoa_r+0x2ec>
  40566e:	f8dd b008 	ldr.w	fp, [sp, #8]
  405672:	9c05      	ldr	r4, [sp, #20]
  405674:	4632      	mov	r2, r6
  405676:	463b      	mov	r3, r7
  405678:	4630      	mov	r0, r6
  40567a:	4639      	mov	r1, r7
  40567c:	f7fd fb44 	bl	402d08 <__adddf3>
  405680:	4606      	mov	r6, r0
  405682:	460f      	mov	r7, r1
  405684:	4640      	mov	r0, r8
  405686:	4649      	mov	r1, r9
  405688:	4632      	mov	r2, r6
  40568a:	463b      	mov	r3, r7
  40568c:	f002 f940 	bl	407910 <__aeabi_dcmplt>
  405690:	b948      	cbnz	r0, 4056a6 <_dtoa_r+0x37e>
  405692:	4640      	mov	r0, r8
  405694:	4649      	mov	r1, r9
  405696:	4632      	mov	r2, r6
  405698:	463b      	mov	r3, r7
  40569a:	f002 f92f 	bl	4078fc <__aeabi_dcmpeq>
  40569e:	b1b0      	cbz	r0, 4056ce <_dtoa_r+0x3a6>
  4056a0:	f01a 0f01 	tst.w	sl, #1
  4056a4:	d013      	beq.n	4056ce <_dtoa_r+0x3a6>
  4056a6:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4056aa:	9907      	ldr	r1, [sp, #28]
  4056ac:	1e6b      	subs	r3, r5, #1
  4056ae:	e004      	b.n	4056ba <_dtoa_r+0x392>
  4056b0:	428b      	cmp	r3, r1
  4056b2:	f000 8440 	beq.w	405f36 <_dtoa_r+0xc0e>
  4056b6:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4056ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4056be:	f103 0501 	add.w	r5, r3, #1
  4056c2:	461a      	mov	r2, r3
  4056c4:	d0f4      	beq.n	4056b0 <_dtoa_r+0x388>
  4056c6:	f108 0301 	add.w	r3, r8, #1
  4056ca:	b2db      	uxtb	r3, r3
  4056cc:	7013      	strb	r3, [r2, #0]
  4056ce:	4620      	mov	r0, r4
  4056d0:	4659      	mov	r1, fp
  4056d2:	f001 fab7 	bl	406c44 <_Bfree>
  4056d6:	2200      	movs	r2, #0
  4056d8:	9b04      	ldr	r3, [sp, #16]
  4056da:	702a      	strb	r2, [r5, #0]
  4056dc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4056de:	3301      	adds	r3, #1
  4056e0:	6013      	str	r3, [r2, #0]
  4056e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056e4:	2b00      	cmp	r3, #0
  4056e6:	f000 8345 	beq.w	405d74 <_dtoa_r+0xa4c>
  4056ea:	9807      	ldr	r0, [sp, #28]
  4056ec:	601d      	str	r5, [r3, #0]
  4056ee:	b017      	add	sp, #92	; 0x5c
  4056f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4056f6:	2a00      	cmp	r2, #0
  4056f8:	f000 8084 	beq.w	405804 <_dtoa_r+0x4dc>
  4056fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4056fe:	2a01      	cmp	r2, #1
  405700:	f340 8304 	ble.w	405d0c <_dtoa_r+0x9e4>
  405704:	9b06      	ldr	r3, [sp, #24]
  405706:	1e5f      	subs	r7, r3, #1
  405708:	9b08      	ldr	r3, [sp, #32]
  40570a:	42bb      	cmp	r3, r7
  40570c:	f2c0 83a9 	blt.w	405e62 <_dtoa_r+0xb3a>
  405710:	1bdf      	subs	r7, r3, r7
  405712:	9b06      	ldr	r3, [sp, #24]
  405714:	2b00      	cmp	r3, #0
  405716:	f2c0 849c 	blt.w	406052 <_dtoa_r+0xd2a>
  40571a:	9d05      	ldr	r5, [sp, #20]
  40571c:	9b06      	ldr	r3, [sp, #24]
  40571e:	9a05      	ldr	r2, [sp, #20]
  405720:	4620      	mov	r0, r4
  405722:	441a      	add	r2, r3
  405724:	2101      	movs	r1, #1
  405726:	9205      	str	r2, [sp, #20]
  405728:	449a      	add	sl, r3
  40572a:	f001 fb25 	bl	406d78 <__i2b>
  40572e:	4606      	mov	r6, r0
  405730:	b165      	cbz	r5, 40574c <_dtoa_r+0x424>
  405732:	f1ba 0f00 	cmp.w	sl, #0
  405736:	dd09      	ble.n	40574c <_dtoa_r+0x424>
  405738:	45aa      	cmp	sl, r5
  40573a:	9a05      	ldr	r2, [sp, #20]
  40573c:	4653      	mov	r3, sl
  40573e:	bfa8      	it	ge
  405740:	462b      	movge	r3, r5
  405742:	1ad2      	subs	r2, r2, r3
  405744:	9205      	str	r2, [sp, #20]
  405746:	1aed      	subs	r5, r5, r3
  405748:	ebc3 0a0a 	rsb	sl, r3, sl
  40574c:	9b08      	ldr	r3, [sp, #32]
  40574e:	2b00      	cmp	r3, #0
  405750:	dd1a      	ble.n	405788 <_dtoa_r+0x460>
  405752:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405754:	2b00      	cmp	r3, #0
  405756:	f000 837d 	beq.w	405e54 <_dtoa_r+0xb2c>
  40575a:	2f00      	cmp	r7, #0
  40575c:	dd10      	ble.n	405780 <_dtoa_r+0x458>
  40575e:	4631      	mov	r1, r6
  405760:	463a      	mov	r2, r7
  405762:	4620      	mov	r0, r4
  405764:	f001 fbac 	bl	406ec0 <__pow5mult>
  405768:	4606      	mov	r6, r0
  40576a:	465a      	mov	r2, fp
  40576c:	4631      	mov	r1, r6
  40576e:	4620      	mov	r0, r4
  405770:	f001 fb0c 	bl	406d8c <__multiply>
  405774:	4659      	mov	r1, fp
  405776:	4680      	mov	r8, r0
  405778:	4620      	mov	r0, r4
  40577a:	f001 fa63 	bl	406c44 <_Bfree>
  40577e:	46c3      	mov	fp, r8
  405780:	9b08      	ldr	r3, [sp, #32]
  405782:	1bda      	subs	r2, r3, r7
  405784:	f040 82a2 	bne.w	405ccc <_dtoa_r+0x9a4>
  405788:	4620      	mov	r0, r4
  40578a:	2101      	movs	r1, #1
  40578c:	f001 faf4 	bl	406d78 <__i2b>
  405790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405792:	2b00      	cmp	r3, #0
  405794:	4680      	mov	r8, r0
  405796:	dd39      	ble.n	40580c <_dtoa_r+0x4e4>
  405798:	4601      	mov	r1, r0
  40579a:	461a      	mov	r2, r3
  40579c:	4620      	mov	r0, r4
  40579e:	f001 fb8f 	bl	406ec0 <__pow5mult>
  4057a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4057a4:	2b01      	cmp	r3, #1
  4057a6:	4680      	mov	r8, r0
  4057a8:	f340 8296 	ble.w	405cd8 <_dtoa_r+0x9b0>
  4057ac:	f04f 0900 	mov.w	r9, #0
  4057b0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4057b4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4057b8:	6918      	ldr	r0, [r3, #16]
  4057ba:	f001 fa8f 	bl	406cdc <__hi0bits>
  4057be:	f1c0 0020 	rsb	r0, r0, #32
  4057c2:	e02d      	b.n	405820 <_dtoa_r+0x4f8>
  4057c4:	2301      	movs	r3, #1
  4057c6:	930b      	str	r3, [sp, #44]	; 0x2c
  4057c8:	e66f      	b.n	4054aa <_dtoa_r+0x182>
  4057ca:	9804      	ldr	r0, [sp, #16]
  4057cc:	f7fd fbe8 	bl	402fa0 <__aeabi_i2d>
  4057d0:	4632      	mov	r2, r6
  4057d2:	463b      	mov	r3, r7
  4057d4:	f002 f892 	bl	4078fc <__aeabi_dcmpeq>
  4057d8:	2800      	cmp	r0, #0
  4057da:	f47f ae50 	bne.w	40547e <_dtoa_r+0x156>
  4057de:	9b04      	ldr	r3, [sp, #16]
  4057e0:	3b01      	subs	r3, #1
  4057e2:	9304      	str	r3, [sp, #16]
  4057e4:	e64b      	b.n	40547e <_dtoa_r+0x156>
  4057e6:	9a05      	ldr	r2, [sp, #20]
  4057e8:	9b04      	ldr	r3, [sp, #16]
  4057ea:	1ad2      	subs	r2, r2, r3
  4057ec:	425b      	negs	r3, r3
  4057ee:	9308      	str	r3, [sp, #32]
  4057f0:	2300      	movs	r3, #0
  4057f2:	9205      	str	r2, [sp, #20]
  4057f4:	930a      	str	r3, [sp, #40]	; 0x28
  4057f6:	e668      	b.n	4054ca <_dtoa_r+0x1a2>
  4057f8:	f1ca 0300 	rsb	r3, sl, #0
  4057fc:	9305      	str	r3, [sp, #20]
  4057fe:	f04f 0a00 	mov.w	sl, #0
  405802:	e65a      	b.n	4054ba <_dtoa_r+0x192>
  405804:	9f08      	ldr	r7, [sp, #32]
  405806:	9d05      	ldr	r5, [sp, #20]
  405808:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40580a:	e791      	b.n	405730 <_dtoa_r+0x408>
  40580c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40580e:	2b01      	cmp	r3, #1
  405810:	f340 82b3 	ble.w	405d7a <_dtoa_r+0xa52>
  405814:	f04f 0900 	mov.w	r9, #0
  405818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40581a:	2b00      	cmp	r3, #0
  40581c:	d1c8      	bne.n	4057b0 <_dtoa_r+0x488>
  40581e:	2001      	movs	r0, #1
  405820:	4450      	add	r0, sl
  405822:	f010 001f 	ands.w	r0, r0, #31
  405826:	f000 8081 	beq.w	40592c <_dtoa_r+0x604>
  40582a:	f1c0 0320 	rsb	r3, r0, #32
  40582e:	2b04      	cmp	r3, #4
  405830:	f340 84b8 	ble.w	4061a4 <_dtoa_r+0xe7c>
  405834:	f1c0 001c 	rsb	r0, r0, #28
  405838:	9b05      	ldr	r3, [sp, #20]
  40583a:	4403      	add	r3, r0
  40583c:	9305      	str	r3, [sp, #20]
  40583e:	4405      	add	r5, r0
  405840:	4482      	add	sl, r0
  405842:	9b05      	ldr	r3, [sp, #20]
  405844:	2b00      	cmp	r3, #0
  405846:	dd05      	ble.n	405854 <_dtoa_r+0x52c>
  405848:	4659      	mov	r1, fp
  40584a:	461a      	mov	r2, r3
  40584c:	4620      	mov	r0, r4
  40584e:	f001 fb87 	bl	406f60 <__lshift>
  405852:	4683      	mov	fp, r0
  405854:	f1ba 0f00 	cmp.w	sl, #0
  405858:	dd05      	ble.n	405866 <_dtoa_r+0x53e>
  40585a:	4641      	mov	r1, r8
  40585c:	4652      	mov	r2, sl
  40585e:	4620      	mov	r0, r4
  405860:	f001 fb7e 	bl	406f60 <__lshift>
  405864:	4680      	mov	r8, r0
  405866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405868:	2b00      	cmp	r3, #0
  40586a:	f040 8268 	bne.w	405d3e <_dtoa_r+0xa16>
  40586e:	9b06      	ldr	r3, [sp, #24]
  405870:	2b00      	cmp	r3, #0
  405872:	f340 8295 	ble.w	405da0 <_dtoa_r+0xa78>
  405876:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405878:	2b00      	cmp	r3, #0
  40587a:	d171      	bne.n	405960 <_dtoa_r+0x638>
  40587c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  405880:	9f06      	ldr	r7, [sp, #24]
  405882:	464d      	mov	r5, r9
  405884:	e002      	b.n	40588c <_dtoa_r+0x564>
  405886:	f001 f9e7 	bl	406c58 <__multadd>
  40588a:	4683      	mov	fp, r0
  40588c:	4641      	mov	r1, r8
  40588e:	4658      	mov	r0, fp
  405890:	f7ff fcb4 	bl	4051fc <quorem>
  405894:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  405898:	f805 cb01 	strb.w	ip, [r5], #1
  40589c:	ebc9 0305 	rsb	r3, r9, r5
  4058a0:	42bb      	cmp	r3, r7
  4058a2:	4620      	mov	r0, r4
  4058a4:	4659      	mov	r1, fp
  4058a6:	f04f 020a 	mov.w	r2, #10
  4058aa:	f04f 0300 	mov.w	r3, #0
  4058ae:	dbea      	blt.n	405886 <_dtoa_r+0x55e>
  4058b0:	9b07      	ldr	r3, [sp, #28]
  4058b2:	9a06      	ldr	r2, [sp, #24]
  4058b4:	2a01      	cmp	r2, #1
  4058b6:	bfac      	ite	ge
  4058b8:	189b      	addge	r3, r3, r2
  4058ba:	3301      	addlt	r3, #1
  4058bc:	461d      	mov	r5, r3
  4058be:	f04f 0a00 	mov.w	sl, #0
  4058c2:	4659      	mov	r1, fp
  4058c4:	2201      	movs	r2, #1
  4058c6:	4620      	mov	r0, r4
  4058c8:	f8cd c008 	str.w	ip, [sp, #8]
  4058cc:	f001 fb48 	bl	406f60 <__lshift>
  4058d0:	4641      	mov	r1, r8
  4058d2:	4683      	mov	fp, r0
  4058d4:	f001 fb9a 	bl	40700c <__mcmp>
  4058d8:	2800      	cmp	r0, #0
  4058da:	f8dd c008 	ldr.w	ip, [sp, #8]
  4058de:	f340 82f6 	ble.w	405ece <_dtoa_r+0xba6>
  4058e2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4058e6:	9907      	ldr	r1, [sp, #28]
  4058e8:	1e6b      	subs	r3, r5, #1
  4058ea:	e004      	b.n	4058f6 <_dtoa_r+0x5ce>
  4058ec:	428b      	cmp	r3, r1
  4058ee:	f000 8273 	beq.w	405dd8 <_dtoa_r+0xab0>
  4058f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4058f6:	2a39      	cmp	r2, #57	; 0x39
  4058f8:	f103 0501 	add.w	r5, r3, #1
  4058fc:	d0f6      	beq.n	4058ec <_dtoa_r+0x5c4>
  4058fe:	3201      	adds	r2, #1
  405900:	701a      	strb	r2, [r3, #0]
  405902:	4641      	mov	r1, r8
  405904:	4620      	mov	r0, r4
  405906:	f001 f99d 	bl	406c44 <_Bfree>
  40590a:	2e00      	cmp	r6, #0
  40590c:	f43f aedf 	beq.w	4056ce <_dtoa_r+0x3a6>
  405910:	f1ba 0f00 	cmp.w	sl, #0
  405914:	d005      	beq.n	405922 <_dtoa_r+0x5fa>
  405916:	45b2      	cmp	sl, r6
  405918:	d003      	beq.n	405922 <_dtoa_r+0x5fa>
  40591a:	4651      	mov	r1, sl
  40591c:	4620      	mov	r0, r4
  40591e:	f001 f991 	bl	406c44 <_Bfree>
  405922:	4631      	mov	r1, r6
  405924:	4620      	mov	r0, r4
  405926:	f001 f98d 	bl	406c44 <_Bfree>
  40592a:	e6d0      	b.n	4056ce <_dtoa_r+0x3a6>
  40592c:	201c      	movs	r0, #28
  40592e:	e783      	b.n	405838 <_dtoa_r+0x510>
  405930:	4b04      	ldr	r3, [pc, #16]	; (405944 <_dtoa_r+0x61c>)
  405932:	9a02      	ldr	r2, [sp, #8]
  405934:	1b5b      	subs	r3, r3, r5
  405936:	fa02 f003 	lsl.w	r0, r2, r3
  40593a:	e56d      	b.n	405418 <_dtoa_r+0xf0>
  40593c:	900b      	str	r0, [sp, #44]	; 0x2c
  40593e:	e5b4      	b.n	4054aa <_dtoa_r+0x182>
  405940:	40240000 	.word	0x40240000
  405944:	fffffbee 	.word	0xfffffbee
  405948:	4631      	mov	r1, r6
  40594a:	2300      	movs	r3, #0
  40594c:	4620      	mov	r0, r4
  40594e:	220a      	movs	r2, #10
  405950:	f001 f982 	bl	406c58 <__multadd>
  405954:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405956:	2b00      	cmp	r3, #0
  405958:	4606      	mov	r6, r0
  40595a:	f340 840c 	ble.w	406176 <_dtoa_r+0xe4e>
  40595e:	9306      	str	r3, [sp, #24]
  405960:	2d00      	cmp	r5, #0
  405962:	dd05      	ble.n	405970 <_dtoa_r+0x648>
  405964:	4631      	mov	r1, r6
  405966:	462a      	mov	r2, r5
  405968:	4620      	mov	r0, r4
  40596a:	f001 faf9 	bl	406f60 <__lshift>
  40596e:	4606      	mov	r6, r0
  405970:	f1b9 0f00 	cmp.w	r9, #0
  405974:	f040 82e9 	bne.w	405f4a <_dtoa_r+0xc22>
  405978:	46b1      	mov	r9, r6
  40597a:	9b06      	ldr	r3, [sp, #24]
  40597c:	9a07      	ldr	r2, [sp, #28]
  40597e:	3b01      	subs	r3, #1
  405980:	18d3      	adds	r3, r2, r3
  405982:	9308      	str	r3, [sp, #32]
  405984:	9b02      	ldr	r3, [sp, #8]
  405986:	f003 0301 	and.w	r3, r3, #1
  40598a:	9309      	str	r3, [sp, #36]	; 0x24
  40598c:	4617      	mov	r7, r2
  40598e:	4641      	mov	r1, r8
  405990:	4658      	mov	r0, fp
  405992:	f7ff fc33 	bl	4051fc <quorem>
  405996:	4631      	mov	r1, r6
  405998:	4605      	mov	r5, r0
  40599a:	4658      	mov	r0, fp
  40599c:	f001 fb36 	bl	40700c <__mcmp>
  4059a0:	464a      	mov	r2, r9
  4059a2:	4682      	mov	sl, r0
  4059a4:	4641      	mov	r1, r8
  4059a6:	4620      	mov	r0, r4
  4059a8:	f001 fb54 	bl	407054 <__mdiff>
  4059ac:	68c2      	ldr	r2, [r0, #12]
  4059ae:	4603      	mov	r3, r0
  4059b0:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  4059b4:	2a00      	cmp	r2, #0
  4059b6:	f040 81b8 	bne.w	405d2a <_dtoa_r+0xa02>
  4059ba:	4619      	mov	r1, r3
  4059bc:	4658      	mov	r0, fp
  4059be:	f8cd c018 	str.w	ip, [sp, #24]
  4059c2:	9305      	str	r3, [sp, #20]
  4059c4:	f001 fb22 	bl	40700c <__mcmp>
  4059c8:	9b05      	ldr	r3, [sp, #20]
  4059ca:	9002      	str	r0, [sp, #8]
  4059cc:	4619      	mov	r1, r3
  4059ce:	4620      	mov	r0, r4
  4059d0:	f001 f938 	bl	406c44 <_Bfree>
  4059d4:	9a02      	ldr	r2, [sp, #8]
  4059d6:	f8dd c018 	ldr.w	ip, [sp, #24]
  4059da:	b92a      	cbnz	r2, 4059e8 <_dtoa_r+0x6c0>
  4059dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4059de:	b91b      	cbnz	r3, 4059e8 <_dtoa_r+0x6c0>
  4059e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059e2:	2b00      	cmp	r3, #0
  4059e4:	f000 83a7 	beq.w	406136 <_dtoa_r+0xe0e>
  4059e8:	f1ba 0f00 	cmp.w	sl, #0
  4059ec:	f2c0 8251 	blt.w	405e92 <_dtoa_r+0xb6a>
  4059f0:	d105      	bne.n	4059fe <_dtoa_r+0x6d6>
  4059f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4059f4:	b91b      	cbnz	r3, 4059fe <_dtoa_r+0x6d6>
  4059f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059f8:	2b00      	cmp	r3, #0
  4059fa:	f000 824a 	beq.w	405e92 <_dtoa_r+0xb6a>
  4059fe:	2a00      	cmp	r2, #0
  405a00:	f300 82b7 	bgt.w	405f72 <_dtoa_r+0xc4a>
  405a04:	9b08      	ldr	r3, [sp, #32]
  405a06:	f887 c000 	strb.w	ip, [r7]
  405a0a:	f107 0a01 	add.w	sl, r7, #1
  405a0e:	429f      	cmp	r7, r3
  405a10:	4655      	mov	r5, sl
  405a12:	f000 82ba 	beq.w	405f8a <_dtoa_r+0xc62>
  405a16:	4659      	mov	r1, fp
  405a18:	220a      	movs	r2, #10
  405a1a:	2300      	movs	r3, #0
  405a1c:	4620      	mov	r0, r4
  405a1e:	f001 f91b 	bl	406c58 <__multadd>
  405a22:	454e      	cmp	r6, r9
  405a24:	4683      	mov	fp, r0
  405a26:	4631      	mov	r1, r6
  405a28:	4620      	mov	r0, r4
  405a2a:	f04f 020a 	mov.w	r2, #10
  405a2e:	f04f 0300 	mov.w	r3, #0
  405a32:	f000 8174 	beq.w	405d1e <_dtoa_r+0x9f6>
  405a36:	f001 f90f 	bl	406c58 <__multadd>
  405a3a:	4649      	mov	r1, r9
  405a3c:	4606      	mov	r6, r0
  405a3e:	220a      	movs	r2, #10
  405a40:	4620      	mov	r0, r4
  405a42:	2300      	movs	r3, #0
  405a44:	f001 f908 	bl	406c58 <__multadd>
  405a48:	4657      	mov	r7, sl
  405a4a:	4681      	mov	r9, r0
  405a4c:	e79f      	b.n	40598e <_dtoa_r+0x666>
  405a4e:	2301      	movs	r3, #1
  405a50:	9309      	str	r3, [sp, #36]	; 0x24
  405a52:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405a54:	2b00      	cmp	r3, #0
  405a56:	f340 8213 	ble.w	405e80 <_dtoa_r+0xb58>
  405a5a:	461f      	mov	r7, r3
  405a5c:	461e      	mov	r6, r3
  405a5e:	930c      	str	r3, [sp, #48]	; 0x30
  405a60:	9306      	str	r3, [sp, #24]
  405a62:	2100      	movs	r1, #0
  405a64:	2f17      	cmp	r7, #23
  405a66:	6461      	str	r1, [r4, #68]	; 0x44
  405a68:	d90a      	bls.n	405a80 <_dtoa_r+0x758>
  405a6a:	2201      	movs	r2, #1
  405a6c:	2304      	movs	r3, #4
  405a6e:	005b      	lsls	r3, r3, #1
  405a70:	f103 0014 	add.w	r0, r3, #20
  405a74:	4287      	cmp	r7, r0
  405a76:	4611      	mov	r1, r2
  405a78:	f102 0201 	add.w	r2, r2, #1
  405a7c:	d2f7      	bcs.n	405a6e <_dtoa_r+0x746>
  405a7e:	6461      	str	r1, [r4, #68]	; 0x44
  405a80:	4620      	mov	r0, r4
  405a82:	f001 f8b9 	bl	406bf8 <_Balloc>
  405a86:	2e0e      	cmp	r6, #14
  405a88:	9007      	str	r0, [sp, #28]
  405a8a:	6420      	str	r0, [r4, #64]	; 0x40
  405a8c:	f63f ad5c 	bhi.w	405548 <_dtoa_r+0x220>
  405a90:	2d00      	cmp	r5, #0
  405a92:	f43f ad59 	beq.w	405548 <_dtoa_r+0x220>
  405a96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405a9a:	9904      	ldr	r1, [sp, #16]
  405a9c:	2900      	cmp	r1, #0
  405a9e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405aa2:	f340 8221 	ble.w	405ee8 <_dtoa_r+0xbc0>
  405aa6:	4bb7      	ldr	r3, [pc, #732]	; (405d84 <_dtoa_r+0xa5c>)
  405aa8:	f001 020f 	and.w	r2, r1, #15
  405aac:	110d      	asrs	r5, r1, #4
  405aae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405ab2:	06e9      	lsls	r1, r5, #27
  405ab4:	e9d3 6700 	ldrd	r6, r7, [r3]
  405ab8:	f140 81db 	bpl.w	405e72 <_dtoa_r+0xb4a>
  405abc:	4bb2      	ldr	r3, [pc, #712]	; (405d88 <_dtoa_r+0xa60>)
  405abe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405ac2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405ac6:	f7fd fbfb 	bl	4032c0 <__aeabi_ddiv>
  405aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405ace:	f005 050f 	and.w	r5, r5, #15
  405ad2:	f04f 0803 	mov.w	r8, #3
  405ad6:	b18d      	cbz	r5, 405afc <_dtoa_r+0x7d4>
  405ad8:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 405d88 <_dtoa_r+0xa60>
  405adc:	4630      	mov	r0, r6
  405ade:	4639      	mov	r1, r7
  405ae0:	07ea      	lsls	r2, r5, #31
  405ae2:	d505      	bpl.n	405af0 <_dtoa_r+0x7c8>
  405ae4:	e9d9 2300 	ldrd	r2, r3, [r9]
  405ae8:	f108 0801 	add.w	r8, r8, #1
  405aec:	f7fd fabe 	bl	40306c <__aeabi_dmul>
  405af0:	106d      	asrs	r5, r5, #1
  405af2:	f109 0908 	add.w	r9, r9, #8
  405af6:	d1f3      	bne.n	405ae0 <_dtoa_r+0x7b8>
  405af8:	4606      	mov	r6, r0
  405afa:	460f      	mov	r7, r1
  405afc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405b00:	4632      	mov	r2, r6
  405b02:	463b      	mov	r3, r7
  405b04:	f7fd fbdc 	bl	4032c0 <__aeabi_ddiv>
  405b08:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405b0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b0e:	b143      	cbz	r3, 405b22 <_dtoa_r+0x7fa>
  405b10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405b14:	2200      	movs	r2, #0
  405b16:	4b9d      	ldr	r3, [pc, #628]	; (405d8c <_dtoa_r+0xa64>)
  405b18:	f001 fefa 	bl	407910 <__aeabi_dcmplt>
  405b1c:	2800      	cmp	r0, #0
  405b1e:	f040 82ac 	bne.w	40607a <_dtoa_r+0xd52>
  405b22:	4640      	mov	r0, r8
  405b24:	f7fd fa3c 	bl	402fa0 <__aeabi_i2d>
  405b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405b2c:	f7fd fa9e 	bl	40306c <__aeabi_dmul>
  405b30:	4b97      	ldr	r3, [pc, #604]	; (405d90 <_dtoa_r+0xa68>)
  405b32:	2200      	movs	r2, #0
  405b34:	f7fd f8e8 	bl	402d08 <__adddf3>
  405b38:	9b06      	ldr	r3, [sp, #24]
  405b3a:	4606      	mov	r6, r0
  405b3c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  405b40:	2b00      	cmp	r3, #0
  405b42:	f000 8162 	beq.w	405e0a <_dtoa_r+0xae2>
  405b46:	9b04      	ldr	r3, [sp, #16]
  405b48:	f8dd 9018 	ldr.w	r9, [sp, #24]
  405b4c:	9312      	str	r3, [sp, #72]	; 0x48
  405b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405b50:	2b00      	cmp	r3, #0
  405b52:	f000 8221 	beq.w	405f98 <_dtoa_r+0xc70>
  405b56:	4b8b      	ldr	r3, [pc, #556]	; (405d84 <_dtoa_r+0xa5c>)
  405b58:	498e      	ldr	r1, [pc, #568]	; (405d94 <_dtoa_r+0xa6c>)
  405b5a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  405b5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405b62:	2000      	movs	r0, #0
  405b64:	f7fd fbac 	bl	4032c0 <__aeabi_ddiv>
  405b68:	4632      	mov	r2, r6
  405b6a:	463b      	mov	r3, r7
  405b6c:	f7fd f8ca 	bl	402d04 <__aeabi_dsub>
  405b70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405b74:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405b78:	4639      	mov	r1, r7
  405b7a:	4630      	mov	r0, r6
  405b7c:	f7fd fc88 	bl	403490 <__aeabi_d2iz>
  405b80:	4605      	mov	r5, r0
  405b82:	f7fd fa0d 	bl	402fa0 <__aeabi_i2d>
  405b86:	3530      	adds	r5, #48	; 0x30
  405b88:	4602      	mov	r2, r0
  405b8a:	460b      	mov	r3, r1
  405b8c:	4630      	mov	r0, r6
  405b8e:	4639      	mov	r1, r7
  405b90:	f7fd f8b8 	bl	402d04 <__aeabi_dsub>
  405b94:	fa5f f885 	uxtb.w	r8, r5
  405b98:	9d07      	ldr	r5, [sp, #28]
  405b9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405b9e:	f885 8000 	strb.w	r8, [r5]
  405ba2:	4606      	mov	r6, r0
  405ba4:	460f      	mov	r7, r1
  405ba6:	3501      	adds	r5, #1
  405ba8:	f001 feb2 	bl	407910 <__aeabi_dcmplt>
  405bac:	2800      	cmp	r0, #0
  405bae:	f040 82b2 	bne.w	406116 <_dtoa_r+0xdee>
  405bb2:	4632      	mov	r2, r6
  405bb4:	463b      	mov	r3, r7
  405bb6:	2000      	movs	r0, #0
  405bb8:	4974      	ldr	r1, [pc, #464]	; (405d8c <_dtoa_r+0xa64>)
  405bba:	f7fd f8a3 	bl	402d04 <__aeabi_dsub>
  405bbe:	4602      	mov	r2, r0
  405bc0:	460b      	mov	r3, r1
  405bc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405bc6:	f001 fec1 	bl	40794c <__aeabi_dcmpgt>
  405bca:	2800      	cmp	r0, #0
  405bcc:	f040 82ac 	bne.w	406128 <_dtoa_r+0xe00>
  405bd0:	f1b9 0f01 	cmp.w	r9, #1
  405bd4:	f340 8138 	ble.w	405e48 <_dtoa_r+0xb20>
  405bd8:	9b07      	ldr	r3, [sp, #28]
  405bda:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  405bde:	f8cd b008 	str.w	fp, [sp, #8]
  405be2:	4499      	add	r9, r3
  405be4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405be8:	46a0      	mov	r8, r4
  405bea:	e00d      	b.n	405c08 <_dtoa_r+0x8e0>
  405bec:	2000      	movs	r0, #0
  405bee:	4967      	ldr	r1, [pc, #412]	; (405d8c <_dtoa_r+0xa64>)
  405bf0:	f7fd f888 	bl	402d04 <__aeabi_dsub>
  405bf4:	4652      	mov	r2, sl
  405bf6:	465b      	mov	r3, fp
  405bf8:	f001 fe8a 	bl	407910 <__aeabi_dcmplt>
  405bfc:	2800      	cmp	r0, #0
  405bfe:	f040 828e 	bne.w	40611e <_dtoa_r+0xdf6>
  405c02:	454d      	cmp	r5, r9
  405c04:	f000 811b 	beq.w	405e3e <_dtoa_r+0xb16>
  405c08:	4650      	mov	r0, sl
  405c0a:	4659      	mov	r1, fp
  405c0c:	2200      	movs	r2, #0
  405c0e:	4b62      	ldr	r3, [pc, #392]	; (405d98 <_dtoa_r+0xa70>)
  405c10:	f7fd fa2c 	bl	40306c <__aeabi_dmul>
  405c14:	2200      	movs	r2, #0
  405c16:	4b60      	ldr	r3, [pc, #384]	; (405d98 <_dtoa_r+0xa70>)
  405c18:	4682      	mov	sl, r0
  405c1a:	468b      	mov	fp, r1
  405c1c:	4630      	mov	r0, r6
  405c1e:	4639      	mov	r1, r7
  405c20:	f7fd fa24 	bl	40306c <__aeabi_dmul>
  405c24:	460f      	mov	r7, r1
  405c26:	4606      	mov	r6, r0
  405c28:	f7fd fc32 	bl	403490 <__aeabi_d2iz>
  405c2c:	4604      	mov	r4, r0
  405c2e:	f7fd f9b7 	bl	402fa0 <__aeabi_i2d>
  405c32:	4602      	mov	r2, r0
  405c34:	460b      	mov	r3, r1
  405c36:	4630      	mov	r0, r6
  405c38:	4639      	mov	r1, r7
  405c3a:	f7fd f863 	bl	402d04 <__aeabi_dsub>
  405c3e:	3430      	adds	r4, #48	; 0x30
  405c40:	b2e4      	uxtb	r4, r4
  405c42:	4652      	mov	r2, sl
  405c44:	465b      	mov	r3, fp
  405c46:	f805 4b01 	strb.w	r4, [r5], #1
  405c4a:	4606      	mov	r6, r0
  405c4c:	460f      	mov	r7, r1
  405c4e:	f001 fe5f 	bl	407910 <__aeabi_dcmplt>
  405c52:	4632      	mov	r2, r6
  405c54:	463b      	mov	r3, r7
  405c56:	2800      	cmp	r0, #0
  405c58:	d0c8      	beq.n	405bec <_dtoa_r+0x8c4>
  405c5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c5c:	f8dd b008 	ldr.w	fp, [sp, #8]
  405c60:	9304      	str	r3, [sp, #16]
  405c62:	4644      	mov	r4, r8
  405c64:	e533      	b.n	4056ce <_dtoa_r+0x3a6>
  405c66:	2300      	movs	r3, #0
  405c68:	9309      	str	r3, [sp, #36]	; 0x24
  405c6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405c6c:	9a04      	ldr	r2, [sp, #16]
  405c6e:	4413      	add	r3, r2
  405c70:	930c      	str	r3, [sp, #48]	; 0x30
  405c72:	3301      	adds	r3, #1
  405c74:	2b00      	cmp	r3, #0
  405c76:	9306      	str	r3, [sp, #24]
  405c78:	f340 8109 	ble.w	405e8e <_dtoa_r+0xb66>
  405c7c:	9e06      	ldr	r6, [sp, #24]
  405c7e:	4637      	mov	r7, r6
  405c80:	e6ef      	b.n	405a62 <_dtoa_r+0x73a>
  405c82:	2300      	movs	r3, #0
  405c84:	9309      	str	r3, [sp, #36]	; 0x24
  405c86:	e6e4      	b.n	405a52 <_dtoa_r+0x72a>
  405c88:	9b06      	ldr	r3, [sp, #24]
  405c8a:	2b00      	cmp	r3, #0
  405c8c:	f73f ac6d 	bgt.w	40556a <_dtoa_r+0x242>
  405c90:	f040 8262 	bne.w	406158 <_dtoa_r+0xe30>
  405c94:	4640      	mov	r0, r8
  405c96:	2200      	movs	r2, #0
  405c98:	4b40      	ldr	r3, [pc, #256]	; (405d9c <_dtoa_r+0xa74>)
  405c9a:	4649      	mov	r1, r9
  405c9c:	f7fd f9e6 	bl	40306c <__aeabi_dmul>
  405ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405ca4:	f001 fe48 	bl	407938 <__aeabi_dcmpge>
  405ca8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405cac:	4646      	mov	r6, r8
  405cae:	2800      	cmp	r0, #0
  405cb0:	f000 808a 	beq.w	405dc8 <_dtoa_r+0xaa0>
  405cb4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405cb6:	9d07      	ldr	r5, [sp, #28]
  405cb8:	43db      	mvns	r3, r3
  405cba:	9304      	str	r3, [sp, #16]
  405cbc:	4641      	mov	r1, r8
  405cbe:	4620      	mov	r0, r4
  405cc0:	f000 ffc0 	bl	406c44 <_Bfree>
  405cc4:	2e00      	cmp	r6, #0
  405cc6:	f47f ae2c 	bne.w	405922 <_dtoa_r+0x5fa>
  405cca:	e500      	b.n	4056ce <_dtoa_r+0x3a6>
  405ccc:	4659      	mov	r1, fp
  405cce:	4620      	mov	r0, r4
  405cd0:	f001 f8f6 	bl	406ec0 <__pow5mult>
  405cd4:	4683      	mov	fp, r0
  405cd6:	e557      	b.n	405788 <_dtoa_r+0x460>
  405cd8:	9b02      	ldr	r3, [sp, #8]
  405cda:	2b00      	cmp	r3, #0
  405cdc:	f47f ad66 	bne.w	4057ac <_dtoa_r+0x484>
  405ce0:	9b03      	ldr	r3, [sp, #12]
  405ce2:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405ce6:	2b00      	cmp	r3, #0
  405ce8:	f47f ad94 	bne.w	405814 <_dtoa_r+0x4ec>
  405cec:	9b03      	ldr	r3, [sp, #12]
  405cee:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  405cf2:	0d3f      	lsrs	r7, r7, #20
  405cf4:	053f      	lsls	r7, r7, #20
  405cf6:	2f00      	cmp	r7, #0
  405cf8:	f000 821a 	beq.w	406130 <_dtoa_r+0xe08>
  405cfc:	9b05      	ldr	r3, [sp, #20]
  405cfe:	3301      	adds	r3, #1
  405d00:	9305      	str	r3, [sp, #20]
  405d02:	f10a 0a01 	add.w	sl, sl, #1
  405d06:	f04f 0901 	mov.w	r9, #1
  405d0a:	e585      	b.n	405818 <_dtoa_r+0x4f0>
  405d0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d0e:	2a00      	cmp	r2, #0
  405d10:	f000 81a5 	beq.w	40605e <_dtoa_r+0xd36>
  405d14:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405d18:	9f08      	ldr	r7, [sp, #32]
  405d1a:	9d05      	ldr	r5, [sp, #20]
  405d1c:	e4ff      	b.n	40571e <_dtoa_r+0x3f6>
  405d1e:	f000 ff9b 	bl	406c58 <__multadd>
  405d22:	4657      	mov	r7, sl
  405d24:	4606      	mov	r6, r0
  405d26:	4681      	mov	r9, r0
  405d28:	e631      	b.n	40598e <_dtoa_r+0x666>
  405d2a:	4601      	mov	r1, r0
  405d2c:	4620      	mov	r0, r4
  405d2e:	f8cd c008 	str.w	ip, [sp, #8]
  405d32:	f000 ff87 	bl	406c44 <_Bfree>
  405d36:	2201      	movs	r2, #1
  405d38:	f8dd c008 	ldr.w	ip, [sp, #8]
  405d3c:	e654      	b.n	4059e8 <_dtoa_r+0x6c0>
  405d3e:	4658      	mov	r0, fp
  405d40:	4641      	mov	r1, r8
  405d42:	f001 f963 	bl	40700c <__mcmp>
  405d46:	2800      	cmp	r0, #0
  405d48:	f6bf ad91 	bge.w	40586e <_dtoa_r+0x546>
  405d4c:	9f04      	ldr	r7, [sp, #16]
  405d4e:	4659      	mov	r1, fp
  405d50:	2300      	movs	r3, #0
  405d52:	4620      	mov	r0, r4
  405d54:	220a      	movs	r2, #10
  405d56:	3f01      	subs	r7, #1
  405d58:	9704      	str	r7, [sp, #16]
  405d5a:	f000 ff7d 	bl	406c58 <__multadd>
  405d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d60:	4683      	mov	fp, r0
  405d62:	2b00      	cmp	r3, #0
  405d64:	f47f adf0 	bne.w	405948 <_dtoa_r+0x620>
  405d68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d6a:	2b00      	cmp	r3, #0
  405d6c:	f340 81f8 	ble.w	406160 <_dtoa_r+0xe38>
  405d70:	9306      	str	r3, [sp, #24]
  405d72:	e583      	b.n	40587c <_dtoa_r+0x554>
  405d74:	9807      	ldr	r0, [sp, #28]
  405d76:	f7ff bb0b 	b.w	405390 <_dtoa_r+0x68>
  405d7a:	9b02      	ldr	r3, [sp, #8]
  405d7c:	2b00      	cmp	r3, #0
  405d7e:	f47f ad49 	bne.w	405814 <_dtoa_r+0x4ec>
  405d82:	e7ad      	b.n	405ce0 <_dtoa_r+0x9b8>
  405d84:	00408f28 	.word	0x00408f28
  405d88:	00409000 	.word	0x00409000
  405d8c:	3ff00000 	.word	0x3ff00000
  405d90:	401c0000 	.word	0x401c0000
  405d94:	3fe00000 	.word	0x3fe00000
  405d98:	40240000 	.word	0x40240000
  405d9c:	40140000 	.word	0x40140000
  405da0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405da2:	2b02      	cmp	r3, #2
  405da4:	f77f ad67 	ble.w	405876 <_dtoa_r+0x54e>
  405da8:	9b06      	ldr	r3, [sp, #24]
  405daa:	2b00      	cmp	r3, #0
  405dac:	d182      	bne.n	405cb4 <_dtoa_r+0x98c>
  405dae:	4641      	mov	r1, r8
  405db0:	2205      	movs	r2, #5
  405db2:	4620      	mov	r0, r4
  405db4:	f000 ff50 	bl	406c58 <__multadd>
  405db8:	4680      	mov	r8, r0
  405dba:	4641      	mov	r1, r8
  405dbc:	4658      	mov	r0, fp
  405dbe:	f001 f925 	bl	40700c <__mcmp>
  405dc2:	2800      	cmp	r0, #0
  405dc4:	f77f af76 	ble.w	405cb4 <_dtoa_r+0x98c>
  405dc8:	9a04      	ldr	r2, [sp, #16]
  405dca:	9907      	ldr	r1, [sp, #28]
  405dcc:	2331      	movs	r3, #49	; 0x31
  405dce:	3201      	adds	r2, #1
  405dd0:	9204      	str	r2, [sp, #16]
  405dd2:	700b      	strb	r3, [r1, #0]
  405dd4:	1c4d      	adds	r5, r1, #1
  405dd6:	e771      	b.n	405cbc <_dtoa_r+0x994>
  405dd8:	9a04      	ldr	r2, [sp, #16]
  405dda:	3201      	adds	r2, #1
  405ddc:	9204      	str	r2, [sp, #16]
  405dde:	9a07      	ldr	r2, [sp, #28]
  405de0:	2331      	movs	r3, #49	; 0x31
  405de2:	7013      	strb	r3, [r2, #0]
  405de4:	e58d      	b.n	405902 <_dtoa_r+0x5da>
  405de6:	f8dd b008 	ldr.w	fp, [sp, #8]
  405dea:	9c05      	ldr	r4, [sp, #20]
  405dec:	e46f      	b.n	4056ce <_dtoa_r+0x3a6>
  405dee:	4640      	mov	r0, r8
  405df0:	f7fd f8d6 	bl	402fa0 <__aeabi_i2d>
  405df4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405df8:	f7fd f938 	bl	40306c <__aeabi_dmul>
  405dfc:	2200      	movs	r2, #0
  405dfe:	4bbc      	ldr	r3, [pc, #752]	; (4060f0 <_dtoa_r+0xdc8>)
  405e00:	f7fc ff82 	bl	402d08 <__adddf3>
  405e04:	4606      	mov	r6, r0
  405e06:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  405e0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e0e:	2200      	movs	r2, #0
  405e10:	4bb8      	ldr	r3, [pc, #736]	; (4060f4 <_dtoa_r+0xdcc>)
  405e12:	f7fc ff77 	bl	402d04 <__aeabi_dsub>
  405e16:	4632      	mov	r2, r6
  405e18:	463b      	mov	r3, r7
  405e1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405e1e:	f001 fd95 	bl	40794c <__aeabi_dcmpgt>
  405e22:	4680      	mov	r8, r0
  405e24:	2800      	cmp	r0, #0
  405e26:	f040 80b3 	bne.w	405f90 <_dtoa_r+0xc68>
  405e2a:	4632      	mov	r2, r6
  405e2c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  405e30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405e34:	f001 fd6c 	bl	407910 <__aeabi_dcmplt>
  405e38:	b130      	cbz	r0, 405e48 <_dtoa_r+0xb20>
  405e3a:	4646      	mov	r6, r8
  405e3c:	e73a      	b.n	405cb4 <_dtoa_r+0x98c>
  405e3e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  405e42:	f8dd b008 	ldr.w	fp, [sp, #8]
  405e46:	4644      	mov	r4, r8
  405e48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405e4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405e50:	f7ff bb7a 	b.w	405548 <_dtoa_r+0x220>
  405e54:	4659      	mov	r1, fp
  405e56:	9a08      	ldr	r2, [sp, #32]
  405e58:	4620      	mov	r0, r4
  405e5a:	f001 f831 	bl	406ec0 <__pow5mult>
  405e5e:	4683      	mov	fp, r0
  405e60:	e492      	b.n	405788 <_dtoa_r+0x460>
  405e62:	9b08      	ldr	r3, [sp, #32]
  405e64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405e66:	9708      	str	r7, [sp, #32]
  405e68:	1afb      	subs	r3, r7, r3
  405e6a:	441a      	add	r2, r3
  405e6c:	920a      	str	r2, [sp, #40]	; 0x28
  405e6e:	2700      	movs	r7, #0
  405e70:	e44f      	b.n	405712 <_dtoa_r+0x3ea>
  405e72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  405e76:	f04f 0802 	mov.w	r8, #2
  405e7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  405e7e:	e62a      	b.n	405ad6 <_dtoa_r+0x7ae>
  405e80:	2601      	movs	r6, #1
  405e82:	9621      	str	r6, [sp, #132]	; 0x84
  405e84:	960c      	str	r6, [sp, #48]	; 0x30
  405e86:	9606      	str	r6, [sp, #24]
  405e88:	2100      	movs	r1, #0
  405e8a:	6461      	str	r1, [r4, #68]	; 0x44
  405e8c:	e5f8      	b.n	405a80 <_dtoa_r+0x758>
  405e8e:	461e      	mov	r6, r3
  405e90:	e7fa      	b.n	405e88 <_dtoa_r+0xb60>
  405e92:	2a00      	cmp	r2, #0
  405e94:	dd15      	ble.n	405ec2 <_dtoa_r+0xb9a>
  405e96:	4659      	mov	r1, fp
  405e98:	2201      	movs	r2, #1
  405e9a:	4620      	mov	r0, r4
  405e9c:	f8cd c008 	str.w	ip, [sp, #8]
  405ea0:	f001 f85e 	bl	406f60 <__lshift>
  405ea4:	4641      	mov	r1, r8
  405ea6:	4683      	mov	fp, r0
  405ea8:	f001 f8b0 	bl	40700c <__mcmp>
  405eac:	2800      	cmp	r0, #0
  405eae:	f8dd c008 	ldr.w	ip, [sp, #8]
  405eb2:	f340 814a 	ble.w	40614a <_dtoa_r+0xe22>
  405eb6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405eba:	f000 8106 	beq.w	4060ca <_dtoa_r+0xda2>
  405ebe:	f10c 0c01 	add.w	ip, ip, #1
  405ec2:	46b2      	mov	sl, r6
  405ec4:	f887 c000 	strb.w	ip, [r7]
  405ec8:	1c7d      	adds	r5, r7, #1
  405eca:	464e      	mov	r6, r9
  405ecc:	e519      	b.n	405902 <_dtoa_r+0x5da>
  405ece:	d104      	bne.n	405eda <_dtoa_r+0xbb2>
  405ed0:	f01c 0f01 	tst.w	ip, #1
  405ed4:	d001      	beq.n	405eda <_dtoa_r+0xbb2>
  405ed6:	e504      	b.n	4058e2 <_dtoa_r+0x5ba>
  405ed8:	4615      	mov	r5, r2
  405eda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405ede:	2b30      	cmp	r3, #48	; 0x30
  405ee0:	f105 32ff 	add.w	r2, r5, #4294967295
  405ee4:	d0f8      	beq.n	405ed8 <_dtoa_r+0xbb0>
  405ee6:	e50c      	b.n	405902 <_dtoa_r+0x5da>
  405ee8:	9b04      	ldr	r3, [sp, #16]
  405eea:	425d      	negs	r5, r3
  405eec:	2d00      	cmp	r5, #0
  405eee:	f000 80bd 	beq.w	40606c <_dtoa_r+0xd44>
  405ef2:	4b81      	ldr	r3, [pc, #516]	; (4060f8 <_dtoa_r+0xdd0>)
  405ef4:	f005 020f 	and.w	r2, r5, #15
  405ef8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405efc:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f00:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405f04:	f7fd f8b2 	bl	40306c <__aeabi_dmul>
  405f08:	112d      	asrs	r5, r5, #4
  405f0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f0e:	f000 812c 	beq.w	40616a <_dtoa_r+0xe42>
  405f12:	4e7a      	ldr	r6, [pc, #488]	; (4060fc <_dtoa_r+0xdd4>)
  405f14:	f04f 0802 	mov.w	r8, #2
  405f18:	07eb      	lsls	r3, r5, #31
  405f1a:	d505      	bpl.n	405f28 <_dtoa_r+0xc00>
  405f1c:	e9d6 2300 	ldrd	r2, r3, [r6]
  405f20:	f108 0801 	add.w	r8, r8, #1
  405f24:	f7fd f8a2 	bl	40306c <__aeabi_dmul>
  405f28:	106d      	asrs	r5, r5, #1
  405f2a:	f106 0608 	add.w	r6, r6, #8
  405f2e:	d1f3      	bne.n	405f18 <_dtoa_r+0xbf0>
  405f30:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f34:	e5ea      	b.n	405b0c <_dtoa_r+0x7e4>
  405f36:	9a04      	ldr	r2, [sp, #16]
  405f38:	3201      	adds	r2, #1
  405f3a:	9204      	str	r2, [sp, #16]
  405f3c:	9a07      	ldr	r2, [sp, #28]
  405f3e:	2330      	movs	r3, #48	; 0x30
  405f40:	7013      	strb	r3, [r2, #0]
  405f42:	2331      	movs	r3, #49	; 0x31
  405f44:	7013      	strb	r3, [r2, #0]
  405f46:	f7ff bbc2 	b.w	4056ce <_dtoa_r+0x3a6>
  405f4a:	6871      	ldr	r1, [r6, #4]
  405f4c:	4620      	mov	r0, r4
  405f4e:	f000 fe53 	bl	406bf8 <_Balloc>
  405f52:	6933      	ldr	r3, [r6, #16]
  405f54:	1c9a      	adds	r2, r3, #2
  405f56:	4605      	mov	r5, r0
  405f58:	0092      	lsls	r2, r2, #2
  405f5a:	f106 010c 	add.w	r1, r6, #12
  405f5e:	300c      	adds	r0, #12
  405f60:	f000 fd48 	bl	4069f4 <memcpy>
  405f64:	4620      	mov	r0, r4
  405f66:	4629      	mov	r1, r5
  405f68:	2201      	movs	r2, #1
  405f6a:	f000 fff9 	bl	406f60 <__lshift>
  405f6e:	4681      	mov	r9, r0
  405f70:	e503      	b.n	40597a <_dtoa_r+0x652>
  405f72:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405f76:	f000 80a8 	beq.w	4060ca <_dtoa_r+0xda2>
  405f7a:	f10c 0c01 	add.w	ip, ip, #1
  405f7e:	46b2      	mov	sl, r6
  405f80:	f887 c000 	strb.w	ip, [r7]
  405f84:	1c7d      	adds	r5, r7, #1
  405f86:	464e      	mov	r6, r9
  405f88:	e4bb      	b.n	405902 <_dtoa_r+0x5da>
  405f8a:	46b2      	mov	sl, r6
  405f8c:	464e      	mov	r6, r9
  405f8e:	e498      	b.n	4058c2 <_dtoa_r+0x59a>
  405f90:	f04f 0800 	mov.w	r8, #0
  405f94:	4646      	mov	r6, r8
  405f96:	e717      	b.n	405dc8 <_dtoa_r+0xaa0>
  405f98:	4957      	ldr	r1, [pc, #348]	; (4060f8 <_dtoa_r+0xdd0>)
  405f9a:	f109 33ff 	add.w	r3, r9, #4294967295
  405f9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405fa2:	4632      	mov	r2, r6
  405fa4:	9313      	str	r3, [sp, #76]	; 0x4c
  405fa6:	e9d1 0100 	ldrd	r0, r1, [r1]
  405faa:	463b      	mov	r3, r7
  405fac:	f7fd f85e 	bl	40306c <__aeabi_dmul>
  405fb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405fb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405fb8:	4639      	mov	r1, r7
  405fba:	4630      	mov	r0, r6
  405fbc:	f7fd fa68 	bl	403490 <__aeabi_d2iz>
  405fc0:	4605      	mov	r5, r0
  405fc2:	f7fc ffed 	bl	402fa0 <__aeabi_i2d>
  405fc6:	4602      	mov	r2, r0
  405fc8:	460b      	mov	r3, r1
  405fca:	4630      	mov	r0, r6
  405fcc:	4639      	mov	r1, r7
  405fce:	f7fc fe99 	bl	402d04 <__aeabi_dsub>
  405fd2:	9a07      	ldr	r2, [sp, #28]
  405fd4:	3530      	adds	r5, #48	; 0x30
  405fd6:	f1b9 0f01 	cmp.w	r9, #1
  405fda:	7015      	strb	r5, [r2, #0]
  405fdc:	4606      	mov	r6, r0
  405fde:	460f      	mov	r7, r1
  405fe0:	f102 0501 	add.w	r5, r2, #1
  405fe4:	d023      	beq.n	40602e <_dtoa_r+0xd06>
  405fe6:	9b07      	ldr	r3, [sp, #28]
  405fe8:	f8cd a008 	str.w	sl, [sp, #8]
  405fec:	444b      	add	r3, r9
  405fee:	465e      	mov	r6, fp
  405ff0:	469a      	mov	sl, r3
  405ff2:	46ab      	mov	fp, r5
  405ff4:	2200      	movs	r2, #0
  405ff6:	4b42      	ldr	r3, [pc, #264]	; (406100 <_dtoa_r+0xdd8>)
  405ff8:	f7fd f838 	bl	40306c <__aeabi_dmul>
  405ffc:	4689      	mov	r9, r1
  405ffe:	4680      	mov	r8, r0
  406000:	f7fd fa46 	bl	403490 <__aeabi_d2iz>
  406004:	4607      	mov	r7, r0
  406006:	f7fc ffcb 	bl	402fa0 <__aeabi_i2d>
  40600a:	3730      	adds	r7, #48	; 0x30
  40600c:	4602      	mov	r2, r0
  40600e:	460b      	mov	r3, r1
  406010:	4640      	mov	r0, r8
  406012:	4649      	mov	r1, r9
  406014:	f7fc fe76 	bl	402d04 <__aeabi_dsub>
  406018:	f80b 7b01 	strb.w	r7, [fp], #1
  40601c:	45d3      	cmp	fp, sl
  40601e:	d1e9      	bne.n	405ff4 <_dtoa_r+0xccc>
  406020:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406022:	f8dd a008 	ldr.w	sl, [sp, #8]
  406026:	46b3      	mov	fp, r6
  406028:	460f      	mov	r7, r1
  40602a:	4606      	mov	r6, r0
  40602c:	441d      	add	r5, r3
  40602e:	2200      	movs	r2, #0
  406030:	4b34      	ldr	r3, [pc, #208]	; (406104 <_dtoa_r+0xddc>)
  406032:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406036:	f7fc fe67 	bl	402d08 <__adddf3>
  40603a:	4632      	mov	r2, r6
  40603c:	463b      	mov	r3, r7
  40603e:	f001 fc67 	bl	407910 <__aeabi_dcmplt>
  406042:	2800      	cmp	r0, #0
  406044:	d047      	beq.n	4060d6 <_dtoa_r+0xdae>
  406046:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406048:	9304      	str	r3, [sp, #16]
  40604a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40604e:	f7ff bb2c 	b.w	4056aa <_dtoa_r+0x382>
  406052:	9b05      	ldr	r3, [sp, #20]
  406054:	9a06      	ldr	r2, [sp, #24]
  406056:	1a9d      	subs	r5, r3, r2
  406058:	2300      	movs	r3, #0
  40605a:	f7ff bb60 	b.w	40571e <_dtoa_r+0x3f6>
  40605e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406060:	9f08      	ldr	r7, [sp, #32]
  406062:	9d05      	ldr	r5, [sp, #20]
  406064:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406068:	f7ff bb59 	b.w	40571e <_dtoa_r+0x3f6>
  40606c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406070:	f04f 0802 	mov.w	r8, #2
  406074:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406078:	e548      	b.n	405b0c <_dtoa_r+0x7e4>
  40607a:	9b06      	ldr	r3, [sp, #24]
  40607c:	2b00      	cmp	r3, #0
  40607e:	f43f aeb6 	beq.w	405dee <_dtoa_r+0xac6>
  406082:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  406084:	2d00      	cmp	r5, #0
  406086:	f77f aedf 	ble.w	405e48 <_dtoa_r+0xb20>
  40608a:	2200      	movs	r2, #0
  40608c:	4b1c      	ldr	r3, [pc, #112]	; (406100 <_dtoa_r+0xdd8>)
  40608e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406092:	f7fc ffeb 	bl	40306c <__aeabi_dmul>
  406096:	4606      	mov	r6, r0
  406098:	460f      	mov	r7, r1
  40609a:	f108 0001 	add.w	r0, r8, #1
  40609e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4060a2:	f7fc ff7d 	bl	402fa0 <__aeabi_i2d>
  4060a6:	4602      	mov	r2, r0
  4060a8:	460b      	mov	r3, r1
  4060aa:	4630      	mov	r0, r6
  4060ac:	4639      	mov	r1, r7
  4060ae:	f7fc ffdd 	bl	40306c <__aeabi_dmul>
  4060b2:	4b0f      	ldr	r3, [pc, #60]	; (4060f0 <_dtoa_r+0xdc8>)
  4060b4:	2200      	movs	r2, #0
  4060b6:	f7fc fe27 	bl	402d08 <__adddf3>
  4060ba:	9b04      	ldr	r3, [sp, #16]
  4060bc:	3b01      	subs	r3, #1
  4060be:	4606      	mov	r6, r0
  4060c0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4060c4:	9312      	str	r3, [sp, #72]	; 0x48
  4060c6:	46a9      	mov	r9, r5
  4060c8:	e541      	b.n	405b4e <_dtoa_r+0x826>
  4060ca:	2239      	movs	r2, #57	; 0x39
  4060cc:	46b2      	mov	sl, r6
  4060ce:	703a      	strb	r2, [r7, #0]
  4060d0:	464e      	mov	r6, r9
  4060d2:	1c7d      	adds	r5, r7, #1
  4060d4:	e407      	b.n	4058e6 <_dtoa_r+0x5be>
  4060d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4060da:	2000      	movs	r0, #0
  4060dc:	4909      	ldr	r1, [pc, #36]	; (406104 <_dtoa_r+0xddc>)
  4060de:	f7fc fe11 	bl	402d04 <__aeabi_dsub>
  4060e2:	4632      	mov	r2, r6
  4060e4:	463b      	mov	r3, r7
  4060e6:	f001 fc31 	bl	40794c <__aeabi_dcmpgt>
  4060ea:	b970      	cbnz	r0, 40610a <_dtoa_r+0xde2>
  4060ec:	e6ac      	b.n	405e48 <_dtoa_r+0xb20>
  4060ee:	bf00      	nop
  4060f0:	401c0000 	.word	0x401c0000
  4060f4:	40140000 	.word	0x40140000
  4060f8:	00408f28 	.word	0x00408f28
  4060fc:	00409000 	.word	0x00409000
  406100:	40240000 	.word	0x40240000
  406104:	3fe00000 	.word	0x3fe00000
  406108:	4615      	mov	r5, r2
  40610a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40610e:	2b30      	cmp	r3, #48	; 0x30
  406110:	f105 32ff 	add.w	r2, r5, #4294967295
  406114:	d0f8      	beq.n	406108 <_dtoa_r+0xde0>
  406116:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406118:	9304      	str	r3, [sp, #16]
  40611a:	f7ff bad8 	b.w	4056ce <_dtoa_r+0x3a6>
  40611e:	4643      	mov	r3, r8
  406120:	f8dd b008 	ldr.w	fp, [sp, #8]
  406124:	46a0      	mov	r8, r4
  406126:	461c      	mov	r4, r3
  406128:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40612a:	9304      	str	r3, [sp, #16]
  40612c:	f7ff babd 	b.w	4056aa <_dtoa_r+0x382>
  406130:	46b9      	mov	r9, r7
  406132:	f7ff bb71 	b.w	405818 <_dtoa_r+0x4f0>
  406136:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40613a:	d0c6      	beq.n	4060ca <_dtoa_r+0xda2>
  40613c:	f1ba 0f00 	cmp.w	sl, #0
  406140:	f77f aebf 	ble.w	405ec2 <_dtoa_r+0xb9a>
  406144:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  406148:	e6bb      	b.n	405ec2 <_dtoa_r+0xb9a>
  40614a:	f47f aeba 	bne.w	405ec2 <_dtoa_r+0xb9a>
  40614e:	f01c 0f01 	tst.w	ip, #1
  406152:	f43f aeb6 	beq.w	405ec2 <_dtoa_r+0xb9a>
  406156:	e6ae      	b.n	405eb6 <_dtoa_r+0xb8e>
  406158:	f04f 0800 	mov.w	r8, #0
  40615c:	4646      	mov	r6, r8
  40615e:	e5a9      	b.n	405cb4 <_dtoa_r+0x98c>
  406160:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406162:	2b02      	cmp	r3, #2
  406164:	dc04      	bgt.n	406170 <_dtoa_r+0xe48>
  406166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406168:	e602      	b.n	405d70 <_dtoa_r+0xa48>
  40616a:	f04f 0802 	mov.w	r8, #2
  40616e:	e4cd      	b.n	405b0c <_dtoa_r+0x7e4>
  406170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406172:	9306      	str	r3, [sp, #24]
  406174:	e618      	b.n	405da8 <_dtoa_r+0xa80>
  406176:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406178:	2b02      	cmp	r3, #2
  40617a:	dcf9      	bgt.n	406170 <_dtoa_r+0xe48>
  40617c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40617e:	f7ff bbee 	b.w	40595e <_dtoa_r+0x636>
  406182:	2500      	movs	r5, #0
  406184:	6465      	str	r5, [r4, #68]	; 0x44
  406186:	4629      	mov	r1, r5
  406188:	4620      	mov	r0, r4
  40618a:	f000 fd35 	bl	406bf8 <_Balloc>
  40618e:	f04f 33ff 	mov.w	r3, #4294967295
  406192:	9306      	str	r3, [sp, #24]
  406194:	930c      	str	r3, [sp, #48]	; 0x30
  406196:	2301      	movs	r3, #1
  406198:	9007      	str	r0, [sp, #28]
  40619a:	9521      	str	r5, [sp, #132]	; 0x84
  40619c:	6420      	str	r0, [r4, #64]	; 0x40
  40619e:	9309      	str	r3, [sp, #36]	; 0x24
  4061a0:	f7ff b9d2 	b.w	405548 <_dtoa_r+0x220>
  4061a4:	f43f ab4d 	beq.w	405842 <_dtoa_r+0x51a>
  4061a8:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4061ac:	f7ff bb44 	b.w	405838 <_dtoa_r+0x510>
  4061b0:	2301      	movs	r3, #1
  4061b2:	9309      	str	r3, [sp, #36]	; 0x24
  4061b4:	e559      	b.n	405c6a <_dtoa_r+0x942>
  4061b6:	2501      	movs	r5, #1
  4061b8:	f7ff b990 	b.w	4054dc <_dtoa_r+0x1b4>

004061bc <__libc_fini_array>:
  4061bc:	b538      	push	{r3, r4, r5, lr}
  4061be:	4b08      	ldr	r3, [pc, #32]	; (4061e0 <__libc_fini_array+0x24>)
  4061c0:	4d08      	ldr	r5, [pc, #32]	; (4061e4 <__libc_fini_array+0x28>)
  4061c2:	1aed      	subs	r5, r5, r3
  4061c4:	10ac      	asrs	r4, r5, #2
  4061c6:	bf18      	it	ne
  4061c8:	18ed      	addne	r5, r5, r3
  4061ca:	d005      	beq.n	4061d8 <__libc_fini_array+0x1c>
  4061cc:	3c01      	subs	r4, #1
  4061ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4061d2:	4798      	blx	r3
  4061d4:	2c00      	cmp	r4, #0
  4061d6:	d1f9      	bne.n	4061cc <__libc_fini_array+0x10>
  4061d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4061dc:	f002 bf2e 	b.w	40903c <_fini>
  4061e0:	00409048 	.word	0x00409048
  4061e4:	0040904c 	.word	0x0040904c

004061e8 <_malloc_trim_r>:
  4061e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4061ea:	4f23      	ldr	r7, [pc, #140]	; (406278 <_malloc_trim_r+0x90>)
  4061ec:	460c      	mov	r4, r1
  4061ee:	4606      	mov	r6, r0
  4061f0:	f000 fcfe 	bl	406bf0 <__malloc_lock>
  4061f4:	68bb      	ldr	r3, [r7, #8]
  4061f6:	685d      	ldr	r5, [r3, #4]
  4061f8:	f025 0503 	bic.w	r5, r5, #3
  4061fc:	1b29      	subs	r1, r5, r4
  4061fe:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  406202:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406206:	f021 010f 	bic.w	r1, r1, #15
  40620a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40620e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406212:	db07      	blt.n	406224 <_malloc_trim_r+0x3c>
  406214:	4630      	mov	r0, r6
  406216:	2100      	movs	r1, #0
  406218:	f001 fa04 	bl	407624 <_sbrk_r>
  40621c:	68bb      	ldr	r3, [r7, #8]
  40621e:	442b      	add	r3, r5
  406220:	4298      	cmp	r0, r3
  406222:	d004      	beq.n	40622e <_malloc_trim_r+0x46>
  406224:	4630      	mov	r0, r6
  406226:	f000 fce5 	bl	406bf4 <__malloc_unlock>
  40622a:	2000      	movs	r0, #0
  40622c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40622e:	4630      	mov	r0, r6
  406230:	4261      	negs	r1, r4
  406232:	f001 f9f7 	bl	407624 <_sbrk_r>
  406236:	3001      	adds	r0, #1
  406238:	d00d      	beq.n	406256 <_malloc_trim_r+0x6e>
  40623a:	4b10      	ldr	r3, [pc, #64]	; (40627c <_malloc_trim_r+0x94>)
  40623c:	68ba      	ldr	r2, [r7, #8]
  40623e:	6819      	ldr	r1, [r3, #0]
  406240:	1b2d      	subs	r5, r5, r4
  406242:	f045 0501 	orr.w	r5, r5, #1
  406246:	4630      	mov	r0, r6
  406248:	1b09      	subs	r1, r1, r4
  40624a:	6055      	str	r5, [r2, #4]
  40624c:	6019      	str	r1, [r3, #0]
  40624e:	f000 fcd1 	bl	406bf4 <__malloc_unlock>
  406252:	2001      	movs	r0, #1
  406254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406256:	4630      	mov	r0, r6
  406258:	2100      	movs	r1, #0
  40625a:	f001 f9e3 	bl	407624 <_sbrk_r>
  40625e:	68ba      	ldr	r2, [r7, #8]
  406260:	1a83      	subs	r3, r0, r2
  406262:	2b0f      	cmp	r3, #15
  406264:	ddde      	ble.n	406224 <_malloc_trim_r+0x3c>
  406266:	4c06      	ldr	r4, [pc, #24]	; (406280 <_malloc_trim_r+0x98>)
  406268:	4904      	ldr	r1, [pc, #16]	; (40627c <_malloc_trim_r+0x94>)
  40626a:	6824      	ldr	r4, [r4, #0]
  40626c:	f043 0301 	orr.w	r3, r3, #1
  406270:	1b00      	subs	r0, r0, r4
  406272:	6053      	str	r3, [r2, #4]
  406274:	6008      	str	r0, [r1, #0]
  406276:	e7d5      	b.n	406224 <_malloc_trim_r+0x3c>
  406278:	20000474 	.word	0x20000474
  40627c:	20000cec 	.word	0x20000cec
  406280:	20000880 	.word	0x20000880

00406284 <_free_r>:
  406284:	2900      	cmp	r1, #0
  406286:	d04e      	beq.n	406326 <_free_r+0xa2>
  406288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40628c:	460c      	mov	r4, r1
  40628e:	4680      	mov	r8, r0
  406290:	f000 fcae 	bl	406bf0 <__malloc_lock>
  406294:	f854 7c04 	ldr.w	r7, [r4, #-4]
  406298:	4962      	ldr	r1, [pc, #392]	; (406424 <_free_r+0x1a0>)
  40629a:	f027 0201 	bic.w	r2, r7, #1
  40629e:	f1a4 0508 	sub.w	r5, r4, #8
  4062a2:	18ab      	adds	r3, r5, r2
  4062a4:	688e      	ldr	r6, [r1, #8]
  4062a6:	6858      	ldr	r0, [r3, #4]
  4062a8:	429e      	cmp	r6, r3
  4062aa:	f020 0003 	bic.w	r0, r0, #3
  4062ae:	d05a      	beq.n	406366 <_free_r+0xe2>
  4062b0:	07fe      	lsls	r6, r7, #31
  4062b2:	6058      	str	r0, [r3, #4]
  4062b4:	d40b      	bmi.n	4062ce <_free_r+0x4a>
  4062b6:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4062ba:	1bed      	subs	r5, r5, r7
  4062bc:	f101 0e08 	add.w	lr, r1, #8
  4062c0:	68ac      	ldr	r4, [r5, #8]
  4062c2:	4574      	cmp	r4, lr
  4062c4:	443a      	add	r2, r7
  4062c6:	d067      	beq.n	406398 <_free_r+0x114>
  4062c8:	68ef      	ldr	r7, [r5, #12]
  4062ca:	60e7      	str	r7, [r4, #12]
  4062cc:	60bc      	str	r4, [r7, #8]
  4062ce:	181c      	adds	r4, r3, r0
  4062d0:	6864      	ldr	r4, [r4, #4]
  4062d2:	07e4      	lsls	r4, r4, #31
  4062d4:	d40c      	bmi.n	4062f0 <_free_r+0x6c>
  4062d6:	4f54      	ldr	r7, [pc, #336]	; (406428 <_free_r+0x1a4>)
  4062d8:	689c      	ldr	r4, [r3, #8]
  4062da:	42bc      	cmp	r4, r7
  4062dc:	4402      	add	r2, r0
  4062de:	d07c      	beq.n	4063da <_free_r+0x156>
  4062e0:	68d8      	ldr	r0, [r3, #12]
  4062e2:	60e0      	str	r0, [r4, #12]
  4062e4:	f042 0301 	orr.w	r3, r2, #1
  4062e8:	6084      	str	r4, [r0, #8]
  4062ea:	606b      	str	r3, [r5, #4]
  4062ec:	50aa      	str	r2, [r5, r2]
  4062ee:	e003      	b.n	4062f8 <_free_r+0x74>
  4062f0:	f042 0301 	orr.w	r3, r2, #1
  4062f4:	606b      	str	r3, [r5, #4]
  4062f6:	50aa      	str	r2, [r5, r2]
  4062f8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4062fc:	d214      	bcs.n	406328 <_free_r+0xa4>
  4062fe:	08d2      	lsrs	r2, r2, #3
  406300:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  406304:	6848      	ldr	r0, [r1, #4]
  406306:	689f      	ldr	r7, [r3, #8]
  406308:	60af      	str	r7, [r5, #8]
  40630a:	1092      	asrs	r2, r2, #2
  40630c:	2401      	movs	r4, #1
  40630e:	fa04 f202 	lsl.w	r2, r4, r2
  406312:	4310      	orrs	r0, r2
  406314:	60eb      	str	r3, [r5, #12]
  406316:	6048      	str	r0, [r1, #4]
  406318:	609d      	str	r5, [r3, #8]
  40631a:	60fd      	str	r5, [r7, #12]
  40631c:	4640      	mov	r0, r8
  40631e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406322:	f000 bc67 	b.w	406bf4 <__malloc_unlock>
  406326:	4770      	bx	lr
  406328:	0a53      	lsrs	r3, r2, #9
  40632a:	2b04      	cmp	r3, #4
  40632c:	d847      	bhi.n	4063be <_free_r+0x13a>
  40632e:	0993      	lsrs	r3, r2, #6
  406330:	f103 0438 	add.w	r4, r3, #56	; 0x38
  406334:	0060      	lsls	r0, r4, #1
  406336:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40633a:	493a      	ldr	r1, [pc, #232]	; (406424 <_free_r+0x1a0>)
  40633c:	6883      	ldr	r3, [r0, #8]
  40633e:	4283      	cmp	r3, r0
  406340:	d043      	beq.n	4063ca <_free_r+0x146>
  406342:	6859      	ldr	r1, [r3, #4]
  406344:	f021 0103 	bic.w	r1, r1, #3
  406348:	4291      	cmp	r1, r2
  40634a:	d902      	bls.n	406352 <_free_r+0xce>
  40634c:	689b      	ldr	r3, [r3, #8]
  40634e:	4298      	cmp	r0, r3
  406350:	d1f7      	bne.n	406342 <_free_r+0xbe>
  406352:	68da      	ldr	r2, [r3, #12]
  406354:	60ea      	str	r2, [r5, #12]
  406356:	60ab      	str	r3, [r5, #8]
  406358:	4640      	mov	r0, r8
  40635a:	6095      	str	r5, [r2, #8]
  40635c:	60dd      	str	r5, [r3, #12]
  40635e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406362:	f000 bc47 	b.w	406bf4 <__malloc_unlock>
  406366:	07ff      	lsls	r7, r7, #31
  406368:	4402      	add	r2, r0
  40636a:	d407      	bmi.n	40637c <_free_r+0xf8>
  40636c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406370:	1aed      	subs	r5, r5, r3
  406372:	441a      	add	r2, r3
  406374:	68a8      	ldr	r0, [r5, #8]
  406376:	68eb      	ldr	r3, [r5, #12]
  406378:	60c3      	str	r3, [r0, #12]
  40637a:	6098      	str	r0, [r3, #8]
  40637c:	4b2b      	ldr	r3, [pc, #172]	; (40642c <_free_r+0x1a8>)
  40637e:	681b      	ldr	r3, [r3, #0]
  406380:	f042 0001 	orr.w	r0, r2, #1
  406384:	429a      	cmp	r2, r3
  406386:	6068      	str	r0, [r5, #4]
  406388:	608d      	str	r5, [r1, #8]
  40638a:	d3c7      	bcc.n	40631c <_free_r+0x98>
  40638c:	4b28      	ldr	r3, [pc, #160]	; (406430 <_free_r+0x1ac>)
  40638e:	4640      	mov	r0, r8
  406390:	6819      	ldr	r1, [r3, #0]
  406392:	f7ff ff29 	bl	4061e8 <_malloc_trim_r>
  406396:	e7c1      	b.n	40631c <_free_r+0x98>
  406398:	1819      	adds	r1, r3, r0
  40639a:	6849      	ldr	r1, [r1, #4]
  40639c:	07c9      	lsls	r1, r1, #31
  40639e:	d409      	bmi.n	4063b4 <_free_r+0x130>
  4063a0:	68d9      	ldr	r1, [r3, #12]
  4063a2:	689b      	ldr	r3, [r3, #8]
  4063a4:	4402      	add	r2, r0
  4063a6:	f042 0001 	orr.w	r0, r2, #1
  4063aa:	60d9      	str	r1, [r3, #12]
  4063ac:	608b      	str	r3, [r1, #8]
  4063ae:	6068      	str	r0, [r5, #4]
  4063b0:	50aa      	str	r2, [r5, r2]
  4063b2:	e7b3      	b.n	40631c <_free_r+0x98>
  4063b4:	f042 0301 	orr.w	r3, r2, #1
  4063b8:	606b      	str	r3, [r5, #4]
  4063ba:	50aa      	str	r2, [r5, r2]
  4063bc:	e7ae      	b.n	40631c <_free_r+0x98>
  4063be:	2b14      	cmp	r3, #20
  4063c0:	d814      	bhi.n	4063ec <_free_r+0x168>
  4063c2:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4063c6:	0060      	lsls	r0, r4, #1
  4063c8:	e7b5      	b.n	406336 <_free_r+0xb2>
  4063ca:	684a      	ldr	r2, [r1, #4]
  4063cc:	10a4      	asrs	r4, r4, #2
  4063ce:	2001      	movs	r0, #1
  4063d0:	40a0      	lsls	r0, r4
  4063d2:	4302      	orrs	r2, r0
  4063d4:	604a      	str	r2, [r1, #4]
  4063d6:	461a      	mov	r2, r3
  4063d8:	e7bc      	b.n	406354 <_free_r+0xd0>
  4063da:	f042 0301 	orr.w	r3, r2, #1
  4063de:	614d      	str	r5, [r1, #20]
  4063e0:	610d      	str	r5, [r1, #16]
  4063e2:	60ec      	str	r4, [r5, #12]
  4063e4:	60ac      	str	r4, [r5, #8]
  4063e6:	606b      	str	r3, [r5, #4]
  4063e8:	50aa      	str	r2, [r5, r2]
  4063ea:	e797      	b.n	40631c <_free_r+0x98>
  4063ec:	2b54      	cmp	r3, #84	; 0x54
  4063ee:	d804      	bhi.n	4063fa <_free_r+0x176>
  4063f0:	0b13      	lsrs	r3, r2, #12
  4063f2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4063f6:	0060      	lsls	r0, r4, #1
  4063f8:	e79d      	b.n	406336 <_free_r+0xb2>
  4063fa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4063fe:	d804      	bhi.n	40640a <_free_r+0x186>
  406400:	0bd3      	lsrs	r3, r2, #15
  406402:	f103 0477 	add.w	r4, r3, #119	; 0x77
  406406:	0060      	lsls	r0, r4, #1
  406408:	e795      	b.n	406336 <_free_r+0xb2>
  40640a:	f240 5054 	movw	r0, #1364	; 0x554
  40640e:	4283      	cmp	r3, r0
  406410:	d804      	bhi.n	40641c <_free_r+0x198>
  406412:	0c93      	lsrs	r3, r2, #18
  406414:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  406418:	0060      	lsls	r0, r4, #1
  40641a:	e78c      	b.n	406336 <_free_r+0xb2>
  40641c:	20fc      	movs	r0, #252	; 0xfc
  40641e:	247e      	movs	r4, #126	; 0x7e
  406420:	e789      	b.n	406336 <_free_r+0xb2>
  406422:	bf00      	nop
  406424:	20000474 	.word	0x20000474
  406428:	2000047c 	.word	0x2000047c
  40642c:	2000087c 	.word	0x2000087c
  406430:	20000ce8 	.word	0x20000ce8

00406434 <_localeconv_r>:
  406434:	4800      	ldr	r0, [pc, #0]	; (406438 <_localeconv_r+0x4>)
  406436:	4770      	bx	lr
  406438:	2000043c 	.word	0x2000043c

0040643c <_malloc_r>:
  40643c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406440:	f101 050b 	add.w	r5, r1, #11
  406444:	2d16      	cmp	r5, #22
  406446:	b083      	sub	sp, #12
  406448:	4606      	mov	r6, r0
  40644a:	d927      	bls.n	40649c <_malloc_r+0x60>
  40644c:	f035 0507 	bics.w	r5, r5, #7
  406450:	f100 80b6 	bmi.w	4065c0 <_malloc_r+0x184>
  406454:	42a9      	cmp	r1, r5
  406456:	f200 80b3 	bhi.w	4065c0 <_malloc_r+0x184>
  40645a:	f000 fbc9 	bl	406bf0 <__malloc_lock>
  40645e:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  406462:	d222      	bcs.n	4064aa <_malloc_r+0x6e>
  406464:	4fc2      	ldr	r7, [pc, #776]	; (406770 <_malloc_r+0x334>)
  406466:	08e8      	lsrs	r0, r5, #3
  406468:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  40646c:	68dc      	ldr	r4, [r3, #12]
  40646e:	429c      	cmp	r4, r3
  406470:	f000 81c8 	beq.w	406804 <_malloc_r+0x3c8>
  406474:	6863      	ldr	r3, [r4, #4]
  406476:	68e1      	ldr	r1, [r4, #12]
  406478:	68a5      	ldr	r5, [r4, #8]
  40647a:	f023 0303 	bic.w	r3, r3, #3
  40647e:	4423      	add	r3, r4
  406480:	4630      	mov	r0, r6
  406482:	685a      	ldr	r2, [r3, #4]
  406484:	60e9      	str	r1, [r5, #12]
  406486:	f042 0201 	orr.w	r2, r2, #1
  40648a:	608d      	str	r5, [r1, #8]
  40648c:	605a      	str	r2, [r3, #4]
  40648e:	f000 fbb1 	bl	406bf4 <__malloc_unlock>
  406492:	3408      	adds	r4, #8
  406494:	4620      	mov	r0, r4
  406496:	b003      	add	sp, #12
  406498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40649c:	2910      	cmp	r1, #16
  40649e:	f200 808f 	bhi.w	4065c0 <_malloc_r+0x184>
  4064a2:	f000 fba5 	bl	406bf0 <__malloc_lock>
  4064a6:	2510      	movs	r5, #16
  4064a8:	e7dc      	b.n	406464 <_malloc_r+0x28>
  4064aa:	0a68      	lsrs	r0, r5, #9
  4064ac:	f000 808f 	beq.w	4065ce <_malloc_r+0x192>
  4064b0:	2804      	cmp	r0, #4
  4064b2:	f200 8154 	bhi.w	40675e <_malloc_r+0x322>
  4064b6:	09a8      	lsrs	r0, r5, #6
  4064b8:	3038      	adds	r0, #56	; 0x38
  4064ba:	0041      	lsls	r1, r0, #1
  4064bc:	4fac      	ldr	r7, [pc, #688]	; (406770 <_malloc_r+0x334>)
  4064be:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4064c2:	68cc      	ldr	r4, [r1, #12]
  4064c4:	42a1      	cmp	r1, r4
  4064c6:	d106      	bne.n	4064d6 <_malloc_r+0x9a>
  4064c8:	e00c      	b.n	4064e4 <_malloc_r+0xa8>
  4064ca:	2a00      	cmp	r2, #0
  4064cc:	f280 8082 	bge.w	4065d4 <_malloc_r+0x198>
  4064d0:	68e4      	ldr	r4, [r4, #12]
  4064d2:	42a1      	cmp	r1, r4
  4064d4:	d006      	beq.n	4064e4 <_malloc_r+0xa8>
  4064d6:	6863      	ldr	r3, [r4, #4]
  4064d8:	f023 0303 	bic.w	r3, r3, #3
  4064dc:	1b5a      	subs	r2, r3, r5
  4064de:	2a0f      	cmp	r2, #15
  4064e0:	ddf3      	ble.n	4064ca <_malloc_r+0x8e>
  4064e2:	3801      	subs	r0, #1
  4064e4:	3001      	adds	r0, #1
  4064e6:	49a2      	ldr	r1, [pc, #648]	; (406770 <_malloc_r+0x334>)
  4064e8:	693c      	ldr	r4, [r7, #16]
  4064ea:	f101 0e08 	add.w	lr, r1, #8
  4064ee:	4574      	cmp	r4, lr
  4064f0:	f000 817d 	beq.w	4067ee <_malloc_r+0x3b2>
  4064f4:	6863      	ldr	r3, [r4, #4]
  4064f6:	f023 0303 	bic.w	r3, r3, #3
  4064fa:	1b5a      	subs	r2, r3, r5
  4064fc:	2a0f      	cmp	r2, #15
  4064fe:	f300 8163 	bgt.w	4067c8 <_malloc_r+0x38c>
  406502:	2a00      	cmp	r2, #0
  406504:	f8c1 e014 	str.w	lr, [r1, #20]
  406508:	f8c1 e010 	str.w	lr, [r1, #16]
  40650c:	da73      	bge.n	4065f6 <_malloc_r+0x1ba>
  40650e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406512:	f080 8139 	bcs.w	406788 <_malloc_r+0x34c>
  406516:	08db      	lsrs	r3, r3, #3
  406518:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  40651c:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  406520:	684a      	ldr	r2, [r1, #4]
  406522:	f8d8 9008 	ldr.w	r9, [r8, #8]
  406526:	f8c4 9008 	str.w	r9, [r4, #8]
  40652a:	2301      	movs	r3, #1
  40652c:	fa03 f30c 	lsl.w	r3, r3, ip
  406530:	4313      	orrs	r3, r2
  406532:	f8c4 800c 	str.w	r8, [r4, #12]
  406536:	604b      	str	r3, [r1, #4]
  406538:	f8c8 4008 	str.w	r4, [r8, #8]
  40653c:	f8c9 400c 	str.w	r4, [r9, #12]
  406540:	1082      	asrs	r2, r0, #2
  406542:	2401      	movs	r4, #1
  406544:	4094      	lsls	r4, r2
  406546:	429c      	cmp	r4, r3
  406548:	d862      	bhi.n	406610 <_malloc_r+0x1d4>
  40654a:	4223      	tst	r3, r4
  40654c:	d106      	bne.n	40655c <_malloc_r+0x120>
  40654e:	f020 0003 	bic.w	r0, r0, #3
  406552:	0064      	lsls	r4, r4, #1
  406554:	4223      	tst	r3, r4
  406556:	f100 0004 	add.w	r0, r0, #4
  40655a:	d0fa      	beq.n	406552 <_malloc_r+0x116>
  40655c:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  406560:	46c4      	mov	ip, r8
  406562:	4681      	mov	r9, r0
  406564:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406568:	459c      	cmp	ip, r3
  40656a:	d107      	bne.n	40657c <_malloc_r+0x140>
  40656c:	e141      	b.n	4067f2 <_malloc_r+0x3b6>
  40656e:	2900      	cmp	r1, #0
  406570:	f280 8151 	bge.w	406816 <_malloc_r+0x3da>
  406574:	68db      	ldr	r3, [r3, #12]
  406576:	459c      	cmp	ip, r3
  406578:	f000 813b 	beq.w	4067f2 <_malloc_r+0x3b6>
  40657c:	685a      	ldr	r2, [r3, #4]
  40657e:	f022 0203 	bic.w	r2, r2, #3
  406582:	1b51      	subs	r1, r2, r5
  406584:	290f      	cmp	r1, #15
  406586:	ddf2      	ble.n	40656e <_malloc_r+0x132>
  406588:	461c      	mov	r4, r3
  40658a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40658e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  406592:	195a      	adds	r2, r3, r5
  406594:	f045 0901 	orr.w	r9, r5, #1
  406598:	f041 0501 	orr.w	r5, r1, #1
  40659c:	f8c3 9004 	str.w	r9, [r3, #4]
  4065a0:	4630      	mov	r0, r6
  4065a2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4065a6:	f8cc 8008 	str.w	r8, [ip, #8]
  4065aa:	617a      	str	r2, [r7, #20]
  4065ac:	613a      	str	r2, [r7, #16]
  4065ae:	f8c2 e00c 	str.w	lr, [r2, #12]
  4065b2:	f8c2 e008 	str.w	lr, [r2, #8]
  4065b6:	6055      	str	r5, [r2, #4]
  4065b8:	5051      	str	r1, [r2, r1]
  4065ba:	f000 fb1b 	bl	406bf4 <__malloc_unlock>
  4065be:	e769      	b.n	406494 <_malloc_r+0x58>
  4065c0:	2400      	movs	r4, #0
  4065c2:	230c      	movs	r3, #12
  4065c4:	4620      	mov	r0, r4
  4065c6:	6033      	str	r3, [r6, #0]
  4065c8:	b003      	add	sp, #12
  4065ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065ce:	217e      	movs	r1, #126	; 0x7e
  4065d0:	203f      	movs	r0, #63	; 0x3f
  4065d2:	e773      	b.n	4064bc <_malloc_r+0x80>
  4065d4:	4423      	add	r3, r4
  4065d6:	68e1      	ldr	r1, [r4, #12]
  4065d8:	685a      	ldr	r2, [r3, #4]
  4065da:	68a5      	ldr	r5, [r4, #8]
  4065dc:	f042 0201 	orr.w	r2, r2, #1
  4065e0:	60e9      	str	r1, [r5, #12]
  4065e2:	4630      	mov	r0, r6
  4065e4:	608d      	str	r5, [r1, #8]
  4065e6:	605a      	str	r2, [r3, #4]
  4065e8:	f000 fb04 	bl	406bf4 <__malloc_unlock>
  4065ec:	3408      	adds	r4, #8
  4065ee:	4620      	mov	r0, r4
  4065f0:	b003      	add	sp, #12
  4065f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065f6:	4423      	add	r3, r4
  4065f8:	4630      	mov	r0, r6
  4065fa:	685a      	ldr	r2, [r3, #4]
  4065fc:	f042 0201 	orr.w	r2, r2, #1
  406600:	605a      	str	r2, [r3, #4]
  406602:	f000 faf7 	bl	406bf4 <__malloc_unlock>
  406606:	3408      	adds	r4, #8
  406608:	4620      	mov	r0, r4
  40660a:	b003      	add	sp, #12
  40660c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406610:	68bc      	ldr	r4, [r7, #8]
  406612:	6863      	ldr	r3, [r4, #4]
  406614:	f023 0803 	bic.w	r8, r3, #3
  406618:	4545      	cmp	r5, r8
  40661a:	d804      	bhi.n	406626 <_malloc_r+0x1ea>
  40661c:	ebc5 0308 	rsb	r3, r5, r8
  406620:	2b0f      	cmp	r3, #15
  406622:	f300 808c 	bgt.w	40673e <_malloc_r+0x302>
  406626:	4b53      	ldr	r3, [pc, #332]	; (406774 <_malloc_r+0x338>)
  406628:	f8df a158 	ldr.w	sl, [pc, #344]	; 406784 <_malloc_r+0x348>
  40662c:	681a      	ldr	r2, [r3, #0]
  40662e:	f8da 3000 	ldr.w	r3, [sl]
  406632:	3301      	adds	r3, #1
  406634:	442a      	add	r2, r5
  406636:	eb04 0b08 	add.w	fp, r4, r8
  40663a:	f000 8150 	beq.w	4068de <_malloc_r+0x4a2>
  40663e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  406642:	320f      	adds	r2, #15
  406644:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  406648:	f022 020f 	bic.w	r2, r2, #15
  40664c:	4611      	mov	r1, r2
  40664e:	4630      	mov	r0, r6
  406650:	9201      	str	r2, [sp, #4]
  406652:	f000 ffe7 	bl	407624 <_sbrk_r>
  406656:	f1b0 3fff 	cmp.w	r0, #4294967295
  40665a:	4681      	mov	r9, r0
  40665c:	9a01      	ldr	r2, [sp, #4]
  40665e:	f000 8147 	beq.w	4068f0 <_malloc_r+0x4b4>
  406662:	4583      	cmp	fp, r0
  406664:	f200 80ee 	bhi.w	406844 <_malloc_r+0x408>
  406668:	4b43      	ldr	r3, [pc, #268]	; (406778 <_malloc_r+0x33c>)
  40666a:	6819      	ldr	r1, [r3, #0]
  40666c:	45cb      	cmp	fp, r9
  40666e:	4411      	add	r1, r2
  406670:	6019      	str	r1, [r3, #0]
  406672:	f000 8142 	beq.w	4068fa <_malloc_r+0x4be>
  406676:	f8da 0000 	ldr.w	r0, [sl]
  40667a:	f8df e108 	ldr.w	lr, [pc, #264]	; 406784 <_malloc_r+0x348>
  40667e:	3001      	adds	r0, #1
  406680:	bf1b      	ittet	ne
  406682:	ebcb 0b09 	rsbne	fp, fp, r9
  406686:	4459      	addne	r1, fp
  406688:	f8ce 9000 	streq.w	r9, [lr]
  40668c:	6019      	strne	r1, [r3, #0]
  40668e:	f019 0107 	ands.w	r1, r9, #7
  406692:	f000 8107 	beq.w	4068a4 <_malloc_r+0x468>
  406696:	f1c1 0008 	rsb	r0, r1, #8
  40669a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40669e:	4481      	add	r9, r0
  4066a0:	3108      	adds	r1, #8
  4066a2:	444a      	add	r2, r9
  4066a4:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4066a8:	ebc2 0a01 	rsb	sl, r2, r1
  4066ac:	4651      	mov	r1, sl
  4066ae:	4630      	mov	r0, r6
  4066b0:	9301      	str	r3, [sp, #4]
  4066b2:	f000 ffb7 	bl	407624 <_sbrk_r>
  4066b6:	1c43      	adds	r3, r0, #1
  4066b8:	9b01      	ldr	r3, [sp, #4]
  4066ba:	f000 812c 	beq.w	406916 <_malloc_r+0x4da>
  4066be:	ebc9 0200 	rsb	r2, r9, r0
  4066c2:	4452      	add	r2, sl
  4066c4:	f042 0201 	orr.w	r2, r2, #1
  4066c8:	6819      	ldr	r1, [r3, #0]
  4066ca:	f8c7 9008 	str.w	r9, [r7, #8]
  4066ce:	4451      	add	r1, sl
  4066d0:	42bc      	cmp	r4, r7
  4066d2:	f8c9 2004 	str.w	r2, [r9, #4]
  4066d6:	6019      	str	r1, [r3, #0]
  4066d8:	f8df a09c 	ldr.w	sl, [pc, #156]	; 406778 <_malloc_r+0x33c>
  4066dc:	d016      	beq.n	40670c <_malloc_r+0x2d0>
  4066de:	f1b8 0f0f 	cmp.w	r8, #15
  4066e2:	f240 80ee 	bls.w	4068c2 <_malloc_r+0x486>
  4066e6:	6862      	ldr	r2, [r4, #4]
  4066e8:	f1a8 030c 	sub.w	r3, r8, #12
  4066ec:	f023 0307 	bic.w	r3, r3, #7
  4066f0:	18e0      	adds	r0, r4, r3
  4066f2:	f002 0201 	and.w	r2, r2, #1
  4066f6:	f04f 0e05 	mov.w	lr, #5
  4066fa:	431a      	orrs	r2, r3
  4066fc:	2b0f      	cmp	r3, #15
  4066fe:	6062      	str	r2, [r4, #4]
  406700:	f8c0 e004 	str.w	lr, [r0, #4]
  406704:	f8c0 e008 	str.w	lr, [r0, #8]
  406708:	f200 8109 	bhi.w	40691e <_malloc_r+0x4e2>
  40670c:	4b1b      	ldr	r3, [pc, #108]	; (40677c <_malloc_r+0x340>)
  40670e:	68bc      	ldr	r4, [r7, #8]
  406710:	681a      	ldr	r2, [r3, #0]
  406712:	4291      	cmp	r1, r2
  406714:	bf88      	it	hi
  406716:	6019      	strhi	r1, [r3, #0]
  406718:	4b19      	ldr	r3, [pc, #100]	; (406780 <_malloc_r+0x344>)
  40671a:	681a      	ldr	r2, [r3, #0]
  40671c:	4291      	cmp	r1, r2
  40671e:	6862      	ldr	r2, [r4, #4]
  406720:	bf88      	it	hi
  406722:	6019      	strhi	r1, [r3, #0]
  406724:	f022 0203 	bic.w	r2, r2, #3
  406728:	4295      	cmp	r5, r2
  40672a:	eba2 0305 	sub.w	r3, r2, r5
  40672e:	d801      	bhi.n	406734 <_malloc_r+0x2f8>
  406730:	2b0f      	cmp	r3, #15
  406732:	dc04      	bgt.n	40673e <_malloc_r+0x302>
  406734:	4630      	mov	r0, r6
  406736:	f000 fa5d 	bl	406bf4 <__malloc_unlock>
  40673a:	2400      	movs	r4, #0
  40673c:	e6aa      	b.n	406494 <_malloc_r+0x58>
  40673e:	1962      	adds	r2, r4, r5
  406740:	f043 0301 	orr.w	r3, r3, #1
  406744:	f045 0501 	orr.w	r5, r5, #1
  406748:	6065      	str	r5, [r4, #4]
  40674a:	4630      	mov	r0, r6
  40674c:	60ba      	str	r2, [r7, #8]
  40674e:	6053      	str	r3, [r2, #4]
  406750:	f000 fa50 	bl	406bf4 <__malloc_unlock>
  406754:	3408      	adds	r4, #8
  406756:	4620      	mov	r0, r4
  406758:	b003      	add	sp, #12
  40675a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40675e:	2814      	cmp	r0, #20
  406760:	d968      	bls.n	406834 <_malloc_r+0x3f8>
  406762:	2854      	cmp	r0, #84	; 0x54
  406764:	f200 8097 	bhi.w	406896 <_malloc_r+0x45a>
  406768:	0b28      	lsrs	r0, r5, #12
  40676a:	306e      	adds	r0, #110	; 0x6e
  40676c:	0041      	lsls	r1, r0, #1
  40676e:	e6a5      	b.n	4064bc <_malloc_r+0x80>
  406770:	20000474 	.word	0x20000474
  406774:	20000ce8 	.word	0x20000ce8
  406778:	20000cec 	.word	0x20000cec
  40677c:	20000ce4 	.word	0x20000ce4
  406780:	20000ce0 	.word	0x20000ce0
  406784:	20000880 	.word	0x20000880
  406788:	0a5a      	lsrs	r2, r3, #9
  40678a:	2a04      	cmp	r2, #4
  40678c:	d955      	bls.n	40683a <_malloc_r+0x3fe>
  40678e:	2a14      	cmp	r2, #20
  406790:	f200 80a7 	bhi.w	4068e2 <_malloc_r+0x4a6>
  406794:	325b      	adds	r2, #91	; 0x5b
  406796:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40679a:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40679e:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 40695c <_malloc_r+0x520>
  4067a2:	f8dc 1008 	ldr.w	r1, [ip, #8]
  4067a6:	4561      	cmp	r1, ip
  4067a8:	d07f      	beq.n	4068aa <_malloc_r+0x46e>
  4067aa:	684a      	ldr	r2, [r1, #4]
  4067ac:	f022 0203 	bic.w	r2, r2, #3
  4067b0:	4293      	cmp	r3, r2
  4067b2:	d202      	bcs.n	4067ba <_malloc_r+0x37e>
  4067b4:	6889      	ldr	r1, [r1, #8]
  4067b6:	458c      	cmp	ip, r1
  4067b8:	d1f7      	bne.n	4067aa <_malloc_r+0x36e>
  4067ba:	68ca      	ldr	r2, [r1, #12]
  4067bc:	687b      	ldr	r3, [r7, #4]
  4067be:	60e2      	str	r2, [r4, #12]
  4067c0:	60a1      	str	r1, [r4, #8]
  4067c2:	6094      	str	r4, [r2, #8]
  4067c4:	60cc      	str	r4, [r1, #12]
  4067c6:	e6bb      	b.n	406540 <_malloc_r+0x104>
  4067c8:	1963      	adds	r3, r4, r5
  4067ca:	f042 0701 	orr.w	r7, r2, #1
  4067ce:	f045 0501 	orr.w	r5, r5, #1
  4067d2:	6065      	str	r5, [r4, #4]
  4067d4:	4630      	mov	r0, r6
  4067d6:	614b      	str	r3, [r1, #20]
  4067d8:	610b      	str	r3, [r1, #16]
  4067da:	f8c3 e00c 	str.w	lr, [r3, #12]
  4067de:	f8c3 e008 	str.w	lr, [r3, #8]
  4067e2:	605f      	str	r7, [r3, #4]
  4067e4:	509a      	str	r2, [r3, r2]
  4067e6:	3408      	adds	r4, #8
  4067e8:	f000 fa04 	bl	406bf4 <__malloc_unlock>
  4067ec:	e652      	b.n	406494 <_malloc_r+0x58>
  4067ee:	684b      	ldr	r3, [r1, #4]
  4067f0:	e6a6      	b.n	406540 <_malloc_r+0x104>
  4067f2:	f109 0901 	add.w	r9, r9, #1
  4067f6:	f019 0f03 	tst.w	r9, #3
  4067fa:	f10c 0c08 	add.w	ip, ip, #8
  4067fe:	f47f aeb1 	bne.w	406564 <_malloc_r+0x128>
  406802:	e02c      	b.n	40685e <_malloc_r+0x422>
  406804:	f104 0308 	add.w	r3, r4, #8
  406808:	6964      	ldr	r4, [r4, #20]
  40680a:	42a3      	cmp	r3, r4
  40680c:	bf08      	it	eq
  40680e:	3002      	addeq	r0, #2
  406810:	f43f ae69 	beq.w	4064e6 <_malloc_r+0xaa>
  406814:	e62e      	b.n	406474 <_malloc_r+0x38>
  406816:	441a      	add	r2, r3
  406818:	461c      	mov	r4, r3
  40681a:	6851      	ldr	r1, [r2, #4]
  40681c:	68db      	ldr	r3, [r3, #12]
  40681e:	f854 5f08 	ldr.w	r5, [r4, #8]!
  406822:	f041 0101 	orr.w	r1, r1, #1
  406826:	6051      	str	r1, [r2, #4]
  406828:	4630      	mov	r0, r6
  40682a:	60eb      	str	r3, [r5, #12]
  40682c:	609d      	str	r5, [r3, #8]
  40682e:	f000 f9e1 	bl	406bf4 <__malloc_unlock>
  406832:	e62f      	b.n	406494 <_malloc_r+0x58>
  406834:	305b      	adds	r0, #91	; 0x5b
  406836:	0041      	lsls	r1, r0, #1
  406838:	e640      	b.n	4064bc <_malloc_r+0x80>
  40683a:	099a      	lsrs	r2, r3, #6
  40683c:	3238      	adds	r2, #56	; 0x38
  40683e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  406842:	e7aa      	b.n	40679a <_malloc_r+0x35e>
  406844:	42bc      	cmp	r4, r7
  406846:	4b45      	ldr	r3, [pc, #276]	; (40695c <_malloc_r+0x520>)
  406848:	f43f af0e 	beq.w	406668 <_malloc_r+0x22c>
  40684c:	689c      	ldr	r4, [r3, #8]
  40684e:	6862      	ldr	r2, [r4, #4]
  406850:	f022 0203 	bic.w	r2, r2, #3
  406854:	e768      	b.n	406728 <_malloc_r+0x2ec>
  406856:	f8d8 8000 	ldr.w	r8, [r8]
  40685a:	4598      	cmp	r8, r3
  40685c:	d17c      	bne.n	406958 <_malloc_r+0x51c>
  40685e:	f010 0f03 	tst.w	r0, #3
  406862:	f1a8 0308 	sub.w	r3, r8, #8
  406866:	f100 30ff 	add.w	r0, r0, #4294967295
  40686a:	d1f4      	bne.n	406856 <_malloc_r+0x41a>
  40686c:	687b      	ldr	r3, [r7, #4]
  40686e:	ea23 0304 	bic.w	r3, r3, r4
  406872:	607b      	str	r3, [r7, #4]
  406874:	0064      	lsls	r4, r4, #1
  406876:	429c      	cmp	r4, r3
  406878:	f63f aeca 	bhi.w	406610 <_malloc_r+0x1d4>
  40687c:	2c00      	cmp	r4, #0
  40687e:	f43f aec7 	beq.w	406610 <_malloc_r+0x1d4>
  406882:	4223      	tst	r3, r4
  406884:	4648      	mov	r0, r9
  406886:	f47f ae69 	bne.w	40655c <_malloc_r+0x120>
  40688a:	0064      	lsls	r4, r4, #1
  40688c:	4223      	tst	r3, r4
  40688e:	f100 0004 	add.w	r0, r0, #4
  406892:	d0fa      	beq.n	40688a <_malloc_r+0x44e>
  406894:	e662      	b.n	40655c <_malloc_r+0x120>
  406896:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40689a:	d818      	bhi.n	4068ce <_malloc_r+0x492>
  40689c:	0be8      	lsrs	r0, r5, #15
  40689e:	3077      	adds	r0, #119	; 0x77
  4068a0:	0041      	lsls	r1, r0, #1
  4068a2:	e60b      	b.n	4064bc <_malloc_r+0x80>
  4068a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4068a8:	e6fb      	b.n	4066a2 <_malloc_r+0x266>
  4068aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4068ae:	1092      	asrs	r2, r2, #2
  4068b0:	f04f 0c01 	mov.w	ip, #1
  4068b4:	fa0c f202 	lsl.w	r2, ip, r2
  4068b8:	4313      	orrs	r3, r2
  4068ba:	f8c8 3004 	str.w	r3, [r8, #4]
  4068be:	460a      	mov	r2, r1
  4068c0:	e77d      	b.n	4067be <_malloc_r+0x382>
  4068c2:	2301      	movs	r3, #1
  4068c4:	f8c9 3004 	str.w	r3, [r9, #4]
  4068c8:	464c      	mov	r4, r9
  4068ca:	2200      	movs	r2, #0
  4068cc:	e72c      	b.n	406728 <_malloc_r+0x2ec>
  4068ce:	f240 5354 	movw	r3, #1364	; 0x554
  4068d2:	4298      	cmp	r0, r3
  4068d4:	d81c      	bhi.n	406910 <_malloc_r+0x4d4>
  4068d6:	0ca8      	lsrs	r0, r5, #18
  4068d8:	307c      	adds	r0, #124	; 0x7c
  4068da:	0041      	lsls	r1, r0, #1
  4068dc:	e5ee      	b.n	4064bc <_malloc_r+0x80>
  4068de:	3210      	adds	r2, #16
  4068e0:	e6b4      	b.n	40664c <_malloc_r+0x210>
  4068e2:	2a54      	cmp	r2, #84	; 0x54
  4068e4:	d823      	bhi.n	40692e <_malloc_r+0x4f2>
  4068e6:	0b1a      	lsrs	r2, r3, #12
  4068e8:	326e      	adds	r2, #110	; 0x6e
  4068ea:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4068ee:	e754      	b.n	40679a <_malloc_r+0x35e>
  4068f0:	68bc      	ldr	r4, [r7, #8]
  4068f2:	6862      	ldr	r2, [r4, #4]
  4068f4:	f022 0203 	bic.w	r2, r2, #3
  4068f8:	e716      	b.n	406728 <_malloc_r+0x2ec>
  4068fa:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4068fe:	2800      	cmp	r0, #0
  406900:	f47f aeb9 	bne.w	406676 <_malloc_r+0x23a>
  406904:	4442      	add	r2, r8
  406906:	68bb      	ldr	r3, [r7, #8]
  406908:	f042 0201 	orr.w	r2, r2, #1
  40690c:	605a      	str	r2, [r3, #4]
  40690e:	e6fd      	b.n	40670c <_malloc_r+0x2d0>
  406910:	21fc      	movs	r1, #252	; 0xfc
  406912:	207e      	movs	r0, #126	; 0x7e
  406914:	e5d2      	b.n	4064bc <_malloc_r+0x80>
  406916:	2201      	movs	r2, #1
  406918:	f04f 0a00 	mov.w	sl, #0
  40691c:	e6d4      	b.n	4066c8 <_malloc_r+0x28c>
  40691e:	f104 0108 	add.w	r1, r4, #8
  406922:	4630      	mov	r0, r6
  406924:	f7ff fcae 	bl	406284 <_free_r>
  406928:	f8da 1000 	ldr.w	r1, [sl]
  40692c:	e6ee      	b.n	40670c <_malloc_r+0x2d0>
  40692e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406932:	d804      	bhi.n	40693e <_malloc_r+0x502>
  406934:	0bda      	lsrs	r2, r3, #15
  406936:	3277      	adds	r2, #119	; 0x77
  406938:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40693c:	e72d      	b.n	40679a <_malloc_r+0x35e>
  40693e:	f240 5154 	movw	r1, #1364	; 0x554
  406942:	428a      	cmp	r2, r1
  406944:	d804      	bhi.n	406950 <_malloc_r+0x514>
  406946:	0c9a      	lsrs	r2, r3, #18
  406948:	327c      	adds	r2, #124	; 0x7c
  40694a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40694e:	e724      	b.n	40679a <_malloc_r+0x35e>
  406950:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  406954:	227e      	movs	r2, #126	; 0x7e
  406956:	e720      	b.n	40679a <_malloc_r+0x35e>
  406958:	687b      	ldr	r3, [r7, #4]
  40695a:	e78b      	b.n	406874 <_malloc_r+0x438>
  40695c:	20000474 	.word	0x20000474

00406960 <memchr>:
  406960:	0783      	lsls	r3, r0, #30
  406962:	b470      	push	{r4, r5, r6}
  406964:	b2c9      	uxtb	r1, r1
  406966:	d040      	beq.n	4069ea <memchr+0x8a>
  406968:	1e54      	subs	r4, r2, #1
  40696a:	2a00      	cmp	r2, #0
  40696c:	d03f      	beq.n	4069ee <memchr+0x8e>
  40696e:	7803      	ldrb	r3, [r0, #0]
  406970:	428b      	cmp	r3, r1
  406972:	bf18      	it	ne
  406974:	1c43      	addne	r3, r0, #1
  406976:	d106      	bne.n	406986 <memchr+0x26>
  406978:	e01d      	b.n	4069b6 <memchr+0x56>
  40697a:	b1f4      	cbz	r4, 4069ba <memchr+0x5a>
  40697c:	7802      	ldrb	r2, [r0, #0]
  40697e:	428a      	cmp	r2, r1
  406980:	f104 34ff 	add.w	r4, r4, #4294967295
  406984:	d017      	beq.n	4069b6 <memchr+0x56>
  406986:	f013 0f03 	tst.w	r3, #3
  40698a:	4618      	mov	r0, r3
  40698c:	f103 0301 	add.w	r3, r3, #1
  406990:	d1f3      	bne.n	40697a <memchr+0x1a>
  406992:	2c03      	cmp	r4, #3
  406994:	d814      	bhi.n	4069c0 <memchr+0x60>
  406996:	b184      	cbz	r4, 4069ba <memchr+0x5a>
  406998:	7803      	ldrb	r3, [r0, #0]
  40699a:	428b      	cmp	r3, r1
  40699c:	d00b      	beq.n	4069b6 <memchr+0x56>
  40699e:	1905      	adds	r5, r0, r4
  4069a0:	1c43      	adds	r3, r0, #1
  4069a2:	e002      	b.n	4069aa <memchr+0x4a>
  4069a4:	7802      	ldrb	r2, [r0, #0]
  4069a6:	428a      	cmp	r2, r1
  4069a8:	d005      	beq.n	4069b6 <memchr+0x56>
  4069aa:	42ab      	cmp	r3, r5
  4069ac:	4618      	mov	r0, r3
  4069ae:	f103 0301 	add.w	r3, r3, #1
  4069b2:	d1f7      	bne.n	4069a4 <memchr+0x44>
  4069b4:	2000      	movs	r0, #0
  4069b6:	bc70      	pop	{r4, r5, r6}
  4069b8:	4770      	bx	lr
  4069ba:	4620      	mov	r0, r4
  4069bc:	bc70      	pop	{r4, r5, r6}
  4069be:	4770      	bx	lr
  4069c0:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4069c4:	4602      	mov	r2, r0
  4069c6:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4069ca:	4610      	mov	r0, r2
  4069cc:	3204      	adds	r2, #4
  4069ce:	6803      	ldr	r3, [r0, #0]
  4069d0:	4073      	eors	r3, r6
  4069d2:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  4069d6:	ea25 0303 	bic.w	r3, r5, r3
  4069da:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4069de:	d1da      	bne.n	406996 <memchr+0x36>
  4069e0:	3c04      	subs	r4, #4
  4069e2:	2c03      	cmp	r4, #3
  4069e4:	4610      	mov	r0, r2
  4069e6:	d8f0      	bhi.n	4069ca <memchr+0x6a>
  4069e8:	e7d5      	b.n	406996 <memchr+0x36>
  4069ea:	4614      	mov	r4, r2
  4069ec:	e7d1      	b.n	406992 <memchr+0x32>
  4069ee:	4610      	mov	r0, r2
  4069f0:	e7e1      	b.n	4069b6 <memchr+0x56>
  4069f2:	bf00      	nop

004069f4 <memcpy>:
  4069f4:	4684      	mov	ip, r0
  4069f6:	ea41 0300 	orr.w	r3, r1, r0
  4069fa:	f013 0303 	ands.w	r3, r3, #3
  4069fe:	d16d      	bne.n	406adc <memcpy+0xe8>
  406a00:	3a40      	subs	r2, #64	; 0x40
  406a02:	d341      	bcc.n	406a88 <memcpy+0x94>
  406a04:	f851 3b04 	ldr.w	r3, [r1], #4
  406a08:	f840 3b04 	str.w	r3, [r0], #4
  406a0c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a10:	f840 3b04 	str.w	r3, [r0], #4
  406a14:	f851 3b04 	ldr.w	r3, [r1], #4
  406a18:	f840 3b04 	str.w	r3, [r0], #4
  406a1c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a20:	f840 3b04 	str.w	r3, [r0], #4
  406a24:	f851 3b04 	ldr.w	r3, [r1], #4
  406a28:	f840 3b04 	str.w	r3, [r0], #4
  406a2c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a30:	f840 3b04 	str.w	r3, [r0], #4
  406a34:	f851 3b04 	ldr.w	r3, [r1], #4
  406a38:	f840 3b04 	str.w	r3, [r0], #4
  406a3c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a40:	f840 3b04 	str.w	r3, [r0], #4
  406a44:	f851 3b04 	ldr.w	r3, [r1], #4
  406a48:	f840 3b04 	str.w	r3, [r0], #4
  406a4c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a50:	f840 3b04 	str.w	r3, [r0], #4
  406a54:	f851 3b04 	ldr.w	r3, [r1], #4
  406a58:	f840 3b04 	str.w	r3, [r0], #4
  406a5c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a60:	f840 3b04 	str.w	r3, [r0], #4
  406a64:	f851 3b04 	ldr.w	r3, [r1], #4
  406a68:	f840 3b04 	str.w	r3, [r0], #4
  406a6c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a70:	f840 3b04 	str.w	r3, [r0], #4
  406a74:	f851 3b04 	ldr.w	r3, [r1], #4
  406a78:	f840 3b04 	str.w	r3, [r0], #4
  406a7c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a80:	f840 3b04 	str.w	r3, [r0], #4
  406a84:	3a40      	subs	r2, #64	; 0x40
  406a86:	d2bd      	bcs.n	406a04 <memcpy+0x10>
  406a88:	3230      	adds	r2, #48	; 0x30
  406a8a:	d311      	bcc.n	406ab0 <memcpy+0xbc>
  406a8c:	f851 3b04 	ldr.w	r3, [r1], #4
  406a90:	f840 3b04 	str.w	r3, [r0], #4
  406a94:	f851 3b04 	ldr.w	r3, [r1], #4
  406a98:	f840 3b04 	str.w	r3, [r0], #4
  406a9c:	f851 3b04 	ldr.w	r3, [r1], #4
  406aa0:	f840 3b04 	str.w	r3, [r0], #4
  406aa4:	f851 3b04 	ldr.w	r3, [r1], #4
  406aa8:	f840 3b04 	str.w	r3, [r0], #4
  406aac:	3a10      	subs	r2, #16
  406aae:	d2ed      	bcs.n	406a8c <memcpy+0x98>
  406ab0:	320c      	adds	r2, #12
  406ab2:	d305      	bcc.n	406ac0 <memcpy+0xcc>
  406ab4:	f851 3b04 	ldr.w	r3, [r1], #4
  406ab8:	f840 3b04 	str.w	r3, [r0], #4
  406abc:	3a04      	subs	r2, #4
  406abe:	d2f9      	bcs.n	406ab4 <memcpy+0xc0>
  406ac0:	3204      	adds	r2, #4
  406ac2:	d008      	beq.n	406ad6 <memcpy+0xe2>
  406ac4:	07d2      	lsls	r2, r2, #31
  406ac6:	bf1c      	itt	ne
  406ac8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406acc:	f800 3b01 	strbne.w	r3, [r0], #1
  406ad0:	d301      	bcc.n	406ad6 <memcpy+0xe2>
  406ad2:	880b      	ldrh	r3, [r1, #0]
  406ad4:	8003      	strh	r3, [r0, #0]
  406ad6:	4660      	mov	r0, ip
  406ad8:	4770      	bx	lr
  406ada:	bf00      	nop
  406adc:	2a08      	cmp	r2, #8
  406ade:	d313      	bcc.n	406b08 <memcpy+0x114>
  406ae0:	078b      	lsls	r3, r1, #30
  406ae2:	d08d      	beq.n	406a00 <memcpy+0xc>
  406ae4:	f010 0303 	ands.w	r3, r0, #3
  406ae8:	d08a      	beq.n	406a00 <memcpy+0xc>
  406aea:	f1c3 0304 	rsb	r3, r3, #4
  406aee:	1ad2      	subs	r2, r2, r3
  406af0:	07db      	lsls	r3, r3, #31
  406af2:	bf1c      	itt	ne
  406af4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406af8:	f800 3b01 	strbne.w	r3, [r0], #1
  406afc:	d380      	bcc.n	406a00 <memcpy+0xc>
  406afe:	f831 3b02 	ldrh.w	r3, [r1], #2
  406b02:	f820 3b02 	strh.w	r3, [r0], #2
  406b06:	e77b      	b.n	406a00 <memcpy+0xc>
  406b08:	3a04      	subs	r2, #4
  406b0a:	d3d9      	bcc.n	406ac0 <memcpy+0xcc>
  406b0c:	3a01      	subs	r2, #1
  406b0e:	f811 3b01 	ldrb.w	r3, [r1], #1
  406b12:	f800 3b01 	strb.w	r3, [r0], #1
  406b16:	d2f9      	bcs.n	406b0c <memcpy+0x118>
  406b18:	780b      	ldrb	r3, [r1, #0]
  406b1a:	7003      	strb	r3, [r0, #0]
  406b1c:	784b      	ldrb	r3, [r1, #1]
  406b1e:	7043      	strb	r3, [r0, #1]
  406b20:	788b      	ldrb	r3, [r1, #2]
  406b22:	7083      	strb	r3, [r0, #2]
  406b24:	4660      	mov	r0, ip
  406b26:	4770      	bx	lr

00406b28 <memmove>:
  406b28:	4288      	cmp	r0, r1
  406b2a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406b2c:	d90d      	bls.n	406b4a <memmove+0x22>
  406b2e:	188b      	adds	r3, r1, r2
  406b30:	4298      	cmp	r0, r3
  406b32:	d20a      	bcs.n	406b4a <memmove+0x22>
  406b34:	1881      	adds	r1, r0, r2
  406b36:	2a00      	cmp	r2, #0
  406b38:	d054      	beq.n	406be4 <memmove+0xbc>
  406b3a:	1a9a      	subs	r2, r3, r2
  406b3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406b40:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406b44:	4293      	cmp	r3, r2
  406b46:	d1f9      	bne.n	406b3c <memmove+0x14>
  406b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406b4a:	2a0f      	cmp	r2, #15
  406b4c:	d948      	bls.n	406be0 <memmove+0xb8>
  406b4e:	ea40 0301 	orr.w	r3, r0, r1
  406b52:	079b      	lsls	r3, r3, #30
  406b54:	d147      	bne.n	406be6 <memmove+0xbe>
  406b56:	f100 0410 	add.w	r4, r0, #16
  406b5a:	f101 0310 	add.w	r3, r1, #16
  406b5e:	4615      	mov	r5, r2
  406b60:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406b64:	f844 6c10 	str.w	r6, [r4, #-16]
  406b68:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406b6c:	f844 6c0c 	str.w	r6, [r4, #-12]
  406b70:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406b74:	f844 6c08 	str.w	r6, [r4, #-8]
  406b78:	3d10      	subs	r5, #16
  406b7a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406b7e:	f844 6c04 	str.w	r6, [r4, #-4]
  406b82:	2d0f      	cmp	r5, #15
  406b84:	f103 0310 	add.w	r3, r3, #16
  406b88:	f104 0410 	add.w	r4, r4, #16
  406b8c:	d8e8      	bhi.n	406b60 <memmove+0x38>
  406b8e:	f1a2 0310 	sub.w	r3, r2, #16
  406b92:	f023 030f 	bic.w	r3, r3, #15
  406b96:	f002 0e0f 	and.w	lr, r2, #15
  406b9a:	3310      	adds	r3, #16
  406b9c:	f1be 0f03 	cmp.w	lr, #3
  406ba0:	4419      	add	r1, r3
  406ba2:	4403      	add	r3, r0
  406ba4:	d921      	bls.n	406bea <memmove+0xc2>
  406ba6:	1f1e      	subs	r6, r3, #4
  406ba8:	460d      	mov	r5, r1
  406baa:	4674      	mov	r4, lr
  406bac:	3c04      	subs	r4, #4
  406bae:	f855 7b04 	ldr.w	r7, [r5], #4
  406bb2:	f846 7f04 	str.w	r7, [r6, #4]!
  406bb6:	2c03      	cmp	r4, #3
  406bb8:	d8f8      	bhi.n	406bac <memmove+0x84>
  406bba:	f1ae 0404 	sub.w	r4, lr, #4
  406bbe:	f024 0403 	bic.w	r4, r4, #3
  406bc2:	3404      	adds	r4, #4
  406bc4:	4423      	add	r3, r4
  406bc6:	4421      	add	r1, r4
  406bc8:	f002 0203 	and.w	r2, r2, #3
  406bcc:	b152      	cbz	r2, 406be4 <memmove+0xbc>
  406bce:	3b01      	subs	r3, #1
  406bd0:	440a      	add	r2, r1
  406bd2:	f811 4b01 	ldrb.w	r4, [r1], #1
  406bd6:	f803 4f01 	strb.w	r4, [r3, #1]!
  406bda:	4291      	cmp	r1, r2
  406bdc:	d1f9      	bne.n	406bd2 <memmove+0xaa>
  406bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406be0:	4603      	mov	r3, r0
  406be2:	e7f3      	b.n	406bcc <memmove+0xa4>
  406be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406be6:	4603      	mov	r3, r0
  406be8:	e7f1      	b.n	406bce <memmove+0xa6>
  406bea:	4672      	mov	r2, lr
  406bec:	e7ee      	b.n	406bcc <memmove+0xa4>
  406bee:	bf00      	nop

00406bf0 <__malloc_lock>:
  406bf0:	4770      	bx	lr
  406bf2:	bf00      	nop

00406bf4 <__malloc_unlock>:
  406bf4:	4770      	bx	lr
  406bf6:	bf00      	nop

00406bf8 <_Balloc>:
  406bf8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406bfa:	b570      	push	{r4, r5, r6, lr}
  406bfc:	4605      	mov	r5, r0
  406bfe:	460c      	mov	r4, r1
  406c00:	b14b      	cbz	r3, 406c16 <_Balloc+0x1e>
  406c02:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406c06:	b180      	cbz	r0, 406c2a <_Balloc+0x32>
  406c08:	6802      	ldr	r2, [r0, #0]
  406c0a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406c0e:	2300      	movs	r3, #0
  406c10:	6103      	str	r3, [r0, #16]
  406c12:	60c3      	str	r3, [r0, #12]
  406c14:	bd70      	pop	{r4, r5, r6, pc}
  406c16:	2104      	movs	r1, #4
  406c18:	2221      	movs	r2, #33	; 0x21
  406c1a:	f000 fde9 	bl	4077f0 <_calloc_r>
  406c1e:	64e8      	str	r0, [r5, #76]	; 0x4c
  406c20:	4603      	mov	r3, r0
  406c22:	2800      	cmp	r0, #0
  406c24:	d1ed      	bne.n	406c02 <_Balloc+0xa>
  406c26:	2000      	movs	r0, #0
  406c28:	bd70      	pop	{r4, r5, r6, pc}
  406c2a:	2101      	movs	r1, #1
  406c2c:	fa01 f604 	lsl.w	r6, r1, r4
  406c30:	1d72      	adds	r2, r6, #5
  406c32:	4628      	mov	r0, r5
  406c34:	0092      	lsls	r2, r2, #2
  406c36:	f000 fddb 	bl	4077f0 <_calloc_r>
  406c3a:	2800      	cmp	r0, #0
  406c3c:	d0f3      	beq.n	406c26 <_Balloc+0x2e>
  406c3e:	6044      	str	r4, [r0, #4]
  406c40:	6086      	str	r6, [r0, #8]
  406c42:	e7e4      	b.n	406c0e <_Balloc+0x16>

00406c44 <_Bfree>:
  406c44:	b131      	cbz	r1, 406c54 <_Bfree+0x10>
  406c46:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406c48:	684a      	ldr	r2, [r1, #4]
  406c4a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406c4e:	6008      	str	r0, [r1, #0]
  406c50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406c54:	4770      	bx	lr
  406c56:	bf00      	nop

00406c58 <__multadd>:
  406c58:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c5a:	690c      	ldr	r4, [r1, #16]
  406c5c:	b083      	sub	sp, #12
  406c5e:	460d      	mov	r5, r1
  406c60:	4606      	mov	r6, r0
  406c62:	f101 0e14 	add.w	lr, r1, #20
  406c66:	2700      	movs	r7, #0
  406c68:	f8de 1000 	ldr.w	r1, [lr]
  406c6c:	b288      	uxth	r0, r1
  406c6e:	0c09      	lsrs	r1, r1, #16
  406c70:	fb02 3300 	mla	r3, r2, r0, r3
  406c74:	fb02 f101 	mul.w	r1, r2, r1
  406c78:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406c7c:	3701      	adds	r7, #1
  406c7e:	b29b      	uxth	r3, r3
  406c80:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406c84:	42bc      	cmp	r4, r7
  406c86:	f84e 3b04 	str.w	r3, [lr], #4
  406c8a:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406c8e:	dceb      	bgt.n	406c68 <__multadd+0x10>
  406c90:	b13b      	cbz	r3, 406ca2 <__multadd+0x4a>
  406c92:	68aa      	ldr	r2, [r5, #8]
  406c94:	4294      	cmp	r4, r2
  406c96:	da07      	bge.n	406ca8 <__multadd+0x50>
  406c98:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406c9c:	3401      	adds	r4, #1
  406c9e:	6153      	str	r3, [r2, #20]
  406ca0:	612c      	str	r4, [r5, #16]
  406ca2:	4628      	mov	r0, r5
  406ca4:	b003      	add	sp, #12
  406ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ca8:	6869      	ldr	r1, [r5, #4]
  406caa:	9301      	str	r3, [sp, #4]
  406cac:	3101      	adds	r1, #1
  406cae:	4630      	mov	r0, r6
  406cb0:	f7ff ffa2 	bl	406bf8 <_Balloc>
  406cb4:	692a      	ldr	r2, [r5, #16]
  406cb6:	3202      	adds	r2, #2
  406cb8:	f105 010c 	add.w	r1, r5, #12
  406cbc:	4607      	mov	r7, r0
  406cbe:	0092      	lsls	r2, r2, #2
  406cc0:	300c      	adds	r0, #12
  406cc2:	f7ff fe97 	bl	4069f4 <memcpy>
  406cc6:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406cc8:	6869      	ldr	r1, [r5, #4]
  406cca:	9b01      	ldr	r3, [sp, #4]
  406ccc:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406cd0:	6028      	str	r0, [r5, #0]
  406cd2:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406cd6:	463d      	mov	r5, r7
  406cd8:	e7de      	b.n	406c98 <__multadd+0x40>
  406cda:	bf00      	nop

00406cdc <__hi0bits>:
  406cdc:	0c03      	lsrs	r3, r0, #16
  406cde:	041b      	lsls	r3, r3, #16
  406ce0:	b9b3      	cbnz	r3, 406d10 <__hi0bits+0x34>
  406ce2:	0400      	lsls	r0, r0, #16
  406ce4:	2310      	movs	r3, #16
  406ce6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406cea:	bf04      	itt	eq
  406cec:	0200      	lsleq	r0, r0, #8
  406cee:	3308      	addeq	r3, #8
  406cf0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406cf4:	bf04      	itt	eq
  406cf6:	0100      	lsleq	r0, r0, #4
  406cf8:	3304      	addeq	r3, #4
  406cfa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406cfe:	bf04      	itt	eq
  406d00:	0080      	lsleq	r0, r0, #2
  406d02:	3302      	addeq	r3, #2
  406d04:	2800      	cmp	r0, #0
  406d06:	db07      	blt.n	406d18 <__hi0bits+0x3c>
  406d08:	0042      	lsls	r2, r0, #1
  406d0a:	d403      	bmi.n	406d14 <__hi0bits+0x38>
  406d0c:	2020      	movs	r0, #32
  406d0e:	4770      	bx	lr
  406d10:	2300      	movs	r3, #0
  406d12:	e7e8      	b.n	406ce6 <__hi0bits+0xa>
  406d14:	1c58      	adds	r0, r3, #1
  406d16:	4770      	bx	lr
  406d18:	4618      	mov	r0, r3
  406d1a:	4770      	bx	lr

00406d1c <__lo0bits>:
  406d1c:	6803      	ldr	r3, [r0, #0]
  406d1e:	f013 0207 	ands.w	r2, r3, #7
  406d22:	d007      	beq.n	406d34 <__lo0bits+0x18>
  406d24:	07d9      	lsls	r1, r3, #31
  406d26:	d420      	bmi.n	406d6a <__lo0bits+0x4e>
  406d28:	079a      	lsls	r2, r3, #30
  406d2a:	d420      	bmi.n	406d6e <__lo0bits+0x52>
  406d2c:	089b      	lsrs	r3, r3, #2
  406d2e:	6003      	str	r3, [r0, #0]
  406d30:	2002      	movs	r0, #2
  406d32:	4770      	bx	lr
  406d34:	b299      	uxth	r1, r3
  406d36:	b909      	cbnz	r1, 406d3c <__lo0bits+0x20>
  406d38:	0c1b      	lsrs	r3, r3, #16
  406d3a:	2210      	movs	r2, #16
  406d3c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406d40:	bf04      	itt	eq
  406d42:	0a1b      	lsreq	r3, r3, #8
  406d44:	3208      	addeq	r2, #8
  406d46:	0719      	lsls	r1, r3, #28
  406d48:	bf04      	itt	eq
  406d4a:	091b      	lsreq	r3, r3, #4
  406d4c:	3204      	addeq	r2, #4
  406d4e:	0799      	lsls	r1, r3, #30
  406d50:	bf04      	itt	eq
  406d52:	089b      	lsreq	r3, r3, #2
  406d54:	3202      	addeq	r2, #2
  406d56:	07d9      	lsls	r1, r3, #31
  406d58:	d404      	bmi.n	406d64 <__lo0bits+0x48>
  406d5a:	085b      	lsrs	r3, r3, #1
  406d5c:	d101      	bne.n	406d62 <__lo0bits+0x46>
  406d5e:	2020      	movs	r0, #32
  406d60:	4770      	bx	lr
  406d62:	3201      	adds	r2, #1
  406d64:	6003      	str	r3, [r0, #0]
  406d66:	4610      	mov	r0, r2
  406d68:	4770      	bx	lr
  406d6a:	2000      	movs	r0, #0
  406d6c:	4770      	bx	lr
  406d6e:	085b      	lsrs	r3, r3, #1
  406d70:	6003      	str	r3, [r0, #0]
  406d72:	2001      	movs	r0, #1
  406d74:	4770      	bx	lr
  406d76:	bf00      	nop

00406d78 <__i2b>:
  406d78:	b510      	push	{r4, lr}
  406d7a:	460c      	mov	r4, r1
  406d7c:	2101      	movs	r1, #1
  406d7e:	f7ff ff3b 	bl	406bf8 <_Balloc>
  406d82:	2201      	movs	r2, #1
  406d84:	6144      	str	r4, [r0, #20]
  406d86:	6102      	str	r2, [r0, #16]
  406d88:	bd10      	pop	{r4, pc}
  406d8a:	bf00      	nop

00406d8c <__multiply>:
  406d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406d90:	690f      	ldr	r7, [r1, #16]
  406d92:	6916      	ldr	r6, [r2, #16]
  406d94:	42b7      	cmp	r7, r6
  406d96:	b083      	sub	sp, #12
  406d98:	460d      	mov	r5, r1
  406d9a:	4614      	mov	r4, r2
  406d9c:	f2c0 808d 	blt.w	406eba <__multiply+0x12e>
  406da0:	4633      	mov	r3, r6
  406da2:	463e      	mov	r6, r7
  406da4:	461f      	mov	r7, r3
  406da6:	68ab      	ldr	r3, [r5, #8]
  406da8:	6869      	ldr	r1, [r5, #4]
  406daa:	eb06 0807 	add.w	r8, r6, r7
  406dae:	4598      	cmp	r8, r3
  406db0:	bfc8      	it	gt
  406db2:	3101      	addgt	r1, #1
  406db4:	f7ff ff20 	bl	406bf8 <_Balloc>
  406db8:	f100 0c14 	add.w	ip, r0, #20
  406dbc:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  406dc0:	45cc      	cmp	ip, r9
  406dc2:	9000      	str	r0, [sp, #0]
  406dc4:	d205      	bcs.n	406dd2 <__multiply+0x46>
  406dc6:	4663      	mov	r3, ip
  406dc8:	2100      	movs	r1, #0
  406dca:	f843 1b04 	str.w	r1, [r3], #4
  406dce:	4599      	cmp	r9, r3
  406dd0:	d8fb      	bhi.n	406dca <__multiply+0x3e>
  406dd2:	f104 0214 	add.w	r2, r4, #20
  406dd6:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  406dda:	f105 0314 	add.w	r3, r5, #20
  406dde:	4552      	cmp	r2, sl
  406de0:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  406de4:	d254      	bcs.n	406e90 <__multiply+0x104>
  406de6:	f8cd 9004 	str.w	r9, [sp, #4]
  406dea:	4699      	mov	r9, r3
  406dec:	f852 3b04 	ldr.w	r3, [r2], #4
  406df0:	fa1f fb83 	uxth.w	fp, r3
  406df4:	f1bb 0f00 	cmp.w	fp, #0
  406df8:	d020      	beq.n	406e3c <__multiply+0xb0>
  406dfa:	2000      	movs	r0, #0
  406dfc:	464f      	mov	r7, r9
  406dfe:	4666      	mov	r6, ip
  406e00:	4605      	mov	r5, r0
  406e02:	e000      	b.n	406e06 <__multiply+0x7a>
  406e04:	461e      	mov	r6, r3
  406e06:	f857 4b04 	ldr.w	r4, [r7], #4
  406e0a:	6830      	ldr	r0, [r6, #0]
  406e0c:	b2a1      	uxth	r1, r4
  406e0e:	b283      	uxth	r3, r0
  406e10:	fb0b 3101 	mla	r1, fp, r1, r3
  406e14:	0c24      	lsrs	r4, r4, #16
  406e16:	0c00      	lsrs	r0, r0, #16
  406e18:	194b      	adds	r3, r1, r5
  406e1a:	fb0b 0004 	mla	r0, fp, r4, r0
  406e1e:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  406e22:	b299      	uxth	r1, r3
  406e24:	4633      	mov	r3, r6
  406e26:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  406e2a:	45be      	cmp	lr, r7
  406e2c:	ea4f 4510 	mov.w	r5, r0, lsr #16
  406e30:	f843 1b04 	str.w	r1, [r3], #4
  406e34:	d8e6      	bhi.n	406e04 <__multiply+0x78>
  406e36:	6075      	str	r5, [r6, #4]
  406e38:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406e3c:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  406e40:	d020      	beq.n	406e84 <__multiply+0xf8>
  406e42:	f8dc 3000 	ldr.w	r3, [ip]
  406e46:	4667      	mov	r7, ip
  406e48:	4618      	mov	r0, r3
  406e4a:	464d      	mov	r5, r9
  406e4c:	2100      	movs	r1, #0
  406e4e:	e000      	b.n	406e52 <__multiply+0xc6>
  406e50:	4637      	mov	r7, r6
  406e52:	882c      	ldrh	r4, [r5, #0]
  406e54:	0c00      	lsrs	r0, r0, #16
  406e56:	fb0b 0004 	mla	r0, fp, r4, r0
  406e5a:	4401      	add	r1, r0
  406e5c:	b29c      	uxth	r4, r3
  406e5e:	463e      	mov	r6, r7
  406e60:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  406e64:	f846 3b04 	str.w	r3, [r6], #4
  406e68:	6878      	ldr	r0, [r7, #4]
  406e6a:	f855 4b04 	ldr.w	r4, [r5], #4
  406e6e:	b283      	uxth	r3, r0
  406e70:	0c24      	lsrs	r4, r4, #16
  406e72:	fb0b 3404 	mla	r4, fp, r4, r3
  406e76:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  406e7a:	45ae      	cmp	lr, r5
  406e7c:	ea4f 4113 	mov.w	r1, r3, lsr #16
  406e80:	d8e6      	bhi.n	406e50 <__multiply+0xc4>
  406e82:	607b      	str	r3, [r7, #4]
  406e84:	4592      	cmp	sl, r2
  406e86:	f10c 0c04 	add.w	ip, ip, #4
  406e8a:	d8af      	bhi.n	406dec <__multiply+0x60>
  406e8c:	f8dd 9004 	ldr.w	r9, [sp, #4]
  406e90:	f1b8 0f00 	cmp.w	r8, #0
  406e94:	dd0b      	ble.n	406eae <__multiply+0x122>
  406e96:	f859 3c04 	ldr.w	r3, [r9, #-4]
  406e9a:	f1a9 0904 	sub.w	r9, r9, #4
  406e9e:	b11b      	cbz	r3, 406ea8 <__multiply+0x11c>
  406ea0:	e005      	b.n	406eae <__multiply+0x122>
  406ea2:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  406ea6:	b913      	cbnz	r3, 406eae <__multiply+0x122>
  406ea8:	f1b8 0801 	subs.w	r8, r8, #1
  406eac:	d1f9      	bne.n	406ea2 <__multiply+0x116>
  406eae:	9800      	ldr	r0, [sp, #0]
  406eb0:	f8c0 8010 	str.w	r8, [r0, #16]
  406eb4:	b003      	add	sp, #12
  406eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406eba:	4615      	mov	r5, r2
  406ebc:	460c      	mov	r4, r1
  406ebe:	e772      	b.n	406da6 <__multiply+0x1a>

00406ec0 <__pow5mult>:
  406ec0:	f012 0303 	ands.w	r3, r2, #3
  406ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406ec8:	4614      	mov	r4, r2
  406eca:	4607      	mov	r7, r0
  406ecc:	460e      	mov	r6, r1
  406ece:	d12d      	bne.n	406f2c <__pow5mult+0x6c>
  406ed0:	10a4      	asrs	r4, r4, #2
  406ed2:	d01c      	beq.n	406f0e <__pow5mult+0x4e>
  406ed4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  406ed6:	b395      	cbz	r5, 406f3e <__pow5mult+0x7e>
  406ed8:	07e3      	lsls	r3, r4, #31
  406eda:	f04f 0800 	mov.w	r8, #0
  406ede:	d406      	bmi.n	406eee <__pow5mult+0x2e>
  406ee0:	1064      	asrs	r4, r4, #1
  406ee2:	d014      	beq.n	406f0e <__pow5mult+0x4e>
  406ee4:	6828      	ldr	r0, [r5, #0]
  406ee6:	b1a8      	cbz	r0, 406f14 <__pow5mult+0x54>
  406ee8:	4605      	mov	r5, r0
  406eea:	07e3      	lsls	r3, r4, #31
  406eec:	d5f8      	bpl.n	406ee0 <__pow5mult+0x20>
  406eee:	4638      	mov	r0, r7
  406ef0:	4631      	mov	r1, r6
  406ef2:	462a      	mov	r2, r5
  406ef4:	f7ff ff4a 	bl	406d8c <__multiply>
  406ef8:	b1b6      	cbz	r6, 406f28 <__pow5mult+0x68>
  406efa:	6872      	ldr	r2, [r6, #4]
  406efc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406efe:	1064      	asrs	r4, r4, #1
  406f00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406f04:	6031      	str	r1, [r6, #0]
  406f06:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406f0a:	4606      	mov	r6, r0
  406f0c:	d1ea      	bne.n	406ee4 <__pow5mult+0x24>
  406f0e:	4630      	mov	r0, r6
  406f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f14:	4629      	mov	r1, r5
  406f16:	462a      	mov	r2, r5
  406f18:	4638      	mov	r0, r7
  406f1a:	f7ff ff37 	bl	406d8c <__multiply>
  406f1e:	6028      	str	r0, [r5, #0]
  406f20:	f8c0 8000 	str.w	r8, [r0]
  406f24:	4605      	mov	r5, r0
  406f26:	e7e0      	b.n	406eea <__pow5mult+0x2a>
  406f28:	4606      	mov	r6, r0
  406f2a:	e7d9      	b.n	406ee0 <__pow5mult+0x20>
  406f2c:	1e5a      	subs	r2, r3, #1
  406f2e:	4d0b      	ldr	r5, [pc, #44]	; (406f5c <__pow5mult+0x9c>)
  406f30:	2300      	movs	r3, #0
  406f32:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406f36:	f7ff fe8f 	bl	406c58 <__multadd>
  406f3a:	4606      	mov	r6, r0
  406f3c:	e7c8      	b.n	406ed0 <__pow5mult+0x10>
  406f3e:	2101      	movs	r1, #1
  406f40:	4638      	mov	r0, r7
  406f42:	f7ff fe59 	bl	406bf8 <_Balloc>
  406f46:	f240 2171 	movw	r1, #625	; 0x271
  406f4a:	2201      	movs	r2, #1
  406f4c:	2300      	movs	r3, #0
  406f4e:	6141      	str	r1, [r0, #20]
  406f50:	6102      	str	r2, [r0, #16]
  406f52:	4605      	mov	r5, r0
  406f54:	64b8      	str	r0, [r7, #72]	; 0x48
  406f56:	6003      	str	r3, [r0, #0]
  406f58:	e7be      	b.n	406ed8 <__pow5mult+0x18>
  406f5a:	bf00      	nop
  406f5c:	00408ff0 	.word	0x00408ff0

00406f60 <__lshift>:
  406f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406f64:	690f      	ldr	r7, [r1, #16]
  406f66:	688b      	ldr	r3, [r1, #8]
  406f68:	ea4f 1962 	mov.w	r9, r2, asr #5
  406f6c:	444f      	add	r7, r9
  406f6e:	1c7d      	adds	r5, r7, #1
  406f70:	429d      	cmp	r5, r3
  406f72:	460e      	mov	r6, r1
  406f74:	4614      	mov	r4, r2
  406f76:	6849      	ldr	r1, [r1, #4]
  406f78:	4680      	mov	r8, r0
  406f7a:	dd04      	ble.n	406f86 <__lshift+0x26>
  406f7c:	005b      	lsls	r3, r3, #1
  406f7e:	429d      	cmp	r5, r3
  406f80:	f101 0101 	add.w	r1, r1, #1
  406f84:	dcfa      	bgt.n	406f7c <__lshift+0x1c>
  406f86:	4640      	mov	r0, r8
  406f88:	f7ff fe36 	bl	406bf8 <_Balloc>
  406f8c:	f1b9 0f00 	cmp.w	r9, #0
  406f90:	f100 0114 	add.w	r1, r0, #20
  406f94:	dd09      	ble.n	406faa <__lshift+0x4a>
  406f96:	2300      	movs	r3, #0
  406f98:	469e      	mov	lr, r3
  406f9a:	460a      	mov	r2, r1
  406f9c:	3301      	adds	r3, #1
  406f9e:	454b      	cmp	r3, r9
  406fa0:	f842 eb04 	str.w	lr, [r2], #4
  406fa4:	d1fa      	bne.n	406f9c <__lshift+0x3c>
  406fa6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  406faa:	6932      	ldr	r2, [r6, #16]
  406fac:	f106 0314 	add.w	r3, r6, #20
  406fb0:	f014 0c1f 	ands.w	ip, r4, #31
  406fb4:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  406fb8:	d01f      	beq.n	406ffa <__lshift+0x9a>
  406fba:	f1cc 0920 	rsb	r9, ip, #32
  406fbe:	2200      	movs	r2, #0
  406fc0:	681c      	ldr	r4, [r3, #0]
  406fc2:	fa04 f40c 	lsl.w	r4, r4, ip
  406fc6:	4314      	orrs	r4, r2
  406fc8:	468a      	mov	sl, r1
  406fca:	f841 4b04 	str.w	r4, [r1], #4
  406fce:	f853 4b04 	ldr.w	r4, [r3], #4
  406fd2:	459e      	cmp	lr, r3
  406fd4:	fa24 f209 	lsr.w	r2, r4, r9
  406fd8:	d8f2      	bhi.n	406fc0 <__lshift+0x60>
  406fda:	f8ca 2004 	str.w	r2, [sl, #4]
  406fde:	b102      	cbz	r2, 406fe2 <__lshift+0x82>
  406fe0:	1cbd      	adds	r5, r7, #2
  406fe2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  406fe6:	6872      	ldr	r2, [r6, #4]
  406fe8:	3d01      	subs	r5, #1
  406fea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406fee:	6105      	str	r5, [r0, #16]
  406ff0:	6031      	str	r1, [r6, #0]
  406ff2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ffa:	3904      	subs	r1, #4
  406ffc:	f853 2b04 	ldr.w	r2, [r3], #4
  407000:	f841 2f04 	str.w	r2, [r1, #4]!
  407004:	459e      	cmp	lr, r3
  407006:	d8f9      	bhi.n	406ffc <__lshift+0x9c>
  407008:	e7eb      	b.n	406fe2 <__lshift+0x82>
  40700a:	bf00      	nop

0040700c <__mcmp>:
  40700c:	6902      	ldr	r2, [r0, #16]
  40700e:	690b      	ldr	r3, [r1, #16]
  407010:	1ad2      	subs	r2, r2, r3
  407012:	d113      	bne.n	40703c <__mcmp+0x30>
  407014:	009b      	lsls	r3, r3, #2
  407016:	3014      	adds	r0, #20
  407018:	3114      	adds	r1, #20
  40701a:	4419      	add	r1, r3
  40701c:	b410      	push	{r4}
  40701e:	4403      	add	r3, r0
  407020:	e001      	b.n	407026 <__mcmp+0x1a>
  407022:	4298      	cmp	r0, r3
  407024:	d20c      	bcs.n	407040 <__mcmp+0x34>
  407026:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40702a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40702e:	4294      	cmp	r4, r2
  407030:	d0f7      	beq.n	407022 <__mcmp+0x16>
  407032:	d309      	bcc.n	407048 <__mcmp+0x3c>
  407034:	2001      	movs	r0, #1
  407036:	f85d 4b04 	ldr.w	r4, [sp], #4
  40703a:	4770      	bx	lr
  40703c:	4610      	mov	r0, r2
  40703e:	4770      	bx	lr
  407040:	2000      	movs	r0, #0
  407042:	f85d 4b04 	ldr.w	r4, [sp], #4
  407046:	4770      	bx	lr
  407048:	f04f 30ff 	mov.w	r0, #4294967295
  40704c:	f85d 4b04 	ldr.w	r4, [sp], #4
  407050:	4770      	bx	lr
  407052:	bf00      	nop

00407054 <__mdiff>:
  407054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407058:	460e      	mov	r6, r1
  40705a:	4605      	mov	r5, r0
  40705c:	4611      	mov	r1, r2
  40705e:	4630      	mov	r0, r6
  407060:	4614      	mov	r4, r2
  407062:	f7ff ffd3 	bl	40700c <__mcmp>
  407066:	1e07      	subs	r7, r0, #0
  407068:	d054      	beq.n	407114 <__mdiff+0xc0>
  40706a:	db4d      	blt.n	407108 <__mdiff+0xb4>
  40706c:	f04f 0800 	mov.w	r8, #0
  407070:	6871      	ldr	r1, [r6, #4]
  407072:	4628      	mov	r0, r5
  407074:	f7ff fdc0 	bl	406bf8 <_Balloc>
  407078:	6937      	ldr	r7, [r6, #16]
  40707a:	6923      	ldr	r3, [r4, #16]
  40707c:	f8c0 800c 	str.w	r8, [r0, #12]
  407080:	3614      	adds	r6, #20
  407082:	f104 0214 	add.w	r2, r4, #20
  407086:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  40708a:	f100 0514 	add.w	r5, r0, #20
  40708e:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  407092:	2300      	movs	r3, #0
  407094:	f856 8b04 	ldr.w	r8, [r6], #4
  407098:	f852 4b04 	ldr.w	r4, [r2], #4
  40709c:	fa13 f388 	uxtah	r3, r3, r8
  4070a0:	b2a1      	uxth	r1, r4
  4070a2:	0c24      	lsrs	r4, r4, #16
  4070a4:	1a59      	subs	r1, r3, r1
  4070a6:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  4070aa:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4070ae:	b289      	uxth	r1, r1
  4070b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4070b4:	4594      	cmp	ip, r2
  4070b6:	f845 1b04 	str.w	r1, [r5], #4
  4070ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4070be:	4634      	mov	r4, r6
  4070c0:	d8e8      	bhi.n	407094 <__mdiff+0x40>
  4070c2:	45b6      	cmp	lr, r6
  4070c4:	46ac      	mov	ip, r5
  4070c6:	d915      	bls.n	4070f4 <__mdiff+0xa0>
  4070c8:	f854 2b04 	ldr.w	r2, [r4], #4
  4070cc:	fa13 f182 	uxtah	r1, r3, r2
  4070d0:	0c13      	lsrs	r3, r2, #16
  4070d2:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4070d6:	b289      	uxth	r1, r1
  4070d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4070dc:	45a6      	cmp	lr, r4
  4070de:	f845 1b04 	str.w	r1, [r5], #4
  4070e2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4070e6:	d8ef      	bhi.n	4070c8 <__mdiff+0x74>
  4070e8:	43f6      	mvns	r6, r6
  4070ea:	4476      	add	r6, lr
  4070ec:	f026 0503 	bic.w	r5, r6, #3
  4070f0:	3504      	adds	r5, #4
  4070f2:	4465      	add	r5, ip
  4070f4:	3d04      	subs	r5, #4
  4070f6:	b921      	cbnz	r1, 407102 <__mdiff+0xae>
  4070f8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4070fc:	3f01      	subs	r7, #1
  4070fe:	2b00      	cmp	r3, #0
  407100:	d0fa      	beq.n	4070f8 <__mdiff+0xa4>
  407102:	6107      	str	r7, [r0, #16]
  407104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407108:	4633      	mov	r3, r6
  40710a:	f04f 0801 	mov.w	r8, #1
  40710e:	4626      	mov	r6, r4
  407110:	461c      	mov	r4, r3
  407112:	e7ad      	b.n	407070 <__mdiff+0x1c>
  407114:	4628      	mov	r0, r5
  407116:	4639      	mov	r1, r7
  407118:	f7ff fd6e 	bl	406bf8 <_Balloc>
  40711c:	2301      	movs	r3, #1
  40711e:	6147      	str	r7, [r0, #20]
  407120:	6103      	str	r3, [r0, #16]
  407122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407126:	bf00      	nop

00407128 <__d2b>:
  407128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40712c:	b082      	sub	sp, #8
  40712e:	2101      	movs	r1, #1
  407130:	461c      	mov	r4, r3
  407132:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407136:	4615      	mov	r5, r2
  407138:	9e08      	ldr	r6, [sp, #32]
  40713a:	f7ff fd5d 	bl	406bf8 <_Balloc>
  40713e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407142:	4680      	mov	r8, r0
  407144:	b10f      	cbz	r7, 40714a <__d2b+0x22>
  407146:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40714a:	9401      	str	r4, [sp, #4]
  40714c:	b31d      	cbz	r5, 407196 <__d2b+0x6e>
  40714e:	a802      	add	r0, sp, #8
  407150:	f840 5d08 	str.w	r5, [r0, #-8]!
  407154:	f7ff fde2 	bl	406d1c <__lo0bits>
  407158:	2800      	cmp	r0, #0
  40715a:	d134      	bne.n	4071c6 <__d2b+0x9e>
  40715c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407160:	f8c8 2014 	str.w	r2, [r8, #20]
  407164:	2b00      	cmp	r3, #0
  407166:	bf14      	ite	ne
  407168:	2402      	movne	r4, #2
  40716a:	2401      	moveq	r4, #1
  40716c:	f8c8 3018 	str.w	r3, [r8, #24]
  407170:	f8c8 4010 	str.w	r4, [r8, #16]
  407174:	b9df      	cbnz	r7, 4071ae <__d2b+0x86>
  407176:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40717a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40717e:	6030      	str	r0, [r6, #0]
  407180:	6918      	ldr	r0, [r3, #16]
  407182:	f7ff fdab 	bl	406cdc <__hi0bits>
  407186:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407188:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40718c:	6018      	str	r0, [r3, #0]
  40718e:	4640      	mov	r0, r8
  407190:	b002      	add	sp, #8
  407192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407196:	a801      	add	r0, sp, #4
  407198:	f7ff fdc0 	bl	406d1c <__lo0bits>
  40719c:	2401      	movs	r4, #1
  40719e:	9b01      	ldr	r3, [sp, #4]
  4071a0:	f8c8 3014 	str.w	r3, [r8, #20]
  4071a4:	3020      	adds	r0, #32
  4071a6:	f8c8 4010 	str.w	r4, [r8, #16]
  4071aa:	2f00      	cmp	r7, #0
  4071ac:	d0e3      	beq.n	407176 <__d2b+0x4e>
  4071ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4071b0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4071b4:	4407      	add	r7, r0
  4071b6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4071ba:	6037      	str	r7, [r6, #0]
  4071bc:	6018      	str	r0, [r3, #0]
  4071be:	4640      	mov	r0, r8
  4071c0:	b002      	add	sp, #8
  4071c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071c6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4071ca:	f1c0 0120 	rsb	r1, r0, #32
  4071ce:	fa03 f101 	lsl.w	r1, r3, r1
  4071d2:	430a      	orrs	r2, r1
  4071d4:	40c3      	lsrs	r3, r0
  4071d6:	9301      	str	r3, [sp, #4]
  4071d8:	f8c8 2014 	str.w	r2, [r8, #20]
  4071dc:	e7c2      	b.n	407164 <__d2b+0x3c>
  4071de:	bf00      	nop

004071e0 <_realloc_r>:
  4071e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4071e4:	4617      	mov	r7, r2
  4071e6:	b083      	sub	sp, #12
  4071e8:	460e      	mov	r6, r1
  4071ea:	2900      	cmp	r1, #0
  4071ec:	f000 80e7 	beq.w	4073be <_realloc_r+0x1de>
  4071f0:	4681      	mov	r9, r0
  4071f2:	f107 050b 	add.w	r5, r7, #11
  4071f6:	f7ff fcfb 	bl	406bf0 <__malloc_lock>
  4071fa:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4071fe:	2d16      	cmp	r5, #22
  407200:	f023 0403 	bic.w	r4, r3, #3
  407204:	f1a6 0808 	sub.w	r8, r6, #8
  407208:	d84c      	bhi.n	4072a4 <_realloc_r+0xc4>
  40720a:	2210      	movs	r2, #16
  40720c:	4615      	mov	r5, r2
  40720e:	42af      	cmp	r7, r5
  407210:	d84d      	bhi.n	4072ae <_realloc_r+0xce>
  407212:	4294      	cmp	r4, r2
  407214:	f280 8084 	bge.w	407320 <_realloc_r+0x140>
  407218:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4075c8 <_realloc_r+0x3e8>
  40721c:	f8db 0008 	ldr.w	r0, [fp, #8]
  407220:	eb08 0104 	add.w	r1, r8, r4
  407224:	4288      	cmp	r0, r1
  407226:	f000 80d6 	beq.w	4073d6 <_realloc_r+0x1f6>
  40722a:	6848      	ldr	r0, [r1, #4]
  40722c:	f020 0e01 	bic.w	lr, r0, #1
  407230:	448e      	add	lr, r1
  407232:	f8de e004 	ldr.w	lr, [lr, #4]
  407236:	f01e 0f01 	tst.w	lr, #1
  40723a:	d13f      	bne.n	4072bc <_realloc_r+0xdc>
  40723c:	f020 0003 	bic.w	r0, r0, #3
  407240:	4420      	add	r0, r4
  407242:	4290      	cmp	r0, r2
  407244:	f280 80c1 	bge.w	4073ca <_realloc_r+0x1ea>
  407248:	07db      	lsls	r3, r3, #31
  40724a:	f100 808f 	bmi.w	40736c <_realloc_r+0x18c>
  40724e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  407252:	ebc3 0a08 	rsb	sl, r3, r8
  407256:	f8da 3004 	ldr.w	r3, [sl, #4]
  40725a:	f023 0303 	bic.w	r3, r3, #3
  40725e:	eb00 0e03 	add.w	lr, r0, r3
  407262:	4596      	cmp	lr, r2
  407264:	db34      	blt.n	4072d0 <_realloc_r+0xf0>
  407266:	68cb      	ldr	r3, [r1, #12]
  407268:	688a      	ldr	r2, [r1, #8]
  40726a:	4657      	mov	r7, sl
  40726c:	60d3      	str	r3, [r2, #12]
  40726e:	609a      	str	r2, [r3, #8]
  407270:	f857 1f08 	ldr.w	r1, [r7, #8]!
  407274:	f8da 300c 	ldr.w	r3, [sl, #12]
  407278:	60cb      	str	r3, [r1, #12]
  40727a:	1f22      	subs	r2, r4, #4
  40727c:	2a24      	cmp	r2, #36	; 0x24
  40727e:	6099      	str	r1, [r3, #8]
  407280:	f200 8136 	bhi.w	4074f0 <_realloc_r+0x310>
  407284:	2a13      	cmp	r2, #19
  407286:	f240 80fd 	bls.w	407484 <_realloc_r+0x2a4>
  40728a:	6833      	ldr	r3, [r6, #0]
  40728c:	f8ca 3008 	str.w	r3, [sl, #8]
  407290:	6873      	ldr	r3, [r6, #4]
  407292:	f8ca 300c 	str.w	r3, [sl, #12]
  407296:	2a1b      	cmp	r2, #27
  407298:	f200 8140 	bhi.w	40751c <_realloc_r+0x33c>
  40729c:	3608      	adds	r6, #8
  40729e:	f10a 0310 	add.w	r3, sl, #16
  4072a2:	e0f0      	b.n	407486 <_realloc_r+0x2a6>
  4072a4:	f025 0507 	bic.w	r5, r5, #7
  4072a8:	2d00      	cmp	r5, #0
  4072aa:	462a      	mov	r2, r5
  4072ac:	daaf      	bge.n	40720e <_realloc_r+0x2e>
  4072ae:	230c      	movs	r3, #12
  4072b0:	2000      	movs	r0, #0
  4072b2:	f8c9 3000 	str.w	r3, [r9]
  4072b6:	b003      	add	sp, #12
  4072b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072bc:	07d9      	lsls	r1, r3, #31
  4072be:	d455      	bmi.n	40736c <_realloc_r+0x18c>
  4072c0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4072c4:	ebc3 0a08 	rsb	sl, r3, r8
  4072c8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4072cc:	f023 0303 	bic.w	r3, r3, #3
  4072d0:	4423      	add	r3, r4
  4072d2:	4293      	cmp	r3, r2
  4072d4:	db4a      	blt.n	40736c <_realloc_r+0x18c>
  4072d6:	4657      	mov	r7, sl
  4072d8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4072dc:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4072e0:	1f22      	subs	r2, r4, #4
  4072e2:	2a24      	cmp	r2, #36	; 0x24
  4072e4:	60c1      	str	r1, [r0, #12]
  4072e6:	6088      	str	r0, [r1, #8]
  4072e8:	f200 810e 	bhi.w	407508 <_realloc_r+0x328>
  4072ec:	2a13      	cmp	r2, #19
  4072ee:	f240 8109 	bls.w	407504 <_realloc_r+0x324>
  4072f2:	6831      	ldr	r1, [r6, #0]
  4072f4:	f8ca 1008 	str.w	r1, [sl, #8]
  4072f8:	6871      	ldr	r1, [r6, #4]
  4072fa:	f8ca 100c 	str.w	r1, [sl, #12]
  4072fe:	2a1b      	cmp	r2, #27
  407300:	f200 8121 	bhi.w	407546 <_realloc_r+0x366>
  407304:	3608      	adds	r6, #8
  407306:	f10a 0210 	add.w	r2, sl, #16
  40730a:	6831      	ldr	r1, [r6, #0]
  40730c:	6011      	str	r1, [r2, #0]
  40730e:	6871      	ldr	r1, [r6, #4]
  407310:	6051      	str	r1, [r2, #4]
  407312:	68b1      	ldr	r1, [r6, #8]
  407314:	6091      	str	r1, [r2, #8]
  407316:	461c      	mov	r4, r3
  407318:	f8da 3004 	ldr.w	r3, [sl, #4]
  40731c:	463e      	mov	r6, r7
  40731e:	46d0      	mov	r8, sl
  407320:	1b62      	subs	r2, r4, r5
  407322:	2a0f      	cmp	r2, #15
  407324:	f003 0301 	and.w	r3, r3, #1
  407328:	d80e      	bhi.n	407348 <_realloc_r+0x168>
  40732a:	4323      	orrs	r3, r4
  40732c:	4444      	add	r4, r8
  40732e:	f8c8 3004 	str.w	r3, [r8, #4]
  407332:	6863      	ldr	r3, [r4, #4]
  407334:	f043 0301 	orr.w	r3, r3, #1
  407338:	6063      	str	r3, [r4, #4]
  40733a:	4648      	mov	r0, r9
  40733c:	f7ff fc5a 	bl	406bf4 <__malloc_unlock>
  407340:	4630      	mov	r0, r6
  407342:	b003      	add	sp, #12
  407344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407348:	eb08 0105 	add.w	r1, r8, r5
  40734c:	431d      	orrs	r5, r3
  40734e:	f042 0301 	orr.w	r3, r2, #1
  407352:	440a      	add	r2, r1
  407354:	f8c8 5004 	str.w	r5, [r8, #4]
  407358:	604b      	str	r3, [r1, #4]
  40735a:	6853      	ldr	r3, [r2, #4]
  40735c:	f043 0301 	orr.w	r3, r3, #1
  407360:	3108      	adds	r1, #8
  407362:	6053      	str	r3, [r2, #4]
  407364:	4648      	mov	r0, r9
  407366:	f7fe ff8d 	bl	406284 <_free_r>
  40736a:	e7e6      	b.n	40733a <_realloc_r+0x15a>
  40736c:	4639      	mov	r1, r7
  40736e:	4648      	mov	r0, r9
  407370:	f7ff f864 	bl	40643c <_malloc_r>
  407374:	4607      	mov	r7, r0
  407376:	b1d8      	cbz	r0, 4073b0 <_realloc_r+0x1d0>
  407378:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40737c:	f023 0201 	bic.w	r2, r3, #1
  407380:	4442      	add	r2, r8
  407382:	f1a0 0108 	sub.w	r1, r0, #8
  407386:	4291      	cmp	r1, r2
  407388:	f000 80ac 	beq.w	4074e4 <_realloc_r+0x304>
  40738c:	1f22      	subs	r2, r4, #4
  40738e:	2a24      	cmp	r2, #36	; 0x24
  407390:	f200 8099 	bhi.w	4074c6 <_realloc_r+0x2e6>
  407394:	2a13      	cmp	r2, #19
  407396:	d86a      	bhi.n	40746e <_realloc_r+0x28e>
  407398:	4603      	mov	r3, r0
  40739a:	4632      	mov	r2, r6
  40739c:	6811      	ldr	r1, [r2, #0]
  40739e:	6019      	str	r1, [r3, #0]
  4073a0:	6851      	ldr	r1, [r2, #4]
  4073a2:	6059      	str	r1, [r3, #4]
  4073a4:	6892      	ldr	r2, [r2, #8]
  4073a6:	609a      	str	r2, [r3, #8]
  4073a8:	4631      	mov	r1, r6
  4073aa:	4648      	mov	r0, r9
  4073ac:	f7fe ff6a 	bl	406284 <_free_r>
  4073b0:	4648      	mov	r0, r9
  4073b2:	f7ff fc1f 	bl	406bf4 <__malloc_unlock>
  4073b6:	4638      	mov	r0, r7
  4073b8:	b003      	add	sp, #12
  4073ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073be:	4611      	mov	r1, r2
  4073c0:	b003      	add	sp, #12
  4073c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073c6:	f7ff b839 	b.w	40643c <_malloc_r>
  4073ca:	68ca      	ldr	r2, [r1, #12]
  4073cc:	6889      	ldr	r1, [r1, #8]
  4073ce:	4604      	mov	r4, r0
  4073d0:	60ca      	str	r2, [r1, #12]
  4073d2:	6091      	str	r1, [r2, #8]
  4073d4:	e7a4      	b.n	407320 <_realloc_r+0x140>
  4073d6:	6841      	ldr	r1, [r0, #4]
  4073d8:	f021 0103 	bic.w	r1, r1, #3
  4073dc:	4421      	add	r1, r4
  4073de:	f105 0010 	add.w	r0, r5, #16
  4073e2:	4281      	cmp	r1, r0
  4073e4:	da5b      	bge.n	40749e <_realloc_r+0x2be>
  4073e6:	07db      	lsls	r3, r3, #31
  4073e8:	d4c0      	bmi.n	40736c <_realloc_r+0x18c>
  4073ea:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4073ee:	ebc3 0a08 	rsb	sl, r3, r8
  4073f2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4073f6:	f023 0303 	bic.w	r3, r3, #3
  4073fa:	eb01 0c03 	add.w	ip, r1, r3
  4073fe:	4560      	cmp	r0, ip
  407400:	f73f af66 	bgt.w	4072d0 <_realloc_r+0xf0>
  407404:	4657      	mov	r7, sl
  407406:	f8da 300c 	ldr.w	r3, [sl, #12]
  40740a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40740e:	1f22      	subs	r2, r4, #4
  407410:	2a24      	cmp	r2, #36	; 0x24
  407412:	60cb      	str	r3, [r1, #12]
  407414:	6099      	str	r1, [r3, #8]
  407416:	f200 80b8 	bhi.w	40758a <_realloc_r+0x3aa>
  40741a:	2a13      	cmp	r2, #19
  40741c:	f240 80a9 	bls.w	407572 <_realloc_r+0x392>
  407420:	6833      	ldr	r3, [r6, #0]
  407422:	f8ca 3008 	str.w	r3, [sl, #8]
  407426:	6873      	ldr	r3, [r6, #4]
  407428:	f8ca 300c 	str.w	r3, [sl, #12]
  40742c:	2a1b      	cmp	r2, #27
  40742e:	f200 80b5 	bhi.w	40759c <_realloc_r+0x3bc>
  407432:	3608      	adds	r6, #8
  407434:	f10a 0310 	add.w	r3, sl, #16
  407438:	6832      	ldr	r2, [r6, #0]
  40743a:	601a      	str	r2, [r3, #0]
  40743c:	6872      	ldr	r2, [r6, #4]
  40743e:	605a      	str	r2, [r3, #4]
  407440:	68b2      	ldr	r2, [r6, #8]
  407442:	609a      	str	r2, [r3, #8]
  407444:	eb0a 0205 	add.w	r2, sl, r5
  407448:	ebc5 030c 	rsb	r3, r5, ip
  40744c:	f043 0301 	orr.w	r3, r3, #1
  407450:	f8cb 2008 	str.w	r2, [fp, #8]
  407454:	6053      	str	r3, [r2, #4]
  407456:	f8da 3004 	ldr.w	r3, [sl, #4]
  40745a:	f003 0301 	and.w	r3, r3, #1
  40745e:	431d      	orrs	r5, r3
  407460:	4648      	mov	r0, r9
  407462:	f8ca 5004 	str.w	r5, [sl, #4]
  407466:	f7ff fbc5 	bl	406bf4 <__malloc_unlock>
  40746a:	4638      	mov	r0, r7
  40746c:	e769      	b.n	407342 <_realloc_r+0x162>
  40746e:	6833      	ldr	r3, [r6, #0]
  407470:	6003      	str	r3, [r0, #0]
  407472:	6873      	ldr	r3, [r6, #4]
  407474:	6043      	str	r3, [r0, #4]
  407476:	2a1b      	cmp	r2, #27
  407478:	d829      	bhi.n	4074ce <_realloc_r+0x2ee>
  40747a:	f100 0308 	add.w	r3, r0, #8
  40747e:	f106 0208 	add.w	r2, r6, #8
  407482:	e78b      	b.n	40739c <_realloc_r+0x1bc>
  407484:	463b      	mov	r3, r7
  407486:	6832      	ldr	r2, [r6, #0]
  407488:	601a      	str	r2, [r3, #0]
  40748a:	6872      	ldr	r2, [r6, #4]
  40748c:	605a      	str	r2, [r3, #4]
  40748e:	68b2      	ldr	r2, [r6, #8]
  407490:	609a      	str	r2, [r3, #8]
  407492:	463e      	mov	r6, r7
  407494:	4674      	mov	r4, lr
  407496:	f8da 3004 	ldr.w	r3, [sl, #4]
  40749a:	46d0      	mov	r8, sl
  40749c:	e740      	b.n	407320 <_realloc_r+0x140>
  40749e:	eb08 0205 	add.w	r2, r8, r5
  4074a2:	1b4b      	subs	r3, r1, r5
  4074a4:	f043 0301 	orr.w	r3, r3, #1
  4074a8:	f8cb 2008 	str.w	r2, [fp, #8]
  4074ac:	6053      	str	r3, [r2, #4]
  4074ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4074b2:	f003 0301 	and.w	r3, r3, #1
  4074b6:	431d      	orrs	r5, r3
  4074b8:	4648      	mov	r0, r9
  4074ba:	f846 5c04 	str.w	r5, [r6, #-4]
  4074be:	f7ff fb99 	bl	406bf4 <__malloc_unlock>
  4074c2:	4630      	mov	r0, r6
  4074c4:	e73d      	b.n	407342 <_realloc_r+0x162>
  4074c6:	4631      	mov	r1, r6
  4074c8:	f7ff fb2e 	bl	406b28 <memmove>
  4074cc:	e76c      	b.n	4073a8 <_realloc_r+0x1c8>
  4074ce:	68b3      	ldr	r3, [r6, #8]
  4074d0:	6083      	str	r3, [r0, #8]
  4074d2:	68f3      	ldr	r3, [r6, #12]
  4074d4:	60c3      	str	r3, [r0, #12]
  4074d6:	2a24      	cmp	r2, #36	; 0x24
  4074d8:	d02c      	beq.n	407534 <_realloc_r+0x354>
  4074da:	f100 0310 	add.w	r3, r0, #16
  4074de:	f106 0210 	add.w	r2, r6, #16
  4074e2:	e75b      	b.n	40739c <_realloc_r+0x1bc>
  4074e4:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4074e8:	f022 0203 	bic.w	r2, r2, #3
  4074ec:	4414      	add	r4, r2
  4074ee:	e717      	b.n	407320 <_realloc_r+0x140>
  4074f0:	4631      	mov	r1, r6
  4074f2:	4638      	mov	r0, r7
  4074f4:	4674      	mov	r4, lr
  4074f6:	463e      	mov	r6, r7
  4074f8:	f7ff fb16 	bl	406b28 <memmove>
  4074fc:	46d0      	mov	r8, sl
  4074fe:	f8da 3004 	ldr.w	r3, [sl, #4]
  407502:	e70d      	b.n	407320 <_realloc_r+0x140>
  407504:	463a      	mov	r2, r7
  407506:	e700      	b.n	40730a <_realloc_r+0x12a>
  407508:	4631      	mov	r1, r6
  40750a:	4638      	mov	r0, r7
  40750c:	461c      	mov	r4, r3
  40750e:	463e      	mov	r6, r7
  407510:	f7ff fb0a 	bl	406b28 <memmove>
  407514:	46d0      	mov	r8, sl
  407516:	f8da 3004 	ldr.w	r3, [sl, #4]
  40751a:	e701      	b.n	407320 <_realloc_r+0x140>
  40751c:	68b3      	ldr	r3, [r6, #8]
  40751e:	f8ca 3010 	str.w	r3, [sl, #16]
  407522:	68f3      	ldr	r3, [r6, #12]
  407524:	f8ca 3014 	str.w	r3, [sl, #20]
  407528:	2a24      	cmp	r2, #36	; 0x24
  40752a:	d018      	beq.n	40755e <_realloc_r+0x37e>
  40752c:	3610      	adds	r6, #16
  40752e:	f10a 0318 	add.w	r3, sl, #24
  407532:	e7a8      	b.n	407486 <_realloc_r+0x2a6>
  407534:	6933      	ldr	r3, [r6, #16]
  407536:	6103      	str	r3, [r0, #16]
  407538:	6973      	ldr	r3, [r6, #20]
  40753a:	6143      	str	r3, [r0, #20]
  40753c:	f106 0218 	add.w	r2, r6, #24
  407540:	f100 0318 	add.w	r3, r0, #24
  407544:	e72a      	b.n	40739c <_realloc_r+0x1bc>
  407546:	68b1      	ldr	r1, [r6, #8]
  407548:	f8ca 1010 	str.w	r1, [sl, #16]
  40754c:	68f1      	ldr	r1, [r6, #12]
  40754e:	f8ca 1014 	str.w	r1, [sl, #20]
  407552:	2a24      	cmp	r2, #36	; 0x24
  407554:	d00f      	beq.n	407576 <_realloc_r+0x396>
  407556:	3610      	adds	r6, #16
  407558:	f10a 0218 	add.w	r2, sl, #24
  40755c:	e6d5      	b.n	40730a <_realloc_r+0x12a>
  40755e:	6933      	ldr	r3, [r6, #16]
  407560:	f8ca 3018 	str.w	r3, [sl, #24]
  407564:	6973      	ldr	r3, [r6, #20]
  407566:	f8ca 301c 	str.w	r3, [sl, #28]
  40756a:	3618      	adds	r6, #24
  40756c:	f10a 0320 	add.w	r3, sl, #32
  407570:	e789      	b.n	407486 <_realloc_r+0x2a6>
  407572:	463b      	mov	r3, r7
  407574:	e760      	b.n	407438 <_realloc_r+0x258>
  407576:	6932      	ldr	r2, [r6, #16]
  407578:	f8ca 2018 	str.w	r2, [sl, #24]
  40757c:	6972      	ldr	r2, [r6, #20]
  40757e:	f8ca 201c 	str.w	r2, [sl, #28]
  407582:	3618      	adds	r6, #24
  407584:	f10a 0220 	add.w	r2, sl, #32
  407588:	e6bf      	b.n	40730a <_realloc_r+0x12a>
  40758a:	4631      	mov	r1, r6
  40758c:	4638      	mov	r0, r7
  40758e:	f8cd c004 	str.w	ip, [sp, #4]
  407592:	f7ff fac9 	bl	406b28 <memmove>
  407596:	f8dd c004 	ldr.w	ip, [sp, #4]
  40759a:	e753      	b.n	407444 <_realloc_r+0x264>
  40759c:	68b3      	ldr	r3, [r6, #8]
  40759e:	f8ca 3010 	str.w	r3, [sl, #16]
  4075a2:	68f3      	ldr	r3, [r6, #12]
  4075a4:	f8ca 3014 	str.w	r3, [sl, #20]
  4075a8:	2a24      	cmp	r2, #36	; 0x24
  4075aa:	d003      	beq.n	4075b4 <_realloc_r+0x3d4>
  4075ac:	3610      	adds	r6, #16
  4075ae:	f10a 0318 	add.w	r3, sl, #24
  4075b2:	e741      	b.n	407438 <_realloc_r+0x258>
  4075b4:	6933      	ldr	r3, [r6, #16]
  4075b6:	f8ca 3018 	str.w	r3, [sl, #24]
  4075ba:	6973      	ldr	r3, [r6, #20]
  4075bc:	f8ca 301c 	str.w	r3, [sl, #28]
  4075c0:	3618      	adds	r6, #24
  4075c2:	f10a 0320 	add.w	r3, sl, #32
  4075c6:	e737      	b.n	407438 <_realloc_r+0x258>
  4075c8:	20000474 	.word	0x20000474

004075cc <__fpclassifyd>:
  4075cc:	b410      	push	{r4}
  4075ce:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  4075d2:	d008      	beq.n	4075e6 <__fpclassifyd+0x1a>
  4075d4:	4b11      	ldr	r3, [pc, #68]	; (40761c <__fpclassifyd+0x50>)
  4075d6:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  4075da:	429a      	cmp	r2, r3
  4075dc:	d808      	bhi.n	4075f0 <__fpclassifyd+0x24>
  4075de:	2004      	movs	r0, #4
  4075e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4075e4:	4770      	bx	lr
  4075e6:	b918      	cbnz	r0, 4075f0 <__fpclassifyd+0x24>
  4075e8:	2002      	movs	r0, #2
  4075ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4075ee:	4770      	bx	lr
  4075f0:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  4075f4:	4b09      	ldr	r3, [pc, #36]	; (40761c <__fpclassifyd+0x50>)
  4075f6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  4075fa:	4299      	cmp	r1, r3
  4075fc:	d9ef      	bls.n	4075de <__fpclassifyd+0x12>
  4075fe:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  407602:	d201      	bcs.n	407608 <__fpclassifyd+0x3c>
  407604:	2003      	movs	r0, #3
  407606:	e7eb      	b.n	4075e0 <__fpclassifyd+0x14>
  407608:	4b05      	ldr	r3, [pc, #20]	; (407620 <__fpclassifyd+0x54>)
  40760a:	429c      	cmp	r4, r3
  40760c:	d001      	beq.n	407612 <__fpclassifyd+0x46>
  40760e:	2000      	movs	r0, #0
  407610:	e7e6      	b.n	4075e0 <__fpclassifyd+0x14>
  407612:	fab0 f080 	clz	r0, r0
  407616:	0940      	lsrs	r0, r0, #5
  407618:	e7e2      	b.n	4075e0 <__fpclassifyd+0x14>
  40761a:	bf00      	nop
  40761c:	7fdfffff 	.word	0x7fdfffff
  407620:	7ff00000 	.word	0x7ff00000

00407624 <_sbrk_r>:
  407624:	b538      	push	{r3, r4, r5, lr}
  407626:	4c07      	ldr	r4, [pc, #28]	; (407644 <_sbrk_r+0x20>)
  407628:	2300      	movs	r3, #0
  40762a:	4605      	mov	r5, r0
  40762c:	4608      	mov	r0, r1
  40762e:	6023      	str	r3, [r4, #0]
  407630:	f7fa ffaa 	bl	402588 <_sbrk>
  407634:	1c43      	adds	r3, r0, #1
  407636:	d000      	beq.n	40763a <_sbrk_r+0x16>
  407638:	bd38      	pop	{r3, r4, r5, pc}
  40763a:	6823      	ldr	r3, [r4, #0]
  40763c:	2b00      	cmp	r3, #0
  40763e:	d0fb      	beq.n	407638 <_sbrk_r+0x14>
  407640:	602b      	str	r3, [r5, #0]
  407642:	bd38      	pop	{r3, r4, r5, pc}
  407644:	20000d54 	.word	0x20000d54

00407648 <__ssprint_r>:
  407648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40764c:	6893      	ldr	r3, [r2, #8]
  40764e:	f8d2 8000 	ldr.w	r8, [r2]
  407652:	b083      	sub	sp, #12
  407654:	4691      	mov	r9, r2
  407656:	2b00      	cmp	r3, #0
  407658:	d072      	beq.n	407740 <__ssprint_r+0xf8>
  40765a:	4607      	mov	r7, r0
  40765c:	f04f 0b00 	mov.w	fp, #0
  407660:	6808      	ldr	r0, [r1, #0]
  407662:	688b      	ldr	r3, [r1, #8]
  407664:	460d      	mov	r5, r1
  407666:	465c      	mov	r4, fp
  407668:	2c00      	cmp	r4, #0
  40766a:	d045      	beq.n	4076f8 <__ssprint_r+0xb0>
  40766c:	429c      	cmp	r4, r3
  40766e:	461e      	mov	r6, r3
  407670:	469a      	mov	sl, r3
  407672:	d348      	bcc.n	407706 <__ssprint_r+0xbe>
  407674:	89ab      	ldrh	r3, [r5, #12]
  407676:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40767a:	d02d      	beq.n	4076d8 <__ssprint_r+0x90>
  40767c:	696e      	ldr	r6, [r5, #20]
  40767e:	6929      	ldr	r1, [r5, #16]
  407680:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  407684:	ebc1 0a00 	rsb	sl, r1, r0
  407688:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  40768c:	1c60      	adds	r0, r4, #1
  40768e:	1076      	asrs	r6, r6, #1
  407690:	4450      	add	r0, sl
  407692:	4286      	cmp	r6, r0
  407694:	4632      	mov	r2, r6
  407696:	bf3c      	itt	cc
  407698:	4606      	movcc	r6, r0
  40769a:	4632      	movcc	r2, r6
  40769c:	055b      	lsls	r3, r3, #21
  40769e:	d535      	bpl.n	40770c <__ssprint_r+0xc4>
  4076a0:	4611      	mov	r1, r2
  4076a2:	4638      	mov	r0, r7
  4076a4:	f7fe feca 	bl	40643c <_malloc_r>
  4076a8:	2800      	cmp	r0, #0
  4076aa:	d039      	beq.n	407720 <__ssprint_r+0xd8>
  4076ac:	4652      	mov	r2, sl
  4076ae:	6929      	ldr	r1, [r5, #16]
  4076b0:	9001      	str	r0, [sp, #4]
  4076b2:	f7ff f99f 	bl	4069f4 <memcpy>
  4076b6:	89aa      	ldrh	r2, [r5, #12]
  4076b8:	9b01      	ldr	r3, [sp, #4]
  4076ba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4076be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4076c2:	81aa      	strh	r2, [r5, #12]
  4076c4:	ebca 0206 	rsb	r2, sl, r6
  4076c8:	eb03 000a 	add.w	r0, r3, sl
  4076cc:	616e      	str	r6, [r5, #20]
  4076ce:	612b      	str	r3, [r5, #16]
  4076d0:	6028      	str	r0, [r5, #0]
  4076d2:	60aa      	str	r2, [r5, #8]
  4076d4:	4626      	mov	r6, r4
  4076d6:	46a2      	mov	sl, r4
  4076d8:	4652      	mov	r2, sl
  4076da:	4659      	mov	r1, fp
  4076dc:	f7ff fa24 	bl	406b28 <memmove>
  4076e0:	f8d9 2008 	ldr.w	r2, [r9, #8]
  4076e4:	68ab      	ldr	r3, [r5, #8]
  4076e6:	6828      	ldr	r0, [r5, #0]
  4076e8:	1b9b      	subs	r3, r3, r6
  4076ea:	4450      	add	r0, sl
  4076ec:	1b14      	subs	r4, r2, r4
  4076ee:	60ab      	str	r3, [r5, #8]
  4076f0:	6028      	str	r0, [r5, #0]
  4076f2:	f8c9 4008 	str.w	r4, [r9, #8]
  4076f6:	b31c      	cbz	r4, 407740 <__ssprint_r+0xf8>
  4076f8:	f8d8 b000 	ldr.w	fp, [r8]
  4076fc:	f8d8 4004 	ldr.w	r4, [r8, #4]
  407700:	f108 0808 	add.w	r8, r8, #8
  407704:	e7b0      	b.n	407668 <__ssprint_r+0x20>
  407706:	4626      	mov	r6, r4
  407708:	46a2      	mov	sl, r4
  40770a:	e7e5      	b.n	4076d8 <__ssprint_r+0x90>
  40770c:	4638      	mov	r0, r7
  40770e:	f7ff fd67 	bl	4071e0 <_realloc_r>
  407712:	4603      	mov	r3, r0
  407714:	2800      	cmp	r0, #0
  407716:	d1d5      	bne.n	4076c4 <__ssprint_r+0x7c>
  407718:	4638      	mov	r0, r7
  40771a:	6929      	ldr	r1, [r5, #16]
  40771c:	f7fe fdb2 	bl	406284 <_free_r>
  407720:	230c      	movs	r3, #12
  407722:	603b      	str	r3, [r7, #0]
  407724:	89ab      	ldrh	r3, [r5, #12]
  407726:	2200      	movs	r2, #0
  407728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40772c:	f04f 30ff 	mov.w	r0, #4294967295
  407730:	81ab      	strh	r3, [r5, #12]
  407732:	f8c9 2008 	str.w	r2, [r9, #8]
  407736:	f8c9 2004 	str.w	r2, [r9, #4]
  40773a:	b003      	add	sp, #12
  40773c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407740:	2000      	movs	r0, #0
  407742:	f8c9 0004 	str.w	r0, [r9, #4]
  407746:	b003      	add	sp, #12
  407748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040774c <__register_exitproc>:
  40774c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407750:	4c25      	ldr	r4, [pc, #148]	; (4077e8 <__register_exitproc+0x9c>)
  407752:	6825      	ldr	r5, [r4, #0]
  407754:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407758:	4606      	mov	r6, r0
  40775a:	4688      	mov	r8, r1
  40775c:	4692      	mov	sl, r2
  40775e:	4699      	mov	r9, r3
  407760:	b3cc      	cbz	r4, 4077d6 <__register_exitproc+0x8a>
  407762:	6860      	ldr	r0, [r4, #4]
  407764:	281f      	cmp	r0, #31
  407766:	dc18      	bgt.n	40779a <__register_exitproc+0x4e>
  407768:	1c43      	adds	r3, r0, #1
  40776a:	b17e      	cbz	r6, 40778c <__register_exitproc+0x40>
  40776c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407770:	2101      	movs	r1, #1
  407772:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407776:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40777a:	fa01 f200 	lsl.w	r2, r1, r0
  40777e:	4317      	orrs	r7, r2
  407780:	2e02      	cmp	r6, #2
  407782:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407786:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40778a:	d01e      	beq.n	4077ca <__register_exitproc+0x7e>
  40778c:	3002      	adds	r0, #2
  40778e:	6063      	str	r3, [r4, #4]
  407790:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  407794:	2000      	movs	r0, #0
  407796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40779a:	4b14      	ldr	r3, [pc, #80]	; (4077ec <__register_exitproc+0xa0>)
  40779c:	b303      	cbz	r3, 4077e0 <__register_exitproc+0x94>
  40779e:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4077a2:	f3af 8000 	nop.w
  4077a6:	4604      	mov	r4, r0
  4077a8:	b1d0      	cbz	r0, 4077e0 <__register_exitproc+0x94>
  4077aa:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4077ae:	2700      	movs	r7, #0
  4077b0:	e880 0088 	stmia.w	r0, {r3, r7}
  4077b4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4077b8:	4638      	mov	r0, r7
  4077ba:	2301      	movs	r3, #1
  4077bc:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4077c0:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4077c4:	2e00      	cmp	r6, #0
  4077c6:	d0e1      	beq.n	40778c <__register_exitproc+0x40>
  4077c8:	e7d0      	b.n	40776c <__register_exitproc+0x20>
  4077ca:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4077ce:	430a      	orrs	r2, r1
  4077d0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4077d4:	e7da      	b.n	40778c <__register_exitproc+0x40>
  4077d6:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4077da:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4077de:	e7c0      	b.n	407762 <__register_exitproc+0x16>
  4077e0:	f04f 30ff 	mov.w	r0, #4294967295
  4077e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077e8:	00408ea0 	.word	0x00408ea0
  4077ec:	00000000 	.word	0x00000000

004077f0 <_calloc_r>:
  4077f0:	b510      	push	{r4, lr}
  4077f2:	fb02 f101 	mul.w	r1, r2, r1
  4077f6:	f7fe fe21 	bl	40643c <_malloc_r>
  4077fa:	4604      	mov	r4, r0
  4077fc:	b168      	cbz	r0, 40781a <_calloc_r+0x2a>
  4077fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407802:	f022 0203 	bic.w	r2, r2, #3
  407806:	3a04      	subs	r2, #4
  407808:	2a24      	cmp	r2, #36	; 0x24
  40780a:	d818      	bhi.n	40783e <_calloc_r+0x4e>
  40780c:	2a13      	cmp	r2, #19
  40780e:	d806      	bhi.n	40781e <_calloc_r+0x2e>
  407810:	4603      	mov	r3, r0
  407812:	2200      	movs	r2, #0
  407814:	601a      	str	r2, [r3, #0]
  407816:	605a      	str	r2, [r3, #4]
  407818:	609a      	str	r2, [r3, #8]
  40781a:	4620      	mov	r0, r4
  40781c:	bd10      	pop	{r4, pc}
  40781e:	2300      	movs	r3, #0
  407820:	2a1b      	cmp	r2, #27
  407822:	6003      	str	r3, [r0, #0]
  407824:	6043      	str	r3, [r0, #4]
  407826:	d90f      	bls.n	407848 <_calloc_r+0x58>
  407828:	2a24      	cmp	r2, #36	; 0x24
  40782a:	6083      	str	r3, [r0, #8]
  40782c:	60c3      	str	r3, [r0, #12]
  40782e:	bf05      	ittet	eq
  407830:	6103      	streq	r3, [r0, #16]
  407832:	6143      	streq	r3, [r0, #20]
  407834:	f100 0310 	addne.w	r3, r0, #16
  407838:	f100 0318 	addeq.w	r3, r0, #24
  40783c:	e7e9      	b.n	407812 <_calloc_r+0x22>
  40783e:	2100      	movs	r1, #0
  407840:	f7fc f9e0 	bl	403c04 <memset>
  407844:	4620      	mov	r0, r4
  407846:	bd10      	pop	{r4, pc}
  407848:	f100 0308 	add.w	r3, r0, #8
  40784c:	e7e1      	b.n	407812 <_calloc_r+0x22>
  40784e:	bf00      	nop

00407850 <__gedf2>:
  407850:	f04f 3cff 	mov.w	ip, #4294967295
  407854:	e006      	b.n	407864 <__cmpdf2+0x4>
  407856:	bf00      	nop

00407858 <__ledf2>:
  407858:	f04f 0c01 	mov.w	ip, #1
  40785c:	e002      	b.n	407864 <__cmpdf2+0x4>
  40785e:	bf00      	nop

00407860 <__cmpdf2>:
  407860:	f04f 0c01 	mov.w	ip, #1
  407864:	f84d cd04 	str.w	ip, [sp, #-4]!
  407868:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40786c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407870:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407874:	bf18      	it	ne
  407876:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40787a:	d01b      	beq.n	4078b4 <__cmpdf2+0x54>
  40787c:	b001      	add	sp, #4
  40787e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407882:	bf0c      	ite	eq
  407884:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407888:	ea91 0f03 	teqne	r1, r3
  40788c:	bf02      	ittt	eq
  40788e:	ea90 0f02 	teqeq	r0, r2
  407892:	2000      	moveq	r0, #0
  407894:	4770      	bxeq	lr
  407896:	f110 0f00 	cmn.w	r0, #0
  40789a:	ea91 0f03 	teq	r1, r3
  40789e:	bf58      	it	pl
  4078a0:	4299      	cmppl	r1, r3
  4078a2:	bf08      	it	eq
  4078a4:	4290      	cmpeq	r0, r2
  4078a6:	bf2c      	ite	cs
  4078a8:	17d8      	asrcs	r0, r3, #31
  4078aa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4078ae:	f040 0001 	orr.w	r0, r0, #1
  4078b2:	4770      	bx	lr
  4078b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4078b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078bc:	d102      	bne.n	4078c4 <__cmpdf2+0x64>
  4078be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4078c2:	d107      	bne.n	4078d4 <__cmpdf2+0x74>
  4078c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4078c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4078cc:	d1d6      	bne.n	40787c <__cmpdf2+0x1c>
  4078ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4078d2:	d0d3      	beq.n	40787c <__cmpdf2+0x1c>
  4078d4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4078d8:	4770      	bx	lr
  4078da:	bf00      	nop

004078dc <__aeabi_cdrcmple>:
  4078dc:	4684      	mov	ip, r0
  4078de:	4610      	mov	r0, r2
  4078e0:	4662      	mov	r2, ip
  4078e2:	468c      	mov	ip, r1
  4078e4:	4619      	mov	r1, r3
  4078e6:	4663      	mov	r3, ip
  4078e8:	e000      	b.n	4078ec <__aeabi_cdcmpeq>
  4078ea:	bf00      	nop

004078ec <__aeabi_cdcmpeq>:
  4078ec:	b501      	push	{r0, lr}
  4078ee:	f7ff ffb7 	bl	407860 <__cmpdf2>
  4078f2:	2800      	cmp	r0, #0
  4078f4:	bf48      	it	mi
  4078f6:	f110 0f00 	cmnmi.w	r0, #0
  4078fa:	bd01      	pop	{r0, pc}

004078fc <__aeabi_dcmpeq>:
  4078fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  407900:	f7ff fff4 	bl	4078ec <__aeabi_cdcmpeq>
  407904:	bf0c      	ite	eq
  407906:	2001      	moveq	r0, #1
  407908:	2000      	movne	r0, #0
  40790a:	f85d fb08 	ldr.w	pc, [sp], #8
  40790e:	bf00      	nop

00407910 <__aeabi_dcmplt>:
  407910:	f84d ed08 	str.w	lr, [sp, #-8]!
  407914:	f7ff ffea 	bl	4078ec <__aeabi_cdcmpeq>
  407918:	bf34      	ite	cc
  40791a:	2001      	movcc	r0, #1
  40791c:	2000      	movcs	r0, #0
  40791e:	f85d fb08 	ldr.w	pc, [sp], #8
  407922:	bf00      	nop

00407924 <__aeabi_dcmple>:
  407924:	f84d ed08 	str.w	lr, [sp, #-8]!
  407928:	f7ff ffe0 	bl	4078ec <__aeabi_cdcmpeq>
  40792c:	bf94      	ite	ls
  40792e:	2001      	movls	r0, #1
  407930:	2000      	movhi	r0, #0
  407932:	f85d fb08 	ldr.w	pc, [sp], #8
  407936:	bf00      	nop

00407938 <__aeabi_dcmpge>:
  407938:	f84d ed08 	str.w	lr, [sp, #-8]!
  40793c:	f7ff ffce 	bl	4078dc <__aeabi_cdrcmple>
  407940:	bf94      	ite	ls
  407942:	2001      	movls	r0, #1
  407944:	2000      	movhi	r0, #0
  407946:	f85d fb08 	ldr.w	pc, [sp], #8
  40794a:	bf00      	nop

0040794c <__aeabi_dcmpgt>:
  40794c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407950:	f7ff ffc4 	bl	4078dc <__aeabi_cdrcmple>
  407954:	bf34      	ite	cc
  407956:	2001      	movcc	r0, #1
  407958:	2000      	movcs	r0, #0
  40795a:	f85d fb08 	ldr.w	pc, [sp], #8
  40795e:	bf00      	nop

00407960 <__aeabi_uldivmod>:
  407960:	b953      	cbnz	r3, 407978 <__aeabi_uldivmod+0x18>
  407962:	b94a      	cbnz	r2, 407978 <__aeabi_uldivmod+0x18>
  407964:	2900      	cmp	r1, #0
  407966:	bf08      	it	eq
  407968:	2800      	cmpeq	r0, #0
  40796a:	bf1c      	itt	ne
  40796c:	f04f 31ff 	movne.w	r1, #4294967295
  407970:	f04f 30ff 	movne.w	r0, #4294967295
  407974:	f000 b83c 	b.w	4079f0 <__aeabi_idiv0>
  407978:	b082      	sub	sp, #8
  40797a:	46ec      	mov	ip, sp
  40797c:	e92d 5000 	stmdb	sp!, {ip, lr}
  407980:	f000 f81e 	bl	4079c0 <__gnu_uldivmod_helper>
  407984:	f8dd e004 	ldr.w	lr, [sp, #4]
  407988:	b002      	add	sp, #8
  40798a:	bc0c      	pop	{r2, r3}
  40798c:	4770      	bx	lr
  40798e:	bf00      	nop

00407990 <__gnu_ldivmod_helper>:
  407990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407994:	9c06      	ldr	r4, [sp, #24]
  407996:	4615      	mov	r5, r2
  407998:	4606      	mov	r6, r0
  40799a:	460f      	mov	r7, r1
  40799c:	4698      	mov	r8, r3
  40799e:	f000 f829 	bl	4079f4 <__divdi3>
  4079a2:	fb05 f301 	mul.w	r3, r5, r1
  4079a6:	fb00 3808 	mla	r8, r0, r8, r3
  4079aa:	fba5 2300 	umull	r2, r3, r5, r0
  4079ae:	1ab2      	subs	r2, r6, r2
  4079b0:	4443      	add	r3, r8
  4079b2:	eb67 0303 	sbc.w	r3, r7, r3
  4079b6:	e9c4 2300 	strd	r2, r3, [r4]
  4079ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079be:	bf00      	nop

004079c0 <__gnu_uldivmod_helper>:
  4079c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079c4:	9c06      	ldr	r4, [sp, #24]
  4079c6:	4690      	mov	r8, r2
  4079c8:	4606      	mov	r6, r0
  4079ca:	460f      	mov	r7, r1
  4079cc:	461d      	mov	r5, r3
  4079ce:	f000 f95f 	bl	407c90 <__udivdi3>
  4079d2:	fb00 f505 	mul.w	r5, r0, r5
  4079d6:	fba0 2308 	umull	r2, r3, r0, r8
  4079da:	fb08 5501 	mla	r5, r8, r1, r5
  4079de:	1ab2      	subs	r2, r6, r2
  4079e0:	442b      	add	r3, r5
  4079e2:	eb67 0303 	sbc.w	r3, r7, r3
  4079e6:	e9c4 2300 	strd	r2, r3, [r4]
  4079ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079ee:	bf00      	nop

004079f0 <__aeabi_idiv0>:
  4079f0:	4770      	bx	lr
  4079f2:	bf00      	nop

004079f4 <__divdi3>:
  4079f4:	2900      	cmp	r1, #0
  4079f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4079fa:	f2c0 80a6 	blt.w	407b4a <__divdi3+0x156>
  4079fe:	2600      	movs	r6, #0
  407a00:	2b00      	cmp	r3, #0
  407a02:	f2c0 809c 	blt.w	407b3e <__divdi3+0x14a>
  407a06:	4688      	mov	r8, r1
  407a08:	4694      	mov	ip, r2
  407a0a:	469e      	mov	lr, r3
  407a0c:	4615      	mov	r5, r2
  407a0e:	4604      	mov	r4, r0
  407a10:	460f      	mov	r7, r1
  407a12:	2b00      	cmp	r3, #0
  407a14:	d13d      	bne.n	407a92 <__divdi3+0x9e>
  407a16:	428a      	cmp	r2, r1
  407a18:	d959      	bls.n	407ace <__divdi3+0xda>
  407a1a:	fab2 f382 	clz	r3, r2
  407a1e:	b13b      	cbz	r3, 407a30 <__divdi3+0x3c>
  407a20:	f1c3 0220 	rsb	r2, r3, #32
  407a24:	409f      	lsls	r7, r3
  407a26:	fa20 f202 	lsr.w	r2, r0, r2
  407a2a:	409d      	lsls	r5, r3
  407a2c:	4317      	orrs	r7, r2
  407a2e:	409c      	lsls	r4, r3
  407a30:	0c29      	lsrs	r1, r5, #16
  407a32:	0c22      	lsrs	r2, r4, #16
  407a34:	fbb7 fef1 	udiv	lr, r7, r1
  407a38:	b2a8      	uxth	r0, r5
  407a3a:	fb01 771e 	mls	r7, r1, lr, r7
  407a3e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  407a42:	fb00 f30e 	mul.w	r3, r0, lr
  407a46:	42bb      	cmp	r3, r7
  407a48:	d90a      	bls.n	407a60 <__divdi3+0x6c>
  407a4a:	197f      	adds	r7, r7, r5
  407a4c:	f10e 32ff 	add.w	r2, lr, #4294967295
  407a50:	f080 8105 	bcs.w	407c5e <__divdi3+0x26a>
  407a54:	42bb      	cmp	r3, r7
  407a56:	f240 8102 	bls.w	407c5e <__divdi3+0x26a>
  407a5a:	f1ae 0e02 	sub.w	lr, lr, #2
  407a5e:	442f      	add	r7, r5
  407a60:	1aff      	subs	r7, r7, r3
  407a62:	b2a4      	uxth	r4, r4
  407a64:	fbb7 f3f1 	udiv	r3, r7, r1
  407a68:	fb01 7713 	mls	r7, r1, r3, r7
  407a6c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407a70:	fb00 f003 	mul.w	r0, r0, r3
  407a74:	42b8      	cmp	r0, r7
  407a76:	d908      	bls.n	407a8a <__divdi3+0x96>
  407a78:	197f      	adds	r7, r7, r5
  407a7a:	f103 32ff 	add.w	r2, r3, #4294967295
  407a7e:	f080 80f0 	bcs.w	407c62 <__divdi3+0x26e>
  407a82:	42b8      	cmp	r0, r7
  407a84:	f240 80ed 	bls.w	407c62 <__divdi3+0x26e>
  407a88:	3b02      	subs	r3, #2
  407a8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  407a8e:	2200      	movs	r2, #0
  407a90:	e003      	b.n	407a9a <__divdi3+0xa6>
  407a92:	428b      	cmp	r3, r1
  407a94:	d90f      	bls.n	407ab6 <__divdi3+0xc2>
  407a96:	2200      	movs	r2, #0
  407a98:	4613      	mov	r3, r2
  407a9a:	1c34      	adds	r4, r6, #0
  407a9c:	bf18      	it	ne
  407a9e:	2401      	movne	r4, #1
  407aa0:	4260      	negs	r0, r4
  407aa2:	f04f 0500 	mov.w	r5, #0
  407aa6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  407aaa:	4058      	eors	r0, r3
  407aac:	4051      	eors	r1, r2
  407aae:	1900      	adds	r0, r0, r4
  407ab0:	4169      	adcs	r1, r5
  407ab2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407ab6:	fab3 f283 	clz	r2, r3
  407aba:	2a00      	cmp	r2, #0
  407abc:	f040 8086 	bne.w	407bcc <__divdi3+0x1d8>
  407ac0:	428b      	cmp	r3, r1
  407ac2:	d302      	bcc.n	407aca <__divdi3+0xd6>
  407ac4:	4584      	cmp	ip, r0
  407ac6:	f200 80db 	bhi.w	407c80 <__divdi3+0x28c>
  407aca:	2301      	movs	r3, #1
  407acc:	e7e5      	b.n	407a9a <__divdi3+0xa6>
  407ace:	b912      	cbnz	r2, 407ad6 <__divdi3+0xe2>
  407ad0:	2301      	movs	r3, #1
  407ad2:	fbb3 f5f2 	udiv	r5, r3, r2
  407ad6:	fab5 f085 	clz	r0, r5
  407ada:	2800      	cmp	r0, #0
  407adc:	d13b      	bne.n	407b56 <__divdi3+0x162>
  407ade:	1b78      	subs	r0, r7, r5
  407ae0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407ae4:	fa1f fc85 	uxth.w	ip, r5
  407ae8:	2201      	movs	r2, #1
  407aea:	fbb0 f8fe 	udiv	r8, r0, lr
  407aee:	0c21      	lsrs	r1, r4, #16
  407af0:	fb0e 0718 	mls	r7, lr, r8, r0
  407af4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407af8:	fb0c f308 	mul.w	r3, ip, r8
  407afc:	42bb      	cmp	r3, r7
  407afe:	d907      	bls.n	407b10 <__divdi3+0x11c>
  407b00:	197f      	adds	r7, r7, r5
  407b02:	f108 31ff 	add.w	r1, r8, #4294967295
  407b06:	d202      	bcs.n	407b0e <__divdi3+0x11a>
  407b08:	42bb      	cmp	r3, r7
  407b0a:	f200 80bd 	bhi.w	407c88 <__divdi3+0x294>
  407b0e:	4688      	mov	r8, r1
  407b10:	1aff      	subs	r7, r7, r3
  407b12:	b2a4      	uxth	r4, r4
  407b14:	fbb7 f3fe 	udiv	r3, r7, lr
  407b18:	fb0e 7713 	mls	r7, lr, r3, r7
  407b1c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407b20:	fb0c fc03 	mul.w	ip, ip, r3
  407b24:	45bc      	cmp	ip, r7
  407b26:	d907      	bls.n	407b38 <__divdi3+0x144>
  407b28:	197f      	adds	r7, r7, r5
  407b2a:	f103 31ff 	add.w	r1, r3, #4294967295
  407b2e:	d202      	bcs.n	407b36 <__divdi3+0x142>
  407b30:	45bc      	cmp	ip, r7
  407b32:	f200 80a7 	bhi.w	407c84 <__divdi3+0x290>
  407b36:	460b      	mov	r3, r1
  407b38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407b3c:	e7ad      	b.n	407a9a <__divdi3+0xa6>
  407b3e:	4252      	negs	r2, r2
  407b40:	ea6f 0606 	mvn.w	r6, r6
  407b44:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407b48:	e75d      	b.n	407a06 <__divdi3+0x12>
  407b4a:	4240      	negs	r0, r0
  407b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407b50:	f04f 36ff 	mov.w	r6, #4294967295
  407b54:	e754      	b.n	407a00 <__divdi3+0xc>
  407b56:	f1c0 0220 	rsb	r2, r0, #32
  407b5a:	fa24 f102 	lsr.w	r1, r4, r2
  407b5e:	fa07 f300 	lsl.w	r3, r7, r0
  407b62:	4085      	lsls	r5, r0
  407b64:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407b68:	40d7      	lsrs	r7, r2
  407b6a:	4319      	orrs	r1, r3
  407b6c:	fbb7 f2fe 	udiv	r2, r7, lr
  407b70:	0c0b      	lsrs	r3, r1, #16
  407b72:	fb0e 7712 	mls	r7, lr, r2, r7
  407b76:	fa1f fc85 	uxth.w	ip, r5
  407b7a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  407b7e:	fb0c f702 	mul.w	r7, ip, r2
  407b82:	429f      	cmp	r7, r3
  407b84:	fa04 f400 	lsl.w	r4, r4, r0
  407b88:	d907      	bls.n	407b9a <__divdi3+0x1a6>
  407b8a:	195b      	adds	r3, r3, r5
  407b8c:	f102 30ff 	add.w	r0, r2, #4294967295
  407b90:	d274      	bcs.n	407c7c <__divdi3+0x288>
  407b92:	429f      	cmp	r7, r3
  407b94:	d972      	bls.n	407c7c <__divdi3+0x288>
  407b96:	3a02      	subs	r2, #2
  407b98:	442b      	add	r3, r5
  407b9a:	1bdf      	subs	r7, r3, r7
  407b9c:	b289      	uxth	r1, r1
  407b9e:	fbb7 f8fe 	udiv	r8, r7, lr
  407ba2:	fb0e 7318 	mls	r3, lr, r8, r7
  407ba6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  407baa:	fb0c f708 	mul.w	r7, ip, r8
  407bae:	429f      	cmp	r7, r3
  407bb0:	d908      	bls.n	407bc4 <__divdi3+0x1d0>
  407bb2:	195b      	adds	r3, r3, r5
  407bb4:	f108 31ff 	add.w	r1, r8, #4294967295
  407bb8:	d25c      	bcs.n	407c74 <__divdi3+0x280>
  407bba:	429f      	cmp	r7, r3
  407bbc:	d95a      	bls.n	407c74 <__divdi3+0x280>
  407bbe:	f1a8 0802 	sub.w	r8, r8, #2
  407bc2:	442b      	add	r3, r5
  407bc4:	1bd8      	subs	r0, r3, r7
  407bc6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  407bca:	e78e      	b.n	407aea <__divdi3+0xf6>
  407bcc:	f1c2 0320 	rsb	r3, r2, #32
  407bd0:	fa2c f103 	lsr.w	r1, ip, r3
  407bd4:	fa0e fe02 	lsl.w	lr, lr, r2
  407bd8:	fa20 f703 	lsr.w	r7, r0, r3
  407bdc:	ea41 0e0e 	orr.w	lr, r1, lr
  407be0:	fa08 f002 	lsl.w	r0, r8, r2
  407be4:	fa28 f103 	lsr.w	r1, r8, r3
  407be8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  407bec:	4338      	orrs	r0, r7
  407bee:	fbb1 f8f5 	udiv	r8, r1, r5
  407bf2:	0c03      	lsrs	r3, r0, #16
  407bf4:	fb05 1118 	mls	r1, r5, r8, r1
  407bf8:	fa1f f78e 	uxth.w	r7, lr
  407bfc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407c00:	fb07 f308 	mul.w	r3, r7, r8
  407c04:	428b      	cmp	r3, r1
  407c06:	fa0c fc02 	lsl.w	ip, ip, r2
  407c0a:	d909      	bls.n	407c20 <__divdi3+0x22c>
  407c0c:	eb11 010e 	adds.w	r1, r1, lr
  407c10:	f108 39ff 	add.w	r9, r8, #4294967295
  407c14:	d230      	bcs.n	407c78 <__divdi3+0x284>
  407c16:	428b      	cmp	r3, r1
  407c18:	d92e      	bls.n	407c78 <__divdi3+0x284>
  407c1a:	f1a8 0802 	sub.w	r8, r8, #2
  407c1e:	4471      	add	r1, lr
  407c20:	1ac9      	subs	r1, r1, r3
  407c22:	b280      	uxth	r0, r0
  407c24:	fbb1 f3f5 	udiv	r3, r1, r5
  407c28:	fb05 1113 	mls	r1, r5, r3, r1
  407c2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407c30:	fb07 f703 	mul.w	r7, r7, r3
  407c34:	428f      	cmp	r7, r1
  407c36:	d908      	bls.n	407c4a <__divdi3+0x256>
  407c38:	eb11 010e 	adds.w	r1, r1, lr
  407c3c:	f103 30ff 	add.w	r0, r3, #4294967295
  407c40:	d216      	bcs.n	407c70 <__divdi3+0x27c>
  407c42:	428f      	cmp	r7, r1
  407c44:	d914      	bls.n	407c70 <__divdi3+0x27c>
  407c46:	3b02      	subs	r3, #2
  407c48:	4471      	add	r1, lr
  407c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407c4e:	1bc9      	subs	r1, r1, r7
  407c50:	fba3 890c 	umull	r8, r9, r3, ip
  407c54:	4549      	cmp	r1, r9
  407c56:	d309      	bcc.n	407c6c <__divdi3+0x278>
  407c58:	d005      	beq.n	407c66 <__divdi3+0x272>
  407c5a:	2200      	movs	r2, #0
  407c5c:	e71d      	b.n	407a9a <__divdi3+0xa6>
  407c5e:	4696      	mov	lr, r2
  407c60:	e6fe      	b.n	407a60 <__divdi3+0x6c>
  407c62:	4613      	mov	r3, r2
  407c64:	e711      	b.n	407a8a <__divdi3+0x96>
  407c66:	4094      	lsls	r4, r2
  407c68:	4544      	cmp	r4, r8
  407c6a:	d2f6      	bcs.n	407c5a <__divdi3+0x266>
  407c6c:	3b01      	subs	r3, #1
  407c6e:	e7f4      	b.n	407c5a <__divdi3+0x266>
  407c70:	4603      	mov	r3, r0
  407c72:	e7ea      	b.n	407c4a <__divdi3+0x256>
  407c74:	4688      	mov	r8, r1
  407c76:	e7a5      	b.n	407bc4 <__divdi3+0x1d0>
  407c78:	46c8      	mov	r8, r9
  407c7a:	e7d1      	b.n	407c20 <__divdi3+0x22c>
  407c7c:	4602      	mov	r2, r0
  407c7e:	e78c      	b.n	407b9a <__divdi3+0x1a6>
  407c80:	4613      	mov	r3, r2
  407c82:	e70a      	b.n	407a9a <__divdi3+0xa6>
  407c84:	3b02      	subs	r3, #2
  407c86:	e757      	b.n	407b38 <__divdi3+0x144>
  407c88:	f1a8 0802 	sub.w	r8, r8, #2
  407c8c:	442f      	add	r7, r5
  407c8e:	e73f      	b.n	407b10 <__divdi3+0x11c>

00407c90 <__udivdi3>:
  407c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c94:	2b00      	cmp	r3, #0
  407c96:	d144      	bne.n	407d22 <__udivdi3+0x92>
  407c98:	428a      	cmp	r2, r1
  407c9a:	4615      	mov	r5, r2
  407c9c:	4604      	mov	r4, r0
  407c9e:	d94f      	bls.n	407d40 <__udivdi3+0xb0>
  407ca0:	fab2 f782 	clz	r7, r2
  407ca4:	460e      	mov	r6, r1
  407ca6:	b14f      	cbz	r7, 407cbc <__udivdi3+0x2c>
  407ca8:	f1c7 0320 	rsb	r3, r7, #32
  407cac:	40b9      	lsls	r1, r7
  407cae:	fa20 f603 	lsr.w	r6, r0, r3
  407cb2:	fa02 f507 	lsl.w	r5, r2, r7
  407cb6:	430e      	orrs	r6, r1
  407cb8:	fa00 f407 	lsl.w	r4, r0, r7
  407cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407cc0:	0c23      	lsrs	r3, r4, #16
  407cc2:	fbb6 f0fe 	udiv	r0, r6, lr
  407cc6:	b2af      	uxth	r7, r5
  407cc8:	fb0e 6110 	mls	r1, lr, r0, r6
  407ccc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407cd0:	fb07 f100 	mul.w	r1, r7, r0
  407cd4:	4299      	cmp	r1, r3
  407cd6:	d909      	bls.n	407cec <__udivdi3+0x5c>
  407cd8:	195b      	adds	r3, r3, r5
  407cda:	f100 32ff 	add.w	r2, r0, #4294967295
  407cde:	f080 80ec 	bcs.w	407eba <__udivdi3+0x22a>
  407ce2:	4299      	cmp	r1, r3
  407ce4:	f240 80e9 	bls.w	407eba <__udivdi3+0x22a>
  407ce8:	3802      	subs	r0, #2
  407cea:	442b      	add	r3, r5
  407cec:	1a5a      	subs	r2, r3, r1
  407cee:	b2a4      	uxth	r4, r4
  407cf0:	fbb2 f3fe 	udiv	r3, r2, lr
  407cf4:	fb0e 2213 	mls	r2, lr, r3, r2
  407cf8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  407cfc:	fb07 f703 	mul.w	r7, r7, r3
  407d00:	4297      	cmp	r7, r2
  407d02:	d908      	bls.n	407d16 <__udivdi3+0x86>
  407d04:	1952      	adds	r2, r2, r5
  407d06:	f103 31ff 	add.w	r1, r3, #4294967295
  407d0a:	f080 80d8 	bcs.w	407ebe <__udivdi3+0x22e>
  407d0e:	4297      	cmp	r7, r2
  407d10:	f240 80d5 	bls.w	407ebe <__udivdi3+0x22e>
  407d14:	3b02      	subs	r3, #2
  407d16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407d1a:	2600      	movs	r6, #0
  407d1c:	4631      	mov	r1, r6
  407d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d22:	428b      	cmp	r3, r1
  407d24:	d847      	bhi.n	407db6 <__udivdi3+0x126>
  407d26:	fab3 f683 	clz	r6, r3
  407d2a:	2e00      	cmp	r6, #0
  407d2c:	d148      	bne.n	407dc0 <__udivdi3+0x130>
  407d2e:	428b      	cmp	r3, r1
  407d30:	d302      	bcc.n	407d38 <__udivdi3+0xa8>
  407d32:	4282      	cmp	r2, r0
  407d34:	f200 80cd 	bhi.w	407ed2 <__udivdi3+0x242>
  407d38:	2001      	movs	r0, #1
  407d3a:	4631      	mov	r1, r6
  407d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d40:	b912      	cbnz	r2, 407d48 <__udivdi3+0xb8>
  407d42:	2501      	movs	r5, #1
  407d44:	fbb5 f5f2 	udiv	r5, r5, r2
  407d48:	fab5 f885 	clz	r8, r5
  407d4c:	f1b8 0f00 	cmp.w	r8, #0
  407d50:	d177      	bne.n	407e42 <__udivdi3+0x1b2>
  407d52:	1b4a      	subs	r2, r1, r5
  407d54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407d58:	b2af      	uxth	r7, r5
  407d5a:	2601      	movs	r6, #1
  407d5c:	fbb2 f0fe 	udiv	r0, r2, lr
  407d60:	0c23      	lsrs	r3, r4, #16
  407d62:	fb0e 2110 	mls	r1, lr, r0, r2
  407d66:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407d6a:	fb07 f300 	mul.w	r3, r7, r0
  407d6e:	428b      	cmp	r3, r1
  407d70:	d907      	bls.n	407d82 <__udivdi3+0xf2>
  407d72:	1949      	adds	r1, r1, r5
  407d74:	f100 32ff 	add.w	r2, r0, #4294967295
  407d78:	d202      	bcs.n	407d80 <__udivdi3+0xf0>
  407d7a:	428b      	cmp	r3, r1
  407d7c:	f200 80ba 	bhi.w	407ef4 <__udivdi3+0x264>
  407d80:	4610      	mov	r0, r2
  407d82:	1ac9      	subs	r1, r1, r3
  407d84:	b2a4      	uxth	r4, r4
  407d86:	fbb1 f3fe 	udiv	r3, r1, lr
  407d8a:	fb0e 1113 	mls	r1, lr, r3, r1
  407d8e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  407d92:	fb07 f703 	mul.w	r7, r7, r3
  407d96:	42a7      	cmp	r7, r4
  407d98:	d908      	bls.n	407dac <__udivdi3+0x11c>
  407d9a:	1964      	adds	r4, r4, r5
  407d9c:	f103 32ff 	add.w	r2, r3, #4294967295
  407da0:	f080 808f 	bcs.w	407ec2 <__udivdi3+0x232>
  407da4:	42a7      	cmp	r7, r4
  407da6:	f240 808c 	bls.w	407ec2 <__udivdi3+0x232>
  407daa:	3b02      	subs	r3, #2
  407dac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  407db0:	4631      	mov	r1, r6
  407db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407db6:	2600      	movs	r6, #0
  407db8:	4630      	mov	r0, r6
  407dba:	4631      	mov	r1, r6
  407dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407dc0:	f1c6 0420 	rsb	r4, r6, #32
  407dc4:	fa22 f504 	lsr.w	r5, r2, r4
  407dc8:	40b3      	lsls	r3, r6
  407dca:	432b      	orrs	r3, r5
  407dcc:	fa20 fc04 	lsr.w	ip, r0, r4
  407dd0:	fa01 f706 	lsl.w	r7, r1, r6
  407dd4:	fa21 f504 	lsr.w	r5, r1, r4
  407dd8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  407ddc:	ea4c 0707 	orr.w	r7, ip, r7
  407de0:	fbb5 f8fe 	udiv	r8, r5, lr
  407de4:	0c39      	lsrs	r1, r7, #16
  407de6:	fb0e 5518 	mls	r5, lr, r8, r5
  407dea:	fa1f fc83 	uxth.w	ip, r3
  407dee:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  407df2:	fb0c f108 	mul.w	r1, ip, r8
  407df6:	42a9      	cmp	r1, r5
  407df8:	fa02 f206 	lsl.w	r2, r2, r6
  407dfc:	d904      	bls.n	407e08 <__udivdi3+0x178>
  407dfe:	18ed      	adds	r5, r5, r3
  407e00:	f108 34ff 	add.w	r4, r8, #4294967295
  407e04:	d367      	bcc.n	407ed6 <__udivdi3+0x246>
  407e06:	46a0      	mov	r8, r4
  407e08:	1a6d      	subs	r5, r5, r1
  407e0a:	b2bf      	uxth	r7, r7
  407e0c:	fbb5 f4fe 	udiv	r4, r5, lr
  407e10:	fb0e 5514 	mls	r5, lr, r4, r5
  407e14:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  407e18:	fb0c fc04 	mul.w	ip, ip, r4
  407e1c:	458c      	cmp	ip, r1
  407e1e:	d904      	bls.n	407e2a <__udivdi3+0x19a>
  407e20:	18c9      	adds	r1, r1, r3
  407e22:	f104 35ff 	add.w	r5, r4, #4294967295
  407e26:	d35c      	bcc.n	407ee2 <__udivdi3+0x252>
  407e28:	462c      	mov	r4, r5
  407e2a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  407e2e:	ebcc 0101 	rsb	r1, ip, r1
  407e32:	fba4 2302 	umull	r2, r3, r4, r2
  407e36:	4299      	cmp	r1, r3
  407e38:	d348      	bcc.n	407ecc <__udivdi3+0x23c>
  407e3a:	d044      	beq.n	407ec6 <__udivdi3+0x236>
  407e3c:	4620      	mov	r0, r4
  407e3e:	2600      	movs	r6, #0
  407e40:	e76c      	b.n	407d1c <__udivdi3+0x8c>
  407e42:	f1c8 0420 	rsb	r4, r8, #32
  407e46:	fa01 f308 	lsl.w	r3, r1, r8
  407e4a:	fa05 f508 	lsl.w	r5, r5, r8
  407e4e:	fa20 f704 	lsr.w	r7, r0, r4
  407e52:	40e1      	lsrs	r1, r4
  407e54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407e58:	431f      	orrs	r7, r3
  407e5a:	fbb1 f6fe 	udiv	r6, r1, lr
  407e5e:	0c3a      	lsrs	r2, r7, #16
  407e60:	fb0e 1116 	mls	r1, lr, r6, r1
  407e64:	fa1f fc85 	uxth.w	ip, r5
  407e68:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  407e6c:	fb0c f206 	mul.w	r2, ip, r6
  407e70:	429a      	cmp	r2, r3
  407e72:	fa00 f408 	lsl.w	r4, r0, r8
  407e76:	d907      	bls.n	407e88 <__udivdi3+0x1f8>
  407e78:	195b      	adds	r3, r3, r5
  407e7a:	f106 31ff 	add.w	r1, r6, #4294967295
  407e7e:	d237      	bcs.n	407ef0 <__udivdi3+0x260>
  407e80:	429a      	cmp	r2, r3
  407e82:	d935      	bls.n	407ef0 <__udivdi3+0x260>
  407e84:	3e02      	subs	r6, #2
  407e86:	442b      	add	r3, r5
  407e88:	1a9b      	subs	r3, r3, r2
  407e8a:	b2bf      	uxth	r7, r7
  407e8c:	fbb3 f0fe 	udiv	r0, r3, lr
  407e90:	fb0e 3310 	mls	r3, lr, r0, r3
  407e94:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  407e98:	fb0c f100 	mul.w	r1, ip, r0
  407e9c:	4299      	cmp	r1, r3
  407e9e:	d907      	bls.n	407eb0 <__udivdi3+0x220>
  407ea0:	195b      	adds	r3, r3, r5
  407ea2:	f100 32ff 	add.w	r2, r0, #4294967295
  407ea6:	d221      	bcs.n	407eec <__udivdi3+0x25c>
  407ea8:	4299      	cmp	r1, r3
  407eaa:	d91f      	bls.n	407eec <__udivdi3+0x25c>
  407eac:	3802      	subs	r0, #2
  407eae:	442b      	add	r3, r5
  407eb0:	1a5a      	subs	r2, r3, r1
  407eb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  407eb6:	4667      	mov	r7, ip
  407eb8:	e750      	b.n	407d5c <__udivdi3+0xcc>
  407eba:	4610      	mov	r0, r2
  407ebc:	e716      	b.n	407cec <__udivdi3+0x5c>
  407ebe:	460b      	mov	r3, r1
  407ec0:	e729      	b.n	407d16 <__udivdi3+0x86>
  407ec2:	4613      	mov	r3, r2
  407ec4:	e772      	b.n	407dac <__udivdi3+0x11c>
  407ec6:	40b0      	lsls	r0, r6
  407ec8:	4290      	cmp	r0, r2
  407eca:	d2b7      	bcs.n	407e3c <__udivdi3+0x1ac>
  407ecc:	1e60      	subs	r0, r4, #1
  407ece:	2600      	movs	r6, #0
  407ed0:	e724      	b.n	407d1c <__udivdi3+0x8c>
  407ed2:	4630      	mov	r0, r6
  407ed4:	e722      	b.n	407d1c <__udivdi3+0x8c>
  407ed6:	42a9      	cmp	r1, r5
  407ed8:	d995      	bls.n	407e06 <__udivdi3+0x176>
  407eda:	f1a8 0802 	sub.w	r8, r8, #2
  407ede:	441d      	add	r5, r3
  407ee0:	e792      	b.n	407e08 <__udivdi3+0x178>
  407ee2:	458c      	cmp	ip, r1
  407ee4:	d9a0      	bls.n	407e28 <__udivdi3+0x198>
  407ee6:	3c02      	subs	r4, #2
  407ee8:	4419      	add	r1, r3
  407eea:	e79e      	b.n	407e2a <__udivdi3+0x19a>
  407eec:	4610      	mov	r0, r2
  407eee:	e7df      	b.n	407eb0 <__udivdi3+0x220>
  407ef0:	460e      	mov	r6, r1
  407ef2:	e7c9      	b.n	407e88 <__udivdi3+0x1f8>
  407ef4:	3802      	subs	r0, #2
  407ef6:	4429      	add	r1, r5
  407ef8:	e743      	b.n	407d82 <__udivdi3+0xf2>
  407efa:	bf00      	nop

00407efc <p_uc_charset10x14>:
	...
  407f18:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407f28:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407f38:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407f48:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407f58:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407f68:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407f78:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407f88:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407fa0:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407fb0:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407fc0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407fd0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407fe0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407ff0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408000:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408010:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408028:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408038:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408048:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408058:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408068:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408078:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408088:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408098:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4080a8:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4080b8:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4080c8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4080d8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4080e8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4080f8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408108:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408118:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408128:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408138:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408148:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408158:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408168:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408178:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408188:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408198:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4081a8:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4081b8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4081c8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4081d8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4081e8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4081f8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408208:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408218:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408228:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408238:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408248:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408258:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408268:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408278:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408288:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408298:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4082a8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4082b8:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4082c8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4082d8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4082e8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4082f8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408308:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408318:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408328:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408338:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408348:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408358:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408368:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408378:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408388:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408398:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4083a8:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4083b8:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4083c8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4083d8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4083e8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4083f8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408408:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408418:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408428:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408438:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408448:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408458:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408468:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408478:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408488:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408498:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4084a8:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4084b8:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4084c8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4084d8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4084e8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4084f8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408508:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408518:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408528:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408538:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408548:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408558:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408568:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408578:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408588:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408598:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4085a8:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4085b8:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4085c8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4085d8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4085e8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4085f8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408608:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408618:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408628:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408638:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408648:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408658:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408668:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408678:	fcff fcff 3431 2d20 4120 4344 0000 0000     ....14 - ADC....
  408688:	6552 6973 7473 6e65 6963 2061 6425 0000     Resistencia %d..

00408698 <sinTable_f32>:
  408698:	0000 0000 0e92 3c49 0ab1 3cc9 c32b 3d16     ......I<...<+..=
  4086a8:	fb2e 3d48 2b75 3d7b a904 3d96 b680 3daf     ..H=u+{=...=...=
  4086b8:	bd36 3dc8 bc2f 3de1 b273 3dfa cf87 3e09     6..=/..=s..=...>
  4086c8:	4083 3e16 abb5 3e22 10a2 3e2f 6ecf 3e3b     .@.>..">../>.n;>
  4086d8:	c5c2 3e47 1501 3e54 5c13 3e60 9a7f 3e6c     ..G>..T>.\`>..l>
  4086e8:	cfcc 3e78 7dc0 3e82 8e93 3e88 9a22 3e8e     ..x>.}.>...>"..>
  4086f8:	a032 3e94 a086 3e9a 9ae5 3ea0 8f12 3ea6     2..>...>...>...>
  408708:	7cd4 3eac 63ef 3eb2 442a 3eb8 1d49 3ebe     .|.>.c.>*D.>I..>
  408718:	ef15 3ec3 b953 3ec9 7bca 3ecf 3641 3ed5     ...>S..>.{.>A6.>
  408728:	e880 3eda 924f 3ee0 3375 3ee6 cbbb 3eeb     ...>O..>u3.>...>
  408738:	5aea 3ef1 e0cb 3ef6 5d27 3efc e7e4 3f00     .Z.>...>'].>...?
  408748:	9c3d 3f03 4b82 3f06 f59b 3f08 9a6b 3f0b     =..?.K.?...?k..?
  408758:	39da 3f0e d3cd 3f10 682a 3f13 f6d9 3f15     .9.?...?*h.?...?
  408768:	7fc0 3f18 02c6 3f1b 7fd1 3f1d f6cb 3f1f     ...?...?...?...?
  408778:	6799 3f22 d225 3f24 3656 3f27 9415 3f29     .g"?%.$?V6'?..)?
  408788:	eb4a 3f2b 3bde 3f2e 85bb 3f30 c8c9 3f32     J.+?.;.?..0?..2?
  408798:	04f3 3f35 3a23 3f37 6842 3f39 8f3b 3f3b     ..5?#:7?Bh9?;.;?
  4087a8:	aef9 3f3d c767 3f3f d870 3f41 e201 3f43     ..=?g.??p.A?..C?
  4087b8:	e403 3f45 de65 3f47 d112 3f49 bbf8 3f4b     ..E?e.G?..I?..K?
  4087c8:	9f02 3f4d 7a20 3f4f 4d3d 3f51 1849 3f53     ..M? zO?=MQ?I.S?
  4087d8:	db31 3f54 95e5 3f56 4853 3f58 f26a 3f59     1.T?..V?SHX?j.Y?
  4087e8:	941a 3f5b 2d53 3f5d be05 3f5e 4621 3f60     ..[?S-]?..^?!F`?
  4087f8:	c597 3f61 3c5a 3f63 aa59 3f64 0f88 3f66     ..a?Z<c?Y.d?..f?
  408808:	6bd8 3f67 bf3c 3f68 09a7 3f6a 4b0c 3f6b     .kg?<.h?..j?.Kk?
  408818:	835e 3f6c b293 3f6d d89e 3f6e f573 3f6f     ^.l?..m?..n?s.o?
  408828:	0908 3f71 1352 3f72 1447 3f73 0bdd 3f74     ..q?R.r?G.s?..t?
  408838:	fa0b 3f74 dec6 3f75 ba07 3f76 8bc5 3f77     ..t?..u?..v?..w?
  408848:	53f8 3f78 1298 3f79 c79d 3f79 7302 3f7a     .Sx?..y?..y?.sz?
  408858:	14be 3f7b accd 3f7b 3b28 3f7c bfc9 3f7c     ..{?..{?(;|?..|?
  408868:	3aac 3f7d abcc 3f7d 1323 3f7e 70b0 3f7e     .:}?..}?#.~?.p~?
  408878:	c46d 3f7e 0e58 3f7f 4e6d 3f7f 84ab 3f7f     m.~?X..?mN.?...?
  408888:	b10f 3f7f d397 3f7f ec43 3f7f fb11 3f7f     ...?...?C..?...?
  408898:	0000 3f80 fb11 3f7f ec43 3f7f d397 3f7f     ...?...?C..?...?
  4088a8:	b10f 3f7f 84ab 3f7f 4e6d 3f7f 0e58 3f7f     ...?...?mN.?X..?
  4088b8:	c46d 3f7e 70b0 3f7e 1323 3f7e abcc 3f7d     m.~?.p~?#.~?..}?
  4088c8:	3aac 3f7d bfc9 3f7c 3b28 3f7c accd 3f7b     .:}?..|?(;|?..{?
  4088d8:	14be 3f7b 7302 3f7a c79d 3f79 1298 3f79     ..{?.sz?..y?..y?
  4088e8:	53f8 3f78 8bc5 3f77 ba07 3f76 dec6 3f75     .Sx?..w?..v?..u?
  4088f8:	fa0b 3f74 0bdd 3f74 1447 3f73 1352 3f72     ..t?..t?G.s?R.r?
  408908:	0908 3f71 f573 3f6f d89e 3f6e b293 3f6d     ..q?s.o?..n?..m?
  408918:	835e 3f6c 4b0c 3f6b 09a7 3f6a bf3c 3f68     ^.l?.Kk?..j?<.h?
  408928:	6bd8 3f67 0f88 3f66 aa59 3f64 3c5a 3f63     .kg?..f?Y.d?Z<c?
  408938:	c597 3f61 4621 3f60 be05 3f5e 2d53 3f5d     ..a?!F`?..^?S-]?
  408948:	941a 3f5b f26a 3f59 4853 3f58 95e5 3f56     ..[?j.Y?SHX?..V?
  408958:	db31 3f54 1849 3f53 4d3d 3f51 7a20 3f4f     1.T?I.S?=MQ? zO?
  408968:	9f02 3f4d bbf8 3f4b d112 3f49 de65 3f47     ..M?..K?..I?e.G?
  408978:	e403 3f45 e201 3f43 d870 3f41 c767 3f3f     ..E?..C?p.A?g.??
  408988:	aef9 3f3d 8f3b 3f3b 6842 3f39 3a23 3f37     ..=?;.;?Bh9?#:7?
  408998:	04f3 3f35 c8c9 3f32 85bb 3f30 3bde 3f2e     ..5?..2?..0?.;.?
  4089a8:	eb4a 3f2b 9415 3f29 3656 3f27 d225 3f24     J.+?..)?V6'?%.$?
  4089b8:	6799 3f22 f6cb 3f1f 7fd1 3f1d 02c6 3f1b     .g"?...?...?...?
  4089c8:	7fc0 3f18 f6d9 3f15 682a 3f13 d3cd 3f10     ...?...?*h.?...?
  4089d8:	39da 3f0e 9a6b 3f0b f59b 3f08 4b82 3f06     .9.?k..?...?.K.?
  4089e8:	9c3d 3f03 e7e4 3f00 5d27 3efc e0cb 3ef6     =..?...?'].>...>
  4089f8:	5aea 3ef1 cbbb 3eeb 3375 3ee6 924f 3ee0     .Z.>...>u3.>O..>
  408a08:	e880 3eda 3641 3ed5 7bca 3ecf b953 3ec9     ...>A6.>.{.>S..>
  408a18:	ef15 3ec3 1d49 3ebe 442a 3eb8 63ef 3eb2     ...>I..>*D.>.c.>
  408a28:	7cd4 3eac 8f12 3ea6 9ae5 3ea0 a086 3e9a     .|.>...>...>...>
  408a38:	a032 3e94 9a22 3e8e 8e93 3e88 7dc0 3e82     2..>"..>...>.}.>
  408a48:	cfcc 3e78 9a7f 3e6c 5c13 3e60 1501 3e54     ..x>..l>.\`>..T>
  408a58:	c5c2 3e47 6ecf 3e3b 10a2 3e2f abb5 3e22     ..G>.n;>../>..">
  408a68:	4083 3e16 cf87 3e09 b273 3dfa bc2f 3de1     .@.>...>s..=/..=
  408a78:	bd36 3dc8 b680 3daf a904 3d96 2b75 3d7b     6..=...=...=u+{=
  408a88:	fb2e 3d48 c32b 3d16 0ab1 3cc9 0e92 3c49     ..H=+..=...<..I<
  408a98:	0000 0000 0e92 bc49 0ab1 bcc9 c32b bd16     ......I.....+...
  408aa8:	fb2e bd48 2b75 bd7b a904 bd96 b680 bdaf     ..H.u+{.........
  408ab8:	bd36 bdc8 bc2f bde1 b273 bdfa cf87 be09     6.../...s.......
  408ac8:	4083 be16 abb5 be22 10a2 be2f 6ecf be3b     .@....".../..n;.
  408ad8:	c5c2 be47 1501 be54 5c13 be60 9a7f be6c     ..G...T..\`...l.
  408ae8:	cfcc be78 7dc0 be82 8e93 be88 9a22 be8e     ..x..}......"...
  408af8:	a032 be94 a086 be9a 9ae5 bea0 8f12 bea6     2...............
  408b08:	7cd4 beac 63ef beb2 442a beb8 1d49 bebe     .|...c..*D..I...
  408b18:	ef15 bec3 b953 bec9 7bca becf 3641 bed5     ....S....{..A6..
  408b28:	e880 beda 924f bee0 3375 bee6 cbbb beeb     ....O...u3......
  408b38:	5aea bef1 e0cb bef6 5d27 befc e7e4 bf00     .Z......']......
  408b48:	9c3d bf03 4b82 bf06 f59b bf08 9a6b bf0b     =....K......k...
  408b58:	39da bf0e d3cd bf10 682a bf13 f6d9 bf15     .9......*h......
  408b68:	7fc0 bf18 02c6 bf1b 7fd1 bf1d f6cb bf1f     ................
  408b78:	6799 bf22 d225 bf24 3656 bf27 9415 bf29     .g".%.$.V6'...).
  408b88:	eb4a bf2b 3bde bf2e 85bb bf30 c8c9 bf32     J.+..;....0...2.
  408b98:	04f3 bf35 3a23 bf37 6842 bf39 8f3b bf3b     ..5.#:7.Bh9.;.;.
  408ba8:	aef9 bf3d c767 bf3f d870 bf41 e201 bf43     ..=.g.?.p.A...C.
  408bb8:	e403 bf45 de65 bf47 d112 bf49 bbf8 bf4b     ..E.e.G...I...K.
  408bc8:	9f02 bf4d 7a20 bf4f 4d3d bf51 1849 bf53     ..M. zO.=MQ.I.S.
  408bd8:	db31 bf54 95e5 bf56 4853 bf58 f26a bf59     1.T...V.SHX.j.Y.
  408be8:	941a bf5b 2d53 bf5d be05 bf5e 4621 bf60     ..[.S-]...^.!F`.
  408bf8:	c597 bf61 3c5a bf63 aa59 bf64 0f88 bf66     ..a.Z<c.Y.d...f.
  408c08:	6bd8 bf67 bf3c bf68 09a7 bf6a 4b0c bf6b     .kg.<.h...j..Kk.
  408c18:	835e bf6c b293 bf6d d89e bf6e f573 bf6f     ^.l...m...n.s.o.
  408c28:	0908 bf71 1352 bf72 1447 bf73 0bdd bf74     ..q.R.r.G.s...t.
  408c38:	fa0b bf74 dec6 bf75 ba07 bf76 8bc5 bf77     ..t...u...v...w.
  408c48:	53f8 bf78 1298 bf79 c79d bf79 7302 bf7a     .Sx...y...y..sz.
  408c58:	14be bf7b accd bf7b 3b28 bf7c bfc9 bf7c     ..{...{.(;|...|.
  408c68:	3aac bf7d abcc bf7d 1323 bf7e 70b0 bf7e     .:}...}.#.~..p~.
  408c78:	c46d bf7e 0e58 bf7f 4e6d bf7f 84ab bf7f     m.~.X...mN......
  408c88:	b10f bf7f d397 bf7f ec43 bf7f fb11 bf7f     ........C.......
  408c98:	0000 bf80 fb11 bf7f ec43 bf7f d397 bf7f     ........C.......
  408ca8:	b10f bf7f 84ab bf7f 4e6d bf7f 0e58 bf7f     ........mN..X...
  408cb8:	c46d bf7e 70b0 bf7e 1323 bf7e abcc bf7d     m.~..p~.#.~...}.
  408cc8:	3aac bf7d bfc9 bf7c 3b28 bf7c accd bf7b     .:}...|.(;|...{.
  408cd8:	14be bf7b 7302 bf7a c79d bf79 1298 bf79     ..{..sz...y...y.
  408ce8:	53f8 bf78 8bc5 bf77 ba07 bf76 dec6 bf75     .Sx...w...v...u.
  408cf8:	fa0b bf74 0bdd bf74 1447 bf73 1352 bf72     ..t...t.G.s.R.r.
  408d08:	0908 bf71 f573 bf6f d89e bf6e b293 bf6d     ..q.s.o...n...m.
  408d18:	835e bf6c 4b0c bf6b 09a7 bf6a bf3c bf68     ^.l..Kk...j.<.h.
  408d28:	6bd8 bf67 0f88 bf66 aa59 bf64 3c5a bf63     .kg...f.Y.d.Z<c.
  408d38:	c597 bf61 4621 bf60 be05 bf5e 2d53 bf5d     ..a.!F`...^.S-].
  408d48:	941a bf5b f26a bf59 4853 bf58 95e5 bf56     ..[.j.Y.SHX...V.
  408d58:	db31 bf54 1849 bf53 4d3d bf51 7a20 bf4f     1.T.I.S.=MQ. zO.
  408d68:	9f02 bf4d bbf8 bf4b d112 bf49 de65 bf47     ..M...K...I.e.G.
  408d78:	e403 bf45 e201 bf43 d870 bf41 c767 bf3f     ..E...C.p.A.g.?.
  408d88:	aef9 bf3d 8f3b bf3b 6842 bf39 3a23 bf37     ..=.;.;.Bh9.#:7.
  408d98:	04f3 bf35 c8c9 bf32 85bb bf30 3bde bf2e     ..5...2...0..;..
  408da8:	eb4a bf2b 9415 bf29 3656 bf27 d225 bf24     J.+...).V6'.%.$.
  408db8:	6799 bf22 f6cb bf1f 7fd1 bf1d 02c6 bf1b     .g".............
  408dc8:	7fc0 bf18 f6d9 bf15 682a bf13 d3cd bf10     ........*h......
  408dd8:	39da bf0e 9a6b bf0b f59b bf08 4b82 bf06     .9..k........K..
  408de8:	9c3d bf03 e7e4 bf00 5d27 befc e0cb bef6     =.......']......
  408df8:	5aea bef1 cbbb beeb 3375 bee6 924f bee0     .Z......u3..O...
  408e08:	e880 beda 3641 bed5 7bca becf b953 bec9     ....A6...{..S...
  408e18:	ef15 bec3 1d49 bebe 442a beb8 63ef beb2     ....I...*D...c..
  408e28:	7cd4 beac 8f12 bea6 9ae5 bea0 a086 be9a     .|..............
  408e38:	a032 be94 9a22 be8e 8e93 be88 7dc0 be82     2..."........}..
  408e48:	cfcc be78 9a7f be6c 5c13 be60 1501 be54     ..x...l..\`...T.
  408e58:	c5c2 be47 6ecf be3b 10a2 be2f abb5 be22     ..G..n;.../...".
  408e68:	4083 be16 cf87 be09 b273 bdfa bc2f bde1     .@......s.../...
  408e78:	bd36 bdc8 b680 bdaf a904 bd96 2b75 bd7b     6...........u+{.
  408e88:	fb2e bd48 c32b bd16 0ab1 bcc9 0e92 bc49     ..H.+.........I.
  408e98:	0000 8000 0043 0000                         ....C...

00408ea0 <_global_impure_ptr>:
  408ea0:	0010 2000                                   ... 

00408ea4 <zeroes.6911>:
  408ea4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408eb4 <blanks.6910>:
  408eb4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408ec4:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408ed4:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408ee4:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  408ef4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  408f04:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  408f14:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......
  408f24:	0000 0000                                   ....

00408f28 <__mprec_tens>:
  408f28:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408f38:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408f48:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408f58:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408f68:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408f78:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408f88:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408f98:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408fa8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408fb8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408fc8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408fd8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408fe8:	9db4 79d9 7843 44ea                         ...yCx.D

00408ff0 <p05.5302>:
  408ff0:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00409000 <__mprec_bigtens>:
  409000:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409010:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409020:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409028 <_init>:
  409028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40902a:	bf00      	nop
  40902c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40902e:	bc08      	pop	{r3}
  409030:	469e      	mov	lr, r3
  409032:	4770      	bx	lr

00409034 <__init_array_start>:
  409034:	004051dd 	.word	0x004051dd

00409038 <__frame_dummy_init_array_entry>:
  409038:	004000f1                                ..@.

0040903c <_fini>:
  40903c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40903e:	bf00      	nop
  409040:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409042:	bc08      	pop	{r3}
  409044:	469e      	mov	lr, r3
  409046:	4770      	bx	lr

00409048 <__fini_array_start>:
  409048:	004000cd 	.word	0x004000cd
