D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ExecuteStage.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ExecuteStage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ExecuteStage

} {} {}} D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Senior/Architecture/Project/Piplined-Processor-Computer-Architecture/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU

} {} {}}
