Analysis & Synthesis report for PPU_LITE
Tue Sep 23 14:36:31 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_cua1:auto_generated
 13. Source assignments for RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_hsa1:auto_generated
 14. Source assignments for RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated
 15. Source assignments for RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated
 16. Parameter Settings for User Entity Instance: RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: PLL:inst1|altpll:altpll_component
 21. altsyncram Parameter Settings by Entity Instance
 22. altpll Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[4]"
 24. Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[3]"
 25. Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[2]"
 26. Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[1]"
 27. Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[0]"
 28. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[2]"
 29. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[1]"
 30. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[0]"
 31. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTVCNT"
 32. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTHCNT"
 33. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]"
 34. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[4]"
 35. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[3]"
 36. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[2]"
 37. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[1]"
 38. Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[0]"
 39. Port Connectivity Checks: "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR"
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Sep 23 14:36:31 2025        ;
; Quartus II Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name               ; PPU_LITE                                     ;
; Top-level Entity Name       ; PPU_LITE                                     ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 1,331                                        ;
; Total pins                  ; 62                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 7,104                                        ;
; Total PLLs                  ; 1                                            ;
+-----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T100C8        ;                    ;
; Top-level entity name                                                      ; PPU_LITE           ; PPU_LITE           ;
; Family name                                                                ; Cyclone            ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------+
; PPU_LITE.bdf                     ; yes             ; User Block Diagram/Schematic File      ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.bdf           ;
; PALETTE_RGB_TABLE.v              ; yes             ; User Wizard-Generated File             ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PALETTE_RGB_TABLE.v    ;
; OAM_RAM.v                        ; yes             ; User Wizard-Generated File             ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/OAM_RAM.v              ;
; OAM2_RAM.v                       ; yes             ; User Wizard-Generated File             ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/OAM2_RAM.v             ;
; PALETTE_RAM.v                    ; yes             ; User Wizard-Generated File             ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PALETTE_RAM.v          ;
; PLL.v                            ; yes             ; User Wizard-Generated File             ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PLL.v                  ;
; RP2C02_LITE.v                    ; yes             ; User Verilog HDL File                  ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/RP2C02_LITE.v          ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf    ;
; db/altsyncram_cua1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/db/altsyncram_cua1.tdf ;
; db/altsyncram_hsa1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/db/altsyncram_hsa1.tdf ;
; db/altsyncram_fsa1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/db/altsyncram_fsa1.tdf ;
; db/altsyncram_9u41.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/db/altsyncram_9u41.tdf ;
; palette_rgb_table.mif            ; yes             ; Auto-Found Memory Initialization File  ; D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/palette_rgb_table.mif  ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf        ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Total logic elements                        ; 1331                                    ;
;     -- Combinational with no register       ; 322                                     ;
;     -- Register only                        ; 435                                     ;
;     -- Combinational with a register        ; 574                                     ;
;                                             ;                                         ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 514                                     ;
;     -- 3 input functions                    ; 215                                     ;
;     -- 2 input functions                    ; 136                                     ;
;     -- 1 input functions                    ; 31                                      ;
;     -- 0 input functions                    ; 0                                       ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 1324                                    ;
;     -- arithmetic mode                      ; 7                                       ;
;     -- qfbk mode                            ; 0                                       ;
;     -- register cascade mode                ; 0                                       ;
;     -- synchronous clear/load mode          ; 13                                      ;
;     -- asynchronous clear/load mode         ; 0                                       ;
;                                             ;                                         ;
; Total registers                             ; 1009                                    ;
; Total logic cells in carry chains           ; 8                                       ;
; I/O pins                                    ; 62                                      ;
; Total memory bits                           ; 7104                                    ;
; Total PLLs                                  ; 1                                       ;
; Maximum fan-out node                        ; PLL:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1049                                    ;
; Total fan-out                               ; 5847                                    ;
; Average fan-out                             ; 4.08                                    ;
+---------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PPU_LITE                                           ; 1331 (0)    ; 1009         ; 7104        ; 62   ; 0            ; 322 (0)      ; 435 (0)           ; 574 (0)          ; 8 (0)           ; 0 (0)      ; |PPU_LITE                                                                                                                                     ; work         ;
;    |PLL:inst1|                                      ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|PLL:inst1                                                                                                                           ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|PLL:inst1|altpll:altpll_component                                                                                                   ; work         ;
;    |RP2C02_LITE:inst|                               ; 1331 (7)    ; 1009         ; 7104        ; 0    ; 0            ; 322 (1)      ; 435 (4)           ; 574 (2)          ; 8 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst                                                                                                                    ;              ;
;       |ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL| ; 23 (23)     ; 13           ; 0           ; 0    ; 0            ; 10 (10)      ; 5 (5)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL                                                                        ;              ;
;       |BG_COLOR:MOD_BG_COLOR|                       ; 151 (119)   ; 129          ; 0           ; 0    ; 0            ; 22 (22)      ; 106 (90)          ; 23 (7)           ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR                                                                                              ;              ;
;          |SHIFTREG:SREG_TA|                         ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA                                                                             ;              ;
;          |SHIFTREG:SREG_TB|                         ; 16 (16)     ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB                                                                             ;              ;
;       |OAM:MOD_OAM|                                 ; 89 (55)     ; 60           ; 2304        ; 0    ; 0            ; 29 (21)      ; 12 (12)           ; 48 (22)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM                                                                                                        ;              ;
;          |COUNTER:OAM2CNT[0]|                       ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[0]                                                                                     ;              ;
;          |COUNTER:OAM2CNT[1]|                       ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[1]                                                                                     ;              ;
;          |COUNTER:OAM2CNT[2]|                       ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[2]                                                                                     ;              ;
;          |COUNTER:OAM2CNT[3]|                       ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[3]                                                                                     ;              ;
;          |COUNTER:OAM2CNT[4]|                       ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[4]                                                                                     ;              ;
;          |OAM2_RAM:MOD_OAM2_RAM|                    ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM                                                                                  ;              ;
;             |altsyncram:altsyncram_component|       ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component                                                  ;              ;
;                |altsyncram_hsa1:auto_generated|     ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_hsa1:auto_generated                   ;              ;
;          |OAM_COUNTER:OAMCNT|                       ; 22 (22)     ; 16           ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT                                                                                     ;              ;
;          |OAM_RAM:MOD_OAM_RAM|                      ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM                                                                                    ;              ;
;             |altsyncram:altsyncram_component|       ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component                                                    ;              ;
;                |altsyncram_cua1:auto_generated|     ; 0 (0)       ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_cua1:auto_generated                     ;              ;
;       |OBJ_EVAL:MOD_OBJ_EVAL|                       ; 34 (34)     ; 19           ; 0           ; 0    ; 0            ; 15 (15)      ; 14 (14)           ; 5 (5)            ; 8 (8)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL                                                                                              ;              ;
;       |OBJ_FIFO:MOD_OBJ_FIFO|                       ; 577 (129)   ; 473          ; 0           ; 0    ; 0            ; 104 (56)     ; 180 (52)          ; 293 (21)         ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO                                                                                              ;              ;
;          |FIFO_HPOSCNT:HPOSCNT0|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT1|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT2|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT3|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT4|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT5|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT6|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6                                                                        ;              ;
;          |FIFO_HPOSCNT:HPOSCNT7|                    ; 22 (22)     ; 18           ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7                                                                        ;              ;
;          |SHIFTREG:SREG_0A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A                                                                             ;              ;
;          |SHIFTREG:SREG_0B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B                                                                             ;              ;
;          |SHIFTREG:SREG_1A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A                                                                             ;              ;
;          |SHIFTREG:SREG_1B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B                                                                             ;              ;
;          |SHIFTREG:SREG_2A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A                                                                             ;              ;
;          |SHIFTREG:SREG_2B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B                                                                             ;              ;
;          |SHIFTREG:SREG_3A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A                                                                             ;              ;
;          |SHIFTREG:SREG_3B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B                                                                             ;              ;
;          |SHIFTREG:SREG_4A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A                                                                             ;              ;
;          |SHIFTREG:SREG_4B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B                                                                             ;              ;
;          |SHIFTREG:SREG_5A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A                                                                             ;              ;
;          |SHIFTREG:SREG_5B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B                                                                             ;              ;
;          |SHIFTREG:SREG_6A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A                                                                             ;              ;
;          |SHIFTREG:SREG_6B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B                                                                             ;              ;
;          |SHIFTREG:SREG_7A|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A                                                                             ;              ;
;          |SHIFTREG:SREG_7B|                         ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B                                                                             ;              ;
;       |PALETTE:MOD_PALETTE|                         ; 30 (30)     ; 8            ; 4800        ; 0    ; 0            ; 22 (22)      ; 3 (3)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE                                                                                                ;              ;
;          |PALETTE_RAM:MOD_PALETTE_RAM|              ; 0 (0)       ; 0            ; 192         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM                                                                    ;              ;
;             |altsyncram:altsyncram_component|       ; 0 (0)       ; 0            ; 192         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component                                    ;              ;
;                |altsyncram_fsa1:auto_generated|     ; 0 (0)       ; 0            ; 192         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated     ;              ;
;          |PALETTE_RGB_TABLE:MOD_RGB_TABLE|          ; 0 (0)       ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE                                                                ; work         ;
;             |altsyncram:altsyncram_component|       ; 0 (0)       ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_9u41:auto_generated|     ; 0 (0)       ; 0            ; 4608        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated ; work         ;
;       |PAR_GEN:MOD_PAR_GEN|                         ; 152 (115)   ; 114          ; 0           ; 0    ; 0            ; 38 (31)      ; 38 (38)           ; 76 (46)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN                                                                                                ;              ;
;          |COUNTER:FVCNT[0]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[0]                                                                               ;              ;
;          |COUNTER:FVCNT[1]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[1]                                                                               ;              ;
;          |COUNTER:FVCNT[2]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[2]                                                                               ;              ;
;          |COUNTER:NTHCNT|                           ; 4 (4)       ; 2            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTHCNT                                                                                 ;              ;
;          |COUNTER:NTVCNT|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTVCNT                                                                                 ;              ;
;          |COUNTER:THCNT[0]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[0]                                                                               ;              ;
;          |COUNTER:THCNT[1]|                         ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[1]                                                                               ;              ;
;          |COUNTER:THCNT[2]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[2]                                                                               ;              ;
;          |COUNTER:THCNT[3]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[3]                                                                               ;              ;
;          |COUNTER:THCNT[4]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[4]                                                                               ;              ;
;          |COUNTER:TVCNT[0]|                         ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[0]                                                                               ;              ;
;          |COUNTER:TVCNT[1]|                         ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]                                                                               ;              ;
;          |COUNTER:TVCNT[2]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[2]                                                                               ;              ;
;          |COUNTER:TVCNT[3]|                         ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[3]                                                                               ;              ;
;          |COUNTER:TVCNT[4]|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]                                                                               ;              ;
;       |READBUSMUX:MOD_READBUSMUX|                   ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 8 (8)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX                                                                                          ;              ;
;       |REG2000_2001:MOD_REG2000_2001|               ; 26 (26)     ; 26           ; 0           ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001                                                                                      ;              ;
;       |REGISTER_SELECT:MOD_REGISTER_SELECT|         ; 32 (32)     ; 27           ; 0           ; 0    ; 0            ; 5 (5)        ; 13 (13)           ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT                                                                                ;              ;
;       |TIMING_GENERATOR:MOD_TIMING_GENERATOR|       ; 146 (146)   ; 95           ; 0           ; 0    ; 0            ; 51 (51)      ; 21 (21)           ; 74 (74)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR                                                                              ;              ;
;       |VID_MUX:MOD_VID_MUX|                         ; 30 (30)     ; 23           ; 0           ; 0    ; 0            ; 7 (7)        ; 7 (7)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |PPU_LITE|RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX                                                                                                ;              ;
+-----------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+
; RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_hsa1:auto_generated|ALTSYNCRAM                   ; AUTO ; Single Port ; 32           ; 8            ; --           ; --           ; 256  ; None                  ;
; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_cua1:auto_generated|ALTSYNCRAM                     ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None                  ;
; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated|ALTSYNCRAM     ; AUTO ; Single Port ; 32           ; 6            ; --           ; --           ; 192  ; None                  ;
; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 18           ; --           ; --           ; 4608 ; PALETTE_RGB_TABLE.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                     ;
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal                                                          ;
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RC                ; Stuck at GND due to stuck port data_in                                      ;
; RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|TSTEP_LATCH ; Merged with RP2C02_LITE:inst|PALETTE:MOD_PALETTE|DB_PARR                    ;
; RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|THO1R                             ; Merged with RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|THO_LATCH[1]               ;
; RP2C02_LITE:inst|OAM:MOD_OAM|OSTEP3                                      ; Merged with RP2C02_LITE:inst|OAM:MOD_OAM|OMFG_LATCH                         ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[0]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[0]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[1]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[1]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[2]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[3]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[4]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[4]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[5]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[5]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[6]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[6]               ;
; RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX|OB_R[7]                       ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[7]               ;
; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VC_LATCH          ; Merged with RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN ;
; RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H_IN[0]           ; Merged with RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[0]    ;
; RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TAL_LATCH                           ; Merged with RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL|PD_FIFO2                 ;
; Total Number of Removed Registers = 15                                   ;                                                                             ;
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1009  ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 952   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|TP[3]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[6]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|BGC1[0]            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[7]               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PPU_LITE|RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|PAD[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PPU_LITE|RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|ATSEL              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_cua1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_hsa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_cua1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_hsa1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_fsa1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                 ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                              ;
; WIDTH_A                            ; 18                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                              ;
; WIDTH_B                            ; 1                     ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                              ;
; INIT_FILE                          ; PALETTE_RGB_TABLE.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone               ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_9u41       ; Untyped                                                                              ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------+
; Parameter Name                ; Value             ; Type                       ;
+-------------------------------+-------------------+----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 46576             ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                    ;
; LOCK_LOW                      ; 1                 ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                    ;
; SKIP_VCO                      ; OFF               ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                    ;
; BANDWIDTH                     ; 0                 ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; VCO_MIN                       ; 0                 ; Untyped                    ;
; VCO_MAX                       ; 0                 ; Untyped                    ;
; VCO_CENTER                    ; 0                 ; Untyped                    ;
; PFD_MIN                       ; 0                 ; Untyped                    ;
; PFD_MAX                       ; 0                 ; Untyped                    ;
; M_INITIAL                     ; 0                 ; Untyped                    ;
; M                             ; 0                 ; Untyped                    ;
; N                             ; 1                 ; Untyped                    ;
; M2                            ; 1                 ; Untyped                    ;
; N2                            ; 1                 ; Untyped                    ;
; SS                            ; 1                 ; Untyped                    ;
; C0_HIGH                       ; 0                 ; Untyped                    ;
; C1_HIGH                       ; 0                 ; Untyped                    ;
; C2_HIGH                       ; 0                 ; Untyped                    ;
; C3_HIGH                       ; 0                 ; Untyped                    ;
; C4_HIGH                       ; 0                 ; Untyped                    ;
; C5_HIGH                       ; 0                 ; Untyped                    ;
; C6_HIGH                       ; 0                 ; Untyped                    ;
; C7_HIGH                       ; 0                 ; Untyped                    ;
; C8_HIGH                       ; 0                 ; Untyped                    ;
; C9_HIGH                       ; 0                 ; Untyped                    ;
; C0_LOW                        ; 0                 ; Untyped                    ;
; C1_LOW                        ; 0                 ; Untyped                    ;
; C2_LOW                        ; 0                 ; Untyped                    ;
; C3_LOW                        ; 0                 ; Untyped                    ;
; C4_LOW                        ; 0                 ; Untyped                    ;
; C5_LOW                        ; 0                 ; Untyped                    ;
; C6_LOW                        ; 0                 ; Untyped                    ;
; C7_LOW                        ; 0                 ; Untyped                    ;
; C8_LOW                        ; 0                 ; Untyped                    ;
; C9_LOW                        ; 0                 ; Untyped                    ;
; C0_INITIAL                    ; 0                 ; Untyped                    ;
; C1_INITIAL                    ; 0                 ; Untyped                    ;
; C2_INITIAL                    ; 0                 ; Untyped                    ;
; C3_INITIAL                    ; 0                 ; Untyped                    ;
; C4_INITIAL                    ; 0                 ; Untyped                    ;
; C5_INITIAL                    ; 0                 ; Untyped                    ;
; C6_INITIAL                    ; 0                 ; Untyped                    ;
; C7_INITIAL                    ; 0                 ; Untyped                    ;
; C8_INITIAL                    ; 0                 ; Untyped                    ;
; C9_INITIAL                    ; 0                 ; Untyped                    ;
; C0_MODE                       ; BYPASS            ; Untyped                    ;
; C1_MODE                       ; BYPASS            ; Untyped                    ;
; C2_MODE                       ; BYPASS            ; Untyped                    ;
; C3_MODE                       ; BYPASS            ; Untyped                    ;
; C4_MODE                       ; BYPASS            ; Untyped                    ;
; C5_MODE                       ; BYPASS            ; Untyped                    ;
; C6_MODE                       ; BYPASS            ; Untyped                    ;
; C7_MODE                       ; BYPASS            ; Untyped                    ;
; C8_MODE                       ; BYPASS            ; Untyped                    ;
; C9_MODE                       ; BYPASS            ; Untyped                    ;
; C0_PH                         ; 0                 ; Untyped                    ;
; C1_PH                         ; 0                 ; Untyped                    ;
; C2_PH                         ; 0                 ; Untyped                    ;
; C3_PH                         ; 0                 ; Untyped                    ;
; C4_PH                         ; 0                 ; Untyped                    ;
; C5_PH                         ; 0                 ; Untyped                    ;
; C6_PH                         ; 0                 ; Untyped                    ;
; C7_PH                         ; 0                 ; Untyped                    ;
; C8_PH                         ; 0                 ; Untyped                    ;
; C9_PH                         ; 0                 ; Untyped                    ;
; L0_HIGH                       ; 1                 ; Untyped                    ;
; L1_HIGH                       ; 1                 ; Untyped                    ;
; G0_HIGH                       ; 1                 ; Untyped                    ;
; G1_HIGH                       ; 1                 ; Untyped                    ;
; G2_HIGH                       ; 1                 ; Untyped                    ;
; G3_HIGH                       ; 1                 ; Untyped                    ;
; E0_HIGH                       ; 1                 ; Untyped                    ;
; E1_HIGH                       ; 1                 ; Untyped                    ;
; E2_HIGH                       ; 1                 ; Untyped                    ;
; E3_HIGH                       ; 1                 ; Untyped                    ;
; L0_LOW                        ; 1                 ; Untyped                    ;
; L1_LOW                        ; 1                 ; Untyped                    ;
; G0_LOW                        ; 1                 ; Untyped                    ;
; G1_LOW                        ; 1                 ; Untyped                    ;
; G2_LOW                        ; 1                 ; Untyped                    ;
; G3_LOW                        ; 1                 ; Untyped                    ;
; E0_LOW                        ; 1                 ; Untyped                    ;
; E1_LOW                        ; 1                 ; Untyped                    ;
; E2_LOW                        ; 1                 ; Untyped                    ;
; E3_LOW                        ; 1                 ; Untyped                    ;
; L0_INITIAL                    ; 1                 ; Untyped                    ;
; L1_INITIAL                    ; 1                 ; Untyped                    ;
; G0_INITIAL                    ; 1                 ; Untyped                    ;
; G1_INITIAL                    ; 1                 ; Untyped                    ;
; G2_INITIAL                    ; 1                 ; Untyped                    ;
; G3_INITIAL                    ; 1                 ; Untyped                    ;
; E0_INITIAL                    ; 1                 ; Untyped                    ;
; E1_INITIAL                    ; 1                 ; Untyped                    ;
; E2_INITIAL                    ; 1                 ; Untyped                    ;
; E3_INITIAL                    ; 1                 ; Untyped                    ;
; L0_MODE                       ; BYPASS            ; Untyped                    ;
; L1_MODE                       ; BYPASS            ; Untyped                    ;
; G0_MODE                       ; BYPASS            ; Untyped                    ;
; G1_MODE                       ; BYPASS            ; Untyped                    ;
; G2_MODE                       ; BYPASS            ; Untyped                    ;
; G3_MODE                       ; BYPASS            ; Untyped                    ;
; E0_MODE                       ; BYPASS            ; Untyped                    ;
; E1_MODE                       ; BYPASS            ; Untyped                    ;
; E2_MODE                       ; BYPASS            ; Untyped                    ;
; E3_MODE                       ; BYPASS            ; Untyped                    ;
; L0_PH                         ; 0                 ; Untyped                    ;
; L1_PH                         ; 0                 ; Untyped                    ;
; G0_PH                         ; 0                 ; Untyped                    ;
; G1_PH                         ; 0                 ; Untyped                    ;
; G2_PH                         ; 0                 ; Untyped                    ;
; G3_PH                         ; 0                 ; Untyped                    ;
; E0_PH                         ; 0                 ; Untyped                    ;
; E1_PH                         ; 0                 ; Untyped                    ;
; E2_PH                         ; 0                 ; Untyped                    ;
; E3_PH                         ; 0                 ; Untyped                    ;
; M_PH                          ; 0                 ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                    ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE             ;
+-------------------------------+-------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                    ;
; Entity Instance                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 6                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 46576                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[4]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; LOAD ; Input ; Info     ; Stuck at GND                                      ;
; DATA ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[3]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; LOAD ; Input ; Info     ; Stuck at GND                                      ;
; DATA ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[2]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; LOAD ; Input ; Info     ; Stuck at GND                                      ;
; DATA ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[1]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; LOAD ; Input ; Info     ; Stuck at GND                                      ;
; DATA ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|OAM:MOD_OAM|COUNTER:OAM2CNT[0]" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; C_IN ; Input ; Info     ; Stuck at VCC                                      ;
; LOAD ; Input ; Info     ; Stuck at GND                                      ;
; DATA ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[2]"                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; C_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[1]" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:FVCNT[0]" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTVCNT" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                         ;
+-------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTHCNT" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                         ;
+-------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]"                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; C_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[4]"                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; C_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[3]" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[2]" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[1]" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[0]" ;
+-------+-------+----------+--------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                ;
+-------+-------+----------+--------------------------------------------------------+
; Reset ; Input ; Info     ; Stuck at GND                                           ;
+-------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; BURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 23 14:36:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PPU_LITE -c PPU_LITE
Info: Found 1 design units, including 1 entities, in source file ppu_lite.bdf
    Info: Found entity 1: PPU_LITE
Info: Found 1 design units, including 1 entities, in source file palette_rgb_table.v
    Info: Found entity 1: PALETTE_RGB_TABLE
Info: Found 1 design units, including 1 entities, in source file oam_ram.v
    Info: Found entity 1: OAM_RAM
Info: Found 1 design units, including 1 entities, in source file oam2_ram.v
    Info: Found entity 1: OAM2_RAM
Info: Found 1 design units, including 1 entities, in source file palette_ram.v
    Info: Found entity 1: PALETTE_RAM
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: PLL
Info: Found 17 design units, including 17 entities, in source file rp2c02_lite.v
    Info: Found entity 1: RP2C02_LITE
    Info: Found entity 2: REGISTER_SELECT
    Info: Found entity 3: REG2000_2001
    Info: Found entity 4: READBUSMUX
    Info: Found entity 5: TIMING_GENERATOR
    Info: Found entity 6: ADDRESS_BUS_CONTROL
    Info: Found entity 7: BG_COLOR
    Info: Found entity 8: PAR_GEN
    Info: Found entity 9: OBJ_EVAL
    Info: Found entity 10: OAM
    Info: Found entity 11: OBJ_FIFO
    Info: Found entity 12: FIFO_HPOSCNT
    Info: Found entity 13: SHIFTREG
    Info: Found entity 14: VID_MUX
    Info: Found entity 15: PALETTE
    Info: Found entity 16: COUNTER
    Info: Found entity 17: OAM_COUNTER
Info: Elaborating entity "PPU_LITE" for the top level hierarchy
Warning: Pin "VRAMCS" not connected
Warning: Pin "VRAMA10" not connected
Info: Elaborating entity "RP2C02_LITE" for hierarchy "RP2C02_LITE:inst"
Info: Elaborating entity "REGISTER_SELECT" for hierarchy "RP2C02_LITE:inst|REGISTER_SELECT:MOD_REGISTER_SELECT"
Info: Elaborating entity "REG2000_2001" for hierarchy "RP2C02_LITE:inst|REG2000_2001:MOD_REG2000_2001"
Info: Elaborating entity "READBUSMUX" for hierarchy "RP2C02_LITE:inst|READBUSMUX:MOD_READBUSMUX"
Info: Elaborating entity "TIMING_GENERATOR" for hierarchy "RP2C02_LITE:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR"
Info: Elaborating entity "ADDRESS_BUS_CONTROL" for hierarchy "RP2C02_LITE:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL"
Info: Elaborating entity "BG_COLOR" for hierarchy "RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR"
Info: Elaborating entity "SHIFTREG" for hierarchy "RP2C02_LITE:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA"
Info: Elaborating entity "PAR_GEN" for hierarchy "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN"
Info: Elaborating entity "COUNTER" for hierarchy "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:THCNT[0]"
Info: Elaborating entity "COUNTER" for hierarchy "RP2C02_LITE:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:NTHCNT"
Info: Elaborating entity "OBJ_EVAL" for hierarchy "RP2C02_LITE:inst|OBJ_EVAL:MOD_OBJ_EVAL"
Info: Elaborating entity "OAM" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM"
Info: Elaborating entity "OAM_COUNTER" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT"
Info: Elaborating entity "OAM_RAM" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM"
Info: Elaborating entity "altsyncram" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cua1.tdf
    Info: Found entity 1: altsyncram_cua1
Info: Elaborating entity "altsyncram_cua1" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_cua1:auto_generated"
Info: Elaborating entity "OAM2_RAM" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM"
Info: Elaborating entity "altsyncram" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hsa1.tdf
    Info: Found entity 1: altsyncram_hsa1
Info: Elaborating entity "altsyncram_hsa1" for hierarchy "RP2C02_LITE:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_hsa1:auto_generated"
Info: Elaborating entity "OBJ_FIFO" for hierarchy "RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO"
Info: Elaborating entity "FIFO_HPOSCNT" for hierarchy "RP2C02_LITE:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0"
Info: Elaborating entity "VID_MUX" for hierarchy "RP2C02_LITE:inst|VID_MUX:MOD_VID_MUX"
Info: Elaborating entity "PALETTE" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE"
Info: Elaborating entity "PALETTE_RAM" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM"
Info: Elaborating entity "altsyncram" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "width_a" = "6"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fsa1.tdf
    Info: Found entity 1: altsyncram_fsa1
Info: Elaborating entity "altsyncram_fsa1" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_fsa1:auto_generated"
Info: Elaborating entity "PALETTE_RGB_TABLE" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE"
Info: Elaborating entity "altsyncram" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component"
Info: Instantiated megafunction "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "init_file" = "PALETTE_RGB_TABLE.mif"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "18"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9u41.tdf
    Info: Found entity 1: altsyncram_9u41
Info: Elaborating entity "altsyncram_9u41" for hierarchy "RP2C02_LITE:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_9u41:auto_generated"
Info: Elaborating entity "PLL" for hierarchy "PLL:inst1"
Info: Elaborating entity "altpll" for hierarchy "PLL:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL:inst1|altpll:altpll_component"
Info: Instantiated megafunction "PLL:inst1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "46576"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "VRAMCS"
    Warning (15610): No output dependent on input pin "VRAMA10"
Info: Implemented 1434 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 34 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 1331 logic cells
    Info: Implemented 40 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Tue Sep 23 14:36:31 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


