
ExProjektPingisVicMic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006314  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086314  00086314  0000e314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000874  20070000  0008631c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000a354  20070878  00086b98  00010878  2**3
                  ALLOC
  4 .stack        00002004  2007abcc  00090eec  00010878  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010874  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  0001089d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001476c  00000000  00000000  000108f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000037ef  00000000  00000000  00025064  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008e1d  00000000  00000000  00028853  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001010  00000000  00000000  00031670  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f38  00000000  00000000  00032680  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a1e1  00000000  00000000  000335b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00014363  00000000  00000000  0004d799  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000682c4  00000000  00000000  00061afc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e7c  00000000  00000000  000c9dc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007cbd0 	.word	0x2007cbd0
   80004:	000824dd 	.word	0x000824dd
   80008:	000824d9 	.word	0x000824d9
   8000c:	000824d9 	.word	0x000824d9
   80010:	000824d9 	.word	0x000824d9
   80014:	000824d9 	.word	0x000824d9
   80018:	000824d9 	.word	0x000824d9
	...
   8002c:	000807fd 	.word	0x000807fd
   80030:	000824d9 	.word	0x000824d9
   80034:	00000000 	.word	0x00000000
   80038:	00080879 	.word	0x00080879
   8003c:	000808b5 	.word	0x000808b5
   80040:	000824d9 	.word	0x000824d9
   80044:	000824d9 	.word	0x000824d9
   80048:	000824d9 	.word	0x000824d9
   8004c:	000824d9 	.word	0x000824d9
   80050:	000824d9 	.word	0x000824d9
   80054:	000824d9 	.word	0x000824d9
   80058:	000824d9 	.word	0x000824d9
   8005c:	000824d9 	.word	0x000824d9
   80060:	000824d9 	.word	0x000824d9
   80064:	000824d9 	.word	0x000824d9
   80068:	00000000 	.word	0x00000000
   8006c:	00082349 	.word	0x00082349
   80070:	0008235d 	.word	0x0008235d
   80074:	00082371 	.word	0x00082371
   80078:	00082385 	.word	0x00082385
	...
   80084:	000824d9 	.word	0x000824d9
   80088:	000824d9 	.word	0x000824d9
   8008c:	000824d9 	.word	0x000824d9
   80090:	000824d9 	.word	0x000824d9
   80094:	000824d9 	.word	0x000824d9
   80098:	000824d9 	.word	0x000824d9
   8009c:	000824d9 	.word	0x000824d9
   800a0:	000824d9 	.word	0x000824d9
   800a4:	00000000 	.word	0x00000000
   800a8:	000824d9 	.word	0x000824d9
   800ac:	000824d9 	.word	0x000824d9
   800b0:	000824d9 	.word	0x000824d9
   800b4:	000824d9 	.word	0x000824d9
   800b8:	000824d9 	.word	0x000824d9
   800bc:	000824d9 	.word	0x000824d9
   800c0:	000824d9 	.word	0x000824d9
   800c4:	000824d9 	.word	0x000824d9
   800c8:	000824d9 	.word	0x000824d9
   800cc:	000824d9 	.word	0x000824d9
   800d0:	000824d9 	.word	0x000824d9
   800d4:	000824d9 	.word	0x000824d9
   800d8:	000824d9 	.word	0x000824d9
   800dc:	000824d9 	.word	0x000824d9
   800e0:	000824d9 	.word	0x000824d9
   800e4:	000824d9 	.word	0x000824d9
   800e8:	000824d9 	.word	0x000824d9
   800ec:	000824d9 	.word	0x000824d9
   800f0:	000824d9 	.word	0x000824d9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070878 	.word	0x20070878
   80110:	00000000 	.word	0x00000000
   80114:	0008631c 	.word	0x0008631c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008631c 	.word	0x0008631c
   8013c:	2007087c 	.word	0x2007087c
   80140:	0008631c 	.word	0x0008631c
   80144:	00000000 	.word	0x00000000

00080148 <InitADC>:

/************************************************************************/
/* Configuration of AD-converter. */
/************************************************************************/
void InitADC(void)
{
   80148:	b538      	push	{r3, r4, r5, lr}
	/* Configure power management of ADC timer clock */
	pmc_enable_periph_clk(ID_ADC);
   8014a:	2025      	movs	r0, #37	; 0x25
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <InitADC+0x40>)
   8014e:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 1000000, 8); //	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);
   80150:	4c0e      	ldr	r4, [pc, #56]	; (8018c <InitADC+0x44>)
   80152:	4620      	mov	r0, r4
   80154:	490e      	ldr	r1, [pc, #56]	; (80190 <InitADC+0x48>)
   80156:	4a0f      	ldr	r2, [pc, #60]	; (80194 <InitADC+0x4c>)
   80158:	2308      	movs	r3, #8
   8015a:	4d0f      	ldr	r5, [pc, #60]	; (80198 <InitADC+0x50>)
   8015c:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1);
   8015e:	4620      	mov	r0, r4
   80160:	2100      	movs	r1, #0
   80162:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80166:	2301      	movs	r3, #1
   80168:	4d0c      	ldr	r5, [pc, #48]	; (8019c <InitADC+0x54>)
   8016a:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   8016c:	4620      	mov	r0, r4
   8016e:	2110      	movs	r1, #16
   80170:	4b0b      	ldr	r3, [pc, #44]	; (801a0 <InitADC+0x58>)
   80172:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);
   80174:	4620      	mov	r0, r4
   80176:	210a      	movs	r1, #10
   80178:	4b0a      	ldr	r3, [pc, #40]	; (801a4 <InitADC+0x5c>)
   8017a:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
   8017c:	4620      	mov	r0, r4
   8017e:	2100      	movs	r1, #0
   80180:	460a      	mov	r2, r1
   80182:	4b09      	ldr	r3, [pc, #36]	; (801a8 <InitADC+0x60>)
   80184:	4798      	blx	r3
   80186:	bd38      	pop	{r3, r4, r5, pc}
   80188:	00082481 	.word	0x00082481
   8018c:	400c0000 	.word	0x400c0000
   80190:	0a037a00 	.word	0x0a037a00
   80194:	000f4240 	.word	0x000f4240
   80198:	0008020d 	.word	0x0008020d
   8019c:	00080261 	.word	0x00080261
   801a0:	00080241 	.word	0x00080241
   801a4:	00080289 	.word	0x00080289
   801a8:	00080251 	.word	0x00080251

000801ac <ReadFanValue>:

/************************************************************************/
/* Returns a value from channel 10 on the analogue input. */
/************************************************************************/
uint32_t ReadFanValue(void)
{
   801ac:	b510      	push	{r4, lr}
	uint32_t currSensorValue;
	adc_start(ADC);
   801ae:	4c04      	ldr	r4, [pc, #16]	; (801c0 <ReadFanValue+0x14>)
   801b0:	4620      	mov	r0, r4
   801b2:	4b04      	ldr	r3, [pc, #16]	; (801c4 <ReadFanValue+0x18>)
   801b4:	4798      	blx	r3
	currSensorValue = adc_get_channel_value(ADC, ADC_CHANNEL_10);
   801b6:	4620      	mov	r0, r4
   801b8:	210a      	movs	r1, #10
   801ba:	4b03      	ldr	r3, [pc, #12]	; (801c8 <ReadFanValue+0x1c>)
   801bc:	4798      	blx	r3
	return currSensorValue;
   801be:	bd10      	pop	{r4, pc}
   801c0:	400c0000 	.word	0x400c0000
   801c4:	00080281 	.word	0x00080281
   801c8:	00080295 	.word	0x00080295

000801cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   801cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801d0:	460c      	mov	r4, r1
   801d2:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   801d4:	b960      	cbnz	r0, 801f0 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   801d6:	2a00      	cmp	r2, #0
   801d8:	dd0e      	ble.n	801f8 <_read+0x2c>
   801da:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   801dc:	4e09      	ldr	r6, [pc, #36]	; (80204 <_read+0x38>)
   801de:	4d0a      	ldr	r5, [pc, #40]	; (80208 <_read+0x3c>)
   801e0:	6830      	ldr	r0, [r6, #0]
   801e2:	4621      	mov	r1, r4
   801e4:	682b      	ldr	r3, [r5, #0]
   801e6:	4798      	blx	r3
		ptr++;
   801e8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   801ea:	42bc      	cmp	r4, r7
   801ec:	d1f8      	bne.n	801e0 <_read+0x14>
   801ee:	e006      	b.n	801fe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   801f0:	f04f 30ff 	mov.w	r0, #4294967295
   801f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   801f8:	2000      	movs	r0, #0
   801fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   801fe:	4640      	mov	r0, r8
	}
	return nChars;
}
   80200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80204:	2007abc4 	.word	0x2007abc4
   80208:	2007ab94 	.word	0x2007ab94

0008020c <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   8020c:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8020e:	2401      	movs	r4, #1
   80210:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80212:	2400      	movs	r4, #0
   80214:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   80216:	f240 2502 	movw	r5, #514	; 0x202
   8021a:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8021e:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80222:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80226:	6845      	ldr	r5, [r0, #4]
   80228:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   8022a:	0052      	lsls	r2, r2, #1
   8022c:	fbb1 f1f2 	udiv	r1, r1, r2
   80230:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80232:	022d      	lsls	r5, r5, #8
   80234:	b2ad      	uxth	r5, r5
   80236:	432b      	orrs	r3, r5
   80238:	6043      	str	r3, [r0, #4]
	return 0;
}
   8023a:	4620      	mov	r0, r4
   8023c:	bc30      	pop	{r4, r5}
   8023e:	4770      	bx	lr

00080240 <adc_set_resolution>:
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
//p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80240:	6843      	ldr	r3, [r0, #4]
   80242:	f023 0310 	bic.w	r3, r3, #16
   80246:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   80248:	6843      	ldr	r3, [r0, #4]
   8024a:	4319      	orrs	r1, r3
   8024c:	6041      	str	r1, [r0, #4]
   8024e:	4770      	bx	lr

00080250 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80250:	6843      	ldr	r3, [r0, #4]
   80252:	4319      	orrs	r1, r3
   80254:	01d2      	lsls	r2, r2, #7
   80256:	b2d3      	uxtb	r3, r2
   80258:	4319      	orrs	r1, r3
   8025a:	6041      	str	r1, [r0, #4]
   8025c:	4770      	bx	lr
   8025e:	bf00      	nop

00080260 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80260:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80262:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   80264:	4322      	orrs	r2, r4
   80266:	0609      	lsls	r1, r1, #24
   80268:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   8026c:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   8026e:	071b      	lsls	r3, r3, #28
   80270:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80274:	431a      	orrs	r2, r3
   80276:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80278:	f85d 4b04 	ldr.w	r4, [sp], #4
   8027c:	4770      	bx	lr
   8027e:	bf00      	nop

00080280 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80280:	2302      	movs	r3, #2
   80282:	6003      	str	r3, [r0, #0]
   80284:	4770      	bx	lr
   80286:	bf00      	nop

00080288 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80288:	2301      	movs	r3, #1
   8028a:	fa03 f101 	lsl.w	r1, r3, r1
   8028e:	6101      	str	r1, [r0, #16]
   80290:	4770      	bx	lr
   80292:	bf00      	nop

00080294 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80294:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80296:	bf9a      	itte	ls
   80298:	3114      	addls	r1, #20
   8029a:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   8029e:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   802a0:	4770      	bx	lr
   802a2:	bf00      	nop

000802a4 <setupUART>:
#include "SerialUART.h"

/************************************************************************/
/* Configuration of the UART. */
/************************************************************************/
void setupUART(void){
   802a4:	b530      	push	{r4, r5, lr}
   802a6:	b085      	sub	sp, #20
	pio_configure(PINS_UART_PIO, PINS_UART_TYPE, PINS_UART_MASK, PIO_DEFAULT);
   802a8:	4c12      	ldr	r4, [pc, #72]	; (802f4 <setupUART+0x50>)
   802aa:	4620      	mov	r0, r4
   802ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   802b0:	f44f 7240 	mov.w	r2, #768	; 0x300
   802b4:	2300      	movs	r3, #0
   802b6:	4d10      	ldr	r5, [pc, #64]	; (802f8 <setupUART+0x54>)
   802b8:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_UART);
   802ba:	2008      	movs	r0, #8
   802bc:	4b0f      	ldr	r3, [pc, #60]	; (802fc <setupUART+0x58>)
   802be:	4798      	blx	r3
	const sam_uart_opt_t uart0_settings = { sysclk_get_cpu_hz(), CONF_UART_BAUDRATE, UART_MR_PAR_NO };
   802c0:	4b0f      	ldr	r3, [pc, #60]	; (80300 <setupUART+0x5c>)
   802c2:	9301      	str	r3, [sp, #4]
   802c4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   802c8:	9302      	str	r3, [sp, #8]
   802ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   802ce:	9303      	str	r3, [sp, #12]
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   802d0:	f44f 7380 	mov.w	r3, #256	; 0x100
   802d4:	6663      	str	r3, [r4, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   802d6:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   802d8:	6263      	str	r3, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   802da:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   802de:	6f23      	ldr	r3, [r4, #112]	; 0x70
   802e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   802e4:	6723      	str	r3, [r4, #112]	; 0x70
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	uart_init(UART, &uart0_settings);
   802e6:	4807      	ldr	r0, [pc, #28]	; (80304 <setupUART+0x60>)
   802e8:	a901      	add	r1, sp, #4
   802ea:	4b07      	ldr	r3, [pc, #28]	; (80308 <setupUART+0x64>)
   802ec:	4798      	blx	r3
}
   802ee:	b005      	add	sp, #20
   802f0:	bd30      	pop	{r4, r5, pc}
   802f2:	bf00      	nop
   802f4:	400e0e00 	.word	0x400e0e00
   802f8:	000820ed 	.word	0x000820ed
   802fc:	00082481 	.word	0x00082481
   80300:	0501bd00 	.word	0x0501bd00
   80304:	400e0800 	.word	0x400e0800
   80308:	00081ef5 	.word	0x00081ef5

0008030c <readByte>:
}

/************************************************************************/
/* Get and return a binary value. */
/************************************************************************/
uint8_t readByte(void){
   8030c:	b500      	push	{lr}
   8030e:	b083      	sub	sp, #12
	uint8_t value;
	uart_read(CONF_UART, &value);
   80310:	4804      	ldr	r0, [pc, #16]	; (80324 <readByte+0x18>)
   80312:	f10d 0107 	add.w	r1, sp, #7
   80316:	4b04      	ldr	r3, [pc, #16]	; (80328 <readByte+0x1c>)
   80318:	4798      	blx	r3
	return value;
}
   8031a:	f89d 0007 	ldrb.w	r0, [sp, #7]
   8031e:	b003      	add	sp, #12
   80320:	f85d fb04 	ldr.w	pc, [sp], #4
   80324:	400e0800 	.word	0x400e0800
   80328:	00081f3d 	.word	0x00081f3d

0008032c <isRXReady>:

/************************************************************************/
/* Check if reciever side of UART is ready. */
/************************************************************************/
uint32_t isRXReady(void){
	return UART->UART_SR & UART_SR_RXRDY;
   8032c:	4b02      	ldr	r3, [pc, #8]	; (80338 <isRXReady+0xc>)
   8032e:	6958      	ldr	r0, [r3, #20]
   80330:	f000 0001 	and.w	r0, r0, #1
   80334:	4770      	bx	lr
   80336:	bf00      	nop
   80338:	400e0800 	.word	0x400e0800

0008033c <InitPIN40>:

/************************************************************************/
/* Initiation of digital pin 40 on the Arduino Due board. */
/************************************************************************/
void InitPIN40(void)
{
   8033c:	b538      	push	{r3, r4, r5, lr}
	pwmPIN40.channel = PWM_CHANNEL_3;
   8033e:	490c      	ldr	r1, [pc, #48]	; (80370 <InitPIN40+0x34>)
   80340:	2403      	movs	r4, #3
   80342:	600c      	str	r4, [r1, #0]
	pwmPIN40.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80344:	220b      	movs	r2, #11
   80346:	604a      	str	r2, [r1, #4]
	pwmPIN40.ul_duty = 0;
   80348:	2200      	movs	r2, #0
   8034a:	60ca      	str	r2, [r1, #12]
	pwmPIN40.ul_period = 100;
   8034c:	2264      	movs	r2, #100	; 0x64
   8034e:	610a      	str	r2, [r1, #16]
	pwm_channel_init(PWM, &pwmPIN40);
   80350:	4d08      	ldr	r5, [pc, #32]	; (80374 <InitPIN40+0x38>)
   80352:	4628      	mov	r0, r5
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <InitPIN40+0x3c>)
   80356:	4798      	blx	r3
	pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC8B_PWML3);
   80358:	4808      	ldr	r0, [pc, #32]	; (8037c <InitPIN40+0x40>)
   8035a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8035e:	f44f 7280 	mov.w	r2, #256	; 0x100
   80362:	4b07      	ldr	r3, [pc, #28]	; (80380 <InitPIN40+0x44>)
   80364:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_3);
   80366:	4628      	mov	r0, r5
   80368:	4621      	mov	r1, r4
   8036a:	4b06      	ldr	r3, [pc, #24]	; (80384 <InitPIN40+0x48>)
   8036c:	4798      	blx	r3
   8036e:	bd38      	pop	{r3, r4, r5, pc}
   80370:	2007ab98 	.word	0x2007ab98
   80374:	40094000 	.word	0x40094000
   80378:	00081db5 	.word	0x00081db5
   8037c:	400e1200 	.word	0x400e1200
   80380:	00082051 	.word	0x00082051
   80384:	00081edd 	.word	0x00081edd

00080388 <InitPWM>:
pwm_channel_t pwmPIN40;

/************************************************************************/
/* Configuration of the Pulse Width Modulation (PWM). */
/************************************************************************/
void InitPWM(void){
   80388:	b510      	push	{r4, lr}
   8038a:	b084      	sub	sp, #16
	pmc_enable_periph_clk(ID_PWM);
   8038c:	2024      	movs	r0, #36	; 0x24
   8038e:	4b0a      	ldr	r3, [pc, #40]	; (803b8 <InitPWM+0x30>)
   80390:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_3);
   80392:	4c0a      	ldr	r4, [pc, #40]	; (803bc <InitPWM+0x34>)
   80394:	4620      	mov	r0, r4
   80396:	2103      	movs	r1, #3
   80398:	4b09      	ldr	r3, [pc, #36]	; (803c0 <InitPWM+0x38>)
   8039a:	4798      	blx	r3
	
	pwm_clock_t clock_setting = {
   8039c:	4b09      	ldr	r3, [pc, #36]	; (803c4 <InitPWM+0x3c>)
   8039e:	9301      	str	r3, [sp, #4]
   803a0:	2300      	movs	r3, #0
   803a2:	9302      	str	r3, [sp, #8]
   803a4:	4b08      	ldr	r3, [pc, #32]	; (803c8 <InitPWM+0x40>)
   803a6:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000 * 1000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
   803a8:	4620      	mov	r0, r4
   803aa:	a901      	add	r1, sp, #4
   803ac:	4b07      	ldr	r3, [pc, #28]	; (803cc <InitPWM+0x44>)
   803ae:	4798      	blx	r3
	
	InitPIN40();
   803b0:	4b07      	ldr	r3, [pc, #28]	; (803d0 <InitPWM+0x48>)
   803b2:	4798      	blx	r3
}
   803b4:	b004      	add	sp, #16
   803b6:	bd10      	pop	{r4, pc}
   803b8:	00082481 	.word	0x00082481
   803bc:	40094000 	.word	0x40094000
   803c0:	00081ee9 	.word	0x00081ee9
   803c4:	000f4240 	.word	0x000f4240
   803c8:	0501bd00 	.word	0x0501bd00
   803cc:	00081d75 	.word	0x00081d75
   803d0:	0008033d 	.word	0x0008033d

000803d4 <CalcFanValue>:

/************************************************************************/
/* Calculation of the output value. */
/************************************************************************/
void CalcFanValue(uint32_t dutyCycle)
{
   803d4:	b508      	push	{r3, lr}
   803d6:	4602      	mov	r2, r0
	if(dutyCycle <= 100 && dutyCycle >=0)
   803d8:	2864      	cmp	r0, #100	; 0x64
   803da:	d803      	bhi.n	803e4 <CalcFanValue+0x10>
	{
		pwm_channel_update_duty(PWM, &pwmPIN40, dutyCycle);
   803dc:	4802      	ldr	r0, [pc, #8]	; (803e8 <CalcFanValue+0x14>)
   803de:	4903      	ldr	r1, [pc, #12]	; (803ec <CalcFanValue+0x18>)
   803e0:	4b03      	ldr	r3, [pc, #12]	; (803f0 <CalcFanValue+0x1c>)
   803e2:	4798      	blx	r3
   803e4:	bd08      	pop	{r3, pc}
   803e6:	bf00      	nop
   803e8:	40094000 	.word	0x40094000
   803ec:	2007ab98 	.word	0x2007ab98
   803f0:	00081eb9 	.word	0x00081eb9

000803f4 <SetDesiredValue>:
/************************************************************************/
/* Setup for default values. */
/************************************************************************/
void SetDesiredValue(uint32_t value)
{
	switch(value)
   803f4:	3814      	subs	r0, #20
   803f6:	2814      	cmp	r0, #20
   803f8:	d833      	bhi.n	80462 <SetDesiredValue+0x6e>
   803fa:	e8df f000 	tbb	[pc, r0]
   803fe:	320b      	.short	0x320b
   80400:	13323232 	.word	0x13323232
   80404:	32323232 	.word	0x32323232
   80408:	3232321b 	.word	0x3232321b
   8040c:	32322332 	.word	0x32322332
   80410:	3232      	.short	0x3232
   80412:	2b          	.byte	0x2b
   80413:	00          	.byte	0x00
	{
		case 20:
		desiredValue = DISTANCE_20;
   80414:	f240 12d1 	movw	r2, #465	; 0x1d1
   80418:	4b12      	ldr	r3, [pc, #72]	; (80464 <SetDesiredValue+0x70>)
   8041a:	601a      	str	r2, [r3, #0]
		initialU = 85;
   8041c:	2255      	movs	r2, #85	; 0x55
   8041e:	4b12      	ldr	r3, [pc, #72]	; (80468 <SetDesiredValue+0x74>)
   80420:	601a      	str	r2, [r3, #0]
		break;
   80422:	4770      	bx	lr
		case 25:
		desiredValue =  DISTANCE_25;
   80424:	f240 12a9 	movw	r2, #425	; 0x1a9
   80428:	4b0e      	ldr	r3, [pc, #56]	; (80464 <SetDesiredValue+0x70>)
   8042a:	601a      	str	r2, [r3, #0]
		initialU = 77;
   8042c:	224d      	movs	r2, #77	; 0x4d
   8042e:	4b0e      	ldr	r3, [pc, #56]	; (80468 <SetDesiredValue+0x74>)
   80430:	601a      	str	r2, [r3, #0]
		break;
   80432:	4770      	bx	lr
		case 30:
		desiredValue = DISTANCE_30;
   80434:	f240 129f 	movw	r2, #415	; 0x19f
   80438:	4b0a      	ldr	r3, [pc, #40]	; (80464 <SetDesiredValue+0x70>)
   8043a:	601a      	str	r2, [r3, #0]
		initialU = 70;
   8043c:	2246      	movs	r2, #70	; 0x46
   8043e:	4b0a      	ldr	r3, [pc, #40]	; (80468 <SetDesiredValue+0x74>)
   80440:	601a      	str	r2, [r3, #0]
		break;
   80442:	4770      	bx	lr
		case 35:
		desiredValue = DISTANCE_35;
   80444:	f44f 72c8 	mov.w	r2, #400	; 0x190
   80448:	4b06      	ldr	r3, [pc, #24]	; (80464 <SetDesiredValue+0x70>)
   8044a:	601a      	str	r2, [r3, #0]
		initialU = 62;
   8044c:	223e      	movs	r2, #62	; 0x3e
   8044e:	4b06      	ldr	r3, [pc, #24]	; (80468 <SetDesiredValue+0x74>)
   80450:	601a      	str	r2, [r3, #0]
		break;
   80452:	4770      	bx	lr
		case 40:
		desiredValue = DISTANCE_40;
   80454:	f44f 72c3 	mov.w	r2, #390	; 0x186
   80458:	4b02      	ldr	r3, [pc, #8]	; (80464 <SetDesiredValue+0x70>)
   8045a:	601a      	str	r2, [r3, #0]
		initialU = 55;
   8045c:	2237      	movs	r2, #55	; 0x37
   8045e:	4b02      	ldr	r3, [pc, #8]	; (80468 <SetDesiredValue+0x74>)
   80460:	601a      	str	r2, [r3, #0]
   80462:	4770      	bx	lr
   80464:	20070894 	.word	0x20070894
   80468:	2007089c 	.word	0x2007089c
   8046c:	00000000 	.word	0x00000000

00080470 <taskModulate>:

/************************************************************************/
/* Task that handle the regulation process of the actuator. */
/************************************************************************/
void taskModulate(void *p)
{
   80470:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
   80474:	b082      	sub	sp, #8
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80476:	4b50      	ldr	r3, [pc, #320]	; (805b8 <taskModulate+0x148>)
   80478:	4798      	blx	r3
   8047a:	9001      	str	r0, [sp, #4]
	for(;;)
	{
		xSampleTime = (portTickType)samplingTimeMS;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   8047c:	a801      	add	r0, sp, #4
   8047e:	2132      	movs	r1, #50	; 0x32
   80480:	4b4e      	ldr	r3, [pc, #312]	; (805bc <taskModulate+0x14c>)
   80482:	4798      	blx	r3
		
		if(flag == 0)
   80484:	4b4e      	ldr	r3, [pc, #312]	; (805c0 <taskModulate+0x150>)
   80486:	781b      	ldrb	r3, [r3, #0]
   80488:	b953      	cbnz	r3, 804a0 <taskModulate+0x30>
		{
			ready = 0;
   8048a:	2000      	movs	r0, #0
   8048c:	4b4d      	ldr	r3, [pc, #308]	; (805c4 <taskModulate+0x154>)
   8048e:	6018      	str	r0, [r3, #0]
			
			error = 0;
   80490:	4b4d      	ldr	r3, [pc, #308]	; (805c8 <taskModulate+0x158>)
   80492:	6018      	str	r0, [r3, #0]
			prevError = 0;
   80494:	4b4d      	ldr	r3, [pc, #308]	; (805cc <taskModulate+0x15c>)
   80496:	6018      	str	r0, [r3, #0]
			w = 0;
   80498:	4b4d      	ldr	r3, [pc, #308]	; (805d0 <taskModulate+0x160>)
   8049a:	6018      	str	r0, [r3, #0]

			CalcFanValue(0);
   8049c:	4b4d      	ldr	r3, [pc, #308]	; (805d4 <taskModulate+0x164>)
   8049e:	4798      	blx	r3
		}
		
		if(flag == 1 && ready == 0)
   804a0:	4b47      	ldr	r3, [pc, #284]	; (805c0 <taskModulate+0x150>)
   804a2:	781b      	ldrb	r3, [r3, #0]
   804a4:	2b01      	cmp	r3, #1
   804a6:	d1e9      	bne.n	8047c <taskModulate+0xc>
   804a8:	4b46      	ldr	r3, [pc, #280]	; (805c4 <taskModulate+0x154>)
   804aa:	681b      	ldr	r3, [r3, #0]
   804ac:	b9a3      	cbnz	r3, 804d8 <taskModulate+0x68>
		{
			if (isRXReady())
   804ae:	4b4a      	ldr	r3, [pc, #296]	; (805d8 <taskModulate+0x168>)
   804b0:	4798      	blx	r3
   804b2:	b168      	cbz	r0, 804d0 <taskModulate+0x60>
			{
				if((readByte() != 1) || (readByte() != 0))
   804b4:	4b49      	ldr	r3, [pc, #292]	; (805dc <taskModulate+0x16c>)
   804b6:	4798      	blx	r3
   804b8:	2801      	cmp	r0, #1
   804ba:	d102      	bne.n	804c2 <taskModulate+0x52>
   804bc:	4b47      	ldr	r3, [pc, #284]	; (805dc <taskModulate+0x16c>)
   804be:	4798      	blx	r3
   804c0:	b130      	cbz	r0, 804d0 <taskModulate+0x60>
				{
					SetDesiredValue(readByte());
   804c2:	4b46      	ldr	r3, [pc, #280]	; (805dc <taskModulate+0x16c>)
   804c4:	4798      	blx	r3
   804c6:	4b46      	ldr	r3, [pc, #280]	; (805e0 <taskModulate+0x170>)
   804c8:	4798      	blx	r3
					ready = 1;
   804ca:	2201      	movs	r2, #1
   804cc:	4b3d      	ldr	r3, [pc, #244]	; (805c4 <taskModulate+0x154>)
   804ce:	601a      	str	r2, [r3, #0]
				}
			}
		}
		
		if(flag == 1 && ready == 1)
   804d0:	4b3b      	ldr	r3, [pc, #236]	; (805c0 <taskModulate+0x150>)
   804d2:	781b      	ldrb	r3, [r3, #0]
   804d4:	2b01      	cmp	r3, #1
   804d6:	d1d1      	bne.n	8047c <taskModulate+0xc>
   804d8:	4b3a      	ldr	r3, [pc, #232]	; (805c4 <taskModulate+0x154>)
   804da:	681b      	ldr	r3, [r3, #0]
   804dc:	2b01      	cmp	r3, #1
   804de:	d1cd      	bne.n	8047c <taskModulate+0xc>
		{
			int32_t currSensorValue = ReadFanValue();
   804e0:	4b40      	ldr	r3, [pc, #256]	; (805e4 <taskModulate+0x174>)
   804e2:	4798      	blx	r3
   804e4:	4606      	mov	r6, r0
			error = desiredValue - currSensorValue;
   804e6:	4b40      	ldr	r3, [pc, #256]	; (805e8 <taskModulate+0x178>)
   804e8:	6818      	ldr	r0, [r3, #0]
   804ea:	1b80      	subs	r0, r0, r6
   804ec:	4b36      	ldr	r3, [pc, #216]	; (805c8 <taskModulate+0x158>)
   804ee:	6018      	str	r0, [r3, #0]
			
			if(error < 0)
   804f0:	2800      	cmp	r0, #0
   804f2:	da07      	bge.n	80504 <taskModulate+0x94>
			{
				finalU = initialU;
   804f4:	4b3d      	ldr	r3, [pc, #244]	; (805ec <taskModulate+0x17c>)
   804f6:	681a      	ldr	r2, [r3, #0]
   804f8:	4b3d      	ldr	r3, [pc, #244]	; (805f0 <taskModulate+0x180>)
   804fa:	601a      	str	r2, [r3, #0]
				w=100;
   804fc:	2264      	movs	r2, #100	; 0x64
   804fe:	4b34      	ldr	r3, [pc, #208]	; (805d0 <taskModulate+0x160>)
   80500:	601a      	str	r2, [r3, #0]
   80502:	e03f      	b.n	80584 <taskModulate+0x114>
	double proportionalPart;
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
   80504:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8060c <taskModulate+0x19c>
   80508:	47c0      	blx	r8
   8050a:	4604      	mov	r4, r0
   8050c:	460d      	mov	r5, r1
				finalU = initialU;
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   8050e:	4b2f      	ldr	r3, [pc, #188]	; (805cc <taskModulate+0x15c>)
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
	integralPart = (double)sumErr * (sampTime/k_i);
	derivingPart = ((double)currErr - (double)prevErr) * (k_d / sampTime);
   80510:	6818      	ldr	r0, [r3, #0]
   80512:	47c0      	blx	r8
   80514:	4602      	mov	r2, r0
   80516:	460b      	mov	r3, r1
   80518:	4620      	mov	r0, r4
   8051a:	4629      	mov	r1, r5
   8051c:	4f35      	ldr	r7, [pc, #212]	; (805f4 <taskModulate+0x184>)
   8051e:	47b8      	blx	r7
   80520:	4f35      	ldr	r7, [pc, #212]	; (805f8 <taskModulate+0x188>)
   80522:	2200      	movs	r2, #0
   80524:	4b35      	ldr	r3, [pc, #212]	; (805fc <taskModulate+0x18c>)
   80526:	47b8      	blx	r7
   80528:	4682      	mov	sl, r0
   8052a:	468b      	mov	fp, r1
	double proportionalPart;
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
   8052c:	4620      	mov	r0, r4
   8052e:	4629      	mov	r1, r5
   80530:	a31d      	add	r3, pc, #116	; (adr r3, 805a8 <taskModulate+0x138>)
   80532:	e9d3 2300 	ldrd	r2, r3, [r3]
   80536:	47b8      	blx	r7
   80538:	4604      	mov	r4, r0
   8053a:	460d      	mov	r5, r1
				finalU = initialU;
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   8053c:	4b24      	ldr	r3, [pc, #144]	; (805d0 <taskModulate+0x160>)
	double integralPart;
	double derivingPart;
	int32_t signal;
	
	proportionalPart = k_p * (double)currErr;
	integralPart = (double)sumErr * (sampTime/k_i);
   8053e:	6818      	ldr	r0, [r3, #0]
   80540:	47c0      	blx	r8
   80542:	a31b      	add	r3, pc, #108	; (adr r3, 805b0 <taskModulate+0x140>)
   80544:	e9d3 2300 	ldrd	r2, r3, [r3]
   80548:	47b8      	blx	r7
   8054a:	4602      	mov	r2, r0
   8054c:	460b      	mov	r3, r1
	derivingPart = ((double)currErr - (double)prevErr) * (k_d / sampTime);
	signal = proportionalPart + integralPart + derivingPart;
   8054e:	4f2c      	ldr	r7, [pc, #176]	; (80600 <taskModulate+0x190>)
   80550:	4620      	mov	r0, r4
   80552:	4629      	mov	r1, r5
   80554:	47b8      	blx	r7
   80556:	4602      	mov	r2, r0
   80558:	460b      	mov	r3, r1
   8055a:	4650      	mov	r0, sl
   8055c:	4659      	mov	r1, fp
   8055e:	47b8      	blx	r7
   80560:	4b28      	ldr	r3, [pc, #160]	; (80604 <taskModulate+0x194>)
   80562:	4798      	blx	r3
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
				if(finalU < 0)
   80564:	2800      	cmp	r0, #0
   80566:	da05      	bge.n	80574 <taskModulate+0x104>
				{
					finalU = abs(finalU);
   80568:	2800      	cmp	r0, #0
   8056a:	bfb8      	it	lt
   8056c:	4240      	neglt	r0, r0
   8056e:	4b20      	ldr	r3, [pc, #128]	; (805f0 <taskModulate+0x180>)
   80570:	6018      	str	r0, [r3, #0]
   80572:	e007      	b.n	80584 <taskModulate+0x114>
				}
				else if (finalU > 100)
   80574:	2864      	cmp	r0, #100	; 0x64
   80576:	dc02      	bgt.n	8057e <taskModulate+0x10e>
				finalU = initialU;
				w=100;
			}
			else
			{
				finalU = CalcSignal(samplingTime, kp, ki, kd, error, prevError, w);
   80578:	4b1d      	ldr	r3, [pc, #116]	; (805f0 <taskModulate+0x180>)
   8057a:	6018      	str	r0, [r3, #0]
   8057c:	e002      	b.n	80584 <taskModulate+0x114>
				{
					finalU = abs(finalU);
				}
				else if (finalU > 100)
				{
					finalU = 100;
   8057e:	2264      	movs	r2, #100	; 0x64
   80580:	4b1b      	ldr	r3, [pc, #108]	; (805f0 <taskModulate+0x180>)
   80582:	601a      	str	r2, [r3, #0]
				}
			}
			prevError = error;
   80584:	4c10      	ldr	r4, [pc, #64]	; (805c8 <taskModulate+0x158>)
   80586:	6822      	ldr	r2, [r4, #0]
   80588:	4b10      	ldr	r3, [pc, #64]	; (805cc <taskModulate+0x15c>)
   8058a:	601a      	str	r2, [r3, #0]
			w = w + prevError;
   8058c:	4b10      	ldr	r3, [pc, #64]	; (805d0 <taskModulate+0x160>)
   8058e:	6819      	ldr	r1, [r3, #0]
   80590:	440a      	add	r2, r1
   80592:	601a      	str	r2, [r3, #0]
			
			CalcFanValue(finalU);
   80594:	4d16      	ldr	r5, [pc, #88]	; (805f0 <taskModulate+0x180>)
   80596:	6828      	ldr	r0, [r5, #0]
   80598:	4b0e      	ldr	r3, [pc, #56]	; (805d4 <taskModulate+0x164>)
   8059a:	4798      	blx	r3
			setInfo(finalU, currSensorValue, error);
   8059c:	6828      	ldr	r0, [r5, #0]
   8059e:	4631      	mov	r1, r6
   805a0:	6822      	ldr	r2, [r4, #0]
   805a2:	4b19      	ldr	r3, [pc, #100]	; (80608 <taskModulate+0x198>)
   805a4:	4798      	blx	r3
   805a6:	e769      	b.n	8047c <taskModulate+0xc>
   805a8:	33333333 	.word	0x33333333
   805ac:	3fd33333 	.word	0x3fd33333
   805b0:	47ae147b 	.word	0x47ae147b
   805b4:	3fa47ae1 	.word	0x3fa47ae1
   805b8:	00081299 	.word	0x00081299
   805bc:	000814e1 	.word	0x000814e1
   805c0:	20070900 	.word	0x20070900
   805c4:	200708a8 	.word	0x200708a8
   805c8:	200708a0 	.word	0x200708a0
   805cc:	20070898 	.word	0x20070898
   805d0:	200708a4 	.word	0x200708a4
   805d4:	000803d5 	.word	0x000803d5
   805d8:	0008032d 	.word	0x0008032d
   805dc:	0008030d 	.word	0x0008030d
   805e0:	000803f5 	.word	0x000803f5
   805e4:	000801ad 	.word	0x000801ad
   805e8:	20070894 	.word	0x20070894
   805ec:	2007089c 	.word	0x2007089c
   805f0:	200708ac 	.word	0x200708ac
   805f4:	00082a05 	.word	0x00082a05
   805f8:	00082d6d 	.word	0x00082d6d
   805fc:	400e0000 	.word	0x400e0000
   80600:	00082a09 	.word	0x00082a09
   80604:	00083191 	.word	0x00083191
   80608:	00080701 	.word	0x00080701
   8060c:	00082ca1 	.word	0x00082ca1

00080610 <ShiftControlSignalBuffer>:

/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftControlSignalBuffer(void)
{
   80610:	4b04      	ldr	r3, [pc, #16]	; (80624 <ShiftControlSignalBuffer+0x14>)
   80612:	f103 014c 	add.w	r1, r3, #76	; 0x4c
	for(int i = 0; i<SIZE-1; i++)
	{
		circBuffertControlSignal[i] = circBuffertControlSignal[i+1];
   80616:	685a      	ldr	r2, [r3, #4]
   80618:	f843 2b04 	str.w	r2, [r3], #4
/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftControlSignalBuffer(void)
{
	for(int i = 0; i<SIZE-1; i++)
   8061c:	428b      	cmp	r3, r1
   8061e:	d1fa      	bne.n	80616 <ShiftControlSignalBuffer+0x6>
	{
		circBuffertControlSignal[i] = circBuffertControlSignal[i+1];
	}
}
   80620:	4770      	bx	lr
   80622:	bf00      	nop
   80624:	20070954 	.word	0x20070954

00080628 <ShiftActualValueBuffer>:

/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftActualValueBuffer(void)
{
   80628:	4b04      	ldr	r3, [pc, #16]	; (8063c <ShiftActualValueBuffer+0x14>)
   8062a:	f103 014c 	add.w	r1, r3, #76	; 0x4c
	for(int i = 0; i<SIZE-1; i++)
	{
		circBuffertActualValue[i] = circBuffertActualValue[i+1];
   8062e:	685a      	ldr	r2, [r3, #4]
   80630:	f843 2b04 	str.w	r2, [r3], #4
/************************************************************************/
/* Shift the array down by one step. */
/************************************************************************/
void ShiftActualValueBuffer(void)
{
	for(int i = 0; i<SIZE-1; i++)
   80634:	428b      	cmp	r3, r1
   80636:	d1fa      	bne.n	8062e <ShiftActualValueBuffer+0x6>
	{
		circBuffertActualValue[i] = circBuffertActualValue[i+1];
	}
}
   80638:	4770      	bx	lr
   8063a:	bf00      	nop
   8063c:	20070904 	.word	0x20070904

00080640 <taskSendToMatlab>:

/************************************************************************/
/* Task that handle the communication to an from a serial port. */
/************************************************************************/
void taskSendToMatlab(void *p)
{
   80640:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80644:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	portTickType xSampleTime;
	
	xSampleTime = 250;
	xLastWakeTime = xTaskGetTickCount();
   80646:	4b15      	ldr	r3, [pc, #84]	; (8069c <taskSendToMatlab+0x5c>)
   80648:	4798      	blx	r3
   8064a:	9001      	str	r0, [sp, #4]
	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   8064c:	4e14      	ldr	r6, [pc, #80]	; (806a0 <taskSendToMatlab+0x60>)
		
		if (isRXReady())
   8064e:	4d15      	ldr	r5, [pc, #84]	; (806a4 <taskSendToMatlab+0x64>)
		{
			if(readByte() == 1 || readByte() == 0)
   80650:	4f15      	ldr	r7, [pc, #84]	; (806a8 <taskSendToMatlab+0x68>)
			{
				flag = readByte();
   80652:	4c16      	ldr	r4, [pc, #88]	; (806ac <taskSendToMatlab+0x6c>)
	
	xSampleTime = 250;
	xLastWakeTime = xTaskGetTickCount();
	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80654:	a801      	add	r0, sp, #4
   80656:	21fa      	movs	r1, #250	; 0xfa
   80658:	47b0      	blx	r6
		
		if (isRXReady())
   8065a:	47a8      	blx	r5
   8065c:	b130      	cbz	r0, 8066c <taskSendToMatlab+0x2c>
		{
			if(readByte() == 1 || readByte() == 0)
   8065e:	47b8      	blx	r7
   80660:	2801      	cmp	r0, #1
   80662:	d001      	beq.n	80668 <taskSendToMatlab+0x28>
   80664:	47b8      	blx	r7
   80666:	b908      	cbnz	r0, 8066c <taskSendToMatlab+0x2c>
			{
				flag = readByte();
   80668:	47b8      	blx	r7
   8066a:	7020      	strb	r0, [r4, #0]
			}
		}
		
		if(flag == 1)
   8066c:	7823      	ldrb	r3, [r4, #0]
   8066e:	2b01      	cmp	r3, #1
   80670:	d1f0      	bne.n	80654 <taskSendToMatlab+0x14>
		{
			printf("%d\n", circBuffertControlSignal[0]);
   80672:	f8df 9050 	ldr.w	r9, [pc, #80]	; 806c4 <taskSendToMatlab+0x84>
   80676:	4648      	mov	r0, r9
   80678:	4b0d      	ldr	r3, [pc, #52]	; (806b0 <taskSendToMatlab+0x70>)
   8067a:	6819      	ldr	r1, [r3, #0]
   8067c:	f8df 8048 	ldr.w	r8, [pc, #72]	; 806c8 <taskSendToMatlab+0x88>
   80680:	47c0      	blx	r8
			printf("%d\n", circBuffertActualValue[0]);
   80682:	4648      	mov	r0, r9
   80684:	4b0b      	ldr	r3, [pc, #44]	; (806b4 <taskSendToMatlab+0x74>)
   80686:	6819      	ldr	r1, [r3, #0]
   80688:	47c0      	blx	r8
			printf("%d\n", circBuffertError[0]);
   8068a:	4648      	mov	r0, r9
   8068c:	4b0a      	ldr	r3, [pc, #40]	; (806b8 <taskSendToMatlab+0x78>)
   8068e:	6819      	ldr	r1, [r3, #0]
   80690:	47c0      	blx	r8
			ShiftControlSignalBuffer();
   80692:	4b0a      	ldr	r3, [pc, #40]	; (806bc <taskSendToMatlab+0x7c>)
   80694:	4798      	blx	r3
			ShiftActualValueBuffer();
   80696:	4b0a      	ldr	r3, [pc, #40]	; (806c0 <taskSendToMatlab+0x80>)
   80698:	4798      	blx	r3
   8069a:	e7db      	b.n	80654 <taskSendToMatlab+0x14>
   8069c:	00081299 	.word	0x00081299
   806a0:	000814e1 	.word	0x000814e1
   806a4:	0008032d 	.word	0x0008032d
   806a8:	0008030d 	.word	0x0008030d
   806ac:	20070900 	.word	0x20070900
   806b0:	20070954 	.word	0x20070954
   806b4:	20070904 	.word	0x20070904
   806b8:	200708b0 	.word	0x200708b0
   806bc:	00080611 	.word	0x00080611
   806c0:	00080629 	.word	0x00080629
   806c4:	000861d8 	.word	0x000861d8
   806c8:	00083231 	.word	0x00083231

000806cc <findVacantPositionActualValue>:

/************************************************************************/
/* Return the first vacant position in the array. */
/************************************************************************/
int32_t findVacantPositionActualValue(void)
{
   806cc:	b508      	push	{r3, lr}
	for(int i = 0; i<SIZE; i++)
	{
		if(circBuffertActualValue[i] == 0)
   806ce:	4b0a      	ldr	r3, [pc, #40]	; (806f8 <findVacantPositionActualValue+0x2c>)
   806d0:	6818      	ldr	r0, [r3, #0]
   806d2:	b178      	cbz	r0, 806f4 <findVacantPositionActualValue+0x28>
		{
			return i;
		}
		if(circBuffertActualValue[SIZE] != 0)
   806d4:	6d18      	ldr	r0, [r3, #80]	; 0x50
   806d6:	b940      	cbnz	r0, 806ea <findVacantPositionActualValue+0x1e>
   806d8:	461a      	mov	r2, r3
/************************************************************************/
/* Return the first vacant position in the array. */
/************************************************************************/
int32_t findVacantPositionActualValue(void)
{
	for(int i = 0; i<SIZE; i++)
   806da:	2301      	movs	r3, #1
	{
		if(circBuffertActualValue[i] == 0)
   806dc:	f852 1f04 	ldr.w	r1, [r2, #4]!
   806e0:	b139      	cbz	r1, 806f2 <findVacantPositionActualValue+0x26>
/************************************************************************/
/* Return the first vacant position in the array. */
/************************************************************************/
int32_t findVacantPositionActualValue(void)
{
	for(int i = 0; i<SIZE; i++)
   806e2:	3301      	adds	r3, #1
   806e4:	2b14      	cmp	r3, #20
   806e6:	d1f9      	bne.n	806dc <findVacantPositionActualValue+0x10>
   806e8:	bd08      	pop	{r3, pc}
		{
			return i;
		}
		if(circBuffertActualValue[SIZE] != 0)
		{
			ShiftActualValueBuffer();
   806ea:	4b04      	ldr	r3, [pc, #16]	; (806fc <findVacantPositionActualValue+0x30>)
   806ec:	4798      	blx	r3
			return SIZE;
   806ee:	2014      	movs	r0, #20
   806f0:	bd08      	pop	{r3, pc}
   806f2:	4618      	mov	r0, r3
		}
	}
	return 0;
}
   806f4:	bd08      	pop	{r3, pc}
   806f6:	bf00      	nop
   806f8:	20070904 	.word	0x20070904
   806fc:	00080629 	.word	0x00080629

00080700 <setInfo>:
}

/************************************************************************/
/* Set values for the controlsignal, sensor and the current error. */
/************************************************************************/
void setInfo(int32_t controlSignal, int32_t actualValue, int32_t error){
   80700:	b538      	push	{r3, r4, r5, lr}
   80702:	460d      	mov	r5, r1
   80704:	4614      	mov	r4, r2
	circBuffertControlSignal[0] = controlSignal;
   80706:	4b05      	ldr	r3, [pc, #20]	; (8071c <setInfo+0x1c>)
   80708:	6018      	str	r0, [r3, #0]
	circBuffertActualValue[findVacantPositionActualValue()] = actualValue;
   8070a:	4b05      	ldr	r3, [pc, #20]	; (80720 <setInfo+0x20>)
   8070c:	4798      	blx	r3
   8070e:	4b05      	ldr	r3, [pc, #20]	; (80724 <setInfo+0x24>)
   80710:	f843 5020 	str.w	r5, [r3, r0, lsl #2]
	circBuffertError[0] = error;
   80714:	4b04      	ldr	r3, [pc, #16]	; (80728 <setInfo+0x28>)
   80716:	601c      	str	r4, [r3, #0]
   80718:	bd38      	pop	{r3, r4, r5, pc}
   8071a:	bf00      	nop
   8071c:	20070954 	.word	0x20070954
   80720:	000806cd 	.word	0x000806cd
   80724:	20070904 	.word	0x20070904
   80728:	200708b0 	.word	0x200708b0

0008072c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   8072c:	f100 0308 	add.w	r3, r0, #8
   80730:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80732:	f04f 32ff 	mov.w	r2, #4294967295
   80736:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80738:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   8073a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   8073c:	2300      	movs	r3, #0
   8073e:	6003      	str	r3, [r0, #0]
   80740:	4770      	bx	lr
   80742:	bf00      	nop

00080744 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80744:	2300      	movs	r3, #0
   80746:	6103      	str	r3, [r0, #16]
   80748:	4770      	bx	lr
   8074a:	bf00      	nop

0008074c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   8074c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8074e:	685a      	ldr	r2, [r3, #4]
   80750:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80752:	6842      	ldr	r2, [r0, #4]
   80754:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80756:	685a      	ldr	r2, [r3, #4]
   80758:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8075a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   8075c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8075e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80760:	6803      	ldr	r3, [r0, #0]
   80762:	3301      	adds	r3, #1
   80764:	6003      	str	r3, [r0, #0]
   80766:	4770      	bx	lr

00080768 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80768:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   8076a:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   8076c:	f1b4 3fff 	cmp.w	r4, #4294967295
   80770:	d101      	bne.n	80776 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80772:	6903      	ldr	r3, [r0, #16]
   80774:	e00a      	b.n	8078c <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80776:	f100 0308 	add.w	r3, r0, #8
   8077a:	68c2      	ldr	r2, [r0, #12]
   8077c:	6812      	ldr	r2, [r2, #0]
   8077e:	4294      	cmp	r4, r2
   80780:	d304      	bcc.n	8078c <vListInsert+0x24>
   80782:	685b      	ldr	r3, [r3, #4]
   80784:	685a      	ldr	r2, [r3, #4]
   80786:	6812      	ldr	r2, [r2, #0]
   80788:	4294      	cmp	r4, r2
   8078a:	d2fa      	bcs.n	80782 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   8078c:	685a      	ldr	r2, [r3, #4]
   8078e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80790:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80792:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80794:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80796:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80798:	6803      	ldr	r3, [r0, #0]
   8079a:	3301      	adds	r3, #1
   8079c:	6003      	str	r3, [r0, #0]
}
   8079e:	f85d 4b04 	ldr.w	r4, [sp], #4
   807a2:	4770      	bx	lr

000807a4 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   807a4:	6843      	ldr	r3, [r0, #4]
   807a6:	6882      	ldr	r2, [r0, #8]
   807a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   807aa:	6883      	ldr	r3, [r0, #8]
   807ac:	6842      	ldr	r2, [r0, #4]
   807ae:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   807b0:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   807b2:	685a      	ldr	r2, [r3, #4]
   807b4:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   807b6:	bf04      	itt	eq
   807b8:	6882      	ldreq	r2, [r0, #8]
   807ba:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   807bc:	2200      	movs	r2, #0
   807be:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   807c0:	681a      	ldr	r2, [r3, #0]
   807c2:	3a01      	subs	r2, #1
   807c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   807c6:	6818      	ldr	r0, [r3, #0]
}
   807c8:	4770      	bx	lr
   807ca:	bf00      	nop

000807cc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   807cc:	4803      	ldr	r0, [pc, #12]	; (807dc <prvPortStartFirstTask+0x10>)
   807ce:	6800      	ldr	r0, [r0, #0]
   807d0:	6800      	ldr	r0, [r0, #0]
   807d2:	f380 8808 	msr	MSP, r0
   807d6:	b662      	cpsie	i
   807d8:	df00      	svc	0
   807da:	bf00      	nop
   807dc:	e000ed08 	.word	0xe000ed08

000807e0 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   807e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   807e4:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   807e8:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   807ec:	2300      	movs	r3, #0
   807ee:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   807f2:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   807f6:	3840      	subs	r0, #64	; 0x40
   807f8:	4770      	bx	lr
   807fa:	bf00      	nop

000807fc <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   807fc:	4b06      	ldr	r3, [pc, #24]	; (80818 <pxCurrentTCBConst2>)
   807fe:	6819      	ldr	r1, [r3, #0]
   80800:	6808      	ldr	r0, [r1, #0]
   80802:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80806:	f380 8809 	msr	PSP, r0
   8080a:	f04f 0000 	mov.w	r0, #0
   8080e:	f380 8811 	msr	BASEPRI, r0
   80812:	f04e 0e0d 	orr.w	lr, lr, #13
   80816:	4770      	bx	lr

00080818 <pxCurrentTCBConst2>:
   80818:	2007aa6c 	.word	0x2007aa6c

0008081c <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8081c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80820:	4b01      	ldr	r3, [pc, #4]	; (80828 <vPortYieldFromISR+0xc>)
   80822:	601a      	str	r2, [r3, #0]
   80824:	4770      	bx	lr
   80826:	bf00      	nop
   80828:	e000ed04 	.word	0xe000ed04

0008082c <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   8082c:	f3ef 8011 	mrs	r0, BASEPRI
   80830:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80834:	f381 8811 	msr	BASEPRI, r1
   80838:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8083a:	2000      	movs	r0, #0

0008083c <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   8083c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   8083e:	4b03      	ldr	r3, [pc, #12]	; (8084c <vPortEnterCritical+0x10>)
   80840:	4798      	blx	r3
	uxCriticalNesting++;
   80842:	4b03      	ldr	r3, [pc, #12]	; (80850 <vPortEnterCritical+0x14>)
   80844:	681a      	ldr	r2, [r3, #0]
   80846:	3201      	adds	r2, #1
   80848:	601a      	str	r2, [r3, #0]
   8084a:	bd08      	pop	{r3, pc}
   8084c:	0008082d 	.word	0x0008082d
   80850:	20070000 	.word	0x20070000

00080854 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80854:	f380 8811 	msr	BASEPRI, r0
   80858:	4770      	bx	lr
   8085a:	bf00      	nop

0008085c <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   8085c:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   8085e:	4a04      	ldr	r2, [pc, #16]	; (80870 <vPortExitCritical+0x14>)
   80860:	6813      	ldr	r3, [r2, #0]
   80862:	3b01      	subs	r3, #1
   80864:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80866:	b913      	cbnz	r3, 8086e <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80868:	2000      	movs	r0, #0
   8086a:	4b02      	ldr	r3, [pc, #8]	; (80874 <vPortExitCritical+0x18>)
   8086c:	4798      	blx	r3
   8086e:	bd08      	pop	{r3, pc}
   80870:	20070000 	.word	0x20070000
   80874:	00080855 	.word	0x00080855

00080878 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80878:	f3ef 8009 	mrs	r0, PSP
   8087c:	4b0c      	ldr	r3, [pc, #48]	; (808b0 <pxCurrentTCBConst>)
   8087e:	681a      	ldr	r2, [r3, #0]
   80880:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80884:	6010      	str	r0, [r2, #0]
   80886:	e92d 4008 	stmdb	sp!, {r3, lr}
   8088a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8088e:	f380 8811 	msr	BASEPRI, r0
   80892:	f000 feaf 	bl	815f4 <vTaskSwitchContext>
   80896:	f04f 0000 	mov.w	r0, #0
   8089a:	f380 8811 	msr	BASEPRI, r0
   8089e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   808a2:	6819      	ldr	r1, [r3, #0]
   808a4:	6808      	ldr	r0, [r1, #0]
   808a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   808aa:	f380 8809 	msr	PSP, r0
   808ae:	4770      	bx	lr

000808b0 <pxCurrentTCBConst>:
   808b0:	2007aa6c 	.word	0x2007aa6c

000808b4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   808b4:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   808b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   808ba:	4b05      	ldr	r3, [pc, #20]	; (808d0 <SysTick_Handler+0x1c>)
   808bc:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   808be:	4b05      	ldr	r3, [pc, #20]	; (808d4 <SysTick_Handler+0x20>)
   808c0:	4798      	blx	r3
	{
		vTaskIncrementTick();
   808c2:	4b05      	ldr	r3, [pc, #20]	; (808d8 <SysTick_Handler+0x24>)
   808c4:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   808c6:	2000      	movs	r0, #0
   808c8:	4b04      	ldr	r3, [pc, #16]	; (808dc <SysTick_Handler+0x28>)
   808ca:	4798      	blx	r3
   808cc:	bd08      	pop	{r3, pc}
   808ce:	bf00      	nop
   808d0:	e000ed04 	.word	0xe000ed04
   808d4:	0008082d 	.word	0x0008082d
   808d8:	000812b9 	.word	0x000812b9
   808dc:	00080855 	.word	0x00080855

000808e0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   808e0:	4a03      	ldr	r2, [pc, #12]	; (808f0 <vPortSetupTimerInterrupt+0x10>)
   808e2:	4b04      	ldr	r3, [pc, #16]	; (808f4 <vPortSetupTimerInterrupt+0x14>)
   808e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   808e6:	2207      	movs	r2, #7
   808e8:	3b04      	subs	r3, #4
   808ea:	601a      	str	r2, [r3, #0]
   808ec:	4770      	bx	lr
   808ee:	bf00      	nop
   808f0:	0001481f 	.word	0x0001481f
   808f4:	e000e014 	.word	0xe000e014

000808f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   808f8:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   808fa:	4b09      	ldr	r3, [pc, #36]	; (80920 <xPortStartScheduler+0x28>)
   808fc:	681a      	ldr	r2, [r3, #0]
   808fe:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80902:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80904:	681a      	ldr	r2, [r3, #0]
   80906:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   8090a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   8090c:	4b05      	ldr	r3, [pc, #20]	; (80924 <xPortStartScheduler+0x2c>)
   8090e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80910:	2400      	movs	r4, #0
   80912:	4b05      	ldr	r3, [pc, #20]	; (80928 <xPortStartScheduler+0x30>)
   80914:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80916:	4b05      	ldr	r3, [pc, #20]	; (8092c <xPortStartScheduler+0x34>)
   80918:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   8091a:	4620      	mov	r0, r4
   8091c:	bd10      	pop	{r4, pc}
   8091e:	bf00      	nop
   80920:	e000ed20 	.word	0xe000ed20
   80924:	000808e1 	.word	0x000808e1
   80928:	20070000 	.word	0x20070000
   8092c:	000807cd 	.word	0x000807cd

00080930 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80930:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80932:	4a13      	ldr	r2, [pc, #76]	; (80980 <prvInsertBlockIntoFreeList+0x50>)
   80934:	6813      	ldr	r3, [r2, #0]
   80936:	4283      	cmp	r3, r0
   80938:	d201      	bcs.n	8093e <prvInsertBlockIntoFreeList+0xe>
   8093a:	461a      	mov	r2, r3
   8093c:	e7fa      	b.n	80934 <prvInsertBlockIntoFreeList+0x4>
   8093e:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80940:	6854      	ldr	r4, [r2, #4]
   80942:	1915      	adds	r5, r2, r4
   80944:	4285      	cmp	r5, r0
   80946:	d103      	bne.n	80950 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80948:	6868      	ldr	r0, [r5, #4]
   8094a:	4404      	add	r4, r0
   8094c:	6054      	str	r4, [r2, #4]
   8094e:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80950:	6842      	ldr	r2, [r0, #4]
   80952:	1884      	adds	r4, r0, r2
   80954:	42a3      	cmp	r3, r4
   80956:	d10c      	bne.n	80972 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80958:	4c0a      	ldr	r4, [pc, #40]	; (80984 <prvInsertBlockIntoFreeList+0x54>)
   8095a:	6824      	ldr	r4, [r4, #0]
   8095c:	429c      	cmp	r4, r3
   8095e:	d006      	beq.n	8096e <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80960:	685b      	ldr	r3, [r3, #4]
   80962:	441a      	add	r2, r3
   80964:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80966:	680b      	ldr	r3, [r1, #0]
   80968:	681b      	ldr	r3, [r3, #0]
   8096a:	6003      	str	r3, [r0, #0]
   8096c:	e002      	b.n	80974 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   8096e:	6003      	str	r3, [r0, #0]
   80970:	e000      	b.n	80974 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80972:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80974:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80976:	bf18      	it	ne
   80978:	6008      	strne	r0, [r1, #0]
	}
}
   8097a:	bc30      	pop	{r4, r5}
   8097c:	4770      	bx	lr
   8097e:	bf00      	nop
   80980:	2007a9ac 	.word	0x2007a9ac
   80984:	2007a9a8 	.word	0x2007a9a8

00080988 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80988:	b538      	push	{r3, r4, r5, lr}
   8098a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   8098c:	4b28      	ldr	r3, [pc, #160]	; (80a30 <pvPortMalloc+0xa8>)
   8098e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80990:	4b28      	ldr	r3, [pc, #160]	; (80a34 <pvPortMalloc+0xac>)
   80992:	681b      	ldr	r3, [r3, #0]
   80994:	b99b      	cbnz	r3, 809be <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80996:	4a28      	ldr	r2, [pc, #160]	; (80a38 <pvPortMalloc+0xb0>)
   80998:	4b28      	ldr	r3, [pc, #160]	; (80a3c <pvPortMalloc+0xb4>)
   8099a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   8099c:	2100      	movs	r1, #0
   8099e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   809a0:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   809a4:	1898      	adds	r0, r3, r2
   809a6:	4d23      	ldr	r5, [pc, #140]	; (80a34 <pvPortMalloc+0xac>)
   809a8:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   809aa:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   809ae:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   809b0:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   809b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   809b4:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   809b6:	4b22      	ldr	r3, [pc, #136]	; (80a40 <pvPortMalloc+0xb8>)
   809b8:	681a      	ldr	r2, [r3, #0]
   809ba:	3a10      	subs	r2, #16
   809bc:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   809be:	2c00      	cmp	r4, #0
   809c0:	d02d      	beq.n	80a1e <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   809c2:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   809c6:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   809ca:	bf1c      	itt	ne
   809cc:	f022 0207 	bicne.w	r2, r2, #7
   809d0:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   809d2:	1e51      	subs	r1, r2, #1
   809d4:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   809d8:	4299      	cmp	r1, r3
   809da:	d822      	bhi.n	80a22 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   809dc:	4916      	ldr	r1, [pc, #88]	; (80a38 <pvPortMalloc+0xb0>)
   809de:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   809e0:	6863      	ldr	r3, [r4, #4]
   809e2:	429a      	cmp	r2, r3
   809e4:	d904      	bls.n	809f0 <pvPortMalloc+0x68>
   809e6:	6823      	ldr	r3, [r4, #0]
   809e8:	b113      	cbz	r3, 809f0 <pvPortMalloc+0x68>
   809ea:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   809ec:	461c      	mov	r4, r3
   809ee:	e7f7      	b.n	809e0 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   809f0:	4b10      	ldr	r3, [pc, #64]	; (80a34 <pvPortMalloc+0xac>)
   809f2:	681b      	ldr	r3, [r3, #0]
   809f4:	429c      	cmp	r4, r3
   809f6:	d016      	beq.n	80a26 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   809f8:	680d      	ldr	r5, [r1, #0]
   809fa:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   809fc:	6823      	ldr	r3, [r4, #0]
   809fe:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80a00:	6863      	ldr	r3, [r4, #4]
   80a02:	1a9b      	subs	r3, r3, r2
   80a04:	2b20      	cmp	r3, #32
   80a06:	d904      	bls.n	80a12 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80a08:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80a0a:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80a0c:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80a0e:	4b0d      	ldr	r3, [pc, #52]	; (80a44 <pvPortMalloc+0xbc>)
   80a10:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80a12:	4b0b      	ldr	r3, [pc, #44]	; (80a40 <pvPortMalloc+0xb8>)
   80a14:	681a      	ldr	r2, [r3, #0]
   80a16:	6861      	ldr	r1, [r4, #4]
   80a18:	1a52      	subs	r2, r2, r1
   80a1a:	601a      	str	r2, [r3, #0]
   80a1c:	e004      	b.n	80a28 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80a1e:	2500      	movs	r5, #0
   80a20:	e002      	b.n	80a28 <pvPortMalloc+0xa0>
   80a22:	2500      	movs	r5, #0
   80a24:	e000      	b.n	80a28 <pvPortMalloc+0xa0>
   80a26:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80a28:	4b07      	ldr	r3, [pc, #28]	; (80a48 <pvPortMalloc+0xc0>)
   80a2a:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80a2c:	4628      	mov	r0, r5
   80a2e:	bd38      	pop	{r3, r4, r5, pc}
   80a30:	00081289 	.word	0x00081289
   80a34:	2007a9a8 	.word	0x2007a9a8
   80a38:	2007a9ac 	.word	0x2007a9ac
   80a3c:	200709a8 	.word	0x200709a8
   80a40:	20070004 	.word	0x20070004
   80a44:	00080931 	.word	0x00080931
   80a48:	000813d9 	.word	0x000813d9

00080a4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80a4c:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80a4e:	4604      	mov	r4, r0
   80a50:	b168      	cbz	r0, 80a6e <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80a52:	4b07      	ldr	r3, [pc, #28]	; (80a70 <vPortFree+0x24>)
   80a54:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80a56:	4b07      	ldr	r3, [pc, #28]	; (80a74 <vPortFree+0x28>)
   80a58:	6819      	ldr	r1, [r3, #0]
   80a5a:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80a5e:	440a      	add	r2, r1
   80a60:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80a62:	f1a4 0010 	sub.w	r0, r4, #16
   80a66:	4b04      	ldr	r3, [pc, #16]	; (80a78 <vPortFree+0x2c>)
   80a68:	4798      	blx	r3
		}
		xTaskResumeAll();
   80a6a:	4b04      	ldr	r3, [pc, #16]	; (80a7c <vPortFree+0x30>)
   80a6c:	4798      	blx	r3
   80a6e:	bd10      	pop	{r4, pc}
   80a70:	00081289 	.word	0x00081289
   80a74:	20070004 	.word	0x20070004
   80a78:	00080931 	.word	0x00080931
   80a7c:	000813d9 	.word	0x000813d9

00080a80 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80a80:	b510      	push	{r4, lr}
   80a82:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80a84:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80a86:	b93b      	cbnz	r3, 80a98 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80a88:	6803      	ldr	r3, [r0, #0]
   80a8a:	bb1b      	cbnz	r3, 80ad4 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80a8c:	6840      	ldr	r0, [r0, #4]
   80a8e:	4b13      	ldr	r3, [pc, #76]	; (80adc <prvCopyDataToQueue+0x5c>)
   80a90:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80a92:	2300      	movs	r3, #0
   80a94:	6063      	str	r3, [r4, #4]
   80a96:	e01d      	b.n	80ad4 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80a98:	b96a      	cbnz	r2, 80ab6 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80a9a:	6880      	ldr	r0, [r0, #8]
   80a9c:	461a      	mov	r2, r3
   80a9e:	4b10      	ldr	r3, [pc, #64]	; (80ae0 <prvCopyDataToQueue+0x60>)
   80aa0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80aa2:	68a2      	ldr	r2, [r4, #8]
   80aa4:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80aa6:	4413      	add	r3, r2
   80aa8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80aaa:	6862      	ldr	r2, [r4, #4]
   80aac:	4293      	cmp	r3, r2
   80aae:	d311      	bcc.n	80ad4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80ab0:	6823      	ldr	r3, [r4, #0]
   80ab2:	60a3      	str	r3, [r4, #8]
   80ab4:	e00e      	b.n	80ad4 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80ab6:	68c0      	ldr	r0, [r0, #12]
   80ab8:	461a      	mov	r2, r3
   80aba:	4b09      	ldr	r3, [pc, #36]	; (80ae0 <prvCopyDataToQueue+0x60>)
   80abc:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80abe:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80ac0:	4252      	negs	r2, r2
   80ac2:	68e3      	ldr	r3, [r4, #12]
   80ac4:	4413      	add	r3, r2
   80ac6:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80ac8:	6821      	ldr	r1, [r4, #0]
   80aca:	428b      	cmp	r3, r1
   80acc:	d202      	bcs.n	80ad4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80ace:	6863      	ldr	r3, [r4, #4]
   80ad0:	441a      	add	r2, r3
   80ad2:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80ad4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80ad6:	3301      	adds	r3, #1
   80ad8:	63a3      	str	r3, [r4, #56]	; 0x38
   80ada:	bd10      	pop	{r4, pc}
   80adc:	0008190d 	.word	0x0008190d
   80ae0:	00083259 	.word	0x00083259

00080ae4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80ae4:	b538      	push	{r3, r4, r5, lr}
   80ae6:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80ae8:	6805      	ldr	r5, [r0, #0]
   80aea:	b15d      	cbz	r5, 80b04 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80aec:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80aee:	68c4      	ldr	r4, [r0, #12]
   80af0:	4414      	add	r4, r2
   80af2:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80af4:	6840      	ldr	r0, [r0, #4]
   80af6:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80af8:	bf28      	it	cs
   80afa:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80afc:	4608      	mov	r0, r1
   80afe:	68d9      	ldr	r1, [r3, #12]
   80b00:	4b01      	ldr	r3, [pc, #4]	; (80b08 <prvCopyDataFromQueue+0x24>)
   80b02:	4798      	blx	r3
   80b04:	bd38      	pop	{r3, r4, r5, pc}
   80b06:	bf00      	nop
   80b08:	00083259 	.word	0x00083259

00080b0c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b0e:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80b10:	4b1d      	ldr	r3, [pc, #116]	; (80b88 <prvUnlockQueue+0x7c>)
   80b12:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80b14:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b16:	2b00      	cmp	r3, #0
   80b18:	dd12      	ble.n	80b40 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b1c:	b183      	cbz	r3, 80b40 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80b1e:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80b22:	4d1a      	ldr	r5, [pc, #104]	; (80b8c <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80b24:	4f1a      	ldr	r7, [pc, #104]	; (80b90 <prvUnlockQueue+0x84>)
   80b26:	e001      	b.n	80b2c <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b28:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b2a:	b14b      	cbz	r3, 80b40 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80b2c:	4630      	mov	r0, r6
   80b2e:	47a8      	blx	r5
   80b30:	b100      	cbz	r0, 80b34 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80b32:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80b34:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b36:	3b01      	subs	r3, #1
   80b38:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80b3a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80b3c:	2b00      	cmp	r3, #0
   80b3e:	dcf3      	bgt.n	80b28 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80b40:	f04f 33ff 	mov.w	r3, #4294967295
   80b44:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80b46:	4b13      	ldr	r3, [pc, #76]	; (80b94 <prvUnlockQueue+0x88>)
   80b48:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80b4a:	4b0f      	ldr	r3, [pc, #60]	; (80b88 <prvUnlockQueue+0x7c>)
   80b4c:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80b4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b50:	2b00      	cmp	r3, #0
   80b52:	dd12      	ble.n	80b7a <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b54:	6923      	ldr	r3, [r4, #16]
   80b56:	b183      	cbz	r3, 80b7a <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80b58:	f104 0610 	add.w	r6, r4, #16
   80b5c:	4d0b      	ldr	r5, [pc, #44]	; (80b8c <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   80b5e:	4f0c      	ldr	r7, [pc, #48]	; (80b90 <prvUnlockQueue+0x84>)
   80b60:	e001      	b.n	80b66 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80b62:	6923      	ldr	r3, [r4, #16]
   80b64:	b14b      	cbz	r3, 80b7a <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80b66:	4630      	mov	r0, r6
   80b68:	47a8      	blx	r5
   80b6a:	b100      	cbz	r0, 80b6e <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80b6c:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80b6e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b70:	3b01      	subs	r3, #1
   80b72:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80b74:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80b76:	2b00      	cmp	r3, #0
   80b78:	dcf3      	bgt.n	80b62 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80b7a:	f04f 33ff 	mov.w	r3, #4294967295
   80b7e:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80b80:	4b04      	ldr	r3, [pc, #16]	; (80b94 <prvUnlockQueue+0x88>)
   80b82:	4798      	blx	r3
   80b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b86:	bf00      	nop
   80b88:	0008083d 	.word	0x0008083d
   80b8c:	00081729 	.word	0x00081729
   80b90:	00081859 	.word	0x00081859
   80b94:	0008085d 	.word	0x0008085d

00080b98 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80b98:	b538      	push	{r3, r4, r5, lr}
   80b9a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80b9c:	4604      	mov	r4, r0
   80b9e:	b918      	cbnz	r0, 80ba8 <xQueueGenericReset+0x10>
   80ba0:	4b16      	ldr	r3, [pc, #88]	; (80bfc <xQueueGenericReset+0x64>)
   80ba2:	4798      	blx	r3
   80ba4:	bf00      	nop
   80ba6:	e7fd      	b.n	80ba4 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80ba8:	4b15      	ldr	r3, [pc, #84]	; (80c00 <xQueueGenericReset+0x68>)
   80baa:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80bac:	6823      	ldr	r3, [r4, #0]
   80bae:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80bb0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80bb2:	fb00 f002 	mul.w	r0, r0, r2
   80bb6:	1819      	adds	r1, r3, r0
   80bb8:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80bba:	2100      	movs	r1, #0
   80bbc:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80bbe:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80bc0:	1a82      	subs	r2, r0, r2
   80bc2:	4413      	add	r3, r2
   80bc4:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80bc6:	f04f 33ff 	mov.w	r3, #4294967295
   80bca:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80bcc:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80bce:	b955      	cbnz	r5, 80be6 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80bd0:	6923      	ldr	r3, [r4, #16]
   80bd2:	b17b      	cbz	r3, 80bf4 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80bd4:	f104 0010 	add.w	r0, r4, #16
   80bd8:	4b0a      	ldr	r3, [pc, #40]	; (80c04 <xQueueGenericReset+0x6c>)
   80bda:	4798      	blx	r3
   80bdc:	2801      	cmp	r0, #1
   80bde:	d109      	bne.n	80bf4 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80be0:	4b09      	ldr	r3, [pc, #36]	; (80c08 <xQueueGenericReset+0x70>)
   80be2:	4798      	blx	r3
   80be4:	e006      	b.n	80bf4 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80be6:	f104 0010 	add.w	r0, r4, #16
   80bea:	4d08      	ldr	r5, [pc, #32]	; (80c0c <xQueueGenericReset+0x74>)
   80bec:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80bee:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80bf2:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80bf4:	4b06      	ldr	r3, [pc, #24]	; (80c10 <xQueueGenericReset+0x78>)
   80bf6:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80bf8:	2001      	movs	r0, #1
   80bfa:	bd38      	pop	{r3, r4, r5, pc}
   80bfc:	0008082d 	.word	0x0008082d
   80c00:	0008083d 	.word	0x0008083d
   80c04:	00081729 	.word	0x00081729
   80c08:	0008081d 	.word	0x0008081d
   80c0c:	0008072d 	.word	0x0008072d
   80c10:	0008085d 	.word	0x0008085d

00080c14 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80c16:	460d      	mov	r5, r1
   80c18:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80c1a:	4606      	mov	r6, r0
   80c1c:	b188      	cbz	r0, 80c42 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80c1e:	2050      	movs	r0, #80	; 0x50
   80c20:	4b0e      	ldr	r3, [pc, #56]	; (80c5c <xQueueGenericCreate+0x48>)
   80c22:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80c24:	4604      	mov	r4, r0
   80c26:	b160      	cbz	r0, 80c42 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80c28:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80c2c:	3001      	adds	r0, #1
   80c2e:	4b0b      	ldr	r3, [pc, #44]	; (80c5c <xQueueGenericCreate+0x48>)
   80c30:	4798      	blx	r3
   80c32:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80c34:	b940      	cbnz	r0, 80c48 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80c36:	4620      	mov	r0, r4
   80c38:	4b09      	ldr	r3, [pc, #36]	; (80c60 <xQueueGenericCreate+0x4c>)
   80c3a:	4798      	blx	r3
   80c3c:	e001      	b.n	80c42 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80c3e:	bf00      	nop
   80c40:	e7fd      	b.n	80c3e <xQueueGenericCreate+0x2a>
   80c42:	4b08      	ldr	r3, [pc, #32]	; (80c64 <xQueueGenericCreate+0x50>)
   80c44:	4798      	blx	r3
   80c46:	e7fa      	b.n	80c3e <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80c48:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80c4a:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80c4c:	4620      	mov	r0, r4
   80c4e:	2101      	movs	r1, #1
   80c50:	4b05      	ldr	r3, [pc, #20]	; (80c68 <xQueueGenericCreate+0x54>)
   80c52:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80c54:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80c58:	4620      	mov	r0, r4
   80c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80c5c:	00080989 	.word	0x00080989
   80c60:	00080a4d 	.word	0x00080a4d
   80c64:	0008082d 	.word	0x0008082d
   80c68:	00080b99 	.word	0x00080b99

00080c6c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c70:	b085      	sub	sp, #20
   80c72:	468a      	mov	sl, r1
   80c74:	9201      	str	r2, [sp, #4]
   80c76:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80c78:	4604      	mov	r4, r0
   80c7a:	b918      	cbnz	r0, 80c84 <xQueueGenericSend+0x18>
   80c7c:	4b36      	ldr	r3, [pc, #216]	; (80d58 <xQueueGenericSend+0xec>)
   80c7e:	4798      	blx	r3
   80c80:	bf00      	nop
   80c82:	e7fd      	b.n	80c80 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c84:	b909      	cbnz	r1, 80c8a <xQueueGenericSend+0x1e>
   80c86:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80c88:	b91b      	cbnz	r3, 80c92 <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   80c8a:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80c8c:	4e33      	ldr	r6, [pc, #204]	; (80d5c <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80c8e:	4d34      	ldr	r5, [pc, #208]	; (80d60 <xQueueGenericSend+0xf4>)
   80c90:	e003      	b.n	80c9a <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80c92:	4b31      	ldr	r3, [pc, #196]	; (80d58 <xQueueGenericSend+0xec>)
   80c94:	4798      	blx	r3
   80c96:	bf00      	nop
   80c98:	e7fd      	b.n	80c96 <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80c9a:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80c9c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80c9e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80ca0:	429a      	cmp	r2, r3
   80ca2:	d212      	bcs.n	80cca <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80ca4:	4620      	mov	r0, r4
   80ca6:	4651      	mov	r1, sl
   80ca8:	465a      	mov	r2, fp
   80caa:	4b2e      	ldr	r3, [pc, #184]	; (80d64 <xQueueGenericSend+0xf8>)
   80cac:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80cae:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80cb0:	b13b      	cbz	r3, 80cc2 <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80cb2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80cb6:	4b2c      	ldr	r3, [pc, #176]	; (80d68 <xQueueGenericSend+0xfc>)
   80cb8:	4798      	blx	r3
   80cba:	2801      	cmp	r0, #1
   80cbc:	d101      	bne.n	80cc2 <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80cbe:	4b2b      	ldr	r3, [pc, #172]	; (80d6c <xQueueGenericSend+0x100>)
   80cc0:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80cc2:	4b27      	ldr	r3, [pc, #156]	; (80d60 <xQueueGenericSend+0xf4>)
   80cc4:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   80cc6:	2001      	movs	r0, #1
   80cc8:	e043      	b.n	80d52 <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80cca:	9b01      	ldr	r3, [sp, #4]
   80ccc:	b91b      	cbnz	r3, 80cd6 <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80cce:	4b24      	ldr	r3, [pc, #144]	; (80d60 <xQueueGenericSend+0xf4>)
   80cd0:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80cd2:	2000      	movs	r0, #0
   80cd4:	e03d      	b.n	80d52 <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   80cd6:	b91f      	cbnz	r7, 80ce0 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80cd8:	a802      	add	r0, sp, #8
   80cda:	4b25      	ldr	r3, [pc, #148]	; (80d70 <xQueueGenericSend+0x104>)
   80cdc:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   80cde:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80ce0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80ce2:	4b24      	ldr	r3, [pc, #144]	; (80d74 <xQueueGenericSend+0x108>)
   80ce4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80ce6:	47b0      	blx	r6
   80ce8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80cea:	f1b3 3fff 	cmp.w	r3, #4294967295
   80cee:	bf04      	itt	eq
   80cf0:	2300      	moveq	r3, #0
   80cf2:	6463      	streq	r3, [r4, #68]	; 0x44
   80cf4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
   80cfa:	bf04      	itt	eq
   80cfc:	2300      	moveq	r3, #0
   80cfe:	64a3      	streq	r3, [r4, #72]	; 0x48
   80d00:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80d02:	a802      	add	r0, sp, #8
   80d04:	a901      	add	r1, sp, #4
   80d06:	4b1c      	ldr	r3, [pc, #112]	; (80d78 <xQueueGenericSend+0x10c>)
   80d08:	4798      	blx	r3
   80d0a:	b9e0      	cbnz	r0, 80d46 <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80d0c:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   80d0e:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   80d12:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   80d16:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80d18:	45c1      	cmp	r9, r8
   80d1a:	d10e      	bne.n	80d3a <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80d1c:	f104 0010 	add.w	r0, r4, #16
   80d20:	9901      	ldr	r1, [sp, #4]
   80d22:	4b16      	ldr	r3, [pc, #88]	; (80d7c <xQueueGenericSend+0x110>)
   80d24:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   80d26:	4620      	mov	r0, r4
   80d28:	4b15      	ldr	r3, [pc, #84]	; (80d80 <xQueueGenericSend+0x114>)
   80d2a:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   80d2c:	4b15      	ldr	r3, [pc, #84]	; (80d84 <xQueueGenericSend+0x118>)
   80d2e:	4798      	blx	r3
   80d30:	2800      	cmp	r0, #0
   80d32:	d1b2      	bne.n	80c9a <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   80d34:	4b0d      	ldr	r3, [pc, #52]	; (80d6c <xQueueGenericSend+0x100>)
   80d36:	4798      	blx	r3
   80d38:	e7af      	b.n	80c9a <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80d3a:	4620      	mov	r0, r4
   80d3c:	4b10      	ldr	r3, [pc, #64]	; (80d80 <xQueueGenericSend+0x114>)
   80d3e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80d40:	4b10      	ldr	r3, [pc, #64]	; (80d84 <xQueueGenericSend+0x118>)
   80d42:	4798      	blx	r3
   80d44:	e7a9      	b.n	80c9a <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   80d46:	4620      	mov	r0, r4
   80d48:	4b0d      	ldr	r3, [pc, #52]	; (80d80 <xQueueGenericSend+0x114>)
   80d4a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80d4c:	4b0d      	ldr	r3, [pc, #52]	; (80d84 <xQueueGenericSend+0x118>)
   80d4e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   80d50:	2000      	movs	r0, #0
		}
	}
}
   80d52:	b005      	add	sp, #20
   80d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d58:	0008082d 	.word	0x0008082d
   80d5c:	0008083d 	.word	0x0008083d
   80d60:	0008085d 	.word	0x0008085d
   80d64:	00080a81 	.word	0x00080a81
   80d68:	00081729 	.word	0x00081729
   80d6c:	0008081d 	.word	0x0008081d
   80d70:	000817ad 	.word	0x000817ad
   80d74:	00081289 	.word	0x00081289
   80d78:	000817d5 	.word	0x000817d5
   80d7c:	00081685 	.word	0x00081685
   80d80:	00080b0d 	.word	0x00080b0d
   80d84:	000813d9 	.word	0x000813d9

00080d88 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   80d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d8c:	460e      	mov	r6, r1
   80d8e:	4615      	mov	r5, r2
   80d90:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80d92:	4604      	mov	r4, r0
   80d94:	b918      	cbnz	r0, 80d9e <xQueueGenericSendFromISR+0x16>
   80d96:	4b1c      	ldr	r3, [pc, #112]	; (80e08 <xQueueGenericSendFromISR+0x80>)
   80d98:	4798      	blx	r3
   80d9a:	bf00      	nop
   80d9c:	e7fd      	b.n	80d9a <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80d9e:	b929      	cbnz	r1, 80dac <xQueueGenericSendFromISR+0x24>
   80da0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80da2:	b11b      	cbz	r3, 80dac <xQueueGenericSendFromISR+0x24>
   80da4:	4b18      	ldr	r3, [pc, #96]	; (80e08 <xQueueGenericSendFromISR+0x80>)
   80da6:	4798      	blx	r3
   80da8:	bf00      	nop
   80daa:	e7fd      	b.n	80da8 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80dac:	4b16      	ldr	r3, [pc, #88]	; (80e08 <xQueueGenericSendFromISR+0x80>)
   80dae:	4798      	blx	r3
   80db0:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80db2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80db4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80db6:	429a      	cmp	r2, r3
   80db8:	d218      	bcs.n	80dec <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80dba:	4620      	mov	r0, r4
   80dbc:	4631      	mov	r1, r6
   80dbe:	4642      	mov	r2, r8
   80dc0:	4b12      	ldr	r3, [pc, #72]	; (80e0c <xQueueGenericSendFromISR+0x84>)
   80dc2:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80dc4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
   80dca:	d10a      	bne.n	80de2 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80dce:	b17b      	cbz	r3, 80df0 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80dd0:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80dd4:	4b0e      	ldr	r3, [pc, #56]	; (80e10 <xQueueGenericSendFromISR+0x88>)
   80dd6:	4798      	blx	r3
   80dd8:	b160      	cbz	r0, 80df4 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   80dda:	b16d      	cbz	r5, 80df8 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80ddc:	2401      	movs	r4, #1
   80dde:	602c      	str	r4, [r5, #0]
   80de0:	e00b      	b.n	80dfa <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80de2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80de4:	3301      	adds	r3, #1
   80de6:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   80de8:	2401      	movs	r4, #1
   80dea:	e006      	b.n	80dfa <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80dec:	2400      	movs	r4, #0
   80dee:	e004      	b.n	80dfa <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80df0:	2401      	movs	r4, #1
   80df2:	e002      	b.n	80dfa <xQueueGenericSendFromISR+0x72>
   80df4:	2401      	movs	r4, #1
   80df6:	e000      	b.n	80dfa <xQueueGenericSendFromISR+0x72>
   80df8:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   80dfa:	4638      	mov	r0, r7
   80dfc:	4b05      	ldr	r3, [pc, #20]	; (80e14 <xQueueGenericSendFromISR+0x8c>)
   80dfe:	4798      	blx	r3

	return xReturn;
}
   80e00:	4620      	mov	r0, r4
   80e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e06:	bf00      	nop
   80e08:	0008082d 	.word	0x0008082d
   80e0c:	00080a81 	.word	0x00080a81
   80e10:	00081729 	.word	0x00081729
   80e14:	00080855 	.word	0x00080855

00080e18 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e1c:	b085      	sub	sp, #20
   80e1e:	4689      	mov	r9, r1
   80e20:	9201      	str	r2, [sp, #4]
   80e22:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   80e24:	4604      	mov	r4, r0
   80e26:	b918      	cbnz	r0, 80e30 <xQueueGenericReceive+0x18>
   80e28:	4b44      	ldr	r3, [pc, #272]	; (80f3c <xQueueGenericReceive+0x124>)
   80e2a:	4798      	blx	r3
   80e2c:	bf00      	nop
   80e2e:	e7fd      	b.n	80e2c <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80e30:	b909      	cbnz	r1, 80e36 <xQueueGenericReceive+0x1e>
   80e32:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80e34:	b92b      	cbnz	r3, 80e42 <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   80e36:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80e38:	4e41      	ldr	r6, [pc, #260]	; (80f40 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80e3a:	f8df b134 	ldr.w	fp, [pc, #308]	; 80f70 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   80e3e:	4d41      	ldr	r5, [pc, #260]	; (80f44 <xQueueGenericReceive+0x12c>)
   80e40:	e003      	b.n	80e4a <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80e42:	4b3e      	ldr	r3, [pc, #248]	; (80f3c <xQueueGenericReceive+0x124>)
   80e44:	4798      	blx	r3
   80e46:	bf00      	nop
   80e48:	e7fd      	b.n	80e46 <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   80e4a:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   80e4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e4e:	2b00      	cmp	r3, #0
   80e50:	d028      	beq.n	80ea4 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   80e52:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80e54:	4620      	mov	r0, r4
   80e56:	4649      	mov	r1, r9
   80e58:	4b3b      	ldr	r3, [pc, #236]	; (80f48 <xQueueGenericReceive+0x130>)
   80e5a:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80e5c:	f1ba 0f00 	cmp.w	sl, #0
   80e60:	d112      	bne.n	80e88 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80e62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e64:	3b01      	subs	r3, #1
   80e66:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80e68:	6823      	ldr	r3, [r4, #0]
   80e6a:	b913      	cbnz	r3, 80e72 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80e6c:	4b37      	ldr	r3, [pc, #220]	; (80f4c <xQueueGenericReceive+0x134>)
   80e6e:	4798      	blx	r3
   80e70:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80e72:	6923      	ldr	r3, [r4, #16]
   80e74:	b193      	cbz	r3, 80e9c <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80e76:	f104 0010 	add.w	r0, r4, #16
   80e7a:	4b35      	ldr	r3, [pc, #212]	; (80f50 <xQueueGenericReceive+0x138>)
   80e7c:	4798      	blx	r3
   80e7e:	2801      	cmp	r0, #1
   80e80:	d10c      	bne.n	80e9c <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   80e82:	4b34      	ldr	r3, [pc, #208]	; (80f54 <xQueueGenericReceive+0x13c>)
   80e84:	4798      	blx	r3
   80e86:	e009      	b.n	80e9c <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   80e88:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80e8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80e8c:	b133      	cbz	r3, 80e9c <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80e8e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80e92:	4b2f      	ldr	r3, [pc, #188]	; (80f50 <xQueueGenericReceive+0x138>)
   80e94:	4798      	blx	r3
   80e96:	b108      	cbz	r0, 80e9c <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   80e98:	4b2e      	ldr	r3, [pc, #184]	; (80f54 <xQueueGenericReceive+0x13c>)
   80e9a:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80e9c:	4b29      	ldr	r3, [pc, #164]	; (80f44 <xQueueGenericReceive+0x12c>)
   80e9e:	4798      	blx	r3
				return pdPASS;
   80ea0:	2001      	movs	r0, #1
   80ea2:	e048      	b.n	80f36 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80ea4:	9b01      	ldr	r3, [sp, #4]
   80ea6:	b91b      	cbnz	r3, 80eb0 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80ea8:	4b26      	ldr	r3, [pc, #152]	; (80f44 <xQueueGenericReceive+0x12c>)
   80eaa:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80eac:	2000      	movs	r0, #0
   80eae:	e042      	b.n	80f36 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   80eb0:	b917      	cbnz	r7, 80eb8 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80eb2:	a802      	add	r0, sp, #8
   80eb4:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80eb6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80eb8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80eba:	4b27      	ldr	r3, [pc, #156]	; (80f58 <xQueueGenericReceive+0x140>)
   80ebc:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80ebe:	47b0      	blx	r6
   80ec0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ec6:	bf04      	itt	eq
   80ec8:	2300      	moveq	r3, #0
   80eca:	6463      	streq	r3, [r4, #68]	; 0x44
   80ecc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80ece:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ed2:	bf04      	itt	eq
   80ed4:	2300      	moveq	r3, #0
   80ed6:	64a3      	streq	r3, [r4, #72]	; 0x48
   80ed8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80eda:	a802      	add	r0, sp, #8
   80edc:	a901      	add	r1, sp, #4
   80ede:	4b1f      	ldr	r3, [pc, #124]	; (80f5c <xQueueGenericReceive+0x144>)
   80ee0:	4798      	blx	r3
   80ee2:	bb10      	cbnz	r0, 80f2a <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80ee4:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   80ee6:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   80eea:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80eec:	f1b8 0f00 	cmp.w	r8, #0
   80ef0:	d115      	bne.n	80f1e <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80ef2:	6823      	ldr	r3, [r4, #0]
   80ef4:	b923      	cbnz	r3, 80f00 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   80ef6:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   80ef8:	6860      	ldr	r0, [r4, #4]
   80efa:	4b19      	ldr	r3, [pc, #100]	; (80f60 <xQueueGenericReceive+0x148>)
   80efc:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   80efe:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80f00:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80f04:	9901      	ldr	r1, [sp, #4]
   80f06:	4b17      	ldr	r3, [pc, #92]	; (80f64 <xQueueGenericReceive+0x14c>)
   80f08:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80f0a:	4620      	mov	r0, r4
   80f0c:	4b16      	ldr	r3, [pc, #88]	; (80f68 <xQueueGenericReceive+0x150>)
   80f0e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80f10:	4b16      	ldr	r3, [pc, #88]	; (80f6c <xQueueGenericReceive+0x154>)
   80f12:	4798      	blx	r3
   80f14:	2800      	cmp	r0, #0
   80f16:	d198      	bne.n	80e4a <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   80f18:	4b0e      	ldr	r3, [pc, #56]	; (80f54 <xQueueGenericReceive+0x13c>)
   80f1a:	4798      	blx	r3
   80f1c:	e795      	b.n	80e4a <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   80f1e:	4620      	mov	r0, r4
   80f20:	4b11      	ldr	r3, [pc, #68]	; (80f68 <xQueueGenericReceive+0x150>)
   80f22:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80f24:	4b11      	ldr	r3, [pc, #68]	; (80f6c <xQueueGenericReceive+0x154>)
   80f26:	4798      	blx	r3
   80f28:	e78f      	b.n	80e4a <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   80f2a:	4620      	mov	r0, r4
   80f2c:	4b0e      	ldr	r3, [pc, #56]	; (80f68 <xQueueGenericReceive+0x150>)
   80f2e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80f30:	4b0e      	ldr	r3, [pc, #56]	; (80f6c <xQueueGenericReceive+0x154>)
   80f32:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   80f34:	2000      	movs	r0, #0
		}
	}
}
   80f36:	b005      	add	sp, #20
   80f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80f3c:	0008082d 	.word	0x0008082d
   80f40:	0008083d 	.word	0x0008083d
   80f44:	0008085d 	.word	0x0008085d
   80f48:	00080ae5 	.word	0x00080ae5
   80f4c:	00081865 	.word	0x00081865
   80f50:	00081729 	.word	0x00081729
   80f54:	0008081d 	.word	0x0008081d
   80f58:	00081289 	.word	0x00081289
   80f5c:	000817d5 	.word	0x000817d5
   80f60:	00081891 	.word	0x00081891
   80f64:	00081685 	.word	0x00081685
   80f68:	00080b0d 	.word	0x00080b0d
   80f6c:	000813d9 	.word	0x000813d9
   80f70:	000817ad 	.word	0x000817ad

00080f74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80f74:	b538      	push	{r3, r4, r5, lr}
   80f76:	4604      	mov	r4, r0
   80f78:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80f7a:	4b0d      	ldr	r3, [pc, #52]	; (80fb0 <vQueueWaitForMessageRestricted+0x3c>)
   80f7c:	4798      	blx	r3
   80f7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f80:	f1b3 3fff 	cmp.w	r3, #4294967295
   80f84:	bf04      	itt	eq
   80f86:	2300      	moveq	r3, #0
   80f88:	6463      	streq	r3, [r4, #68]	; 0x44
   80f8a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
   80f90:	bf04      	itt	eq
   80f92:	2300      	moveq	r3, #0
   80f94:	64a3      	streq	r3, [r4, #72]	; 0x48
   80f96:	4b07      	ldr	r3, [pc, #28]	; (80fb4 <vQueueWaitForMessageRestricted+0x40>)
   80f98:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80f9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f9c:	b923      	cbnz	r3, 80fa8 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80f9e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80fa2:	4629      	mov	r1, r5
   80fa4:	4b04      	ldr	r3, [pc, #16]	; (80fb8 <vQueueWaitForMessageRestricted+0x44>)
   80fa6:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80fa8:	4620      	mov	r0, r4
   80faa:	4b04      	ldr	r3, [pc, #16]	; (80fbc <vQueueWaitForMessageRestricted+0x48>)
   80fac:	4798      	blx	r3
   80fae:	bd38      	pop	{r3, r4, r5, pc}
   80fb0:	0008083d 	.word	0x0008083d
   80fb4:	0008085d 	.word	0x0008085d
   80fb8:	000816e5 	.word	0x000816e5
   80fbc:	00080b0d 	.word	0x00080b0d

00080fc0 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80fc0:	b510      	push	{r4, lr}
   80fc2:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80fc4:	4b0e      	ldr	r3, [pc, #56]	; (81000 <prvAddCurrentTaskToDelayedList+0x40>)
   80fc6:	681b      	ldr	r3, [r3, #0]
   80fc8:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80fca:	4b0e      	ldr	r3, [pc, #56]	; (81004 <prvAddCurrentTaskToDelayedList+0x44>)
   80fcc:	681b      	ldr	r3, [r3, #0]
   80fce:	4298      	cmp	r0, r3
   80fd0:	d207      	bcs.n	80fe2 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80fd2:	4b0d      	ldr	r3, [pc, #52]	; (81008 <prvAddCurrentTaskToDelayedList+0x48>)
   80fd4:	6818      	ldr	r0, [r3, #0]
   80fd6:	4b0a      	ldr	r3, [pc, #40]	; (81000 <prvAddCurrentTaskToDelayedList+0x40>)
   80fd8:	6819      	ldr	r1, [r3, #0]
   80fda:	3104      	adds	r1, #4
   80fdc:	4b0b      	ldr	r3, [pc, #44]	; (8100c <prvAddCurrentTaskToDelayedList+0x4c>)
   80fde:	4798      	blx	r3
   80fe0:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80fe2:	4b0b      	ldr	r3, [pc, #44]	; (81010 <prvAddCurrentTaskToDelayedList+0x50>)
   80fe4:	6818      	ldr	r0, [r3, #0]
   80fe6:	4b06      	ldr	r3, [pc, #24]	; (81000 <prvAddCurrentTaskToDelayedList+0x40>)
   80fe8:	6819      	ldr	r1, [r3, #0]
   80fea:	3104      	adds	r1, #4
   80fec:	4b07      	ldr	r3, [pc, #28]	; (8100c <prvAddCurrentTaskToDelayedList+0x4c>)
   80fee:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80ff0:	4b08      	ldr	r3, [pc, #32]	; (81014 <prvAddCurrentTaskToDelayedList+0x54>)
   80ff2:	681b      	ldr	r3, [r3, #0]
   80ff4:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80ff6:	bf3c      	itt	cc
   80ff8:	4b06      	ldrcc	r3, [pc, #24]	; (81014 <prvAddCurrentTaskToDelayedList+0x54>)
   80ffa:	601c      	strcc	r4, [r3, #0]
   80ffc:	bd10      	pop	{r4, pc}
   80ffe:	bf00      	nop
   81000:	2007aa6c 	.word	0x2007aa6c
   81004:	2007aa88 	.word	0x2007aa88
   81008:	2007aa8c 	.word	0x2007aa8c
   8100c:	00080769 	.word	0x00080769
   81010:	2007a9cc 	.word	0x2007a9cc
   81014:	20070008 	.word	0x20070008

00081018 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8101c:	460e      	mov	r6, r1
   8101e:	4617      	mov	r7, r2
   81020:	469a      	mov	sl, r3
   81022:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81024:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81028:	4681      	mov	r9, r0
   8102a:	b918      	cbnz	r0, 81034 <xTaskGenericCreate+0x1c>
   8102c:	4b62      	ldr	r3, [pc, #392]	; (811b8 <xTaskGenericCreate+0x1a0>)
   8102e:	4798      	blx	r3
   81030:	bf00      	nop
   81032:	e7fd      	b.n	81030 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   81034:	2d04      	cmp	r5, #4
   81036:	d903      	bls.n	81040 <xTaskGenericCreate+0x28>
   81038:	4b5f      	ldr	r3, [pc, #380]	; (811b8 <xTaskGenericCreate+0x1a0>)
   8103a:	4798      	blx	r3
   8103c:	bf00      	nop
   8103e:	e7fd      	b.n	8103c <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81040:	204c      	movs	r0, #76	; 0x4c
   81042:	4b5e      	ldr	r3, [pc, #376]	; (811bc <xTaskGenericCreate+0x1a4>)
   81044:	4798      	blx	r3

	if( pxNewTCB != NULL )
   81046:	4604      	mov	r4, r0
   81048:	2800      	cmp	r0, #0
   8104a:	f000 80b1 	beq.w	811b0 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8104e:	f1b8 0f00 	cmp.w	r8, #0
   81052:	f040 80a9 	bne.w	811a8 <xTaskGenericCreate+0x190>
   81056:	00b8      	lsls	r0, r7, #2
   81058:	4b58      	ldr	r3, [pc, #352]	; (811bc <xTaskGenericCreate+0x1a4>)
   8105a:	4798      	blx	r3
   8105c:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   8105e:	b918      	cbnz	r0, 81068 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81060:	4620      	mov	r0, r4
   81062:	4b57      	ldr	r3, [pc, #348]	; (811c0 <xTaskGenericCreate+0x1a8>)
   81064:	4798      	blx	r3
   81066:	e0a3      	b.n	811b0 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81068:	21a5      	movs	r1, #165	; 0xa5
   8106a:	00ba      	lsls	r2, r7, #2
   8106c:	4b55      	ldr	r3, [pc, #340]	; (811c4 <xTaskGenericCreate+0x1ac>)
   8106e:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81070:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   81074:	3f01      	subs	r7, #1
   81076:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81078:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   8107c:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81080:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81084:	4631      	mov	r1, r6
   81086:	220a      	movs	r2, #10
   81088:	4b4f      	ldr	r3, [pc, #316]	; (811c8 <xTaskGenericCreate+0x1b0>)
   8108a:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   8108c:	2300      	movs	r3, #0
   8108e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   81092:	2d04      	cmp	r5, #4
   81094:	bf34      	ite	cc
   81096:	462e      	movcc	r6, r5
   81098:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   8109a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   8109c:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8109e:	1d27      	adds	r7, r4, #4
   810a0:	4638      	mov	r0, r7
   810a2:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81214 <xTaskGenericCreate+0x1fc>
   810a6:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   810a8:	f104 0018 	add.w	r0, r4, #24
   810ac:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   810ae:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   810b0:	f1c6 0605 	rsb	r6, r6, #5
   810b4:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   810b6:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   810b8:	4658      	mov	r0, fp
   810ba:	4649      	mov	r1, r9
   810bc:	4652      	mov	r2, sl
   810be:	4b43      	ldr	r3, [pc, #268]	; (811cc <xTaskGenericCreate+0x1b4>)
   810c0:	4798      	blx	r3
   810c2:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   810c4:	f010 0f07 	tst.w	r0, #7
   810c8:	d003      	beq.n	810d2 <xTaskGenericCreate+0xba>
   810ca:	4b3b      	ldr	r3, [pc, #236]	; (811b8 <xTaskGenericCreate+0x1a0>)
   810cc:	4798      	blx	r3
   810ce:	bf00      	nop
   810d0:	e7fd      	b.n	810ce <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   810d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   810d4:	b103      	cbz	r3, 810d8 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   810d6:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   810d8:	4b3d      	ldr	r3, [pc, #244]	; (811d0 <xTaskGenericCreate+0x1b8>)
   810da:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   810dc:	4b3d      	ldr	r3, [pc, #244]	; (811d4 <xTaskGenericCreate+0x1bc>)
   810de:	681a      	ldr	r2, [r3, #0]
   810e0:	3201      	adds	r2, #1
   810e2:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   810e4:	4b3c      	ldr	r3, [pc, #240]	; (811d8 <xTaskGenericCreate+0x1c0>)
   810e6:	681b      	ldr	r3, [r3, #0]
   810e8:	bb2b      	cbnz	r3, 81136 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   810ea:	4b3b      	ldr	r3, [pc, #236]	; (811d8 <xTaskGenericCreate+0x1c0>)
   810ec:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   810ee:	4b39      	ldr	r3, [pc, #228]	; (811d4 <xTaskGenericCreate+0x1bc>)
   810f0:	681b      	ldr	r3, [r3, #0]
   810f2:	2b01      	cmp	r3, #1
   810f4:	d129      	bne.n	8114a <xTaskGenericCreate+0x132>
   810f6:	4e39      	ldr	r6, [pc, #228]	; (811dc <xTaskGenericCreate+0x1c4>)
   810f8:	f106 0964 	add.w	r9, r6, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   810fc:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 811e0 <xTaskGenericCreate+0x1c8>
   81100:	4630      	mov	r0, r6
   81102:	47c0      	blx	r8
   81104:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   81106:	454e      	cmp	r6, r9
   81108:	d1fa      	bne.n	81100 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   8110a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81218 <xTaskGenericCreate+0x200>
   8110e:	4648      	mov	r0, r9
   81110:	4e33      	ldr	r6, [pc, #204]	; (811e0 <xTaskGenericCreate+0x1c8>)
   81112:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81114:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8121c <xTaskGenericCreate+0x204>
   81118:	4640      	mov	r0, r8
   8111a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   8111c:	4831      	ldr	r0, [pc, #196]	; (811e4 <xTaskGenericCreate+0x1cc>)
   8111e:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81120:	4831      	ldr	r0, [pc, #196]	; (811e8 <xTaskGenericCreate+0x1d0>)
   81122:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81124:	4831      	ldr	r0, [pc, #196]	; (811ec <xTaskGenericCreate+0x1d4>)
   81126:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81128:	4b31      	ldr	r3, [pc, #196]	; (811f0 <xTaskGenericCreate+0x1d8>)
   8112a:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8112e:	4b31      	ldr	r3, [pc, #196]	; (811f4 <xTaskGenericCreate+0x1dc>)
   81130:	f8c3 8000 	str.w	r8, [r3]
   81134:	e009      	b.n	8114a <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   81136:	4b30      	ldr	r3, [pc, #192]	; (811f8 <xTaskGenericCreate+0x1e0>)
   81138:	681b      	ldr	r3, [r3, #0]
   8113a:	b933      	cbnz	r3, 8114a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   8113c:	4b26      	ldr	r3, [pc, #152]	; (811d8 <xTaskGenericCreate+0x1c0>)
   8113e:	681b      	ldr	r3, [r3, #0]
   81140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81142:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   81144:	bf24      	itt	cs
   81146:	4b24      	ldrcs	r3, [pc, #144]	; (811d8 <xTaskGenericCreate+0x1c0>)
   81148:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8114a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8114c:	4a2b      	ldr	r2, [pc, #172]	; (811fc <xTaskGenericCreate+0x1e4>)
   8114e:	6812      	ldr	r2, [r2, #0]
   81150:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81152:	bf84      	itt	hi
   81154:	4a29      	ldrhi	r2, [pc, #164]	; (811fc <xTaskGenericCreate+0x1e4>)
   81156:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81158:	4a29      	ldr	r2, [pc, #164]	; (81200 <xTaskGenericCreate+0x1e8>)
   8115a:	6811      	ldr	r1, [r2, #0]
   8115c:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   8115e:	3101      	adds	r1, #1
   81160:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81162:	4a28      	ldr	r2, [pc, #160]	; (81204 <xTaskGenericCreate+0x1ec>)
   81164:	6812      	ldr	r2, [r2, #0]
   81166:	4293      	cmp	r3, r2
   81168:	bf84      	itt	hi
   8116a:	4a26      	ldrhi	r2, [pc, #152]	; (81204 <xTaskGenericCreate+0x1ec>)
   8116c:	6013      	strhi	r3, [r2, #0]
   8116e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81172:	481a      	ldr	r0, [pc, #104]	; (811dc <xTaskGenericCreate+0x1c4>)
   81174:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81178:	4639      	mov	r1, r7
   8117a:	4b23      	ldr	r3, [pc, #140]	; (81208 <xTaskGenericCreate+0x1f0>)
   8117c:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   8117e:	4b23      	ldr	r3, [pc, #140]	; (8120c <xTaskGenericCreate+0x1f4>)
   81180:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81182:	4b1d      	ldr	r3, [pc, #116]	; (811f8 <xTaskGenericCreate+0x1e0>)
   81184:	681b      	ldr	r3, [r3, #0]
   81186:	b14b      	cbz	r3, 8119c <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81188:	4b13      	ldr	r3, [pc, #76]	; (811d8 <xTaskGenericCreate+0x1c0>)
   8118a:	681b      	ldr	r3, [r3, #0]
   8118c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8118e:	429d      	cmp	r5, r3
   81190:	d907      	bls.n	811a2 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81192:	4b1f      	ldr	r3, [pc, #124]	; (81210 <xTaskGenericCreate+0x1f8>)
   81194:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81196:	2001      	movs	r0, #1
   81198:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8119c:	2001      	movs	r0, #1
   8119e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   811a2:	2001      	movs	r0, #1
   811a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   811a8:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   811ac:	4640      	mov	r0, r8
   811ae:	e75b      	b.n	81068 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   811b0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   811b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   811b8:	0008082d 	.word	0x0008082d
   811bc:	00080989 	.word	0x00080989
   811c0:	00080a4d 	.word	0x00080a4d
   811c4:	00083345 	.word	0x00083345
   811c8:	00083549 	.word	0x00083549
   811cc:	000807e1 	.word	0x000807e1
   811d0:	0008083d 	.word	0x0008083d
   811d4:	2007aaac 	.word	0x2007aaac
   811d8:	2007aa6c 	.word	0x2007aa6c
   811dc:	2007aa04 	.word	0x2007aa04
   811e0:	0008072d 	.word	0x0008072d
   811e4:	2007aa70 	.word	0x2007aa70
   811e8:	2007a9d8 	.word	0x2007a9d8
   811ec:	2007a9b8 	.word	0x2007a9b8
   811f0:	2007a9cc 	.word	0x2007a9cc
   811f4:	2007aa8c 	.word	0x2007aa8c
   811f8:	2007a9d0 	.word	0x2007a9d0
   811fc:	2007aab0 	.word	0x2007aab0
   81200:	2007aa90 	.word	0x2007aa90
   81204:	2007aa00 	.word	0x2007aa00
   81208:	0008074d 	.word	0x0008074d
   8120c:	0008085d 	.word	0x0008085d
   81210:	0008081d 	.word	0x0008081d
   81214:	00080745 	.word	0x00080745
   81218:	2007aa94 	.word	0x2007aa94
   8121c:	2007a9ec 	.word	0x2007a9ec

00081220 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81220:	b510      	push	{r4, lr}
   81222:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81224:	2300      	movs	r3, #0
   81226:	9300      	str	r3, [sp, #0]
   81228:	9301      	str	r3, [sp, #4]
   8122a:	9302      	str	r3, [sp, #8]
   8122c:	9303      	str	r3, [sp, #12]
   8122e:	480e      	ldr	r0, [pc, #56]	; (81268 <vTaskStartScheduler+0x48>)
   81230:	490e      	ldr	r1, [pc, #56]	; (8126c <vTaskStartScheduler+0x4c>)
   81232:	2282      	movs	r2, #130	; 0x82
   81234:	4c0e      	ldr	r4, [pc, #56]	; (81270 <vTaskStartScheduler+0x50>)
   81236:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81238:	2801      	cmp	r0, #1
   8123a:	d10e      	bne.n	8125a <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   8123c:	4b0d      	ldr	r3, [pc, #52]	; (81274 <vTaskStartScheduler+0x54>)
   8123e:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81240:	2801      	cmp	r0, #1
   81242:	d10a      	bne.n	8125a <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81244:	4b0c      	ldr	r3, [pc, #48]	; (81278 <vTaskStartScheduler+0x58>)
   81246:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81248:	2201      	movs	r2, #1
   8124a:	4b0c      	ldr	r3, [pc, #48]	; (8127c <vTaskStartScheduler+0x5c>)
   8124c:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   8124e:	2200      	movs	r2, #0
   81250:	4b0b      	ldr	r3, [pc, #44]	; (81280 <vTaskStartScheduler+0x60>)
   81252:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81254:	4b0b      	ldr	r3, [pc, #44]	; (81284 <vTaskStartScheduler+0x64>)
   81256:	4798      	blx	r3
   81258:	e004      	b.n	81264 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   8125a:	b918      	cbnz	r0, 81264 <vTaskStartScheduler+0x44>
   8125c:	4b06      	ldr	r3, [pc, #24]	; (81278 <vTaskStartScheduler+0x58>)
   8125e:	4798      	blx	r3
   81260:	bf00      	nop
   81262:	e7fd      	b.n	81260 <vTaskStartScheduler+0x40>
}
   81264:	b004      	add	sp, #16
   81266:	bd10      	pop	{r4, pc}
   81268:	00081571 	.word	0x00081571
   8126c:	000861f0 	.word	0x000861f0
   81270:	00081019 	.word	0x00081019
   81274:	00081a05 	.word	0x00081a05
   81278:	0008082d 	.word	0x0008082d
   8127c:	2007a9d0 	.word	0x2007a9d0
   81280:	2007aa88 	.word	0x2007aa88
   81284:	000808f9 	.word	0x000808f9

00081288 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81288:	4b02      	ldr	r3, [pc, #8]	; (81294 <vTaskSuspendAll+0xc>)
   8128a:	681a      	ldr	r2, [r3, #0]
   8128c:	3201      	adds	r2, #1
   8128e:	601a      	str	r2, [r3, #0]
   81290:	4770      	bx	lr
   81292:	bf00      	nop
   81294:	2007aa68 	.word	0x2007aa68

00081298 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81298:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8129a:	4b04      	ldr	r3, [pc, #16]	; (812ac <xTaskGetTickCount+0x14>)
   8129c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8129e:	4b04      	ldr	r3, [pc, #16]	; (812b0 <xTaskGetTickCount+0x18>)
   812a0:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   812a2:	4b04      	ldr	r3, [pc, #16]	; (812b4 <xTaskGetTickCount+0x1c>)
   812a4:	4798      	blx	r3

	return xTicks;
}
   812a6:	4620      	mov	r0, r4
   812a8:	bd10      	pop	{r4, pc}
   812aa:	bf00      	nop
   812ac:	0008083d 	.word	0x0008083d
   812b0:	2007aa88 	.word	0x2007aa88
   812b4:	0008085d 	.word	0x0008085d

000812b8 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   812b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   812bc:	4b3a      	ldr	r3, [pc, #232]	; (813a8 <vTaskIncrementTick+0xf0>)
   812be:	681b      	ldr	r3, [r3, #0]
   812c0:	2b00      	cmp	r3, #0
   812c2:	d16b      	bne.n	8139c <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   812c4:	4b39      	ldr	r3, [pc, #228]	; (813ac <vTaskIncrementTick+0xf4>)
   812c6:	681a      	ldr	r2, [r3, #0]
   812c8:	3201      	adds	r2, #1
   812ca:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   812cc:	681b      	ldr	r3, [r3, #0]
   812ce:	bb03      	cbnz	r3, 81312 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   812d0:	4b37      	ldr	r3, [pc, #220]	; (813b0 <vTaskIncrementTick+0xf8>)
   812d2:	681b      	ldr	r3, [r3, #0]
   812d4:	681b      	ldr	r3, [r3, #0]
   812d6:	b11b      	cbz	r3, 812e0 <vTaskIncrementTick+0x28>
   812d8:	4b36      	ldr	r3, [pc, #216]	; (813b4 <vTaskIncrementTick+0xfc>)
   812da:	4798      	blx	r3
   812dc:	bf00      	nop
   812de:	e7fd      	b.n	812dc <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   812e0:	4b33      	ldr	r3, [pc, #204]	; (813b0 <vTaskIncrementTick+0xf8>)
   812e2:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   812e4:	4a34      	ldr	r2, [pc, #208]	; (813b8 <vTaskIncrementTick+0x100>)
   812e6:	6810      	ldr	r0, [r2, #0]
   812e8:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   812ea:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   812ec:	4a33      	ldr	r2, [pc, #204]	; (813bc <vTaskIncrementTick+0x104>)
   812ee:	6811      	ldr	r1, [r2, #0]
   812f0:	3101      	adds	r1, #1
   812f2:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   812f4:	681b      	ldr	r3, [r3, #0]
   812f6:	681b      	ldr	r3, [r3, #0]
   812f8:	b923      	cbnz	r3, 81304 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   812fa:	f04f 32ff 	mov.w	r2, #4294967295
   812fe:	4b30      	ldr	r3, [pc, #192]	; (813c0 <vTaskIncrementTick+0x108>)
   81300:	601a      	str	r2, [r3, #0]
   81302:	e006      	b.n	81312 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81304:	4b2a      	ldr	r3, [pc, #168]	; (813b0 <vTaskIncrementTick+0xf8>)
   81306:	681b      	ldr	r3, [r3, #0]
   81308:	68db      	ldr	r3, [r3, #12]
   8130a:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   8130c:	685a      	ldr	r2, [r3, #4]
   8130e:	4b2c      	ldr	r3, [pc, #176]	; (813c0 <vTaskIncrementTick+0x108>)
   81310:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   81312:	4b26      	ldr	r3, [pc, #152]	; (813ac <vTaskIncrementTick+0xf4>)
   81314:	681a      	ldr	r2, [r3, #0]
   81316:	4b2a      	ldr	r3, [pc, #168]	; (813c0 <vTaskIncrementTick+0x108>)
   81318:	681b      	ldr	r3, [r3, #0]
   8131a:	429a      	cmp	r2, r3
   8131c:	d342      	bcc.n	813a4 <vTaskIncrementTick+0xec>
   8131e:	4b24      	ldr	r3, [pc, #144]	; (813b0 <vTaskIncrementTick+0xf8>)
   81320:	681b      	ldr	r3, [r3, #0]
   81322:	681b      	ldr	r3, [r3, #0]
   81324:	b14b      	cbz	r3, 8133a <vTaskIncrementTick+0x82>
   81326:	4b22      	ldr	r3, [pc, #136]	; (813b0 <vTaskIncrementTick+0xf8>)
   81328:	681b      	ldr	r3, [r3, #0]
   8132a:	68db      	ldr	r3, [r3, #12]
   8132c:	68dc      	ldr	r4, [r3, #12]
   8132e:	6863      	ldr	r3, [r4, #4]
   81330:	4a1e      	ldr	r2, [pc, #120]	; (813ac <vTaskIncrementTick+0xf4>)
   81332:	6812      	ldr	r2, [r2, #0]
   81334:	4293      	cmp	r3, r2
   81336:	d913      	bls.n	81360 <vTaskIncrementTick+0xa8>
   81338:	e00e      	b.n	81358 <vTaskIncrementTick+0xa0>
   8133a:	f04f 32ff 	mov.w	r2, #4294967295
   8133e:	4b20      	ldr	r3, [pc, #128]	; (813c0 <vTaskIncrementTick+0x108>)
   81340:	601a      	str	r2, [r3, #0]
   81342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81346:	4b1a      	ldr	r3, [pc, #104]	; (813b0 <vTaskIncrementTick+0xf8>)
   81348:	681b      	ldr	r3, [r3, #0]
   8134a:	68db      	ldr	r3, [r3, #12]
   8134c:	68dc      	ldr	r4, [r3, #12]
   8134e:	6863      	ldr	r3, [r4, #4]
   81350:	4a16      	ldr	r2, [pc, #88]	; (813ac <vTaskIncrementTick+0xf4>)
   81352:	6812      	ldr	r2, [r2, #0]
   81354:	4293      	cmp	r3, r2
   81356:	d907      	bls.n	81368 <vTaskIncrementTick+0xb0>
   81358:	4a19      	ldr	r2, [pc, #100]	; (813c0 <vTaskIncrementTick+0x108>)
   8135a:	6013      	str	r3, [r2, #0]
   8135c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81360:	4e18      	ldr	r6, [pc, #96]	; (813c4 <vTaskIncrementTick+0x10c>)
   81362:	4f19      	ldr	r7, [pc, #100]	; (813c8 <vTaskIncrementTick+0x110>)
   81364:	f8df 806c 	ldr.w	r8, [pc, #108]	; 813d4 <vTaskIncrementTick+0x11c>
   81368:	1d25      	adds	r5, r4, #4
   8136a:	4628      	mov	r0, r5
   8136c:	47b0      	blx	r6
   8136e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81370:	b113      	cbz	r3, 81378 <vTaskIncrementTick+0xc0>
   81372:	f104 0018 	add.w	r0, r4, #24
   81376:	47b0      	blx	r6
   81378:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8137a:	683a      	ldr	r2, [r7, #0]
   8137c:	4293      	cmp	r3, r2
   8137e:	bf88      	it	hi
   81380:	603b      	strhi	r3, [r7, #0]
   81382:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81386:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   8138a:	4629      	mov	r1, r5
   8138c:	4b0f      	ldr	r3, [pc, #60]	; (813cc <vTaskIncrementTick+0x114>)
   8138e:	4798      	blx	r3
   81390:	4b07      	ldr	r3, [pc, #28]	; (813b0 <vTaskIncrementTick+0xf8>)
   81392:	681b      	ldr	r3, [r3, #0]
   81394:	681b      	ldr	r3, [r3, #0]
   81396:	2b00      	cmp	r3, #0
   81398:	d1d5      	bne.n	81346 <vTaskIncrementTick+0x8e>
   8139a:	e7ce      	b.n	8133a <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   8139c:	4b0c      	ldr	r3, [pc, #48]	; (813d0 <vTaskIncrementTick+0x118>)
   8139e:	681a      	ldr	r2, [r3, #0]
   813a0:	3201      	adds	r2, #1
   813a2:	601a      	str	r2, [r3, #0]
   813a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813a8:	2007aa68 	.word	0x2007aa68
   813ac:	2007aa88 	.word	0x2007aa88
   813b0:	2007a9cc 	.word	0x2007a9cc
   813b4:	0008082d 	.word	0x0008082d
   813b8:	2007aa8c 	.word	0x2007aa8c
   813bc:	2007aa84 	.word	0x2007aa84
   813c0:	20070008 	.word	0x20070008
   813c4:	000807a5 	.word	0x000807a5
   813c8:	2007aa00 	.word	0x2007aa00
   813cc:	0008074d 	.word	0x0008074d
   813d0:	2007a9b4 	.word	0x2007a9b4
   813d4:	2007aa04 	.word	0x2007aa04

000813d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   813d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   813dc:	4b31      	ldr	r3, [pc, #196]	; (814a4 <xTaskResumeAll+0xcc>)
   813de:	681b      	ldr	r3, [r3, #0]
   813e0:	b91b      	cbnz	r3, 813ea <xTaskResumeAll+0x12>
   813e2:	4b31      	ldr	r3, [pc, #196]	; (814a8 <xTaskResumeAll+0xd0>)
   813e4:	4798      	blx	r3
   813e6:	bf00      	nop
   813e8:	e7fd      	b.n	813e6 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   813ea:	4b30      	ldr	r3, [pc, #192]	; (814ac <xTaskResumeAll+0xd4>)
   813ec:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   813ee:	4b2d      	ldr	r3, [pc, #180]	; (814a4 <xTaskResumeAll+0xcc>)
   813f0:	681a      	ldr	r2, [r3, #0]
   813f2:	3a01      	subs	r2, #1
   813f4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   813f6:	681b      	ldr	r3, [r3, #0]
   813f8:	2b00      	cmp	r3, #0
   813fa:	d148      	bne.n	8148e <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   813fc:	4b2c      	ldr	r3, [pc, #176]	; (814b0 <xTaskResumeAll+0xd8>)
   813fe:	681b      	ldr	r3, [r3, #0]
   81400:	2b00      	cmp	r3, #0
   81402:	d046      	beq.n	81492 <xTaskResumeAll+0xba>
   81404:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81406:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 814dc <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   8140a:	4f2a      	ldr	r7, [pc, #168]	; (814b4 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   8140c:	4e2a      	ldr	r6, [pc, #168]	; (814b8 <xTaskResumeAll+0xe0>)
   8140e:	e01d      	b.n	8144c <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81410:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81414:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81416:	f104 0018 	add.w	r0, r4, #24
   8141a:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   8141c:	f104 0904 	add.w	r9, r4, #4
   81420:	4648      	mov	r0, r9
   81422:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81424:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81426:	6832      	ldr	r2, [r6, #0]
   81428:	4293      	cmp	r3, r2
   8142a:	bf88      	it	hi
   8142c:	6033      	strhi	r3, [r6, #0]
   8142e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81432:	4822      	ldr	r0, [pc, #136]	; (814bc <xTaskResumeAll+0xe4>)
   81434:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81438:	4649      	mov	r1, r9
   8143a:	4b21      	ldr	r3, [pc, #132]	; (814c0 <xTaskResumeAll+0xe8>)
   8143c:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8143e:	4b21      	ldr	r3, [pc, #132]	; (814c4 <xTaskResumeAll+0xec>)
   81440:	681b      	ldr	r3, [r3, #0]
   81442:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81446:	429a      	cmp	r2, r3
   81448:	bf28      	it	cs
   8144a:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8144c:	f8d8 3000 	ldr.w	r3, [r8]
   81450:	2b00      	cmp	r3, #0
   81452:	d1dd      	bne.n	81410 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81454:	4b1c      	ldr	r3, [pc, #112]	; (814c8 <xTaskResumeAll+0xf0>)
   81456:	681b      	ldr	r3, [r3, #0]
   81458:	b163      	cbz	r3, 81474 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8145a:	4b1b      	ldr	r3, [pc, #108]	; (814c8 <xTaskResumeAll+0xf0>)
   8145c:	681b      	ldr	r3, [r3, #0]
   8145e:	b17b      	cbz	r3, 81480 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81460:	4d1a      	ldr	r5, [pc, #104]	; (814cc <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81462:	4c19      	ldr	r4, [pc, #100]	; (814c8 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81464:	47a8      	blx	r5
						--uxMissedTicks;
   81466:	6823      	ldr	r3, [r4, #0]
   81468:	3b01      	subs	r3, #1
   8146a:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8146c:	6823      	ldr	r3, [r4, #0]
   8146e:	2b00      	cmp	r3, #0
   81470:	d1f8      	bne.n	81464 <xTaskResumeAll+0x8c>
   81472:	e005      	b.n	81480 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81474:	2d01      	cmp	r5, #1
   81476:	d003      	beq.n	81480 <xTaskResumeAll+0xa8>
   81478:	4b15      	ldr	r3, [pc, #84]	; (814d0 <xTaskResumeAll+0xf8>)
   8147a:	681b      	ldr	r3, [r3, #0]
   8147c:	2b01      	cmp	r3, #1
   8147e:	d10a      	bne.n	81496 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81480:	2200      	movs	r2, #0
   81482:	4b13      	ldr	r3, [pc, #76]	; (814d0 <xTaskResumeAll+0xf8>)
   81484:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81486:	4b13      	ldr	r3, [pc, #76]	; (814d4 <xTaskResumeAll+0xfc>)
   81488:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   8148a:	2401      	movs	r4, #1
   8148c:	e004      	b.n	81498 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8148e:	2400      	movs	r4, #0
   81490:	e002      	b.n	81498 <xTaskResumeAll+0xc0>
   81492:	2400      	movs	r4, #0
   81494:	e000      	b.n	81498 <xTaskResumeAll+0xc0>
   81496:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81498:	4b0f      	ldr	r3, [pc, #60]	; (814d8 <xTaskResumeAll+0x100>)
   8149a:	4798      	blx	r3

	return xAlreadyYielded;
}
   8149c:	4620      	mov	r0, r4
   8149e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   814a2:	bf00      	nop
   814a4:	2007aa68 	.word	0x2007aa68
   814a8:	0008082d 	.word	0x0008082d
   814ac:	0008083d 	.word	0x0008083d
   814b0:	2007aaac 	.word	0x2007aaac
   814b4:	000807a5 	.word	0x000807a5
   814b8:	2007aa00 	.word	0x2007aa00
   814bc:	2007aa04 	.word	0x2007aa04
   814c0:	0008074d 	.word	0x0008074d
   814c4:	2007aa6c 	.word	0x2007aa6c
   814c8:	2007a9b4 	.word	0x2007a9b4
   814cc:	000812b9 	.word	0x000812b9
   814d0:	2007aaa8 	.word	0x2007aaa8
   814d4:	0008081d 	.word	0x0008081d
   814d8:	0008085d 	.word	0x0008085d
   814dc:	2007aa70 	.word	0x2007aa70

000814e0 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   814e0:	b538      	push	{r3, r4, r5, lr}
   814e2:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   814e4:	4605      	mov	r5, r0
   814e6:	b918      	cbnz	r0, 814f0 <vTaskDelayUntil+0x10>
   814e8:	4b19      	ldr	r3, [pc, #100]	; (81550 <vTaskDelayUntil+0x70>)
   814ea:	4798      	blx	r3
   814ec:	bf00      	nop
   814ee:	e7fd      	b.n	814ec <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   814f0:	b919      	cbnz	r1, 814fa <vTaskDelayUntil+0x1a>
   814f2:	4b17      	ldr	r3, [pc, #92]	; (81550 <vTaskDelayUntil+0x70>)
   814f4:	4798      	blx	r3
   814f6:	bf00      	nop
   814f8:	e7fd      	b.n	814f6 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   814fa:	4b16      	ldr	r3, [pc, #88]	; (81554 <vTaskDelayUntil+0x74>)
   814fc:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   814fe:	682b      	ldr	r3, [r5, #0]
   81500:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   81502:	4a15      	ldr	r2, [pc, #84]	; (81558 <vTaskDelayUntil+0x78>)
   81504:	6812      	ldr	r2, [r2, #0]
   81506:	4293      	cmp	r3, r2
   81508:	d907      	bls.n	8151a <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   8150a:	42a3      	cmp	r3, r4
   8150c:	d91c      	bls.n	81548 <vTaskDelayUntil+0x68>
   8150e:	4b12      	ldr	r3, [pc, #72]	; (81558 <vTaskDelayUntil+0x78>)
   81510:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81512:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81514:	429c      	cmp	r4, r3
   81516:	d90f      	bls.n	81538 <vTaskDelayUntil+0x58>
   81518:	e006      	b.n	81528 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   8151a:	42a3      	cmp	r3, r4
   8151c:	d812      	bhi.n	81544 <vTaskDelayUntil+0x64>
   8151e:	4b0e      	ldr	r3, [pc, #56]	; (81558 <vTaskDelayUntil+0x78>)
   81520:	681b      	ldr	r3, [r3, #0]
   81522:	429c      	cmp	r4, r3
   81524:	d80e      	bhi.n	81544 <vTaskDelayUntil+0x64>
   81526:	e00f      	b.n	81548 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81528:	4b0c      	ldr	r3, [pc, #48]	; (8155c <vTaskDelayUntil+0x7c>)
   8152a:	6818      	ldr	r0, [r3, #0]
   8152c:	3004      	adds	r0, #4
   8152e:	4b0c      	ldr	r3, [pc, #48]	; (81560 <vTaskDelayUntil+0x80>)
   81530:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81532:	4620      	mov	r0, r4
   81534:	4b0b      	ldr	r3, [pc, #44]	; (81564 <vTaskDelayUntil+0x84>)
   81536:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81538:	4b0b      	ldr	r3, [pc, #44]	; (81568 <vTaskDelayUntil+0x88>)
   8153a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8153c:	b930      	cbnz	r0, 8154c <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   8153e:	4b0b      	ldr	r3, [pc, #44]	; (8156c <vTaskDelayUntil+0x8c>)
   81540:	4798      	blx	r3
   81542:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81544:	602c      	str	r4, [r5, #0]
   81546:	e7ef      	b.n	81528 <vTaskDelayUntil+0x48>
   81548:	602c      	str	r4, [r5, #0]
   8154a:	e7f5      	b.n	81538 <vTaskDelayUntil+0x58>
   8154c:	bd38      	pop	{r3, r4, r5, pc}
   8154e:	bf00      	nop
   81550:	0008082d 	.word	0x0008082d
   81554:	00081289 	.word	0x00081289
   81558:	2007aa88 	.word	0x2007aa88
   8155c:	2007aa6c 	.word	0x2007aa6c
   81560:	000807a5 	.word	0x000807a5
   81564:	00080fc1 	.word	0x00080fc1
   81568:	000813d9 	.word	0x000813d9
   8156c:	0008081d 	.word	0x0008081d

00081570 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81570:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81572:	4d15      	ldr	r5, [pc, #84]	; (815c8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81574:	4e15      	ldr	r6, [pc, #84]	; (815cc <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81576:	f8df 8078 	ldr.w	r8, [pc, #120]	; 815f0 <prvIdleTask+0x80>
   8157a:	e01c      	b.n	815b6 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   8157c:	4b14      	ldr	r3, [pc, #80]	; (815d0 <prvIdleTask+0x60>)
   8157e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81580:	4b14      	ldr	r3, [pc, #80]	; (815d4 <prvIdleTask+0x64>)
   81582:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81584:	4b14      	ldr	r3, [pc, #80]	; (815d8 <prvIdleTask+0x68>)
   81586:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81588:	b1ac      	cbz	r4, 815b6 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   8158a:	4b14      	ldr	r3, [pc, #80]	; (815dc <prvIdleTask+0x6c>)
   8158c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   8158e:	4b11      	ldr	r3, [pc, #68]	; (815d4 <prvIdleTask+0x64>)
   81590:	68db      	ldr	r3, [r3, #12]
   81592:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81594:	1d20      	adds	r0, r4, #4
   81596:	4b12      	ldr	r3, [pc, #72]	; (815e0 <prvIdleTask+0x70>)
   81598:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   8159a:	4b12      	ldr	r3, [pc, #72]	; (815e4 <prvIdleTask+0x74>)
   8159c:	681a      	ldr	r2, [r3, #0]
   8159e:	3a01      	subs	r2, #1
   815a0:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   815a2:	682b      	ldr	r3, [r5, #0]
   815a4:	3b01      	subs	r3, #1
   815a6:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   815a8:	4b0f      	ldr	r3, [pc, #60]	; (815e8 <prvIdleTask+0x78>)
   815aa:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   815ac:	6b20      	ldr	r0, [r4, #48]	; 0x30
   815ae:	4f0f      	ldr	r7, [pc, #60]	; (815ec <prvIdleTask+0x7c>)
   815b0:	47b8      	blx	r7
		vPortFree( pxTCB );
   815b2:	4620      	mov	r0, r4
   815b4:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   815b6:	682b      	ldr	r3, [r5, #0]
   815b8:	2b00      	cmp	r3, #0
   815ba:	d1df      	bne.n	8157c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   815bc:	6833      	ldr	r3, [r6, #0]
   815be:	2b01      	cmp	r3, #1
   815c0:	d9f9      	bls.n	815b6 <prvIdleTask+0x46>
			{
				taskYIELD();
   815c2:	47c0      	blx	r8
   815c4:	e7f7      	b.n	815b6 <prvIdleTask+0x46>
   815c6:	bf00      	nop
   815c8:	2007a9d4 	.word	0x2007a9d4
   815cc:	2007aa04 	.word	0x2007aa04
   815d0:	00081289 	.word	0x00081289
   815d4:	2007a9d8 	.word	0x2007a9d8
   815d8:	000813d9 	.word	0x000813d9
   815dc:	0008083d 	.word	0x0008083d
   815e0:	000807a5 	.word	0x000807a5
   815e4:	2007aaac 	.word	0x2007aaac
   815e8:	0008085d 	.word	0x0008085d
   815ec:	00080a4d 	.word	0x00080a4d
   815f0:	0008081d 	.word	0x0008081d

000815f4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   815f4:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   815f6:	4b1d      	ldr	r3, [pc, #116]	; (8166c <vTaskSwitchContext+0x78>)
   815f8:	681b      	ldr	r3, [r3, #0]
   815fa:	b95b      	cbnz	r3, 81614 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   815fc:	4b1c      	ldr	r3, [pc, #112]	; (81670 <vTaskSwitchContext+0x7c>)
   815fe:	681b      	ldr	r3, [r3, #0]
   81600:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81604:	009b      	lsls	r3, r3, #2
   81606:	4a1b      	ldr	r2, [pc, #108]	; (81674 <vTaskSwitchContext+0x80>)
   81608:	58d3      	ldr	r3, [r2, r3]
   8160a:	b9cb      	cbnz	r3, 81640 <vTaskSwitchContext+0x4c>
   8160c:	4b18      	ldr	r3, [pc, #96]	; (81670 <vTaskSwitchContext+0x7c>)
   8160e:	681b      	ldr	r3, [r3, #0]
   81610:	b953      	cbnz	r3, 81628 <vTaskSwitchContext+0x34>
   81612:	e005      	b.n	81620 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81614:	2201      	movs	r2, #1
   81616:	4b18      	ldr	r3, [pc, #96]	; (81678 <vTaskSwitchContext+0x84>)
   81618:	601a      	str	r2, [r3, #0]
   8161a:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8161c:	681a      	ldr	r2, [r3, #0]
   8161e:	b92a      	cbnz	r2, 8162c <vTaskSwitchContext+0x38>
   81620:	4b16      	ldr	r3, [pc, #88]	; (8167c <vTaskSwitchContext+0x88>)
   81622:	4798      	blx	r3
   81624:	bf00      	nop
   81626:	e7fd      	b.n	81624 <vTaskSwitchContext+0x30>
   81628:	4b11      	ldr	r3, [pc, #68]	; (81670 <vTaskSwitchContext+0x7c>)
   8162a:	4912      	ldr	r1, [pc, #72]	; (81674 <vTaskSwitchContext+0x80>)
   8162c:	681a      	ldr	r2, [r3, #0]
   8162e:	3a01      	subs	r2, #1
   81630:	601a      	str	r2, [r3, #0]
   81632:	681a      	ldr	r2, [r3, #0]
   81634:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81638:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   8163c:	2a00      	cmp	r2, #0
   8163e:	d0ed      	beq.n	8161c <vTaskSwitchContext+0x28>
   81640:	4b0b      	ldr	r3, [pc, #44]	; (81670 <vTaskSwitchContext+0x7c>)
   81642:	681b      	ldr	r3, [r3, #0]
   81644:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81648:	4a0a      	ldr	r2, [pc, #40]	; (81674 <vTaskSwitchContext+0x80>)
   8164a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8164e:	685a      	ldr	r2, [r3, #4]
   81650:	6852      	ldr	r2, [r2, #4]
   81652:	605a      	str	r2, [r3, #4]
   81654:	f103 0108 	add.w	r1, r3, #8
   81658:	428a      	cmp	r2, r1
   8165a:	bf04      	itt	eq
   8165c:	6852      	ldreq	r2, [r2, #4]
   8165e:	605a      	streq	r2, [r3, #4]
   81660:	685b      	ldr	r3, [r3, #4]
   81662:	68da      	ldr	r2, [r3, #12]
   81664:	4b06      	ldr	r3, [pc, #24]	; (81680 <vTaskSwitchContext+0x8c>)
   81666:	601a      	str	r2, [r3, #0]
   81668:	bd08      	pop	{r3, pc}
   8166a:	bf00      	nop
   8166c:	2007aa68 	.word	0x2007aa68
   81670:	2007aa00 	.word	0x2007aa00
   81674:	2007aa04 	.word	0x2007aa04
   81678:	2007aaa8 	.word	0x2007aaa8
   8167c:	0008082d 	.word	0x0008082d
   81680:	2007aa6c 	.word	0x2007aa6c

00081684 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81684:	b538      	push	{r3, r4, r5, lr}
   81686:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81688:	b918      	cbnz	r0, 81692 <vTaskPlaceOnEventList+0xe>
   8168a:	4b0e      	ldr	r3, [pc, #56]	; (816c4 <vTaskPlaceOnEventList+0x40>)
   8168c:	4798      	blx	r3
   8168e:	bf00      	nop
   81690:	e7fd      	b.n	8168e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81692:	4d0d      	ldr	r5, [pc, #52]	; (816c8 <vTaskPlaceOnEventList+0x44>)
   81694:	6829      	ldr	r1, [r5, #0]
   81696:	3118      	adds	r1, #24
   81698:	4b0c      	ldr	r3, [pc, #48]	; (816cc <vTaskPlaceOnEventList+0x48>)
   8169a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8169c:	6828      	ldr	r0, [r5, #0]
   8169e:	3004      	adds	r0, #4
   816a0:	4b0b      	ldr	r3, [pc, #44]	; (816d0 <vTaskPlaceOnEventList+0x4c>)
   816a2:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   816a4:	f1b4 3fff 	cmp.w	r4, #4294967295
   816a8:	d105      	bne.n	816b6 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   816aa:	6829      	ldr	r1, [r5, #0]
   816ac:	4809      	ldr	r0, [pc, #36]	; (816d4 <vTaskPlaceOnEventList+0x50>)
   816ae:	3104      	adds	r1, #4
   816b0:	4b09      	ldr	r3, [pc, #36]	; (816d8 <vTaskPlaceOnEventList+0x54>)
   816b2:	4798      	blx	r3
   816b4:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   816b6:	4b09      	ldr	r3, [pc, #36]	; (816dc <vTaskPlaceOnEventList+0x58>)
   816b8:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   816ba:	4420      	add	r0, r4
   816bc:	4b08      	ldr	r3, [pc, #32]	; (816e0 <vTaskPlaceOnEventList+0x5c>)
   816be:	4798      	blx	r3
   816c0:	bd38      	pop	{r3, r4, r5, pc}
   816c2:	bf00      	nop
   816c4:	0008082d 	.word	0x0008082d
   816c8:	2007aa6c 	.word	0x2007aa6c
   816cc:	00080769 	.word	0x00080769
   816d0:	000807a5 	.word	0x000807a5
   816d4:	2007a9b8 	.word	0x2007a9b8
   816d8:	0008074d 	.word	0x0008074d
   816dc:	2007aa88 	.word	0x2007aa88
   816e0:	00080fc1 	.word	0x00080fc1

000816e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   816e4:	b538      	push	{r3, r4, r5, lr}
   816e6:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   816e8:	b918      	cbnz	r0, 816f2 <vTaskPlaceOnEventListRestricted+0xe>
   816ea:	4b09      	ldr	r3, [pc, #36]	; (81710 <vTaskPlaceOnEventListRestricted+0x2c>)
   816ec:	4798      	blx	r3
   816ee:	bf00      	nop
   816f0:	e7fd      	b.n	816ee <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   816f2:	4c08      	ldr	r4, [pc, #32]	; (81714 <vTaskPlaceOnEventListRestricted+0x30>)
   816f4:	6821      	ldr	r1, [r4, #0]
   816f6:	3118      	adds	r1, #24
   816f8:	4b07      	ldr	r3, [pc, #28]	; (81718 <vTaskPlaceOnEventListRestricted+0x34>)
   816fa:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   816fc:	6820      	ldr	r0, [r4, #0]
   816fe:	3004      	adds	r0, #4
   81700:	4b06      	ldr	r3, [pc, #24]	; (8171c <vTaskPlaceOnEventListRestricted+0x38>)
   81702:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81704:	4b06      	ldr	r3, [pc, #24]	; (81720 <vTaskPlaceOnEventListRestricted+0x3c>)
   81706:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81708:	4428      	add	r0, r5
   8170a:	4b06      	ldr	r3, [pc, #24]	; (81724 <vTaskPlaceOnEventListRestricted+0x40>)
   8170c:	4798      	blx	r3
   8170e:	bd38      	pop	{r3, r4, r5, pc}
   81710:	0008082d 	.word	0x0008082d
   81714:	2007aa6c 	.word	0x2007aa6c
   81718:	0008074d 	.word	0x0008074d
   8171c:	000807a5 	.word	0x000807a5
   81720:	2007aa88 	.word	0x2007aa88
   81724:	00080fc1 	.word	0x00080fc1

00081728 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81728:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   8172a:	68c3      	ldr	r3, [r0, #12]
   8172c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   8172e:	b91c      	cbnz	r4, 81738 <xTaskRemoveFromEventList+0x10>
   81730:	4b16      	ldr	r3, [pc, #88]	; (8178c <xTaskRemoveFromEventList+0x64>)
   81732:	4798      	blx	r3
   81734:	bf00      	nop
   81736:	e7fd      	b.n	81734 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81738:	f104 0518 	add.w	r5, r4, #24
   8173c:	4628      	mov	r0, r5
   8173e:	4b14      	ldr	r3, [pc, #80]	; (81790 <xTaskRemoveFromEventList+0x68>)
   81740:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81742:	4b14      	ldr	r3, [pc, #80]	; (81794 <xTaskRemoveFromEventList+0x6c>)
   81744:	681b      	ldr	r3, [r3, #0]
   81746:	b99b      	cbnz	r3, 81770 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81748:	1d25      	adds	r5, r4, #4
   8174a:	4628      	mov	r0, r5
   8174c:	4b10      	ldr	r3, [pc, #64]	; (81790 <xTaskRemoveFromEventList+0x68>)
   8174e:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81750:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81752:	4a11      	ldr	r2, [pc, #68]	; (81798 <xTaskRemoveFromEventList+0x70>)
   81754:	6812      	ldr	r2, [r2, #0]
   81756:	4293      	cmp	r3, r2
   81758:	bf84      	itt	hi
   8175a:	4a0f      	ldrhi	r2, [pc, #60]	; (81798 <xTaskRemoveFromEventList+0x70>)
   8175c:	6013      	strhi	r3, [r2, #0]
   8175e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81762:	480e      	ldr	r0, [pc, #56]	; (8179c <xTaskRemoveFromEventList+0x74>)
   81764:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81768:	4629      	mov	r1, r5
   8176a:	4b0d      	ldr	r3, [pc, #52]	; (817a0 <xTaskRemoveFromEventList+0x78>)
   8176c:	4798      	blx	r3
   8176e:	e003      	b.n	81778 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81770:	480c      	ldr	r0, [pc, #48]	; (817a4 <xTaskRemoveFromEventList+0x7c>)
   81772:	4629      	mov	r1, r5
   81774:	4b0a      	ldr	r3, [pc, #40]	; (817a0 <xTaskRemoveFromEventList+0x78>)
   81776:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81778:	4b0b      	ldr	r3, [pc, #44]	; (817a8 <xTaskRemoveFromEventList+0x80>)
   8177a:	681b      	ldr	r3, [r3, #0]
   8177c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8177e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81780:	4298      	cmp	r0, r3
   81782:	bf34      	ite	cc
   81784:	2000      	movcc	r0, #0
   81786:	2001      	movcs	r0, #1
   81788:	bd38      	pop	{r3, r4, r5, pc}
   8178a:	bf00      	nop
   8178c:	0008082d 	.word	0x0008082d
   81790:	000807a5 	.word	0x000807a5
   81794:	2007aa68 	.word	0x2007aa68
   81798:	2007aa00 	.word	0x2007aa00
   8179c:	2007aa04 	.word	0x2007aa04
   817a0:	0008074d 	.word	0x0008074d
   817a4:	2007aa70 	.word	0x2007aa70
   817a8:	2007aa6c 	.word	0x2007aa6c

000817ac <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   817ac:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   817ae:	b918      	cbnz	r0, 817b8 <vTaskSetTimeOutState+0xc>
   817b0:	4b05      	ldr	r3, [pc, #20]	; (817c8 <vTaskSetTimeOutState+0x1c>)
   817b2:	4798      	blx	r3
   817b4:	bf00      	nop
   817b6:	e7fd      	b.n	817b4 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   817b8:	4a04      	ldr	r2, [pc, #16]	; (817cc <vTaskSetTimeOutState+0x20>)
   817ba:	6812      	ldr	r2, [r2, #0]
   817bc:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   817be:	4a04      	ldr	r2, [pc, #16]	; (817d0 <vTaskSetTimeOutState+0x24>)
   817c0:	6812      	ldr	r2, [r2, #0]
   817c2:	6042      	str	r2, [r0, #4]
   817c4:	bd08      	pop	{r3, pc}
   817c6:	bf00      	nop
   817c8:	0008082d 	.word	0x0008082d
   817cc:	2007aa84 	.word	0x2007aa84
   817d0:	2007aa88 	.word	0x2007aa88

000817d4 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   817d4:	b538      	push	{r3, r4, r5, lr}
   817d6:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   817d8:	4604      	mov	r4, r0
   817da:	b918      	cbnz	r0, 817e4 <xTaskCheckForTimeOut+0x10>
   817dc:	4b18      	ldr	r3, [pc, #96]	; (81840 <xTaskCheckForTimeOut+0x6c>)
   817de:	4798      	blx	r3
   817e0:	bf00      	nop
   817e2:	e7fd      	b.n	817e0 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   817e4:	b919      	cbnz	r1, 817ee <xTaskCheckForTimeOut+0x1a>
   817e6:	4b16      	ldr	r3, [pc, #88]	; (81840 <xTaskCheckForTimeOut+0x6c>)
   817e8:	4798      	blx	r3
   817ea:	bf00      	nop
   817ec:	e7fd      	b.n	817ea <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   817ee:	4b15      	ldr	r3, [pc, #84]	; (81844 <xTaskCheckForTimeOut+0x70>)
   817f0:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   817f2:	682b      	ldr	r3, [r5, #0]
   817f4:	f1b3 3fff 	cmp.w	r3, #4294967295
   817f8:	d019      	beq.n	8182e <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   817fa:	4a13      	ldr	r2, [pc, #76]	; (81848 <xTaskCheckForTimeOut+0x74>)
   817fc:	6811      	ldr	r1, [r2, #0]
   817fe:	6822      	ldr	r2, [r4, #0]
   81800:	428a      	cmp	r2, r1
   81802:	d004      	beq.n	8180e <xTaskCheckForTimeOut+0x3a>
   81804:	4a11      	ldr	r2, [pc, #68]	; (8184c <xTaskCheckForTimeOut+0x78>)
   81806:	6811      	ldr	r1, [r2, #0]
   81808:	6862      	ldr	r2, [r4, #4]
   8180a:	428a      	cmp	r2, r1
   8180c:	d911      	bls.n	81832 <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   8180e:	4a0f      	ldr	r2, [pc, #60]	; (8184c <xTaskCheckForTimeOut+0x78>)
   81810:	6811      	ldr	r1, [r2, #0]
   81812:	6862      	ldr	r2, [r4, #4]
   81814:	1a89      	subs	r1, r1, r2
   81816:	428b      	cmp	r3, r1
   81818:	d90d      	bls.n	81836 <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   8181a:	490c      	ldr	r1, [pc, #48]	; (8184c <xTaskCheckForTimeOut+0x78>)
   8181c:	6809      	ldr	r1, [r1, #0]
   8181e:	1a52      	subs	r2, r2, r1
   81820:	4413      	add	r3, r2
   81822:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81824:	4620      	mov	r0, r4
   81826:	4b0a      	ldr	r3, [pc, #40]	; (81850 <xTaskCheckForTimeOut+0x7c>)
   81828:	4798      	blx	r3
			xReturn = pdFALSE;
   8182a:	2400      	movs	r4, #0
   8182c:	e004      	b.n	81838 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8182e:	2400      	movs	r4, #0
   81830:	e002      	b.n	81838 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81832:	2401      	movs	r4, #1
   81834:	e000      	b.n	81838 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81836:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81838:	4b06      	ldr	r3, [pc, #24]	; (81854 <xTaskCheckForTimeOut+0x80>)
   8183a:	4798      	blx	r3

	return xReturn;
}
   8183c:	4620      	mov	r0, r4
   8183e:	bd38      	pop	{r3, r4, r5, pc}
   81840:	0008082d 	.word	0x0008082d
   81844:	0008083d 	.word	0x0008083d
   81848:	2007aa84 	.word	0x2007aa84
   8184c:	2007aa88 	.word	0x2007aa88
   81850:	000817ad 	.word	0x000817ad
   81854:	0008085d 	.word	0x0008085d

00081858 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81858:	2201      	movs	r2, #1
   8185a:	4b01      	ldr	r3, [pc, #4]	; (81860 <vTaskMissedYield+0x8>)
   8185c:	601a      	str	r2, [r3, #0]
   8185e:	4770      	bx	lr
   81860:	2007aaa8 	.word	0x2007aaa8

00081864 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81864:	4b01      	ldr	r3, [pc, #4]	; (8186c <xTaskGetCurrentTaskHandle+0x8>)
   81866:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81868:	4770      	bx	lr
   8186a:	bf00      	nop
   8186c:	2007aa6c 	.word	0x2007aa6c

00081870 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81870:	4b05      	ldr	r3, [pc, #20]	; (81888 <xTaskGetSchedulerState+0x18>)
   81872:	681b      	ldr	r3, [r3, #0]
   81874:	b133      	cbz	r3, 81884 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81876:	4b05      	ldr	r3, [pc, #20]	; (8188c <xTaskGetSchedulerState+0x1c>)
   81878:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8187a:	2b00      	cmp	r3, #0
   8187c:	bf14      	ite	ne
   8187e:	2002      	movne	r0, #2
   81880:	2001      	moveq	r0, #1
   81882:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81884:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81886:	4770      	bx	lr
   81888:	2007a9d0 	.word	0x2007a9d0
   8188c:	2007aa68 	.word	0x2007aa68

00081890 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81890:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81892:	4604      	mov	r4, r0
   81894:	2800      	cmp	r0, #0
   81896:	d02e      	beq.n	818f6 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81898:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8189a:	4a17      	ldr	r2, [pc, #92]	; (818f8 <vTaskPriorityInherit+0x68>)
   8189c:	6812      	ldr	r2, [r2, #0]
   8189e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   818a0:	4293      	cmp	r3, r2
   818a2:	d228      	bcs.n	818f6 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   818a4:	4a14      	ldr	r2, [pc, #80]	; (818f8 <vTaskPriorityInherit+0x68>)
   818a6:	6812      	ldr	r2, [r2, #0]
   818a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   818aa:	f1c2 0205 	rsb	r2, r2, #5
   818ae:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   818b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   818b4:	4a11      	ldr	r2, [pc, #68]	; (818fc <vTaskPriorityInherit+0x6c>)
   818b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   818ba:	6942      	ldr	r2, [r0, #20]
   818bc:	429a      	cmp	r2, r3
   818be:	d116      	bne.n	818ee <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   818c0:	1d05      	adds	r5, r0, #4
   818c2:	4628      	mov	r0, r5
   818c4:	4b0e      	ldr	r3, [pc, #56]	; (81900 <vTaskPriorityInherit+0x70>)
   818c6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   818c8:	4b0b      	ldr	r3, [pc, #44]	; (818f8 <vTaskPriorityInherit+0x68>)
   818ca:	681b      	ldr	r3, [r3, #0]
   818cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   818ce:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   818d0:	4a0c      	ldr	r2, [pc, #48]	; (81904 <vTaskPriorityInherit+0x74>)
   818d2:	6812      	ldr	r2, [r2, #0]
   818d4:	4293      	cmp	r3, r2
   818d6:	bf84      	itt	hi
   818d8:	4a0a      	ldrhi	r2, [pc, #40]	; (81904 <vTaskPriorityInherit+0x74>)
   818da:	6013      	strhi	r3, [r2, #0]
   818dc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   818e0:	4806      	ldr	r0, [pc, #24]	; (818fc <vTaskPriorityInherit+0x6c>)
   818e2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   818e6:	4629      	mov	r1, r5
   818e8:	4b07      	ldr	r3, [pc, #28]	; (81908 <vTaskPriorityInherit+0x78>)
   818ea:	4798      	blx	r3
   818ec:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   818ee:	4b02      	ldr	r3, [pc, #8]	; (818f8 <vTaskPriorityInherit+0x68>)
   818f0:	681b      	ldr	r3, [r3, #0]
   818f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   818f4:	62c3      	str	r3, [r0, #44]	; 0x2c
   818f6:	bd38      	pop	{r3, r4, r5, pc}
   818f8:	2007aa6c 	.word	0x2007aa6c
   818fc:	2007aa04 	.word	0x2007aa04
   81900:	000807a5 	.word	0x000807a5
   81904:	2007aa00 	.word	0x2007aa00
   81908:	0008074d 	.word	0x0008074d

0008190c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   8190c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   8190e:	4604      	mov	r4, r0
   81910:	b1d0      	cbz	r0, 81948 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81912:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81914:	6c83      	ldr	r3, [r0, #72]	; 0x48
   81916:	429a      	cmp	r2, r3
   81918:	d016      	beq.n	81948 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8191a:	1d05      	adds	r5, r0, #4
   8191c:	4628      	mov	r0, r5
   8191e:	4b0b      	ldr	r3, [pc, #44]	; (8194c <vTaskPriorityDisinherit+0x40>)
   81920:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81922:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81924:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81926:	f1c3 0205 	rsb	r2, r3, #5
   8192a:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8192c:	4a08      	ldr	r2, [pc, #32]	; (81950 <vTaskPriorityDisinherit+0x44>)
   8192e:	6812      	ldr	r2, [r2, #0]
   81930:	4293      	cmp	r3, r2
   81932:	bf84      	itt	hi
   81934:	4a06      	ldrhi	r2, [pc, #24]	; (81950 <vTaskPriorityDisinherit+0x44>)
   81936:	6013      	strhi	r3, [r2, #0]
   81938:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8193c:	4805      	ldr	r0, [pc, #20]	; (81954 <vTaskPriorityDisinherit+0x48>)
   8193e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81942:	4629      	mov	r1, r5
   81944:	4b04      	ldr	r3, [pc, #16]	; (81958 <vTaskPriorityDisinherit+0x4c>)
   81946:	4798      	blx	r3
   81948:	bd38      	pop	{r3, r4, r5, pc}
   8194a:	bf00      	nop
   8194c:	000807a5 	.word	0x000807a5
   81950:	2007aa00 	.word	0x2007aa00
   81954:	2007aa04 	.word	0x2007aa04
   81958:	0008074d 	.word	0x0008074d

0008195c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8195c:	b510      	push	{r4, lr}
   8195e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81960:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81962:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81964:	4291      	cmp	r1, r2
   81966:	d80a      	bhi.n	8197e <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81968:	1ad2      	subs	r2, r2, r3
   8196a:	6981      	ldr	r1, [r0, #24]
   8196c:	428a      	cmp	r2, r1
   8196e:	d211      	bcs.n	81994 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81970:	4b0a      	ldr	r3, [pc, #40]	; (8199c <prvInsertTimerInActiveList+0x40>)
   81972:	6818      	ldr	r0, [r3, #0]
   81974:	1d21      	adds	r1, r4, #4
   81976:	4b0a      	ldr	r3, [pc, #40]	; (819a0 <prvInsertTimerInActiveList+0x44>)
   81978:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8197a:	2000      	movs	r0, #0
   8197c:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   8197e:	429a      	cmp	r2, r3
   81980:	d201      	bcs.n	81986 <prvInsertTimerInActiveList+0x2a>
   81982:	4299      	cmp	r1, r3
   81984:	d208      	bcs.n	81998 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81986:	4b07      	ldr	r3, [pc, #28]	; (819a4 <prvInsertTimerInActiveList+0x48>)
   81988:	6818      	ldr	r0, [r3, #0]
   8198a:	1d21      	adds	r1, r4, #4
   8198c:	4b04      	ldr	r3, [pc, #16]	; (819a0 <prvInsertTimerInActiveList+0x44>)
   8198e:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81990:	2000      	movs	r0, #0
   81992:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81994:	2001      	movs	r0, #1
   81996:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81998:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8199a:	bd10      	pop	{r4, pc}
   8199c:	2007aae8 	.word	0x2007aae8
   819a0:	00080769 	.word	0x00080769
   819a4:	2007aab4 	.word	0x2007aab4

000819a8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   819a8:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   819aa:	4b0d      	ldr	r3, [pc, #52]	; (819e0 <prvCheckForValidListAndQueue+0x38>)
   819ac:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   819ae:	4b0d      	ldr	r3, [pc, #52]	; (819e4 <prvCheckForValidListAndQueue+0x3c>)
   819b0:	681b      	ldr	r3, [r3, #0]
   819b2:	b98b      	cbnz	r3, 819d8 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   819b4:	4d0c      	ldr	r5, [pc, #48]	; (819e8 <prvCheckForValidListAndQueue+0x40>)
   819b6:	4628      	mov	r0, r5
   819b8:	4e0c      	ldr	r6, [pc, #48]	; (819ec <prvCheckForValidListAndQueue+0x44>)
   819ba:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   819bc:	4c0c      	ldr	r4, [pc, #48]	; (819f0 <prvCheckForValidListAndQueue+0x48>)
   819be:	4620      	mov	r0, r4
   819c0:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   819c2:	4b0c      	ldr	r3, [pc, #48]	; (819f4 <prvCheckForValidListAndQueue+0x4c>)
   819c4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   819c6:	4b0c      	ldr	r3, [pc, #48]	; (819f8 <prvCheckForValidListAndQueue+0x50>)
   819c8:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   819ca:	2005      	movs	r0, #5
   819cc:	210c      	movs	r1, #12
   819ce:	2200      	movs	r2, #0
   819d0:	4b0a      	ldr	r3, [pc, #40]	; (819fc <prvCheckForValidListAndQueue+0x54>)
   819d2:	4798      	blx	r3
   819d4:	4b03      	ldr	r3, [pc, #12]	; (819e4 <prvCheckForValidListAndQueue+0x3c>)
   819d6:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   819d8:	4b09      	ldr	r3, [pc, #36]	; (81a00 <prvCheckForValidListAndQueue+0x58>)
   819da:	4798      	blx	r3
   819dc:	bd70      	pop	{r4, r5, r6, pc}
   819de:	bf00      	nop
   819e0:	0008083d 	.word	0x0008083d
   819e4:	2007aae4 	.word	0x2007aae4
   819e8:	2007aab8 	.word	0x2007aab8
   819ec:	0008072d 	.word	0x0008072d
   819f0:	2007aacc 	.word	0x2007aacc
   819f4:	2007aab4 	.word	0x2007aab4
   819f8:	2007aae8 	.word	0x2007aae8
   819fc:	00080c15 	.word	0x00080c15
   81a00:	0008085d 	.word	0x0008085d

00081a04 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81a04:	b510      	push	{r4, lr}
   81a06:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81a08:	4b0b      	ldr	r3, [pc, #44]	; (81a38 <xTimerCreateTimerTask+0x34>)
   81a0a:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81a0c:	4b0b      	ldr	r3, [pc, #44]	; (81a3c <xTimerCreateTimerTask+0x38>)
   81a0e:	681b      	ldr	r3, [r3, #0]
   81a10:	b163      	cbz	r3, 81a2c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81a12:	2304      	movs	r3, #4
   81a14:	9300      	str	r3, [sp, #0]
   81a16:	2300      	movs	r3, #0
   81a18:	9301      	str	r3, [sp, #4]
   81a1a:	9302      	str	r3, [sp, #8]
   81a1c:	9303      	str	r3, [sp, #12]
   81a1e:	4808      	ldr	r0, [pc, #32]	; (81a40 <xTimerCreateTimerTask+0x3c>)
   81a20:	4908      	ldr	r1, [pc, #32]	; (81a44 <xTimerCreateTimerTask+0x40>)
   81a22:	f44f 7282 	mov.w	r2, #260	; 0x104
   81a26:	4c08      	ldr	r4, [pc, #32]	; (81a48 <xTimerCreateTimerTask+0x44>)
   81a28:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81a2a:	b918      	cbnz	r0, 81a34 <xTimerCreateTimerTask+0x30>
   81a2c:	4b07      	ldr	r3, [pc, #28]	; (81a4c <xTimerCreateTimerTask+0x48>)
   81a2e:	4798      	blx	r3
   81a30:	bf00      	nop
   81a32:	e7fd      	b.n	81a30 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81a34:	b004      	add	sp, #16
   81a36:	bd10      	pop	{r4, pc}
   81a38:	000819a9 	.word	0x000819a9
   81a3c:	2007aae4 	.word	0x2007aae4
   81a40:	00081b59 	.word	0x00081b59
   81a44:	000861fc 	.word	0x000861fc
   81a48:	00081019 	.word	0x00081019
   81a4c:	0008082d 	.word	0x0008082d

00081a50 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81a50:	b510      	push	{r4, lr}
   81a52:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81a54:	4c0f      	ldr	r4, [pc, #60]	; (81a94 <xTimerGenericCommand+0x44>)
   81a56:	6824      	ldr	r4, [r4, #0]
   81a58:	b1c4      	cbz	r4, 81a8c <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81a5a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81a5c:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81a5e:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81a60:	b96b      	cbnz	r3, 81a7e <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81a62:	4b0d      	ldr	r3, [pc, #52]	; (81a98 <xTimerGenericCommand+0x48>)
   81a64:	4798      	blx	r3
   81a66:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81a68:	4b0a      	ldr	r3, [pc, #40]	; (81a94 <xTimerGenericCommand+0x44>)
   81a6a:	6818      	ldr	r0, [r3, #0]
   81a6c:	a901      	add	r1, sp, #4
   81a6e:	bf07      	ittee	eq
   81a70:	9a06      	ldreq	r2, [sp, #24]
   81a72:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81a74:	2200      	movne	r2, #0
   81a76:	4613      	movne	r3, r2
   81a78:	4c08      	ldr	r4, [pc, #32]	; (81a9c <xTimerGenericCommand+0x4c>)
   81a7a:	47a0      	blx	r4
   81a7c:	e007      	b.n	81a8e <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81a7e:	4620      	mov	r0, r4
   81a80:	a901      	add	r1, sp, #4
   81a82:	461a      	mov	r2, r3
   81a84:	2300      	movs	r3, #0
   81a86:	4c06      	ldr	r4, [pc, #24]	; (81aa0 <xTimerGenericCommand+0x50>)
   81a88:	47a0      	blx	r4
   81a8a:	e000      	b.n	81a8e <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81a8c:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81a8e:	b004      	add	sp, #16
   81a90:	bd10      	pop	{r4, pc}
   81a92:	bf00      	nop
   81a94:	2007aae4 	.word	0x2007aae4
   81a98:	00081871 	.word	0x00081871
   81a9c:	00080c6d 	.word	0x00080c6d
   81aa0:	00080d89 	.word	0x00080d89

00081aa4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81aa8:	b082      	sub	sp, #8
   81aaa:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81aac:	4b22      	ldr	r3, [pc, #136]	; (81b38 <prvSampleTimeNow+0x94>)
   81aae:	4798      	blx	r3
   81ab0:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81ab2:	4b22      	ldr	r3, [pc, #136]	; (81b3c <prvSampleTimeNow+0x98>)
   81ab4:	681b      	ldr	r3, [r3, #0]
   81ab6:	4298      	cmp	r0, r3
   81ab8:	d234      	bcs.n	81b24 <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81aba:	4e21      	ldr	r6, [pc, #132]	; (81b40 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81abc:	4f21      	ldr	r7, [pc, #132]	; (81b44 <prvSampleTimeNow+0xa0>)
   81abe:	e024      	b.n	81b0a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81ac0:	68da      	ldr	r2, [r3, #12]
   81ac2:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81ac6:	68db      	ldr	r3, [r3, #12]
   81ac8:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81aca:	1d25      	adds	r5, r4, #4
   81acc:	4628      	mov	r0, r5
   81ace:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81ad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ad2:	4620      	mov	r0, r4
   81ad4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81ad6:	69e3      	ldr	r3, [r4, #28]
   81ad8:	2b01      	cmp	r3, #1
   81ada:	d116      	bne.n	81b0a <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81adc:	69a3      	ldr	r3, [r4, #24]
   81ade:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   81ae0:	4553      	cmp	r3, sl
   81ae2:	d906      	bls.n	81af2 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81ae4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81ae6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81ae8:	6830      	ldr	r0, [r6, #0]
   81aea:	4629      	mov	r1, r5
   81aec:	4b16      	ldr	r3, [pc, #88]	; (81b48 <prvSampleTimeNow+0xa4>)
   81aee:	4798      	blx	r3
   81af0:	e00b      	b.n	81b0a <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81af2:	2300      	movs	r3, #0
   81af4:	9300      	str	r3, [sp, #0]
   81af6:	4620      	mov	r0, r4
   81af8:	4619      	mov	r1, r3
   81afa:	4652      	mov	r2, sl
   81afc:	4c13      	ldr	r4, [pc, #76]	; (81b4c <prvSampleTimeNow+0xa8>)
   81afe:	47a0      	blx	r4
				configASSERT( xResult );
   81b00:	b918      	cbnz	r0, 81b0a <prvSampleTimeNow+0x66>
   81b02:	4b13      	ldr	r3, [pc, #76]	; (81b50 <prvSampleTimeNow+0xac>)
   81b04:	4798      	blx	r3
   81b06:	bf00      	nop
   81b08:	e7fd      	b.n	81b06 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81b0a:	6833      	ldr	r3, [r6, #0]
   81b0c:	681a      	ldr	r2, [r3, #0]
   81b0e:	2a00      	cmp	r2, #0
   81b10:	d1d6      	bne.n	81ac0 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81b12:	4a10      	ldr	r2, [pc, #64]	; (81b54 <prvSampleTimeNow+0xb0>)
   81b14:	6811      	ldr	r1, [r2, #0]
   81b16:	480a      	ldr	r0, [pc, #40]	; (81b40 <prvSampleTimeNow+0x9c>)
   81b18:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   81b1a:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81b1c:	2301      	movs	r3, #1
   81b1e:	f8c9 3000 	str.w	r3, [r9]
   81b22:	e002      	b.n	81b2a <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81b24:	2300      	movs	r3, #0
   81b26:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81b2a:	4b04      	ldr	r3, [pc, #16]	; (81b3c <prvSampleTimeNow+0x98>)
   81b2c:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   81b30:	4640      	mov	r0, r8
   81b32:	b002      	add	sp, #8
   81b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81b38:	00081299 	.word	0x00081299
   81b3c:	2007aae0 	.word	0x2007aae0
   81b40:	2007aab4 	.word	0x2007aab4
   81b44:	000807a5 	.word	0x000807a5
   81b48:	00080769 	.word	0x00080769
   81b4c:	00081a51 	.word	0x00081a51
   81b50:	0008082d 	.word	0x0008082d
   81b54:	2007aae8 	.word	0x2007aae8

00081b58 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81b58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81b5c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81b5e:	4d4d      	ldr	r5, [pc, #308]	; (81c94 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81b60:	f8df 8160 	ldr.w	r8, [pc, #352]	; 81cc4 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81b64:	4b4c      	ldr	r3, [pc, #304]	; (81c98 <prvTimerTask+0x140>)
   81b66:	681b      	ldr	r3, [r3, #0]
   81b68:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81b6a:	2a00      	cmp	r2, #0
   81b6c:	f000 8087 	beq.w	81c7e <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b70:	68db      	ldr	r3, [r3, #12]
   81b72:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81b74:	4b49      	ldr	r3, [pc, #292]	; (81c9c <prvTimerTask+0x144>)
   81b76:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81b78:	a803      	add	r0, sp, #12
   81b7a:	4b49      	ldr	r3, [pc, #292]	; (81ca0 <prvTimerTask+0x148>)
   81b7c:	4798      	blx	r3
   81b7e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81b80:	9b03      	ldr	r3, [sp, #12]
   81b82:	2b00      	cmp	r3, #0
   81b84:	d130      	bne.n	81be8 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81b86:	4286      	cmp	r6, r0
   81b88:	d824      	bhi.n	81bd4 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   81b8a:	4b46      	ldr	r3, [pc, #280]	; (81ca4 <prvTimerTask+0x14c>)
   81b8c:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b8e:	4b42      	ldr	r3, [pc, #264]	; (81c98 <prvTimerTask+0x140>)
   81b90:	681b      	ldr	r3, [r3, #0]
   81b92:	68db      	ldr	r3, [r3, #12]
   81b94:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81b96:	1d20      	adds	r0, r4, #4
   81b98:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81b9a:	69e3      	ldr	r3, [r4, #28]
   81b9c:	2b01      	cmp	r3, #1
   81b9e:	d114      	bne.n	81bca <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81ba0:	69a1      	ldr	r1, [r4, #24]
   81ba2:	4620      	mov	r0, r4
   81ba4:	4431      	add	r1, r6
   81ba6:	463a      	mov	r2, r7
   81ba8:	4633      	mov	r3, r6
   81baa:	4f3f      	ldr	r7, [pc, #252]	; (81ca8 <prvTimerTask+0x150>)
   81bac:	47b8      	blx	r7
   81bae:	2801      	cmp	r0, #1
   81bb0:	d10b      	bne.n	81bca <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81bb2:	2300      	movs	r3, #0
   81bb4:	9300      	str	r3, [sp, #0]
   81bb6:	4620      	mov	r0, r4
   81bb8:	4619      	mov	r1, r3
   81bba:	4632      	mov	r2, r6
   81bbc:	4e3b      	ldr	r6, [pc, #236]	; (81cac <prvTimerTask+0x154>)
   81bbe:	47b0      	blx	r6
			configASSERT( xResult );
   81bc0:	b918      	cbnz	r0, 81bca <prvTimerTask+0x72>
   81bc2:	4b3b      	ldr	r3, [pc, #236]	; (81cb0 <prvTimerTask+0x158>)
   81bc4:	4798      	blx	r3
   81bc6:	bf00      	nop
   81bc8:	e7fd      	b.n	81bc6 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81bca:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81bcc:	4620      	mov	r0, r4
   81bce:	4798      	blx	r3
   81bd0:	e00c      	b.n	81bec <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81bd2:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81bd4:	6828      	ldr	r0, [r5, #0]
   81bd6:	1bf1      	subs	r1, r6, r7
   81bd8:	4b36      	ldr	r3, [pc, #216]	; (81cb4 <prvTimerTask+0x15c>)
   81bda:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81bdc:	4b31      	ldr	r3, [pc, #196]	; (81ca4 <prvTimerTask+0x14c>)
   81bde:	4798      	blx	r3
   81be0:	b920      	cbnz	r0, 81bec <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81be2:	4b35      	ldr	r3, [pc, #212]	; (81cb8 <prvTimerTask+0x160>)
   81be4:	4798      	blx	r3
   81be6:	e001      	b.n	81bec <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   81be8:	4b2e      	ldr	r3, [pc, #184]	; (81ca4 <prvTimerTask+0x14c>)
   81bea:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81bec:	a802      	add	r0, sp, #8
   81bee:	4b2c      	ldr	r3, [pc, #176]	; (81ca0 <prvTimerTask+0x148>)
   81bf0:	4798      	blx	r3
   81bf2:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81bf4:	4e31      	ldr	r6, [pc, #196]	; (81cbc <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81bf6:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 81ca8 <prvTimerTask+0x150>
   81bfa:	e038      	b.n	81c6e <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81bfc:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81bfe:	b11c      	cbz	r4, 81c08 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81c00:	6961      	ldr	r1, [r4, #20]
   81c02:	b109      	cbz	r1, 81c08 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81c04:	1d20      	adds	r0, r4, #4
   81c06:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   81c08:	9903      	ldr	r1, [sp, #12]
   81c0a:	2902      	cmp	r1, #2
   81c0c:	d01f      	beq.n	81c4e <prvTimerTask+0xf6>
   81c0e:	2903      	cmp	r1, #3
   81c10:	d02a      	beq.n	81c68 <prvTimerTask+0x110>
   81c12:	2900      	cmp	r1, #0
   81c14:	d12b      	bne.n	81c6e <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   81c16:	9b04      	ldr	r3, [sp, #16]
   81c18:	69a1      	ldr	r1, [r4, #24]
   81c1a:	4620      	mov	r0, r4
   81c1c:	4419      	add	r1, r3
   81c1e:	463a      	mov	r2, r7
   81c20:	47c8      	blx	r9
   81c22:	2801      	cmp	r0, #1
   81c24:	d123      	bne.n	81c6e <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81c26:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81c28:	4620      	mov	r0, r4
   81c2a:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81c2c:	69e3      	ldr	r3, [r4, #28]
   81c2e:	2b01      	cmp	r3, #1
   81c30:	d11d      	bne.n	81c6e <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81c32:	69a2      	ldr	r2, [r4, #24]
   81c34:	2300      	movs	r3, #0
   81c36:	9300      	str	r3, [sp, #0]
   81c38:	4620      	mov	r0, r4
   81c3a:	4619      	mov	r1, r3
   81c3c:	9c04      	ldr	r4, [sp, #16]
   81c3e:	4422      	add	r2, r4
   81c40:	4c1a      	ldr	r4, [pc, #104]	; (81cac <prvTimerTask+0x154>)
   81c42:	47a0      	blx	r4
						configASSERT( xResult );
   81c44:	b998      	cbnz	r0, 81c6e <prvTimerTask+0x116>
   81c46:	4b1a      	ldr	r3, [pc, #104]	; (81cb0 <prvTimerTask+0x158>)
   81c48:	4798      	blx	r3
   81c4a:	bf00      	nop
   81c4c:	e7fd      	b.n	81c4a <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   81c4e:	9904      	ldr	r1, [sp, #16]
   81c50:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81c52:	b919      	cbnz	r1, 81c5c <prvTimerTask+0x104>
   81c54:	4b16      	ldr	r3, [pc, #88]	; (81cb0 <prvTimerTask+0x158>)
   81c56:	4798      	blx	r3
   81c58:	bf00      	nop
   81c5a:	e7fd      	b.n	81c58 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81c5c:	4620      	mov	r0, r4
   81c5e:	4439      	add	r1, r7
   81c60:	463a      	mov	r2, r7
   81c62:	463b      	mov	r3, r7
   81c64:	47c8      	blx	r9
   81c66:	e002      	b.n	81c6e <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   81c68:	4620      	mov	r0, r4
   81c6a:	4b15      	ldr	r3, [pc, #84]	; (81cc0 <prvTimerTask+0x168>)
   81c6c:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81c6e:	6828      	ldr	r0, [r5, #0]
   81c70:	a903      	add	r1, sp, #12
   81c72:	2200      	movs	r2, #0
   81c74:	4613      	mov	r3, r2
   81c76:	47b0      	blx	r6
   81c78:	2800      	cmp	r0, #0
   81c7a:	d1bf      	bne.n	81bfc <prvTimerTask+0xa4>
   81c7c:	e772      	b.n	81b64 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81c7e:	4b07      	ldr	r3, [pc, #28]	; (81c9c <prvTimerTask+0x144>)
   81c80:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81c82:	a803      	add	r0, sp, #12
   81c84:	4b06      	ldr	r3, [pc, #24]	; (81ca0 <prvTimerTask+0x148>)
   81c86:	4798      	blx	r3
   81c88:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81c8a:	9b03      	ldr	r3, [sp, #12]
   81c8c:	2b00      	cmp	r3, #0
   81c8e:	d0a0      	beq.n	81bd2 <prvTimerTask+0x7a>
   81c90:	e7aa      	b.n	81be8 <prvTimerTask+0x90>
   81c92:	bf00      	nop
   81c94:	2007aae4 	.word	0x2007aae4
   81c98:	2007aab4 	.word	0x2007aab4
   81c9c:	00081289 	.word	0x00081289
   81ca0:	00081aa5 	.word	0x00081aa5
   81ca4:	000813d9 	.word	0x000813d9
   81ca8:	0008195d 	.word	0x0008195d
   81cac:	00081a51 	.word	0x00081a51
   81cb0:	0008082d 	.word	0x0008082d
   81cb4:	00080f75 	.word	0x00080f75
   81cb8:	0008081d 	.word	0x0008081d
   81cbc:	00080e19 	.word	0x00080e19
   81cc0:	00080a4d 	.word	0x00080a4d
   81cc4:	000807a5 	.word	0x000807a5

00081cc8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81ccc:	460e      	mov	r6, r1
   81cce:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81cd0:	3801      	subs	r0, #1
   81cd2:	2802      	cmp	r0, #2
   81cd4:	d80f      	bhi.n	81cf6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81cd6:	b192      	cbz	r2, 81cfe <_write+0x36>
   81cd8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   81cda:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81d18 <_write+0x50>
   81cde:	4f0d      	ldr	r7, [pc, #52]	; (81d14 <_write+0x4c>)
   81ce0:	f8d8 0000 	ldr.w	r0, [r8]
   81ce4:	5d31      	ldrb	r1, [r6, r4]
   81ce6:	683b      	ldr	r3, [r7, #0]
   81ce8:	4798      	blx	r3
   81cea:	2800      	cmp	r0, #0
   81cec:	db0a      	blt.n	81d04 <_write+0x3c>
			return -1;
		}
		++nChars;
   81cee:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81cf0:	42a5      	cmp	r5, r4
   81cf2:	d1f5      	bne.n	81ce0 <_write+0x18>
   81cf4:	e00a      	b.n	81d0c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   81cf6:	f04f 30ff 	mov.w	r0, #4294967295
   81cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81cfe:	2000      	movs	r0, #0
   81d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81d04:	f04f 30ff 	mov.w	r0, #4294967295
   81d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81d0c:	4620      	mov	r0, r4
	}
	return nChars;
}
   81d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81d12:	bf00      	nop
   81d14:	2007abc0 	.word	0x2007abc0
   81d18:	2007abc4 	.word	0x2007abc4

00081d1c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   81d1c:	b4f0      	push	{r4, r5, r6, r7}
   81d1e:	b08c      	sub	sp, #48	; 0x30
   81d20:	4607      	mov	r7, r0
   81d22:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81d24:	ac01      	add	r4, sp, #4
   81d26:	4d12      	ldr	r5, [pc, #72]	; (81d70 <pwm_clocks_generate+0x54>)
   81d28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81d2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81d2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81d2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81d30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   81d34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81d38:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   81d3a:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   81d3c:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81d40:	fbb6 f4f4 	udiv	r4, r6, r4
   81d44:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81d48:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   81d4c:	d903      	bls.n	81d56 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   81d4e:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81d50:	2b0b      	cmp	r3, #11
   81d52:	d1f3      	bne.n	81d3c <pwm_clocks_generate+0x20>
   81d54:	e004      	b.n	81d60 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81d56:	2b0a      	cmp	r3, #10
   81d58:	d805      	bhi.n	81d66 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   81d5a:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   81d5e:	e004      	b.n	81d6a <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81d60:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81d64:	e001      	b.n	81d6a <pwm_clocks_generate+0x4e>
   81d66:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   81d6a:	b00c      	add	sp, #48	; 0x30
   81d6c:	bcf0      	pop	{r4, r5, r6, r7}
   81d6e:	4770      	bx	lr
   81d70:	00086204 	.word	0x00086204

00081d74 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81d74:	b570      	push	{r4, r5, r6, lr}
   81d76:	4606      	mov	r6, r0
   81d78:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81d7a:	6808      	ldr	r0, [r1, #0]
   81d7c:	b140      	cbz	r0, 81d90 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   81d7e:	6889      	ldr	r1, [r1, #8]
   81d80:	4b0b      	ldr	r3, [pc, #44]	; (81db0 <pwm_init+0x3c>)
   81d82:	4798      	blx	r3
   81d84:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81d86:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81d8a:	4298      	cmp	r0, r3
   81d8c:	d101      	bne.n	81d92 <pwm_init+0x1e>
   81d8e:	e00e      	b.n	81dae <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81d90:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81d92:	6860      	ldr	r0, [r4, #4]
   81d94:	b140      	cbz	r0, 81da8 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81d96:	68a1      	ldr	r1, [r4, #8]
   81d98:	4b05      	ldr	r3, [pc, #20]	; (81db0 <pwm_init+0x3c>)
   81d9a:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   81d9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81da0:	4298      	cmp	r0, r3
   81da2:	d004      	beq.n	81dae <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81da4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81da8:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81daa:	2000      	movs	r0, #0
   81dac:	bd70      	pop	{r4, r5, r6, pc}
}
   81dae:	bd70      	pop	{r4, r5, r6, pc}
   81db0:	00081d1d 	.word	0x00081d1d

00081db4 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81db4:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81db6:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81db8:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81dba:	684a      	ldr	r2, [r1, #4]
   81dbc:	f002 020f 	and.w	r2, r2, #15
   81dc0:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   81dc2:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81dc4:	432c      	orrs	r4, r5
   81dc6:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   81dc8:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   81dcc:	7d8a      	ldrb	r2, [r1, #22]
   81dce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   81dd2:	7dca      	ldrb	r2, [r1, #23]
   81dd4:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81dd8:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81dda:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   81dde:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   81de2:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   81de6:	68cc      	ldr	r4, [r1, #12]
   81de8:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   81dec:	690c      	ldr	r4, [r1, #16]
   81dee:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   81df2:	7d8a      	ldrb	r2, [r1, #22]
   81df4:	b13a      	cbz	r2, 81e06 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   81df6:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   81df8:	8b4a      	ldrh	r2, [r1, #26]
   81dfa:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   81dfe:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   81e02:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   81e06:	6c85      	ldr	r5, [r0, #72]	; 0x48
   81e08:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   81e0c:	409a      	lsls	r2, r3
   81e0e:	43d2      	mvns	r2, r2
   81e10:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   81e12:	7fce      	ldrb	r6, [r1, #31]
   81e14:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   81e16:	7f8c      	ldrb	r4, [r1, #30]
   81e18:	409c      	lsls	r4, r3
   81e1a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   81e1e:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81e20:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   81e22:	6c44      	ldr	r4, [r0, #68]	; 0x44
   81e24:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   81e26:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81e2a:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   81e2c:	f891 4020 	ldrb.w	r4, [r1, #32]
   81e30:	409c      	lsls	r4, r3
   81e32:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   81e36:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81e38:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   81e3a:	2201      	movs	r2, #1
   81e3c:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   81e3e:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81e42:	b11c      	cbz	r4, 81e4c <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   81e44:	6a04      	ldr	r4, [r0, #32]
   81e46:	4314      	orrs	r4, r2
   81e48:	6204      	str	r4, [r0, #32]
   81e4a:	e003      	b.n	81e54 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81e4c:	6a04      	ldr	r4, [r0, #32]
   81e4e:	ea24 0402 	bic.w	r4, r4, r2
   81e52:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81e54:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81e58:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81e5a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81e5c:	bf0c      	ite	eq
   81e5e:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81e60:	4394      	bicne	r4, r2
   81e62:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81e64:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81e68:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81e6a:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81e6c:	bf0c      	ite	eq
   81e6e:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81e72:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81e76:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81e78:	2b03      	cmp	r3, #3
   81e7a:	d80c      	bhi.n	81e96 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   81e7c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   81e7e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81e80:	22ff      	movs	r2, #255	; 0xff
   81e82:	409a      	lsls	r2, r3
   81e84:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81e88:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81e8c:	fa01 f303 	lsl.w	r3, r1, r3
   81e90:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81e92:	66c3      	str	r3, [r0, #108]	; 0x6c
   81e94:	e00c      	b.n	81eb0 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81e96:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81e98:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81e9a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81e9c:	22ff      	movs	r2, #255	; 0xff
   81e9e:	409a      	lsls	r2, r3
   81ea0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81ea4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81ea8:	fa01 f303 	lsl.w	r3, r1, r3
   81eac:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   81eae:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   81eb0:	2000      	movs	r0, #0
   81eb2:	bc70      	pop	{r4, r5, r6}
   81eb4:	4770      	bx	lr
   81eb6:	bf00      	nop

00081eb8 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81eb8:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   81eba:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   81ebc:	690b      	ldr	r3, [r1, #16]
   81ebe:	4293      	cmp	r3, r2
   81ec0:	d306      	bcc.n	81ed0 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81ec2:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81ec4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81ec8:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   81ecc:	2000      	movs	r0, #0
   81ece:	e001      	b.n	81ed4 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81ed0:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81ed4:	f85d 4b04 	ldr.w	r4, [sp], #4
   81ed8:	4770      	bx	lr
   81eda:	bf00      	nop

00081edc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   81edc:	2301      	movs	r3, #1
   81ede:	fa03 f101 	lsl.w	r1, r3, r1
   81ee2:	6041      	str	r1, [r0, #4]
   81ee4:	4770      	bx	lr
   81ee6:	bf00      	nop

00081ee8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81ee8:	2301      	movs	r3, #1
   81eea:	fa03 f101 	lsl.w	r1, r3, r1
   81eee:	6081      	str	r1, [r0, #8]
   81ef0:	4770      	bx	lr
   81ef2:	bf00      	nop

00081ef4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81ef4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81ef6:	23ac      	movs	r3, #172	; 0xac
   81ef8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81efa:	680a      	ldr	r2, [r1, #0]
   81efc:	684b      	ldr	r3, [r1, #4]
   81efe:	fbb2 f3f3 	udiv	r3, r2, r3
   81f02:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81f04:	1e5c      	subs	r4, r3, #1
   81f06:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81f0a:	4294      	cmp	r4, r2
   81f0c:	d80a      	bhi.n	81f24 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81f0e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81f10:	688b      	ldr	r3, [r1, #8]
   81f12:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81f14:	f240 2302 	movw	r3, #514	; 0x202
   81f18:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81f1c:	2350      	movs	r3, #80	; 0x50
   81f1e:	6003      	str	r3, [r0, #0]

	return 0;
   81f20:	2000      	movs	r0, #0
   81f22:	e000      	b.n	81f26 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81f24:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81f26:	f85d 4b04 	ldr.w	r4, [sp], #4
   81f2a:	4770      	bx	lr

00081f2c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81f2c:	6943      	ldr	r3, [r0, #20]
   81f2e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81f32:	bf1a      	itte	ne
   81f34:	61c1      	strne	r1, [r0, #28]
	return 0;
   81f36:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81f38:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81f3a:	4770      	bx	lr

00081f3c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81f3c:	6943      	ldr	r3, [r0, #20]
   81f3e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81f42:	bf1d      	ittte	ne
   81f44:	6983      	ldrne	r3, [r0, #24]
   81f46:	700b      	strbne	r3, [r1, #0]
	return 0;
   81f48:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81f4a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81f4c:	4770      	bx	lr
   81f4e:	bf00      	nop

00081f50 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81f50:	6943      	ldr	r3, [r0, #20]
   81f52:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81f56:	bf1d      	ittte	ne
   81f58:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   81f5c:	61c1      	strne	r1, [r0, #28]
	return 0;
   81f5e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81f60:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   81f62:	4770      	bx	lr

00081f64 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81f64:	6943      	ldr	r3, [r0, #20]
   81f66:	f013 0f01 	tst.w	r3, #1
   81f6a:	d005      	beq.n	81f78 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81f6c:	6983      	ldr	r3, [r0, #24]
   81f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   81f72:	600b      	str	r3, [r1, #0]

	return 0;
   81f74:	2000      	movs	r0, #0
   81f76:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81f78:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81f7a:	4770      	bx	lr

00081f7c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81f7c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81f7e:	480e      	ldr	r0, [pc, #56]	; (81fb8 <sysclk_init+0x3c>)
   81f80:	4b0e      	ldr	r3, [pc, #56]	; (81fbc <sysclk_init+0x40>)
   81f82:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81f84:	2000      	movs	r0, #0
   81f86:	213e      	movs	r1, #62	; 0x3e
   81f88:	4b0d      	ldr	r3, [pc, #52]	; (81fc0 <sysclk_init+0x44>)
   81f8a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81f8c:	4c0d      	ldr	r4, [pc, #52]	; (81fc4 <sysclk_init+0x48>)
   81f8e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81f90:	2800      	cmp	r0, #0
   81f92:	d0fc      	beq.n	81f8e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81f94:	4b0c      	ldr	r3, [pc, #48]	; (81fc8 <sysclk_init+0x4c>)
   81f96:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81f98:	4a0c      	ldr	r2, [pc, #48]	; (81fcc <sysclk_init+0x50>)
   81f9a:	4b0d      	ldr	r3, [pc, #52]	; (81fd0 <sysclk_init+0x54>)
   81f9c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81f9e:	4c0d      	ldr	r4, [pc, #52]	; (81fd4 <sysclk_init+0x58>)
   81fa0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81fa2:	2800      	cmp	r0, #0
   81fa4:	d0fc      	beq.n	81fa0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81fa6:	2010      	movs	r0, #16
   81fa8:	4b0b      	ldr	r3, [pc, #44]	; (81fd8 <sysclk_init+0x5c>)
   81faa:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81fac:	4b0b      	ldr	r3, [pc, #44]	; (81fdc <sysclk_init+0x60>)
   81fae:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81fb0:	4801      	ldr	r0, [pc, #4]	; (81fb8 <sysclk_init+0x3c>)
   81fb2:	4b02      	ldr	r3, [pc, #8]	; (81fbc <sysclk_init+0x40>)
   81fb4:	4798      	blx	r3
   81fb6:	bd10      	pop	{r4, pc}
   81fb8:	0501bd00 	.word	0x0501bd00
   81fbc:	000826a9 	.word	0x000826a9
   81fc0:	000823fd 	.word	0x000823fd
   81fc4:	00082451 	.word	0x00082451
   81fc8:	00082461 	.word	0x00082461
   81fcc:	200d3f01 	.word	0x200d3f01
   81fd0:	400e0600 	.word	0x400e0600
   81fd4:	00082471 	.word	0x00082471
   81fd8:	00082399 	.word	0x00082399
   81fdc:	0008258d 	.word	0x0008258d

00081fe0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81fe0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81fe2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81fe6:	4b13      	ldr	r3, [pc, #76]	; (82034 <board_init+0x54>)
   81fe8:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81fea:	200b      	movs	r0, #11
   81fec:	4c12      	ldr	r4, [pc, #72]	; (82038 <board_init+0x58>)
   81fee:	47a0      	blx	r4
   81ff0:	200c      	movs	r0, #12
   81ff2:	47a0      	blx	r4
   81ff4:	200d      	movs	r0, #13
   81ff6:	47a0      	blx	r4
   81ff8:	200e      	movs	r0, #14
   81ffa:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81ffc:	203b      	movs	r0, #59	; 0x3b
   81ffe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82002:	4c0e      	ldr	r4, [pc, #56]	; (8203c <board_init+0x5c>)
   82004:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82006:	2055      	movs	r0, #85	; 0x55
   82008:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8200c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8200e:	2056      	movs	r0, #86	; 0x56
   82010:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82014:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82016:	2068      	movs	r0, #104	; 0x68
   82018:	4909      	ldr	r1, [pc, #36]	; (82040 <board_init+0x60>)
   8201a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8201c:	205c      	movs	r0, #92	; 0x5c
   8201e:	4909      	ldr	r1, [pc, #36]	; (82044 <board_init+0x64>)
   82020:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82022:	4809      	ldr	r0, [pc, #36]	; (82048 <board_init+0x68>)
   82024:	f44f 7140 	mov.w	r1, #768	; 0x300
   82028:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8202c:	4b07      	ldr	r3, [pc, #28]	; (8204c <board_init+0x6c>)
   8202e:	4798      	blx	r3
   82030:	bd10      	pop	{r4, pc}
   82032:	bf00      	nop
   82034:	400e1a50 	.word	0x400e1a50
   82038:	00082481 	.word	0x00082481
   8203c:	0008217d 	.word	0x0008217d
   82040:	28000079 	.word	0x28000079
   82044:	28000001 	.word	0x28000001
   82048:	400e0e00 	.word	0x400e0e00
   8204c:	00082251 	.word	0x00082251

00082050 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82050:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82052:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82056:	d016      	beq.n	82086 <pio_set_peripheral+0x36>
   82058:	d804      	bhi.n	82064 <pio_set_peripheral+0x14>
   8205a:	b1c1      	cbz	r1, 8208e <pio_set_peripheral+0x3e>
   8205c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82060:	d00a      	beq.n	82078 <pio_set_peripheral+0x28>
   82062:	e013      	b.n	8208c <pio_set_peripheral+0x3c>
   82064:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82068:	d011      	beq.n	8208e <pio_set_peripheral+0x3e>
   8206a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8206e:	d00e      	beq.n	8208e <pio_set_peripheral+0x3e>
   82070:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82074:	d10a      	bne.n	8208c <pio_set_peripheral+0x3c>
   82076:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82078:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8207a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8207c:	400b      	ands	r3, r1
   8207e:	ea23 0302 	bic.w	r3, r3, r2
   82082:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82084:	e002      	b.n	8208c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82086:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82088:	4313      	orrs	r3, r2
   8208a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8208c:	6042      	str	r2, [r0, #4]
   8208e:	4770      	bx	lr

00082090 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82090:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82092:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82096:	bf14      	ite	ne
   82098:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8209a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8209c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   820a0:	bf14      	ite	ne
   820a2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   820a4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   820a6:	f012 0f02 	tst.w	r2, #2
   820aa:	d002      	beq.n	820b2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   820ac:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   820b0:	e004      	b.n	820bc <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   820b2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   820b6:	bf18      	it	ne
   820b8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   820bc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   820be:	6001      	str	r1, [r0, #0]
   820c0:	4770      	bx	lr
   820c2:	bf00      	nop

000820c4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   820c4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   820c6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   820c8:	9c01      	ldr	r4, [sp, #4]
   820ca:	b10c      	cbz	r4, 820d0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   820cc:	6641      	str	r1, [r0, #100]	; 0x64
   820ce:	e000      	b.n	820d2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   820d0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   820d2:	b10b      	cbz	r3, 820d8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   820d4:	6501      	str	r1, [r0, #80]	; 0x50
   820d6:	e000      	b.n	820da <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   820d8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   820da:	b10a      	cbz	r2, 820e0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   820dc:	6301      	str	r1, [r0, #48]	; 0x30
   820de:	e000      	b.n	820e2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   820e0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   820e2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   820e4:	6001      	str	r1, [r0, #0]
}
   820e6:	f85d 4b04 	ldr.w	r4, [sp], #4
   820ea:	4770      	bx	lr

000820ec <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
   820ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   820ee:	b083      	sub	sp, #12
   820f0:	4607      	mov	r7, r0
   820f2:	460c      	mov	r4, r1
   820f4:	4616      	mov	r6, r2
   820f6:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
   820f8:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   820fc:	d01a      	beq.n	82134 <pio_configure+0x48>
   820fe:	d806      	bhi.n	8210e <pio_configure+0x22>
   82100:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82104:	d00a      	beq.n	8211c <pio_configure+0x30>
   82106:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8210a:	d007      	beq.n	8211c <pio_configure+0x30>
   8210c:	e028      	b.n	82160 <pio_configure+0x74>
   8210e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82112:	d015      	beq.n	82140 <pio_configure+0x54>
   82114:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82118:	d012      	beq.n	82140 <pio_configure+0x54>
   8211a:	e021      	b.n	82160 <pio_configure+0x74>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
   8211c:	4638      	mov	r0, r7
   8211e:	4621      	mov	r1, r4
   82120:	4632      	mov	r2, r6
   82122:	4b11      	ldr	r3, [pc, #68]	; (82168 <pio_configure+0x7c>)
   82124:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82126:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8212a:	bf14      	ite	ne
   8212c:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8212e:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82130:	2001      	movs	r0, #1
   82132:	e016      	b.n	82162 <pio_configure+0x76>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
   82134:	4611      	mov	r1, r2
   82136:	461a      	mov	r2, r3
   82138:	4b0c      	ldr	r3, [pc, #48]	; (8216c <pio_configure+0x80>)
   8213a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8213c:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
   8213e:	e010      	b.n	82162 <pio_configure+0x76>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
   82140:	f005 0301 	and.w	r3, r5, #1
   82144:	9300      	str	r3, [sp, #0]
   82146:	4638      	mov	r0, r7
   82148:	4631      	mov	r1, r6
   8214a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8214e:	bf14      	ite	ne
   82150:	2200      	movne	r2, #0
   82152:	2201      	moveq	r2, #1
   82154:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82158:	4c05      	ldr	r4, [pc, #20]	; (82170 <pio_configure+0x84>)
   8215a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8215c:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
   8215e:	e000      	b.n	82162 <pio_configure+0x76>

	default:
		return 0;
   82160:	2000      	movs	r0, #0
	}

	return 1;
}
   82162:	b003      	add	sp, #12
   82164:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82166:	bf00      	nop
   82168:	00082051 	.word	0x00082051
   8216c:	00082091 	.word	0x00082091
   82170:	000820c5 	.word	0x000820c5

00082174 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82174:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82176:	4770      	bx	lr

00082178 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82178:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8217a:	4770      	bx	lr

0008217c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   8217c:	b570      	push	{r4, r5, r6, lr}
   8217e:	b082      	sub	sp, #8
   82180:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82182:	0944      	lsrs	r4, r0, #5
   82184:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82188:	f204 7407 	addw	r4, r4, #1799	; 0x707
   8218c:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8218e:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82192:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82196:	d030      	beq.n	821fa <pio_configure_pin+0x7e>
   82198:	d806      	bhi.n	821a8 <pio_configure_pin+0x2c>
   8219a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8219e:	d00a      	beq.n	821b6 <pio_configure_pin+0x3a>
   821a0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   821a4:	d018      	beq.n	821d8 <pio_configure_pin+0x5c>
   821a6:	e049      	b.n	8223c <pio_configure_pin+0xc0>
   821a8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   821ac:	d030      	beq.n	82210 <pio_configure_pin+0x94>
   821ae:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   821b2:	d02d      	beq.n	82210 <pio_configure_pin+0x94>
   821b4:	e042      	b.n	8223c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   821b6:	f000 001f 	and.w	r0, r0, #31
   821ba:	2401      	movs	r4, #1
   821bc:	4084      	lsls	r4, r0
   821be:	4630      	mov	r0, r6
   821c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   821c4:	4622      	mov	r2, r4
   821c6:	4b1f      	ldr	r3, [pc, #124]	; (82244 <pio_configure_pin+0xc8>)
   821c8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   821ca:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   821ce:	bf14      	ite	ne
   821d0:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   821d2:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   821d4:	2001      	movs	r0, #1
   821d6:	e032      	b.n	8223e <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   821d8:	f000 001f 	and.w	r0, r0, #31
   821dc:	2401      	movs	r4, #1
   821de:	4084      	lsls	r4, r0
   821e0:	4630      	mov	r0, r6
   821e2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   821e6:	4622      	mov	r2, r4
   821e8:	4b16      	ldr	r3, [pc, #88]	; (82244 <pio_configure_pin+0xc8>)
   821ea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   821ec:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   821f0:	bf14      	ite	ne
   821f2:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   821f4:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   821f6:	2001      	movs	r0, #1
   821f8:	e021      	b.n	8223e <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   821fa:	f000 011f 	and.w	r1, r0, #31
   821fe:	2401      	movs	r4, #1
   82200:	4630      	mov	r0, r6
   82202:	fa04 f101 	lsl.w	r1, r4, r1
   82206:	462a      	mov	r2, r5
   82208:	4b0f      	ldr	r3, [pc, #60]	; (82248 <pio_configure_pin+0xcc>)
   8220a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8220c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8220e:	e016      	b.n	8223e <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82210:	f000 011f 	and.w	r1, r0, #31
   82214:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82216:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8221a:	ea05 0304 	and.w	r3, r5, r4
   8221e:	9300      	str	r3, [sp, #0]
   82220:	4630      	mov	r0, r6
   82222:	fa04 f101 	lsl.w	r1, r4, r1
   82226:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8222a:	bf14      	ite	ne
   8222c:	2200      	movne	r2, #0
   8222e:	2201      	moveq	r2, #1
   82230:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82234:	4d05      	ldr	r5, [pc, #20]	; (8224c <pio_configure_pin+0xd0>)
   82236:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   82238:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8223a:	e000      	b.n	8223e <pio_configure_pin+0xc2>

	default:
		return 0;
   8223c:	2000      	movs	r0, #0
	}

	return 1;
}
   8223e:	b002      	add	sp, #8
   82240:	bd70      	pop	{r4, r5, r6, pc}
   82242:	bf00      	nop
   82244:	00082051 	.word	0x00082051
   82248:	00082091 	.word	0x00082091
   8224c:	000820c5 	.word	0x000820c5

00082250 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82250:	b5f0      	push	{r4, r5, r6, r7, lr}
   82252:	b083      	sub	sp, #12
   82254:	4607      	mov	r7, r0
   82256:	460e      	mov	r6, r1
   82258:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8225a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8225e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82262:	d026      	beq.n	822b2 <pio_configure_pin_group+0x62>
   82264:	d806      	bhi.n	82274 <pio_configure_pin_group+0x24>
   82266:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8226a:	d00a      	beq.n	82282 <pio_configure_pin_group+0x32>
   8226c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82270:	d013      	beq.n	8229a <pio_configure_pin_group+0x4a>
   82272:	e034      	b.n	822de <pio_configure_pin_group+0x8e>
   82274:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82278:	d01f      	beq.n	822ba <pio_configure_pin_group+0x6a>
   8227a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8227e:	d01c      	beq.n	822ba <pio_configure_pin_group+0x6a>
   82280:	e02d      	b.n	822de <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82282:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82286:	4632      	mov	r2, r6
   82288:	4b16      	ldr	r3, [pc, #88]	; (822e4 <pio_configure_pin_group+0x94>)
   8228a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8228c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82290:	bf14      	ite	ne
   82292:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82294:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82296:	2001      	movs	r0, #1
   82298:	e022      	b.n	822e0 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8229a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8229e:	4632      	mov	r2, r6
   822a0:	4b10      	ldr	r3, [pc, #64]	; (822e4 <pio_configure_pin_group+0x94>)
   822a2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   822a4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   822a8:	bf14      	ite	ne
   822aa:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   822ac:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   822ae:	2001      	movs	r0, #1
   822b0:	e016      	b.n	822e0 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   822b2:	4b0d      	ldr	r3, [pc, #52]	; (822e8 <pio_configure_pin_group+0x98>)
   822b4:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   822b6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   822b8:	e012      	b.n	822e0 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   822ba:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   822be:	f005 0301 	and.w	r3, r5, #1
   822c2:	9300      	str	r3, [sp, #0]
   822c4:	4638      	mov	r0, r7
   822c6:	4631      	mov	r1, r6
   822c8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   822cc:	bf14      	ite	ne
   822ce:	2200      	movne	r2, #0
   822d0:	2201      	moveq	r2, #1
   822d2:	f3c5 0380 	ubfx	r3, r5, #2, #1
   822d6:	4c05      	ldr	r4, [pc, #20]	; (822ec <pio_configure_pin_group+0x9c>)
   822d8:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   822da:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   822dc:	e000      	b.n	822e0 <pio_configure_pin_group+0x90>

	default:
		return 0;
   822de:	2000      	movs	r0, #0
	}

	return 1;
}
   822e0:	b003      	add	sp, #12
   822e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   822e4:	00082051 	.word	0x00082051
   822e8:	00082091 	.word	0x00082091
   822ec:	000820c5 	.word	0x000820c5

000822f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   822f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   822f4:	4604      	mov	r4, r0
   822f6:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   822f8:	4b10      	ldr	r3, [pc, #64]	; (8233c <pio_handler_process+0x4c>)
   822fa:	4798      	blx	r3
   822fc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   822fe:	4620      	mov	r0, r4
   82300:	4b0f      	ldr	r3, [pc, #60]	; (82340 <pio_handler_process+0x50>)
   82302:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82304:	4005      	ands	r5, r0
   82306:	d017      	beq.n	82338 <pio_handler_process+0x48>
   82308:	4f0e      	ldr	r7, [pc, #56]	; (82344 <pio_handler_process+0x54>)
   8230a:	f107 040c 	add.w	r4, r7, #12
   8230e:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82310:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82314:	42b3      	cmp	r3, r6
   82316:	d10a      	bne.n	8232e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82318:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8231c:	4229      	tst	r1, r5
   8231e:	d006      	beq.n	8232e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82320:	6823      	ldr	r3, [r4, #0]
   82322:	4630      	mov	r0, r6
   82324:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82326:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8232a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8232e:	42bc      	cmp	r4, r7
   82330:	d002      	beq.n	82338 <pio_handler_process+0x48>
   82332:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82334:	2d00      	cmp	r5, #0
   82336:	d1eb      	bne.n	82310 <pio_handler_process+0x20>
   82338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8233c:	00082175 	.word	0x00082175
   82340:	00082179 	.word	0x00082179
   82344:	2007aaec 	.word	0x2007aaec

00082348 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82348:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8234a:	4802      	ldr	r0, [pc, #8]	; (82354 <PIOA_Handler+0xc>)
   8234c:	210b      	movs	r1, #11
   8234e:	4b02      	ldr	r3, [pc, #8]	; (82358 <PIOA_Handler+0x10>)
   82350:	4798      	blx	r3
   82352:	bd08      	pop	{r3, pc}
   82354:	400e0e00 	.word	0x400e0e00
   82358:	000822f1 	.word	0x000822f1

0008235c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8235c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8235e:	4802      	ldr	r0, [pc, #8]	; (82368 <PIOB_Handler+0xc>)
   82360:	210c      	movs	r1, #12
   82362:	4b02      	ldr	r3, [pc, #8]	; (8236c <PIOB_Handler+0x10>)
   82364:	4798      	blx	r3
   82366:	bd08      	pop	{r3, pc}
   82368:	400e1000 	.word	0x400e1000
   8236c:	000822f1 	.word	0x000822f1

00082370 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82370:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82372:	4802      	ldr	r0, [pc, #8]	; (8237c <PIOC_Handler+0xc>)
   82374:	210d      	movs	r1, #13
   82376:	4b02      	ldr	r3, [pc, #8]	; (82380 <PIOC_Handler+0x10>)
   82378:	4798      	blx	r3
   8237a:	bd08      	pop	{r3, pc}
   8237c:	400e1200 	.word	0x400e1200
   82380:	000822f1 	.word	0x000822f1

00082384 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82384:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82386:	4802      	ldr	r0, [pc, #8]	; (82390 <PIOD_Handler+0xc>)
   82388:	210e      	movs	r1, #14
   8238a:	4b02      	ldr	r3, [pc, #8]	; (82394 <PIOD_Handler+0x10>)
   8238c:	4798      	blx	r3
   8238e:	bd08      	pop	{r3, pc}
   82390:	400e1400 	.word	0x400e1400
   82394:	000822f1 	.word	0x000822f1

00082398 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82398:	4b17      	ldr	r3, [pc, #92]	; (823f8 <pmc_switch_mck_to_pllack+0x60>)
   8239a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8239c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   823a0:	4310      	orrs	r0, r2
   823a2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   823a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   823a6:	f013 0f08 	tst.w	r3, #8
   823aa:	d109      	bne.n	823c0 <pmc_switch_mck_to_pllack+0x28>
   823ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
   823b0:	4911      	ldr	r1, [pc, #68]	; (823f8 <pmc_switch_mck_to_pllack+0x60>)
   823b2:	e001      	b.n	823b8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   823b4:	3b01      	subs	r3, #1
   823b6:	d019      	beq.n	823ec <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   823b8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   823ba:	f012 0f08 	tst.w	r2, #8
   823be:	d0f9      	beq.n	823b4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   823c0:	4b0d      	ldr	r3, [pc, #52]	; (823f8 <pmc_switch_mck_to_pllack+0x60>)
   823c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   823c4:	f022 0203 	bic.w	r2, r2, #3
   823c8:	f042 0202 	orr.w	r2, r2, #2
   823cc:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   823ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
   823d0:	f010 0008 	ands.w	r0, r0, #8
   823d4:	d10c      	bne.n	823f0 <pmc_switch_mck_to_pllack+0x58>
   823d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   823da:	4907      	ldr	r1, [pc, #28]	; (823f8 <pmc_switch_mck_to_pllack+0x60>)
   823dc:	e001      	b.n	823e2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   823de:	3b01      	subs	r3, #1
   823e0:	d008      	beq.n	823f4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   823e2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   823e4:	f012 0f08 	tst.w	r2, #8
   823e8:	d0f9      	beq.n	823de <pmc_switch_mck_to_pllack+0x46>
   823ea:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   823ec:	2001      	movs	r0, #1
   823ee:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   823f0:	2000      	movs	r0, #0
   823f2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   823f4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   823f6:	4770      	bx	lr
   823f8:	400e0600 	.word	0x400e0600

000823fc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   823fc:	b138      	cbz	r0, 8240e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   823fe:	4911      	ldr	r1, [pc, #68]	; (82444 <pmc_switch_mainck_to_xtal+0x48>)
   82400:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82402:	4a11      	ldr	r2, [pc, #68]	; (82448 <pmc_switch_mainck_to_xtal+0x4c>)
   82404:	401a      	ands	r2, r3
   82406:	4b11      	ldr	r3, [pc, #68]	; (8244c <pmc_switch_mainck_to_xtal+0x50>)
   82408:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8240a:	620b      	str	r3, [r1, #32]
   8240c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8240e:	4a0d      	ldr	r2, [pc, #52]	; (82444 <pmc_switch_mainck_to_xtal+0x48>)
   82410:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82412:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82416:	f023 0303 	bic.w	r3, r3, #3
   8241a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8241e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82422:	0209      	lsls	r1, r1, #8
   82424:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82426:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82428:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8242a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8242c:	f013 0f01 	tst.w	r3, #1
   82430:	d0fb      	beq.n	8242a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82432:	4a04      	ldr	r2, [pc, #16]	; (82444 <pmc_switch_mainck_to_xtal+0x48>)
   82434:	6a13      	ldr	r3, [r2, #32]
   82436:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8243a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8243e:	6213      	str	r3, [r2, #32]
   82440:	4770      	bx	lr
   82442:	bf00      	nop
   82444:	400e0600 	.word	0x400e0600
   82448:	fec8fffc 	.word	0xfec8fffc
   8244c:	01370002 	.word	0x01370002

00082450 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82450:	4b02      	ldr	r3, [pc, #8]	; (8245c <pmc_osc_is_ready_mainck+0xc>)
   82452:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82454:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82458:	4770      	bx	lr
   8245a:	bf00      	nop
   8245c:	400e0600 	.word	0x400e0600

00082460 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82460:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82464:	4b01      	ldr	r3, [pc, #4]	; (8246c <pmc_disable_pllack+0xc>)
   82466:	629a      	str	r2, [r3, #40]	; 0x28
   82468:	4770      	bx	lr
   8246a:	bf00      	nop
   8246c:	400e0600 	.word	0x400e0600

00082470 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82470:	4b02      	ldr	r3, [pc, #8]	; (8247c <pmc_is_locked_pllack+0xc>)
   82472:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82474:	f000 0002 	and.w	r0, r0, #2
   82478:	4770      	bx	lr
   8247a:	bf00      	nop
   8247c:	400e0600 	.word	0x400e0600

00082480 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82480:	282c      	cmp	r0, #44	; 0x2c
   82482:	d820      	bhi.n	824c6 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82484:	281f      	cmp	r0, #31
   82486:	d80d      	bhi.n	824a4 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82488:	4b12      	ldr	r3, [pc, #72]	; (824d4 <pmc_enable_periph_clk+0x54>)
   8248a:	699a      	ldr	r2, [r3, #24]
   8248c:	2301      	movs	r3, #1
   8248e:	4083      	lsls	r3, r0
   82490:	401a      	ands	r2, r3
   82492:	4293      	cmp	r3, r2
   82494:	d019      	beq.n	824ca <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82496:	2301      	movs	r3, #1
   82498:	fa03 f000 	lsl.w	r0, r3, r0
   8249c:	4b0d      	ldr	r3, [pc, #52]	; (824d4 <pmc_enable_periph_clk+0x54>)
   8249e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   824a0:	2000      	movs	r0, #0
   824a2:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   824a4:	4b0b      	ldr	r3, [pc, #44]	; (824d4 <pmc_enable_periph_clk+0x54>)
   824a6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
   824aa:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   824ac:	2301      	movs	r3, #1
   824ae:	4083      	lsls	r3, r0
   824b0:	401a      	ands	r2, r3
   824b2:	4293      	cmp	r3, r2
   824b4:	d00b      	beq.n	824ce <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   824b6:	2301      	movs	r3, #1
   824b8:	fa03 f000 	lsl.w	r0, r3, r0
   824bc:	4b05      	ldr	r3, [pc, #20]	; (824d4 <pmc_enable_periph_clk+0x54>)
   824be:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   824c2:	2000      	movs	r0, #0
   824c4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   824c6:	2001      	movs	r0, #1
   824c8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   824ca:	2000      	movs	r0, #0
   824cc:	4770      	bx	lr
   824ce:	2000      	movs	r0, #0
}
   824d0:	4770      	bx	lr
   824d2:	bf00      	nop
   824d4:	400e0600 	.word	0x400e0600

000824d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   824d8:	e7fe      	b.n	824d8 <Dummy_Handler>
   824da:	bf00      	nop

000824dc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   824dc:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   824de:	4b1e      	ldr	r3, [pc, #120]	; (82558 <Reset_Handler+0x7c>)
   824e0:	4a1e      	ldr	r2, [pc, #120]	; (8255c <Reset_Handler+0x80>)
   824e2:	429a      	cmp	r2, r3
   824e4:	d003      	beq.n	824ee <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   824e6:	4b1e      	ldr	r3, [pc, #120]	; (82560 <Reset_Handler+0x84>)
   824e8:	4a1b      	ldr	r2, [pc, #108]	; (82558 <Reset_Handler+0x7c>)
   824ea:	429a      	cmp	r2, r3
   824ec:	d304      	bcc.n	824f8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   824ee:	4b1d      	ldr	r3, [pc, #116]	; (82564 <Reset_Handler+0x88>)
   824f0:	4a1d      	ldr	r2, [pc, #116]	; (82568 <Reset_Handler+0x8c>)
   824f2:	429a      	cmp	r2, r3
   824f4:	d30f      	bcc.n	82516 <Reset_Handler+0x3a>
   824f6:	e01a      	b.n	8252e <Reset_Handler+0x52>
   824f8:	4b1c      	ldr	r3, [pc, #112]	; (8256c <Reset_Handler+0x90>)
   824fa:	4c1d      	ldr	r4, [pc, #116]	; (82570 <Reset_Handler+0x94>)
   824fc:	1ae4      	subs	r4, r4, r3
   824fe:	f024 0403 	bic.w	r4, r4, #3
   82502:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82504:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82506:	4814      	ldr	r0, [pc, #80]	; (82558 <Reset_Handler+0x7c>)
   82508:	4914      	ldr	r1, [pc, #80]	; (8255c <Reset_Handler+0x80>)
   8250a:	585a      	ldr	r2, [r3, r1]
   8250c:	501a      	str	r2, [r3, r0]
   8250e:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82510:	42a3      	cmp	r3, r4
   82512:	d1fa      	bne.n	8250a <Reset_Handler+0x2e>
   82514:	e7eb      	b.n	824ee <Reset_Handler+0x12>
   82516:	4b17      	ldr	r3, [pc, #92]	; (82574 <Reset_Handler+0x98>)
   82518:	4917      	ldr	r1, [pc, #92]	; (82578 <Reset_Handler+0x9c>)
   8251a:	1ac9      	subs	r1, r1, r3
   8251c:	f021 0103 	bic.w	r1, r1, #3
   82520:	1d1a      	adds	r2, r3, #4
   82522:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82524:	2200      	movs	r2, #0
   82526:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8252a:	428b      	cmp	r3, r1
   8252c:	d1fb      	bne.n	82526 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8252e:	4a13      	ldr	r2, [pc, #76]	; (8257c <Reset_Handler+0xa0>)
   82530:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82534:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82538:	4911      	ldr	r1, [pc, #68]	; (82580 <Reset_Handler+0xa4>)
   8253a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8253c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82540:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82544:	d203      	bcs.n	8254e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82546:	688a      	ldr	r2, [r1, #8]
   82548:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8254c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8254e:	4b0d      	ldr	r3, [pc, #52]	; (82584 <Reset_Handler+0xa8>)
   82550:	4798      	blx	r3

	/* Branch to main function */
	main();
   82552:	4b0d      	ldr	r3, [pc, #52]	; (82588 <Reset_Handler+0xac>)
   82554:	4798      	blx	r3
   82556:	e7fe      	b.n	82556 <Reset_Handler+0x7a>
   82558:	20070000 	.word	0x20070000
   8255c:	0008631c 	.word	0x0008631c
   82560:	20070874 	.word	0x20070874
   82564:	2007abcc 	.word	0x2007abcc
   82568:	20070878 	.word	0x20070878
   8256c:	20070004 	.word	0x20070004
   82570:	20070877 	.word	0x20070877
   82574:	20070874 	.word	0x20070874
   82578:	2007abc7 	.word	0x2007abc7
   8257c:	00080000 	.word	0x00080000
   82580:	e000ed00 	.word	0xe000ed00
   82584:	000831e1 	.word	0x000831e1
   82588:	000828d1 	.word	0x000828d1

0008258c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   8258c:	4b3e      	ldr	r3, [pc, #248]	; (82688 <SystemCoreClockUpdate+0xfc>)
   8258e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82590:	f003 0303 	and.w	r3, r3, #3
   82594:	2b03      	cmp	r3, #3
   82596:	d85f      	bhi.n	82658 <SystemCoreClockUpdate+0xcc>
   82598:	e8df f003 	tbb	[pc, r3]
   8259c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   825a0:	4b3a      	ldr	r3, [pc, #232]	; (8268c <SystemCoreClockUpdate+0x100>)
   825a2:	695b      	ldr	r3, [r3, #20]
   825a4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   825a8:	bf14      	ite	ne
   825aa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   825ae:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   825b2:	4b37      	ldr	r3, [pc, #220]	; (82690 <SystemCoreClockUpdate+0x104>)
   825b4:	601a      	str	r2, [r3, #0]
   825b6:	e04f      	b.n	82658 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   825b8:	4b33      	ldr	r3, [pc, #204]	; (82688 <SystemCoreClockUpdate+0xfc>)
   825ba:	6a1b      	ldr	r3, [r3, #32]
   825bc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   825c0:	d003      	beq.n	825ca <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   825c2:	4a34      	ldr	r2, [pc, #208]	; (82694 <SystemCoreClockUpdate+0x108>)
   825c4:	4b32      	ldr	r3, [pc, #200]	; (82690 <SystemCoreClockUpdate+0x104>)
   825c6:	601a      	str	r2, [r3, #0]
   825c8:	e046      	b.n	82658 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   825ca:	4a33      	ldr	r2, [pc, #204]	; (82698 <SystemCoreClockUpdate+0x10c>)
   825cc:	4b30      	ldr	r3, [pc, #192]	; (82690 <SystemCoreClockUpdate+0x104>)
   825ce:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   825d0:	4b2d      	ldr	r3, [pc, #180]	; (82688 <SystemCoreClockUpdate+0xfc>)
   825d2:	6a1b      	ldr	r3, [r3, #32]
   825d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   825d8:	2b10      	cmp	r3, #16
   825da:	d002      	beq.n	825e2 <SystemCoreClockUpdate+0x56>
   825dc:	2b20      	cmp	r3, #32
   825de:	d004      	beq.n	825ea <SystemCoreClockUpdate+0x5e>
   825e0:	e03a      	b.n	82658 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   825e2:	4a2e      	ldr	r2, [pc, #184]	; (8269c <SystemCoreClockUpdate+0x110>)
   825e4:	4b2a      	ldr	r3, [pc, #168]	; (82690 <SystemCoreClockUpdate+0x104>)
   825e6:	601a      	str	r2, [r3, #0]
				break;
   825e8:	e036      	b.n	82658 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   825ea:	4a2a      	ldr	r2, [pc, #168]	; (82694 <SystemCoreClockUpdate+0x108>)
   825ec:	4b28      	ldr	r3, [pc, #160]	; (82690 <SystemCoreClockUpdate+0x104>)
   825ee:	601a      	str	r2, [r3, #0]
				break;
   825f0:	e032      	b.n	82658 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   825f2:	4b25      	ldr	r3, [pc, #148]	; (82688 <SystemCoreClockUpdate+0xfc>)
   825f4:	6a1b      	ldr	r3, [r3, #32]
   825f6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   825fa:	d003      	beq.n	82604 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   825fc:	4a25      	ldr	r2, [pc, #148]	; (82694 <SystemCoreClockUpdate+0x108>)
   825fe:	4b24      	ldr	r3, [pc, #144]	; (82690 <SystemCoreClockUpdate+0x104>)
   82600:	601a      	str	r2, [r3, #0]
   82602:	e012      	b.n	8262a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82604:	4a24      	ldr	r2, [pc, #144]	; (82698 <SystemCoreClockUpdate+0x10c>)
   82606:	4b22      	ldr	r3, [pc, #136]	; (82690 <SystemCoreClockUpdate+0x104>)
   82608:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8260a:	4b1f      	ldr	r3, [pc, #124]	; (82688 <SystemCoreClockUpdate+0xfc>)
   8260c:	6a1b      	ldr	r3, [r3, #32]
   8260e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82612:	2b10      	cmp	r3, #16
   82614:	d002      	beq.n	8261c <SystemCoreClockUpdate+0x90>
   82616:	2b20      	cmp	r3, #32
   82618:	d004      	beq.n	82624 <SystemCoreClockUpdate+0x98>
   8261a:	e006      	b.n	8262a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8261c:	4a1f      	ldr	r2, [pc, #124]	; (8269c <SystemCoreClockUpdate+0x110>)
   8261e:	4b1c      	ldr	r3, [pc, #112]	; (82690 <SystemCoreClockUpdate+0x104>)
   82620:	601a      	str	r2, [r3, #0]
				break;
   82622:	e002      	b.n	8262a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82624:	4a1b      	ldr	r2, [pc, #108]	; (82694 <SystemCoreClockUpdate+0x108>)
   82626:	4b1a      	ldr	r3, [pc, #104]	; (82690 <SystemCoreClockUpdate+0x104>)
   82628:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8262a:	4b17      	ldr	r3, [pc, #92]	; (82688 <SystemCoreClockUpdate+0xfc>)
   8262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8262e:	f003 0303 	and.w	r3, r3, #3
   82632:	2b02      	cmp	r3, #2
   82634:	d10d      	bne.n	82652 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82636:	4b14      	ldr	r3, [pc, #80]	; (82688 <SystemCoreClockUpdate+0xfc>)
   82638:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8263a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   8263c:	4b14      	ldr	r3, [pc, #80]	; (82690 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8263e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82642:	681a      	ldr	r2, [r3, #0]
   82644:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82648:	b2c9      	uxtb	r1, r1
   8264a:	fbb2 f2f1 	udiv	r2, r2, r1
   8264e:	601a      	str	r2, [r3, #0]
   82650:	e002      	b.n	82658 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82652:	4a13      	ldr	r2, [pc, #76]	; (826a0 <SystemCoreClockUpdate+0x114>)
   82654:	4b0e      	ldr	r3, [pc, #56]	; (82690 <SystemCoreClockUpdate+0x104>)
   82656:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82658:	4b0b      	ldr	r3, [pc, #44]	; (82688 <SystemCoreClockUpdate+0xfc>)
   8265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8265c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82660:	2b70      	cmp	r3, #112	; 0x70
   82662:	d107      	bne.n	82674 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82664:	4b0a      	ldr	r3, [pc, #40]	; (82690 <SystemCoreClockUpdate+0x104>)
   82666:	681a      	ldr	r2, [r3, #0]
   82668:	490e      	ldr	r1, [pc, #56]	; (826a4 <SystemCoreClockUpdate+0x118>)
   8266a:	fba1 0202 	umull	r0, r2, r1, r2
   8266e:	0852      	lsrs	r2, r2, #1
   82670:	601a      	str	r2, [r3, #0]
   82672:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82674:	4b04      	ldr	r3, [pc, #16]	; (82688 <SystemCoreClockUpdate+0xfc>)
   82676:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82678:	4b05      	ldr	r3, [pc, #20]	; (82690 <SystemCoreClockUpdate+0x104>)
   8267a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8267e:	681a      	ldr	r2, [r3, #0]
   82680:	40ca      	lsrs	r2, r1
   82682:	601a      	str	r2, [r3, #0]
   82684:	4770      	bx	lr
   82686:	bf00      	nop
   82688:	400e0600 	.word	0x400e0600
   8268c:	400e1a10 	.word	0x400e1a10
   82690:	2007000c 	.word	0x2007000c
   82694:	00b71b00 	.word	0x00b71b00
   82698:	003d0900 	.word	0x003d0900
   8269c:	007a1200 	.word	0x007a1200
   826a0:	0e4e1c00 	.word	0x0e4e1c00
   826a4:	aaaaaaab 	.word	0xaaaaaaab

000826a8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   826a8:	4b1b      	ldr	r3, [pc, #108]	; (82718 <system_init_flash+0x70>)
   826aa:	4298      	cmp	r0, r3
   826ac:	d806      	bhi.n	826bc <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   826ae:	2300      	movs	r3, #0
   826b0:	4a1a      	ldr	r2, [pc, #104]	; (8271c <system_init_flash+0x74>)
   826b2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   826b4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826b8:	6013      	str	r3, [r2, #0]
   826ba:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   826bc:	4b18      	ldr	r3, [pc, #96]	; (82720 <system_init_flash+0x78>)
   826be:	4298      	cmp	r0, r3
   826c0:	d807      	bhi.n	826d2 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   826c2:	f44f 7380 	mov.w	r3, #256	; 0x100
   826c6:	4a15      	ldr	r2, [pc, #84]	; (8271c <system_init_flash+0x74>)
   826c8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   826ca:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826ce:	6013      	str	r3, [r2, #0]
   826d0:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   826d2:	4b14      	ldr	r3, [pc, #80]	; (82724 <system_init_flash+0x7c>)
   826d4:	4298      	cmp	r0, r3
   826d6:	d807      	bhi.n	826e8 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   826d8:	f44f 7300 	mov.w	r3, #512	; 0x200
   826dc:	4a0f      	ldr	r2, [pc, #60]	; (8271c <system_init_flash+0x74>)
   826de:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   826e0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826e4:	6013      	str	r3, [r2, #0]
   826e6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   826e8:	4b0f      	ldr	r3, [pc, #60]	; (82728 <system_init_flash+0x80>)
   826ea:	4298      	cmp	r0, r3
   826ec:	d807      	bhi.n	826fe <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   826ee:	f44f 7340 	mov.w	r3, #768	; 0x300
   826f2:	4a0a      	ldr	r2, [pc, #40]	; (8271c <system_init_flash+0x74>)
   826f4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   826f6:	f502 7200 	add.w	r2, r2, #512	; 0x200
   826fa:	6013      	str	r3, [r2, #0]
   826fc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   826fe:	4b0b      	ldr	r3, [pc, #44]	; (8272c <system_init_flash+0x84>)
   82700:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   82702:	bf94      	ite	ls
   82704:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   82708:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   8270c:	4a03      	ldr	r2, [pc, #12]	; (8271c <system_init_flash+0x74>)
   8270e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   82710:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82714:	6013      	str	r3, [r2, #0]
   82716:	4770      	bx	lr
   82718:	0121eabf 	.word	0x0121eabf
   8271c:	400e0a00 	.word	0x400e0a00
   82720:	02faf07f 	.word	0x02faf07f
   82724:	03d08fff 	.word	0x03d08fff
   82728:	04c4b3ff 	.word	0x04c4b3ff
   8272c:	055d4a7f 	.word	0x055d4a7f

00082730 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82730:	4b09      	ldr	r3, [pc, #36]	; (82758 <_sbrk+0x28>)
   82732:	681b      	ldr	r3, [r3, #0]
   82734:	b913      	cbnz	r3, 8273c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82736:	4a09      	ldr	r2, [pc, #36]	; (8275c <_sbrk+0x2c>)
   82738:	4b07      	ldr	r3, [pc, #28]	; (82758 <_sbrk+0x28>)
   8273a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8273c:	4b06      	ldr	r3, [pc, #24]	; (82758 <_sbrk+0x28>)
   8273e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82740:	181a      	adds	r2, r3, r0
   82742:	4907      	ldr	r1, [pc, #28]	; (82760 <_sbrk+0x30>)
   82744:	4291      	cmp	r1, r2
   82746:	db04      	blt.n	82752 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82748:	4610      	mov	r0, r2
   8274a:	4a03      	ldr	r2, [pc, #12]	; (82758 <_sbrk+0x28>)
   8274c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8274e:	4618      	mov	r0, r3
   82750:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82752:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82756:	4770      	bx	lr
   82758:	2007ab5c 	.word	0x2007ab5c
   8275c:	2007cbd0 	.word	0x2007cbd0
   82760:	20087ffc 	.word	0x20087ffc

00082764 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82764:	f04f 30ff 	mov.w	r0, #4294967295
   82768:	4770      	bx	lr
   8276a:	bf00      	nop

0008276c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8276c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82770:	604b      	str	r3, [r1, #4]

	return 0;
}
   82772:	2000      	movs	r0, #0
   82774:	4770      	bx	lr
   82776:	bf00      	nop

00082778 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82778:	2001      	movs	r0, #1
   8277a:	4770      	bx	lr

0008277c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   8277c:	2000      	movs	r0, #0
   8277e:	4770      	bx	lr

00082780 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   82780:	b5f0      	push	{r4, r5, r6, r7, lr}
   82782:	b083      	sub	sp, #12
   82784:	4604      	mov	r4, r0
   82786:	460d      	mov	r5, r1
	uint32_t val = 0;
   82788:	2300      	movs	r3, #0
   8278a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8278c:	4b1f      	ldr	r3, [pc, #124]	; (8280c <usart_serial_getchar+0x8c>)
   8278e:	4298      	cmp	r0, r3
   82790:	d107      	bne.n	827a2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   82792:	461f      	mov	r7, r3
   82794:	4e1e      	ldr	r6, [pc, #120]	; (82810 <usart_serial_getchar+0x90>)
   82796:	4638      	mov	r0, r7
   82798:	4629      	mov	r1, r5
   8279a:	47b0      	blx	r6
   8279c:	2800      	cmp	r0, #0
   8279e:	d1fa      	bne.n	82796 <usart_serial_getchar+0x16>
   827a0:	e019      	b.n	827d6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   827a2:	4b1c      	ldr	r3, [pc, #112]	; (82814 <usart_serial_getchar+0x94>)
   827a4:	4298      	cmp	r0, r3
   827a6:	d109      	bne.n	827bc <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   827a8:	461f      	mov	r7, r3
   827aa:	4e1b      	ldr	r6, [pc, #108]	; (82818 <usart_serial_getchar+0x98>)
   827ac:	4638      	mov	r0, r7
   827ae:	a901      	add	r1, sp, #4
   827b0:	47b0      	blx	r6
   827b2:	2800      	cmp	r0, #0
   827b4:	d1fa      	bne.n	827ac <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   827b6:	9b01      	ldr	r3, [sp, #4]
   827b8:	702b      	strb	r3, [r5, #0]
   827ba:	e019      	b.n	827f0 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   827bc:	4b17      	ldr	r3, [pc, #92]	; (8281c <usart_serial_getchar+0x9c>)
   827be:	4298      	cmp	r0, r3
   827c0:	d109      	bne.n	827d6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   827c2:	461e      	mov	r6, r3
   827c4:	4c14      	ldr	r4, [pc, #80]	; (82818 <usart_serial_getchar+0x98>)
   827c6:	4630      	mov	r0, r6
   827c8:	a901      	add	r1, sp, #4
   827ca:	47a0      	blx	r4
   827cc:	2800      	cmp	r0, #0
   827ce:	d1fa      	bne.n	827c6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   827d0:	9b01      	ldr	r3, [sp, #4]
   827d2:	702b      	strb	r3, [r5, #0]
   827d4:	e018      	b.n	82808 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   827d6:	4b12      	ldr	r3, [pc, #72]	; (82820 <usart_serial_getchar+0xa0>)
   827d8:	429c      	cmp	r4, r3
   827da:	d109      	bne.n	827f0 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   827dc:	461e      	mov	r6, r3
   827de:	4c0e      	ldr	r4, [pc, #56]	; (82818 <usart_serial_getchar+0x98>)
   827e0:	4630      	mov	r0, r6
   827e2:	a901      	add	r1, sp, #4
   827e4:	47a0      	blx	r4
   827e6:	2800      	cmp	r0, #0
   827e8:	d1fa      	bne.n	827e0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   827ea:	9b01      	ldr	r3, [sp, #4]
   827ec:	702b      	strb	r3, [r5, #0]
   827ee:	e00b      	b.n	82808 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   827f0:	4b0c      	ldr	r3, [pc, #48]	; (82824 <usart_serial_getchar+0xa4>)
   827f2:	429c      	cmp	r4, r3
   827f4:	d108      	bne.n	82808 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   827f6:	461e      	mov	r6, r3
   827f8:	4c07      	ldr	r4, [pc, #28]	; (82818 <usart_serial_getchar+0x98>)
   827fa:	4630      	mov	r0, r6
   827fc:	a901      	add	r1, sp, #4
   827fe:	47a0      	blx	r4
   82800:	2800      	cmp	r0, #0
   82802:	d1fa      	bne.n	827fa <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   82804:	9b01      	ldr	r3, [sp, #4]
   82806:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   82808:	b003      	add	sp, #12
   8280a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8280c:	400e0800 	.word	0x400e0800
   82810:	00081f3d 	.word	0x00081f3d
   82814:	40098000 	.word	0x40098000
   82818:	00081f65 	.word	0x00081f65
   8281c:	4009c000 	.word	0x4009c000
   82820:	400a0000 	.word	0x400a0000
   82824:	400a4000 	.word	0x400a4000

00082828 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   82828:	b570      	push	{r4, r5, r6, lr}
   8282a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8282c:	4b21      	ldr	r3, [pc, #132]	; (828b4 <usart_serial_putchar+0x8c>)
   8282e:	4298      	cmp	r0, r3
   82830:	d107      	bne.n	82842 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   82832:	461e      	mov	r6, r3
   82834:	4d20      	ldr	r5, [pc, #128]	; (828b8 <usart_serial_putchar+0x90>)
   82836:	4630      	mov	r0, r6
   82838:	4621      	mov	r1, r4
   8283a:	47a8      	blx	r5
   8283c:	2800      	cmp	r0, #0
   8283e:	d1fa      	bne.n	82836 <usart_serial_putchar+0xe>
   82840:	e02b      	b.n	8289a <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82842:	4b1e      	ldr	r3, [pc, #120]	; (828bc <usart_serial_putchar+0x94>)
   82844:	4298      	cmp	r0, r3
   82846:	d107      	bne.n	82858 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   82848:	461e      	mov	r6, r3
   8284a:	4d1d      	ldr	r5, [pc, #116]	; (828c0 <usart_serial_putchar+0x98>)
   8284c:	4630      	mov	r0, r6
   8284e:	4621      	mov	r1, r4
   82850:	47a8      	blx	r5
   82852:	2800      	cmp	r0, #0
   82854:	d1fa      	bne.n	8284c <usart_serial_putchar+0x24>
   82856:	e022      	b.n	8289e <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82858:	4b1a      	ldr	r3, [pc, #104]	; (828c4 <usart_serial_putchar+0x9c>)
   8285a:	4298      	cmp	r0, r3
   8285c:	d107      	bne.n	8286e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8285e:	461e      	mov	r6, r3
   82860:	4d17      	ldr	r5, [pc, #92]	; (828c0 <usart_serial_putchar+0x98>)
   82862:	4630      	mov	r0, r6
   82864:	4621      	mov	r1, r4
   82866:	47a8      	blx	r5
   82868:	2800      	cmp	r0, #0
   8286a:	d1fa      	bne.n	82862 <usart_serial_putchar+0x3a>
   8286c:	e019      	b.n	828a2 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8286e:	4b16      	ldr	r3, [pc, #88]	; (828c8 <usart_serial_putchar+0xa0>)
   82870:	4298      	cmp	r0, r3
   82872:	d107      	bne.n	82884 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   82874:	461e      	mov	r6, r3
   82876:	4d12      	ldr	r5, [pc, #72]	; (828c0 <usart_serial_putchar+0x98>)
   82878:	4630      	mov	r0, r6
   8287a:	4621      	mov	r1, r4
   8287c:	47a8      	blx	r5
   8287e:	2800      	cmp	r0, #0
   82880:	d1fa      	bne.n	82878 <usart_serial_putchar+0x50>
   82882:	e010      	b.n	828a6 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82884:	4b11      	ldr	r3, [pc, #68]	; (828cc <usart_serial_putchar+0xa4>)
   82886:	4298      	cmp	r0, r3
   82888:	d10f      	bne.n	828aa <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8288a:	461e      	mov	r6, r3
   8288c:	4d0c      	ldr	r5, [pc, #48]	; (828c0 <usart_serial_putchar+0x98>)
   8288e:	4630      	mov	r0, r6
   82890:	4621      	mov	r1, r4
   82892:	47a8      	blx	r5
   82894:	2800      	cmp	r0, #0
   82896:	d1fa      	bne.n	8288e <usart_serial_putchar+0x66>
   82898:	e009      	b.n	828ae <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8289a:	2001      	movs	r0, #1
   8289c:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8289e:	2001      	movs	r0, #1
   828a0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   828a2:	2001      	movs	r0, #1
   828a4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   828a6:	2001      	movs	r0, #1
   828a8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   828aa:	2000      	movs	r0, #0
   828ac:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   828ae:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   828b0:	bd70      	pop	{r4, r5, r6, pc}
   828b2:	bf00      	nop
   828b4:	400e0800 	.word	0x400e0800
   828b8:	00081f2d 	.word	0x00081f2d
   828bc:	40098000 	.word	0x40098000
   828c0:	00081f51 	.word	0x00081f51
   828c4:	4009c000 	.word	0x4009c000
   828c8:	400a0000 	.word	0x400a0000
   828cc:	400a4000 	.word	0x400a4000

000828d0 <main>:

/************************************************************************/
/* Initiation of the program. */
/************************************************************************/
int main (void)
{
   828d0:	b530      	push	{r4, r5, lr}
   828d2:	b089      	sub	sp, #36	; 0x24
	sysclk_init();
   828d4:	4b30      	ldr	r3, [pc, #192]	; (82998 <main+0xc8>)
   828d6:	4798      	blx	r3
	board_init();
   828d8:	4b30      	ldr	r3, [pc, #192]	; (8299c <main+0xcc>)
   828da:	4798      	blx	r3
   828dc:	200b      	movs	r0, #11
   828de:	4c30      	ldr	r4, [pc, #192]	; (829a0 <main+0xd0>)
   828e0:	47a0      	blx	r4
   828e2:	200c      	movs	r0, #12
   828e4:	47a0      	blx	r4
   828e6:	200d      	movs	r0, #13
   828e8:	47a0      	blx	r4
   828ea:	200e      	movs	r0, #14
   828ec:	47a0      	blx	r4
	ioport_init();
	InitADC();
   828ee:	4b2d      	ldr	r3, [pc, #180]	; (829a4 <main+0xd4>)
   828f0:	4798      	blx	r3
   828f2:	2008      	movs	r0, #8
   828f4:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   828f6:	4d2c      	ldr	r5, [pc, #176]	; (829a8 <main+0xd8>)
   828f8:	4b2c      	ldr	r3, [pc, #176]	; (829ac <main+0xdc>)
   828fa:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   828fc:	4a2c      	ldr	r2, [pc, #176]	; (829b0 <main+0xe0>)
   828fe:	4b2d      	ldr	r3, [pc, #180]	; (829b4 <main+0xe4>)
   82900:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   82902:	4a2d      	ldr	r2, [pc, #180]	; (829b8 <main+0xe8>)
   82904:	4b2d      	ldr	r3, [pc, #180]	; (829bc <main+0xec>)
   82906:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   82908:	4b2d      	ldr	r3, [pc, #180]	; (829c0 <main+0xf0>)
   8290a:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   8290c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   82910:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   82912:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82916:	9307      	str	r3, [sp, #28]
   82918:	2008      	movs	r0, #8
   8291a:	47a0      	blx	r4
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   8291c:	4628      	mov	r0, r5
   8291e:	a905      	add	r1, sp, #20
   82920:	4b28      	ldr	r3, [pc, #160]	; (829c4 <main+0xf4>)
   82922:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   82924:	4d28      	ldr	r5, [pc, #160]	; (829c8 <main+0xf8>)
   82926:	682b      	ldr	r3, [r5, #0]
   82928:	6898      	ldr	r0, [r3, #8]
   8292a:	2100      	movs	r1, #0
   8292c:	4c27      	ldr	r4, [pc, #156]	; (829cc <main+0xfc>)
   8292e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   82930:	682b      	ldr	r3, [r5, #0]
   82932:	6858      	ldr	r0, [r3, #4]
   82934:	2100      	movs	r1, #0
   82936:	47a0      	blx	r4
	/* Konfigurera konsol UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	/* Specifiera att stdout inte ska buffras */
	#if defined(__GNUC__)
	setbuf(stdout, NULL);
   82938:	682b      	ldr	r3, [r5, #0]
   8293a:	6898      	ldr	r0, [r3, #8]
   8293c:	2100      	movs	r1, #0
   8293e:	47a0      	blx	r4
	sysclk_init();
	board_init();
	ioport_init();
	InitADC();
	ConfigureConsole();
	InitPWM();
   82940:	4b23      	ldr	r3, [pc, #140]	; (829d0 <main+0x100>)
   82942:	4798      	blx	r3
	setupUART();
   82944:	4b23      	ldr	r3, [pc, #140]	; (829d4 <main+0x104>)
   82946:	4798      	blx	r3
	
	/************************************************************************/
	/* First task that handles the PID-regulation. The task with highest priority. */
	/************************************************************************/
	if (xTaskCreate(taskModulate, (const signed char * const) "taskModulate", 1024, NULL, 2, NULL) != pdPASS){
   82948:	2302      	movs	r3, #2
   8294a:	9300      	str	r3, [sp, #0]
   8294c:	2300      	movs	r3, #0
   8294e:	9301      	str	r3, [sp, #4]
   82950:	9302      	str	r3, [sp, #8]
   82952:	9303      	str	r3, [sp, #12]
   82954:	4820      	ldr	r0, [pc, #128]	; (829d8 <main+0x108>)
   82956:	4921      	ldr	r1, [pc, #132]	; (829dc <main+0x10c>)
   82958:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8295c:	4c20      	ldr	r4, [pc, #128]	; (829e0 <main+0x110>)
   8295e:	47a0      	blx	r4
   82960:	2801      	cmp	r0, #1
   82962:	d002      	beq.n	8296a <main+0x9a>
		printf("Failed to create taskModulate\n");
   82964:	481f      	ldr	r0, [pc, #124]	; (829e4 <main+0x114>)
   82966:	4b20      	ldr	r3, [pc, #128]	; (829e8 <main+0x118>)
   82968:	4798      	blx	r3
	}
	/************************************************************************/
	/* Second task that handles the communication to Matlab. The task with lowest priority. */
	/************************************************************************/
	if (xTaskCreate(taskSendToMatlab, (const signed char * const) "taskSendToMatlab", 1024, NULL, 1, NULL) != pdPASS){
   8296a:	2301      	movs	r3, #1
   8296c:	9300      	str	r3, [sp, #0]
   8296e:	2300      	movs	r3, #0
   82970:	9301      	str	r3, [sp, #4]
   82972:	9302      	str	r3, [sp, #8]
   82974:	9303      	str	r3, [sp, #12]
   82976:	481d      	ldr	r0, [pc, #116]	; (829ec <main+0x11c>)
   82978:	491d      	ldr	r1, [pc, #116]	; (829f0 <main+0x120>)
   8297a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8297e:	4c18      	ldr	r4, [pc, #96]	; (829e0 <main+0x110>)
   82980:	47a0      	blx	r4
   82982:	2801      	cmp	r0, #1
   82984:	d002      	beq.n	8298c <main+0xbc>
		printf("Failed to create taskSendToMatlab\n");
   82986:	481b      	ldr	r0, [pc, #108]	; (829f4 <main+0x124>)
   82988:	4b17      	ldr	r3, [pc, #92]	; (829e8 <main+0x118>)
   8298a:	4798      	blx	r3
	}
	
	vTaskStartScheduler();
   8298c:	4b1a      	ldr	r3, [pc, #104]	; (829f8 <main+0x128>)
   8298e:	4798      	blx	r3
}
   82990:	2000      	movs	r0, #0
   82992:	b009      	add	sp, #36	; 0x24
   82994:	bd30      	pop	{r4, r5, pc}
   82996:	bf00      	nop
   82998:	00081f7d 	.word	0x00081f7d
   8299c:	00081fe1 	.word	0x00081fe1
   829a0:	00082481 	.word	0x00082481
   829a4:	00080149 	.word	0x00080149
   829a8:	400e0800 	.word	0x400e0800
   829ac:	2007abc4 	.word	0x2007abc4
   829b0:	00082829 	.word	0x00082829
   829b4:	2007abc0 	.word	0x2007abc0
   829b8:	00082781 	.word	0x00082781
   829bc:	2007ab94 	.word	0x2007ab94
   829c0:	0501bd00 	.word	0x0501bd00
   829c4:	00081ef5 	.word	0x00081ef5
   829c8:	20070438 	.word	0x20070438
   829cc:	000833d9 	.word	0x000833d9
   829d0:	00080389 	.word	0x00080389
   829d4:	000802a5 	.word	0x000802a5
   829d8:	00080471 	.word	0x00080471
   829dc:	00086230 	.word	0x00086230
   829e0:	00081019 	.word	0x00081019
   829e4:	00086240 	.word	0x00086240
   829e8:	00083231 	.word	0x00083231
   829ec:	00080641 	.word	0x00080641
   829f0:	00086260 	.word	0x00086260
   829f4:	00086274 	.word	0x00086274
   829f8:	00081221 	.word	0x00081221

000829fc <__aeabi_drsub>:
   829fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82a00:	e002      	b.n	82a08 <__adddf3>
   82a02:	bf00      	nop

00082a04 <__aeabi_dsub>:
   82a04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082a08 <__adddf3>:
   82a08:	b530      	push	{r4, r5, lr}
   82a0a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82a0e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82a12:	ea94 0f05 	teq	r4, r5
   82a16:	bf08      	it	eq
   82a18:	ea90 0f02 	teqeq	r0, r2
   82a1c:	bf1f      	itttt	ne
   82a1e:	ea54 0c00 	orrsne.w	ip, r4, r0
   82a22:	ea55 0c02 	orrsne.w	ip, r5, r2
   82a26:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82a2a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82a2e:	f000 80e2 	beq.w	82bf6 <__adddf3+0x1ee>
   82a32:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82a36:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82a3a:	bfb8      	it	lt
   82a3c:	426d      	neglt	r5, r5
   82a3e:	dd0c      	ble.n	82a5a <__adddf3+0x52>
   82a40:	442c      	add	r4, r5
   82a42:	ea80 0202 	eor.w	r2, r0, r2
   82a46:	ea81 0303 	eor.w	r3, r1, r3
   82a4a:	ea82 0000 	eor.w	r0, r2, r0
   82a4e:	ea83 0101 	eor.w	r1, r3, r1
   82a52:	ea80 0202 	eor.w	r2, r0, r2
   82a56:	ea81 0303 	eor.w	r3, r1, r3
   82a5a:	2d36      	cmp	r5, #54	; 0x36
   82a5c:	bf88      	it	hi
   82a5e:	bd30      	pophi	{r4, r5, pc}
   82a60:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82a64:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82a68:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82a6c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82a70:	d002      	beq.n	82a78 <__adddf3+0x70>
   82a72:	4240      	negs	r0, r0
   82a74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82a78:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82a7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82a80:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82a84:	d002      	beq.n	82a8c <__adddf3+0x84>
   82a86:	4252      	negs	r2, r2
   82a88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82a8c:	ea94 0f05 	teq	r4, r5
   82a90:	f000 80a7 	beq.w	82be2 <__adddf3+0x1da>
   82a94:	f1a4 0401 	sub.w	r4, r4, #1
   82a98:	f1d5 0e20 	rsbs	lr, r5, #32
   82a9c:	db0d      	blt.n	82aba <__adddf3+0xb2>
   82a9e:	fa02 fc0e 	lsl.w	ip, r2, lr
   82aa2:	fa22 f205 	lsr.w	r2, r2, r5
   82aa6:	1880      	adds	r0, r0, r2
   82aa8:	f141 0100 	adc.w	r1, r1, #0
   82aac:	fa03 f20e 	lsl.w	r2, r3, lr
   82ab0:	1880      	adds	r0, r0, r2
   82ab2:	fa43 f305 	asr.w	r3, r3, r5
   82ab6:	4159      	adcs	r1, r3
   82ab8:	e00e      	b.n	82ad8 <__adddf3+0xd0>
   82aba:	f1a5 0520 	sub.w	r5, r5, #32
   82abe:	f10e 0e20 	add.w	lr, lr, #32
   82ac2:	2a01      	cmp	r2, #1
   82ac4:	fa03 fc0e 	lsl.w	ip, r3, lr
   82ac8:	bf28      	it	cs
   82aca:	f04c 0c02 	orrcs.w	ip, ip, #2
   82ace:	fa43 f305 	asr.w	r3, r3, r5
   82ad2:	18c0      	adds	r0, r0, r3
   82ad4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82ad8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82adc:	d507      	bpl.n	82aee <__adddf3+0xe6>
   82ade:	f04f 0e00 	mov.w	lr, #0
   82ae2:	f1dc 0c00 	rsbs	ip, ip, #0
   82ae6:	eb7e 0000 	sbcs.w	r0, lr, r0
   82aea:	eb6e 0101 	sbc.w	r1, lr, r1
   82aee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82af2:	d31b      	bcc.n	82b2c <__adddf3+0x124>
   82af4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82af8:	d30c      	bcc.n	82b14 <__adddf3+0x10c>
   82afa:	0849      	lsrs	r1, r1, #1
   82afc:	ea5f 0030 	movs.w	r0, r0, rrx
   82b00:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82b04:	f104 0401 	add.w	r4, r4, #1
   82b08:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82b0c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82b10:	f080 809a 	bcs.w	82c48 <__adddf3+0x240>
   82b14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82b18:	bf08      	it	eq
   82b1a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82b1e:	f150 0000 	adcs.w	r0, r0, #0
   82b22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82b26:	ea41 0105 	orr.w	r1, r1, r5
   82b2a:	bd30      	pop	{r4, r5, pc}
   82b2c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82b30:	4140      	adcs	r0, r0
   82b32:	eb41 0101 	adc.w	r1, r1, r1
   82b36:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82b3a:	f1a4 0401 	sub.w	r4, r4, #1
   82b3e:	d1e9      	bne.n	82b14 <__adddf3+0x10c>
   82b40:	f091 0f00 	teq	r1, #0
   82b44:	bf04      	itt	eq
   82b46:	4601      	moveq	r1, r0
   82b48:	2000      	moveq	r0, #0
   82b4a:	fab1 f381 	clz	r3, r1
   82b4e:	bf08      	it	eq
   82b50:	3320      	addeq	r3, #32
   82b52:	f1a3 030b 	sub.w	r3, r3, #11
   82b56:	f1b3 0220 	subs.w	r2, r3, #32
   82b5a:	da0c      	bge.n	82b76 <__adddf3+0x16e>
   82b5c:	320c      	adds	r2, #12
   82b5e:	dd08      	ble.n	82b72 <__adddf3+0x16a>
   82b60:	f102 0c14 	add.w	ip, r2, #20
   82b64:	f1c2 020c 	rsb	r2, r2, #12
   82b68:	fa01 f00c 	lsl.w	r0, r1, ip
   82b6c:	fa21 f102 	lsr.w	r1, r1, r2
   82b70:	e00c      	b.n	82b8c <__adddf3+0x184>
   82b72:	f102 0214 	add.w	r2, r2, #20
   82b76:	bfd8      	it	le
   82b78:	f1c2 0c20 	rsble	ip, r2, #32
   82b7c:	fa01 f102 	lsl.w	r1, r1, r2
   82b80:	fa20 fc0c 	lsr.w	ip, r0, ip
   82b84:	bfdc      	itt	le
   82b86:	ea41 010c 	orrle.w	r1, r1, ip
   82b8a:	4090      	lslle	r0, r2
   82b8c:	1ae4      	subs	r4, r4, r3
   82b8e:	bfa2      	ittt	ge
   82b90:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82b94:	4329      	orrge	r1, r5
   82b96:	bd30      	popge	{r4, r5, pc}
   82b98:	ea6f 0404 	mvn.w	r4, r4
   82b9c:	3c1f      	subs	r4, #31
   82b9e:	da1c      	bge.n	82bda <__adddf3+0x1d2>
   82ba0:	340c      	adds	r4, #12
   82ba2:	dc0e      	bgt.n	82bc2 <__adddf3+0x1ba>
   82ba4:	f104 0414 	add.w	r4, r4, #20
   82ba8:	f1c4 0220 	rsb	r2, r4, #32
   82bac:	fa20 f004 	lsr.w	r0, r0, r4
   82bb0:	fa01 f302 	lsl.w	r3, r1, r2
   82bb4:	ea40 0003 	orr.w	r0, r0, r3
   82bb8:	fa21 f304 	lsr.w	r3, r1, r4
   82bbc:	ea45 0103 	orr.w	r1, r5, r3
   82bc0:	bd30      	pop	{r4, r5, pc}
   82bc2:	f1c4 040c 	rsb	r4, r4, #12
   82bc6:	f1c4 0220 	rsb	r2, r4, #32
   82bca:	fa20 f002 	lsr.w	r0, r0, r2
   82bce:	fa01 f304 	lsl.w	r3, r1, r4
   82bd2:	ea40 0003 	orr.w	r0, r0, r3
   82bd6:	4629      	mov	r1, r5
   82bd8:	bd30      	pop	{r4, r5, pc}
   82bda:	fa21 f004 	lsr.w	r0, r1, r4
   82bde:	4629      	mov	r1, r5
   82be0:	bd30      	pop	{r4, r5, pc}
   82be2:	f094 0f00 	teq	r4, #0
   82be6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82bea:	bf06      	itte	eq
   82bec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82bf0:	3401      	addeq	r4, #1
   82bf2:	3d01      	subne	r5, #1
   82bf4:	e74e      	b.n	82a94 <__adddf3+0x8c>
   82bf6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82bfa:	bf18      	it	ne
   82bfc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82c00:	d029      	beq.n	82c56 <__adddf3+0x24e>
   82c02:	ea94 0f05 	teq	r4, r5
   82c06:	bf08      	it	eq
   82c08:	ea90 0f02 	teqeq	r0, r2
   82c0c:	d005      	beq.n	82c1a <__adddf3+0x212>
   82c0e:	ea54 0c00 	orrs.w	ip, r4, r0
   82c12:	bf04      	itt	eq
   82c14:	4619      	moveq	r1, r3
   82c16:	4610      	moveq	r0, r2
   82c18:	bd30      	pop	{r4, r5, pc}
   82c1a:	ea91 0f03 	teq	r1, r3
   82c1e:	bf1e      	ittt	ne
   82c20:	2100      	movne	r1, #0
   82c22:	2000      	movne	r0, #0
   82c24:	bd30      	popne	{r4, r5, pc}
   82c26:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82c2a:	d105      	bne.n	82c38 <__adddf3+0x230>
   82c2c:	0040      	lsls	r0, r0, #1
   82c2e:	4149      	adcs	r1, r1
   82c30:	bf28      	it	cs
   82c32:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82c36:	bd30      	pop	{r4, r5, pc}
   82c38:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82c3c:	bf3c      	itt	cc
   82c3e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82c42:	bd30      	popcc	{r4, r5, pc}
   82c44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82c48:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82c4c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82c50:	f04f 0000 	mov.w	r0, #0
   82c54:	bd30      	pop	{r4, r5, pc}
   82c56:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82c5a:	bf1a      	itte	ne
   82c5c:	4619      	movne	r1, r3
   82c5e:	4610      	movne	r0, r2
   82c60:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82c64:	bf1c      	itt	ne
   82c66:	460b      	movne	r3, r1
   82c68:	4602      	movne	r2, r0
   82c6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82c6e:	bf06      	itte	eq
   82c70:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82c74:	ea91 0f03 	teqeq	r1, r3
   82c78:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82c7c:	bd30      	pop	{r4, r5, pc}
   82c7e:	bf00      	nop

00082c80 <__aeabi_ui2d>:
   82c80:	f090 0f00 	teq	r0, #0
   82c84:	bf04      	itt	eq
   82c86:	2100      	moveq	r1, #0
   82c88:	4770      	bxeq	lr
   82c8a:	b530      	push	{r4, r5, lr}
   82c8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82c90:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82c94:	f04f 0500 	mov.w	r5, #0
   82c98:	f04f 0100 	mov.w	r1, #0
   82c9c:	e750      	b.n	82b40 <__adddf3+0x138>
   82c9e:	bf00      	nop

00082ca0 <__aeabi_i2d>:
   82ca0:	f090 0f00 	teq	r0, #0
   82ca4:	bf04      	itt	eq
   82ca6:	2100      	moveq	r1, #0
   82ca8:	4770      	bxeq	lr
   82caa:	b530      	push	{r4, r5, lr}
   82cac:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82cb0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82cb4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82cb8:	bf48      	it	mi
   82cba:	4240      	negmi	r0, r0
   82cbc:	f04f 0100 	mov.w	r1, #0
   82cc0:	e73e      	b.n	82b40 <__adddf3+0x138>
   82cc2:	bf00      	nop

00082cc4 <__aeabi_f2d>:
   82cc4:	0042      	lsls	r2, r0, #1
   82cc6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82cca:	ea4f 0131 	mov.w	r1, r1, rrx
   82cce:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82cd2:	bf1f      	itttt	ne
   82cd4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82cd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82cdc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82ce0:	4770      	bxne	lr
   82ce2:	f092 0f00 	teq	r2, #0
   82ce6:	bf14      	ite	ne
   82ce8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82cec:	4770      	bxeq	lr
   82cee:	b530      	push	{r4, r5, lr}
   82cf0:	f44f 7460 	mov.w	r4, #896	; 0x380
   82cf4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82cf8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82cfc:	e720      	b.n	82b40 <__adddf3+0x138>
   82cfe:	bf00      	nop

00082d00 <__aeabi_ul2d>:
   82d00:	ea50 0201 	orrs.w	r2, r0, r1
   82d04:	bf08      	it	eq
   82d06:	4770      	bxeq	lr
   82d08:	b530      	push	{r4, r5, lr}
   82d0a:	f04f 0500 	mov.w	r5, #0
   82d0e:	e00a      	b.n	82d26 <__aeabi_l2d+0x16>

00082d10 <__aeabi_l2d>:
   82d10:	ea50 0201 	orrs.w	r2, r0, r1
   82d14:	bf08      	it	eq
   82d16:	4770      	bxeq	lr
   82d18:	b530      	push	{r4, r5, lr}
   82d1a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82d1e:	d502      	bpl.n	82d26 <__aeabi_l2d+0x16>
   82d20:	4240      	negs	r0, r0
   82d22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82d26:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82d2a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82d2e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82d32:	f43f aedc 	beq.w	82aee <__adddf3+0xe6>
   82d36:	f04f 0203 	mov.w	r2, #3
   82d3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82d3e:	bf18      	it	ne
   82d40:	3203      	addne	r2, #3
   82d42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82d46:	bf18      	it	ne
   82d48:	3203      	addne	r2, #3
   82d4a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82d4e:	f1c2 0320 	rsb	r3, r2, #32
   82d52:	fa00 fc03 	lsl.w	ip, r0, r3
   82d56:	fa20 f002 	lsr.w	r0, r0, r2
   82d5a:	fa01 fe03 	lsl.w	lr, r1, r3
   82d5e:	ea40 000e 	orr.w	r0, r0, lr
   82d62:	fa21 f102 	lsr.w	r1, r1, r2
   82d66:	4414      	add	r4, r2
   82d68:	e6c1      	b.n	82aee <__adddf3+0xe6>
   82d6a:	bf00      	nop

00082d6c <__aeabi_dmul>:
   82d6c:	b570      	push	{r4, r5, r6, lr}
   82d6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82d72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82d76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82d7a:	bf1d      	ittte	ne
   82d7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82d80:	ea94 0f0c 	teqne	r4, ip
   82d84:	ea95 0f0c 	teqne	r5, ip
   82d88:	f000 f8de 	bleq	82f48 <__aeabi_dmul+0x1dc>
   82d8c:	442c      	add	r4, r5
   82d8e:	ea81 0603 	eor.w	r6, r1, r3
   82d92:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82d96:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82d9a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82d9e:	bf18      	it	ne
   82da0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82da4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82da8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82dac:	d038      	beq.n	82e20 <__aeabi_dmul+0xb4>
   82dae:	fba0 ce02 	umull	ip, lr, r0, r2
   82db2:	f04f 0500 	mov.w	r5, #0
   82db6:	fbe1 e502 	umlal	lr, r5, r1, r2
   82dba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82dbe:	fbe0 e503 	umlal	lr, r5, r0, r3
   82dc2:	f04f 0600 	mov.w	r6, #0
   82dc6:	fbe1 5603 	umlal	r5, r6, r1, r3
   82dca:	f09c 0f00 	teq	ip, #0
   82dce:	bf18      	it	ne
   82dd0:	f04e 0e01 	orrne.w	lr, lr, #1
   82dd4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82dd8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82ddc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82de0:	d204      	bcs.n	82dec <__aeabi_dmul+0x80>
   82de2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82de6:	416d      	adcs	r5, r5
   82de8:	eb46 0606 	adc.w	r6, r6, r6
   82dec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82df0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82df4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82df8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82dfc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82e00:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82e04:	bf88      	it	hi
   82e06:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82e0a:	d81e      	bhi.n	82e4a <__aeabi_dmul+0xde>
   82e0c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82e10:	bf08      	it	eq
   82e12:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82e16:	f150 0000 	adcs.w	r0, r0, #0
   82e1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82e1e:	bd70      	pop	{r4, r5, r6, pc}
   82e20:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82e24:	ea46 0101 	orr.w	r1, r6, r1
   82e28:	ea40 0002 	orr.w	r0, r0, r2
   82e2c:	ea81 0103 	eor.w	r1, r1, r3
   82e30:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82e34:	bfc2      	ittt	gt
   82e36:	ebd4 050c 	rsbsgt	r5, r4, ip
   82e3a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82e3e:	bd70      	popgt	{r4, r5, r6, pc}
   82e40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82e44:	f04f 0e00 	mov.w	lr, #0
   82e48:	3c01      	subs	r4, #1
   82e4a:	f300 80ab 	bgt.w	82fa4 <__aeabi_dmul+0x238>
   82e4e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82e52:	bfde      	ittt	le
   82e54:	2000      	movle	r0, #0
   82e56:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82e5a:	bd70      	pople	{r4, r5, r6, pc}
   82e5c:	f1c4 0400 	rsb	r4, r4, #0
   82e60:	3c20      	subs	r4, #32
   82e62:	da35      	bge.n	82ed0 <__aeabi_dmul+0x164>
   82e64:	340c      	adds	r4, #12
   82e66:	dc1b      	bgt.n	82ea0 <__aeabi_dmul+0x134>
   82e68:	f104 0414 	add.w	r4, r4, #20
   82e6c:	f1c4 0520 	rsb	r5, r4, #32
   82e70:	fa00 f305 	lsl.w	r3, r0, r5
   82e74:	fa20 f004 	lsr.w	r0, r0, r4
   82e78:	fa01 f205 	lsl.w	r2, r1, r5
   82e7c:	ea40 0002 	orr.w	r0, r0, r2
   82e80:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82e84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82e88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82e8c:	fa21 f604 	lsr.w	r6, r1, r4
   82e90:	eb42 0106 	adc.w	r1, r2, r6
   82e94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82e98:	bf08      	it	eq
   82e9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82e9e:	bd70      	pop	{r4, r5, r6, pc}
   82ea0:	f1c4 040c 	rsb	r4, r4, #12
   82ea4:	f1c4 0520 	rsb	r5, r4, #32
   82ea8:	fa00 f304 	lsl.w	r3, r0, r4
   82eac:	fa20 f005 	lsr.w	r0, r0, r5
   82eb0:	fa01 f204 	lsl.w	r2, r1, r4
   82eb4:	ea40 0002 	orr.w	r0, r0, r2
   82eb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82ebc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82ec0:	f141 0100 	adc.w	r1, r1, #0
   82ec4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82ec8:	bf08      	it	eq
   82eca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ece:	bd70      	pop	{r4, r5, r6, pc}
   82ed0:	f1c4 0520 	rsb	r5, r4, #32
   82ed4:	fa00 f205 	lsl.w	r2, r0, r5
   82ed8:	ea4e 0e02 	orr.w	lr, lr, r2
   82edc:	fa20 f304 	lsr.w	r3, r0, r4
   82ee0:	fa01 f205 	lsl.w	r2, r1, r5
   82ee4:	ea43 0302 	orr.w	r3, r3, r2
   82ee8:	fa21 f004 	lsr.w	r0, r1, r4
   82eec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82ef0:	fa21 f204 	lsr.w	r2, r1, r4
   82ef4:	ea20 0002 	bic.w	r0, r0, r2
   82ef8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82efc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82f00:	bf08      	it	eq
   82f02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82f06:	bd70      	pop	{r4, r5, r6, pc}
   82f08:	f094 0f00 	teq	r4, #0
   82f0c:	d10f      	bne.n	82f2e <__aeabi_dmul+0x1c2>
   82f0e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82f12:	0040      	lsls	r0, r0, #1
   82f14:	eb41 0101 	adc.w	r1, r1, r1
   82f18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82f1c:	bf08      	it	eq
   82f1e:	3c01      	subeq	r4, #1
   82f20:	d0f7      	beq.n	82f12 <__aeabi_dmul+0x1a6>
   82f22:	ea41 0106 	orr.w	r1, r1, r6
   82f26:	f095 0f00 	teq	r5, #0
   82f2a:	bf18      	it	ne
   82f2c:	4770      	bxne	lr
   82f2e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82f32:	0052      	lsls	r2, r2, #1
   82f34:	eb43 0303 	adc.w	r3, r3, r3
   82f38:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82f3c:	bf08      	it	eq
   82f3e:	3d01      	subeq	r5, #1
   82f40:	d0f7      	beq.n	82f32 <__aeabi_dmul+0x1c6>
   82f42:	ea43 0306 	orr.w	r3, r3, r6
   82f46:	4770      	bx	lr
   82f48:	ea94 0f0c 	teq	r4, ip
   82f4c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82f50:	bf18      	it	ne
   82f52:	ea95 0f0c 	teqne	r5, ip
   82f56:	d00c      	beq.n	82f72 <__aeabi_dmul+0x206>
   82f58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82f5c:	bf18      	it	ne
   82f5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82f62:	d1d1      	bne.n	82f08 <__aeabi_dmul+0x19c>
   82f64:	ea81 0103 	eor.w	r1, r1, r3
   82f68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82f6c:	f04f 0000 	mov.w	r0, #0
   82f70:	bd70      	pop	{r4, r5, r6, pc}
   82f72:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82f76:	bf06      	itte	eq
   82f78:	4610      	moveq	r0, r2
   82f7a:	4619      	moveq	r1, r3
   82f7c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82f80:	d019      	beq.n	82fb6 <__aeabi_dmul+0x24a>
   82f82:	ea94 0f0c 	teq	r4, ip
   82f86:	d102      	bne.n	82f8e <__aeabi_dmul+0x222>
   82f88:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82f8c:	d113      	bne.n	82fb6 <__aeabi_dmul+0x24a>
   82f8e:	ea95 0f0c 	teq	r5, ip
   82f92:	d105      	bne.n	82fa0 <__aeabi_dmul+0x234>
   82f94:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82f98:	bf1c      	itt	ne
   82f9a:	4610      	movne	r0, r2
   82f9c:	4619      	movne	r1, r3
   82f9e:	d10a      	bne.n	82fb6 <__aeabi_dmul+0x24a>
   82fa0:	ea81 0103 	eor.w	r1, r1, r3
   82fa4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82fa8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82fac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82fb0:	f04f 0000 	mov.w	r0, #0
   82fb4:	bd70      	pop	{r4, r5, r6, pc}
   82fb6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82fba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82fbe:	bd70      	pop	{r4, r5, r6, pc}

00082fc0 <__aeabi_ddiv>:
   82fc0:	b570      	push	{r4, r5, r6, lr}
   82fc2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82fc6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82fca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82fce:	bf1d      	ittte	ne
   82fd0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82fd4:	ea94 0f0c 	teqne	r4, ip
   82fd8:	ea95 0f0c 	teqne	r5, ip
   82fdc:	f000 f8a7 	bleq	8312e <__aeabi_ddiv+0x16e>
   82fe0:	eba4 0405 	sub.w	r4, r4, r5
   82fe4:	ea81 0e03 	eor.w	lr, r1, r3
   82fe8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82fec:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82ff0:	f000 8088 	beq.w	83104 <__aeabi_ddiv+0x144>
   82ff4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82ff8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82ffc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83000:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83004:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83008:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8300c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83010:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83014:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83018:	429d      	cmp	r5, r3
   8301a:	bf08      	it	eq
   8301c:	4296      	cmpeq	r6, r2
   8301e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   83022:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83026:	d202      	bcs.n	8302e <__aeabi_ddiv+0x6e>
   83028:	085b      	lsrs	r3, r3, #1
   8302a:	ea4f 0232 	mov.w	r2, r2, rrx
   8302e:	1ab6      	subs	r6, r6, r2
   83030:	eb65 0503 	sbc.w	r5, r5, r3
   83034:	085b      	lsrs	r3, r3, #1
   83036:	ea4f 0232 	mov.w	r2, r2, rrx
   8303a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8303e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83042:	ebb6 0e02 	subs.w	lr, r6, r2
   83046:	eb75 0e03 	sbcs.w	lr, r5, r3
   8304a:	bf22      	ittt	cs
   8304c:	1ab6      	subcs	r6, r6, r2
   8304e:	4675      	movcs	r5, lr
   83050:	ea40 000c 	orrcs.w	r0, r0, ip
   83054:	085b      	lsrs	r3, r3, #1
   83056:	ea4f 0232 	mov.w	r2, r2, rrx
   8305a:	ebb6 0e02 	subs.w	lr, r6, r2
   8305e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83062:	bf22      	ittt	cs
   83064:	1ab6      	subcs	r6, r6, r2
   83066:	4675      	movcs	r5, lr
   83068:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8306c:	085b      	lsrs	r3, r3, #1
   8306e:	ea4f 0232 	mov.w	r2, r2, rrx
   83072:	ebb6 0e02 	subs.w	lr, r6, r2
   83076:	eb75 0e03 	sbcs.w	lr, r5, r3
   8307a:	bf22      	ittt	cs
   8307c:	1ab6      	subcs	r6, r6, r2
   8307e:	4675      	movcs	r5, lr
   83080:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83084:	085b      	lsrs	r3, r3, #1
   83086:	ea4f 0232 	mov.w	r2, r2, rrx
   8308a:	ebb6 0e02 	subs.w	lr, r6, r2
   8308e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83092:	bf22      	ittt	cs
   83094:	1ab6      	subcs	r6, r6, r2
   83096:	4675      	movcs	r5, lr
   83098:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8309c:	ea55 0e06 	orrs.w	lr, r5, r6
   830a0:	d018      	beq.n	830d4 <__aeabi_ddiv+0x114>
   830a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   830a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   830aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
   830ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   830b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   830b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   830ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   830be:	d1c0      	bne.n	83042 <__aeabi_ddiv+0x82>
   830c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830c4:	d10b      	bne.n	830de <__aeabi_ddiv+0x11e>
   830c6:	ea41 0100 	orr.w	r1, r1, r0
   830ca:	f04f 0000 	mov.w	r0, #0
   830ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   830d2:	e7b6      	b.n	83042 <__aeabi_ddiv+0x82>
   830d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830d8:	bf04      	itt	eq
   830da:	4301      	orreq	r1, r0
   830dc:	2000      	moveq	r0, #0
   830de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   830e2:	bf88      	it	hi
   830e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   830e8:	f63f aeaf 	bhi.w	82e4a <__aeabi_dmul+0xde>
   830ec:	ebb5 0c03 	subs.w	ip, r5, r3
   830f0:	bf04      	itt	eq
   830f2:	ebb6 0c02 	subseq.w	ip, r6, r2
   830f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   830fa:	f150 0000 	adcs.w	r0, r0, #0
   830fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83102:	bd70      	pop	{r4, r5, r6, pc}
   83104:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83108:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8310c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83110:	bfc2      	ittt	gt
   83112:	ebd4 050c 	rsbsgt	r5, r4, ip
   83116:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8311a:	bd70      	popgt	{r4, r5, r6, pc}
   8311c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83120:	f04f 0e00 	mov.w	lr, #0
   83124:	3c01      	subs	r4, #1
   83126:	e690      	b.n	82e4a <__aeabi_dmul+0xde>
   83128:	ea45 0e06 	orr.w	lr, r5, r6
   8312c:	e68d      	b.n	82e4a <__aeabi_dmul+0xde>
   8312e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83132:	ea94 0f0c 	teq	r4, ip
   83136:	bf08      	it	eq
   83138:	ea95 0f0c 	teqeq	r5, ip
   8313c:	f43f af3b 	beq.w	82fb6 <__aeabi_dmul+0x24a>
   83140:	ea94 0f0c 	teq	r4, ip
   83144:	d10a      	bne.n	8315c <__aeabi_ddiv+0x19c>
   83146:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8314a:	f47f af34 	bne.w	82fb6 <__aeabi_dmul+0x24a>
   8314e:	ea95 0f0c 	teq	r5, ip
   83152:	f47f af25 	bne.w	82fa0 <__aeabi_dmul+0x234>
   83156:	4610      	mov	r0, r2
   83158:	4619      	mov	r1, r3
   8315a:	e72c      	b.n	82fb6 <__aeabi_dmul+0x24a>
   8315c:	ea95 0f0c 	teq	r5, ip
   83160:	d106      	bne.n	83170 <__aeabi_ddiv+0x1b0>
   83162:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83166:	f43f aefd 	beq.w	82f64 <__aeabi_dmul+0x1f8>
   8316a:	4610      	mov	r0, r2
   8316c:	4619      	mov	r1, r3
   8316e:	e722      	b.n	82fb6 <__aeabi_dmul+0x24a>
   83170:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83174:	bf18      	it	ne
   83176:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8317a:	f47f aec5 	bne.w	82f08 <__aeabi_dmul+0x19c>
   8317e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83182:	f47f af0d 	bne.w	82fa0 <__aeabi_dmul+0x234>
   83186:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8318a:	f47f aeeb 	bne.w	82f64 <__aeabi_dmul+0x1f8>
   8318e:	e712      	b.n	82fb6 <__aeabi_dmul+0x24a>

00083190 <__aeabi_d2iz>:
   83190:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83194:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83198:	d215      	bcs.n	831c6 <__aeabi_d2iz+0x36>
   8319a:	d511      	bpl.n	831c0 <__aeabi_d2iz+0x30>
   8319c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   831a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   831a4:	d912      	bls.n	831cc <__aeabi_d2iz+0x3c>
   831a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   831aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   831ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   831b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   831b6:	fa23 f002 	lsr.w	r0, r3, r2
   831ba:	bf18      	it	ne
   831bc:	4240      	negne	r0, r0
   831be:	4770      	bx	lr
   831c0:	f04f 0000 	mov.w	r0, #0
   831c4:	4770      	bx	lr
   831c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   831ca:	d105      	bne.n	831d8 <__aeabi_d2iz+0x48>
   831cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   831d0:	bf08      	it	eq
   831d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   831d6:	4770      	bx	lr
   831d8:	f04f 0000 	mov.w	r0, #0
   831dc:	4770      	bx	lr
   831de:	bf00      	nop

000831e0 <__libc_init_array>:
   831e0:	b570      	push	{r4, r5, r6, lr}
   831e2:	4e0f      	ldr	r6, [pc, #60]	; (83220 <__libc_init_array+0x40>)
   831e4:	4d0f      	ldr	r5, [pc, #60]	; (83224 <__libc_init_array+0x44>)
   831e6:	1b76      	subs	r6, r6, r5
   831e8:	10b6      	asrs	r6, r6, #2
   831ea:	d007      	beq.n	831fc <__libc_init_array+0x1c>
   831ec:	3d04      	subs	r5, #4
   831ee:	2400      	movs	r4, #0
   831f0:	3401      	adds	r4, #1
   831f2:	f855 3f04 	ldr.w	r3, [r5, #4]!
   831f6:	4798      	blx	r3
   831f8:	42a6      	cmp	r6, r4
   831fa:	d1f9      	bne.n	831f0 <__libc_init_array+0x10>
   831fc:	4e0a      	ldr	r6, [pc, #40]	; (83228 <__libc_init_array+0x48>)
   831fe:	4d0b      	ldr	r5, [pc, #44]	; (8322c <__libc_init_array+0x4c>)
   83200:	f003 f876 	bl	862f0 <_init>
   83204:	1b76      	subs	r6, r6, r5
   83206:	10b6      	asrs	r6, r6, #2
   83208:	d008      	beq.n	8321c <__libc_init_array+0x3c>
   8320a:	3d04      	subs	r5, #4
   8320c:	2400      	movs	r4, #0
   8320e:	3401      	adds	r4, #1
   83210:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83214:	4798      	blx	r3
   83216:	42a6      	cmp	r6, r4
   83218:	d1f9      	bne.n	8320e <__libc_init_array+0x2e>
   8321a:	bd70      	pop	{r4, r5, r6, pc}
   8321c:	bd70      	pop	{r4, r5, r6, pc}
   8321e:	bf00      	nop
   83220:	000862fc 	.word	0x000862fc
   83224:	000862fc 	.word	0x000862fc
   83228:	00086304 	.word	0x00086304
   8322c:	000862fc 	.word	0x000862fc

00083230 <iprintf>:
   83230:	b40f      	push	{r0, r1, r2, r3}
   83232:	b510      	push	{r4, lr}
   83234:	4b07      	ldr	r3, [pc, #28]	; (83254 <iprintf+0x24>)
   83236:	b082      	sub	sp, #8
   83238:	ac04      	add	r4, sp, #16
   8323a:	f854 2b04 	ldr.w	r2, [r4], #4
   8323e:	6818      	ldr	r0, [r3, #0]
   83240:	4623      	mov	r3, r4
   83242:	6881      	ldr	r1, [r0, #8]
   83244:	9401      	str	r4, [sp, #4]
   83246:	f000 f9ed 	bl	83624 <_vfiprintf_r>
   8324a:	b002      	add	sp, #8
   8324c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83250:	b004      	add	sp, #16
   83252:	4770      	bx	lr
   83254:	20070438 	.word	0x20070438

00083258 <memcpy>:
   83258:	4684      	mov	ip, r0
   8325a:	ea41 0300 	orr.w	r3, r1, r0
   8325e:	f013 0303 	ands.w	r3, r3, #3
   83262:	d149      	bne.n	832f8 <memcpy+0xa0>
   83264:	3a40      	subs	r2, #64	; 0x40
   83266:	d323      	bcc.n	832b0 <memcpy+0x58>
   83268:	680b      	ldr	r3, [r1, #0]
   8326a:	6003      	str	r3, [r0, #0]
   8326c:	684b      	ldr	r3, [r1, #4]
   8326e:	6043      	str	r3, [r0, #4]
   83270:	688b      	ldr	r3, [r1, #8]
   83272:	6083      	str	r3, [r0, #8]
   83274:	68cb      	ldr	r3, [r1, #12]
   83276:	60c3      	str	r3, [r0, #12]
   83278:	690b      	ldr	r3, [r1, #16]
   8327a:	6103      	str	r3, [r0, #16]
   8327c:	694b      	ldr	r3, [r1, #20]
   8327e:	6143      	str	r3, [r0, #20]
   83280:	698b      	ldr	r3, [r1, #24]
   83282:	6183      	str	r3, [r0, #24]
   83284:	69cb      	ldr	r3, [r1, #28]
   83286:	61c3      	str	r3, [r0, #28]
   83288:	6a0b      	ldr	r3, [r1, #32]
   8328a:	6203      	str	r3, [r0, #32]
   8328c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8328e:	6243      	str	r3, [r0, #36]	; 0x24
   83290:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83292:	6283      	str	r3, [r0, #40]	; 0x28
   83294:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83296:	62c3      	str	r3, [r0, #44]	; 0x2c
   83298:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8329a:	6303      	str	r3, [r0, #48]	; 0x30
   8329c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8329e:	6343      	str	r3, [r0, #52]	; 0x34
   832a0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   832a2:	6383      	str	r3, [r0, #56]	; 0x38
   832a4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   832a6:	63c3      	str	r3, [r0, #60]	; 0x3c
   832a8:	3040      	adds	r0, #64	; 0x40
   832aa:	3140      	adds	r1, #64	; 0x40
   832ac:	3a40      	subs	r2, #64	; 0x40
   832ae:	d2db      	bcs.n	83268 <memcpy+0x10>
   832b0:	3230      	adds	r2, #48	; 0x30
   832b2:	d30b      	bcc.n	832cc <memcpy+0x74>
   832b4:	680b      	ldr	r3, [r1, #0]
   832b6:	6003      	str	r3, [r0, #0]
   832b8:	684b      	ldr	r3, [r1, #4]
   832ba:	6043      	str	r3, [r0, #4]
   832bc:	688b      	ldr	r3, [r1, #8]
   832be:	6083      	str	r3, [r0, #8]
   832c0:	68cb      	ldr	r3, [r1, #12]
   832c2:	60c3      	str	r3, [r0, #12]
   832c4:	3010      	adds	r0, #16
   832c6:	3110      	adds	r1, #16
   832c8:	3a10      	subs	r2, #16
   832ca:	d2f3      	bcs.n	832b4 <memcpy+0x5c>
   832cc:	320c      	adds	r2, #12
   832ce:	d305      	bcc.n	832dc <memcpy+0x84>
   832d0:	f851 3b04 	ldr.w	r3, [r1], #4
   832d4:	f840 3b04 	str.w	r3, [r0], #4
   832d8:	3a04      	subs	r2, #4
   832da:	d2f9      	bcs.n	832d0 <memcpy+0x78>
   832dc:	3204      	adds	r2, #4
   832de:	d008      	beq.n	832f2 <memcpy+0x9a>
   832e0:	07d2      	lsls	r2, r2, #31
   832e2:	bf1c      	itt	ne
   832e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   832e8:	f800 3b01 	strbne.w	r3, [r0], #1
   832ec:	d301      	bcc.n	832f2 <memcpy+0x9a>
   832ee:	880b      	ldrh	r3, [r1, #0]
   832f0:	8003      	strh	r3, [r0, #0]
   832f2:	4660      	mov	r0, ip
   832f4:	4770      	bx	lr
   832f6:	bf00      	nop
   832f8:	2a08      	cmp	r2, #8
   832fa:	d313      	bcc.n	83324 <memcpy+0xcc>
   832fc:	078b      	lsls	r3, r1, #30
   832fe:	d0b1      	beq.n	83264 <memcpy+0xc>
   83300:	f010 0303 	ands.w	r3, r0, #3
   83304:	d0ae      	beq.n	83264 <memcpy+0xc>
   83306:	f1c3 0304 	rsb	r3, r3, #4
   8330a:	1ad2      	subs	r2, r2, r3
   8330c:	07db      	lsls	r3, r3, #31
   8330e:	bf1c      	itt	ne
   83310:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83314:	f800 3b01 	strbne.w	r3, [r0], #1
   83318:	d3a4      	bcc.n	83264 <memcpy+0xc>
   8331a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8331e:	f820 3b02 	strh.w	r3, [r0], #2
   83322:	e79f      	b.n	83264 <memcpy+0xc>
   83324:	3a04      	subs	r2, #4
   83326:	d3d9      	bcc.n	832dc <memcpy+0x84>
   83328:	3a01      	subs	r2, #1
   8332a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8332e:	f800 3b01 	strb.w	r3, [r0], #1
   83332:	d2f9      	bcs.n	83328 <memcpy+0xd0>
   83334:	780b      	ldrb	r3, [r1, #0]
   83336:	7003      	strb	r3, [r0, #0]
   83338:	784b      	ldrb	r3, [r1, #1]
   8333a:	7043      	strb	r3, [r0, #1]
   8333c:	788b      	ldrb	r3, [r1, #2]
   8333e:	7083      	strb	r3, [r0, #2]
   83340:	4660      	mov	r0, ip
   83342:	4770      	bx	lr

00083344 <memset>:
   83344:	b4f0      	push	{r4, r5, r6, r7}
   83346:	0784      	lsls	r4, r0, #30
   83348:	d043      	beq.n	833d2 <memset+0x8e>
   8334a:	1e54      	subs	r4, r2, #1
   8334c:	2a00      	cmp	r2, #0
   8334e:	d03e      	beq.n	833ce <memset+0x8a>
   83350:	b2cd      	uxtb	r5, r1
   83352:	4603      	mov	r3, r0
   83354:	e003      	b.n	8335e <memset+0x1a>
   83356:	1e62      	subs	r2, r4, #1
   83358:	2c00      	cmp	r4, #0
   8335a:	d038      	beq.n	833ce <memset+0x8a>
   8335c:	4614      	mov	r4, r2
   8335e:	f803 5b01 	strb.w	r5, [r3], #1
   83362:	079a      	lsls	r2, r3, #30
   83364:	d1f7      	bne.n	83356 <memset+0x12>
   83366:	2c03      	cmp	r4, #3
   83368:	d92a      	bls.n	833c0 <memset+0x7c>
   8336a:	b2cd      	uxtb	r5, r1
   8336c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83370:	2c0f      	cmp	r4, #15
   83372:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83376:	d915      	bls.n	833a4 <memset+0x60>
   83378:	f1a4 0710 	sub.w	r7, r4, #16
   8337c:	093f      	lsrs	r7, r7, #4
   8337e:	f103 0610 	add.w	r6, r3, #16
   83382:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83386:	461a      	mov	r2, r3
   83388:	6015      	str	r5, [r2, #0]
   8338a:	6055      	str	r5, [r2, #4]
   8338c:	6095      	str	r5, [r2, #8]
   8338e:	60d5      	str	r5, [r2, #12]
   83390:	3210      	adds	r2, #16
   83392:	42b2      	cmp	r2, r6
   83394:	d1f8      	bne.n	83388 <memset+0x44>
   83396:	f004 040f 	and.w	r4, r4, #15
   8339a:	3701      	adds	r7, #1
   8339c:	2c03      	cmp	r4, #3
   8339e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   833a2:	d90d      	bls.n	833c0 <memset+0x7c>
   833a4:	461e      	mov	r6, r3
   833a6:	4622      	mov	r2, r4
   833a8:	3a04      	subs	r2, #4
   833aa:	2a03      	cmp	r2, #3
   833ac:	f846 5b04 	str.w	r5, [r6], #4
   833b0:	d8fa      	bhi.n	833a8 <memset+0x64>
   833b2:	1f22      	subs	r2, r4, #4
   833b4:	f022 0203 	bic.w	r2, r2, #3
   833b8:	3204      	adds	r2, #4
   833ba:	4413      	add	r3, r2
   833bc:	f004 0403 	and.w	r4, r4, #3
   833c0:	b12c      	cbz	r4, 833ce <memset+0x8a>
   833c2:	b2c9      	uxtb	r1, r1
   833c4:	441c      	add	r4, r3
   833c6:	f803 1b01 	strb.w	r1, [r3], #1
   833ca:	42a3      	cmp	r3, r4
   833cc:	d1fb      	bne.n	833c6 <memset+0x82>
   833ce:	bcf0      	pop	{r4, r5, r6, r7}
   833d0:	4770      	bx	lr
   833d2:	4614      	mov	r4, r2
   833d4:	4603      	mov	r3, r0
   833d6:	e7c6      	b.n	83366 <memset+0x22>

000833d8 <setbuf>:
   833d8:	2900      	cmp	r1, #0
   833da:	bf0c      	ite	eq
   833dc:	2202      	moveq	r2, #2
   833de:	2200      	movne	r2, #0
   833e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   833e4:	f000 b800 	b.w	833e8 <setvbuf>

000833e8 <setvbuf>:
   833e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   833ec:	4d3c      	ldr	r5, [pc, #240]	; (834e0 <setvbuf+0xf8>)
   833ee:	4604      	mov	r4, r0
   833f0:	682d      	ldr	r5, [r5, #0]
   833f2:	4688      	mov	r8, r1
   833f4:	4616      	mov	r6, r2
   833f6:	461f      	mov	r7, r3
   833f8:	b115      	cbz	r5, 83400 <setvbuf+0x18>
   833fa:	6bab      	ldr	r3, [r5, #56]	; 0x38
   833fc:	2b00      	cmp	r3, #0
   833fe:	d04f      	beq.n	834a0 <setvbuf+0xb8>
   83400:	2e02      	cmp	r6, #2
   83402:	d830      	bhi.n	83466 <setvbuf+0x7e>
   83404:	2f00      	cmp	r7, #0
   83406:	db2e      	blt.n	83466 <setvbuf+0x7e>
   83408:	4628      	mov	r0, r5
   8340a:	4621      	mov	r1, r4
   8340c:	f001 f888 	bl	84520 <_fflush_r>
   83410:	89a3      	ldrh	r3, [r4, #12]
   83412:	2200      	movs	r2, #0
   83414:	6062      	str	r2, [r4, #4]
   83416:	61a2      	str	r2, [r4, #24]
   83418:	061a      	lsls	r2, r3, #24
   8341a:	d428      	bmi.n	8346e <setvbuf+0x86>
   8341c:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83420:	b29b      	uxth	r3, r3
   83422:	2e02      	cmp	r6, #2
   83424:	81a3      	strh	r3, [r4, #12]
   83426:	d02d      	beq.n	83484 <setvbuf+0x9c>
   83428:	f1b8 0f00 	cmp.w	r8, #0
   8342c:	d03c      	beq.n	834a8 <setvbuf+0xc0>
   8342e:	2e01      	cmp	r6, #1
   83430:	d013      	beq.n	8345a <setvbuf+0x72>
   83432:	b29b      	uxth	r3, r3
   83434:	f003 0008 	and.w	r0, r3, #8
   83438:	4a2a      	ldr	r2, [pc, #168]	; (834e4 <setvbuf+0xfc>)
   8343a:	b280      	uxth	r0, r0
   8343c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8343e:	f8c4 8000 	str.w	r8, [r4]
   83442:	f8c4 8010 	str.w	r8, [r4, #16]
   83446:	6167      	str	r7, [r4, #20]
   83448:	b178      	cbz	r0, 8346a <setvbuf+0x82>
   8344a:	f013 0f03 	tst.w	r3, #3
   8344e:	bf18      	it	ne
   83450:	2700      	movne	r7, #0
   83452:	60a7      	str	r7, [r4, #8]
   83454:	2000      	movs	r0, #0
   83456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8345a:	f043 0301 	orr.w	r3, r3, #1
   8345e:	427a      	negs	r2, r7
   83460:	81a3      	strh	r3, [r4, #12]
   83462:	61a2      	str	r2, [r4, #24]
   83464:	e7e5      	b.n	83432 <setvbuf+0x4a>
   83466:	f04f 30ff 	mov.w	r0, #4294967295
   8346a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8346e:	4628      	mov	r0, r5
   83470:	6921      	ldr	r1, [r4, #16]
   83472:	f001 f9b5 	bl	847e0 <_free_r>
   83476:	89a3      	ldrh	r3, [r4, #12]
   83478:	2e02      	cmp	r6, #2
   8347a:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   8347e:	b29b      	uxth	r3, r3
   83480:	81a3      	strh	r3, [r4, #12]
   83482:	d1d1      	bne.n	83428 <setvbuf+0x40>
   83484:	2000      	movs	r0, #0
   83486:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8348a:	f043 0302 	orr.w	r3, r3, #2
   8348e:	2500      	movs	r5, #0
   83490:	2101      	movs	r1, #1
   83492:	81a3      	strh	r3, [r4, #12]
   83494:	60a5      	str	r5, [r4, #8]
   83496:	6022      	str	r2, [r4, #0]
   83498:	6122      	str	r2, [r4, #16]
   8349a:	6161      	str	r1, [r4, #20]
   8349c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   834a0:	4628      	mov	r0, r5
   834a2:	f001 f859 	bl	84558 <__sinit>
   834a6:	e7ab      	b.n	83400 <setvbuf+0x18>
   834a8:	2f00      	cmp	r7, #0
   834aa:	bf08      	it	eq
   834ac:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   834b0:	4638      	mov	r0, r7
   834b2:	f001 fc8b 	bl	84dcc <malloc>
   834b6:	4680      	mov	r8, r0
   834b8:	b128      	cbz	r0, 834c6 <setvbuf+0xde>
   834ba:	89a3      	ldrh	r3, [r4, #12]
   834bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   834c0:	b29b      	uxth	r3, r3
   834c2:	81a3      	strh	r3, [r4, #12]
   834c4:	e7b3      	b.n	8342e <setvbuf+0x46>
   834c6:	f44f 6080 	mov.w	r0, #1024	; 0x400
   834ca:	f001 fc7f 	bl	84dcc <malloc>
   834ce:	4680      	mov	r8, r0
   834d0:	b918      	cbnz	r0, 834da <setvbuf+0xf2>
   834d2:	89a3      	ldrh	r3, [r4, #12]
   834d4:	f04f 30ff 	mov.w	r0, #4294967295
   834d8:	e7d5      	b.n	83486 <setvbuf+0x9e>
   834da:	f44f 6780 	mov.w	r7, #1024	; 0x400
   834de:	e7ec      	b.n	834ba <setvbuf+0xd2>
   834e0:	20070438 	.word	0x20070438
   834e4:	0008454d 	.word	0x0008454d

000834e8 <strlen>:
   834e8:	f020 0103 	bic.w	r1, r0, #3
   834ec:	f010 0003 	ands.w	r0, r0, #3
   834f0:	f1c0 0000 	rsb	r0, r0, #0
   834f4:	f851 3b04 	ldr.w	r3, [r1], #4
   834f8:	f100 0c04 	add.w	ip, r0, #4
   834fc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83500:	f06f 0200 	mvn.w	r2, #0
   83504:	bf1c      	itt	ne
   83506:	fa22 f20c 	lsrne.w	r2, r2, ip
   8350a:	4313      	orrne	r3, r2
   8350c:	f04f 0c01 	mov.w	ip, #1
   83510:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83514:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83518:	eba3 020c 	sub.w	r2, r3, ip
   8351c:	ea22 0203 	bic.w	r2, r2, r3
   83520:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83524:	bf04      	itt	eq
   83526:	f851 3b04 	ldreq.w	r3, [r1], #4
   8352a:	3004      	addeq	r0, #4
   8352c:	d0f4      	beq.n	83518 <strlen+0x30>
   8352e:	f013 0fff 	tst.w	r3, #255	; 0xff
   83532:	bf1f      	itttt	ne
   83534:	3001      	addne	r0, #1
   83536:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   8353a:	3001      	addne	r0, #1
   8353c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83540:	bf18      	it	ne
   83542:	3001      	addne	r0, #1
   83544:	4770      	bx	lr
   83546:	bf00      	nop

00083548 <strncpy>:
   83548:	ea40 0301 	orr.w	r3, r0, r1
   8354c:	079b      	lsls	r3, r3, #30
   8354e:	b470      	push	{r4, r5, r6}
   83550:	d12a      	bne.n	835a8 <strncpy+0x60>
   83552:	2a03      	cmp	r2, #3
   83554:	d928      	bls.n	835a8 <strncpy+0x60>
   83556:	460c      	mov	r4, r1
   83558:	4603      	mov	r3, r0
   8355a:	4621      	mov	r1, r4
   8355c:	f854 5b04 	ldr.w	r5, [r4], #4
   83560:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   83564:	ea26 0605 	bic.w	r6, r6, r5
   83568:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   8356c:	d105      	bne.n	8357a <strncpy+0x32>
   8356e:	3a04      	subs	r2, #4
   83570:	2a03      	cmp	r2, #3
   83572:	f843 5b04 	str.w	r5, [r3], #4
   83576:	4621      	mov	r1, r4
   83578:	d8ef      	bhi.n	8355a <strncpy+0x12>
   8357a:	b19a      	cbz	r2, 835a4 <strncpy+0x5c>
   8357c:	780c      	ldrb	r4, [r1, #0]
   8357e:	3a01      	subs	r2, #1
   83580:	701c      	strb	r4, [r3, #0]
   83582:	3301      	adds	r3, #1
   83584:	b13c      	cbz	r4, 83596 <strncpy+0x4e>
   83586:	b16a      	cbz	r2, 835a4 <strncpy+0x5c>
   83588:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   8358c:	3a01      	subs	r2, #1
   8358e:	f803 4b01 	strb.w	r4, [r3], #1
   83592:	2c00      	cmp	r4, #0
   83594:	d1f7      	bne.n	83586 <strncpy+0x3e>
   83596:	b12a      	cbz	r2, 835a4 <strncpy+0x5c>
   83598:	441a      	add	r2, r3
   8359a:	2100      	movs	r1, #0
   8359c:	f803 1b01 	strb.w	r1, [r3], #1
   835a0:	4293      	cmp	r3, r2
   835a2:	d1fb      	bne.n	8359c <strncpy+0x54>
   835a4:	bc70      	pop	{r4, r5, r6}
   835a6:	4770      	bx	lr
   835a8:	4603      	mov	r3, r0
   835aa:	e7e6      	b.n	8357a <strncpy+0x32>

000835ac <__sprint_r.part.0>:
   835ac:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   835ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   835b2:	049c      	lsls	r4, r3, #18
   835b4:	460e      	mov	r6, r1
   835b6:	4680      	mov	r8, r0
   835b8:	4691      	mov	r9, r2
   835ba:	d52a      	bpl.n	83612 <__sprint_r.part.0+0x66>
   835bc:	6893      	ldr	r3, [r2, #8]
   835be:	6812      	ldr	r2, [r2, #0]
   835c0:	f102 0a08 	add.w	sl, r2, #8
   835c4:	b31b      	cbz	r3, 8360e <__sprint_r.part.0+0x62>
   835c6:	e91a 00a0 	ldmdb	sl, {r5, r7}
   835ca:	08bf      	lsrs	r7, r7, #2
   835cc:	d017      	beq.n	835fe <__sprint_r.part.0+0x52>
   835ce:	3d04      	subs	r5, #4
   835d0:	2400      	movs	r4, #0
   835d2:	e001      	b.n	835d8 <__sprint_r.part.0+0x2c>
   835d4:	42a7      	cmp	r7, r4
   835d6:	d010      	beq.n	835fa <__sprint_r.part.0+0x4e>
   835d8:	4640      	mov	r0, r8
   835da:	f855 1f04 	ldr.w	r1, [r5, #4]!
   835de:	4632      	mov	r2, r6
   835e0:	f001 f850 	bl	84684 <_fputwc_r>
   835e4:	1c43      	adds	r3, r0, #1
   835e6:	f104 0401 	add.w	r4, r4, #1
   835ea:	d1f3      	bne.n	835d4 <__sprint_r.part.0+0x28>
   835ec:	2300      	movs	r3, #0
   835ee:	f8c9 3008 	str.w	r3, [r9, #8]
   835f2:	f8c9 3004 	str.w	r3, [r9, #4]
   835f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   835fa:	f8d9 3008 	ldr.w	r3, [r9, #8]
   835fe:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   83602:	f8c9 3008 	str.w	r3, [r9, #8]
   83606:	f10a 0a08 	add.w	sl, sl, #8
   8360a:	2b00      	cmp	r3, #0
   8360c:	d1db      	bne.n	835c6 <__sprint_r.part.0+0x1a>
   8360e:	2000      	movs	r0, #0
   83610:	e7ec      	b.n	835ec <__sprint_r.part.0+0x40>
   83612:	f001 f9b1 	bl	84978 <__sfvwrite_r>
   83616:	2300      	movs	r3, #0
   83618:	f8c9 3008 	str.w	r3, [r9, #8]
   8361c:	f8c9 3004 	str.w	r3, [r9, #4]
   83620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083624 <_vfiprintf_r>:
   83624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83628:	b0b1      	sub	sp, #196	; 0xc4
   8362a:	461c      	mov	r4, r3
   8362c:	9102      	str	r1, [sp, #8]
   8362e:	4690      	mov	r8, r2
   83630:	9308      	str	r3, [sp, #32]
   83632:	9006      	str	r0, [sp, #24]
   83634:	b118      	cbz	r0, 8363e <_vfiprintf_r+0x1a>
   83636:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83638:	2b00      	cmp	r3, #0
   8363a:	f000 80e8 	beq.w	8380e <_vfiprintf_r+0x1ea>
   8363e:	9d02      	ldr	r5, [sp, #8]
   83640:	89ab      	ldrh	r3, [r5, #12]
   83642:	b29a      	uxth	r2, r3
   83644:	0490      	lsls	r0, r2, #18
   83646:	d407      	bmi.n	83658 <_vfiprintf_r+0x34>
   83648:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8364a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8364e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   83652:	81ab      	strh	r3, [r5, #12]
   83654:	b29a      	uxth	r2, r3
   83656:	6669      	str	r1, [r5, #100]	; 0x64
   83658:	0711      	lsls	r1, r2, #28
   8365a:	f140 80b7 	bpl.w	837cc <_vfiprintf_r+0x1a8>
   8365e:	f8dd b008 	ldr.w	fp, [sp, #8]
   83662:	f8db 3010 	ldr.w	r3, [fp, #16]
   83666:	2b00      	cmp	r3, #0
   83668:	f000 80b0 	beq.w	837cc <_vfiprintf_r+0x1a8>
   8366c:	f002 021a 	and.w	r2, r2, #26
   83670:	2a0a      	cmp	r2, #10
   83672:	f000 80b7 	beq.w	837e4 <_vfiprintf_r+0x1c0>
   83676:	2300      	movs	r3, #0
   83678:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   8367c:	930a      	str	r3, [sp, #40]	; 0x28
   8367e:	9315      	str	r3, [sp, #84]	; 0x54
   83680:	9314      	str	r3, [sp, #80]	; 0x50
   83682:	9309      	str	r3, [sp, #36]	; 0x24
   83684:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   83688:	464e      	mov	r6, r9
   8368a:	f898 3000 	ldrb.w	r3, [r8]
   8368e:	2b00      	cmp	r3, #0
   83690:	f000 84c8 	beq.w	84024 <_vfiprintf_r+0xa00>
   83694:	2b25      	cmp	r3, #37	; 0x25
   83696:	f000 84c5 	beq.w	84024 <_vfiprintf_r+0xa00>
   8369a:	f108 0201 	add.w	r2, r8, #1
   8369e:	e001      	b.n	836a4 <_vfiprintf_r+0x80>
   836a0:	2b25      	cmp	r3, #37	; 0x25
   836a2:	d004      	beq.n	836ae <_vfiprintf_r+0x8a>
   836a4:	7813      	ldrb	r3, [r2, #0]
   836a6:	4614      	mov	r4, r2
   836a8:	3201      	adds	r2, #1
   836aa:	2b00      	cmp	r3, #0
   836ac:	d1f8      	bne.n	836a0 <_vfiprintf_r+0x7c>
   836ae:	ebc8 0504 	rsb	r5, r8, r4
   836b2:	b195      	cbz	r5, 836da <_vfiprintf_r+0xb6>
   836b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   836b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   836b8:	3301      	adds	r3, #1
   836ba:	442a      	add	r2, r5
   836bc:	2b07      	cmp	r3, #7
   836be:	f8c6 8000 	str.w	r8, [r6]
   836c2:	6075      	str	r5, [r6, #4]
   836c4:	9215      	str	r2, [sp, #84]	; 0x54
   836c6:	9314      	str	r3, [sp, #80]	; 0x50
   836c8:	dd7b      	ble.n	837c2 <_vfiprintf_r+0x19e>
   836ca:	2a00      	cmp	r2, #0
   836cc:	f040 84d5 	bne.w	8407a <_vfiprintf_r+0xa56>
   836d0:	9809      	ldr	r0, [sp, #36]	; 0x24
   836d2:	9214      	str	r2, [sp, #80]	; 0x50
   836d4:	4428      	add	r0, r5
   836d6:	464e      	mov	r6, r9
   836d8:	9009      	str	r0, [sp, #36]	; 0x24
   836da:	7823      	ldrb	r3, [r4, #0]
   836dc:	2b00      	cmp	r3, #0
   836de:	f000 83ed 	beq.w	83ebc <_vfiprintf_r+0x898>
   836e2:	2100      	movs	r1, #0
   836e4:	f04f 0200 	mov.w	r2, #0
   836e8:	f04f 3cff 	mov.w	ip, #4294967295
   836ec:	7863      	ldrb	r3, [r4, #1]
   836ee:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   836f2:	9104      	str	r1, [sp, #16]
   836f4:	468a      	mov	sl, r1
   836f6:	f104 0801 	add.w	r8, r4, #1
   836fa:	4608      	mov	r0, r1
   836fc:	4665      	mov	r5, ip
   836fe:	f108 0801 	add.w	r8, r8, #1
   83702:	f1a3 0220 	sub.w	r2, r3, #32
   83706:	2a58      	cmp	r2, #88	; 0x58
   83708:	f200 82d9 	bhi.w	83cbe <_vfiprintf_r+0x69a>
   8370c:	e8df f012 	tbh	[pc, r2, lsl #1]
   83710:	02d702cb 	.word	0x02d702cb
   83714:	02d202d7 	.word	0x02d202d7
   83718:	02d702d7 	.word	0x02d702d7
   8371c:	02d702d7 	.word	0x02d702d7
   83720:	02d702d7 	.word	0x02d702d7
   83724:	028f0282 	.word	0x028f0282
   83728:	008402d7 	.word	0x008402d7
   8372c:	02d70293 	.word	0x02d70293
   83730:	0196012b 	.word	0x0196012b
   83734:	01960196 	.word	0x01960196
   83738:	01960196 	.word	0x01960196
   8373c:	01960196 	.word	0x01960196
   83740:	01960196 	.word	0x01960196
   83744:	02d702d7 	.word	0x02d702d7
   83748:	02d702d7 	.word	0x02d702d7
   8374c:	02d702d7 	.word	0x02d702d7
   83750:	02d702d7 	.word	0x02d702d7
   83754:	02d702d7 	.word	0x02d702d7
   83758:	02d70130 	.word	0x02d70130
   8375c:	02d702d7 	.word	0x02d702d7
   83760:	02d702d7 	.word	0x02d702d7
   83764:	02d702d7 	.word	0x02d702d7
   83768:	02d702d7 	.word	0x02d702d7
   8376c:	017b02d7 	.word	0x017b02d7
   83770:	02d702d7 	.word	0x02d702d7
   83774:	02d702d7 	.word	0x02d702d7
   83778:	01a402d7 	.word	0x01a402d7
   8377c:	02d702d7 	.word	0x02d702d7
   83780:	02d701bf 	.word	0x02d701bf
   83784:	02d702d7 	.word	0x02d702d7
   83788:	02d702d7 	.word	0x02d702d7
   8378c:	02d702d7 	.word	0x02d702d7
   83790:	02d702d7 	.word	0x02d702d7
   83794:	01e402d7 	.word	0x01e402d7
   83798:	02d701fa 	.word	0x02d701fa
   8379c:	02d702d7 	.word	0x02d702d7
   837a0:	01fa0216 	.word	0x01fa0216
   837a4:	02d702d7 	.word	0x02d702d7
   837a8:	02d7021b 	.word	0x02d7021b
   837ac:	00890228 	.word	0x00890228
   837b0:	027d0266 	.word	0x027d0266
   837b4:	023a02d7 	.word	0x023a02d7
   837b8:	011902d7 	.word	0x011902d7
   837bc:	02d702d7 	.word	0x02d702d7
   837c0:	02af      	.short	0x02af
   837c2:	3608      	adds	r6, #8
   837c4:	9809      	ldr	r0, [sp, #36]	; 0x24
   837c6:	4428      	add	r0, r5
   837c8:	9009      	str	r0, [sp, #36]	; 0x24
   837ca:	e786      	b.n	836da <_vfiprintf_r+0xb6>
   837cc:	9806      	ldr	r0, [sp, #24]
   837ce:	9902      	ldr	r1, [sp, #8]
   837d0:	f000 fd90 	bl	842f4 <__swsetup_r>
   837d4:	b9b0      	cbnz	r0, 83804 <_vfiprintf_r+0x1e0>
   837d6:	9d02      	ldr	r5, [sp, #8]
   837d8:	89aa      	ldrh	r2, [r5, #12]
   837da:	f002 021a 	and.w	r2, r2, #26
   837de:	2a0a      	cmp	r2, #10
   837e0:	f47f af49 	bne.w	83676 <_vfiprintf_r+0x52>
   837e4:	f8dd b008 	ldr.w	fp, [sp, #8]
   837e8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   837ec:	2b00      	cmp	r3, #0
   837ee:	f6ff af42 	blt.w	83676 <_vfiprintf_r+0x52>
   837f2:	9806      	ldr	r0, [sp, #24]
   837f4:	4659      	mov	r1, fp
   837f6:	4642      	mov	r2, r8
   837f8:	4623      	mov	r3, r4
   837fa:	f000 fd3d 	bl	84278 <__sbprintf>
   837fe:	b031      	add	sp, #196	; 0xc4
   83800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83804:	f04f 30ff 	mov.w	r0, #4294967295
   83808:	b031      	add	sp, #196	; 0xc4
   8380a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8380e:	f000 fea3 	bl	84558 <__sinit>
   83812:	e714      	b.n	8363e <_vfiprintf_r+0x1a>
   83814:	4240      	negs	r0, r0
   83816:	9308      	str	r3, [sp, #32]
   83818:	f04a 0a04 	orr.w	sl, sl, #4
   8381c:	f898 3000 	ldrb.w	r3, [r8]
   83820:	e76d      	b.n	836fe <_vfiprintf_r+0xda>
   83822:	f01a 0320 	ands.w	r3, sl, #32
   83826:	9004      	str	r0, [sp, #16]
   83828:	46ac      	mov	ip, r5
   8382a:	f000 80f4 	beq.w	83a16 <_vfiprintf_r+0x3f2>
   8382e:	f8dd b020 	ldr.w	fp, [sp, #32]
   83832:	f10b 0307 	add.w	r3, fp, #7
   83836:	f023 0307 	bic.w	r3, r3, #7
   8383a:	f103 0408 	add.w	r4, r3, #8
   8383e:	9408      	str	r4, [sp, #32]
   83840:	e9d3 4500 	ldrd	r4, r5, [r3]
   83844:	2300      	movs	r3, #0
   83846:	f04f 0000 	mov.w	r0, #0
   8384a:	2100      	movs	r1, #0
   8384c:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83850:	f8cd c014 	str.w	ip, [sp, #20]
   83854:	9107      	str	r1, [sp, #28]
   83856:	f1bc 0f00 	cmp.w	ip, #0
   8385a:	bfa8      	it	ge
   8385c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83860:	ea54 0205 	orrs.w	r2, r4, r5
   83864:	f040 80ad 	bne.w	839c2 <_vfiprintf_r+0x39e>
   83868:	f1bc 0f00 	cmp.w	ip, #0
   8386c:	f040 80a9 	bne.w	839c2 <_vfiprintf_r+0x39e>
   83870:	2b00      	cmp	r3, #0
   83872:	f040 83c0 	bne.w	83ff6 <_vfiprintf_r+0x9d2>
   83876:	f01a 0f01 	tst.w	sl, #1
   8387a:	f000 83bc 	beq.w	83ff6 <_vfiprintf_r+0x9d2>
   8387e:	2330      	movs	r3, #48	; 0x30
   83880:	af30      	add	r7, sp, #192	; 0xc0
   83882:	f807 3d41 	strb.w	r3, [r7, #-65]!
   83886:	ebc7 0409 	rsb	r4, r7, r9
   8388a:	9405      	str	r4, [sp, #20]
   8388c:	f8dd b014 	ldr.w	fp, [sp, #20]
   83890:	9c07      	ldr	r4, [sp, #28]
   83892:	45e3      	cmp	fp, ip
   83894:	bfb8      	it	lt
   83896:	46e3      	movlt	fp, ip
   83898:	f8cd b00c 	str.w	fp, [sp, #12]
   8389c:	b11c      	cbz	r4, 838a6 <_vfiprintf_r+0x282>
   8389e:	f10b 0b01 	add.w	fp, fp, #1
   838a2:	f8cd b00c 	str.w	fp, [sp, #12]
   838a6:	f01a 0502 	ands.w	r5, sl, #2
   838aa:	9507      	str	r5, [sp, #28]
   838ac:	d005      	beq.n	838ba <_vfiprintf_r+0x296>
   838ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
   838b2:	f10b 0b02 	add.w	fp, fp, #2
   838b6:	f8cd b00c 	str.w	fp, [sp, #12]
   838ba:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   838be:	930b      	str	r3, [sp, #44]	; 0x2c
   838c0:	f040 821b 	bne.w	83cfa <_vfiprintf_r+0x6d6>
   838c4:	9d04      	ldr	r5, [sp, #16]
   838c6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   838ca:	ebcb 0405 	rsb	r4, fp, r5
   838ce:	2c00      	cmp	r4, #0
   838d0:	f340 8213 	ble.w	83cfa <_vfiprintf_r+0x6d6>
   838d4:	2c10      	cmp	r4, #16
   838d6:	f340 8489 	ble.w	841ec <_vfiprintf_r+0xbc8>
   838da:	4dbe      	ldr	r5, [pc, #760]	; (83bd4 <_vfiprintf_r+0x5b0>)
   838dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   838de:	462b      	mov	r3, r5
   838e0:	9814      	ldr	r0, [sp, #80]	; 0x50
   838e2:	4625      	mov	r5, r4
   838e4:	f04f 0b10 	mov.w	fp, #16
   838e8:	4664      	mov	r4, ip
   838ea:	46b4      	mov	ip, r6
   838ec:	461e      	mov	r6, r3
   838ee:	e006      	b.n	838fe <_vfiprintf_r+0x2da>
   838f0:	1c83      	adds	r3, r0, #2
   838f2:	f10c 0c08 	add.w	ip, ip, #8
   838f6:	4608      	mov	r0, r1
   838f8:	3d10      	subs	r5, #16
   838fa:	2d10      	cmp	r5, #16
   838fc:	dd11      	ble.n	83922 <_vfiprintf_r+0x2fe>
   838fe:	1c41      	adds	r1, r0, #1
   83900:	3210      	adds	r2, #16
   83902:	2907      	cmp	r1, #7
   83904:	9215      	str	r2, [sp, #84]	; 0x54
   83906:	e88c 0840 	stmia.w	ip, {r6, fp}
   8390a:	9114      	str	r1, [sp, #80]	; 0x50
   8390c:	ddf0      	ble.n	838f0 <_vfiprintf_r+0x2cc>
   8390e:	2a00      	cmp	r2, #0
   83910:	f040 81e6 	bne.w	83ce0 <_vfiprintf_r+0x6bc>
   83914:	3d10      	subs	r5, #16
   83916:	2d10      	cmp	r5, #16
   83918:	f04f 0301 	mov.w	r3, #1
   8391c:	4610      	mov	r0, r2
   8391e:	46cc      	mov	ip, r9
   83920:	dced      	bgt.n	838fe <_vfiprintf_r+0x2da>
   83922:	4631      	mov	r1, r6
   83924:	4666      	mov	r6, ip
   83926:	46a4      	mov	ip, r4
   83928:	462c      	mov	r4, r5
   8392a:	460d      	mov	r5, r1
   8392c:	4422      	add	r2, r4
   8392e:	2b07      	cmp	r3, #7
   83930:	9215      	str	r2, [sp, #84]	; 0x54
   83932:	6035      	str	r5, [r6, #0]
   83934:	6074      	str	r4, [r6, #4]
   83936:	9314      	str	r3, [sp, #80]	; 0x50
   83938:	f300 836d 	bgt.w	84016 <_vfiprintf_r+0x9f2>
   8393c:	3608      	adds	r6, #8
   8393e:	1c59      	adds	r1, r3, #1
   83940:	e1de      	b.n	83d00 <_vfiprintf_r+0x6dc>
   83942:	f01a 0f20 	tst.w	sl, #32
   83946:	9004      	str	r0, [sp, #16]
   83948:	46ac      	mov	ip, r5
   8394a:	f000 808d 	beq.w	83a68 <_vfiprintf_r+0x444>
   8394e:	9d08      	ldr	r5, [sp, #32]
   83950:	1deb      	adds	r3, r5, #7
   83952:	f023 0307 	bic.w	r3, r3, #7
   83956:	f103 0b08 	add.w	fp, r3, #8
   8395a:	e9d3 4500 	ldrd	r4, r5, [r3]
   8395e:	f8cd b020 	str.w	fp, [sp, #32]
   83962:	2301      	movs	r3, #1
   83964:	e76f      	b.n	83846 <_vfiprintf_r+0x222>
   83966:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8396a:	f898 3000 	ldrb.w	r3, [r8]
   8396e:	e6c6      	b.n	836fe <_vfiprintf_r+0xda>
   83970:	f04a 0a10 	orr.w	sl, sl, #16
   83974:	f01a 0f20 	tst.w	sl, #32
   83978:	9004      	str	r0, [sp, #16]
   8397a:	46ac      	mov	ip, r5
   8397c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83980:	f000 80c8 	beq.w	83b14 <_vfiprintf_r+0x4f0>
   83984:	9c08      	ldr	r4, [sp, #32]
   83986:	1de1      	adds	r1, r4, #7
   83988:	f021 0107 	bic.w	r1, r1, #7
   8398c:	e9d1 2300 	ldrd	r2, r3, [r1]
   83990:	3108      	adds	r1, #8
   83992:	9108      	str	r1, [sp, #32]
   83994:	4614      	mov	r4, r2
   83996:	461d      	mov	r5, r3
   83998:	2a00      	cmp	r2, #0
   8399a:	f173 0b00 	sbcs.w	fp, r3, #0
   8399e:	f2c0 83ce 	blt.w	8413e <_vfiprintf_r+0xb1a>
   839a2:	f1bc 0f00 	cmp.w	ip, #0
   839a6:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   839aa:	bfa8      	it	ge
   839ac:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   839b0:	ea54 0205 	orrs.w	r2, r4, r5
   839b4:	9007      	str	r0, [sp, #28]
   839b6:	f8cd c014 	str.w	ip, [sp, #20]
   839ba:	f04f 0301 	mov.w	r3, #1
   839be:	f43f af53 	beq.w	83868 <_vfiprintf_r+0x244>
   839c2:	2b01      	cmp	r3, #1
   839c4:	f000 8319 	beq.w	83ffa <_vfiprintf_r+0x9d6>
   839c8:	2b02      	cmp	r3, #2
   839ca:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   839ce:	f040 824c 	bne.w	83e6a <_vfiprintf_r+0x846>
   839d2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   839d6:	4619      	mov	r1, r3
   839d8:	f004 000f 	and.w	r0, r4, #15
   839dc:	0922      	lsrs	r2, r4, #4
   839de:	f81b 0000 	ldrb.w	r0, [fp, r0]
   839e2:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   839e6:	092b      	lsrs	r3, r5, #4
   839e8:	7008      	strb	r0, [r1, #0]
   839ea:	ea52 0003 	orrs.w	r0, r2, r3
   839ee:	460f      	mov	r7, r1
   839f0:	4614      	mov	r4, r2
   839f2:	461d      	mov	r5, r3
   839f4:	f101 31ff 	add.w	r1, r1, #4294967295
   839f8:	d1ee      	bne.n	839d8 <_vfiprintf_r+0x3b4>
   839fa:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   839fe:	ebc7 0309 	rsb	r3, r7, r9
   83a02:	9305      	str	r3, [sp, #20]
   83a04:	e742      	b.n	8388c <_vfiprintf_r+0x268>
   83a06:	f04a 0a10 	orr.w	sl, sl, #16
   83a0a:	f01a 0320 	ands.w	r3, sl, #32
   83a0e:	9004      	str	r0, [sp, #16]
   83a10:	46ac      	mov	ip, r5
   83a12:	f47f af0c 	bne.w	8382e <_vfiprintf_r+0x20a>
   83a16:	f01a 0210 	ands.w	r2, sl, #16
   83a1a:	f040 8311 	bne.w	84040 <_vfiprintf_r+0xa1c>
   83a1e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   83a22:	f000 830d 	beq.w	84040 <_vfiprintf_r+0xa1c>
   83a26:	f8dd b020 	ldr.w	fp, [sp, #32]
   83a2a:	4613      	mov	r3, r2
   83a2c:	f8bb 4000 	ldrh.w	r4, [fp]
   83a30:	f10b 0b04 	add.w	fp, fp, #4
   83a34:	2500      	movs	r5, #0
   83a36:	f8cd b020 	str.w	fp, [sp, #32]
   83a3a:	e704      	b.n	83846 <_vfiprintf_r+0x222>
   83a3c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a40:	2000      	movs	r0, #0
   83a42:	f818 3b01 	ldrb.w	r3, [r8], #1
   83a46:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   83a4a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83a4e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83a52:	2a09      	cmp	r2, #9
   83a54:	d9f5      	bls.n	83a42 <_vfiprintf_r+0x41e>
   83a56:	e654      	b.n	83702 <_vfiprintf_r+0xde>
   83a58:	f04a 0a10 	orr.w	sl, sl, #16
   83a5c:	f01a 0f20 	tst.w	sl, #32
   83a60:	9004      	str	r0, [sp, #16]
   83a62:	46ac      	mov	ip, r5
   83a64:	f47f af73 	bne.w	8394e <_vfiprintf_r+0x32a>
   83a68:	f01a 0f10 	tst.w	sl, #16
   83a6c:	f040 82ef 	bne.w	8404e <_vfiprintf_r+0xa2a>
   83a70:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83a74:	f000 82eb 	beq.w	8404e <_vfiprintf_r+0xa2a>
   83a78:	f8dd b020 	ldr.w	fp, [sp, #32]
   83a7c:	2500      	movs	r5, #0
   83a7e:	f8bb 4000 	ldrh.w	r4, [fp]
   83a82:	f10b 0b04 	add.w	fp, fp, #4
   83a86:	2301      	movs	r3, #1
   83a88:	f8cd b020 	str.w	fp, [sp, #32]
   83a8c:	e6db      	b.n	83846 <_vfiprintf_r+0x222>
   83a8e:	46ac      	mov	ip, r5
   83a90:	4d51      	ldr	r5, [pc, #324]	; (83bd8 <_vfiprintf_r+0x5b4>)
   83a92:	f01a 0f20 	tst.w	sl, #32
   83a96:	9004      	str	r0, [sp, #16]
   83a98:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83a9c:	950a      	str	r5, [sp, #40]	; 0x28
   83a9e:	f000 80f0 	beq.w	83c82 <_vfiprintf_r+0x65e>
   83aa2:	9d08      	ldr	r5, [sp, #32]
   83aa4:	1dea      	adds	r2, r5, #7
   83aa6:	f022 0207 	bic.w	r2, r2, #7
   83aaa:	f102 0b08 	add.w	fp, r2, #8
   83aae:	f8cd b020 	str.w	fp, [sp, #32]
   83ab2:	e9d2 4500 	ldrd	r4, r5, [r2]
   83ab6:	f01a 0f01 	tst.w	sl, #1
   83aba:	f000 82aa 	beq.w	84012 <_vfiprintf_r+0x9ee>
   83abe:	ea54 0b05 	orrs.w	fp, r4, r5
   83ac2:	f000 82a6 	beq.w	84012 <_vfiprintf_r+0x9ee>
   83ac6:	2230      	movs	r2, #48	; 0x30
   83ac8:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83acc:	f04a 0a02 	orr.w	sl, sl, #2
   83ad0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83ad4:	2302      	movs	r3, #2
   83ad6:	e6b6      	b.n	83846 <_vfiprintf_r+0x222>
   83ad8:	9b08      	ldr	r3, [sp, #32]
   83ada:	f8dd b020 	ldr.w	fp, [sp, #32]
   83ade:	681b      	ldr	r3, [r3, #0]
   83ae0:	2401      	movs	r4, #1
   83ae2:	f04f 0500 	mov.w	r5, #0
   83ae6:	f10b 0b04 	add.w	fp, fp, #4
   83aea:	9004      	str	r0, [sp, #16]
   83aec:	9403      	str	r4, [sp, #12]
   83aee:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83af2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83af6:	f8cd b020 	str.w	fp, [sp, #32]
   83afa:	9405      	str	r4, [sp, #20]
   83afc:	af16      	add	r7, sp, #88	; 0x58
   83afe:	f04f 0c00 	mov.w	ip, #0
   83b02:	e6d0      	b.n	838a6 <_vfiprintf_r+0x282>
   83b04:	f01a 0f20 	tst.w	sl, #32
   83b08:	9004      	str	r0, [sp, #16]
   83b0a:	46ac      	mov	ip, r5
   83b0c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83b10:	f47f af38 	bne.w	83984 <_vfiprintf_r+0x360>
   83b14:	f01a 0f10 	tst.w	sl, #16
   83b18:	f040 82a7 	bne.w	8406a <_vfiprintf_r+0xa46>
   83b1c:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83b20:	f000 82a3 	beq.w	8406a <_vfiprintf_r+0xa46>
   83b24:	f8dd b020 	ldr.w	fp, [sp, #32]
   83b28:	f9bb 4000 	ldrsh.w	r4, [fp]
   83b2c:	f10b 0b04 	add.w	fp, fp, #4
   83b30:	17e5      	asrs	r5, r4, #31
   83b32:	4622      	mov	r2, r4
   83b34:	462b      	mov	r3, r5
   83b36:	f8cd b020 	str.w	fp, [sp, #32]
   83b3a:	e72d      	b.n	83998 <_vfiprintf_r+0x374>
   83b3c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83b40:	f898 3000 	ldrb.w	r3, [r8]
   83b44:	e5db      	b.n	836fe <_vfiprintf_r+0xda>
   83b46:	f898 3000 	ldrb.w	r3, [r8]
   83b4a:	4642      	mov	r2, r8
   83b4c:	2b6c      	cmp	r3, #108	; 0x6c
   83b4e:	bf03      	ittte	eq
   83b50:	f108 0801 	addeq.w	r8, r8, #1
   83b54:	f04a 0a20 	orreq.w	sl, sl, #32
   83b58:	7853      	ldrbeq	r3, [r2, #1]
   83b5a:	f04a 0a10 	orrne.w	sl, sl, #16
   83b5e:	e5ce      	b.n	836fe <_vfiprintf_r+0xda>
   83b60:	f01a 0f20 	tst.w	sl, #32
   83b64:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83b68:	f000 82f7 	beq.w	8415a <_vfiprintf_r+0xb36>
   83b6c:	9c08      	ldr	r4, [sp, #32]
   83b6e:	6821      	ldr	r1, [r4, #0]
   83b70:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83b72:	17e5      	asrs	r5, r4, #31
   83b74:	462b      	mov	r3, r5
   83b76:	9d08      	ldr	r5, [sp, #32]
   83b78:	4622      	mov	r2, r4
   83b7a:	3504      	adds	r5, #4
   83b7c:	9508      	str	r5, [sp, #32]
   83b7e:	e9c1 2300 	strd	r2, r3, [r1]
   83b82:	e582      	b.n	8368a <_vfiprintf_r+0x66>
   83b84:	9c08      	ldr	r4, [sp, #32]
   83b86:	46ac      	mov	ip, r5
   83b88:	6827      	ldr	r7, [r4, #0]
   83b8a:	f04f 0500 	mov.w	r5, #0
   83b8e:	9004      	str	r0, [sp, #16]
   83b90:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83b94:	3404      	adds	r4, #4
   83b96:	2f00      	cmp	r7, #0
   83b98:	f000 8332 	beq.w	84200 <_vfiprintf_r+0xbdc>
   83b9c:	f1bc 0f00 	cmp.w	ip, #0
   83ba0:	4638      	mov	r0, r7
   83ba2:	f2c0 8307 	blt.w	841b4 <_vfiprintf_r+0xb90>
   83ba6:	4662      	mov	r2, ip
   83ba8:	2100      	movs	r1, #0
   83baa:	f8cd c004 	str.w	ip, [sp, #4]
   83bae:	f001 fbb1 	bl	85314 <memchr>
   83bb2:	f8dd c004 	ldr.w	ip, [sp, #4]
   83bb6:	2800      	cmp	r0, #0
   83bb8:	f000 833a 	beq.w	84230 <_vfiprintf_r+0xc0c>
   83bbc:	1bc0      	subs	r0, r0, r7
   83bbe:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83bc2:	4560      	cmp	r0, ip
   83bc4:	bfa8      	it	ge
   83bc6:	4660      	movge	r0, ip
   83bc8:	9005      	str	r0, [sp, #20]
   83bca:	9408      	str	r4, [sp, #32]
   83bcc:	9507      	str	r5, [sp, #28]
   83bce:	f04f 0c00 	mov.w	ip, #0
   83bd2:	e65b      	b.n	8388c <_vfiprintf_r+0x268>
   83bd4:	000862e0 	.word	0x000862e0
   83bd8:	000862a0 	.word	0x000862a0
   83bdc:	9b08      	ldr	r3, [sp, #32]
   83bde:	f8dd b020 	ldr.w	fp, [sp, #32]
   83be2:	9004      	str	r0, [sp, #16]
   83be4:	48b2      	ldr	r0, [pc, #712]	; (83eb0 <_vfiprintf_r+0x88c>)
   83be6:	681c      	ldr	r4, [r3, #0]
   83be8:	2230      	movs	r2, #48	; 0x30
   83bea:	2378      	movs	r3, #120	; 0x78
   83bec:	f10b 0b04 	add.w	fp, fp, #4
   83bf0:	46ac      	mov	ip, r5
   83bf2:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83bf6:	f04a 0a02 	orr.w	sl, sl, #2
   83bfa:	f8cd b020 	str.w	fp, [sp, #32]
   83bfe:	2500      	movs	r5, #0
   83c00:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83c04:	900a      	str	r0, [sp, #40]	; 0x28
   83c06:	2302      	movs	r3, #2
   83c08:	e61d      	b.n	83846 <_vfiprintf_r+0x222>
   83c0a:	f04a 0a20 	orr.w	sl, sl, #32
   83c0e:	f898 3000 	ldrb.w	r3, [r8]
   83c12:	e574      	b.n	836fe <_vfiprintf_r+0xda>
   83c14:	f8dd b020 	ldr.w	fp, [sp, #32]
   83c18:	f8db 0000 	ldr.w	r0, [fp]
   83c1c:	f10b 0304 	add.w	r3, fp, #4
   83c20:	2800      	cmp	r0, #0
   83c22:	f6ff adf7 	blt.w	83814 <_vfiprintf_r+0x1f0>
   83c26:	9308      	str	r3, [sp, #32]
   83c28:	f898 3000 	ldrb.w	r3, [r8]
   83c2c:	e567      	b.n	836fe <_vfiprintf_r+0xda>
   83c2e:	f898 3000 	ldrb.w	r3, [r8]
   83c32:	212b      	movs	r1, #43	; 0x2b
   83c34:	e563      	b.n	836fe <_vfiprintf_r+0xda>
   83c36:	f898 3000 	ldrb.w	r3, [r8]
   83c3a:	f108 0401 	add.w	r4, r8, #1
   83c3e:	2b2a      	cmp	r3, #42	; 0x2a
   83c40:	f000 8305 	beq.w	8424e <_vfiprintf_r+0xc2a>
   83c44:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83c48:	2a09      	cmp	r2, #9
   83c4a:	bf98      	it	ls
   83c4c:	2500      	movls	r5, #0
   83c4e:	f200 82fa 	bhi.w	84246 <_vfiprintf_r+0xc22>
   83c52:	f814 3b01 	ldrb.w	r3, [r4], #1
   83c56:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83c5a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83c5e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83c62:	2a09      	cmp	r2, #9
   83c64:	d9f5      	bls.n	83c52 <_vfiprintf_r+0x62e>
   83c66:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   83c6a:	46a0      	mov	r8, r4
   83c6c:	e549      	b.n	83702 <_vfiprintf_r+0xde>
   83c6e:	4c90      	ldr	r4, [pc, #576]	; (83eb0 <_vfiprintf_r+0x88c>)
   83c70:	f01a 0f20 	tst.w	sl, #32
   83c74:	9004      	str	r0, [sp, #16]
   83c76:	46ac      	mov	ip, r5
   83c78:	940a      	str	r4, [sp, #40]	; 0x28
   83c7a:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83c7e:	f47f af10 	bne.w	83aa2 <_vfiprintf_r+0x47e>
   83c82:	f01a 0f10 	tst.w	sl, #16
   83c86:	f040 81ea 	bne.w	8405e <_vfiprintf_r+0xa3a>
   83c8a:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83c8e:	f000 81e6 	beq.w	8405e <_vfiprintf_r+0xa3a>
   83c92:	f8dd b020 	ldr.w	fp, [sp, #32]
   83c96:	2500      	movs	r5, #0
   83c98:	f8bb 4000 	ldrh.w	r4, [fp]
   83c9c:	f10b 0b04 	add.w	fp, fp, #4
   83ca0:	f8cd b020 	str.w	fp, [sp, #32]
   83ca4:	e707      	b.n	83ab6 <_vfiprintf_r+0x492>
   83ca6:	f898 3000 	ldrb.w	r3, [r8]
   83caa:	2900      	cmp	r1, #0
   83cac:	f47f ad27 	bne.w	836fe <_vfiprintf_r+0xda>
   83cb0:	2120      	movs	r1, #32
   83cb2:	e524      	b.n	836fe <_vfiprintf_r+0xda>
   83cb4:	f04a 0a01 	orr.w	sl, sl, #1
   83cb8:	f898 3000 	ldrb.w	r3, [r8]
   83cbc:	e51f      	b.n	836fe <_vfiprintf_r+0xda>
   83cbe:	9004      	str	r0, [sp, #16]
   83cc0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83cc4:	2b00      	cmp	r3, #0
   83cc6:	f000 80f9 	beq.w	83ebc <_vfiprintf_r+0x898>
   83cca:	2501      	movs	r5, #1
   83ccc:	f04f 0b00 	mov.w	fp, #0
   83cd0:	9503      	str	r5, [sp, #12]
   83cd2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83cd6:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83cda:	9505      	str	r5, [sp, #20]
   83cdc:	af16      	add	r7, sp, #88	; 0x58
   83cde:	e70e      	b.n	83afe <_vfiprintf_r+0x4da>
   83ce0:	9806      	ldr	r0, [sp, #24]
   83ce2:	9902      	ldr	r1, [sp, #8]
   83ce4:	aa13      	add	r2, sp, #76	; 0x4c
   83ce6:	f7ff fc61 	bl	835ac <__sprint_r.part.0>
   83cea:	2800      	cmp	r0, #0
   83cec:	f040 80ed 	bne.w	83eca <_vfiprintf_r+0x8a6>
   83cf0:	9814      	ldr	r0, [sp, #80]	; 0x50
   83cf2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83cf4:	1c43      	adds	r3, r0, #1
   83cf6:	46cc      	mov	ip, r9
   83cf8:	e5fe      	b.n	838f8 <_vfiprintf_r+0x2d4>
   83cfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83cfc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83cfe:	1c59      	adds	r1, r3, #1
   83d00:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83d04:	b168      	cbz	r0, 83d22 <_vfiprintf_r+0x6fe>
   83d06:	3201      	adds	r2, #1
   83d08:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83d0c:	2301      	movs	r3, #1
   83d0e:	2907      	cmp	r1, #7
   83d10:	9215      	str	r2, [sp, #84]	; 0x54
   83d12:	9114      	str	r1, [sp, #80]	; 0x50
   83d14:	e886 0009 	stmia.w	r6, {r0, r3}
   83d18:	f300 8160 	bgt.w	83fdc <_vfiprintf_r+0x9b8>
   83d1c:	460b      	mov	r3, r1
   83d1e:	3608      	adds	r6, #8
   83d20:	3101      	adds	r1, #1
   83d22:	9c07      	ldr	r4, [sp, #28]
   83d24:	b164      	cbz	r4, 83d40 <_vfiprintf_r+0x71c>
   83d26:	3202      	adds	r2, #2
   83d28:	a812      	add	r0, sp, #72	; 0x48
   83d2a:	2302      	movs	r3, #2
   83d2c:	2907      	cmp	r1, #7
   83d2e:	9215      	str	r2, [sp, #84]	; 0x54
   83d30:	9114      	str	r1, [sp, #80]	; 0x50
   83d32:	e886 0009 	stmia.w	r6, {r0, r3}
   83d36:	f300 8157 	bgt.w	83fe8 <_vfiprintf_r+0x9c4>
   83d3a:	460b      	mov	r3, r1
   83d3c:	3608      	adds	r6, #8
   83d3e:	3101      	adds	r1, #1
   83d40:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83d42:	2d80      	cmp	r5, #128	; 0x80
   83d44:	f000 8101 	beq.w	83f4a <_vfiprintf_r+0x926>
   83d48:	9d05      	ldr	r5, [sp, #20]
   83d4a:	ebc5 040c 	rsb	r4, r5, ip
   83d4e:	2c00      	cmp	r4, #0
   83d50:	dd2f      	ble.n	83db2 <_vfiprintf_r+0x78e>
   83d52:	2c10      	cmp	r4, #16
   83d54:	4d57      	ldr	r5, [pc, #348]	; (83eb4 <_vfiprintf_r+0x890>)
   83d56:	dd22      	ble.n	83d9e <_vfiprintf_r+0x77a>
   83d58:	4630      	mov	r0, r6
   83d5a:	f04f 0b10 	mov.w	fp, #16
   83d5e:	462e      	mov	r6, r5
   83d60:	4625      	mov	r5, r4
   83d62:	9c06      	ldr	r4, [sp, #24]
   83d64:	e006      	b.n	83d74 <_vfiprintf_r+0x750>
   83d66:	f103 0c02 	add.w	ip, r3, #2
   83d6a:	3008      	adds	r0, #8
   83d6c:	460b      	mov	r3, r1
   83d6e:	3d10      	subs	r5, #16
   83d70:	2d10      	cmp	r5, #16
   83d72:	dd10      	ble.n	83d96 <_vfiprintf_r+0x772>
   83d74:	1c59      	adds	r1, r3, #1
   83d76:	3210      	adds	r2, #16
   83d78:	2907      	cmp	r1, #7
   83d7a:	9215      	str	r2, [sp, #84]	; 0x54
   83d7c:	e880 0840 	stmia.w	r0, {r6, fp}
   83d80:	9114      	str	r1, [sp, #80]	; 0x50
   83d82:	ddf0      	ble.n	83d66 <_vfiprintf_r+0x742>
   83d84:	2a00      	cmp	r2, #0
   83d86:	d163      	bne.n	83e50 <_vfiprintf_r+0x82c>
   83d88:	3d10      	subs	r5, #16
   83d8a:	2d10      	cmp	r5, #16
   83d8c:	f04f 0c01 	mov.w	ip, #1
   83d90:	4613      	mov	r3, r2
   83d92:	4648      	mov	r0, r9
   83d94:	dcee      	bgt.n	83d74 <_vfiprintf_r+0x750>
   83d96:	462c      	mov	r4, r5
   83d98:	4661      	mov	r1, ip
   83d9a:	4635      	mov	r5, r6
   83d9c:	4606      	mov	r6, r0
   83d9e:	4422      	add	r2, r4
   83da0:	2907      	cmp	r1, #7
   83da2:	9215      	str	r2, [sp, #84]	; 0x54
   83da4:	6035      	str	r5, [r6, #0]
   83da6:	6074      	str	r4, [r6, #4]
   83da8:	9114      	str	r1, [sp, #80]	; 0x50
   83daa:	f300 80c1 	bgt.w	83f30 <_vfiprintf_r+0x90c>
   83dae:	3608      	adds	r6, #8
   83db0:	3101      	adds	r1, #1
   83db2:	9d05      	ldr	r5, [sp, #20]
   83db4:	2907      	cmp	r1, #7
   83db6:	442a      	add	r2, r5
   83db8:	9215      	str	r2, [sp, #84]	; 0x54
   83dba:	6037      	str	r7, [r6, #0]
   83dbc:	6075      	str	r5, [r6, #4]
   83dbe:	9114      	str	r1, [sp, #80]	; 0x50
   83dc0:	f340 80c1 	ble.w	83f46 <_vfiprintf_r+0x922>
   83dc4:	2a00      	cmp	r2, #0
   83dc6:	f040 8130 	bne.w	8402a <_vfiprintf_r+0xa06>
   83dca:	9214      	str	r2, [sp, #80]	; 0x50
   83dcc:	464e      	mov	r6, r9
   83dce:	f01a 0f04 	tst.w	sl, #4
   83dd2:	f000 808b 	beq.w	83eec <_vfiprintf_r+0x8c8>
   83dd6:	9d04      	ldr	r5, [sp, #16]
   83dd8:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83ddc:	ebcb 0405 	rsb	r4, fp, r5
   83de0:	2c00      	cmp	r4, #0
   83de2:	f340 8083 	ble.w	83eec <_vfiprintf_r+0x8c8>
   83de6:	2c10      	cmp	r4, #16
   83de8:	f340 821e 	ble.w	84228 <_vfiprintf_r+0xc04>
   83dec:	9914      	ldr	r1, [sp, #80]	; 0x50
   83dee:	4d32      	ldr	r5, [pc, #200]	; (83eb8 <_vfiprintf_r+0x894>)
   83df0:	2710      	movs	r7, #16
   83df2:	f8dd a018 	ldr.w	sl, [sp, #24]
   83df6:	f8dd b008 	ldr.w	fp, [sp, #8]
   83dfa:	e005      	b.n	83e08 <_vfiprintf_r+0x7e4>
   83dfc:	1c88      	adds	r0, r1, #2
   83dfe:	3608      	adds	r6, #8
   83e00:	4619      	mov	r1, r3
   83e02:	3c10      	subs	r4, #16
   83e04:	2c10      	cmp	r4, #16
   83e06:	dd10      	ble.n	83e2a <_vfiprintf_r+0x806>
   83e08:	1c4b      	adds	r3, r1, #1
   83e0a:	3210      	adds	r2, #16
   83e0c:	2b07      	cmp	r3, #7
   83e0e:	9215      	str	r2, [sp, #84]	; 0x54
   83e10:	e886 00a0 	stmia.w	r6, {r5, r7}
   83e14:	9314      	str	r3, [sp, #80]	; 0x50
   83e16:	ddf1      	ble.n	83dfc <_vfiprintf_r+0x7d8>
   83e18:	2a00      	cmp	r2, #0
   83e1a:	d17d      	bne.n	83f18 <_vfiprintf_r+0x8f4>
   83e1c:	3c10      	subs	r4, #16
   83e1e:	2c10      	cmp	r4, #16
   83e20:	f04f 0001 	mov.w	r0, #1
   83e24:	4611      	mov	r1, r2
   83e26:	464e      	mov	r6, r9
   83e28:	dcee      	bgt.n	83e08 <_vfiprintf_r+0x7e4>
   83e2a:	4422      	add	r2, r4
   83e2c:	2807      	cmp	r0, #7
   83e2e:	9215      	str	r2, [sp, #84]	; 0x54
   83e30:	6035      	str	r5, [r6, #0]
   83e32:	6074      	str	r4, [r6, #4]
   83e34:	9014      	str	r0, [sp, #80]	; 0x50
   83e36:	dd59      	ble.n	83eec <_vfiprintf_r+0x8c8>
   83e38:	2a00      	cmp	r2, #0
   83e3a:	d14f      	bne.n	83edc <_vfiprintf_r+0x8b8>
   83e3c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83e3e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83e42:	9d04      	ldr	r5, [sp, #16]
   83e44:	45ab      	cmp	fp, r5
   83e46:	bfac      	ite	ge
   83e48:	445c      	addge	r4, fp
   83e4a:	1964      	addlt	r4, r4, r5
   83e4c:	9409      	str	r4, [sp, #36]	; 0x24
   83e4e:	e05e      	b.n	83f0e <_vfiprintf_r+0x8ea>
   83e50:	4620      	mov	r0, r4
   83e52:	9902      	ldr	r1, [sp, #8]
   83e54:	aa13      	add	r2, sp, #76	; 0x4c
   83e56:	f7ff fba9 	bl	835ac <__sprint_r.part.0>
   83e5a:	2800      	cmp	r0, #0
   83e5c:	d135      	bne.n	83eca <_vfiprintf_r+0x8a6>
   83e5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83e60:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83e62:	f103 0c01 	add.w	ip, r3, #1
   83e66:	4648      	mov	r0, r9
   83e68:	e781      	b.n	83d6e <_vfiprintf_r+0x74a>
   83e6a:	08e0      	lsrs	r0, r4, #3
   83e6c:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83e70:	f004 0207 	and.w	r2, r4, #7
   83e74:	08e9      	lsrs	r1, r5, #3
   83e76:	3230      	adds	r2, #48	; 0x30
   83e78:	ea50 0b01 	orrs.w	fp, r0, r1
   83e7c:	461f      	mov	r7, r3
   83e7e:	701a      	strb	r2, [r3, #0]
   83e80:	4604      	mov	r4, r0
   83e82:	460d      	mov	r5, r1
   83e84:	f103 33ff 	add.w	r3, r3, #4294967295
   83e88:	d1ef      	bne.n	83e6a <_vfiprintf_r+0x846>
   83e8a:	f01a 0f01 	tst.w	sl, #1
   83e8e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   83e92:	4639      	mov	r1, r7
   83e94:	f000 80b9 	beq.w	8400a <_vfiprintf_r+0x9e6>
   83e98:	2a30      	cmp	r2, #48	; 0x30
   83e9a:	f43f acf4 	beq.w	83886 <_vfiprintf_r+0x262>
   83e9e:	461f      	mov	r7, r3
   83ea0:	ebc7 0509 	rsb	r5, r7, r9
   83ea4:	2330      	movs	r3, #48	; 0x30
   83ea6:	9505      	str	r5, [sp, #20]
   83ea8:	f801 3c01 	strb.w	r3, [r1, #-1]
   83eac:	e4ee      	b.n	8388c <_vfiprintf_r+0x268>
   83eae:	bf00      	nop
   83eb0:	000862b4 	.word	0x000862b4
   83eb4:	000862d0 	.word	0x000862d0
   83eb8:	000862e0 	.word	0x000862e0
   83ebc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83ebe:	b123      	cbz	r3, 83eca <_vfiprintf_r+0x8a6>
   83ec0:	9806      	ldr	r0, [sp, #24]
   83ec2:	9902      	ldr	r1, [sp, #8]
   83ec4:	aa13      	add	r2, sp, #76	; 0x4c
   83ec6:	f7ff fb71 	bl	835ac <__sprint_r.part.0>
   83eca:	9c02      	ldr	r4, [sp, #8]
   83ecc:	89a3      	ldrh	r3, [r4, #12]
   83ece:	065b      	lsls	r3, r3, #25
   83ed0:	f53f ac98 	bmi.w	83804 <_vfiprintf_r+0x1e0>
   83ed4:	9809      	ldr	r0, [sp, #36]	; 0x24
   83ed6:	b031      	add	sp, #196	; 0xc4
   83ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83edc:	9806      	ldr	r0, [sp, #24]
   83ede:	9902      	ldr	r1, [sp, #8]
   83ee0:	aa13      	add	r2, sp, #76	; 0x4c
   83ee2:	f7ff fb63 	bl	835ac <__sprint_r.part.0>
   83ee6:	2800      	cmp	r0, #0
   83ee8:	d1ef      	bne.n	83eca <_vfiprintf_r+0x8a6>
   83eea:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83eec:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83eee:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83ef2:	9d04      	ldr	r5, [sp, #16]
   83ef4:	45ab      	cmp	fp, r5
   83ef6:	bfac      	ite	ge
   83ef8:	445c      	addge	r4, fp
   83efa:	1964      	addlt	r4, r4, r5
   83efc:	9409      	str	r4, [sp, #36]	; 0x24
   83efe:	b132      	cbz	r2, 83f0e <_vfiprintf_r+0x8ea>
   83f00:	9806      	ldr	r0, [sp, #24]
   83f02:	9902      	ldr	r1, [sp, #8]
   83f04:	aa13      	add	r2, sp, #76	; 0x4c
   83f06:	f7ff fb51 	bl	835ac <__sprint_r.part.0>
   83f0a:	2800      	cmp	r0, #0
   83f0c:	d1dd      	bne.n	83eca <_vfiprintf_r+0x8a6>
   83f0e:	2000      	movs	r0, #0
   83f10:	9014      	str	r0, [sp, #80]	; 0x50
   83f12:	464e      	mov	r6, r9
   83f14:	f7ff bbb9 	b.w	8368a <_vfiprintf_r+0x66>
   83f18:	4650      	mov	r0, sl
   83f1a:	4659      	mov	r1, fp
   83f1c:	aa13      	add	r2, sp, #76	; 0x4c
   83f1e:	f7ff fb45 	bl	835ac <__sprint_r.part.0>
   83f22:	2800      	cmp	r0, #0
   83f24:	d1d1      	bne.n	83eca <_vfiprintf_r+0x8a6>
   83f26:	9914      	ldr	r1, [sp, #80]	; 0x50
   83f28:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83f2a:	1c48      	adds	r0, r1, #1
   83f2c:	464e      	mov	r6, r9
   83f2e:	e768      	b.n	83e02 <_vfiprintf_r+0x7de>
   83f30:	2a00      	cmp	r2, #0
   83f32:	f040 80f7 	bne.w	84124 <_vfiprintf_r+0xb00>
   83f36:	9c05      	ldr	r4, [sp, #20]
   83f38:	2301      	movs	r3, #1
   83f3a:	9720      	str	r7, [sp, #128]	; 0x80
   83f3c:	9421      	str	r4, [sp, #132]	; 0x84
   83f3e:	9415      	str	r4, [sp, #84]	; 0x54
   83f40:	4622      	mov	r2, r4
   83f42:	9314      	str	r3, [sp, #80]	; 0x50
   83f44:	464e      	mov	r6, r9
   83f46:	3608      	adds	r6, #8
   83f48:	e741      	b.n	83dce <_vfiprintf_r+0x7aa>
   83f4a:	9d04      	ldr	r5, [sp, #16]
   83f4c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83f50:	ebcb 0405 	rsb	r4, fp, r5
   83f54:	2c00      	cmp	r4, #0
   83f56:	f77f aef7 	ble.w	83d48 <_vfiprintf_r+0x724>
   83f5a:	2c10      	cmp	r4, #16
   83f5c:	4da6      	ldr	r5, [pc, #664]	; (841f8 <_vfiprintf_r+0xbd4>)
   83f5e:	f340 8170 	ble.w	84242 <_vfiprintf_r+0xc1e>
   83f62:	4629      	mov	r1, r5
   83f64:	f04f 0b10 	mov.w	fp, #16
   83f68:	4625      	mov	r5, r4
   83f6a:	4664      	mov	r4, ip
   83f6c:	46b4      	mov	ip, r6
   83f6e:	460e      	mov	r6, r1
   83f70:	e006      	b.n	83f80 <_vfiprintf_r+0x95c>
   83f72:	1c98      	adds	r0, r3, #2
   83f74:	f10c 0c08 	add.w	ip, ip, #8
   83f78:	460b      	mov	r3, r1
   83f7a:	3d10      	subs	r5, #16
   83f7c:	2d10      	cmp	r5, #16
   83f7e:	dd0f      	ble.n	83fa0 <_vfiprintf_r+0x97c>
   83f80:	1c59      	adds	r1, r3, #1
   83f82:	3210      	adds	r2, #16
   83f84:	2907      	cmp	r1, #7
   83f86:	9215      	str	r2, [sp, #84]	; 0x54
   83f88:	e88c 0840 	stmia.w	ip, {r6, fp}
   83f8c:	9114      	str	r1, [sp, #80]	; 0x50
   83f8e:	ddf0      	ble.n	83f72 <_vfiprintf_r+0x94e>
   83f90:	b9ba      	cbnz	r2, 83fc2 <_vfiprintf_r+0x99e>
   83f92:	3d10      	subs	r5, #16
   83f94:	2d10      	cmp	r5, #16
   83f96:	f04f 0001 	mov.w	r0, #1
   83f9a:	4613      	mov	r3, r2
   83f9c:	46cc      	mov	ip, r9
   83f9e:	dcef      	bgt.n	83f80 <_vfiprintf_r+0x95c>
   83fa0:	4633      	mov	r3, r6
   83fa2:	4666      	mov	r6, ip
   83fa4:	46a4      	mov	ip, r4
   83fa6:	462c      	mov	r4, r5
   83fa8:	461d      	mov	r5, r3
   83faa:	4422      	add	r2, r4
   83fac:	2807      	cmp	r0, #7
   83fae:	9215      	str	r2, [sp, #84]	; 0x54
   83fb0:	6035      	str	r5, [r6, #0]
   83fb2:	6074      	str	r4, [r6, #4]
   83fb4:	9014      	str	r0, [sp, #80]	; 0x50
   83fb6:	f300 80af 	bgt.w	84118 <_vfiprintf_r+0xaf4>
   83fba:	3608      	adds	r6, #8
   83fbc:	1c41      	adds	r1, r0, #1
   83fbe:	4603      	mov	r3, r0
   83fc0:	e6c2      	b.n	83d48 <_vfiprintf_r+0x724>
   83fc2:	9806      	ldr	r0, [sp, #24]
   83fc4:	9902      	ldr	r1, [sp, #8]
   83fc6:	aa13      	add	r2, sp, #76	; 0x4c
   83fc8:	f7ff faf0 	bl	835ac <__sprint_r.part.0>
   83fcc:	2800      	cmp	r0, #0
   83fce:	f47f af7c 	bne.w	83eca <_vfiprintf_r+0x8a6>
   83fd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83fd4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83fd6:	1c58      	adds	r0, r3, #1
   83fd8:	46cc      	mov	ip, r9
   83fda:	e7ce      	b.n	83f7a <_vfiprintf_r+0x956>
   83fdc:	2a00      	cmp	r2, #0
   83fde:	d179      	bne.n	840d4 <_vfiprintf_r+0xab0>
   83fe0:	4619      	mov	r1, r3
   83fe2:	464e      	mov	r6, r9
   83fe4:	4613      	mov	r3, r2
   83fe6:	e69c      	b.n	83d22 <_vfiprintf_r+0x6fe>
   83fe8:	2a00      	cmp	r2, #0
   83fea:	f040 8084 	bne.w	840f6 <_vfiprintf_r+0xad2>
   83fee:	2101      	movs	r1, #1
   83ff0:	4613      	mov	r3, r2
   83ff2:	464e      	mov	r6, r9
   83ff4:	e6a4      	b.n	83d40 <_vfiprintf_r+0x71c>
   83ff6:	464f      	mov	r7, r9
   83ff8:	e448      	b.n	8388c <_vfiprintf_r+0x268>
   83ffa:	2d00      	cmp	r5, #0
   83ffc:	bf08      	it	eq
   83ffe:	2c0a      	cmpeq	r4, #10
   84000:	d246      	bcs.n	84090 <_vfiprintf_r+0xa6c>
   84002:	3430      	adds	r4, #48	; 0x30
   84004:	af30      	add	r7, sp, #192	; 0xc0
   84006:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8400a:	ebc7 0309 	rsb	r3, r7, r9
   8400e:	9305      	str	r3, [sp, #20]
   84010:	e43c      	b.n	8388c <_vfiprintf_r+0x268>
   84012:	2302      	movs	r3, #2
   84014:	e417      	b.n	83846 <_vfiprintf_r+0x222>
   84016:	2a00      	cmp	r2, #0
   84018:	f040 80af 	bne.w	8417a <_vfiprintf_r+0xb56>
   8401c:	4613      	mov	r3, r2
   8401e:	2101      	movs	r1, #1
   84020:	464e      	mov	r6, r9
   84022:	e66d      	b.n	83d00 <_vfiprintf_r+0x6dc>
   84024:	4644      	mov	r4, r8
   84026:	f7ff bb58 	b.w	836da <_vfiprintf_r+0xb6>
   8402a:	9806      	ldr	r0, [sp, #24]
   8402c:	9902      	ldr	r1, [sp, #8]
   8402e:	aa13      	add	r2, sp, #76	; 0x4c
   84030:	f7ff fabc 	bl	835ac <__sprint_r.part.0>
   84034:	2800      	cmp	r0, #0
   84036:	f47f af48 	bne.w	83eca <_vfiprintf_r+0x8a6>
   8403a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8403c:	464e      	mov	r6, r9
   8403e:	e6c6      	b.n	83dce <_vfiprintf_r+0x7aa>
   84040:	9d08      	ldr	r5, [sp, #32]
   84042:	682c      	ldr	r4, [r5, #0]
   84044:	3504      	adds	r5, #4
   84046:	9508      	str	r5, [sp, #32]
   84048:	2500      	movs	r5, #0
   8404a:	f7ff bbfc 	b.w	83846 <_vfiprintf_r+0x222>
   8404e:	9d08      	ldr	r5, [sp, #32]
   84050:	2301      	movs	r3, #1
   84052:	682c      	ldr	r4, [r5, #0]
   84054:	3504      	adds	r5, #4
   84056:	9508      	str	r5, [sp, #32]
   84058:	2500      	movs	r5, #0
   8405a:	f7ff bbf4 	b.w	83846 <_vfiprintf_r+0x222>
   8405e:	9d08      	ldr	r5, [sp, #32]
   84060:	682c      	ldr	r4, [r5, #0]
   84062:	3504      	adds	r5, #4
   84064:	9508      	str	r5, [sp, #32]
   84066:	2500      	movs	r5, #0
   84068:	e525      	b.n	83ab6 <_vfiprintf_r+0x492>
   8406a:	9d08      	ldr	r5, [sp, #32]
   8406c:	682c      	ldr	r4, [r5, #0]
   8406e:	3504      	adds	r5, #4
   84070:	9508      	str	r5, [sp, #32]
   84072:	17e5      	asrs	r5, r4, #31
   84074:	4622      	mov	r2, r4
   84076:	462b      	mov	r3, r5
   84078:	e48e      	b.n	83998 <_vfiprintf_r+0x374>
   8407a:	9806      	ldr	r0, [sp, #24]
   8407c:	9902      	ldr	r1, [sp, #8]
   8407e:	aa13      	add	r2, sp, #76	; 0x4c
   84080:	f7ff fa94 	bl	835ac <__sprint_r.part.0>
   84084:	2800      	cmp	r0, #0
   84086:	f47f af20 	bne.w	83eca <_vfiprintf_r+0x8a6>
   8408a:	464e      	mov	r6, r9
   8408c:	f7ff bb9a 	b.w	837c4 <_vfiprintf_r+0x1a0>
   84090:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   84094:	9603      	str	r6, [sp, #12]
   84096:	465e      	mov	r6, fp
   84098:	46e3      	mov	fp, ip
   8409a:	4620      	mov	r0, r4
   8409c:	4629      	mov	r1, r5
   8409e:	220a      	movs	r2, #10
   840a0:	2300      	movs	r3, #0
   840a2:	f001 fdb9 	bl	85c18 <__aeabi_uldivmod>
   840a6:	3230      	adds	r2, #48	; 0x30
   840a8:	7032      	strb	r2, [r6, #0]
   840aa:	4620      	mov	r0, r4
   840ac:	4629      	mov	r1, r5
   840ae:	220a      	movs	r2, #10
   840b0:	2300      	movs	r3, #0
   840b2:	f001 fdb1 	bl	85c18 <__aeabi_uldivmod>
   840b6:	4604      	mov	r4, r0
   840b8:	460d      	mov	r5, r1
   840ba:	ea54 0005 	orrs.w	r0, r4, r5
   840be:	4637      	mov	r7, r6
   840c0:	f106 36ff 	add.w	r6, r6, #4294967295
   840c4:	d1e9      	bne.n	8409a <_vfiprintf_r+0xa76>
   840c6:	ebc7 0309 	rsb	r3, r7, r9
   840ca:	46dc      	mov	ip, fp
   840cc:	9e03      	ldr	r6, [sp, #12]
   840ce:	9305      	str	r3, [sp, #20]
   840d0:	f7ff bbdc 	b.w	8388c <_vfiprintf_r+0x268>
   840d4:	9806      	ldr	r0, [sp, #24]
   840d6:	9902      	ldr	r1, [sp, #8]
   840d8:	aa13      	add	r2, sp, #76	; 0x4c
   840da:	f8cd c004 	str.w	ip, [sp, #4]
   840de:	f7ff fa65 	bl	835ac <__sprint_r.part.0>
   840e2:	f8dd c004 	ldr.w	ip, [sp, #4]
   840e6:	2800      	cmp	r0, #0
   840e8:	f47f aeef 	bne.w	83eca <_vfiprintf_r+0x8a6>
   840ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
   840ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
   840f0:	1c59      	adds	r1, r3, #1
   840f2:	464e      	mov	r6, r9
   840f4:	e615      	b.n	83d22 <_vfiprintf_r+0x6fe>
   840f6:	9806      	ldr	r0, [sp, #24]
   840f8:	9902      	ldr	r1, [sp, #8]
   840fa:	aa13      	add	r2, sp, #76	; 0x4c
   840fc:	f8cd c004 	str.w	ip, [sp, #4]
   84100:	f7ff fa54 	bl	835ac <__sprint_r.part.0>
   84104:	f8dd c004 	ldr.w	ip, [sp, #4]
   84108:	2800      	cmp	r0, #0
   8410a:	f47f aede 	bne.w	83eca <_vfiprintf_r+0x8a6>
   8410e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84110:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84112:	1c59      	adds	r1, r3, #1
   84114:	464e      	mov	r6, r9
   84116:	e613      	b.n	83d40 <_vfiprintf_r+0x71c>
   84118:	2a00      	cmp	r2, #0
   8411a:	d156      	bne.n	841ca <_vfiprintf_r+0xba6>
   8411c:	2101      	movs	r1, #1
   8411e:	4613      	mov	r3, r2
   84120:	464e      	mov	r6, r9
   84122:	e611      	b.n	83d48 <_vfiprintf_r+0x724>
   84124:	9806      	ldr	r0, [sp, #24]
   84126:	9902      	ldr	r1, [sp, #8]
   84128:	aa13      	add	r2, sp, #76	; 0x4c
   8412a:	f7ff fa3f 	bl	835ac <__sprint_r.part.0>
   8412e:	2800      	cmp	r0, #0
   84130:	f47f aecb 	bne.w	83eca <_vfiprintf_r+0x8a6>
   84134:	9914      	ldr	r1, [sp, #80]	; 0x50
   84136:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84138:	3101      	adds	r1, #1
   8413a:	464e      	mov	r6, r9
   8413c:	e639      	b.n	83db2 <_vfiprintf_r+0x78e>
   8413e:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   84142:	4264      	negs	r4, r4
   84144:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84148:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8414c:	f8cd b01c 	str.w	fp, [sp, #28]
   84150:	f8cd c014 	str.w	ip, [sp, #20]
   84154:	2301      	movs	r3, #1
   84156:	f7ff bb7e 	b.w	83856 <_vfiprintf_r+0x232>
   8415a:	f01a 0f10 	tst.w	sl, #16
   8415e:	d11d      	bne.n	8419c <_vfiprintf_r+0xb78>
   84160:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84164:	d058      	beq.n	84218 <_vfiprintf_r+0xbf4>
   84166:	9d08      	ldr	r5, [sp, #32]
   84168:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   8416c:	682b      	ldr	r3, [r5, #0]
   8416e:	3504      	adds	r5, #4
   84170:	9508      	str	r5, [sp, #32]
   84172:	f8a3 b000 	strh.w	fp, [r3]
   84176:	f7ff ba88 	b.w	8368a <_vfiprintf_r+0x66>
   8417a:	9806      	ldr	r0, [sp, #24]
   8417c:	9902      	ldr	r1, [sp, #8]
   8417e:	aa13      	add	r2, sp, #76	; 0x4c
   84180:	f8cd c004 	str.w	ip, [sp, #4]
   84184:	f7ff fa12 	bl	835ac <__sprint_r.part.0>
   84188:	f8dd c004 	ldr.w	ip, [sp, #4]
   8418c:	2800      	cmp	r0, #0
   8418e:	f47f ae9c 	bne.w	83eca <_vfiprintf_r+0x8a6>
   84192:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84194:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84196:	1c59      	adds	r1, r3, #1
   84198:	464e      	mov	r6, r9
   8419a:	e5b1      	b.n	83d00 <_vfiprintf_r+0x6dc>
   8419c:	f8dd b020 	ldr.w	fp, [sp, #32]
   841a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   841a2:	f8db 3000 	ldr.w	r3, [fp]
   841a6:	f10b 0b04 	add.w	fp, fp, #4
   841aa:	f8cd b020 	str.w	fp, [sp, #32]
   841ae:	601c      	str	r4, [r3, #0]
   841b0:	f7ff ba6b 	b.w	8368a <_vfiprintf_r+0x66>
   841b4:	9408      	str	r4, [sp, #32]
   841b6:	f7ff f997 	bl	834e8 <strlen>
   841ba:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   841be:	9005      	str	r0, [sp, #20]
   841c0:	9407      	str	r4, [sp, #28]
   841c2:	f04f 0c00 	mov.w	ip, #0
   841c6:	f7ff bb61 	b.w	8388c <_vfiprintf_r+0x268>
   841ca:	9806      	ldr	r0, [sp, #24]
   841cc:	9902      	ldr	r1, [sp, #8]
   841ce:	aa13      	add	r2, sp, #76	; 0x4c
   841d0:	f8cd c004 	str.w	ip, [sp, #4]
   841d4:	f7ff f9ea 	bl	835ac <__sprint_r.part.0>
   841d8:	f8dd c004 	ldr.w	ip, [sp, #4]
   841dc:	2800      	cmp	r0, #0
   841de:	f47f ae74 	bne.w	83eca <_vfiprintf_r+0x8a6>
   841e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   841e6:	1c59      	adds	r1, r3, #1
   841e8:	464e      	mov	r6, r9
   841ea:	e5ad      	b.n	83d48 <_vfiprintf_r+0x724>
   841ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
   841f0:	3301      	adds	r3, #1
   841f2:	4d02      	ldr	r5, [pc, #8]	; (841fc <_vfiprintf_r+0xbd8>)
   841f4:	f7ff bb9a 	b.w	8392c <_vfiprintf_r+0x308>
   841f8:	000862d0 	.word	0x000862d0
   841fc:	000862e0 	.word	0x000862e0
   84200:	f1bc 0f06 	cmp.w	ip, #6
   84204:	bf34      	ite	cc
   84206:	4663      	movcc	r3, ip
   84208:	2306      	movcs	r3, #6
   8420a:	9408      	str	r4, [sp, #32]
   8420c:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   84210:	9305      	str	r3, [sp, #20]
   84212:	9403      	str	r4, [sp, #12]
   84214:	4f16      	ldr	r7, [pc, #88]	; (84270 <_vfiprintf_r+0xc4c>)
   84216:	e472      	b.n	83afe <_vfiprintf_r+0x4da>
   84218:	9c08      	ldr	r4, [sp, #32]
   8421a:	9d09      	ldr	r5, [sp, #36]	; 0x24
   8421c:	6823      	ldr	r3, [r4, #0]
   8421e:	3404      	adds	r4, #4
   84220:	9408      	str	r4, [sp, #32]
   84222:	601d      	str	r5, [r3, #0]
   84224:	f7ff ba31 	b.w	8368a <_vfiprintf_r+0x66>
   84228:	9814      	ldr	r0, [sp, #80]	; 0x50
   8422a:	4d12      	ldr	r5, [pc, #72]	; (84274 <_vfiprintf_r+0xc50>)
   8422c:	3001      	adds	r0, #1
   8422e:	e5fc      	b.n	83e2a <_vfiprintf_r+0x806>
   84230:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   84234:	f8cd c014 	str.w	ip, [sp, #20]
   84238:	9507      	str	r5, [sp, #28]
   8423a:	9408      	str	r4, [sp, #32]
   8423c:	4684      	mov	ip, r0
   8423e:	f7ff bb25 	b.w	8388c <_vfiprintf_r+0x268>
   84242:	4608      	mov	r0, r1
   84244:	e6b1      	b.n	83faa <_vfiprintf_r+0x986>
   84246:	46a0      	mov	r8, r4
   84248:	2500      	movs	r5, #0
   8424a:	f7ff ba5a 	b.w	83702 <_vfiprintf_r+0xde>
   8424e:	f8dd b020 	ldr.w	fp, [sp, #32]
   84252:	f898 3001 	ldrb.w	r3, [r8, #1]
   84256:	f8db 5000 	ldr.w	r5, [fp]
   8425a:	f10b 0204 	add.w	r2, fp, #4
   8425e:	2d00      	cmp	r5, #0
   84260:	9208      	str	r2, [sp, #32]
   84262:	46a0      	mov	r8, r4
   84264:	f6bf aa4b 	bge.w	836fe <_vfiprintf_r+0xda>
   84268:	f04f 35ff 	mov.w	r5, #4294967295
   8426c:	f7ff ba47 	b.w	836fe <_vfiprintf_r+0xda>
   84270:	000862c8 	.word	0x000862c8
   84274:	000862e0 	.word	0x000862e0

00084278 <__sbprintf>:
   84278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8427c:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   8427e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   84282:	4688      	mov	r8, r1
   84284:	9719      	str	r7, [sp, #100]	; 0x64
   84286:	f8d8 701c 	ldr.w	r7, [r8, #28]
   8428a:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   8428e:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   84292:	9707      	str	r7, [sp, #28]
   84294:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84298:	ac1a      	add	r4, sp, #104	; 0x68
   8429a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8429e:	f02a 0a02 	bic.w	sl, sl, #2
   842a2:	2600      	movs	r6, #0
   842a4:	4669      	mov	r1, sp
   842a6:	9400      	str	r4, [sp, #0]
   842a8:	9404      	str	r4, [sp, #16]
   842aa:	9502      	str	r5, [sp, #8]
   842ac:	9505      	str	r5, [sp, #20]
   842ae:	f8ad a00c 	strh.w	sl, [sp, #12]
   842b2:	f8ad 900e 	strh.w	r9, [sp, #14]
   842b6:	9709      	str	r7, [sp, #36]	; 0x24
   842b8:	9606      	str	r6, [sp, #24]
   842ba:	4605      	mov	r5, r0
   842bc:	f7ff f9b2 	bl	83624 <_vfiprintf_r>
   842c0:	1e04      	subs	r4, r0, #0
   842c2:	db07      	blt.n	842d4 <__sbprintf+0x5c>
   842c4:	4628      	mov	r0, r5
   842c6:	4669      	mov	r1, sp
   842c8:	f000 f92a 	bl	84520 <_fflush_r>
   842cc:	42b0      	cmp	r0, r6
   842ce:	bf18      	it	ne
   842d0:	f04f 34ff 	movne.w	r4, #4294967295
   842d4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   842d8:	065b      	lsls	r3, r3, #25
   842da:	d505      	bpl.n	842e8 <__sbprintf+0x70>
   842dc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   842e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   842e4:	f8a8 300c 	strh.w	r3, [r8, #12]
   842e8:	4620      	mov	r0, r4
   842ea:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   842ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842f2:	bf00      	nop

000842f4 <__swsetup_r>:
   842f4:	4b2f      	ldr	r3, [pc, #188]	; (843b4 <__swsetup_r+0xc0>)
   842f6:	b570      	push	{r4, r5, r6, lr}
   842f8:	4606      	mov	r6, r0
   842fa:	6818      	ldr	r0, [r3, #0]
   842fc:	460c      	mov	r4, r1
   842fe:	b110      	cbz	r0, 84306 <__swsetup_r+0x12>
   84300:	6b82      	ldr	r2, [r0, #56]	; 0x38
   84302:	2a00      	cmp	r2, #0
   84304:	d036      	beq.n	84374 <__swsetup_r+0x80>
   84306:	89a5      	ldrh	r5, [r4, #12]
   84308:	b2ab      	uxth	r3, r5
   8430a:	0719      	lsls	r1, r3, #28
   8430c:	d50c      	bpl.n	84328 <__swsetup_r+0x34>
   8430e:	6922      	ldr	r2, [r4, #16]
   84310:	b1aa      	cbz	r2, 8433e <__swsetup_r+0x4a>
   84312:	f013 0101 	ands.w	r1, r3, #1
   84316:	d01e      	beq.n	84356 <__swsetup_r+0x62>
   84318:	6963      	ldr	r3, [r4, #20]
   8431a:	2100      	movs	r1, #0
   8431c:	425b      	negs	r3, r3
   8431e:	61a3      	str	r3, [r4, #24]
   84320:	60a1      	str	r1, [r4, #8]
   84322:	b1f2      	cbz	r2, 84362 <__swsetup_r+0x6e>
   84324:	2000      	movs	r0, #0
   84326:	bd70      	pop	{r4, r5, r6, pc}
   84328:	06da      	lsls	r2, r3, #27
   8432a:	d53a      	bpl.n	843a2 <__swsetup_r+0xae>
   8432c:	075b      	lsls	r3, r3, #29
   8432e:	d424      	bmi.n	8437a <__swsetup_r+0x86>
   84330:	6922      	ldr	r2, [r4, #16]
   84332:	f045 0308 	orr.w	r3, r5, #8
   84336:	81a3      	strh	r3, [r4, #12]
   84338:	b29b      	uxth	r3, r3
   8433a:	2a00      	cmp	r2, #0
   8433c:	d1e9      	bne.n	84312 <__swsetup_r+0x1e>
   8433e:	f403 7120 	and.w	r1, r3, #640	; 0x280
   84342:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84346:	d0e4      	beq.n	84312 <__swsetup_r+0x1e>
   84348:	4630      	mov	r0, r6
   8434a:	4621      	mov	r1, r4
   8434c:	f000 fcce 	bl	84cec <__smakebuf_r>
   84350:	89a3      	ldrh	r3, [r4, #12]
   84352:	6922      	ldr	r2, [r4, #16]
   84354:	e7dd      	b.n	84312 <__swsetup_r+0x1e>
   84356:	0798      	lsls	r0, r3, #30
   84358:	bf58      	it	pl
   8435a:	6961      	ldrpl	r1, [r4, #20]
   8435c:	60a1      	str	r1, [r4, #8]
   8435e:	2a00      	cmp	r2, #0
   84360:	d1e0      	bne.n	84324 <__swsetup_r+0x30>
   84362:	89a3      	ldrh	r3, [r4, #12]
   84364:	061a      	lsls	r2, r3, #24
   84366:	d5dd      	bpl.n	84324 <__swsetup_r+0x30>
   84368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8436c:	81a3      	strh	r3, [r4, #12]
   8436e:	f04f 30ff 	mov.w	r0, #4294967295
   84372:	bd70      	pop	{r4, r5, r6, pc}
   84374:	f000 f8f0 	bl	84558 <__sinit>
   84378:	e7c5      	b.n	84306 <__swsetup_r+0x12>
   8437a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8437c:	b149      	cbz	r1, 84392 <__swsetup_r+0x9e>
   8437e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84382:	4299      	cmp	r1, r3
   84384:	d003      	beq.n	8438e <__swsetup_r+0x9a>
   84386:	4630      	mov	r0, r6
   84388:	f000 fa2a 	bl	847e0 <_free_r>
   8438c:	89a5      	ldrh	r5, [r4, #12]
   8438e:	2300      	movs	r3, #0
   84390:	6323      	str	r3, [r4, #48]	; 0x30
   84392:	6922      	ldr	r2, [r4, #16]
   84394:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   84398:	2100      	movs	r1, #0
   8439a:	b2ad      	uxth	r5, r5
   8439c:	6022      	str	r2, [r4, #0]
   8439e:	6061      	str	r1, [r4, #4]
   843a0:	e7c7      	b.n	84332 <__swsetup_r+0x3e>
   843a2:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   843a6:	2309      	movs	r3, #9
   843a8:	6033      	str	r3, [r6, #0]
   843aa:	f04f 30ff 	mov.w	r0, #4294967295
   843ae:	81a5      	strh	r5, [r4, #12]
   843b0:	bd70      	pop	{r4, r5, r6, pc}
   843b2:	bf00      	nop
   843b4:	20070438 	.word	0x20070438

000843b8 <register_fini>:
   843b8:	4b02      	ldr	r3, [pc, #8]	; (843c4 <register_fini+0xc>)
   843ba:	b113      	cbz	r3, 843c2 <register_fini+0xa>
   843bc:	4802      	ldr	r0, [pc, #8]	; (843c8 <register_fini+0x10>)
   843be:	f000 b805 	b.w	843cc <atexit>
   843c2:	4770      	bx	lr
   843c4:	00000000 	.word	0x00000000
   843c8:	00084655 	.word	0x00084655

000843cc <atexit>:
   843cc:	4601      	mov	r1, r0
   843ce:	2000      	movs	r0, #0
   843d0:	4602      	mov	r2, r0
   843d2:	4603      	mov	r3, r0
   843d4:	f001 bb24 	b.w	85a20 <__register_exitproc>

000843d8 <__sflush_r>:
   843d8:	898b      	ldrh	r3, [r1, #12]
   843da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   843de:	b29a      	uxth	r2, r3
   843e0:	460d      	mov	r5, r1
   843e2:	0711      	lsls	r1, r2, #28
   843e4:	4680      	mov	r8, r0
   843e6:	d43c      	bmi.n	84462 <__sflush_r+0x8a>
   843e8:	686a      	ldr	r2, [r5, #4]
   843ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   843ee:	2a00      	cmp	r2, #0
   843f0:	81ab      	strh	r3, [r5, #12]
   843f2:	dd59      	ble.n	844a8 <__sflush_r+0xd0>
   843f4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   843f6:	2c00      	cmp	r4, #0
   843f8:	d04b      	beq.n	84492 <__sflush_r+0xba>
   843fa:	b29b      	uxth	r3, r3
   843fc:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   84400:	2100      	movs	r1, #0
   84402:	b292      	uxth	r2, r2
   84404:	f8d8 6000 	ldr.w	r6, [r8]
   84408:	f8c8 1000 	str.w	r1, [r8]
   8440c:	2a00      	cmp	r2, #0
   8440e:	d04f      	beq.n	844b0 <__sflush_r+0xd8>
   84410:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   84412:	075f      	lsls	r7, r3, #29
   84414:	d505      	bpl.n	84422 <__sflush_r+0x4a>
   84416:	6869      	ldr	r1, [r5, #4]
   84418:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8441a:	1a52      	subs	r2, r2, r1
   8441c:	b10b      	cbz	r3, 84422 <__sflush_r+0x4a>
   8441e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   84420:	1ad2      	subs	r2, r2, r3
   84422:	4640      	mov	r0, r8
   84424:	69e9      	ldr	r1, [r5, #28]
   84426:	2300      	movs	r3, #0
   84428:	47a0      	blx	r4
   8442a:	1c44      	adds	r4, r0, #1
   8442c:	d04a      	beq.n	844c4 <__sflush_r+0xec>
   8442e:	89ab      	ldrh	r3, [r5, #12]
   84430:	692a      	ldr	r2, [r5, #16]
   84432:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84436:	b29b      	uxth	r3, r3
   84438:	2100      	movs	r1, #0
   8443a:	602a      	str	r2, [r5, #0]
   8443c:	04da      	lsls	r2, r3, #19
   8443e:	81ab      	strh	r3, [r5, #12]
   84440:	6069      	str	r1, [r5, #4]
   84442:	d44c      	bmi.n	844de <__sflush_r+0x106>
   84444:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84446:	f8c8 6000 	str.w	r6, [r8]
   8444a:	b311      	cbz	r1, 84492 <__sflush_r+0xba>
   8444c:	f105 0340 	add.w	r3, r5, #64	; 0x40
   84450:	4299      	cmp	r1, r3
   84452:	d002      	beq.n	8445a <__sflush_r+0x82>
   84454:	4640      	mov	r0, r8
   84456:	f000 f9c3 	bl	847e0 <_free_r>
   8445a:	2000      	movs	r0, #0
   8445c:	6328      	str	r0, [r5, #48]	; 0x30
   8445e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84462:	692e      	ldr	r6, [r5, #16]
   84464:	b1ae      	cbz	r6, 84492 <__sflush_r+0xba>
   84466:	0791      	lsls	r1, r2, #30
   84468:	682c      	ldr	r4, [r5, #0]
   8446a:	bf0c      	ite	eq
   8446c:	696b      	ldreq	r3, [r5, #20]
   8446e:	2300      	movne	r3, #0
   84470:	602e      	str	r6, [r5, #0]
   84472:	1ba4      	subs	r4, r4, r6
   84474:	60ab      	str	r3, [r5, #8]
   84476:	e00a      	b.n	8448e <__sflush_r+0xb6>
   84478:	4632      	mov	r2, r6
   8447a:	4623      	mov	r3, r4
   8447c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8447e:	4640      	mov	r0, r8
   84480:	69e9      	ldr	r1, [r5, #28]
   84482:	47b8      	blx	r7
   84484:	2800      	cmp	r0, #0
   84486:	ebc0 0404 	rsb	r4, r0, r4
   8448a:	4406      	add	r6, r0
   8448c:	dd04      	ble.n	84498 <__sflush_r+0xc0>
   8448e:	2c00      	cmp	r4, #0
   84490:	dcf2      	bgt.n	84478 <__sflush_r+0xa0>
   84492:	2000      	movs	r0, #0
   84494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84498:	89ab      	ldrh	r3, [r5, #12]
   8449a:	f04f 30ff 	mov.w	r0, #4294967295
   8449e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   844a2:	81ab      	strh	r3, [r5, #12]
   844a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   844a8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   844aa:	2a00      	cmp	r2, #0
   844ac:	dca2      	bgt.n	843f4 <__sflush_r+0x1c>
   844ae:	e7f0      	b.n	84492 <__sflush_r+0xba>
   844b0:	2301      	movs	r3, #1
   844b2:	4640      	mov	r0, r8
   844b4:	69e9      	ldr	r1, [r5, #28]
   844b6:	47a0      	blx	r4
   844b8:	1c43      	adds	r3, r0, #1
   844ba:	4602      	mov	r2, r0
   844bc:	d01e      	beq.n	844fc <__sflush_r+0x124>
   844be:	89ab      	ldrh	r3, [r5, #12]
   844c0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   844c2:	e7a6      	b.n	84412 <__sflush_r+0x3a>
   844c4:	f8d8 3000 	ldr.w	r3, [r8]
   844c8:	b95b      	cbnz	r3, 844e2 <__sflush_r+0x10a>
   844ca:	89aa      	ldrh	r2, [r5, #12]
   844cc:	6929      	ldr	r1, [r5, #16]
   844ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   844d2:	b292      	uxth	r2, r2
   844d4:	606b      	str	r3, [r5, #4]
   844d6:	04d3      	lsls	r3, r2, #19
   844d8:	81aa      	strh	r2, [r5, #12]
   844da:	6029      	str	r1, [r5, #0]
   844dc:	d5b2      	bpl.n	84444 <__sflush_r+0x6c>
   844de:	6528      	str	r0, [r5, #80]	; 0x50
   844e0:	e7b0      	b.n	84444 <__sflush_r+0x6c>
   844e2:	2b1d      	cmp	r3, #29
   844e4:	d001      	beq.n	844ea <__sflush_r+0x112>
   844e6:	2b16      	cmp	r3, #22
   844e8:	d113      	bne.n	84512 <__sflush_r+0x13a>
   844ea:	89a9      	ldrh	r1, [r5, #12]
   844ec:	692b      	ldr	r3, [r5, #16]
   844ee:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   844f2:	2200      	movs	r2, #0
   844f4:	81a9      	strh	r1, [r5, #12]
   844f6:	602b      	str	r3, [r5, #0]
   844f8:	606a      	str	r2, [r5, #4]
   844fa:	e7a3      	b.n	84444 <__sflush_r+0x6c>
   844fc:	f8d8 3000 	ldr.w	r3, [r8]
   84500:	2b00      	cmp	r3, #0
   84502:	d0dc      	beq.n	844be <__sflush_r+0xe6>
   84504:	2b1d      	cmp	r3, #29
   84506:	d001      	beq.n	8450c <__sflush_r+0x134>
   84508:	2b16      	cmp	r3, #22
   8450a:	d1c5      	bne.n	84498 <__sflush_r+0xc0>
   8450c:	f8c8 6000 	str.w	r6, [r8]
   84510:	e7bf      	b.n	84492 <__sflush_r+0xba>
   84512:	89ab      	ldrh	r3, [r5, #12]
   84514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84518:	81ab      	strh	r3, [r5, #12]
   8451a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8451e:	bf00      	nop

00084520 <_fflush_r>:
   84520:	b510      	push	{r4, lr}
   84522:	4604      	mov	r4, r0
   84524:	b082      	sub	sp, #8
   84526:	b108      	cbz	r0, 8452c <_fflush_r+0xc>
   84528:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8452a:	b153      	cbz	r3, 84542 <_fflush_r+0x22>
   8452c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84530:	b908      	cbnz	r0, 84536 <_fflush_r+0x16>
   84532:	b002      	add	sp, #8
   84534:	bd10      	pop	{r4, pc}
   84536:	4620      	mov	r0, r4
   84538:	b002      	add	sp, #8
   8453a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8453e:	f7ff bf4b 	b.w	843d8 <__sflush_r>
   84542:	9101      	str	r1, [sp, #4]
   84544:	f000 f808 	bl	84558 <__sinit>
   84548:	9901      	ldr	r1, [sp, #4]
   8454a:	e7ef      	b.n	8452c <_fflush_r+0xc>

0008454c <_cleanup_r>:
   8454c:	4901      	ldr	r1, [pc, #4]	; (84554 <_cleanup_r+0x8>)
   8454e:	f000 bb9f 	b.w	84c90 <_fwalk>
   84552:	bf00      	nop
   84554:	00085b6d 	.word	0x00085b6d

00084558 <__sinit>:
   84558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8455c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   8455e:	b083      	sub	sp, #12
   84560:	4607      	mov	r7, r0
   84562:	2c00      	cmp	r4, #0
   84564:	d165      	bne.n	84632 <__sinit+0xda>
   84566:	687d      	ldr	r5, [r7, #4]
   84568:	4833      	ldr	r0, [pc, #204]	; (84638 <__sinit+0xe0>)
   8456a:	2304      	movs	r3, #4
   8456c:	2103      	movs	r1, #3
   8456e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84572:	63f8      	str	r0, [r7, #60]	; 0x3c
   84574:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84578:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   8457c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   84580:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84584:	81ab      	strh	r3, [r5, #12]
   84586:	602c      	str	r4, [r5, #0]
   84588:	606c      	str	r4, [r5, #4]
   8458a:	60ac      	str	r4, [r5, #8]
   8458c:	666c      	str	r4, [r5, #100]	; 0x64
   8458e:	81ec      	strh	r4, [r5, #14]
   84590:	612c      	str	r4, [r5, #16]
   84592:	616c      	str	r4, [r5, #20]
   84594:	61ac      	str	r4, [r5, #24]
   84596:	4621      	mov	r1, r4
   84598:	2208      	movs	r2, #8
   8459a:	f7fe fed3 	bl	83344 <memset>
   8459e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8463c <__sinit+0xe4>
   845a2:	68be      	ldr	r6, [r7, #8]
   845a4:	f8df a098 	ldr.w	sl, [pc, #152]	; 84640 <__sinit+0xe8>
   845a8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84644 <__sinit+0xec>
   845ac:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84648 <__sinit+0xf0>
   845b0:	2301      	movs	r3, #1
   845b2:	2209      	movs	r2, #9
   845b4:	61ed      	str	r5, [r5, #28]
   845b6:	f8c5 b020 	str.w	fp, [r5, #32]
   845ba:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   845be:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   845c2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   845c6:	4621      	mov	r1, r4
   845c8:	81f3      	strh	r3, [r6, #14]
   845ca:	81b2      	strh	r2, [r6, #12]
   845cc:	6034      	str	r4, [r6, #0]
   845ce:	6074      	str	r4, [r6, #4]
   845d0:	60b4      	str	r4, [r6, #8]
   845d2:	6674      	str	r4, [r6, #100]	; 0x64
   845d4:	6134      	str	r4, [r6, #16]
   845d6:	6174      	str	r4, [r6, #20]
   845d8:	61b4      	str	r4, [r6, #24]
   845da:	2208      	movs	r2, #8
   845dc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   845e0:	9301      	str	r3, [sp, #4]
   845e2:	f7fe feaf 	bl	83344 <memset>
   845e6:	68fd      	ldr	r5, [r7, #12]
   845e8:	2012      	movs	r0, #18
   845ea:	2202      	movs	r2, #2
   845ec:	61f6      	str	r6, [r6, #28]
   845ee:	f8c6 b020 	str.w	fp, [r6, #32]
   845f2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   845f6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   845fa:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   845fe:	4621      	mov	r1, r4
   84600:	81a8      	strh	r0, [r5, #12]
   84602:	81ea      	strh	r2, [r5, #14]
   84604:	602c      	str	r4, [r5, #0]
   84606:	606c      	str	r4, [r5, #4]
   84608:	60ac      	str	r4, [r5, #8]
   8460a:	666c      	str	r4, [r5, #100]	; 0x64
   8460c:	612c      	str	r4, [r5, #16]
   8460e:	616c      	str	r4, [r5, #20]
   84610:	61ac      	str	r4, [r5, #24]
   84612:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84616:	2208      	movs	r2, #8
   84618:	f7fe fe94 	bl	83344 <memset>
   8461c:	9b01      	ldr	r3, [sp, #4]
   8461e:	61ed      	str	r5, [r5, #28]
   84620:	f8c5 b020 	str.w	fp, [r5, #32]
   84624:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84628:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8462c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84630:	63bb      	str	r3, [r7, #56]	; 0x38
   84632:	b003      	add	sp, #12
   84634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84638:	0008454d 	.word	0x0008454d
   8463c:	00085861 	.word	0x00085861
   84640:	00085885 	.word	0x00085885
   84644:	000858bd 	.word	0x000858bd
   84648:	000858dd 	.word	0x000858dd

0008464c <__sfp_lock_acquire>:
   8464c:	4770      	bx	lr
   8464e:	bf00      	nop

00084650 <__sfp_lock_release>:
   84650:	4770      	bx	lr
   84652:	bf00      	nop

00084654 <__libc_fini_array>:
   84654:	b538      	push	{r3, r4, r5, lr}
   84656:	4d09      	ldr	r5, [pc, #36]	; (8467c <__libc_fini_array+0x28>)
   84658:	4c09      	ldr	r4, [pc, #36]	; (84680 <__libc_fini_array+0x2c>)
   8465a:	1b64      	subs	r4, r4, r5
   8465c:	10a4      	asrs	r4, r4, #2
   8465e:	bf18      	it	ne
   84660:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84664:	d005      	beq.n	84672 <__libc_fini_array+0x1e>
   84666:	3c01      	subs	r4, #1
   84668:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8466c:	4798      	blx	r3
   8466e:	2c00      	cmp	r4, #0
   84670:	d1f9      	bne.n	84666 <__libc_fini_array+0x12>
   84672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84676:	f001 be45 	b.w	86304 <_fini>
   8467a:	bf00      	nop
   8467c:	00086310 	.word	0x00086310
   84680:	00086314 	.word	0x00086314

00084684 <_fputwc_r>:
   84684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84688:	8993      	ldrh	r3, [r2, #12]
   8468a:	460f      	mov	r7, r1
   8468c:	0499      	lsls	r1, r3, #18
   8468e:	b082      	sub	sp, #8
   84690:	4614      	mov	r4, r2
   84692:	4680      	mov	r8, r0
   84694:	d406      	bmi.n	846a4 <_fputwc_r+0x20>
   84696:	6e52      	ldr	r2, [r2, #100]	; 0x64
   84698:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8469c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   846a0:	81a3      	strh	r3, [r4, #12]
   846a2:	6662      	str	r2, [r4, #100]	; 0x64
   846a4:	f000 fb1c 	bl	84ce0 <__locale_mb_cur_max>
   846a8:	2801      	cmp	r0, #1
   846aa:	d03e      	beq.n	8472a <_fputwc_r+0xa6>
   846ac:	463a      	mov	r2, r7
   846ae:	4640      	mov	r0, r8
   846b0:	a901      	add	r1, sp, #4
   846b2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   846b6:	f001 f969 	bl	8598c <_wcrtomb_r>
   846ba:	1c42      	adds	r2, r0, #1
   846bc:	4606      	mov	r6, r0
   846be:	d02d      	beq.n	8471c <_fputwc_r+0x98>
   846c0:	2800      	cmp	r0, #0
   846c2:	d03a      	beq.n	8473a <_fputwc_r+0xb6>
   846c4:	f89d 1004 	ldrb.w	r1, [sp, #4]
   846c8:	2500      	movs	r5, #0
   846ca:	e009      	b.n	846e0 <_fputwc_r+0x5c>
   846cc:	6823      	ldr	r3, [r4, #0]
   846ce:	7019      	strb	r1, [r3, #0]
   846d0:	6823      	ldr	r3, [r4, #0]
   846d2:	3301      	adds	r3, #1
   846d4:	6023      	str	r3, [r4, #0]
   846d6:	3501      	adds	r5, #1
   846d8:	42b5      	cmp	r5, r6
   846da:	d22e      	bcs.n	8473a <_fputwc_r+0xb6>
   846dc:	ab01      	add	r3, sp, #4
   846de:	5ce9      	ldrb	r1, [r5, r3]
   846e0:	68a3      	ldr	r3, [r4, #8]
   846e2:	3b01      	subs	r3, #1
   846e4:	2b00      	cmp	r3, #0
   846e6:	60a3      	str	r3, [r4, #8]
   846e8:	daf0      	bge.n	846cc <_fputwc_r+0x48>
   846ea:	69a2      	ldr	r2, [r4, #24]
   846ec:	4293      	cmp	r3, r2
   846ee:	db06      	blt.n	846fe <_fputwc_r+0x7a>
   846f0:	6823      	ldr	r3, [r4, #0]
   846f2:	7019      	strb	r1, [r3, #0]
   846f4:	6823      	ldr	r3, [r4, #0]
   846f6:	7819      	ldrb	r1, [r3, #0]
   846f8:	3301      	adds	r3, #1
   846fa:	290a      	cmp	r1, #10
   846fc:	d1ea      	bne.n	846d4 <_fputwc_r+0x50>
   846fe:	4640      	mov	r0, r8
   84700:	4622      	mov	r2, r4
   84702:	f001 f8ef 	bl	858e4 <__swbuf_r>
   84706:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8470a:	4258      	negs	r0, r3
   8470c:	4158      	adcs	r0, r3
   8470e:	2800      	cmp	r0, #0
   84710:	d0e1      	beq.n	846d6 <_fputwc_r+0x52>
   84712:	f04f 30ff 	mov.w	r0, #4294967295
   84716:	b002      	add	sp, #8
   84718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8471c:	89a3      	ldrh	r3, [r4, #12]
   8471e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84722:	81a3      	strh	r3, [r4, #12]
   84724:	b002      	add	sp, #8
   84726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8472a:	1e7b      	subs	r3, r7, #1
   8472c:	2bfe      	cmp	r3, #254	; 0xfe
   8472e:	d8bd      	bhi.n	846ac <_fputwc_r+0x28>
   84730:	b2f9      	uxtb	r1, r7
   84732:	4606      	mov	r6, r0
   84734:	f88d 1004 	strb.w	r1, [sp, #4]
   84738:	e7c6      	b.n	846c8 <_fputwc_r+0x44>
   8473a:	4638      	mov	r0, r7
   8473c:	b002      	add	sp, #8
   8473e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84742:	bf00      	nop

00084744 <_malloc_trim_r>:
   84744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84746:	4d23      	ldr	r5, [pc, #140]	; (847d4 <_malloc_trim_r+0x90>)
   84748:	460f      	mov	r7, r1
   8474a:	4604      	mov	r4, r0
   8474c:	f000 fe92 	bl	85474 <__malloc_lock>
   84750:	68ab      	ldr	r3, [r5, #8]
   84752:	685e      	ldr	r6, [r3, #4]
   84754:	f026 0603 	bic.w	r6, r6, #3
   84758:	1bf1      	subs	r1, r6, r7
   8475a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8475e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84762:	f021 010f 	bic.w	r1, r1, #15
   84766:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8476a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8476e:	db07      	blt.n	84780 <_malloc_trim_r+0x3c>
   84770:	4620      	mov	r0, r4
   84772:	2100      	movs	r1, #0
   84774:	f001 f862 	bl	8583c <_sbrk_r>
   84778:	68ab      	ldr	r3, [r5, #8]
   8477a:	4433      	add	r3, r6
   8477c:	4298      	cmp	r0, r3
   8477e:	d004      	beq.n	8478a <_malloc_trim_r+0x46>
   84780:	4620      	mov	r0, r4
   84782:	f000 fe79 	bl	85478 <__malloc_unlock>
   84786:	2000      	movs	r0, #0
   84788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8478a:	4620      	mov	r0, r4
   8478c:	4279      	negs	r1, r7
   8478e:	f001 f855 	bl	8583c <_sbrk_r>
   84792:	3001      	adds	r0, #1
   84794:	d00d      	beq.n	847b2 <_malloc_trim_r+0x6e>
   84796:	4b10      	ldr	r3, [pc, #64]	; (847d8 <_malloc_trim_r+0x94>)
   84798:	68aa      	ldr	r2, [r5, #8]
   8479a:	6819      	ldr	r1, [r3, #0]
   8479c:	1bf6      	subs	r6, r6, r7
   8479e:	f046 0601 	orr.w	r6, r6, #1
   847a2:	4620      	mov	r0, r4
   847a4:	1bc9      	subs	r1, r1, r7
   847a6:	6056      	str	r6, [r2, #4]
   847a8:	6019      	str	r1, [r3, #0]
   847aa:	f000 fe65 	bl	85478 <__malloc_unlock>
   847ae:	2001      	movs	r0, #1
   847b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   847b2:	4620      	mov	r0, r4
   847b4:	2100      	movs	r1, #0
   847b6:	f001 f841 	bl	8583c <_sbrk_r>
   847ba:	68ab      	ldr	r3, [r5, #8]
   847bc:	1ac2      	subs	r2, r0, r3
   847be:	2a0f      	cmp	r2, #15
   847c0:	ddde      	ble.n	84780 <_malloc_trim_r+0x3c>
   847c2:	4d06      	ldr	r5, [pc, #24]	; (847dc <_malloc_trim_r+0x98>)
   847c4:	4904      	ldr	r1, [pc, #16]	; (847d8 <_malloc_trim_r+0x94>)
   847c6:	682d      	ldr	r5, [r5, #0]
   847c8:	f042 0201 	orr.w	r2, r2, #1
   847cc:	1b40      	subs	r0, r0, r5
   847ce:	605a      	str	r2, [r3, #4]
   847d0:	6008      	str	r0, [r1, #0]
   847d2:	e7d5      	b.n	84780 <_malloc_trim_r+0x3c>
   847d4:	20070460 	.word	0x20070460
   847d8:	2007ab6c 	.word	0x2007ab6c
   847dc:	2007086c 	.word	0x2007086c

000847e0 <_free_r>:
   847e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   847e4:	460d      	mov	r5, r1
   847e6:	4606      	mov	r6, r0
   847e8:	2900      	cmp	r1, #0
   847ea:	d055      	beq.n	84898 <_free_r+0xb8>
   847ec:	f000 fe42 	bl	85474 <__malloc_lock>
   847f0:	f855 1c04 	ldr.w	r1, [r5, #-4]
   847f4:	f8df c170 	ldr.w	ip, [pc, #368]	; 84968 <_free_r+0x188>
   847f8:	f1a5 0408 	sub.w	r4, r5, #8
   847fc:	f021 0301 	bic.w	r3, r1, #1
   84800:	18e2      	adds	r2, r4, r3
   84802:	f8dc 0008 	ldr.w	r0, [ip, #8]
   84806:	6857      	ldr	r7, [r2, #4]
   84808:	4290      	cmp	r0, r2
   8480a:	f027 0703 	bic.w	r7, r7, #3
   8480e:	d068      	beq.n	848e2 <_free_r+0x102>
   84810:	f011 0101 	ands.w	r1, r1, #1
   84814:	6057      	str	r7, [r2, #4]
   84816:	d032      	beq.n	8487e <_free_r+0x9e>
   84818:	2100      	movs	r1, #0
   8481a:	19d0      	adds	r0, r2, r7
   8481c:	6840      	ldr	r0, [r0, #4]
   8481e:	07c0      	lsls	r0, r0, #31
   84820:	d406      	bmi.n	84830 <_free_r+0x50>
   84822:	443b      	add	r3, r7
   84824:	6890      	ldr	r0, [r2, #8]
   84826:	2900      	cmp	r1, #0
   84828:	d04d      	beq.n	848c6 <_free_r+0xe6>
   8482a:	68d2      	ldr	r2, [r2, #12]
   8482c:	60c2      	str	r2, [r0, #12]
   8482e:	6090      	str	r0, [r2, #8]
   84830:	f043 0201 	orr.w	r2, r3, #1
   84834:	6062      	str	r2, [r4, #4]
   84836:	50e3      	str	r3, [r4, r3]
   84838:	b9e1      	cbnz	r1, 84874 <_free_r+0x94>
   8483a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8483e:	d32d      	bcc.n	8489c <_free_r+0xbc>
   84840:	0a5a      	lsrs	r2, r3, #9
   84842:	2a04      	cmp	r2, #4
   84844:	d869      	bhi.n	8491a <_free_r+0x13a>
   84846:	0998      	lsrs	r0, r3, #6
   84848:	3038      	adds	r0, #56	; 0x38
   8484a:	0041      	lsls	r1, r0, #1
   8484c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   84850:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84854:	4944      	ldr	r1, [pc, #272]	; (84968 <_free_r+0x188>)
   84856:	4562      	cmp	r2, ip
   84858:	d065      	beq.n	84926 <_free_r+0x146>
   8485a:	6851      	ldr	r1, [r2, #4]
   8485c:	f021 0103 	bic.w	r1, r1, #3
   84860:	428b      	cmp	r3, r1
   84862:	d202      	bcs.n	8486a <_free_r+0x8a>
   84864:	6892      	ldr	r2, [r2, #8]
   84866:	4594      	cmp	ip, r2
   84868:	d1f7      	bne.n	8485a <_free_r+0x7a>
   8486a:	68d3      	ldr	r3, [r2, #12]
   8486c:	60e3      	str	r3, [r4, #12]
   8486e:	60a2      	str	r2, [r4, #8]
   84870:	609c      	str	r4, [r3, #8]
   84872:	60d4      	str	r4, [r2, #12]
   84874:	4630      	mov	r0, r6
   84876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8487a:	f000 bdfd 	b.w	85478 <__malloc_unlock>
   8487e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84882:	f10c 0808 	add.w	r8, ip, #8
   84886:	1b64      	subs	r4, r4, r5
   84888:	68a0      	ldr	r0, [r4, #8]
   8488a:	442b      	add	r3, r5
   8488c:	4540      	cmp	r0, r8
   8488e:	d042      	beq.n	84916 <_free_r+0x136>
   84890:	68e5      	ldr	r5, [r4, #12]
   84892:	60c5      	str	r5, [r0, #12]
   84894:	60a8      	str	r0, [r5, #8]
   84896:	e7c0      	b.n	8481a <_free_r+0x3a>
   84898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8489c:	08db      	lsrs	r3, r3, #3
   8489e:	109a      	asrs	r2, r3, #2
   848a0:	2001      	movs	r0, #1
   848a2:	4090      	lsls	r0, r2
   848a4:	f8dc 1004 	ldr.w	r1, [ip, #4]
   848a8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   848ac:	689a      	ldr	r2, [r3, #8]
   848ae:	4301      	orrs	r1, r0
   848b0:	60a2      	str	r2, [r4, #8]
   848b2:	60e3      	str	r3, [r4, #12]
   848b4:	f8cc 1004 	str.w	r1, [ip, #4]
   848b8:	4630      	mov	r0, r6
   848ba:	609c      	str	r4, [r3, #8]
   848bc:	60d4      	str	r4, [r2, #12]
   848be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   848c2:	f000 bdd9 	b.w	85478 <__malloc_unlock>
   848c6:	4d29      	ldr	r5, [pc, #164]	; (8496c <_free_r+0x18c>)
   848c8:	42a8      	cmp	r0, r5
   848ca:	d1ae      	bne.n	8482a <_free_r+0x4a>
   848cc:	f043 0201 	orr.w	r2, r3, #1
   848d0:	f8cc 4014 	str.w	r4, [ip, #20]
   848d4:	f8cc 4010 	str.w	r4, [ip, #16]
   848d8:	60e0      	str	r0, [r4, #12]
   848da:	60a0      	str	r0, [r4, #8]
   848dc:	6062      	str	r2, [r4, #4]
   848de:	50e3      	str	r3, [r4, r3]
   848e0:	e7c8      	b.n	84874 <_free_r+0x94>
   848e2:	441f      	add	r7, r3
   848e4:	07cb      	lsls	r3, r1, #31
   848e6:	d407      	bmi.n	848f8 <_free_r+0x118>
   848e8:	f855 1c08 	ldr.w	r1, [r5, #-8]
   848ec:	1a64      	subs	r4, r4, r1
   848ee:	68e3      	ldr	r3, [r4, #12]
   848f0:	68a2      	ldr	r2, [r4, #8]
   848f2:	440f      	add	r7, r1
   848f4:	60d3      	str	r3, [r2, #12]
   848f6:	609a      	str	r2, [r3, #8]
   848f8:	4b1d      	ldr	r3, [pc, #116]	; (84970 <_free_r+0x190>)
   848fa:	f047 0201 	orr.w	r2, r7, #1
   848fe:	681b      	ldr	r3, [r3, #0]
   84900:	6062      	str	r2, [r4, #4]
   84902:	429f      	cmp	r7, r3
   84904:	f8cc 4008 	str.w	r4, [ip, #8]
   84908:	d3b4      	bcc.n	84874 <_free_r+0x94>
   8490a:	4b1a      	ldr	r3, [pc, #104]	; (84974 <_free_r+0x194>)
   8490c:	4630      	mov	r0, r6
   8490e:	6819      	ldr	r1, [r3, #0]
   84910:	f7ff ff18 	bl	84744 <_malloc_trim_r>
   84914:	e7ae      	b.n	84874 <_free_r+0x94>
   84916:	2101      	movs	r1, #1
   84918:	e77f      	b.n	8481a <_free_r+0x3a>
   8491a:	2a14      	cmp	r2, #20
   8491c:	d80b      	bhi.n	84936 <_free_r+0x156>
   8491e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   84922:	0041      	lsls	r1, r0, #1
   84924:	e792      	b.n	8484c <_free_r+0x6c>
   84926:	1080      	asrs	r0, r0, #2
   84928:	2501      	movs	r5, #1
   8492a:	4085      	lsls	r5, r0
   8492c:	6848      	ldr	r0, [r1, #4]
   8492e:	4613      	mov	r3, r2
   84930:	4328      	orrs	r0, r5
   84932:	6048      	str	r0, [r1, #4]
   84934:	e79a      	b.n	8486c <_free_r+0x8c>
   84936:	2a54      	cmp	r2, #84	; 0x54
   84938:	d803      	bhi.n	84942 <_free_r+0x162>
   8493a:	0b18      	lsrs	r0, r3, #12
   8493c:	306e      	adds	r0, #110	; 0x6e
   8493e:	0041      	lsls	r1, r0, #1
   84940:	e784      	b.n	8484c <_free_r+0x6c>
   84942:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84946:	d803      	bhi.n	84950 <_free_r+0x170>
   84948:	0bd8      	lsrs	r0, r3, #15
   8494a:	3077      	adds	r0, #119	; 0x77
   8494c:	0041      	lsls	r1, r0, #1
   8494e:	e77d      	b.n	8484c <_free_r+0x6c>
   84950:	f240 5154 	movw	r1, #1364	; 0x554
   84954:	428a      	cmp	r2, r1
   84956:	d803      	bhi.n	84960 <_free_r+0x180>
   84958:	0c98      	lsrs	r0, r3, #18
   8495a:	307c      	adds	r0, #124	; 0x7c
   8495c:	0041      	lsls	r1, r0, #1
   8495e:	e775      	b.n	8484c <_free_r+0x6c>
   84960:	21fc      	movs	r1, #252	; 0xfc
   84962:	207e      	movs	r0, #126	; 0x7e
   84964:	e772      	b.n	8484c <_free_r+0x6c>
   84966:	bf00      	nop
   84968:	20070460 	.word	0x20070460
   8496c:	20070468 	.word	0x20070468
   84970:	20070868 	.word	0x20070868
   84974:	2007ab68 	.word	0x2007ab68

00084978 <__sfvwrite_r>:
   84978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8497c:	6893      	ldr	r3, [r2, #8]
   8497e:	b083      	sub	sp, #12
   84980:	4616      	mov	r6, r2
   84982:	4681      	mov	r9, r0
   84984:	460c      	mov	r4, r1
   84986:	b32b      	cbz	r3, 849d4 <__sfvwrite_r+0x5c>
   84988:	898b      	ldrh	r3, [r1, #12]
   8498a:	0719      	lsls	r1, r3, #28
   8498c:	d526      	bpl.n	849dc <__sfvwrite_r+0x64>
   8498e:	6922      	ldr	r2, [r4, #16]
   84990:	b322      	cbz	r2, 849dc <__sfvwrite_r+0x64>
   84992:	f003 0202 	and.w	r2, r3, #2
   84996:	b292      	uxth	r2, r2
   84998:	6835      	ldr	r5, [r6, #0]
   8499a:	2a00      	cmp	r2, #0
   8499c:	d02c      	beq.n	849f8 <__sfvwrite_r+0x80>
   8499e:	f04f 0a00 	mov.w	sl, #0
   849a2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 84c8c <__sfvwrite_r+0x314>
   849a6:	46d0      	mov	r8, sl
   849a8:	45d8      	cmp	r8, fp
   849aa:	bf34      	ite	cc
   849ac:	4643      	movcc	r3, r8
   849ae:	465b      	movcs	r3, fp
   849b0:	4652      	mov	r2, sl
   849b2:	4648      	mov	r0, r9
   849b4:	f1b8 0f00 	cmp.w	r8, #0
   849b8:	d04f      	beq.n	84a5a <__sfvwrite_r+0xe2>
   849ba:	69e1      	ldr	r1, [r4, #28]
   849bc:	6a67      	ldr	r7, [r4, #36]	; 0x24
   849be:	47b8      	blx	r7
   849c0:	2800      	cmp	r0, #0
   849c2:	dd56      	ble.n	84a72 <__sfvwrite_r+0xfa>
   849c4:	68b3      	ldr	r3, [r6, #8]
   849c6:	4482      	add	sl, r0
   849c8:	1a1b      	subs	r3, r3, r0
   849ca:	ebc0 0808 	rsb	r8, r0, r8
   849ce:	60b3      	str	r3, [r6, #8]
   849d0:	2b00      	cmp	r3, #0
   849d2:	d1e9      	bne.n	849a8 <__sfvwrite_r+0x30>
   849d4:	2000      	movs	r0, #0
   849d6:	b003      	add	sp, #12
   849d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849dc:	4648      	mov	r0, r9
   849de:	4621      	mov	r1, r4
   849e0:	f7ff fc88 	bl	842f4 <__swsetup_r>
   849e4:	2800      	cmp	r0, #0
   849e6:	f040 8148 	bne.w	84c7a <__sfvwrite_r+0x302>
   849ea:	89a3      	ldrh	r3, [r4, #12]
   849ec:	6835      	ldr	r5, [r6, #0]
   849ee:	f003 0202 	and.w	r2, r3, #2
   849f2:	b292      	uxth	r2, r2
   849f4:	2a00      	cmp	r2, #0
   849f6:	d1d2      	bne.n	8499e <__sfvwrite_r+0x26>
   849f8:	f013 0a01 	ands.w	sl, r3, #1
   849fc:	d142      	bne.n	84a84 <__sfvwrite_r+0x10c>
   849fe:	46d0      	mov	r8, sl
   84a00:	f1b8 0f00 	cmp.w	r8, #0
   84a04:	d023      	beq.n	84a4e <__sfvwrite_r+0xd6>
   84a06:	059a      	lsls	r2, r3, #22
   84a08:	68a7      	ldr	r7, [r4, #8]
   84a0a:	d576      	bpl.n	84afa <__sfvwrite_r+0x182>
   84a0c:	45b8      	cmp	r8, r7
   84a0e:	f0c0 80a4 	bcc.w	84b5a <__sfvwrite_r+0x1e2>
   84a12:	f413 6f90 	tst.w	r3, #1152	; 0x480
   84a16:	f040 80b2 	bne.w	84b7e <__sfvwrite_r+0x206>
   84a1a:	6820      	ldr	r0, [r4, #0]
   84a1c:	46bb      	mov	fp, r7
   84a1e:	4651      	mov	r1, sl
   84a20:	465a      	mov	r2, fp
   84a22:	f000 fcc1 	bl	853a8 <memmove>
   84a26:	68a2      	ldr	r2, [r4, #8]
   84a28:	6821      	ldr	r1, [r4, #0]
   84a2a:	1bd2      	subs	r2, r2, r7
   84a2c:	eb01 030b 	add.w	r3, r1, fp
   84a30:	60a2      	str	r2, [r4, #8]
   84a32:	6023      	str	r3, [r4, #0]
   84a34:	4642      	mov	r2, r8
   84a36:	68b3      	ldr	r3, [r6, #8]
   84a38:	4492      	add	sl, r2
   84a3a:	1a9b      	subs	r3, r3, r2
   84a3c:	ebc2 0808 	rsb	r8, r2, r8
   84a40:	60b3      	str	r3, [r6, #8]
   84a42:	2b00      	cmp	r3, #0
   84a44:	d0c6      	beq.n	849d4 <__sfvwrite_r+0x5c>
   84a46:	89a3      	ldrh	r3, [r4, #12]
   84a48:	f1b8 0f00 	cmp.w	r8, #0
   84a4c:	d1db      	bne.n	84a06 <__sfvwrite_r+0x8e>
   84a4e:	f8d5 a000 	ldr.w	sl, [r5]
   84a52:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84a56:	3508      	adds	r5, #8
   84a58:	e7d2      	b.n	84a00 <__sfvwrite_r+0x88>
   84a5a:	f8d5 a000 	ldr.w	sl, [r5]
   84a5e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84a62:	3508      	adds	r5, #8
   84a64:	e7a0      	b.n	849a8 <__sfvwrite_r+0x30>
   84a66:	4648      	mov	r0, r9
   84a68:	4621      	mov	r1, r4
   84a6a:	f7ff fd59 	bl	84520 <_fflush_r>
   84a6e:	2800      	cmp	r0, #0
   84a70:	d059      	beq.n	84b26 <__sfvwrite_r+0x1ae>
   84a72:	89a3      	ldrh	r3, [r4, #12]
   84a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84a78:	f04f 30ff 	mov.w	r0, #4294967295
   84a7c:	81a3      	strh	r3, [r4, #12]
   84a7e:	b003      	add	sp, #12
   84a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a84:	4692      	mov	sl, r2
   84a86:	9201      	str	r2, [sp, #4]
   84a88:	4693      	mov	fp, r2
   84a8a:	4690      	mov	r8, r2
   84a8c:	f1b8 0f00 	cmp.w	r8, #0
   84a90:	d02b      	beq.n	84aea <__sfvwrite_r+0x172>
   84a92:	9f01      	ldr	r7, [sp, #4]
   84a94:	2f00      	cmp	r7, #0
   84a96:	d064      	beq.n	84b62 <__sfvwrite_r+0x1ea>
   84a98:	6820      	ldr	r0, [r4, #0]
   84a9a:	6921      	ldr	r1, [r4, #16]
   84a9c:	45c2      	cmp	sl, r8
   84a9e:	bf34      	ite	cc
   84aa0:	4653      	movcc	r3, sl
   84aa2:	4643      	movcs	r3, r8
   84aa4:	4288      	cmp	r0, r1
   84aa6:	461f      	mov	r7, r3
   84aa8:	f8d4 c008 	ldr.w	ip, [r4, #8]
   84aac:	6962      	ldr	r2, [r4, #20]
   84aae:	d903      	bls.n	84ab8 <__sfvwrite_r+0x140>
   84ab0:	4494      	add	ip, r2
   84ab2:	4563      	cmp	r3, ip
   84ab4:	f300 80ae 	bgt.w	84c14 <__sfvwrite_r+0x29c>
   84ab8:	4293      	cmp	r3, r2
   84aba:	db36      	blt.n	84b2a <__sfvwrite_r+0x1b2>
   84abc:	4613      	mov	r3, r2
   84abe:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84ac0:	4648      	mov	r0, r9
   84ac2:	69e1      	ldr	r1, [r4, #28]
   84ac4:	465a      	mov	r2, fp
   84ac6:	47b8      	blx	r7
   84ac8:	1e07      	subs	r7, r0, #0
   84aca:	ddd2      	ble.n	84a72 <__sfvwrite_r+0xfa>
   84acc:	ebba 0a07 	subs.w	sl, sl, r7
   84ad0:	d03a      	beq.n	84b48 <__sfvwrite_r+0x1d0>
   84ad2:	68b3      	ldr	r3, [r6, #8]
   84ad4:	44bb      	add	fp, r7
   84ad6:	1bdb      	subs	r3, r3, r7
   84ad8:	ebc7 0808 	rsb	r8, r7, r8
   84adc:	60b3      	str	r3, [r6, #8]
   84ade:	2b00      	cmp	r3, #0
   84ae0:	f43f af78 	beq.w	849d4 <__sfvwrite_r+0x5c>
   84ae4:	f1b8 0f00 	cmp.w	r8, #0
   84ae8:	d1d3      	bne.n	84a92 <__sfvwrite_r+0x11a>
   84aea:	2700      	movs	r7, #0
   84aec:	f8d5 b000 	ldr.w	fp, [r5]
   84af0:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84af4:	9701      	str	r7, [sp, #4]
   84af6:	3508      	adds	r5, #8
   84af8:	e7c8      	b.n	84a8c <__sfvwrite_r+0x114>
   84afa:	6820      	ldr	r0, [r4, #0]
   84afc:	6923      	ldr	r3, [r4, #16]
   84afe:	4298      	cmp	r0, r3
   84b00:	d802      	bhi.n	84b08 <__sfvwrite_r+0x190>
   84b02:	6963      	ldr	r3, [r4, #20]
   84b04:	4598      	cmp	r8, r3
   84b06:	d272      	bcs.n	84bee <__sfvwrite_r+0x276>
   84b08:	45b8      	cmp	r8, r7
   84b0a:	bf38      	it	cc
   84b0c:	4647      	movcc	r7, r8
   84b0e:	463a      	mov	r2, r7
   84b10:	4651      	mov	r1, sl
   84b12:	f000 fc49 	bl	853a8 <memmove>
   84b16:	68a3      	ldr	r3, [r4, #8]
   84b18:	6822      	ldr	r2, [r4, #0]
   84b1a:	1bdb      	subs	r3, r3, r7
   84b1c:	443a      	add	r2, r7
   84b1e:	60a3      	str	r3, [r4, #8]
   84b20:	6022      	str	r2, [r4, #0]
   84b22:	2b00      	cmp	r3, #0
   84b24:	d09f      	beq.n	84a66 <__sfvwrite_r+0xee>
   84b26:	463a      	mov	r2, r7
   84b28:	e785      	b.n	84a36 <__sfvwrite_r+0xbe>
   84b2a:	461a      	mov	r2, r3
   84b2c:	4659      	mov	r1, fp
   84b2e:	9300      	str	r3, [sp, #0]
   84b30:	f000 fc3a 	bl	853a8 <memmove>
   84b34:	9b00      	ldr	r3, [sp, #0]
   84b36:	68a1      	ldr	r1, [r4, #8]
   84b38:	6822      	ldr	r2, [r4, #0]
   84b3a:	1ac9      	subs	r1, r1, r3
   84b3c:	ebba 0a07 	subs.w	sl, sl, r7
   84b40:	4413      	add	r3, r2
   84b42:	60a1      	str	r1, [r4, #8]
   84b44:	6023      	str	r3, [r4, #0]
   84b46:	d1c4      	bne.n	84ad2 <__sfvwrite_r+0x15a>
   84b48:	4648      	mov	r0, r9
   84b4a:	4621      	mov	r1, r4
   84b4c:	f7ff fce8 	bl	84520 <_fflush_r>
   84b50:	2800      	cmp	r0, #0
   84b52:	d18e      	bne.n	84a72 <__sfvwrite_r+0xfa>
   84b54:	f8cd a004 	str.w	sl, [sp, #4]
   84b58:	e7bb      	b.n	84ad2 <__sfvwrite_r+0x15a>
   84b5a:	6820      	ldr	r0, [r4, #0]
   84b5c:	4647      	mov	r7, r8
   84b5e:	46c3      	mov	fp, r8
   84b60:	e75d      	b.n	84a1e <__sfvwrite_r+0xa6>
   84b62:	4658      	mov	r0, fp
   84b64:	210a      	movs	r1, #10
   84b66:	4642      	mov	r2, r8
   84b68:	f000 fbd4 	bl	85314 <memchr>
   84b6c:	2800      	cmp	r0, #0
   84b6e:	d07f      	beq.n	84c70 <__sfvwrite_r+0x2f8>
   84b70:	f100 0a01 	add.w	sl, r0, #1
   84b74:	2701      	movs	r7, #1
   84b76:	ebcb 0a0a 	rsb	sl, fp, sl
   84b7a:	9701      	str	r7, [sp, #4]
   84b7c:	e78c      	b.n	84a98 <__sfvwrite_r+0x120>
   84b7e:	6822      	ldr	r2, [r4, #0]
   84b80:	6921      	ldr	r1, [r4, #16]
   84b82:	6967      	ldr	r7, [r4, #20]
   84b84:	ebc1 0c02 	rsb	ip, r1, r2
   84b88:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   84b8c:	f10c 0201 	add.w	r2, ip, #1
   84b90:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   84b94:	4442      	add	r2, r8
   84b96:	107f      	asrs	r7, r7, #1
   84b98:	4297      	cmp	r7, r2
   84b9a:	bf34      	ite	cc
   84b9c:	4617      	movcc	r7, r2
   84b9e:	463a      	movcs	r2, r7
   84ba0:	055b      	lsls	r3, r3, #21
   84ba2:	d54f      	bpl.n	84c44 <__sfvwrite_r+0x2cc>
   84ba4:	4611      	mov	r1, r2
   84ba6:	4648      	mov	r0, r9
   84ba8:	f8cd c000 	str.w	ip, [sp]
   84bac:	f000 f916 	bl	84ddc <_malloc_r>
   84bb0:	f8dd c000 	ldr.w	ip, [sp]
   84bb4:	4683      	mov	fp, r0
   84bb6:	2800      	cmp	r0, #0
   84bb8:	d062      	beq.n	84c80 <__sfvwrite_r+0x308>
   84bba:	4662      	mov	r2, ip
   84bbc:	6921      	ldr	r1, [r4, #16]
   84bbe:	f8cd c000 	str.w	ip, [sp]
   84bc2:	f7fe fb49 	bl	83258 <memcpy>
   84bc6:	89a2      	ldrh	r2, [r4, #12]
   84bc8:	f8dd c000 	ldr.w	ip, [sp]
   84bcc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   84bd0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   84bd4:	81a2      	strh	r2, [r4, #12]
   84bd6:	eb0b 000c 	add.w	r0, fp, ip
   84bda:	ebcc 0207 	rsb	r2, ip, r7
   84bde:	f8c4 b010 	str.w	fp, [r4, #16]
   84be2:	6167      	str	r7, [r4, #20]
   84be4:	6020      	str	r0, [r4, #0]
   84be6:	60a2      	str	r2, [r4, #8]
   84be8:	4647      	mov	r7, r8
   84bea:	46c3      	mov	fp, r8
   84bec:	e717      	b.n	84a1e <__sfvwrite_r+0xa6>
   84bee:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   84bf2:	4590      	cmp	r8, r2
   84bf4:	bf38      	it	cc
   84bf6:	4642      	movcc	r2, r8
   84bf8:	fb92 f2f3 	sdiv	r2, r2, r3
   84bfc:	fb02 f303 	mul.w	r3, r2, r3
   84c00:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84c02:	4648      	mov	r0, r9
   84c04:	69e1      	ldr	r1, [r4, #28]
   84c06:	4652      	mov	r2, sl
   84c08:	47b8      	blx	r7
   84c0a:	2800      	cmp	r0, #0
   84c0c:	f77f af31 	ble.w	84a72 <__sfvwrite_r+0xfa>
   84c10:	4602      	mov	r2, r0
   84c12:	e710      	b.n	84a36 <__sfvwrite_r+0xbe>
   84c14:	4662      	mov	r2, ip
   84c16:	4659      	mov	r1, fp
   84c18:	f8cd c000 	str.w	ip, [sp]
   84c1c:	f000 fbc4 	bl	853a8 <memmove>
   84c20:	f8dd c000 	ldr.w	ip, [sp]
   84c24:	6823      	ldr	r3, [r4, #0]
   84c26:	4648      	mov	r0, r9
   84c28:	4463      	add	r3, ip
   84c2a:	6023      	str	r3, [r4, #0]
   84c2c:	4621      	mov	r1, r4
   84c2e:	f8cd c000 	str.w	ip, [sp]
   84c32:	f7ff fc75 	bl	84520 <_fflush_r>
   84c36:	f8dd c000 	ldr.w	ip, [sp]
   84c3a:	2800      	cmp	r0, #0
   84c3c:	f47f af19 	bne.w	84a72 <__sfvwrite_r+0xfa>
   84c40:	4667      	mov	r7, ip
   84c42:	e743      	b.n	84acc <__sfvwrite_r+0x154>
   84c44:	4648      	mov	r0, r9
   84c46:	f8cd c000 	str.w	ip, [sp]
   84c4a:	f000 fc17 	bl	8547c <_realloc_r>
   84c4e:	f8dd c000 	ldr.w	ip, [sp]
   84c52:	4683      	mov	fp, r0
   84c54:	2800      	cmp	r0, #0
   84c56:	d1be      	bne.n	84bd6 <__sfvwrite_r+0x25e>
   84c58:	4648      	mov	r0, r9
   84c5a:	6921      	ldr	r1, [r4, #16]
   84c5c:	f7ff fdc0 	bl	847e0 <_free_r>
   84c60:	89a3      	ldrh	r3, [r4, #12]
   84c62:	220c      	movs	r2, #12
   84c64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84c68:	b29b      	uxth	r3, r3
   84c6a:	f8c9 2000 	str.w	r2, [r9]
   84c6e:	e701      	b.n	84a74 <__sfvwrite_r+0xfc>
   84c70:	2701      	movs	r7, #1
   84c72:	f108 0a01 	add.w	sl, r8, #1
   84c76:	9701      	str	r7, [sp, #4]
   84c78:	e70e      	b.n	84a98 <__sfvwrite_r+0x120>
   84c7a:	f04f 30ff 	mov.w	r0, #4294967295
   84c7e:	e6aa      	b.n	849d6 <__sfvwrite_r+0x5e>
   84c80:	230c      	movs	r3, #12
   84c82:	f8c9 3000 	str.w	r3, [r9]
   84c86:	89a3      	ldrh	r3, [r4, #12]
   84c88:	e6f4      	b.n	84a74 <__sfvwrite_r+0xfc>
   84c8a:	bf00      	nop
   84c8c:	7ffffc00 	.word	0x7ffffc00

00084c90 <_fwalk>:
   84c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84c94:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   84c98:	4688      	mov	r8, r1
   84c9a:	d019      	beq.n	84cd0 <_fwalk+0x40>
   84c9c:	2600      	movs	r6, #0
   84c9e:	687d      	ldr	r5, [r7, #4]
   84ca0:	68bc      	ldr	r4, [r7, #8]
   84ca2:	3d01      	subs	r5, #1
   84ca4:	d40e      	bmi.n	84cc4 <_fwalk+0x34>
   84ca6:	89a3      	ldrh	r3, [r4, #12]
   84ca8:	3d01      	subs	r5, #1
   84caa:	2b01      	cmp	r3, #1
   84cac:	d906      	bls.n	84cbc <_fwalk+0x2c>
   84cae:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   84cb2:	4620      	mov	r0, r4
   84cb4:	3301      	adds	r3, #1
   84cb6:	d001      	beq.n	84cbc <_fwalk+0x2c>
   84cb8:	47c0      	blx	r8
   84cba:	4306      	orrs	r6, r0
   84cbc:	1c6b      	adds	r3, r5, #1
   84cbe:	f104 0468 	add.w	r4, r4, #104	; 0x68
   84cc2:	d1f0      	bne.n	84ca6 <_fwalk+0x16>
   84cc4:	683f      	ldr	r7, [r7, #0]
   84cc6:	2f00      	cmp	r7, #0
   84cc8:	d1e9      	bne.n	84c9e <_fwalk+0xe>
   84cca:	4630      	mov	r0, r6
   84ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84cd0:	463e      	mov	r6, r7
   84cd2:	4630      	mov	r0, r6
   84cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00084cd8 <__locale_charset>:
   84cd8:	4800      	ldr	r0, [pc, #0]	; (84cdc <__locale_charset+0x4>)
   84cda:	4770      	bx	lr
   84cdc:	2007043c 	.word	0x2007043c

00084ce0 <__locale_mb_cur_max>:
   84ce0:	4b01      	ldr	r3, [pc, #4]	; (84ce8 <__locale_mb_cur_max+0x8>)
   84ce2:	6818      	ldr	r0, [r3, #0]
   84ce4:	4770      	bx	lr
   84ce6:	bf00      	nop
   84ce8:	2007045c 	.word	0x2007045c

00084cec <__smakebuf_r>:
   84cec:	b5f0      	push	{r4, r5, r6, r7, lr}
   84cee:	898b      	ldrh	r3, [r1, #12]
   84cf0:	b091      	sub	sp, #68	; 0x44
   84cf2:	b29a      	uxth	r2, r3
   84cf4:	0796      	lsls	r6, r2, #30
   84cf6:	460c      	mov	r4, r1
   84cf8:	4605      	mov	r5, r0
   84cfa:	d437      	bmi.n	84d6c <__smakebuf_r+0x80>
   84cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84d00:	2900      	cmp	r1, #0
   84d02:	db17      	blt.n	84d34 <__smakebuf_r+0x48>
   84d04:	aa01      	add	r2, sp, #4
   84d06:	f000 ff39 	bl	85b7c <_fstat_r>
   84d0a:	2800      	cmp	r0, #0
   84d0c:	db10      	blt.n	84d30 <__smakebuf_r+0x44>
   84d0e:	9b02      	ldr	r3, [sp, #8]
   84d10:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   84d14:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   84d18:	424f      	negs	r7, r1
   84d1a:	414f      	adcs	r7, r1
   84d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84d20:	d02c      	beq.n	84d7c <__smakebuf_r+0x90>
   84d22:	89a3      	ldrh	r3, [r4, #12]
   84d24:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84d28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84d2c:	81a3      	strh	r3, [r4, #12]
   84d2e:	e00b      	b.n	84d48 <__smakebuf_r+0x5c>
   84d30:	89a3      	ldrh	r3, [r4, #12]
   84d32:	b29a      	uxth	r2, r3
   84d34:	f012 0f80 	tst.w	r2, #128	; 0x80
   84d38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84d3c:	81a3      	strh	r3, [r4, #12]
   84d3e:	bf14      	ite	ne
   84d40:	2640      	movne	r6, #64	; 0x40
   84d42:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   84d46:	2700      	movs	r7, #0
   84d48:	4628      	mov	r0, r5
   84d4a:	4631      	mov	r1, r6
   84d4c:	f000 f846 	bl	84ddc <_malloc_r>
   84d50:	89a3      	ldrh	r3, [r4, #12]
   84d52:	2800      	cmp	r0, #0
   84d54:	d029      	beq.n	84daa <__smakebuf_r+0xbe>
   84d56:	4a1b      	ldr	r2, [pc, #108]	; (84dc4 <__smakebuf_r+0xd8>)
   84d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84d5c:	63ea      	str	r2, [r5, #60]	; 0x3c
   84d5e:	81a3      	strh	r3, [r4, #12]
   84d60:	6020      	str	r0, [r4, #0]
   84d62:	6120      	str	r0, [r4, #16]
   84d64:	6166      	str	r6, [r4, #20]
   84d66:	b9a7      	cbnz	r7, 84d92 <__smakebuf_r+0xa6>
   84d68:	b011      	add	sp, #68	; 0x44
   84d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84d6c:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84d70:	2201      	movs	r2, #1
   84d72:	600b      	str	r3, [r1, #0]
   84d74:	610b      	str	r3, [r1, #16]
   84d76:	614a      	str	r2, [r1, #20]
   84d78:	b011      	add	sp, #68	; 0x44
   84d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84d7c:	4a12      	ldr	r2, [pc, #72]	; (84dc8 <__smakebuf_r+0xdc>)
   84d7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   84d80:	4293      	cmp	r3, r2
   84d82:	d1ce      	bne.n	84d22 <__smakebuf_r+0x36>
   84d84:	89a3      	ldrh	r3, [r4, #12]
   84d86:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84d8a:	4333      	orrs	r3, r6
   84d8c:	81a3      	strh	r3, [r4, #12]
   84d8e:	64e6      	str	r6, [r4, #76]	; 0x4c
   84d90:	e7da      	b.n	84d48 <__smakebuf_r+0x5c>
   84d92:	4628      	mov	r0, r5
   84d94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84d98:	f000 ff04 	bl	85ba4 <_isatty_r>
   84d9c:	2800      	cmp	r0, #0
   84d9e:	d0e3      	beq.n	84d68 <__smakebuf_r+0x7c>
   84da0:	89a3      	ldrh	r3, [r4, #12]
   84da2:	f043 0301 	orr.w	r3, r3, #1
   84da6:	81a3      	strh	r3, [r4, #12]
   84da8:	e7de      	b.n	84d68 <__smakebuf_r+0x7c>
   84daa:	059a      	lsls	r2, r3, #22
   84dac:	d4dc      	bmi.n	84d68 <__smakebuf_r+0x7c>
   84dae:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84db2:	f043 0302 	orr.w	r3, r3, #2
   84db6:	2101      	movs	r1, #1
   84db8:	81a3      	strh	r3, [r4, #12]
   84dba:	6022      	str	r2, [r4, #0]
   84dbc:	6122      	str	r2, [r4, #16]
   84dbe:	6161      	str	r1, [r4, #20]
   84dc0:	e7d2      	b.n	84d68 <__smakebuf_r+0x7c>
   84dc2:	bf00      	nop
   84dc4:	0008454d 	.word	0x0008454d
   84dc8:	000858bd 	.word	0x000858bd

00084dcc <malloc>:
   84dcc:	4b02      	ldr	r3, [pc, #8]	; (84dd8 <malloc+0xc>)
   84dce:	4601      	mov	r1, r0
   84dd0:	6818      	ldr	r0, [r3, #0]
   84dd2:	f000 b803 	b.w	84ddc <_malloc_r>
   84dd6:	bf00      	nop
   84dd8:	20070438 	.word	0x20070438

00084ddc <_malloc_r>:
   84ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84de0:	f101 050b 	add.w	r5, r1, #11
   84de4:	2d16      	cmp	r5, #22
   84de6:	b083      	sub	sp, #12
   84de8:	4606      	mov	r6, r0
   84dea:	d927      	bls.n	84e3c <_malloc_r+0x60>
   84dec:	f035 0507 	bics.w	r5, r5, #7
   84df0:	d427      	bmi.n	84e42 <_malloc_r+0x66>
   84df2:	42a9      	cmp	r1, r5
   84df4:	d825      	bhi.n	84e42 <_malloc_r+0x66>
   84df6:	4630      	mov	r0, r6
   84df8:	f000 fb3c 	bl	85474 <__malloc_lock>
   84dfc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84e00:	d226      	bcs.n	84e50 <_malloc_r+0x74>
   84e02:	4fc1      	ldr	r7, [pc, #772]	; (85108 <_malloc_r+0x32c>)
   84e04:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   84e08:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84e0c:	68dc      	ldr	r4, [r3, #12]
   84e0e:	429c      	cmp	r4, r3
   84e10:	f000 81d2 	beq.w	851b8 <_malloc_r+0x3dc>
   84e14:	6863      	ldr	r3, [r4, #4]
   84e16:	68e2      	ldr	r2, [r4, #12]
   84e18:	f023 0303 	bic.w	r3, r3, #3
   84e1c:	4423      	add	r3, r4
   84e1e:	6858      	ldr	r0, [r3, #4]
   84e20:	68a1      	ldr	r1, [r4, #8]
   84e22:	f040 0501 	orr.w	r5, r0, #1
   84e26:	60ca      	str	r2, [r1, #12]
   84e28:	4630      	mov	r0, r6
   84e2a:	6091      	str	r1, [r2, #8]
   84e2c:	605d      	str	r5, [r3, #4]
   84e2e:	f000 fb23 	bl	85478 <__malloc_unlock>
   84e32:	3408      	adds	r4, #8
   84e34:	4620      	mov	r0, r4
   84e36:	b003      	add	sp, #12
   84e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e3c:	2510      	movs	r5, #16
   84e3e:	42a9      	cmp	r1, r5
   84e40:	d9d9      	bls.n	84df6 <_malloc_r+0x1a>
   84e42:	2400      	movs	r4, #0
   84e44:	230c      	movs	r3, #12
   84e46:	4620      	mov	r0, r4
   84e48:	6033      	str	r3, [r6, #0]
   84e4a:	b003      	add	sp, #12
   84e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e50:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   84e54:	f000 8089 	beq.w	84f6a <_malloc_r+0x18e>
   84e58:	f1bc 0f04 	cmp.w	ip, #4
   84e5c:	f200 8160 	bhi.w	85120 <_malloc_r+0x344>
   84e60:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   84e64:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   84e68:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84e6c:	4fa6      	ldr	r7, [pc, #664]	; (85108 <_malloc_r+0x32c>)
   84e6e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   84e72:	68cc      	ldr	r4, [r1, #12]
   84e74:	42a1      	cmp	r1, r4
   84e76:	d105      	bne.n	84e84 <_malloc_r+0xa8>
   84e78:	e00c      	b.n	84e94 <_malloc_r+0xb8>
   84e7a:	2b00      	cmp	r3, #0
   84e7c:	da79      	bge.n	84f72 <_malloc_r+0x196>
   84e7e:	68e4      	ldr	r4, [r4, #12]
   84e80:	42a1      	cmp	r1, r4
   84e82:	d007      	beq.n	84e94 <_malloc_r+0xb8>
   84e84:	6862      	ldr	r2, [r4, #4]
   84e86:	f022 0203 	bic.w	r2, r2, #3
   84e8a:	1b53      	subs	r3, r2, r5
   84e8c:	2b0f      	cmp	r3, #15
   84e8e:	ddf4      	ble.n	84e7a <_malloc_r+0x9e>
   84e90:	f10c 3cff 	add.w	ip, ip, #4294967295
   84e94:	f10c 0c01 	add.w	ip, ip, #1
   84e98:	4b9b      	ldr	r3, [pc, #620]	; (85108 <_malloc_r+0x32c>)
   84e9a:	693c      	ldr	r4, [r7, #16]
   84e9c:	f103 0e08 	add.w	lr, r3, #8
   84ea0:	4574      	cmp	r4, lr
   84ea2:	f000 817e 	beq.w	851a2 <_malloc_r+0x3c6>
   84ea6:	6861      	ldr	r1, [r4, #4]
   84ea8:	f021 0103 	bic.w	r1, r1, #3
   84eac:	1b4a      	subs	r2, r1, r5
   84eae:	2a0f      	cmp	r2, #15
   84eb0:	f300 8164 	bgt.w	8517c <_malloc_r+0x3a0>
   84eb4:	2a00      	cmp	r2, #0
   84eb6:	f8c3 e014 	str.w	lr, [r3, #20]
   84eba:	f8c3 e010 	str.w	lr, [r3, #16]
   84ebe:	da69      	bge.n	84f94 <_malloc_r+0x1b8>
   84ec0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84ec4:	f080 813a 	bcs.w	8513c <_malloc_r+0x360>
   84ec8:	08c9      	lsrs	r1, r1, #3
   84eca:	108a      	asrs	r2, r1, #2
   84ecc:	f04f 0801 	mov.w	r8, #1
   84ed0:	fa08 f802 	lsl.w	r8, r8, r2
   84ed4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   84ed8:	685a      	ldr	r2, [r3, #4]
   84eda:	6888      	ldr	r0, [r1, #8]
   84edc:	ea48 0202 	orr.w	r2, r8, r2
   84ee0:	60a0      	str	r0, [r4, #8]
   84ee2:	60e1      	str	r1, [r4, #12]
   84ee4:	605a      	str	r2, [r3, #4]
   84ee6:	608c      	str	r4, [r1, #8]
   84ee8:	60c4      	str	r4, [r0, #12]
   84eea:	ea4f 03ac 	mov.w	r3, ip, asr #2
   84eee:	2001      	movs	r0, #1
   84ef0:	4098      	lsls	r0, r3
   84ef2:	4290      	cmp	r0, r2
   84ef4:	d85b      	bhi.n	84fae <_malloc_r+0x1d2>
   84ef6:	4202      	tst	r2, r0
   84ef8:	d106      	bne.n	84f08 <_malloc_r+0x12c>
   84efa:	f02c 0c03 	bic.w	ip, ip, #3
   84efe:	0040      	lsls	r0, r0, #1
   84f00:	4202      	tst	r2, r0
   84f02:	f10c 0c04 	add.w	ip, ip, #4
   84f06:	d0fa      	beq.n	84efe <_malloc_r+0x122>
   84f08:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84f0c:	4644      	mov	r4, r8
   84f0e:	46e1      	mov	r9, ip
   84f10:	68e3      	ldr	r3, [r4, #12]
   84f12:	429c      	cmp	r4, r3
   84f14:	d107      	bne.n	84f26 <_malloc_r+0x14a>
   84f16:	e146      	b.n	851a6 <_malloc_r+0x3ca>
   84f18:	2a00      	cmp	r2, #0
   84f1a:	f280 8157 	bge.w	851cc <_malloc_r+0x3f0>
   84f1e:	68db      	ldr	r3, [r3, #12]
   84f20:	429c      	cmp	r4, r3
   84f22:	f000 8140 	beq.w	851a6 <_malloc_r+0x3ca>
   84f26:	6859      	ldr	r1, [r3, #4]
   84f28:	f021 0103 	bic.w	r1, r1, #3
   84f2c:	1b4a      	subs	r2, r1, r5
   84f2e:	2a0f      	cmp	r2, #15
   84f30:	ddf2      	ble.n	84f18 <_malloc_r+0x13c>
   84f32:	461c      	mov	r4, r3
   84f34:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84f38:	68d9      	ldr	r1, [r3, #12]
   84f3a:	f045 0901 	orr.w	r9, r5, #1
   84f3e:	f042 0801 	orr.w	r8, r2, #1
   84f42:	441d      	add	r5, r3
   84f44:	f8c3 9004 	str.w	r9, [r3, #4]
   84f48:	4630      	mov	r0, r6
   84f4a:	f8cc 100c 	str.w	r1, [ip, #12]
   84f4e:	f8c1 c008 	str.w	ip, [r1, #8]
   84f52:	617d      	str	r5, [r7, #20]
   84f54:	613d      	str	r5, [r7, #16]
   84f56:	f8c5 e00c 	str.w	lr, [r5, #12]
   84f5a:	f8c5 e008 	str.w	lr, [r5, #8]
   84f5e:	f8c5 8004 	str.w	r8, [r5, #4]
   84f62:	50aa      	str	r2, [r5, r2]
   84f64:	f000 fa88 	bl	85478 <__malloc_unlock>
   84f68:	e764      	b.n	84e34 <_malloc_r+0x58>
   84f6a:	217e      	movs	r1, #126	; 0x7e
   84f6c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84f70:	e77c      	b.n	84e6c <_malloc_r+0x90>
   84f72:	4422      	add	r2, r4
   84f74:	6850      	ldr	r0, [r2, #4]
   84f76:	68e3      	ldr	r3, [r4, #12]
   84f78:	68a1      	ldr	r1, [r4, #8]
   84f7a:	f040 0501 	orr.w	r5, r0, #1
   84f7e:	60cb      	str	r3, [r1, #12]
   84f80:	4630      	mov	r0, r6
   84f82:	6099      	str	r1, [r3, #8]
   84f84:	6055      	str	r5, [r2, #4]
   84f86:	f000 fa77 	bl	85478 <__malloc_unlock>
   84f8a:	3408      	adds	r4, #8
   84f8c:	4620      	mov	r0, r4
   84f8e:	b003      	add	sp, #12
   84f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f94:	4421      	add	r1, r4
   84f96:	684b      	ldr	r3, [r1, #4]
   84f98:	4630      	mov	r0, r6
   84f9a:	f043 0301 	orr.w	r3, r3, #1
   84f9e:	604b      	str	r3, [r1, #4]
   84fa0:	f000 fa6a 	bl	85478 <__malloc_unlock>
   84fa4:	3408      	adds	r4, #8
   84fa6:	4620      	mov	r0, r4
   84fa8:	b003      	add	sp, #12
   84faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fae:	68bc      	ldr	r4, [r7, #8]
   84fb0:	6863      	ldr	r3, [r4, #4]
   84fb2:	f023 0903 	bic.w	r9, r3, #3
   84fb6:	45a9      	cmp	r9, r5
   84fb8:	d304      	bcc.n	84fc4 <_malloc_r+0x1e8>
   84fba:	ebc5 0309 	rsb	r3, r5, r9
   84fbe:	2b0f      	cmp	r3, #15
   84fc0:	f300 8091 	bgt.w	850e6 <_malloc_r+0x30a>
   84fc4:	4b51      	ldr	r3, [pc, #324]	; (8510c <_malloc_r+0x330>)
   84fc6:	4a52      	ldr	r2, [pc, #328]	; (85110 <_malloc_r+0x334>)
   84fc8:	6819      	ldr	r1, [r3, #0]
   84fca:	6813      	ldr	r3, [r2, #0]
   84fcc:	eb05 0a01 	add.w	sl, r5, r1
   84fd0:	3301      	adds	r3, #1
   84fd2:	eb04 0b09 	add.w	fp, r4, r9
   84fd6:	f000 8161 	beq.w	8529c <_malloc_r+0x4c0>
   84fda:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   84fde:	f10a 0a0f 	add.w	sl, sl, #15
   84fe2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   84fe6:	f02a 0a0f 	bic.w	sl, sl, #15
   84fea:	4630      	mov	r0, r6
   84fec:	4651      	mov	r1, sl
   84fee:	9201      	str	r2, [sp, #4]
   84ff0:	f000 fc24 	bl	8583c <_sbrk_r>
   84ff4:	f1b0 3fff 	cmp.w	r0, #4294967295
   84ff8:	4680      	mov	r8, r0
   84ffa:	9a01      	ldr	r2, [sp, #4]
   84ffc:	f000 8101 	beq.w	85202 <_malloc_r+0x426>
   85000:	4583      	cmp	fp, r0
   85002:	f200 80fb 	bhi.w	851fc <_malloc_r+0x420>
   85006:	f8df c114 	ldr.w	ip, [pc, #276]	; 8511c <_malloc_r+0x340>
   8500a:	45c3      	cmp	fp, r8
   8500c:	f8dc 3000 	ldr.w	r3, [ip]
   85010:	4453      	add	r3, sl
   85012:	f8cc 3000 	str.w	r3, [ip]
   85016:	f000 814a 	beq.w	852ae <_malloc_r+0x4d2>
   8501a:	6812      	ldr	r2, [r2, #0]
   8501c:	493c      	ldr	r1, [pc, #240]	; (85110 <_malloc_r+0x334>)
   8501e:	3201      	adds	r2, #1
   85020:	bf1b      	ittet	ne
   85022:	ebcb 0b08 	rsbne	fp, fp, r8
   85026:	445b      	addne	r3, fp
   85028:	f8c1 8000 	streq.w	r8, [r1]
   8502c:	f8cc 3000 	strne.w	r3, [ip]
   85030:	f018 0307 	ands.w	r3, r8, #7
   85034:	f000 8114 	beq.w	85260 <_malloc_r+0x484>
   85038:	f1c3 0208 	rsb	r2, r3, #8
   8503c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   85040:	4490      	add	r8, r2
   85042:	3308      	adds	r3, #8
   85044:	44c2      	add	sl, r8
   85046:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8504a:	ebca 0a03 	rsb	sl, sl, r3
   8504e:	4651      	mov	r1, sl
   85050:	4630      	mov	r0, r6
   85052:	f8cd c004 	str.w	ip, [sp, #4]
   85056:	f000 fbf1 	bl	8583c <_sbrk_r>
   8505a:	1c43      	adds	r3, r0, #1
   8505c:	f8dd c004 	ldr.w	ip, [sp, #4]
   85060:	f000 8135 	beq.w	852ce <_malloc_r+0x4f2>
   85064:	ebc8 0200 	rsb	r2, r8, r0
   85068:	4452      	add	r2, sl
   8506a:	f042 0201 	orr.w	r2, r2, #1
   8506e:	f8dc 3000 	ldr.w	r3, [ip]
   85072:	42bc      	cmp	r4, r7
   85074:	4453      	add	r3, sl
   85076:	f8c7 8008 	str.w	r8, [r7, #8]
   8507a:	f8cc 3000 	str.w	r3, [ip]
   8507e:	f8c8 2004 	str.w	r2, [r8, #4]
   85082:	f8df a098 	ldr.w	sl, [pc, #152]	; 8511c <_malloc_r+0x340>
   85086:	d015      	beq.n	850b4 <_malloc_r+0x2d8>
   85088:	f1b9 0f0f 	cmp.w	r9, #15
   8508c:	f240 80eb 	bls.w	85266 <_malloc_r+0x48a>
   85090:	6861      	ldr	r1, [r4, #4]
   85092:	f1a9 020c 	sub.w	r2, r9, #12
   85096:	f022 0207 	bic.w	r2, r2, #7
   8509a:	f001 0101 	and.w	r1, r1, #1
   8509e:	ea42 0e01 	orr.w	lr, r2, r1
   850a2:	2005      	movs	r0, #5
   850a4:	18a1      	adds	r1, r4, r2
   850a6:	2a0f      	cmp	r2, #15
   850a8:	f8c4 e004 	str.w	lr, [r4, #4]
   850ac:	6048      	str	r0, [r1, #4]
   850ae:	6088      	str	r0, [r1, #8]
   850b0:	f200 8111 	bhi.w	852d6 <_malloc_r+0x4fa>
   850b4:	4a17      	ldr	r2, [pc, #92]	; (85114 <_malloc_r+0x338>)
   850b6:	68bc      	ldr	r4, [r7, #8]
   850b8:	6811      	ldr	r1, [r2, #0]
   850ba:	428b      	cmp	r3, r1
   850bc:	bf88      	it	hi
   850be:	6013      	strhi	r3, [r2, #0]
   850c0:	4a15      	ldr	r2, [pc, #84]	; (85118 <_malloc_r+0x33c>)
   850c2:	6811      	ldr	r1, [r2, #0]
   850c4:	428b      	cmp	r3, r1
   850c6:	bf88      	it	hi
   850c8:	6013      	strhi	r3, [r2, #0]
   850ca:	6862      	ldr	r2, [r4, #4]
   850cc:	f022 0203 	bic.w	r2, r2, #3
   850d0:	4295      	cmp	r5, r2
   850d2:	ebc5 0302 	rsb	r3, r5, r2
   850d6:	d801      	bhi.n	850dc <_malloc_r+0x300>
   850d8:	2b0f      	cmp	r3, #15
   850da:	dc04      	bgt.n	850e6 <_malloc_r+0x30a>
   850dc:	4630      	mov	r0, r6
   850de:	f000 f9cb 	bl	85478 <__malloc_unlock>
   850e2:	2400      	movs	r4, #0
   850e4:	e6a6      	b.n	84e34 <_malloc_r+0x58>
   850e6:	f045 0201 	orr.w	r2, r5, #1
   850ea:	f043 0301 	orr.w	r3, r3, #1
   850ee:	4425      	add	r5, r4
   850f0:	6062      	str	r2, [r4, #4]
   850f2:	4630      	mov	r0, r6
   850f4:	60bd      	str	r5, [r7, #8]
   850f6:	606b      	str	r3, [r5, #4]
   850f8:	f000 f9be 	bl	85478 <__malloc_unlock>
   850fc:	3408      	adds	r4, #8
   850fe:	4620      	mov	r0, r4
   85100:	b003      	add	sp, #12
   85102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85106:	bf00      	nop
   85108:	20070460 	.word	0x20070460
   8510c:	2007ab68 	.word	0x2007ab68
   85110:	2007086c 	.word	0x2007086c
   85114:	2007ab64 	.word	0x2007ab64
   85118:	2007ab60 	.word	0x2007ab60
   8511c:	2007ab6c 	.word	0x2007ab6c
   85120:	f1bc 0f14 	cmp.w	ip, #20
   85124:	d961      	bls.n	851ea <_malloc_r+0x40e>
   85126:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8512a:	f200 808f 	bhi.w	8524c <_malloc_r+0x470>
   8512e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   85132:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   85136:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8513a:	e697      	b.n	84e6c <_malloc_r+0x90>
   8513c:	0a4b      	lsrs	r3, r1, #9
   8513e:	2b04      	cmp	r3, #4
   85140:	d958      	bls.n	851f4 <_malloc_r+0x418>
   85142:	2b14      	cmp	r3, #20
   85144:	f200 80ad 	bhi.w	852a2 <_malloc_r+0x4c6>
   85148:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   8514c:	0050      	lsls	r0, r2, #1
   8514e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   85152:	6883      	ldr	r3, [r0, #8]
   85154:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 85310 <_malloc_r+0x534>
   85158:	4283      	cmp	r3, r0
   8515a:	f000 808a 	beq.w	85272 <_malloc_r+0x496>
   8515e:	685a      	ldr	r2, [r3, #4]
   85160:	f022 0203 	bic.w	r2, r2, #3
   85164:	4291      	cmp	r1, r2
   85166:	d202      	bcs.n	8516e <_malloc_r+0x392>
   85168:	689b      	ldr	r3, [r3, #8]
   8516a:	4298      	cmp	r0, r3
   8516c:	d1f7      	bne.n	8515e <_malloc_r+0x382>
   8516e:	68d9      	ldr	r1, [r3, #12]
   85170:	687a      	ldr	r2, [r7, #4]
   85172:	60e1      	str	r1, [r4, #12]
   85174:	60a3      	str	r3, [r4, #8]
   85176:	608c      	str	r4, [r1, #8]
   85178:	60dc      	str	r4, [r3, #12]
   8517a:	e6b6      	b.n	84eea <_malloc_r+0x10e>
   8517c:	f045 0701 	orr.w	r7, r5, #1
   85180:	f042 0101 	orr.w	r1, r2, #1
   85184:	4425      	add	r5, r4
   85186:	6067      	str	r7, [r4, #4]
   85188:	4630      	mov	r0, r6
   8518a:	615d      	str	r5, [r3, #20]
   8518c:	611d      	str	r5, [r3, #16]
   8518e:	f8c5 e00c 	str.w	lr, [r5, #12]
   85192:	f8c5 e008 	str.w	lr, [r5, #8]
   85196:	6069      	str	r1, [r5, #4]
   85198:	50aa      	str	r2, [r5, r2]
   8519a:	3408      	adds	r4, #8
   8519c:	f000 f96c 	bl	85478 <__malloc_unlock>
   851a0:	e648      	b.n	84e34 <_malloc_r+0x58>
   851a2:	685a      	ldr	r2, [r3, #4]
   851a4:	e6a1      	b.n	84eea <_malloc_r+0x10e>
   851a6:	f109 0901 	add.w	r9, r9, #1
   851aa:	f019 0f03 	tst.w	r9, #3
   851ae:	f104 0408 	add.w	r4, r4, #8
   851b2:	f47f aead 	bne.w	84f10 <_malloc_r+0x134>
   851b6:	e02d      	b.n	85214 <_malloc_r+0x438>
   851b8:	f104 0308 	add.w	r3, r4, #8
   851bc:	6964      	ldr	r4, [r4, #20]
   851be:	42a3      	cmp	r3, r4
   851c0:	bf08      	it	eq
   851c2:	f10c 0c02 	addeq.w	ip, ip, #2
   851c6:	f43f ae67 	beq.w	84e98 <_malloc_r+0xbc>
   851ca:	e623      	b.n	84e14 <_malloc_r+0x38>
   851cc:	4419      	add	r1, r3
   851ce:	6848      	ldr	r0, [r1, #4]
   851d0:	461c      	mov	r4, r3
   851d2:	f854 2f08 	ldr.w	r2, [r4, #8]!
   851d6:	68db      	ldr	r3, [r3, #12]
   851d8:	f040 0501 	orr.w	r5, r0, #1
   851dc:	604d      	str	r5, [r1, #4]
   851de:	4630      	mov	r0, r6
   851e0:	60d3      	str	r3, [r2, #12]
   851e2:	609a      	str	r2, [r3, #8]
   851e4:	f000 f948 	bl	85478 <__malloc_unlock>
   851e8:	e624      	b.n	84e34 <_malloc_r+0x58>
   851ea:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   851ee:	ea4f 014c 	mov.w	r1, ip, lsl #1
   851f2:	e63b      	b.n	84e6c <_malloc_r+0x90>
   851f4:	098a      	lsrs	r2, r1, #6
   851f6:	3238      	adds	r2, #56	; 0x38
   851f8:	0050      	lsls	r0, r2, #1
   851fa:	e7a8      	b.n	8514e <_malloc_r+0x372>
   851fc:	42bc      	cmp	r4, r7
   851fe:	f43f af02 	beq.w	85006 <_malloc_r+0x22a>
   85202:	68bc      	ldr	r4, [r7, #8]
   85204:	6862      	ldr	r2, [r4, #4]
   85206:	f022 0203 	bic.w	r2, r2, #3
   8520a:	e761      	b.n	850d0 <_malloc_r+0x2f4>
   8520c:	f8d8 8000 	ldr.w	r8, [r8]
   85210:	4598      	cmp	r8, r3
   85212:	d17a      	bne.n	8530a <_malloc_r+0x52e>
   85214:	f01c 0f03 	tst.w	ip, #3
   85218:	f1a8 0308 	sub.w	r3, r8, #8
   8521c:	f10c 3cff 	add.w	ip, ip, #4294967295
   85220:	d1f4      	bne.n	8520c <_malloc_r+0x430>
   85222:	687b      	ldr	r3, [r7, #4]
   85224:	ea23 0300 	bic.w	r3, r3, r0
   85228:	607b      	str	r3, [r7, #4]
   8522a:	0040      	lsls	r0, r0, #1
   8522c:	4298      	cmp	r0, r3
   8522e:	f63f aebe 	bhi.w	84fae <_malloc_r+0x1d2>
   85232:	2800      	cmp	r0, #0
   85234:	f43f aebb 	beq.w	84fae <_malloc_r+0x1d2>
   85238:	4203      	tst	r3, r0
   8523a:	46cc      	mov	ip, r9
   8523c:	f47f ae64 	bne.w	84f08 <_malloc_r+0x12c>
   85240:	0040      	lsls	r0, r0, #1
   85242:	4203      	tst	r3, r0
   85244:	f10c 0c04 	add.w	ip, ip, #4
   85248:	d0fa      	beq.n	85240 <_malloc_r+0x464>
   8524a:	e65d      	b.n	84f08 <_malloc_r+0x12c>
   8524c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   85250:	d819      	bhi.n	85286 <_malloc_r+0x4aa>
   85252:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   85256:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8525a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8525e:	e605      	b.n	84e6c <_malloc_r+0x90>
   85260:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   85264:	e6ee      	b.n	85044 <_malloc_r+0x268>
   85266:	2301      	movs	r3, #1
   85268:	f8c8 3004 	str.w	r3, [r8, #4]
   8526c:	4644      	mov	r4, r8
   8526e:	2200      	movs	r2, #0
   85270:	e72e      	b.n	850d0 <_malloc_r+0x2f4>
   85272:	1092      	asrs	r2, r2, #2
   85274:	2001      	movs	r0, #1
   85276:	4090      	lsls	r0, r2
   85278:	f8d8 2004 	ldr.w	r2, [r8, #4]
   8527c:	4619      	mov	r1, r3
   8527e:	4302      	orrs	r2, r0
   85280:	f8c8 2004 	str.w	r2, [r8, #4]
   85284:	e775      	b.n	85172 <_malloc_r+0x396>
   85286:	f240 5354 	movw	r3, #1364	; 0x554
   8528a:	459c      	cmp	ip, r3
   8528c:	d81b      	bhi.n	852c6 <_malloc_r+0x4ea>
   8528e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   85292:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   85296:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8529a:	e5e7      	b.n	84e6c <_malloc_r+0x90>
   8529c:	f10a 0a10 	add.w	sl, sl, #16
   852a0:	e6a3      	b.n	84fea <_malloc_r+0x20e>
   852a2:	2b54      	cmp	r3, #84	; 0x54
   852a4:	d81f      	bhi.n	852e6 <_malloc_r+0x50a>
   852a6:	0b0a      	lsrs	r2, r1, #12
   852a8:	326e      	adds	r2, #110	; 0x6e
   852aa:	0050      	lsls	r0, r2, #1
   852ac:	e74f      	b.n	8514e <_malloc_r+0x372>
   852ae:	f3cb 010b 	ubfx	r1, fp, #0, #12
   852b2:	2900      	cmp	r1, #0
   852b4:	f47f aeb1 	bne.w	8501a <_malloc_r+0x23e>
   852b8:	eb0a 0109 	add.w	r1, sl, r9
   852bc:	68ba      	ldr	r2, [r7, #8]
   852be:	f041 0101 	orr.w	r1, r1, #1
   852c2:	6051      	str	r1, [r2, #4]
   852c4:	e6f6      	b.n	850b4 <_malloc_r+0x2d8>
   852c6:	21fc      	movs	r1, #252	; 0xfc
   852c8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   852cc:	e5ce      	b.n	84e6c <_malloc_r+0x90>
   852ce:	2201      	movs	r2, #1
   852d0:	f04f 0a00 	mov.w	sl, #0
   852d4:	e6cb      	b.n	8506e <_malloc_r+0x292>
   852d6:	f104 0108 	add.w	r1, r4, #8
   852da:	4630      	mov	r0, r6
   852dc:	f7ff fa80 	bl	847e0 <_free_r>
   852e0:	f8da 3000 	ldr.w	r3, [sl]
   852e4:	e6e6      	b.n	850b4 <_malloc_r+0x2d8>
   852e6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   852ea:	d803      	bhi.n	852f4 <_malloc_r+0x518>
   852ec:	0bca      	lsrs	r2, r1, #15
   852ee:	3277      	adds	r2, #119	; 0x77
   852f0:	0050      	lsls	r0, r2, #1
   852f2:	e72c      	b.n	8514e <_malloc_r+0x372>
   852f4:	f240 5254 	movw	r2, #1364	; 0x554
   852f8:	4293      	cmp	r3, r2
   852fa:	d803      	bhi.n	85304 <_malloc_r+0x528>
   852fc:	0c8a      	lsrs	r2, r1, #18
   852fe:	327c      	adds	r2, #124	; 0x7c
   85300:	0050      	lsls	r0, r2, #1
   85302:	e724      	b.n	8514e <_malloc_r+0x372>
   85304:	20fc      	movs	r0, #252	; 0xfc
   85306:	227e      	movs	r2, #126	; 0x7e
   85308:	e721      	b.n	8514e <_malloc_r+0x372>
   8530a:	687b      	ldr	r3, [r7, #4]
   8530c:	e78d      	b.n	8522a <_malloc_r+0x44e>
   8530e:	bf00      	nop
   85310:	20070460 	.word	0x20070460

00085314 <memchr>:
   85314:	0783      	lsls	r3, r0, #30
   85316:	b470      	push	{r4, r5, r6}
   85318:	b2c9      	uxtb	r1, r1
   8531a:	d040      	beq.n	8539e <memchr+0x8a>
   8531c:	1e54      	subs	r4, r2, #1
   8531e:	b32a      	cbz	r2, 8536c <memchr+0x58>
   85320:	7803      	ldrb	r3, [r0, #0]
   85322:	428b      	cmp	r3, r1
   85324:	d023      	beq.n	8536e <memchr+0x5a>
   85326:	1c43      	adds	r3, r0, #1
   85328:	e004      	b.n	85334 <memchr+0x20>
   8532a:	b1fc      	cbz	r4, 8536c <memchr+0x58>
   8532c:	7805      	ldrb	r5, [r0, #0]
   8532e:	4614      	mov	r4, r2
   85330:	428d      	cmp	r5, r1
   85332:	d01c      	beq.n	8536e <memchr+0x5a>
   85334:	f013 0f03 	tst.w	r3, #3
   85338:	4618      	mov	r0, r3
   8533a:	f104 32ff 	add.w	r2, r4, #4294967295
   8533e:	f103 0301 	add.w	r3, r3, #1
   85342:	d1f2      	bne.n	8532a <memchr+0x16>
   85344:	2c03      	cmp	r4, #3
   85346:	d814      	bhi.n	85372 <memchr+0x5e>
   85348:	1e65      	subs	r5, r4, #1
   8534a:	b354      	cbz	r4, 853a2 <memchr+0x8e>
   8534c:	7803      	ldrb	r3, [r0, #0]
   8534e:	428b      	cmp	r3, r1
   85350:	d00d      	beq.n	8536e <memchr+0x5a>
   85352:	1c42      	adds	r2, r0, #1
   85354:	2300      	movs	r3, #0
   85356:	e002      	b.n	8535e <memchr+0x4a>
   85358:	7804      	ldrb	r4, [r0, #0]
   8535a:	428c      	cmp	r4, r1
   8535c:	d007      	beq.n	8536e <memchr+0x5a>
   8535e:	42ab      	cmp	r3, r5
   85360:	4610      	mov	r0, r2
   85362:	f103 0301 	add.w	r3, r3, #1
   85366:	f102 0201 	add.w	r2, r2, #1
   8536a:	d1f5      	bne.n	85358 <memchr+0x44>
   8536c:	2000      	movs	r0, #0
   8536e:	bc70      	pop	{r4, r5, r6}
   85370:	4770      	bx	lr
   85372:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85376:	4603      	mov	r3, r0
   85378:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   8537c:	681a      	ldr	r2, [r3, #0]
   8537e:	4618      	mov	r0, r3
   85380:	4072      	eors	r2, r6
   85382:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   85386:	ea25 0202 	bic.w	r2, r5, r2
   8538a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   8538e:	f103 0304 	add.w	r3, r3, #4
   85392:	d1d9      	bne.n	85348 <memchr+0x34>
   85394:	3c04      	subs	r4, #4
   85396:	2c03      	cmp	r4, #3
   85398:	4618      	mov	r0, r3
   8539a:	d8ef      	bhi.n	8537c <memchr+0x68>
   8539c:	e7d4      	b.n	85348 <memchr+0x34>
   8539e:	4614      	mov	r4, r2
   853a0:	e7d0      	b.n	85344 <memchr+0x30>
   853a2:	4620      	mov	r0, r4
   853a4:	e7e3      	b.n	8536e <memchr+0x5a>
   853a6:	bf00      	nop

000853a8 <memmove>:
   853a8:	4288      	cmp	r0, r1
   853aa:	b4f0      	push	{r4, r5, r6, r7}
   853ac:	d910      	bls.n	853d0 <memmove+0x28>
   853ae:	188c      	adds	r4, r1, r2
   853b0:	42a0      	cmp	r0, r4
   853b2:	d20d      	bcs.n	853d0 <memmove+0x28>
   853b4:	1885      	adds	r5, r0, r2
   853b6:	1e53      	subs	r3, r2, #1
   853b8:	b142      	cbz	r2, 853cc <memmove+0x24>
   853ba:	4621      	mov	r1, r4
   853bc:	462a      	mov	r2, r5
   853be:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   853c2:	3b01      	subs	r3, #1
   853c4:	f802 4d01 	strb.w	r4, [r2, #-1]!
   853c8:	1c5c      	adds	r4, r3, #1
   853ca:	d1f8      	bne.n	853be <memmove+0x16>
   853cc:	bcf0      	pop	{r4, r5, r6, r7}
   853ce:	4770      	bx	lr
   853d0:	2a0f      	cmp	r2, #15
   853d2:	d944      	bls.n	8545e <memmove+0xb6>
   853d4:	ea40 0301 	orr.w	r3, r0, r1
   853d8:	079b      	lsls	r3, r3, #30
   853da:	d144      	bne.n	85466 <memmove+0xbe>
   853dc:	f1a2 0710 	sub.w	r7, r2, #16
   853e0:	093f      	lsrs	r7, r7, #4
   853e2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   853e6:	3610      	adds	r6, #16
   853e8:	460c      	mov	r4, r1
   853ea:	4603      	mov	r3, r0
   853ec:	6825      	ldr	r5, [r4, #0]
   853ee:	3310      	adds	r3, #16
   853f0:	f843 5c10 	str.w	r5, [r3, #-16]
   853f4:	6865      	ldr	r5, [r4, #4]
   853f6:	3410      	adds	r4, #16
   853f8:	f843 5c0c 	str.w	r5, [r3, #-12]
   853fc:	f854 5c08 	ldr.w	r5, [r4, #-8]
   85400:	f843 5c08 	str.w	r5, [r3, #-8]
   85404:	f854 5c04 	ldr.w	r5, [r4, #-4]
   85408:	f843 5c04 	str.w	r5, [r3, #-4]
   8540c:	42b3      	cmp	r3, r6
   8540e:	d1ed      	bne.n	853ec <memmove+0x44>
   85410:	1c7b      	adds	r3, r7, #1
   85412:	f002 0c0f 	and.w	ip, r2, #15
   85416:	011b      	lsls	r3, r3, #4
   85418:	f1bc 0f03 	cmp.w	ip, #3
   8541c:	4419      	add	r1, r3
   8541e:	4403      	add	r3, r0
   85420:	d923      	bls.n	8546a <memmove+0xc2>
   85422:	460e      	mov	r6, r1
   85424:	461d      	mov	r5, r3
   85426:	4664      	mov	r4, ip
   85428:	f856 7b04 	ldr.w	r7, [r6], #4
   8542c:	3c04      	subs	r4, #4
   8542e:	2c03      	cmp	r4, #3
   85430:	f845 7b04 	str.w	r7, [r5], #4
   85434:	d8f8      	bhi.n	85428 <memmove+0x80>
   85436:	f1ac 0404 	sub.w	r4, ip, #4
   8543a:	f024 0403 	bic.w	r4, r4, #3
   8543e:	3404      	adds	r4, #4
   85440:	f002 0203 	and.w	r2, r2, #3
   85444:	4423      	add	r3, r4
   85446:	4421      	add	r1, r4
   85448:	2a00      	cmp	r2, #0
   8544a:	d0bf      	beq.n	853cc <memmove+0x24>
   8544c:	441a      	add	r2, r3
   8544e:	f811 4b01 	ldrb.w	r4, [r1], #1
   85452:	f803 4b01 	strb.w	r4, [r3], #1
   85456:	4293      	cmp	r3, r2
   85458:	d1f9      	bne.n	8544e <memmove+0xa6>
   8545a:	bcf0      	pop	{r4, r5, r6, r7}
   8545c:	4770      	bx	lr
   8545e:	4603      	mov	r3, r0
   85460:	2a00      	cmp	r2, #0
   85462:	d1f3      	bne.n	8544c <memmove+0xa4>
   85464:	e7b2      	b.n	853cc <memmove+0x24>
   85466:	4603      	mov	r3, r0
   85468:	e7f0      	b.n	8544c <memmove+0xa4>
   8546a:	4662      	mov	r2, ip
   8546c:	2a00      	cmp	r2, #0
   8546e:	d1ed      	bne.n	8544c <memmove+0xa4>
   85470:	e7ac      	b.n	853cc <memmove+0x24>
   85472:	bf00      	nop

00085474 <__malloc_lock>:
   85474:	4770      	bx	lr
   85476:	bf00      	nop

00085478 <__malloc_unlock>:
   85478:	4770      	bx	lr
   8547a:	bf00      	nop

0008547c <_realloc_r>:
   8547c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85480:	460c      	mov	r4, r1
   85482:	b083      	sub	sp, #12
   85484:	4690      	mov	r8, r2
   85486:	4681      	mov	r9, r0
   85488:	2900      	cmp	r1, #0
   8548a:	f000 80ba 	beq.w	85602 <_realloc_r+0x186>
   8548e:	f7ff fff1 	bl	85474 <__malloc_lock>
   85492:	f108 060b 	add.w	r6, r8, #11
   85496:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8549a:	2e16      	cmp	r6, #22
   8549c:	f023 0503 	bic.w	r5, r3, #3
   854a0:	f1a4 0708 	sub.w	r7, r4, #8
   854a4:	d84b      	bhi.n	8553e <_realloc_r+0xc2>
   854a6:	2110      	movs	r1, #16
   854a8:	460e      	mov	r6, r1
   854aa:	45b0      	cmp	r8, r6
   854ac:	d84c      	bhi.n	85548 <_realloc_r+0xcc>
   854ae:	428d      	cmp	r5, r1
   854b0:	da51      	bge.n	85556 <_realloc_r+0xda>
   854b2:	f8df b384 	ldr.w	fp, [pc, #900]	; 85838 <_realloc_r+0x3bc>
   854b6:	1978      	adds	r0, r7, r5
   854b8:	f8db e008 	ldr.w	lr, [fp, #8]
   854bc:	4586      	cmp	lr, r0
   854be:	f000 80a6 	beq.w	8560e <_realloc_r+0x192>
   854c2:	6842      	ldr	r2, [r0, #4]
   854c4:	f022 0c01 	bic.w	ip, r2, #1
   854c8:	4484      	add	ip, r0
   854ca:	f8dc c004 	ldr.w	ip, [ip, #4]
   854ce:	f01c 0f01 	tst.w	ip, #1
   854d2:	d054      	beq.n	8557e <_realloc_r+0x102>
   854d4:	2200      	movs	r2, #0
   854d6:	4610      	mov	r0, r2
   854d8:	07db      	lsls	r3, r3, #31
   854da:	d46f      	bmi.n	855bc <_realloc_r+0x140>
   854dc:	f854 3c08 	ldr.w	r3, [r4, #-8]
   854e0:	ebc3 0a07 	rsb	sl, r3, r7
   854e4:	f8da 3004 	ldr.w	r3, [sl, #4]
   854e8:	f023 0303 	bic.w	r3, r3, #3
   854ec:	442b      	add	r3, r5
   854ee:	2800      	cmp	r0, #0
   854f0:	d062      	beq.n	855b8 <_realloc_r+0x13c>
   854f2:	4570      	cmp	r0, lr
   854f4:	f000 80e9 	beq.w	856ca <_realloc_r+0x24e>
   854f8:	eb02 0e03 	add.w	lr, r2, r3
   854fc:	458e      	cmp	lr, r1
   854fe:	db5b      	blt.n	855b8 <_realloc_r+0x13c>
   85500:	68c3      	ldr	r3, [r0, #12]
   85502:	6882      	ldr	r2, [r0, #8]
   85504:	46d0      	mov	r8, sl
   85506:	60d3      	str	r3, [r2, #12]
   85508:	609a      	str	r2, [r3, #8]
   8550a:	f858 1f08 	ldr.w	r1, [r8, #8]!
   8550e:	f8da 300c 	ldr.w	r3, [sl, #12]
   85512:	1f2a      	subs	r2, r5, #4
   85514:	2a24      	cmp	r2, #36	; 0x24
   85516:	60cb      	str	r3, [r1, #12]
   85518:	6099      	str	r1, [r3, #8]
   8551a:	f200 8123 	bhi.w	85764 <_realloc_r+0x2e8>
   8551e:	2a13      	cmp	r2, #19
   85520:	f240 80b0 	bls.w	85684 <_realloc_r+0x208>
   85524:	6823      	ldr	r3, [r4, #0]
   85526:	2a1b      	cmp	r2, #27
   85528:	f8ca 3008 	str.w	r3, [sl, #8]
   8552c:	6863      	ldr	r3, [r4, #4]
   8552e:	f8ca 300c 	str.w	r3, [sl, #12]
   85532:	f200 812b 	bhi.w	8578c <_realloc_r+0x310>
   85536:	3408      	adds	r4, #8
   85538:	f10a 0310 	add.w	r3, sl, #16
   8553c:	e0a3      	b.n	85686 <_realloc_r+0x20a>
   8553e:	f026 0607 	bic.w	r6, r6, #7
   85542:	2e00      	cmp	r6, #0
   85544:	4631      	mov	r1, r6
   85546:	dab0      	bge.n	854aa <_realloc_r+0x2e>
   85548:	230c      	movs	r3, #12
   8554a:	2000      	movs	r0, #0
   8554c:	f8c9 3000 	str.w	r3, [r9]
   85550:	b003      	add	sp, #12
   85552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85556:	46a0      	mov	r8, r4
   85558:	1baa      	subs	r2, r5, r6
   8555a:	2a0f      	cmp	r2, #15
   8555c:	f003 0301 	and.w	r3, r3, #1
   85560:	d81a      	bhi.n	85598 <_realloc_r+0x11c>
   85562:	432b      	orrs	r3, r5
   85564:	607b      	str	r3, [r7, #4]
   85566:	443d      	add	r5, r7
   85568:	686b      	ldr	r3, [r5, #4]
   8556a:	f043 0301 	orr.w	r3, r3, #1
   8556e:	606b      	str	r3, [r5, #4]
   85570:	4648      	mov	r0, r9
   85572:	f7ff ff81 	bl	85478 <__malloc_unlock>
   85576:	4640      	mov	r0, r8
   85578:	b003      	add	sp, #12
   8557a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8557e:	f022 0203 	bic.w	r2, r2, #3
   85582:	eb02 0c05 	add.w	ip, r2, r5
   85586:	458c      	cmp	ip, r1
   85588:	dba6      	blt.n	854d8 <_realloc_r+0x5c>
   8558a:	68c2      	ldr	r2, [r0, #12]
   8558c:	6881      	ldr	r1, [r0, #8]
   8558e:	46a0      	mov	r8, r4
   85590:	60ca      	str	r2, [r1, #12]
   85592:	4665      	mov	r5, ip
   85594:	6091      	str	r1, [r2, #8]
   85596:	e7df      	b.n	85558 <_realloc_r+0xdc>
   85598:	19b9      	adds	r1, r7, r6
   8559a:	4333      	orrs	r3, r6
   8559c:	f042 0001 	orr.w	r0, r2, #1
   855a0:	607b      	str	r3, [r7, #4]
   855a2:	440a      	add	r2, r1
   855a4:	6048      	str	r0, [r1, #4]
   855a6:	6853      	ldr	r3, [r2, #4]
   855a8:	3108      	adds	r1, #8
   855aa:	f043 0301 	orr.w	r3, r3, #1
   855ae:	6053      	str	r3, [r2, #4]
   855b0:	4648      	mov	r0, r9
   855b2:	f7ff f915 	bl	847e0 <_free_r>
   855b6:	e7db      	b.n	85570 <_realloc_r+0xf4>
   855b8:	428b      	cmp	r3, r1
   855ba:	da33      	bge.n	85624 <_realloc_r+0x1a8>
   855bc:	4641      	mov	r1, r8
   855be:	4648      	mov	r0, r9
   855c0:	f7ff fc0c 	bl	84ddc <_malloc_r>
   855c4:	4680      	mov	r8, r0
   855c6:	2800      	cmp	r0, #0
   855c8:	d0d2      	beq.n	85570 <_realloc_r+0xf4>
   855ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
   855ce:	f1a0 0108 	sub.w	r1, r0, #8
   855d2:	f023 0201 	bic.w	r2, r3, #1
   855d6:	443a      	add	r2, r7
   855d8:	4291      	cmp	r1, r2
   855da:	f000 80bc 	beq.w	85756 <_realloc_r+0x2da>
   855de:	1f2a      	subs	r2, r5, #4
   855e0:	2a24      	cmp	r2, #36	; 0x24
   855e2:	d86e      	bhi.n	856c2 <_realloc_r+0x246>
   855e4:	2a13      	cmp	r2, #19
   855e6:	d842      	bhi.n	8566e <_realloc_r+0x1f2>
   855e8:	4603      	mov	r3, r0
   855ea:	4622      	mov	r2, r4
   855ec:	6811      	ldr	r1, [r2, #0]
   855ee:	6019      	str	r1, [r3, #0]
   855f0:	6851      	ldr	r1, [r2, #4]
   855f2:	6059      	str	r1, [r3, #4]
   855f4:	6892      	ldr	r2, [r2, #8]
   855f6:	609a      	str	r2, [r3, #8]
   855f8:	4621      	mov	r1, r4
   855fa:	4648      	mov	r0, r9
   855fc:	f7ff f8f0 	bl	847e0 <_free_r>
   85600:	e7b6      	b.n	85570 <_realloc_r+0xf4>
   85602:	4611      	mov	r1, r2
   85604:	b003      	add	sp, #12
   85606:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8560a:	f7ff bbe7 	b.w	84ddc <_malloc_r>
   8560e:	f8de 2004 	ldr.w	r2, [lr, #4]
   85612:	f106 0c10 	add.w	ip, r6, #16
   85616:	f022 0203 	bic.w	r2, r2, #3
   8561a:	1950      	adds	r0, r2, r5
   8561c:	4560      	cmp	r0, ip
   8561e:	da3d      	bge.n	8569c <_realloc_r+0x220>
   85620:	4670      	mov	r0, lr
   85622:	e759      	b.n	854d8 <_realloc_r+0x5c>
   85624:	46d0      	mov	r8, sl
   85626:	f858 0f08 	ldr.w	r0, [r8, #8]!
   8562a:	f8da 100c 	ldr.w	r1, [sl, #12]
   8562e:	1f2a      	subs	r2, r5, #4
   85630:	2a24      	cmp	r2, #36	; 0x24
   85632:	60c1      	str	r1, [r0, #12]
   85634:	6088      	str	r0, [r1, #8]
   85636:	f200 80a0 	bhi.w	8577a <_realloc_r+0x2fe>
   8563a:	2a13      	cmp	r2, #19
   8563c:	f240 809b 	bls.w	85776 <_realloc_r+0x2fa>
   85640:	6821      	ldr	r1, [r4, #0]
   85642:	2a1b      	cmp	r2, #27
   85644:	f8ca 1008 	str.w	r1, [sl, #8]
   85648:	6861      	ldr	r1, [r4, #4]
   8564a:	f8ca 100c 	str.w	r1, [sl, #12]
   8564e:	f200 80b2 	bhi.w	857b6 <_realloc_r+0x33a>
   85652:	3408      	adds	r4, #8
   85654:	f10a 0210 	add.w	r2, sl, #16
   85658:	6821      	ldr	r1, [r4, #0]
   8565a:	461d      	mov	r5, r3
   8565c:	6011      	str	r1, [r2, #0]
   8565e:	6861      	ldr	r1, [r4, #4]
   85660:	4657      	mov	r7, sl
   85662:	6051      	str	r1, [r2, #4]
   85664:	68a3      	ldr	r3, [r4, #8]
   85666:	6093      	str	r3, [r2, #8]
   85668:	f8da 3004 	ldr.w	r3, [sl, #4]
   8566c:	e774      	b.n	85558 <_realloc_r+0xdc>
   8566e:	6823      	ldr	r3, [r4, #0]
   85670:	2a1b      	cmp	r2, #27
   85672:	6003      	str	r3, [r0, #0]
   85674:	6863      	ldr	r3, [r4, #4]
   85676:	6043      	str	r3, [r0, #4]
   85678:	d862      	bhi.n	85740 <_realloc_r+0x2c4>
   8567a:	f100 0308 	add.w	r3, r0, #8
   8567e:	f104 0208 	add.w	r2, r4, #8
   85682:	e7b3      	b.n	855ec <_realloc_r+0x170>
   85684:	4643      	mov	r3, r8
   85686:	6822      	ldr	r2, [r4, #0]
   85688:	4675      	mov	r5, lr
   8568a:	601a      	str	r2, [r3, #0]
   8568c:	6862      	ldr	r2, [r4, #4]
   8568e:	4657      	mov	r7, sl
   85690:	605a      	str	r2, [r3, #4]
   85692:	68a2      	ldr	r2, [r4, #8]
   85694:	609a      	str	r2, [r3, #8]
   85696:	f8da 3004 	ldr.w	r3, [sl, #4]
   8569a:	e75d      	b.n	85558 <_realloc_r+0xdc>
   8569c:	1b83      	subs	r3, r0, r6
   8569e:	4437      	add	r7, r6
   856a0:	f043 0301 	orr.w	r3, r3, #1
   856a4:	f8cb 7008 	str.w	r7, [fp, #8]
   856a8:	607b      	str	r3, [r7, #4]
   856aa:	f854 3c04 	ldr.w	r3, [r4, #-4]
   856ae:	4648      	mov	r0, r9
   856b0:	f003 0301 	and.w	r3, r3, #1
   856b4:	431e      	orrs	r6, r3
   856b6:	f844 6c04 	str.w	r6, [r4, #-4]
   856ba:	f7ff fedd 	bl	85478 <__malloc_unlock>
   856be:	4620      	mov	r0, r4
   856c0:	e75a      	b.n	85578 <_realloc_r+0xfc>
   856c2:	4621      	mov	r1, r4
   856c4:	f7ff fe70 	bl	853a8 <memmove>
   856c8:	e796      	b.n	855f8 <_realloc_r+0x17c>
   856ca:	eb02 0c03 	add.w	ip, r2, r3
   856ce:	f106 0210 	add.w	r2, r6, #16
   856d2:	4594      	cmp	ip, r2
   856d4:	f6ff af70 	blt.w	855b8 <_realloc_r+0x13c>
   856d8:	4657      	mov	r7, sl
   856da:	f857 1f08 	ldr.w	r1, [r7, #8]!
   856de:	f8da 300c 	ldr.w	r3, [sl, #12]
   856e2:	1f2a      	subs	r2, r5, #4
   856e4:	2a24      	cmp	r2, #36	; 0x24
   856e6:	60cb      	str	r3, [r1, #12]
   856e8:	6099      	str	r1, [r3, #8]
   856ea:	f200 8086 	bhi.w	857fa <_realloc_r+0x37e>
   856ee:	2a13      	cmp	r2, #19
   856f0:	d977      	bls.n	857e2 <_realloc_r+0x366>
   856f2:	6823      	ldr	r3, [r4, #0]
   856f4:	2a1b      	cmp	r2, #27
   856f6:	f8ca 3008 	str.w	r3, [sl, #8]
   856fa:	6863      	ldr	r3, [r4, #4]
   856fc:	f8ca 300c 	str.w	r3, [sl, #12]
   85700:	f200 8084 	bhi.w	8580c <_realloc_r+0x390>
   85704:	3408      	adds	r4, #8
   85706:	f10a 0310 	add.w	r3, sl, #16
   8570a:	6822      	ldr	r2, [r4, #0]
   8570c:	601a      	str	r2, [r3, #0]
   8570e:	6862      	ldr	r2, [r4, #4]
   85710:	605a      	str	r2, [r3, #4]
   85712:	68a2      	ldr	r2, [r4, #8]
   85714:	609a      	str	r2, [r3, #8]
   85716:	ebc6 020c 	rsb	r2, r6, ip
   8571a:	eb0a 0306 	add.w	r3, sl, r6
   8571e:	f042 0201 	orr.w	r2, r2, #1
   85722:	f8cb 3008 	str.w	r3, [fp, #8]
   85726:	605a      	str	r2, [r3, #4]
   85728:	f8da 3004 	ldr.w	r3, [sl, #4]
   8572c:	4648      	mov	r0, r9
   8572e:	f003 0301 	and.w	r3, r3, #1
   85732:	431e      	orrs	r6, r3
   85734:	f8ca 6004 	str.w	r6, [sl, #4]
   85738:	f7ff fe9e 	bl	85478 <__malloc_unlock>
   8573c:	4638      	mov	r0, r7
   8573e:	e71b      	b.n	85578 <_realloc_r+0xfc>
   85740:	68a3      	ldr	r3, [r4, #8]
   85742:	2a24      	cmp	r2, #36	; 0x24
   85744:	6083      	str	r3, [r0, #8]
   85746:	68e3      	ldr	r3, [r4, #12]
   85748:	60c3      	str	r3, [r0, #12]
   8574a:	d02b      	beq.n	857a4 <_realloc_r+0x328>
   8574c:	f100 0310 	add.w	r3, r0, #16
   85750:	f104 0210 	add.w	r2, r4, #16
   85754:	e74a      	b.n	855ec <_realloc_r+0x170>
   85756:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8575a:	46a0      	mov	r8, r4
   8575c:	f022 0203 	bic.w	r2, r2, #3
   85760:	4415      	add	r5, r2
   85762:	e6f9      	b.n	85558 <_realloc_r+0xdc>
   85764:	4621      	mov	r1, r4
   85766:	4640      	mov	r0, r8
   85768:	4675      	mov	r5, lr
   8576a:	4657      	mov	r7, sl
   8576c:	f7ff fe1c 	bl	853a8 <memmove>
   85770:	f8da 3004 	ldr.w	r3, [sl, #4]
   85774:	e6f0      	b.n	85558 <_realloc_r+0xdc>
   85776:	4642      	mov	r2, r8
   85778:	e76e      	b.n	85658 <_realloc_r+0x1dc>
   8577a:	4621      	mov	r1, r4
   8577c:	4640      	mov	r0, r8
   8577e:	461d      	mov	r5, r3
   85780:	4657      	mov	r7, sl
   85782:	f7ff fe11 	bl	853a8 <memmove>
   85786:	f8da 3004 	ldr.w	r3, [sl, #4]
   8578a:	e6e5      	b.n	85558 <_realloc_r+0xdc>
   8578c:	68a3      	ldr	r3, [r4, #8]
   8578e:	2a24      	cmp	r2, #36	; 0x24
   85790:	f8ca 3010 	str.w	r3, [sl, #16]
   85794:	68e3      	ldr	r3, [r4, #12]
   85796:	f8ca 3014 	str.w	r3, [sl, #20]
   8579a:	d018      	beq.n	857ce <_realloc_r+0x352>
   8579c:	3410      	adds	r4, #16
   8579e:	f10a 0318 	add.w	r3, sl, #24
   857a2:	e770      	b.n	85686 <_realloc_r+0x20a>
   857a4:	6922      	ldr	r2, [r4, #16]
   857a6:	f100 0318 	add.w	r3, r0, #24
   857aa:	6102      	str	r2, [r0, #16]
   857ac:	6961      	ldr	r1, [r4, #20]
   857ae:	f104 0218 	add.w	r2, r4, #24
   857b2:	6141      	str	r1, [r0, #20]
   857b4:	e71a      	b.n	855ec <_realloc_r+0x170>
   857b6:	68a1      	ldr	r1, [r4, #8]
   857b8:	2a24      	cmp	r2, #36	; 0x24
   857ba:	f8ca 1010 	str.w	r1, [sl, #16]
   857be:	68e1      	ldr	r1, [r4, #12]
   857c0:	f8ca 1014 	str.w	r1, [sl, #20]
   857c4:	d00f      	beq.n	857e6 <_realloc_r+0x36a>
   857c6:	3410      	adds	r4, #16
   857c8:	f10a 0218 	add.w	r2, sl, #24
   857cc:	e744      	b.n	85658 <_realloc_r+0x1dc>
   857ce:	6922      	ldr	r2, [r4, #16]
   857d0:	f10a 0320 	add.w	r3, sl, #32
   857d4:	f8ca 2018 	str.w	r2, [sl, #24]
   857d8:	6962      	ldr	r2, [r4, #20]
   857da:	3418      	adds	r4, #24
   857dc:	f8ca 201c 	str.w	r2, [sl, #28]
   857e0:	e751      	b.n	85686 <_realloc_r+0x20a>
   857e2:	463b      	mov	r3, r7
   857e4:	e791      	b.n	8570a <_realloc_r+0x28e>
   857e6:	6921      	ldr	r1, [r4, #16]
   857e8:	f10a 0220 	add.w	r2, sl, #32
   857ec:	f8ca 1018 	str.w	r1, [sl, #24]
   857f0:	6961      	ldr	r1, [r4, #20]
   857f2:	3418      	adds	r4, #24
   857f4:	f8ca 101c 	str.w	r1, [sl, #28]
   857f8:	e72e      	b.n	85658 <_realloc_r+0x1dc>
   857fa:	4621      	mov	r1, r4
   857fc:	4638      	mov	r0, r7
   857fe:	f8cd c004 	str.w	ip, [sp, #4]
   85802:	f7ff fdd1 	bl	853a8 <memmove>
   85806:	f8dd c004 	ldr.w	ip, [sp, #4]
   8580a:	e784      	b.n	85716 <_realloc_r+0x29a>
   8580c:	68a3      	ldr	r3, [r4, #8]
   8580e:	2a24      	cmp	r2, #36	; 0x24
   85810:	f8ca 3010 	str.w	r3, [sl, #16]
   85814:	68e3      	ldr	r3, [r4, #12]
   85816:	f8ca 3014 	str.w	r3, [sl, #20]
   8581a:	d003      	beq.n	85824 <_realloc_r+0x3a8>
   8581c:	3410      	adds	r4, #16
   8581e:	f10a 0318 	add.w	r3, sl, #24
   85822:	e772      	b.n	8570a <_realloc_r+0x28e>
   85824:	6922      	ldr	r2, [r4, #16]
   85826:	f10a 0320 	add.w	r3, sl, #32
   8582a:	f8ca 2018 	str.w	r2, [sl, #24]
   8582e:	6962      	ldr	r2, [r4, #20]
   85830:	3418      	adds	r4, #24
   85832:	f8ca 201c 	str.w	r2, [sl, #28]
   85836:	e768      	b.n	8570a <_realloc_r+0x28e>
   85838:	20070460 	.word	0x20070460

0008583c <_sbrk_r>:
   8583c:	b538      	push	{r3, r4, r5, lr}
   8583e:	4c07      	ldr	r4, [pc, #28]	; (8585c <_sbrk_r+0x20>)
   85840:	2300      	movs	r3, #0
   85842:	4605      	mov	r5, r0
   85844:	4608      	mov	r0, r1
   85846:	6023      	str	r3, [r4, #0]
   85848:	f7fc ff72 	bl	82730 <_sbrk>
   8584c:	1c43      	adds	r3, r0, #1
   8584e:	d000      	beq.n	85852 <_sbrk_r+0x16>
   85850:	bd38      	pop	{r3, r4, r5, pc}
   85852:	6823      	ldr	r3, [r4, #0]
   85854:	2b00      	cmp	r3, #0
   85856:	d0fb      	beq.n	85850 <_sbrk_r+0x14>
   85858:	602b      	str	r3, [r5, #0]
   8585a:	bd38      	pop	{r3, r4, r5, pc}
   8585c:	2007abc8 	.word	0x2007abc8

00085860 <__sread>:
   85860:	b510      	push	{r4, lr}
   85862:	460c      	mov	r4, r1
   85864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85868:	f000 f9c2 	bl	85bf0 <_read_r>
   8586c:	2800      	cmp	r0, #0
   8586e:	db03      	blt.n	85878 <__sread+0x18>
   85870:	6d23      	ldr	r3, [r4, #80]	; 0x50
   85872:	4403      	add	r3, r0
   85874:	6523      	str	r3, [r4, #80]	; 0x50
   85876:	bd10      	pop	{r4, pc}
   85878:	89a3      	ldrh	r3, [r4, #12]
   8587a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8587e:	81a3      	strh	r3, [r4, #12]
   85880:	bd10      	pop	{r4, pc}
   85882:	bf00      	nop

00085884 <__swrite>:
   85884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85888:	460c      	mov	r4, r1
   8588a:	8989      	ldrh	r1, [r1, #12]
   8588c:	461d      	mov	r5, r3
   8588e:	05cb      	lsls	r3, r1, #23
   85890:	4616      	mov	r6, r2
   85892:	4607      	mov	r7, r0
   85894:	d506      	bpl.n	858a4 <__swrite+0x20>
   85896:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8589a:	2200      	movs	r2, #0
   8589c:	2302      	movs	r3, #2
   8589e:	f000 f993 	bl	85bc8 <_lseek_r>
   858a2:	89a1      	ldrh	r1, [r4, #12]
   858a4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   858a8:	81a1      	strh	r1, [r4, #12]
   858aa:	4638      	mov	r0, r7
   858ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   858b0:	4632      	mov	r2, r6
   858b2:	462b      	mov	r3, r5
   858b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   858b8:	f000 b89e 	b.w	859f8 <_write_r>

000858bc <__sseek>:
   858bc:	b510      	push	{r4, lr}
   858be:	460c      	mov	r4, r1
   858c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   858c4:	f000 f980 	bl	85bc8 <_lseek_r>
   858c8:	89a3      	ldrh	r3, [r4, #12]
   858ca:	1c42      	adds	r2, r0, #1
   858cc:	bf0e      	itee	eq
   858ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   858d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   858d6:	6520      	strne	r0, [r4, #80]	; 0x50
   858d8:	81a3      	strh	r3, [r4, #12]
   858da:	bd10      	pop	{r4, pc}

000858dc <__sclose>:
   858dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   858e0:	f000 b8f2 	b.w	85ac8 <_close_r>

000858e4 <__swbuf_r>:
   858e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   858e6:	460d      	mov	r5, r1
   858e8:	4614      	mov	r4, r2
   858ea:	4607      	mov	r7, r0
   858ec:	b110      	cbz	r0, 858f4 <__swbuf_r+0x10>
   858ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
   858f0:	2b00      	cmp	r3, #0
   858f2:	d048      	beq.n	85986 <__swbuf_r+0xa2>
   858f4:	89a2      	ldrh	r2, [r4, #12]
   858f6:	69a0      	ldr	r0, [r4, #24]
   858f8:	b293      	uxth	r3, r2
   858fa:	60a0      	str	r0, [r4, #8]
   858fc:	0718      	lsls	r0, r3, #28
   858fe:	d538      	bpl.n	85972 <__swbuf_r+0x8e>
   85900:	6926      	ldr	r6, [r4, #16]
   85902:	2e00      	cmp	r6, #0
   85904:	d035      	beq.n	85972 <__swbuf_r+0x8e>
   85906:	0499      	lsls	r1, r3, #18
   85908:	b2ed      	uxtb	r5, r5
   8590a:	d515      	bpl.n	85938 <__swbuf_r+0x54>
   8590c:	6823      	ldr	r3, [r4, #0]
   8590e:	6962      	ldr	r2, [r4, #20]
   85910:	1b9e      	subs	r6, r3, r6
   85912:	4296      	cmp	r6, r2
   85914:	da1c      	bge.n	85950 <__swbuf_r+0x6c>
   85916:	3601      	adds	r6, #1
   85918:	68a2      	ldr	r2, [r4, #8]
   8591a:	1c59      	adds	r1, r3, #1
   8591c:	3a01      	subs	r2, #1
   8591e:	60a2      	str	r2, [r4, #8]
   85920:	6021      	str	r1, [r4, #0]
   85922:	701d      	strb	r5, [r3, #0]
   85924:	6963      	ldr	r3, [r4, #20]
   85926:	42b3      	cmp	r3, r6
   85928:	d01a      	beq.n	85960 <__swbuf_r+0x7c>
   8592a:	89a3      	ldrh	r3, [r4, #12]
   8592c:	07db      	lsls	r3, r3, #31
   8592e:	d501      	bpl.n	85934 <__swbuf_r+0x50>
   85930:	2d0a      	cmp	r5, #10
   85932:	d015      	beq.n	85960 <__swbuf_r+0x7c>
   85934:	4628      	mov	r0, r5
   85936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85938:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8593a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8593e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   85942:	6663      	str	r3, [r4, #100]	; 0x64
   85944:	6823      	ldr	r3, [r4, #0]
   85946:	81a2      	strh	r2, [r4, #12]
   85948:	6962      	ldr	r2, [r4, #20]
   8594a:	1b9e      	subs	r6, r3, r6
   8594c:	4296      	cmp	r6, r2
   8594e:	dbe2      	blt.n	85916 <__swbuf_r+0x32>
   85950:	4638      	mov	r0, r7
   85952:	4621      	mov	r1, r4
   85954:	f7fe fde4 	bl	84520 <_fflush_r>
   85958:	b940      	cbnz	r0, 8596c <__swbuf_r+0x88>
   8595a:	6823      	ldr	r3, [r4, #0]
   8595c:	2601      	movs	r6, #1
   8595e:	e7db      	b.n	85918 <__swbuf_r+0x34>
   85960:	4638      	mov	r0, r7
   85962:	4621      	mov	r1, r4
   85964:	f7fe fddc 	bl	84520 <_fflush_r>
   85968:	2800      	cmp	r0, #0
   8596a:	d0e3      	beq.n	85934 <__swbuf_r+0x50>
   8596c:	f04f 30ff 	mov.w	r0, #4294967295
   85970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85972:	4638      	mov	r0, r7
   85974:	4621      	mov	r1, r4
   85976:	f7fe fcbd 	bl	842f4 <__swsetup_r>
   8597a:	2800      	cmp	r0, #0
   8597c:	d1f6      	bne.n	8596c <__swbuf_r+0x88>
   8597e:	89a2      	ldrh	r2, [r4, #12]
   85980:	6926      	ldr	r6, [r4, #16]
   85982:	b293      	uxth	r3, r2
   85984:	e7bf      	b.n	85906 <__swbuf_r+0x22>
   85986:	f7fe fde7 	bl	84558 <__sinit>
   8598a:	e7b3      	b.n	858f4 <__swbuf_r+0x10>

0008598c <_wcrtomb_r>:
   8598c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85990:	461e      	mov	r6, r3
   85992:	b086      	sub	sp, #24
   85994:	460c      	mov	r4, r1
   85996:	4605      	mov	r5, r0
   85998:	4617      	mov	r7, r2
   8599a:	4b0f      	ldr	r3, [pc, #60]	; (859d8 <_wcrtomb_r+0x4c>)
   8599c:	b191      	cbz	r1, 859c4 <_wcrtomb_r+0x38>
   8599e:	f8d3 8000 	ldr.w	r8, [r3]
   859a2:	f7ff f999 	bl	84cd8 <__locale_charset>
   859a6:	9600      	str	r6, [sp, #0]
   859a8:	4603      	mov	r3, r0
   859aa:	4621      	mov	r1, r4
   859ac:	463a      	mov	r2, r7
   859ae:	4628      	mov	r0, r5
   859b0:	47c0      	blx	r8
   859b2:	1c43      	adds	r3, r0, #1
   859b4:	d103      	bne.n	859be <_wcrtomb_r+0x32>
   859b6:	2200      	movs	r2, #0
   859b8:	238a      	movs	r3, #138	; 0x8a
   859ba:	6032      	str	r2, [r6, #0]
   859bc:	602b      	str	r3, [r5, #0]
   859be:	b006      	add	sp, #24
   859c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   859c4:	681f      	ldr	r7, [r3, #0]
   859c6:	f7ff f987 	bl	84cd8 <__locale_charset>
   859ca:	9600      	str	r6, [sp, #0]
   859cc:	4603      	mov	r3, r0
   859ce:	4622      	mov	r2, r4
   859d0:	4628      	mov	r0, r5
   859d2:	a903      	add	r1, sp, #12
   859d4:	47b8      	blx	r7
   859d6:	e7ec      	b.n	859b2 <_wcrtomb_r+0x26>
   859d8:	20070870 	.word	0x20070870

000859dc <__ascii_wctomb>:
   859dc:	b121      	cbz	r1, 859e8 <__ascii_wctomb+0xc>
   859de:	2aff      	cmp	r2, #255	; 0xff
   859e0:	d804      	bhi.n	859ec <__ascii_wctomb+0x10>
   859e2:	700a      	strb	r2, [r1, #0]
   859e4:	2001      	movs	r0, #1
   859e6:	4770      	bx	lr
   859e8:	4608      	mov	r0, r1
   859ea:	4770      	bx	lr
   859ec:	238a      	movs	r3, #138	; 0x8a
   859ee:	6003      	str	r3, [r0, #0]
   859f0:	f04f 30ff 	mov.w	r0, #4294967295
   859f4:	4770      	bx	lr
   859f6:	bf00      	nop

000859f8 <_write_r>:
   859f8:	b570      	push	{r4, r5, r6, lr}
   859fa:	4c08      	ldr	r4, [pc, #32]	; (85a1c <_write_r+0x24>)
   859fc:	4606      	mov	r6, r0
   859fe:	2500      	movs	r5, #0
   85a00:	4608      	mov	r0, r1
   85a02:	4611      	mov	r1, r2
   85a04:	461a      	mov	r2, r3
   85a06:	6025      	str	r5, [r4, #0]
   85a08:	f7fc f95e 	bl	81cc8 <_write>
   85a0c:	1c43      	adds	r3, r0, #1
   85a0e:	d000      	beq.n	85a12 <_write_r+0x1a>
   85a10:	bd70      	pop	{r4, r5, r6, pc}
   85a12:	6823      	ldr	r3, [r4, #0]
   85a14:	2b00      	cmp	r3, #0
   85a16:	d0fb      	beq.n	85a10 <_write_r+0x18>
   85a18:	6033      	str	r3, [r6, #0]
   85a1a:	bd70      	pop	{r4, r5, r6, pc}
   85a1c:	2007abc8 	.word	0x2007abc8

00085a20 <__register_exitproc>:
   85a20:	b5f0      	push	{r4, r5, r6, r7, lr}
   85a22:	4c27      	ldr	r4, [pc, #156]	; (85ac0 <__register_exitproc+0xa0>)
   85a24:	b085      	sub	sp, #20
   85a26:	6826      	ldr	r6, [r4, #0]
   85a28:	4607      	mov	r7, r0
   85a2a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   85a2e:	2c00      	cmp	r4, #0
   85a30:	d040      	beq.n	85ab4 <__register_exitproc+0x94>
   85a32:	6865      	ldr	r5, [r4, #4]
   85a34:	2d1f      	cmp	r5, #31
   85a36:	dd1e      	ble.n	85a76 <__register_exitproc+0x56>
   85a38:	4822      	ldr	r0, [pc, #136]	; (85ac4 <__register_exitproc+0xa4>)
   85a3a:	b918      	cbnz	r0, 85a44 <__register_exitproc+0x24>
   85a3c:	f04f 30ff 	mov.w	r0, #4294967295
   85a40:	b005      	add	sp, #20
   85a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85a44:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85a48:	9103      	str	r1, [sp, #12]
   85a4a:	9202      	str	r2, [sp, #8]
   85a4c:	9301      	str	r3, [sp, #4]
   85a4e:	f7ff f9bd 	bl	84dcc <malloc>
   85a52:	9903      	ldr	r1, [sp, #12]
   85a54:	4604      	mov	r4, r0
   85a56:	9a02      	ldr	r2, [sp, #8]
   85a58:	9b01      	ldr	r3, [sp, #4]
   85a5a:	2800      	cmp	r0, #0
   85a5c:	d0ee      	beq.n	85a3c <__register_exitproc+0x1c>
   85a5e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   85a62:	2000      	movs	r0, #0
   85a64:	6025      	str	r5, [r4, #0]
   85a66:	6060      	str	r0, [r4, #4]
   85a68:	4605      	mov	r5, r0
   85a6a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85a6e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   85a72:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   85a76:	b93f      	cbnz	r7, 85a88 <__register_exitproc+0x68>
   85a78:	1c6b      	adds	r3, r5, #1
   85a7a:	2000      	movs	r0, #0
   85a7c:	3502      	adds	r5, #2
   85a7e:	6063      	str	r3, [r4, #4]
   85a80:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   85a84:	b005      	add	sp, #20
   85a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85a88:	2601      	movs	r6, #1
   85a8a:	40ae      	lsls	r6, r5
   85a8c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   85a90:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   85a94:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   85a98:	2f02      	cmp	r7, #2
   85a9a:	ea42 0206 	orr.w	r2, r2, r6
   85a9e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   85aa2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   85aa6:	d1e7      	bne.n	85a78 <__register_exitproc+0x58>
   85aa8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   85aac:	431e      	orrs	r6, r3
   85aae:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   85ab2:	e7e1      	b.n	85a78 <__register_exitproc+0x58>
   85ab4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   85ab8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85abc:	e7b9      	b.n	85a32 <__register_exitproc+0x12>
   85abe:	bf00      	nop
   85ac0:	0008629c 	.word	0x0008629c
   85ac4:	00084dcd 	.word	0x00084dcd

00085ac8 <_close_r>:
   85ac8:	b538      	push	{r3, r4, r5, lr}
   85aca:	4c07      	ldr	r4, [pc, #28]	; (85ae8 <_close_r+0x20>)
   85acc:	2300      	movs	r3, #0
   85ace:	4605      	mov	r5, r0
   85ad0:	4608      	mov	r0, r1
   85ad2:	6023      	str	r3, [r4, #0]
   85ad4:	f7fc fe46 	bl	82764 <_close>
   85ad8:	1c43      	adds	r3, r0, #1
   85ada:	d000      	beq.n	85ade <_close_r+0x16>
   85adc:	bd38      	pop	{r3, r4, r5, pc}
   85ade:	6823      	ldr	r3, [r4, #0]
   85ae0:	2b00      	cmp	r3, #0
   85ae2:	d0fb      	beq.n	85adc <_close_r+0x14>
   85ae4:	602b      	str	r3, [r5, #0]
   85ae6:	bd38      	pop	{r3, r4, r5, pc}
   85ae8:	2007abc8 	.word	0x2007abc8

00085aec <_fclose_r>:
   85aec:	b570      	push	{r4, r5, r6, lr}
   85aee:	460c      	mov	r4, r1
   85af0:	4605      	mov	r5, r0
   85af2:	b131      	cbz	r1, 85b02 <_fclose_r+0x16>
   85af4:	b110      	cbz	r0, 85afc <_fclose_r+0x10>
   85af6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85af8:	2b00      	cmp	r3, #0
   85afa:	d02f      	beq.n	85b5c <_fclose_r+0x70>
   85afc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85b00:	b90b      	cbnz	r3, 85b06 <_fclose_r+0x1a>
   85b02:	2000      	movs	r0, #0
   85b04:	bd70      	pop	{r4, r5, r6, pc}
   85b06:	4628      	mov	r0, r5
   85b08:	4621      	mov	r1, r4
   85b0a:	f7fe fd09 	bl	84520 <_fflush_r>
   85b0e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85b10:	4606      	mov	r6, r0
   85b12:	b133      	cbz	r3, 85b22 <_fclose_r+0x36>
   85b14:	4628      	mov	r0, r5
   85b16:	69e1      	ldr	r1, [r4, #28]
   85b18:	4798      	blx	r3
   85b1a:	2800      	cmp	r0, #0
   85b1c:	bfb8      	it	lt
   85b1e:	f04f 36ff 	movlt.w	r6, #4294967295
   85b22:	89a3      	ldrh	r3, [r4, #12]
   85b24:	061b      	lsls	r3, r3, #24
   85b26:	d41c      	bmi.n	85b62 <_fclose_r+0x76>
   85b28:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85b2a:	b141      	cbz	r1, 85b3e <_fclose_r+0x52>
   85b2c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85b30:	4299      	cmp	r1, r3
   85b32:	d002      	beq.n	85b3a <_fclose_r+0x4e>
   85b34:	4628      	mov	r0, r5
   85b36:	f7fe fe53 	bl	847e0 <_free_r>
   85b3a:	2300      	movs	r3, #0
   85b3c:	6323      	str	r3, [r4, #48]	; 0x30
   85b3e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85b40:	b121      	cbz	r1, 85b4c <_fclose_r+0x60>
   85b42:	4628      	mov	r0, r5
   85b44:	f7fe fe4c 	bl	847e0 <_free_r>
   85b48:	2300      	movs	r3, #0
   85b4a:	6463      	str	r3, [r4, #68]	; 0x44
   85b4c:	f7fe fd7e 	bl	8464c <__sfp_lock_acquire>
   85b50:	2300      	movs	r3, #0
   85b52:	81a3      	strh	r3, [r4, #12]
   85b54:	f7fe fd7c 	bl	84650 <__sfp_lock_release>
   85b58:	4630      	mov	r0, r6
   85b5a:	bd70      	pop	{r4, r5, r6, pc}
   85b5c:	f7fe fcfc 	bl	84558 <__sinit>
   85b60:	e7cc      	b.n	85afc <_fclose_r+0x10>
   85b62:	4628      	mov	r0, r5
   85b64:	6921      	ldr	r1, [r4, #16]
   85b66:	f7fe fe3b 	bl	847e0 <_free_r>
   85b6a:	e7dd      	b.n	85b28 <_fclose_r+0x3c>

00085b6c <fclose>:
   85b6c:	4b02      	ldr	r3, [pc, #8]	; (85b78 <fclose+0xc>)
   85b6e:	4601      	mov	r1, r0
   85b70:	6818      	ldr	r0, [r3, #0]
   85b72:	f7ff bfbb 	b.w	85aec <_fclose_r>
   85b76:	bf00      	nop
   85b78:	20070438 	.word	0x20070438

00085b7c <_fstat_r>:
   85b7c:	b538      	push	{r3, r4, r5, lr}
   85b7e:	4c08      	ldr	r4, [pc, #32]	; (85ba0 <_fstat_r+0x24>)
   85b80:	2300      	movs	r3, #0
   85b82:	4605      	mov	r5, r0
   85b84:	4608      	mov	r0, r1
   85b86:	4611      	mov	r1, r2
   85b88:	6023      	str	r3, [r4, #0]
   85b8a:	f7fc fdef 	bl	8276c <_fstat>
   85b8e:	1c43      	adds	r3, r0, #1
   85b90:	d000      	beq.n	85b94 <_fstat_r+0x18>
   85b92:	bd38      	pop	{r3, r4, r5, pc}
   85b94:	6823      	ldr	r3, [r4, #0]
   85b96:	2b00      	cmp	r3, #0
   85b98:	d0fb      	beq.n	85b92 <_fstat_r+0x16>
   85b9a:	602b      	str	r3, [r5, #0]
   85b9c:	bd38      	pop	{r3, r4, r5, pc}
   85b9e:	bf00      	nop
   85ba0:	2007abc8 	.word	0x2007abc8

00085ba4 <_isatty_r>:
   85ba4:	b538      	push	{r3, r4, r5, lr}
   85ba6:	4c07      	ldr	r4, [pc, #28]	; (85bc4 <_isatty_r+0x20>)
   85ba8:	2300      	movs	r3, #0
   85baa:	4605      	mov	r5, r0
   85bac:	4608      	mov	r0, r1
   85bae:	6023      	str	r3, [r4, #0]
   85bb0:	f7fc fde2 	bl	82778 <_isatty>
   85bb4:	1c43      	adds	r3, r0, #1
   85bb6:	d000      	beq.n	85bba <_isatty_r+0x16>
   85bb8:	bd38      	pop	{r3, r4, r5, pc}
   85bba:	6823      	ldr	r3, [r4, #0]
   85bbc:	2b00      	cmp	r3, #0
   85bbe:	d0fb      	beq.n	85bb8 <_isatty_r+0x14>
   85bc0:	602b      	str	r3, [r5, #0]
   85bc2:	bd38      	pop	{r3, r4, r5, pc}
   85bc4:	2007abc8 	.word	0x2007abc8

00085bc8 <_lseek_r>:
   85bc8:	b570      	push	{r4, r5, r6, lr}
   85bca:	4c08      	ldr	r4, [pc, #32]	; (85bec <_lseek_r+0x24>)
   85bcc:	4606      	mov	r6, r0
   85bce:	2500      	movs	r5, #0
   85bd0:	4608      	mov	r0, r1
   85bd2:	4611      	mov	r1, r2
   85bd4:	461a      	mov	r2, r3
   85bd6:	6025      	str	r5, [r4, #0]
   85bd8:	f7fc fdd0 	bl	8277c <_lseek>
   85bdc:	1c43      	adds	r3, r0, #1
   85bde:	d000      	beq.n	85be2 <_lseek_r+0x1a>
   85be0:	bd70      	pop	{r4, r5, r6, pc}
   85be2:	6823      	ldr	r3, [r4, #0]
   85be4:	2b00      	cmp	r3, #0
   85be6:	d0fb      	beq.n	85be0 <_lseek_r+0x18>
   85be8:	6033      	str	r3, [r6, #0]
   85bea:	bd70      	pop	{r4, r5, r6, pc}
   85bec:	2007abc8 	.word	0x2007abc8

00085bf0 <_read_r>:
   85bf0:	b570      	push	{r4, r5, r6, lr}
   85bf2:	4c08      	ldr	r4, [pc, #32]	; (85c14 <_read_r+0x24>)
   85bf4:	4606      	mov	r6, r0
   85bf6:	2500      	movs	r5, #0
   85bf8:	4608      	mov	r0, r1
   85bfa:	4611      	mov	r1, r2
   85bfc:	461a      	mov	r2, r3
   85bfe:	6025      	str	r5, [r4, #0]
   85c00:	f7fa fae4 	bl	801cc <_read>
   85c04:	1c43      	adds	r3, r0, #1
   85c06:	d000      	beq.n	85c0a <_read_r+0x1a>
   85c08:	bd70      	pop	{r4, r5, r6, pc}
   85c0a:	6823      	ldr	r3, [r4, #0]
   85c0c:	2b00      	cmp	r3, #0
   85c0e:	d0fb      	beq.n	85c08 <_read_r+0x18>
   85c10:	6033      	str	r3, [r6, #0]
   85c12:	bd70      	pop	{r4, r5, r6, pc}
   85c14:	2007abc8 	.word	0x2007abc8

00085c18 <__aeabi_uldivmod>:
   85c18:	b94b      	cbnz	r3, 85c2e <__aeabi_uldivmod+0x16>
   85c1a:	b942      	cbnz	r2, 85c2e <__aeabi_uldivmod+0x16>
   85c1c:	2900      	cmp	r1, #0
   85c1e:	bf08      	it	eq
   85c20:	2800      	cmpeq	r0, #0
   85c22:	d002      	beq.n	85c2a <__aeabi_uldivmod+0x12>
   85c24:	f04f 31ff 	mov.w	r1, #4294967295
   85c28:	4608      	mov	r0, r1
   85c2a:	f000 b83b 	b.w	85ca4 <__aeabi_idiv0>
   85c2e:	b082      	sub	sp, #8
   85c30:	46ec      	mov	ip, sp
   85c32:	e92d 5000 	stmdb	sp!, {ip, lr}
   85c36:	f000 f81d 	bl	85c74 <__gnu_uldivmod_helper>
   85c3a:	f8dd e004 	ldr.w	lr, [sp, #4]
   85c3e:	b002      	add	sp, #8
   85c40:	bc0c      	pop	{r2, r3}
   85c42:	4770      	bx	lr

00085c44 <__gnu_ldivmod_helper>:
   85c44:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85c48:	9e08      	ldr	r6, [sp, #32]
   85c4a:	4614      	mov	r4, r2
   85c4c:	461d      	mov	r5, r3
   85c4e:	4680      	mov	r8, r0
   85c50:	4689      	mov	r9, r1
   85c52:	f000 f829 	bl	85ca8 <__divdi3>
   85c56:	fb04 f301 	mul.w	r3, r4, r1
   85c5a:	fba4 ab00 	umull	sl, fp, r4, r0
   85c5e:	fb00 3205 	mla	r2, r0, r5, r3
   85c62:	4493      	add	fp, r2
   85c64:	ebb8 080a 	subs.w	r8, r8, sl
   85c68:	eb69 090b 	sbc.w	r9, r9, fp
   85c6c:	e9c6 8900 	strd	r8, r9, [r6]
   85c70:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085c74 <__gnu_uldivmod_helper>:
   85c74:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85c78:	9e08      	ldr	r6, [sp, #32]
   85c7a:	4614      	mov	r4, r2
   85c7c:	461d      	mov	r5, r3
   85c7e:	4680      	mov	r8, r0
   85c80:	4689      	mov	r9, r1
   85c82:	f000 f961 	bl	85f48 <__udivdi3>
   85c86:	fb00 f505 	mul.w	r5, r0, r5
   85c8a:	fba0 ab04 	umull	sl, fp, r0, r4
   85c8e:	fb04 5401 	mla	r4, r4, r1, r5
   85c92:	44a3      	add	fp, r4
   85c94:	ebb8 080a 	subs.w	r8, r8, sl
   85c98:	eb69 090b 	sbc.w	r9, r9, fp
   85c9c:	e9c6 8900 	strd	r8, r9, [r6]
   85ca0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085ca4 <__aeabi_idiv0>:
   85ca4:	4770      	bx	lr
   85ca6:	bf00      	nop

00085ca8 <__divdi3>:
   85ca8:	2900      	cmp	r1, #0
   85caa:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85cae:	f2c0 80a1 	blt.w	85df4 <__divdi3+0x14c>
   85cb2:	2400      	movs	r4, #0
   85cb4:	2b00      	cmp	r3, #0
   85cb6:	f2c0 8098 	blt.w	85dea <__divdi3+0x142>
   85cba:	4615      	mov	r5, r2
   85cbc:	4606      	mov	r6, r0
   85cbe:	460f      	mov	r7, r1
   85cc0:	2b00      	cmp	r3, #0
   85cc2:	d13f      	bne.n	85d44 <__divdi3+0x9c>
   85cc4:	428a      	cmp	r2, r1
   85cc6:	d958      	bls.n	85d7a <__divdi3+0xd2>
   85cc8:	fab2 f382 	clz	r3, r2
   85ccc:	b14b      	cbz	r3, 85ce2 <__divdi3+0x3a>
   85cce:	f1c3 0220 	rsb	r2, r3, #32
   85cd2:	fa01 f703 	lsl.w	r7, r1, r3
   85cd6:	fa20 f202 	lsr.w	r2, r0, r2
   85cda:	409d      	lsls	r5, r3
   85cdc:	fa00 f603 	lsl.w	r6, r0, r3
   85ce0:	4317      	orrs	r7, r2
   85ce2:	0c29      	lsrs	r1, r5, #16
   85ce4:	fbb7 f2f1 	udiv	r2, r7, r1
   85ce8:	fb01 7712 	mls	r7, r1, r2, r7
   85cec:	b2a8      	uxth	r0, r5
   85cee:	fb00 f302 	mul.w	r3, r0, r2
   85cf2:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   85cf6:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   85cfa:	42bb      	cmp	r3, r7
   85cfc:	d909      	bls.n	85d12 <__divdi3+0x6a>
   85cfe:	197f      	adds	r7, r7, r5
   85d00:	f102 3cff 	add.w	ip, r2, #4294967295
   85d04:	f080 8105 	bcs.w	85f12 <__divdi3+0x26a>
   85d08:	42bb      	cmp	r3, r7
   85d0a:	f240 8102 	bls.w	85f12 <__divdi3+0x26a>
   85d0e:	3a02      	subs	r2, #2
   85d10:	442f      	add	r7, r5
   85d12:	1aff      	subs	r7, r7, r3
   85d14:	fbb7 f3f1 	udiv	r3, r7, r1
   85d18:	fb01 7113 	mls	r1, r1, r3, r7
   85d1c:	fb00 f003 	mul.w	r0, r0, r3
   85d20:	b2b6      	uxth	r6, r6
   85d22:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   85d26:	4288      	cmp	r0, r1
   85d28:	d908      	bls.n	85d3c <__divdi3+0x94>
   85d2a:	1949      	adds	r1, r1, r5
   85d2c:	f103 37ff 	add.w	r7, r3, #4294967295
   85d30:	f080 80f1 	bcs.w	85f16 <__divdi3+0x26e>
   85d34:	4288      	cmp	r0, r1
   85d36:	f240 80ee 	bls.w	85f16 <__divdi3+0x26e>
   85d3a:	3b02      	subs	r3, #2
   85d3c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85d40:	2300      	movs	r3, #0
   85d42:	e003      	b.n	85d4c <__divdi3+0xa4>
   85d44:	428b      	cmp	r3, r1
   85d46:	d90a      	bls.n	85d5e <__divdi3+0xb6>
   85d48:	2300      	movs	r3, #0
   85d4a:	461a      	mov	r2, r3
   85d4c:	4610      	mov	r0, r2
   85d4e:	4619      	mov	r1, r3
   85d50:	b114      	cbz	r4, 85d58 <__divdi3+0xb0>
   85d52:	4240      	negs	r0, r0
   85d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85d58:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85d5c:	4770      	bx	lr
   85d5e:	fab3 f883 	clz	r8, r3
   85d62:	f1b8 0f00 	cmp.w	r8, #0
   85d66:	f040 8088 	bne.w	85e7a <__divdi3+0x1d2>
   85d6a:	428b      	cmp	r3, r1
   85d6c:	d302      	bcc.n	85d74 <__divdi3+0xcc>
   85d6e:	4282      	cmp	r2, r0
   85d70:	f200 80e2 	bhi.w	85f38 <__divdi3+0x290>
   85d74:	2300      	movs	r3, #0
   85d76:	2201      	movs	r2, #1
   85d78:	e7e8      	b.n	85d4c <__divdi3+0xa4>
   85d7a:	b912      	cbnz	r2, 85d82 <__divdi3+0xda>
   85d7c:	2301      	movs	r3, #1
   85d7e:	fbb3 f5f2 	udiv	r5, r3, r2
   85d82:	fab5 f285 	clz	r2, r5
   85d86:	2a00      	cmp	r2, #0
   85d88:	d13a      	bne.n	85e00 <__divdi3+0x158>
   85d8a:	1b7f      	subs	r7, r7, r5
   85d8c:	0c28      	lsrs	r0, r5, #16
   85d8e:	fa1f fc85 	uxth.w	ip, r5
   85d92:	2301      	movs	r3, #1
   85d94:	fbb7 f1f0 	udiv	r1, r7, r0
   85d98:	fb00 7711 	mls	r7, r0, r1, r7
   85d9c:	fb0c f201 	mul.w	r2, ip, r1
   85da0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   85da4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   85da8:	42ba      	cmp	r2, r7
   85daa:	d907      	bls.n	85dbc <__divdi3+0x114>
   85dac:	197f      	adds	r7, r7, r5
   85dae:	f101 38ff 	add.w	r8, r1, #4294967295
   85db2:	d202      	bcs.n	85dba <__divdi3+0x112>
   85db4:	42ba      	cmp	r2, r7
   85db6:	f200 80c4 	bhi.w	85f42 <__divdi3+0x29a>
   85dba:	4641      	mov	r1, r8
   85dbc:	1abf      	subs	r7, r7, r2
   85dbe:	fbb7 f2f0 	udiv	r2, r7, r0
   85dc2:	fb00 7012 	mls	r0, r0, r2, r7
   85dc6:	fb0c fc02 	mul.w	ip, ip, r2
   85dca:	b2b6      	uxth	r6, r6
   85dcc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   85dd0:	4584      	cmp	ip, r0
   85dd2:	d907      	bls.n	85de4 <__divdi3+0x13c>
   85dd4:	1940      	adds	r0, r0, r5
   85dd6:	f102 37ff 	add.w	r7, r2, #4294967295
   85dda:	d202      	bcs.n	85de2 <__divdi3+0x13a>
   85ddc:	4584      	cmp	ip, r0
   85dde:	f200 80ae 	bhi.w	85f3e <__divdi3+0x296>
   85de2:	463a      	mov	r2, r7
   85de4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   85de8:	e7b0      	b.n	85d4c <__divdi3+0xa4>
   85dea:	43e4      	mvns	r4, r4
   85dec:	4252      	negs	r2, r2
   85dee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85df2:	e762      	b.n	85cba <__divdi3+0x12>
   85df4:	4240      	negs	r0, r0
   85df6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85dfa:	f04f 34ff 	mov.w	r4, #4294967295
   85dfe:	e759      	b.n	85cb4 <__divdi3+0xc>
   85e00:	4095      	lsls	r5, r2
   85e02:	f1c2 0920 	rsb	r9, r2, #32
   85e06:	fa27 f109 	lsr.w	r1, r7, r9
   85e0a:	fa26 f909 	lsr.w	r9, r6, r9
   85e0e:	4097      	lsls	r7, r2
   85e10:	0c28      	lsrs	r0, r5, #16
   85e12:	fbb1 f8f0 	udiv	r8, r1, r0
   85e16:	fb00 1118 	mls	r1, r0, r8, r1
   85e1a:	fa1f fc85 	uxth.w	ip, r5
   85e1e:	fb0c f308 	mul.w	r3, ip, r8
   85e22:	ea49 0907 	orr.w	r9, r9, r7
   85e26:	ea4f 4719 	mov.w	r7, r9, lsr #16
   85e2a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   85e2e:	428b      	cmp	r3, r1
   85e30:	fa06 f602 	lsl.w	r6, r6, r2
   85e34:	d908      	bls.n	85e48 <__divdi3+0x1a0>
   85e36:	1949      	adds	r1, r1, r5
   85e38:	f108 32ff 	add.w	r2, r8, #4294967295
   85e3c:	d27a      	bcs.n	85f34 <__divdi3+0x28c>
   85e3e:	428b      	cmp	r3, r1
   85e40:	d978      	bls.n	85f34 <__divdi3+0x28c>
   85e42:	f1a8 0802 	sub.w	r8, r8, #2
   85e46:	4429      	add	r1, r5
   85e48:	1ac9      	subs	r1, r1, r3
   85e4a:	fbb1 f3f0 	udiv	r3, r1, r0
   85e4e:	fb00 1713 	mls	r7, r0, r3, r1
   85e52:	fb0c f203 	mul.w	r2, ip, r3
   85e56:	fa1f f989 	uxth.w	r9, r9
   85e5a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   85e5e:	42ba      	cmp	r2, r7
   85e60:	d907      	bls.n	85e72 <__divdi3+0x1ca>
   85e62:	197f      	adds	r7, r7, r5
   85e64:	f103 31ff 	add.w	r1, r3, #4294967295
   85e68:	d260      	bcs.n	85f2c <__divdi3+0x284>
   85e6a:	42ba      	cmp	r2, r7
   85e6c:	d95e      	bls.n	85f2c <__divdi3+0x284>
   85e6e:	3b02      	subs	r3, #2
   85e70:	442f      	add	r7, r5
   85e72:	1abf      	subs	r7, r7, r2
   85e74:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   85e78:	e78c      	b.n	85d94 <__divdi3+0xec>
   85e7a:	f1c8 0220 	rsb	r2, r8, #32
   85e7e:	fa25 f102 	lsr.w	r1, r5, r2
   85e82:	fa03 fc08 	lsl.w	ip, r3, r8
   85e86:	fa27 f302 	lsr.w	r3, r7, r2
   85e8a:	fa20 f202 	lsr.w	r2, r0, r2
   85e8e:	fa07 f708 	lsl.w	r7, r7, r8
   85e92:	ea41 0c0c 	orr.w	ip, r1, ip
   85e96:	ea4f 491c 	mov.w	r9, ip, lsr #16
   85e9a:	fbb3 f1f9 	udiv	r1, r3, r9
   85e9e:	fb09 3311 	mls	r3, r9, r1, r3
   85ea2:	fa1f fa8c 	uxth.w	sl, ip
   85ea6:	fb0a fb01 	mul.w	fp, sl, r1
   85eaa:	4317      	orrs	r7, r2
   85eac:	0c3a      	lsrs	r2, r7, #16
   85eae:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   85eb2:	459b      	cmp	fp, r3
   85eb4:	fa05 f008 	lsl.w	r0, r5, r8
   85eb8:	d908      	bls.n	85ecc <__divdi3+0x224>
   85eba:	eb13 030c 	adds.w	r3, r3, ip
   85ebe:	f101 32ff 	add.w	r2, r1, #4294967295
   85ec2:	d235      	bcs.n	85f30 <__divdi3+0x288>
   85ec4:	459b      	cmp	fp, r3
   85ec6:	d933      	bls.n	85f30 <__divdi3+0x288>
   85ec8:	3902      	subs	r1, #2
   85eca:	4463      	add	r3, ip
   85ecc:	ebcb 0303 	rsb	r3, fp, r3
   85ed0:	fbb3 f2f9 	udiv	r2, r3, r9
   85ed4:	fb09 3312 	mls	r3, r9, r2, r3
   85ed8:	fb0a fa02 	mul.w	sl, sl, r2
   85edc:	b2bf      	uxth	r7, r7
   85ede:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   85ee2:	45ba      	cmp	sl, r7
   85ee4:	d908      	bls.n	85ef8 <__divdi3+0x250>
   85ee6:	eb17 070c 	adds.w	r7, r7, ip
   85eea:	f102 33ff 	add.w	r3, r2, #4294967295
   85eee:	d21b      	bcs.n	85f28 <__divdi3+0x280>
   85ef0:	45ba      	cmp	sl, r7
   85ef2:	d919      	bls.n	85f28 <__divdi3+0x280>
   85ef4:	3a02      	subs	r2, #2
   85ef6:	4467      	add	r7, ip
   85ef8:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   85efc:	fba5 0100 	umull	r0, r1, r5, r0
   85f00:	ebca 0707 	rsb	r7, sl, r7
   85f04:	428f      	cmp	r7, r1
   85f06:	f04f 0300 	mov.w	r3, #0
   85f0a:	d30a      	bcc.n	85f22 <__divdi3+0x27a>
   85f0c:	d005      	beq.n	85f1a <__divdi3+0x272>
   85f0e:	462a      	mov	r2, r5
   85f10:	e71c      	b.n	85d4c <__divdi3+0xa4>
   85f12:	4662      	mov	r2, ip
   85f14:	e6fd      	b.n	85d12 <__divdi3+0x6a>
   85f16:	463b      	mov	r3, r7
   85f18:	e710      	b.n	85d3c <__divdi3+0x94>
   85f1a:	fa06 f608 	lsl.w	r6, r6, r8
   85f1e:	4286      	cmp	r6, r0
   85f20:	d2f5      	bcs.n	85f0e <__divdi3+0x266>
   85f22:	1e6a      	subs	r2, r5, #1
   85f24:	2300      	movs	r3, #0
   85f26:	e711      	b.n	85d4c <__divdi3+0xa4>
   85f28:	461a      	mov	r2, r3
   85f2a:	e7e5      	b.n	85ef8 <__divdi3+0x250>
   85f2c:	460b      	mov	r3, r1
   85f2e:	e7a0      	b.n	85e72 <__divdi3+0x1ca>
   85f30:	4611      	mov	r1, r2
   85f32:	e7cb      	b.n	85ecc <__divdi3+0x224>
   85f34:	4690      	mov	r8, r2
   85f36:	e787      	b.n	85e48 <__divdi3+0x1a0>
   85f38:	4643      	mov	r3, r8
   85f3a:	4642      	mov	r2, r8
   85f3c:	e706      	b.n	85d4c <__divdi3+0xa4>
   85f3e:	3a02      	subs	r2, #2
   85f40:	e750      	b.n	85de4 <__divdi3+0x13c>
   85f42:	3902      	subs	r1, #2
   85f44:	442f      	add	r7, r5
   85f46:	e739      	b.n	85dbc <__divdi3+0x114>

00085f48 <__udivdi3>:
   85f48:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85f4c:	4614      	mov	r4, r2
   85f4e:	4605      	mov	r5, r0
   85f50:	460e      	mov	r6, r1
   85f52:	2b00      	cmp	r3, #0
   85f54:	d143      	bne.n	85fde <__udivdi3+0x96>
   85f56:	428a      	cmp	r2, r1
   85f58:	d953      	bls.n	86002 <__udivdi3+0xba>
   85f5a:	fab2 f782 	clz	r7, r2
   85f5e:	b157      	cbz	r7, 85f76 <__udivdi3+0x2e>
   85f60:	f1c7 0620 	rsb	r6, r7, #32
   85f64:	fa20 f606 	lsr.w	r6, r0, r6
   85f68:	fa01 f307 	lsl.w	r3, r1, r7
   85f6c:	fa02 f407 	lsl.w	r4, r2, r7
   85f70:	fa00 f507 	lsl.w	r5, r0, r7
   85f74:	431e      	orrs	r6, r3
   85f76:	0c21      	lsrs	r1, r4, #16
   85f78:	fbb6 f2f1 	udiv	r2, r6, r1
   85f7c:	fb01 6612 	mls	r6, r1, r2, r6
   85f80:	b2a0      	uxth	r0, r4
   85f82:	fb00 f302 	mul.w	r3, r0, r2
   85f86:	0c2f      	lsrs	r7, r5, #16
   85f88:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   85f8c:	42b3      	cmp	r3, r6
   85f8e:	d909      	bls.n	85fa4 <__udivdi3+0x5c>
   85f90:	1936      	adds	r6, r6, r4
   85f92:	f102 37ff 	add.w	r7, r2, #4294967295
   85f96:	f080 80fd 	bcs.w	86194 <__udivdi3+0x24c>
   85f9a:	42b3      	cmp	r3, r6
   85f9c:	f240 80fa 	bls.w	86194 <__udivdi3+0x24c>
   85fa0:	3a02      	subs	r2, #2
   85fa2:	4426      	add	r6, r4
   85fa4:	1af6      	subs	r6, r6, r3
   85fa6:	fbb6 f3f1 	udiv	r3, r6, r1
   85faa:	fb01 6113 	mls	r1, r1, r3, r6
   85fae:	fb00 f003 	mul.w	r0, r0, r3
   85fb2:	b2ad      	uxth	r5, r5
   85fb4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   85fb8:	4288      	cmp	r0, r1
   85fba:	d908      	bls.n	85fce <__udivdi3+0x86>
   85fbc:	1909      	adds	r1, r1, r4
   85fbe:	f103 36ff 	add.w	r6, r3, #4294967295
   85fc2:	f080 80e9 	bcs.w	86198 <__udivdi3+0x250>
   85fc6:	4288      	cmp	r0, r1
   85fc8:	f240 80e6 	bls.w	86198 <__udivdi3+0x250>
   85fcc:	3b02      	subs	r3, #2
   85fce:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85fd2:	2300      	movs	r3, #0
   85fd4:	4610      	mov	r0, r2
   85fd6:	4619      	mov	r1, r3
   85fd8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85fdc:	4770      	bx	lr
   85fde:	428b      	cmp	r3, r1
   85fe0:	d84c      	bhi.n	8607c <__udivdi3+0x134>
   85fe2:	fab3 f683 	clz	r6, r3
   85fe6:	2e00      	cmp	r6, #0
   85fe8:	d14f      	bne.n	8608a <__udivdi3+0x142>
   85fea:	428b      	cmp	r3, r1
   85fec:	d302      	bcc.n	85ff4 <__udivdi3+0xac>
   85fee:	4282      	cmp	r2, r0
   85ff0:	f200 80dd 	bhi.w	861ae <__udivdi3+0x266>
   85ff4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85ff8:	2300      	movs	r3, #0
   85ffa:	2201      	movs	r2, #1
   85ffc:	4610      	mov	r0, r2
   85ffe:	4619      	mov	r1, r3
   86000:	4770      	bx	lr
   86002:	b912      	cbnz	r2, 8600a <__udivdi3+0xc2>
   86004:	2401      	movs	r4, #1
   86006:	fbb4 f4f2 	udiv	r4, r4, r2
   8600a:	fab4 f284 	clz	r2, r4
   8600e:	2a00      	cmp	r2, #0
   86010:	f040 8082 	bne.w	86118 <__udivdi3+0x1d0>
   86014:	1b09      	subs	r1, r1, r4
   86016:	0c26      	lsrs	r6, r4, #16
   86018:	b2a7      	uxth	r7, r4
   8601a:	2301      	movs	r3, #1
   8601c:	fbb1 f0f6 	udiv	r0, r1, r6
   86020:	fb06 1110 	mls	r1, r6, r0, r1
   86024:	fb07 f200 	mul.w	r2, r7, r0
   86028:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8602c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   86030:	428a      	cmp	r2, r1
   86032:	d907      	bls.n	86044 <__udivdi3+0xfc>
   86034:	1909      	adds	r1, r1, r4
   86036:	f100 3cff 	add.w	ip, r0, #4294967295
   8603a:	d202      	bcs.n	86042 <__udivdi3+0xfa>
   8603c:	428a      	cmp	r2, r1
   8603e:	f200 80c8 	bhi.w	861d2 <__udivdi3+0x28a>
   86042:	4660      	mov	r0, ip
   86044:	1a89      	subs	r1, r1, r2
   86046:	fbb1 f2f6 	udiv	r2, r1, r6
   8604a:	fb06 1112 	mls	r1, r6, r2, r1
   8604e:	fb07 f702 	mul.w	r7, r7, r2
   86052:	b2ad      	uxth	r5, r5
   86054:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86058:	42af      	cmp	r7, r5
   8605a:	d908      	bls.n	8606e <__udivdi3+0x126>
   8605c:	192c      	adds	r4, r5, r4
   8605e:	f102 31ff 	add.w	r1, r2, #4294967295
   86062:	f080 809b 	bcs.w	8619c <__udivdi3+0x254>
   86066:	42a7      	cmp	r7, r4
   86068:	f240 8098 	bls.w	8619c <__udivdi3+0x254>
   8606c:	3a02      	subs	r2, #2
   8606e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86072:	4610      	mov	r0, r2
   86074:	4619      	mov	r1, r3
   86076:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8607a:	4770      	bx	lr
   8607c:	2300      	movs	r3, #0
   8607e:	461a      	mov	r2, r3
   86080:	4610      	mov	r0, r2
   86082:	4619      	mov	r1, r3
   86084:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86088:	4770      	bx	lr
   8608a:	f1c6 0520 	rsb	r5, r6, #32
   8608e:	fa22 f705 	lsr.w	r7, r2, r5
   86092:	fa03 f406 	lsl.w	r4, r3, r6
   86096:	fa21 f305 	lsr.w	r3, r1, r5
   8609a:	fa01 fb06 	lsl.w	fp, r1, r6
   8609e:	fa20 f505 	lsr.w	r5, r0, r5
   860a2:	433c      	orrs	r4, r7
   860a4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   860a8:	fbb3 fcf8 	udiv	ip, r3, r8
   860ac:	fb08 331c 	mls	r3, r8, ip, r3
   860b0:	fa1f f984 	uxth.w	r9, r4
   860b4:	fb09 fa0c 	mul.w	sl, r9, ip
   860b8:	ea45 0b0b 	orr.w	fp, r5, fp
   860bc:	ea4f 451b 	mov.w	r5, fp, lsr #16
   860c0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   860c4:	459a      	cmp	sl, r3
   860c6:	fa02 f206 	lsl.w	r2, r2, r6
   860ca:	d904      	bls.n	860d6 <__udivdi3+0x18e>
   860cc:	191b      	adds	r3, r3, r4
   860ce:	f10c 35ff 	add.w	r5, ip, #4294967295
   860d2:	d36f      	bcc.n	861b4 <__udivdi3+0x26c>
   860d4:	46ac      	mov	ip, r5
   860d6:	ebca 0303 	rsb	r3, sl, r3
   860da:	fbb3 f5f8 	udiv	r5, r3, r8
   860de:	fb08 3315 	mls	r3, r8, r5, r3
   860e2:	fb09 f905 	mul.w	r9, r9, r5
   860e6:	fa1f fb8b 	uxth.w	fp, fp
   860ea:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   860ee:	45b9      	cmp	r9, r7
   860f0:	d904      	bls.n	860fc <__udivdi3+0x1b4>
   860f2:	193f      	adds	r7, r7, r4
   860f4:	f105 33ff 	add.w	r3, r5, #4294967295
   860f8:	d362      	bcc.n	861c0 <__udivdi3+0x278>
   860fa:	461d      	mov	r5, r3
   860fc:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   86100:	fbac 2302 	umull	r2, r3, ip, r2
   86104:	ebc9 0707 	rsb	r7, r9, r7
   86108:	429f      	cmp	r7, r3
   8610a:	f04f 0500 	mov.w	r5, #0
   8610e:	d34a      	bcc.n	861a6 <__udivdi3+0x25e>
   86110:	d046      	beq.n	861a0 <__udivdi3+0x258>
   86112:	4662      	mov	r2, ip
   86114:	462b      	mov	r3, r5
   86116:	e75d      	b.n	85fd4 <__udivdi3+0x8c>
   86118:	4094      	lsls	r4, r2
   8611a:	f1c2 0920 	rsb	r9, r2, #32
   8611e:	fa21 fc09 	lsr.w	ip, r1, r9
   86122:	4091      	lsls	r1, r2
   86124:	fa20 f909 	lsr.w	r9, r0, r9
   86128:	0c26      	lsrs	r6, r4, #16
   8612a:	fbbc f8f6 	udiv	r8, ip, r6
   8612e:	fb06 cc18 	mls	ip, r6, r8, ip
   86132:	b2a7      	uxth	r7, r4
   86134:	fb07 f308 	mul.w	r3, r7, r8
   86138:	ea49 0901 	orr.w	r9, r9, r1
   8613c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86140:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86144:	4563      	cmp	r3, ip
   86146:	fa00 f502 	lsl.w	r5, r0, r2
   8614a:	d909      	bls.n	86160 <__udivdi3+0x218>
   8614c:	eb1c 0c04 	adds.w	ip, ip, r4
   86150:	f108 32ff 	add.w	r2, r8, #4294967295
   86154:	d23b      	bcs.n	861ce <__udivdi3+0x286>
   86156:	4563      	cmp	r3, ip
   86158:	d939      	bls.n	861ce <__udivdi3+0x286>
   8615a:	f1a8 0802 	sub.w	r8, r8, #2
   8615e:	44a4      	add	ip, r4
   86160:	ebc3 0c0c 	rsb	ip, r3, ip
   86164:	fbbc f3f6 	udiv	r3, ip, r6
   86168:	fb06 c113 	mls	r1, r6, r3, ip
   8616c:	fb07 f203 	mul.w	r2, r7, r3
   86170:	fa1f f989 	uxth.w	r9, r9
   86174:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86178:	428a      	cmp	r2, r1
   8617a:	d907      	bls.n	8618c <__udivdi3+0x244>
   8617c:	1909      	adds	r1, r1, r4
   8617e:	f103 30ff 	add.w	r0, r3, #4294967295
   86182:	d222      	bcs.n	861ca <__udivdi3+0x282>
   86184:	428a      	cmp	r2, r1
   86186:	d920      	bls.n	861ca <__udivdi3+0x282>
   86188:	3b02      	subs	r3, #2
   8618a:	4421      	add	r1, r4
   8618c:	1a89      	subs	r1, r1, r2
   8618e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86192:	e743      	b.n	8601c <__udivdi3+0xd4>
   86194:	463a      	mov	r2, r7
   86196:	e705      	b.n	85fa4 <__udivdi3+0x5c>
   86198:	4633      	mov	r3, r6
   8619a:	e718      	b.n	85fce <__udivdi3+0x86>
   8619c:	460a      	mov	r2, r1
   8619e:	e766      	b.n	8606e <__udivdi3+0x126>
   861a0:	40b0      	lsls	r0, r6
   861a2:	4290      	cmp	r0, r2
   861a4:	d2b5      	bcs.n	86112 <__udivdi3+0x1ca>
   861a6:	f10c 32ff 	add.w	r2, ip, #4294967295
   861aa:	2300      	movs	r3, #0
   861ac:	e712      	b.n	85fd4 <__udivdi3+0x8c>
   861ae:	4633      	mov	r3, r6
   861b0:	4632      	mov	r2, r6
   861b2:	e70f      	b.n	85fd4 <__udivdi3+0x8c>
   861b4:	459a      	cmp	sl, r3
   861b6:	d98d      	bls.n	860d4 <__udivdi3+0x18c>
   861b8:	f1ac 0c02 	sub.w	ip, ip, #2
   861bc:	4423      	add	r3, r4
   861be:	e78a      	b.n	860d6 <__udivdi3+0x18e>
   861c0:	45b9      	cmp	r9, r7
   861c2:	d99a      	bls.n	860fa <__udivdi3+0x1b2>
   861c4:	3d02      	subs	r5, #2
   861c6:	4427      	add	r7, r4
   861c8:	e798      	b.n	860fc <__udivdi3+0x1b4>
   861ca:	4603      	mov	r3, r0
   861cc:	e7de      	b.n	8618c <__udivdi3+0x244>
   861ce:	4690      	mov	r8, r2
   861d0:	e7c6      	b.n	86160 <__udivdi3+0x218>
   861d2:	3802      	subs	r0, #2
   861d4:	4421      	add	r1, r4
   861d6:	e735      	b.n	86044 <__udivdi3+0xfc>
   861d8:	000a6425 	.word	0x000a6425
   861dc:	09097325 	.word	0x09097325
   861e0:	25096325 	.word	0x25096325
   861e4:	75250975 	.word	0x75250975
   861e8:	0d752509 	.word	0x0d752509
   861ec:	0000000a 	.word	0x0000000a
   861f0:	454c4449 	.word	0x454c4449
   861f4:	00000000 	.word	0x00000000
   861f8:	00000a0d 	.word	0x00000a0d
   861fc:	20726d54 	.word	0x20726d54
   86200:	00637653 	.word	0x00637653
   86204:	00000001 	.word	0x00000001
   86208:	00000002 	.word	0x00000002
   8620c:	00000004 	.word	0x00000004
   86210:	00000008 	.word	0x00000008
   86214:	00000010 	.word	0x00000010
   86218:	00000020 	.word	0x00000020
   8621c:	00000040 	.word	0x00000040
   86220:	00000080 	.word	0x00000080
   86224:	00000100 	.word	0x00000100
   86228:	00000200 	.word	0x00000200
   8622c:	00000400 	.word	0x00000400
   86230:	6b736174 	.word	0x6b736174
   86234:	75646f4d 	.word	0x75646f4d
   86238:	6574616c 	.word	0x6574616c
   8623c:	00000000 	.word	0x00000000
   86240:	6c696146 	.word	0x6c696146
   86244:	74206465 	.word	0x74206465
   86248:	7263206f 	.word	0x7263206f
   8624c:	65746165 	.word	0x65746165
   86250:	73617420 	.word	0x73617420
   86254:	646f4d6b 	.word	0x646f4d6b
   86258:	74616c75 	.word	0x74616c75
   8625c:	00000a65 	.word	0x00000a65
   86260:	6b736174 	.word	0x6b736174
   86264:	646e6553 	.word	0x646e6553
   86268:	614d6f54 	.word	0x614d6f54
   8626c:	62616c74 	.word	0x62616c74
   86270:	00000000 	.word	0x00000000
   86274:	6c696146 	.word	0x6c696146
   86278:	74206465 	.word	0x74206465
   8627c:	7263206f 	.word	0x7263206f
   86280:	65746165 	.word	0x65746165
   86284:	73617420 	.word	0x73617420
   86288:	6e65536b 	.word	0x6e65536b
   8628c:	4d6f5464 	.word	0x4d6f5464
   86290:	616c7461 	.word	0x616c7461
   86294:	00000a62 	.word	0x00000a62
   86298:	00000043 	.word	0x00000043

0008629c <_global_impure_ptr>:
   8629c:	20070010 33323130 37363534 42413938     ... 0123456789AB
   862ac:	46454443 00000000 33323130 37363534     CDEF....01234567
   862bc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   862cc:	0000296c                                l)..

000862d0 <zeroes.6721>:
   862d0:	30303030 30303030 30303030 30303030     0000000000000000

000862e0 <blanks.6720>:
   862e0:	20202020 20202020 20202020 20202020                     

000862f0 <_init>:
   862f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   862f2:	bf00      	nop
   862f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   862f6:	bc08      	pop	{r3}
   862f8:	469e      	mov	lr, r3
   862fa:	4770      	bx	lr

000862fc <__init_array_start>:
   862fc:	000843b9 	.word	0x000843b9

00086300 <__frame_dummy_init_array_entry>:
   86300:	00080119                                ....

00086304 <_fini>:
   86304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86306:	bf00      	nop
   86308:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8630a:	bc08      	pop	{r3}
   8630c:	469e      	mov	lr, r3
   8630e:	4770      	bx	lr

00086310 <__fini_array_start>:
   86310:	000800f5 	.word	0x000800f5
