###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:47 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         4.511
+ Phase Shift                   5.000
= Required Time                 1.368
- Arrival Time                  4.306
= Slack Time                   -2.938
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.838 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -2.700 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -2.382 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -2.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |   -0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |   -0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |   -0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.280 | 0.250 |   3.485 |    0.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.360 | 0.247 |   3.732 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_103_0        | B v -> Y ^     | NAND2X1  | 0.194 | 0.232 |   3.964 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | A ^ -> Y ^     | AND2X2   | 0.109 | 0.191 |   4.155 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_101_0        | D ^ -> Y v     | OAI22X1  | 0.371 | 0.149 |   4.305 |    1.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.371 | 0.001 |   4.306 |    1.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    3.176 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    3.494 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    3.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.319 | 0.015 |   0.879 |    3.817 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         3.912
+ Phase Shift                   5.000
= Required Time                 1.966
- Arrival Time                  4.537
= Slack Time                   -2.572
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.472 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -2.334 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -2.016 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -1.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |   -0.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |   -0.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    0.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    1.018 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.211 | 0.223 |   3.814 |    1.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.373 | 0.245 |   4.058 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.152 | 0.186 |   4.244 |    1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_59_0           | A ^ -> Y ^     | AND2X2   | 0.091 | 0.170 |   4.415 |    1.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | D ^ -> Y v     | OAI22X1  | 0.359 | 0.122 |   4.537 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.359 | 0.001 |   4.537 |    1.966 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.672 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    2.810 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    3.128 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    3.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.343 | 0.023 |   0.877 |    3.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         2.584
+ Phase Shift                   5.000
= Required Time                 3.305
- Arrival Time                  4.914
= Slack Time                   -1.610
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.510 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.371 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.053 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    0.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    1.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    1.853 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.283 | 0.185 |   4.914 |    3.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.283 | 0.001 |   4.914 |    3.305 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.710 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.848 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    2.166 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    2.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.026 |   0.889 |    2.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         2.276
+ Phase Shift                   5.000
= Required Time                 3.611
- Arrival Time                  4.894
= Slack Time                   -1.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.183 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.045 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.727 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    1.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.179 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    2.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.268 | 0.165 |   4.893 |    3.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.268 | 0.000 |   4.894 |    3.611 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.383 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.521 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.839 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.023 |   0.887 |    2.169 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         2.242
+ Phase Shift                   5.000
= Required Time                 3.637
- Arrival Time                  4.875
= Slack Time                   -1.239
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.139 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.001 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.683 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    1.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.223 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    2.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.266 | 0.146 |   4.875 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.266 | 0.000 |   4.875 |    3.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.339 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.795 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    2.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.319 | 0.015 |   0.878 |    2.117 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         2.207
+ Phase Shift                   5.000
= Required Time                 3.668
- Arrival Time                  4.876
= Slack Time                   -1.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.108 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.970 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.652 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    1.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.254 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    2.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.264 | 0.147 |   4.876 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.264 | 0.000 |   4.876 |    3.668 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.308 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.446 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.764 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    2.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.318 | 0.012 |   0.875 |    2.084 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         2.119
+ Phase Shift                   5.000
= Required Time                 3.770
- Arrival Time                  4.836
= Slack Time                   -1.067
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.967 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.828 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.510 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.396 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    2.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    3.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.269 | 0.173 |   4.835 |    3.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.269 | 0.001 |   4.836 |    3.770 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.167 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.623 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.317 |   0.873 |    1.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.016 |   0.889 |    1.956 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         2.190
+ Phase Shift                   5.000
= Required Time                 3.721
- Arrival Time                  4.769
= Slack Time                   -1.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.947 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.809 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.491 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.361 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    2.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    2.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226                 | B ^ -> Y v     | MUX2X1   | 0.285 | 0.177 |   4.768 |    3.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D v            | DFFPOSX1 | 0.285 | 0.001 |   4.769 |    3.721 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.147 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.286 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.604 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.378 | 0.068 |   0.911 |    1.959 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         2.126
+ Phase Shift                   5.000
= Required Time                 3.773
- Arrival Time                  4.765
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.892 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.754 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.436 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    0.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.416 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    2.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B ^ -> Y v     | MUX2X1   | 0.282 | 0.174 |   4.765 |    3.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D v            | DFFPOSX1 | 0.282 | 0.001 |   4.765 |    3.773 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.092 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.230 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.548 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.379 | 0.056 |   0.899 |    1.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         1.991
+ Phase Shift                   5.000
= Required Time                 3.915
- Arrival Time                  4.899
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.884 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.746 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.428 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.478 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.274 | 0.170 |   4.899 |    3.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.274 | 0.000 |   4.899 |    3.915 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.084 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.222 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.540 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.379 | 0.063 |   0.907 |    1.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         1.706
+ Phase Shift                   5.000
= Required Time                 4.195
- Arrival Time                  5.131
= Slack Time                   -0.935
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.835 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.697 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.379 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    2.655 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    2.932 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.254 | 0.168 |   5.130 |    4.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.254 | 0.001 |   5.131 |    4.195 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.035 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.173 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.491 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.368 | 0.028 |   0.901 |    1.837 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         1.909
+ Phase Shift                   5.000
= Required Time                 3.982
- Arrival Time                  4.894
= Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.811 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.673 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.355 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.551 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    3.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.269 | 0.165 |   4.893 |    3.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.269 | 0.000 |   4.894 |    3.982 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.012 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.150 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.468 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.379 | 0.048 |   0.891 |    1.803 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         1.974
+ Phase Shift                   5.000
= Required Time                 3.911
- Arrival Time                  4.823
= Slack Time                   -0.911
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.811 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.673 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.355 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.551 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    2.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    2.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    3.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.254 | 0.160 |   4.822 |    3.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.254 | 0.001 |   4.823 |    3.911 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.011 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.149 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.467 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.022 |   0.885 |    1.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.891
+ Phase Shift                   5.000
= Required Time                 3.991
- Arrival Time                  4.892
= Slack Time                   -0.901
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.801 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.663 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.345 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.561 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    2.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    3.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.268 | 0.163 |   4.892 |    3.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.268 | 0.000 |   4.892 |    3.991 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.001 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.139 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.457 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.377 | 0.038 |   0.882 |    1.783 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         2.023
+ Phase Shift                   5.000
= Required Time                 3.876
- Arrival Time                  4.756
= Slack Time                   -0.880
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.780 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.641 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.323 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.529 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | B ^ -> Y v     | MUX2X1   | 0.276 | 0.165 |   4.756 |    3.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D v            | DFFPOSX1 | 0.276 | 0.000 |   4.756 |    3.876 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.980 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.118 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.436 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.379 | 0.056 |   0.899 |    1.779 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         2.000
+ Phase Shift                   5.000
= Required Time                 3.908
- Arrival Time                  4.745
= Slack Time                   -0.837
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.737 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.599 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.281 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.571 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    2.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.274 | 0.154 |   4.745 |    3.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.274 | 0.000 |   4.745 |    3.908 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.937 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.076 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.394 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.378 | 0.065 |   0.908 |    1.746 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
- Setup                         1.879
+ Phase Shift                   5.000
= Required Time                 3.988
- Arrival Time                  4.808
= Slack Time                   -0.819
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.719 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.581 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.263 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.643 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    2.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    3.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    3.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.248 | 0.145 |   4.807 |    3.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.248 | 0.000 |   4.808 |    3.988 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.919 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.058 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.376 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.004 |   0.867 |    1.687 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
- Setup                         1.974
+ Phase Shift                   5.000
= Required Time                 3.940
- Arrival Time                  4.745
= Slack Time                   -0.804
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.704 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.566 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.248 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.604 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    2.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.272 | 0.154 |   4.745 |    3.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.272 | 0.000 |   4.745 |    3.940 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.904 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.042 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.360 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.071 |   0.914 |    1.718 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         1.870
+ Phase Shift                   5.000
= Required Time                 4.019
- Arrival Time                  4.815
= Slack Time                   -0.797
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.697 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.558 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.240 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.666 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    3.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.249 | 0.153 |   4.815 |    4.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.249 | 0.000 |   4.815 |    4.019 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.897 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.353 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.025 |   0.889 |    1.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         1.819
+ Phase Shift                   5.000
= Required Time                 4.088
- Arrival Time                  4.878
= Slack Time                   -0.790
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.690 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.552 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.234 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.672 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.231 | 0.173 |   3.635 |    2.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.380 | 0.253 |   3.888 |    3.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.318 | 0.235 |   4.122 |    3.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   4.729 |    3.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.264 | 0.149 |   4.878 |    4.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.264 | 0.000 |   4.878 |    4.088 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.890 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.028 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.346 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.379 | 0.063 |   0.907 |    1.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
- Setup                         1.950
+ Phase Shift                   5.000
= Required Time                 3.964
- Arrival Time                  4.745
= Slack Time                   -0.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.681 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.542 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.224 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.628 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    3.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | B ^ -> Y v     | MUX2X1   | 0.271 | 0.154 |   4.745 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D v            | DFFPOSX1 | 0.271 | 0.000 |   4.745 |    3.964 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.019 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.337 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.071 |   0.914 |    1.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.924
+ Phase Shift                   5.000
= Required Time                 3.975
- Arrival Time                  4.748
= Slack Time                   -0.773
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.673 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.535 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.217 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.635 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    3.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263                 | B ^ -> Y v     | MUX2X1   | 0.270 | 0.157 |   4.748 |    3.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.270 | 0.000 |   4.748 |    3.975 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.873 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.011 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.329 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.379 | 0.055 |   0.899 |    1.672 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         1.551
+ Phase Shift                   5.000
= Required Time                 4.344
- Arrival Time                  5.110
= Slack Time                   -0.766
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.666 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.528 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.210 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    2.824 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.101 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.240 | 0.148 |   5.110 |    4.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.240 | 0.000 |   5.110 |    4.344 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.866 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.322 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.041 |   0.895 |    1.662 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         1.916
+ Phase Shift                   5.000
= Required Time                 3.997
- Arrival Time                  4.743
= Slack Time                   -0.746
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.646 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.508 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.190 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.167 | 0.314 |   3.408 |    2.662 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.242 | 0.164 |   3.572 |    2.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.335 | 0.226 |   3.799 |    3.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.295 | 0.204 |   4.002 |    3.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   4.591 |    3.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.269 | 0.152 |   4.743 |    3.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.269 | 0.000 |   4.743 |    3.997 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.846 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.984 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.302 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.070 |   0.913 |    1.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.505
+ Phase Shift                   5.000
= Required Time                 4.379
- Arrival Time                  5.109
= Slack Time                   -0.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.630 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.492 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.174 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    2.861 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.138 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.237 | 0.147 |   5.109 |    4.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.237 | 0.000 |   5.109 |    4.379 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.968 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.286 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.030 |   0.884 |    1.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         1.733
+ Phase Shift                   5.000
= Required Time                 4.144
- Arrival Time                  4.800
= Slack Time                   -0.656
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.556 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.418 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.100 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.806 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    2.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    3.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    4.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.242 | 0.137 |   4.799 |    4.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.242 | 0.000 |   4.800 |    4.144 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.756 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.894 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.212 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.318 | 0.013 |   0.876 |    1.532 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.737
+ Phase Shift                   5.000
= Required Time                 4.151
- Arrival Time                  4.806
= Slack Time                   -0.655
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.555 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.417 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.099 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.807 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    2.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    3.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    4.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.243 | 0.143 |   4.806 |    4.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.243 | 0.000 |   4.806 |    4.151 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.755 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.211 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.025 |   0.888 |    1.543 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         1.418
+ Phase Shift                   5.000
= Required Time                 4.483
- Arrival Time                  5.109
= Slack Time                   -0.627
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.527 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.388 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.070 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    2.964 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.241 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.147 |   5.109 |    4.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   5.109 |    4.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.727 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.865 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.183 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |    1.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.368 | 0.028 |   0.901 |    1.527 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         1.701
+ Phase Shift                   5.000
= Required Time                 4.175
- Arrival Time                  4.797
= Slack Time                   -0.623
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.523 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.385 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.067 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.839 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    3.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    3.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    4.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.241 | 0.135 |   4.797 |    4.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.241 | 0.000 |   4.797 |    4.175 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.723 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.861 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.179 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.318 | 0.012 |   0.875 |    1.498 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         1.742
+ Phase Shift                   5.000
= Required Time                 4.137
- Arrival Time                  4.707
= Slack Time                   -0.570
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.014 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    2.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    3.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.153 |   4.707 |    4.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.243 | 0.001 |   4.707 |    4.137 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.670 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.808 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.126 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.319 | 0.015 |   0.878 |    1.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         1.363
+ Phase Shift                   5.000
= Required Time                 4.535
- Arrival Time                  5.097
= Slack Time                   -0.562
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.462 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.323 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.005 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    3.029 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.306 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.135 |   5.097 |    4.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   5.097 |    4.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.662 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.800 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.118 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.044 |   0.898 |    1.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         1.329
+ Phase Shift                   5.000
= Required Time                 4.556
- Arrival Time                  5.097
= Slack Time                   -0.542
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.442 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.304 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.014 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    3.048 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.326 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.135 |   5.097 |    4.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   5.097 |    4.556 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.642 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.780 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.098 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    1.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.031 |   0.885 |    1.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         1.289
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  5.096
= Slack Time                   -0.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.381 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.243 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.075 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    3.109 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.386 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    3.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.134 |   5.096 |    4.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   5.096 |    4.615 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.719 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.037 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.369 | 0.031 |   0.904 |    1.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         1.563
+ Phase Shift                   5.000
= Required Time                 4.327
- Arrival Time                  4.801
= Slack Time                   -0.474
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.374 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.236 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.082 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.239 | 0.368 |   3.462 |    2.988 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.239 | 0.182 |   3.644 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.354 | 0.238 |   3.882 |    3.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.289 | 0.202 |   4.084 |    3.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   4.662 |    4.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.241 | 0.139 |   4.801 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.241 | 0.000 |   4.801 |    4.327 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.712 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.030 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.317 |   0.873 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.018 |   0.891 |    1.365 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.630
+ Phase Shift                   5.000
= Required Time                 4.254
- Arrival Time                  4.705
= Slack Time                   -0.451
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.213 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.105 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    3.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    4.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.240 | 0.151 |   4.705 |    4.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.240 | 0.001 |   4.705 |    4.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.551 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.689 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.007 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.331 | 0.028 |   0.884 |    1.335 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         1.260
+ Phase Shift                   5.000
= Required Time                 4.644
- Arrival Time                  5.093
= Slack Time                   -0.449
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.349 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.211 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.107 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    1.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    3.141 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.096 | 0.277 |   3.867 |    3.418 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.187 | 0.131 |   3.998 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.183 | 0.150 |   4.148 |    3.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.350 |    3.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.125 | 0.116 |   4.466 |    4.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   4.962 |    4.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.131 |   5.093 |    4.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   5.093 |    4.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.549 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.687 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.005 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.370 | 0.032 |   0.905 |    1.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         1.497
+ Phase Shift                   5.000
= Required Time                 4.380
- Arrival Time                  4.697
= Slack Time                   -0.317
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.217 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.239 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    3.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    4.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.144 |   4.697 |    4.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.234 | 0.000 |   4.697 |    4.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.417 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.555 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.873 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |    1.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.021 |   0.878 |    1.194 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.506
+ Phase Shift                   5.000
= Required Time                 4.378
- Arrival Time                  4.691
= Slack Time                   -0.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.213 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.075 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.243 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    3.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    4.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.230 | 0.138 |   4.691 |    4.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.230 | 0.000 |   4.691 |    4.378 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.413 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.870 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    1.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.308 | 0.021 |   0.884 |    1.197 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         1.482
+ Phase Shift                   5.000
= Required Time                 4.422
- Arrival Time                  4.698
= Slack Time                   -0.276
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.176 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.038 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.280 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    3.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    4.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.237 | 0.145 |   4.698 |    4.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.237 | 0.000 |   4.698 |    4.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.376 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.514 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.832 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.317 |   0.873 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.351 | 0.031 |   0.904 |    1.180 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.463
+ Phase Shift                   5.000
= Required Time                 4.421
- Arrival Time                  4.686
= Slack Time                   -0.265
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.165 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.027 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.291 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    3.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    4.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   4.686 |    4.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.686 |    4.421 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.365 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.503 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.821 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.308 | 0.021 |   0.884 |    1.149 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         1.447
+ Phase Shift                   5.000
= Required Time                 4.436
- Arrival Time                  4.694
= Slack Time                   -0.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.158 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.020 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.298 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.835 | 1.124 |   1.987 |    1.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.215 | 0.192 |   2.179 |    1.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.510 | 0.443 |   2.622 |    2.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.609 | 0.614 |   3.236 |    2.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.281 | 0.243 |   3.479 |    3.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.481 | 0.290 |   3.769 |    3.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.296 | 0.225 |   3.994 |    3.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   4.553 |    4.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.231 | 0.141 |   4.694 |    4.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.231 | 0.000 |   4.694 |    4.436 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.358 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.496 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.814 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |    1.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.331 | 0.026 |   0.883 |    1.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.121
+ Phase Shift                   5.000
= Required Time                 5.769
- Arrival Time                  5.946
= Slack Time                   -0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.077 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.062 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.380 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.696 | 
     | I0/LD/CTRL/\curr_state_reg[2]              | CLK ^ -> Q v   | DFFSR   | 0.958 | 1.235 |   2.107 |    1.931 | 
     | I0/LD/CTRL/FE_RC_0_0                       | A v -> Y v     | AND2X2  | 0.237 | 0.546 |   2.653 |    2.477 | 
     | I0/LD/CTRL/FE_RC_8_0                       | A v -> Y ^     | NAND2X1 | 0.176 | 0.195 |   2.848 |    2.672 | 
     | I0/LD/CTRL/FE_RC_7_0                       | B ^ -> Y v     | NAND2X1 | 0.495 | 0.368 |   3.217 |    3.040 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.291 | 0.263 |   3.480 |    3.303 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.588 | 0.449 |   3.929 |    3.752 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_38_0  | B v -> Y ^     | NAND2X1 | 0.437 | 0.467 |   4.396 |    4.219 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_37_0  | B ^ -> Y v     | NAND2X1 | 0.162 | 0.082 |   4.477 |    4.300 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_36_0  | C v -> Y ^     | OAI21X1 | 0.280 | 0.216 |   4.694 |    4.517 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_35_0  | B ^ -> Y v     | NAND2X1 | 0.132 | 0.088 |   4.782 |    4.605 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0  | C v -> Y ^     | OAI21X1 | 0.324 | 0.266 |   5.048 |    4.871 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20              | B ^ -> Y v     | XOR2X1  | 0.333 | 0.378 |   5.426 |    5.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19              | B v -> Y v     | XOR2X1  | 0.143 | 0.237 |   5.663 |    5.486 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | B v -> Y ^     | NAND2X1 | 0.153 | 0.144 |   5.806 |    5.630 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.154 | 0.139 |   5.946 |    5.769 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.154 | 0.000 |   5.946 |    5.769 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.277 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.415 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.733 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.321 | 0.304 |   0.860 |    1.036 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.349 | 0.030 |   0.890 |    1.067 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.185
+ Phase Shift                   5.000
= Required Time                 5.696
- Arrival Time                  5.836
= Slack Time                   -0.141
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.041 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.098 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.416 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.732 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.900 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.629 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.337 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.420 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.562 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.709 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.874 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.391 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.325 | 
     | I0/LD/T_SR_1/U24              | B v -> Y ^     | AOI22X1 | 0.356 | 0.241 |   5.707 |    5.566 | 
     | I0/LD/T_SR_1/U23              | C ^ -> Y v     | OAI21X1 | 0.363 | 0.129 |   5.835 |    5.695 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | D v            | DFFSR   | 0.363 | 0.001 |   5.836 |    5.696 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.241 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.379 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.697 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.298 | 0.307 |   0.863 |    1.004 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.307 | 0.017 |   0.880 |    1.021 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.181
+ Phase Shift                   5.000
= Required Time                 5.698
- Arrival Time                  5.819
= Slack Time                   -0.121
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.021 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.117 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.435 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.752 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.920 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.649 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.357 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.440 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.581 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.729 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.894 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.411 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.345 | 
     | I0/LD/T_SR_1/U21              | B v -> Y ^     | AOI22X1 | 0.353 | 0.237 |   5.703 |    5.582 | 
     | I0/LD/T_SR_1/U20              | C ^ -> Y v     | OAI21X1 | 0.352 | 0.115 |   5.818 |    5.697 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | D v            | DFFSR   | 0.352 | 0.001 |   5.819 |    5.698 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.221 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.359 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.677 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.298 | 0.307 |   0.863 |    0.984 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.307 | 0.016 |   0.879 |    1.000 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.172
+ Phase Shift                   5.000
= Required Time                 5.716
- Arrival Time                  5.821
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.004 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.134 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.452 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.768 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.936 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.666 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.374 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.456 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.598 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.746 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.911 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.428 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.361 | 
     | I0/LD/T_SR_1/U15              | B v -> Y ^     | AOI22X1 | 0.372 | 0.257 |   5.723 |    5.619 | 
     | I0/LD/T_SR_1/U14              | C ^ -> Y v     | OAI21X1 | 0.338 | 0.097 |   5.820 |    5.716 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | D v            | DFFSR   | 0.338 | 0.000 |   5.821 |    5.716 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.204 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.342 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.660 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.321 | 0.304 |   0.860 |    0.964 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.348 | 0.028 |   0.888 |    0.992 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.176
+ Phase Shift                   5.000
= Required Time                 5.711
- Arrival Time                  5.809
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |    0.003 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.141 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.459 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.775 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.943 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.672 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.380 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.463 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.605 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.752 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.918 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.435 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.368 | 
     | I0/LD/T_SR_1/U33              | B v -> Y ^     | AOI22X1 | 0.348 | 0.230 |   5.695 |    5.598 | 
     | I0/LD/T_SR_1/U32              | C ^ -> Y v     | OAI21X1 | 0.351 | 0.113 |   5.808 |    5.711 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | D v            | DFFSR   | 0.351 | 0.000 |   5.809 |    5.711 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.197 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.336 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.654 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.321 | 0.304 |   0.860 |    0.957 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.348 | 0.028 |   0.888 |    0.985 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.172
+ Phase Shift                   5.000
= Required Time                 5.716
- Arrival Time                  5.802
= Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |    0.014 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.153 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.471 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.787 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.955 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.684 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.392 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.475 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.617 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.764 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.929 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.446 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.380 | 
     | I0/LD/T_SR_1/U12              | B v -> Y ^     | AOI22X1 | 0.357 | 0.241 |   5.707 |    5.621 | 
     | I0/LD/T_SR_1/U11              | C ^ -> Y v     | OAI21X1 | 0.337 | 0.095 |   5.802 |    5.716 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | D v            | DFFSR   | 0.337 | 0.000 |   5.802 |    5.716 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.186 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.324 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.642 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.321 | 0.304 |   0.860 |    0.945 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.349 | 0.028 |   0.888 |    0.974 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.176
+ Phase Shift                   5.000
= Required Time                 5.709
- Arrival Time                  5.793
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |    0.015 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.154 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.472 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.788 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.956 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.685 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.393 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.476 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.618 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.765 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.930 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.447 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.381 | 
     | I0/LD/T_SR_1/U27              | B v -> Y ^     | AOI22X1 | 0.353 | 0.233 |   5.698 |    5.614 | 
     | I0/LD/T_SR_1/U26              | C ^ -> Y v     | OAI21X1 | 0.337 | 0.095 |   5.793 |    5.709 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | D v            | DFFSR   | 0.337 | 0.000 |   5.793 |    5.709 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.185 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.323 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.641 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.298 | 0.307 |   0.863 |    0.948 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.308 | 0.021 |   0.884 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.173
+ Phase Shift                   5.000
= Required Time                 5.710
- Arrival Time                  5.791
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |    0.019 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.073 | 0.138 |   0.238 |    0.157 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.399 | 0.318 |   0.556 |    0.475 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.333 | 0.317 |   0.873 |    0.792 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.051 | 1.168 |   2.040 |    1.960 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.682 | 0.729 |   2.770 |    2.689 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.699 | 0.708 |   3.478 |    3.397 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.241 | 0.083 |   3.560 |    3.480 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.141 | 0.142 |   3.702 |    3.621 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.338 | 0.148 |   3.850 |    3.769 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.247 | 0.165 |   4.015 |    3.934 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.515 | 0.517 |   4.532 |    4.451 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.041 | 0.934 |   5.466 |    5.385 | 
     | I0/LD/T_SR_1/U18              | B v -> Y ^     | AOI22X1 | 0.343 | 0.224 |   5.689 |    5.608 | 
     | I0/LD/T_SR_1/U17              | C ^ -> Y v     | OAI21X1 | 0.342 | 0.102 |   5.791 |    5.710 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | D v            | DFFSR   | 0.342 | 0.000 |   5.791 |    5.710 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.181 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |    0.319 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |    0.637 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.321 | 0.304 |   0.860 |    0.940 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.347 | 0.024 |   0.884 |    0.964 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.083
+ Phase Shift                   5.000
= Required Time                 4.816
- Arrival Time                  4.855
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.061 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.199 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.517 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |    0.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.855 | 1.128 |   1.991 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.317 | 0.315 |   2.306 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.387 | 0.372 |   2.678 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.268 | 0.415 |   3.094 |    3.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.446 | 0.496 |   3.590 |    3.551 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102                 | D v -> Y ^     | AOI22X1  | 0.222 | 0.234 |   3.824 |    3.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103                 | B ^ -> Y v     | AOI21X1  | 0.303 | 0.232 |   4.057 |    4.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | B v -> Y ^     | NOR3X1   | 0.225 | 0.157 |   4.214 |    4.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   4.713 |    4.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.216 | 0.141 |   4.854 |    4.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.216 | 0.000 |   4.855 |    4.816 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.139 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.277 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.595 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    0.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.349 | 0.045 |   0.899 |    0.938 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

