m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vvideoaxi4s_bridge_v1_0_5
Z1 !s110 1644241589
!i10b 1
!s100 ==TNnoM:6=eP^CiM0:3d:2
Ia7NHPJabB3PgZ2bZ_FY^13
R0
Z2 w1590640560
Z3 8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/videoaxi4s_bridge_v1_0/hdl/videoaxi4s_bridge_v1_0_rfs.v
Z4 F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/videoaxi4s_bridge_v1_0/hdl/videoaxi4s_bridge_v1_0_rfs.v
!i122 0
L0 3 147
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.3_2;73
r1
!s85 0
31
Z7 !s108 1644241589.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/videoaxi4s_bridge_v1_0/hdl/videoaxi4s_bridge_v1_0_rfs.v|
Z8 !s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|videoaxi4s_bridge_v1_0_5|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.lin64.cmf|
!i113 0
Z9 o-64 -work videoaxi4s_bridge_v1_0_5 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work videoaxi4s_bridge_v1_0_5 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vvideoaxi4s_bridge_v1_0_5_axis
R1
!i10b 1
!s100 i@2=ZC@FI7^JG>z1ifRL<0
IB9aJ@NSZ^:_ACMJB7P9lG0
R0
R2
R3
R4
!i122 0
L0 190 438
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/videoaxi4s_bridge_v1_0/hdl/videoaxi4s_bridge_v1_0_rfs.v|
R8
!i113 0
R9
R10
R11
vvideoaxi4s_bridge_v1_0_5_dsc_fifo
R1
!i10b 1
!s100 >8cOHl1KSlzNBo9=3oI?F0
Id?=B8Ki>]2TKL<9nQ;aUa1
R0
R2
R3
R4
!i122 0
L0 1518 708
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vvideoaxi4s_bridge_v1_0_5_sub
R1
!i10b 1
!s100 M::cmbXze230YZ>kH3<AJ3
IM@;Fc[AAzGWja=Sd35F3`2
R0
R2
R3
R4
!i122 0
L0 632 882
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
