read -sv run_verilog_mid/adder_32b_10_79_742f9d512407d59dd9b174ccc982d578.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_79_742f9d512407d59dd9b174ccc982d578_yosys.v
