/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.2-4.12" *)
module top(\sel[0] , \sel[1] , \sel[2] , \din[0] , \din[1] , \dout[0] , \dout[1] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.42-1.45" *)
  input \din[0] ;
  wire \din[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.42-1.45" *)
  input \din[1] ;
  wire \din[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.60-1.64" *)
  output \dout[0] ;
  wire \dout[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.60-1.64" *)
  output \dout[1] ;
  wire \dout[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.25-1.28" *)
  input \sel[0] ;
  wire \sel[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.25-1.28" *)
  input \sel[1] ;
  wire \sel[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_0375e48065c542df92520c2aa9999193.v:1.25-1.28" *)
  input \sel[2] ;
  wire \sel[2] ;
  \$_NOR_  _08_ (
    .A(_02_),
    .B(_03_),
    .Y(\dout[0] )
  );
  \$_NOR_  _09_ (
    .A(\din[0] ),
    .B(_00_),
    .Y(_04_)
  );
  \$_NOR_  _10_ (
    .A(\din[1] ),
    .B(_01_),
    .Y(_05_)
  );
  \$_NOR_  _11_ (
    .A(_04_),
    .B(_05_),
    .Y(\dout[1] )
  );
  \$_NOR_  _12_ (
    .A(\sel[0] ),
    .B(\sel[1] ),
    .Y(_06_)
  );
  \$_NOT_  _13_ (
    .A(_06_),
    .Y(_07_)
  );
  \$_NOR_  _14_ (
    .A(\sel[2] ),
    .B(_07_),
    .Y(_00_)
  );
  \$_NOT_  _15_ (
    .A(_00_),
    .Y(_01_)
  );
  \$_NOR_  _16_ (
    .A(\din[1] ),
    .B(_00_),
    .Y(_02_)
  );
  \$_NOR_  _17_ (
    .A(\din[0] ),
    .B(_01_),
    .Y(_03_)
  );
endmodule
