# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work Workshop $dsn/src/WalllaceTreeMultiplier.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TB.
# $root top modules: divideBy_8_tb tb_fifo_32 dff tff_tb TrafficLights_tb fifo_mem Nand VectorExp mux_4to1_assign mux_4to1_UsingIf mux_4to1_UsingCase f_add rippe_adder sum mux8_usingCase forLoopexp up_down_counter up_counter FSM_2 TwoMHz_tb FSM_pattern_2 singlePortMem dualPortMem TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +w_nets +access +r +access +r+w TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 26 (55.32%) primitives and 21 (44.68%) other processes in SLP
# SLP: 26 (21.14%) signals in SLP and 97 (78.86%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5405 kB (elbread=428 elab2=4843 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location D:\Github_or_Gitlab\MY_Github\Engineering_Academics\Verilo_HDL_and_FPGA_Design_Flow_Workshop\src\wave.asdb
#  23:38, 10 March 2023
#  Simulation has been initialized
# add wave -noreg {/TB/A}
# add wave -noreg {/TB/B}
# add wave -noreg {/TB/P}
# VSIM: 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Github_or_Gitlab/MY_Github/Engineering_Academics/Verilo_HDL_and_FPGA_Design_Flow_Workshop/src/wave.asdb'.
run
# KERNEL: A = 0001: B = 0000 --> Product = 00000000
# KERNEL: A = 0111: B = 0101 --> Product = 00100011
# KERNEL: A = 1011: B = 0100 --> Product = 11101100
# KERNEL: A = 1101: B = 0111 --> Product = 11101011
# KERNEL: A = 1001: B = 0111 --> Product = 11001111
# KERNEL: A = 0111: B = 1111 --> Product = 01101001
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
