// Seed: 549182503
module module_0 ();
  assign id_1 = 1;
  for (id_2 = id_1; id_2; id_1 = 1) wire id_3;
  always begin : LABEL_0
    id_1 <= -1;
  end
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1;
  assign id_5 = id_1;
  module_0 modCall_1 ();
  assign id_1 = id_4;
  wire id_7, id_8;
  wire id_9, id_10, id_11;
  wor  id_12 = 1;
  wire id_13;
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_6);
endmodule
