<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p409" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_409{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_409{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_409{left:548px;bottom:1141px;letter-spacing:-0.14px;}
#t4_409{left:70px;bottom:1088px;letter-spacing:-0.14px;}
#t5_409{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_409{left:70px;bottom:1063px;letter-spacing:-0.13px;}
#t7_409{left:96px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.74px;}
#t8_409{left:96px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_409{left:96px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_409{left:70px;bottom:971px;letter-spacing:0.13px;}
#tb_409{left:152px;bottom:971px;letter-spacing:0.16px;word-spacing:0.01px;}
#tc_409{left:70px;bottom:947px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_409{left:497px;bottom:954px;}
#te_409{left:512px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tf_409{left:70px;bottom:930px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tg_409{left:70px;bottom:904px;}
#th_409{left:96px;bottom:907px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#ti_409{left:70px;bottom:881px;}
#tj_409{left:96px;bottom:885px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tk_409{left:70px;bottom:858px;}
#tl_409{left:96px;bottom:862px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tm_409{left:70px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_409{left:70px;bottom:820px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#to_409{left:70px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_409{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_409{left:70px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_409{left:70px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_409{left:70px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tt_409{left:70px;bottom:712px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_409{left:70px;bottom:695px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tv_409{left:70px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_409{left:70px;bottom:620px;letter-spacing:0.13px;}
#tx_409{left:152px;bottom:620px;letter-spacing:0.16px;word-spacing:0.01px;}
#ty_409{left:70px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tz_409{left:70px;bottom:579px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t10_409{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_409{left:70px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t12_409{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_409{left:70px;bottom:502px;}
#t14_409{left:96px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_409{left:70px;bottom:479px;}
#t16_409{left:96px;bottom:483px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t17_409{left:70px;bottom:456px;}
#t18_409{left:96px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_409{left:96px;bottom:443px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1a_409{left:70px;bottom:419px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_409{left:70px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_409{left:70px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1d_409{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_409{left:70px;bottom:344px;letter-spacing:-0.17px;word-spacing:-1.13px;}
#t1f_409{left:70px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1g_409{left:70px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_409{left:70px;bottom:284px;}
#t1i_409{left:96px;bottom:287px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1j_409{left:96px;bottom:270px;letter-spacing:-0.13px;}
#t1k_409{left:70px;bottom:244px;}
#t1l_409{left:96px;bottom:247px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1m_409{left:70px;bottom:221px;}
#t1n_409{left:96px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_409{left:96px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1p_409{left:96px;bottom:191px;letter-spacing:-0.18px;}
#t1q_409{left:70px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_409{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_409{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_409{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_409{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_409{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_409{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts409" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg409Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg409" style="-webkit-user-select: none;"><object width="935" height="1210" data="409/409.svg" type="image/svg+xml" id="pdf409" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_409" class="t s1_409">Vol. 1 </span><span id="t2_409" class="t s1_409">17-5 </span>
<span id="t3_409" class="t s2_409">CONTROL-FLOW ENFORCEMENT TECHNOLOGY (CET) </span>
<span id="t4_409" class="t s3_409">3. </span><span id="t5_409" class="t s3_409">Check if the address programmed in supervisor shadow stack token matches SSP; reserved bits must be 0. </span>
<span id="t6_409" class="t s3_409">4. </span><span id="t7_409" class="t s3_409">If checks 2 and 3 are successful, then write back the token with an unlocking shadow-stack store, clearing the </span>
<span id="t8_409" class="t s3_409">busy bit; otherwise, write back the value read at step 1 using an unlocking shadow-stack store and continue </span>
<span id="t9_409" class="t s3_409">without modifying the contents of the shadow stack pointed to by SSP. </span>
<span id="ta_409" class="t s4_409">17.2.4 </span><span id="tb_409" class="t s4_409">Shadow Stack Usage on Task Switch </span>
<span id="tc_409" class="t s3_409">A task switch (see Chapter 8, “Task Management,” in the Intel </span>
<span id="td_409" class="t s5_409">® </span>
<span id="te_409" class="t s3_409">64 and IA-32 Architectures Software Developer’s </span>
<span id="tf_409" class="t s3_409">Manual, Volume 3A) may be invoked by: </span>
<span id="tg_409" class="t s6_409">• </span><span id="th_409" class="t s3_409">JMP or CALL instruction to a TSS descriptor in the GDT. </span>
<span id="ti_409" class="t s6_409">• </span><span id="tj_409" class="t s3_409">JMP or CALL instruction to a task-gate descriptor in the GDT or the current LDT. </span>
<span id="tk_409" class="t s6_409">• </span><span id="tl_409" class="t s3_409">An interrupt or exception vector points to a task-gate descriptor in the IDT. </span>
<span id="tm_409" class="t s3_409">With shadow stack enabled, the new task must be associated with a 32-bit TSS and must not be in virtual-8086 </span>
<span id="tn_409" class="t s3_409">mode. The 32-bit SSP for the new task is located at offset 104 in the 32-bit TSS. Thus the TSS of the new task must </span>
<span id="to_409" class="t s3_409">be at least 108 bytes. This SSP is required to be 8 byte aligned, and required to point to a “supervisor shadow </span>
<span id="tp_409" class="t s3_409">stack” token (though the task may be at CPL3). </span>
<span id="tq_409" class="t s3_409">On a task switch initiated by a CALL instruction, an interrupt, or exception, the SSP of the old task is pushed onto </span>
<span id="tr_409" class="t s3_409">the shadow stack of the new task along with the CS and LIP of the old task. This is true even for a nested task </span>
<span id="ts_409" class="t s3_409">switch initiated by a CALL instruction. Likewise, on a task switch initiated by IRET, the SSP of the new task is </span>
<span id="tt_409" class="t s3_409">restored from the shadow stack of old task. The CS and LIP on the shadow stack of the old task are matched </span>
<span id="tu_409" class="t s3_409">against the return address determined by the CS and EIP of the new task. If the match fails, a #CP(FAR-RET/IRET) </span>
<span id="tv_409" class="t s3_409">exception is reported. </span>
<span id="tw_409" class="t s4_409">17.2.5 </span><span id="tx_409" class="t s4_409">Switching Shadow Stacks </span>
<span id="ty_409" class="t s3_409">The architecture provides a mechanism to switch shadow stacks using a pair of instructions; RSTORSSP and SAVE- </span>
<span id="tz_409" class="t s3_409">PREVSSP. The RSTORSSP instruction verifies a shadow-stack-restore token located at the top of the new shadow </span>
<span id="t10_409" class="t s3_409">stack and referenced by the memory operand of this instruction. After RSTORSSP determines the validity of the </span>
<span id="t11_409" class="t s3_409">restore point on the new shadow stack, it switches the SSP to point to the token. The shadow-stack-restore token </span>
<span id="t12_409" class="t s3_409">is a 64-bit value formatted as follows. </span>
<span id="t13_409" class="t s6_409">• </span><span id="t14_409" class="t s3_409">Bit 63:2: Value of shadow stack pointer when this restore point was created. </span>
<span id="t15_409" class="t s6_409">• </span><span id="t16_409" class="t s3_409">Bit 1: Reserved. Must be zero. </span>
<span id="t17_409" class="t s6_409">• </span><span id="t18_409" class="t s3_409">Bit 0: Mode bit. If 0, the token is a compatibility/legacy mode shadow-stack-restore token. If 1, then this </span>
<span id="t19_409" class="t s3_409">shadow stack restore token can be used with a RSTORSSP instruction in 64-bit mode. </span>
<span id="t1a_409" class="t s3_409">The shadow-stack-restore token is created by the SAVEPREVSSP instruction. The operating system may also </span>
<span id="t1b_409" class="t s3_409">create a restore point on a shadow stack by creating a shadow-stack-restore token. </span>
<span id="t1c_409" class="t s3_409">Once the shadow stack has been switched to a new shadow stack by the RSTORSSP instruction, software can </span>
<span id="t1d_409" class="t s3_409">create a restore point on the old shadow stack by executing the SAVEPREVSSP instruction. In order to allow the </span>
<span id="t1e_409" class="t s3_409">SAVEPREVSSP instruction to determine the address where to save the shadow-stack-restore token, the RSTORSSP </span>
<span id="t1f_409" class="t s3_409">instruction replaces the shadow-stack-restore token with a previous-ssp token that holds the value of the SSP at </span>
<span id="t1g_409" class="t s3_409">the time the RSTORSSP instruction was invoked. The previous-ssp token is formatted as follows. </span>
<span id="t1h_409" class="t s6_409">• </span><span id="t1i_409" class="t s3_409">Bit 63:2: Shadow stack pointer when the RSTORSSP instruction was invoked, i.e., the SSP of the old shadow </span>
<span id="t1j_409" class="t s3_409">stack. </span>
<span id="t1k_409" class="t s6_409">• </span><span id="t1l_409" class="t s3_409">Bit 1: Set to 1. </span>
<span id="t1m_409" class="t s6_409">• </span><span id="t1n_409" class="t s3_409">Bit 0: Mode bit. If 0, then this previous-ssp token can be used with a SAVEPREVSSP instruction in compati- </span>
<span id="t1o_409" class="t s3_409">bility/legacy mode. If 1, then this previous-ssp token can be used with a SAVEPREVSSP instruction in 64-bit </span>
<span id="t1p_409" class="t s3_409">mode. </span>
<span id="t1q_409" class="t s3_409">The following figure illustrates the RSTORSSP instruction operation during a shadow stack switching sequence. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
