Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Oct 11 13:45:56 2024
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            4           
TIMING-18  Warning   Missing input or output delay                           8           
XDCB-5     Warning   Runtime inefficient way to find pin objects             2           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.184        0.000                      0                 3601        0.046        0.000                      0                 3585        3.000        0.000                       0                  2046  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk100                                                                                      {0.000 5.000}      10.000          100.000         
  clk_out1_clkwiz_1                                                                         {0.000 12.500}     25.000          40.000          
  clkfbout_clkwiz_1                                                                         {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
synclk0                                                                                     {0.000 12.500}     25.000          40.000          
synclk1                                                                                     {0.000 12.500}     25.000          40.000          
synclk2                                                                                     {0.000 12.500}     25.000          40.000          
synclk3                                                                                     {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clkwiz_1                                                                              22.229        0.000                      0                   26        0.171        0.000                      0                   26       12.000        0.000                       0                    32  
  clkfbout_clkwiz_1                                                                                                                                                                                                                           7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.446        0.000                      0                  928        0.049        0.000                      0                  928       15.250        0.000                       0                   483  
synclk0                                                                                          19.184        0.000                      0                 2348        0.046        0.000                      0                 2348       11.250        0.000                       0                  1446  
synclk1                                                                                          22.438        0.000                      0                   26        0.200        0.000                      0                   26       12.000        0.000                       0                    27  
synclk2                                                                                          22.431        0.000                      0                   26        0.102        0.000                      0                   26       12.000        0.000                       0                    27  
synclk3                                                                                          22.334        0.000                      0                   26        0.084        0.000                      0                   26       12.000        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
synclk0                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.680        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  synclk0                                                                                          31.720        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.023        0.000                      0                  100        0.361        0.000                      0                  100  
**async_default**                                                                           synclk0                                                                                     synclk0                                                                                          22.319        0.000                      0                  105        0.371        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clkwiz_1
  To Clock:  clk_out1_clkwiz_1

Setup :            0  Failing Endpoints,  Worst Slack       22.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.229ns  (required time - arrival time)
  Source:                 clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clkwiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clkwiz_1 rise@25.000ns - clk_out1_clkwiz_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.923ns (78.090%)  route 0.540ns (21.910%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkwiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.899    -0.641    clk
    SLICE_X0Y45          FDRE                                         r  clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456    -0.185 r  clk_count_reg[1]/Q
                         net (fo=1, routed)           0.539     0.354    clk_count_reg_n_0_[1]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.028 r  clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.028    clk_count_reg[0]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.142 r  clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    clk_count_reg[4]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    clk_count_reg[8]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.370 r  clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.370    clk_count_reg[12]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.484 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.485    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.599    clk_count_reg[20]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.822 r  clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.822    clk_count_reg[24]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkwiz_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clkin100 (IN)
                         net (fo=0)                   0.000    25.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          1.606    23.586    clk
    SLICE_X0Y51          FDRE                                         r  clk_count_reg[24]/C
                         clock pessimism              0.487    24.073    
                         clock uncertainty           -0.085    23.989    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.062    24.051    clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                          -1.822    
  -------------------------------------------------------------------
                         slack                                 22.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clk_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clkwiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clkwiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkwiz_1 rise@0.000ns - clk_out1_clkwiz_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkwiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.671    -0.493    clk
    SLICE_X0Y49          FDRE                                         r  clk_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  clk_count_reg[18]/Q
                         net (fo=1, routed)           0.121    -0.230    clk_count_reg_n_0_[18]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.070 r  clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.070    clk_count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.016 r  clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    clk_count_reg[20]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkwiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin100 (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz_inst/inst/clk_in1_clkwiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkwiz_inst/inst/clk_out1_clkwiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=30, routed)          0.878    -0.795    clk
    SLICE_X0Y50          FDRE                                         r  clk_count_reg[20]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105    -0.186    clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clkwiz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y45      clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y45      clk_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkwiz_1
  To Clock:  clkfbout_clkwiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkwiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz_inst/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.120ns (32.540%)  route 4.395ns (67.460%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 36.372 - 33.000 ) 
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y77         FDRE (Prop_fdre_C_Q)         0.478     4.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.533     5.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X32Y75         LUT4 (Prop_lut4_I1_O)        0.323     6.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.857     6.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X29Y75         LUT6 (Prop_lut6_I1_O)        0.326     7.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     7.306    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.704 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.443     9.261    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X32Y78         LUT5 (Prop_lut5_I1_O)        0.154     9.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.561     9.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.327    10.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.381    36.753    
                         clock uncertainty           -0.035    36.718    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)        0.031    36.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 26.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.565     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDCE (Prop_fdce_C_Q)         0.141     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.068     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X34Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.391     1.432    
    SLICE_X34Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X38Y61   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  synclk0
  To Clock:  synclk0

Setup :            0  Failing Endpoints,  Worst Slack       19.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.184ns  (required time - arrival time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk0 rise@25.000ns - synclk0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 1.208ns (22.664%)  route 4.122ns (77.336%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 29.428 - 25.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk0 rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.949     0.949 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.973    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.070 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        1.633     4.704    ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y62         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.160 f  ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=57, routed)          1.667     6.827    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[10]
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.951 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1/O
                         net (fo=1, routed)           0.806     7.757    ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_1_n_0
    SLICE_X51Y53         LUT4 (Prop_lut4_I0_O)        0.152     7.909 f  ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=5, routed)           0.525     8.434    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.326     8.760 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=2, routed)           0.433     9.193    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3_n_0
    SLICE_X51Y46         LUT5 (Prop_lut5_I1_O)        0.150     9.343 r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.691    10.034    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X51Y50         FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock synclk0 rise edge)   25.000    25.000 r  
    R3                                                0.000    25.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.906    25.906 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.826    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    27.918 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        1.509    29.428    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X51Y50         FDRE                                         r  ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.232    29.660    
                         clock uncertainty           -0.035    29.624    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.407    29.217    ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.217    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                 19.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk0 rise@0.000ns - synclk0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.786%)  route 0.220ns (54.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk0 rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     1.012    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.039 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        0.563     1.601    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/CLK_I
    SLICE_X53Y52         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=1, routed)           0.220     1.962    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/cap_done_i
    SLICE_X49Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.007 r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_i_1/O
                         net (fo=1, routed)           0.000     2.007    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk0 rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.399     0.399 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.097    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.127 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        0.836     1.963    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X49Y50         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                         clock pessimism             -0.094     1.869    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.092     1.961    ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X1Y20  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y67  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  synclk1
  To Clock:  synclk1

Setup :            0  Failing Endpoints,  Worst Slack       22.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.438ns  (required time - arrival time)
  Source:                 led_count1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by synclk1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led_count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by synclk1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk1 rise@25.000ns - synclk1 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.979ns (75.876%)  route 0.629ns (24.124%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 29.521 - 25.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk1 rise edge)    0.000     0.000 r  
    T5                                                0.000     0.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.979    rxclk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.097     3.076 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          1.718     4.794    rxclk_1_BUFG
    SLICE_X88Y103        FDRE                                         r  led_count1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_fdre_C_Q)         0.518     5.312 r  led_count1_reg[1]/Q
                         net (fo=1, routed)           0.629     5.941    led_count1_reg_n_0_[1]
    SLICE_X88Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.598 r  led_count1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.598    led_count1_reg[0]_i_1_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.715 r  led_count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    led_count1_reg[4]_i_1_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.832 r  led_count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    led_count1_reg[8]_i_1_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.949 r  led_count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    led_count1_reg[12]_i_1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.066 r  led_count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    led_count1_reg[16]_i_1_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.183 r  led_count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    led_count1_reg[20]_i_1_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.402 r  led_count1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.402    led_count1_reg[24]_i_1_n_7
    SLICE_X88Y109        FDRE                                         r  led_count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk1 rise edge)   25.000    25.000 r  
    T5                                                0.000    25.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.912    25.912 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.832    rxclk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.092    27.924 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          1.597    29.521    rxclk_1_BUFG
    SLICE_X88Y109        FDRE                                         r  led_count1_reg[24]/C
                         clock pessimism              0.247    29.767    
                         clock uncertainty           -0.035    29.732    
    SLICE_X88Y109        FDRE (Setup_fdre_C_D)        0.109    29.841    led_count1_reg[24]
  -------------------------------------------------------------------
                         required time                         29.841    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                 22.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 led_count1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by synclk1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by synclk1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk1 rise@0.000ns - synclk1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk1 rise edge)    0.000     0.000 r  
    T5                                                0.000     0.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     1.017    rxclk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.027     1.044 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.646    rxclk_1_BUFG
    SLICE_X88Y109        FDRE                                         r  led_count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.164     1.810 r  led_count1_reg[24]/Q
                         net (fo=2, routed)           0.122     1.932    led_count1_reg[24]
    SLICE_X89Y108        FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk1 rise edge)    0.000     0.000 r  
    T5                                                0.000     0.000 r  synclk_p[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[1]
    T5                   IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  genblk1[1].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.103    rxclk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.133 r  rxclk_1_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.007    rxclk_1_BUFG
    SLICE_X89Y108        FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.344     1.662    
    SLICE_X89Y108        FDRE (Hold_fdre_C_D)         0.070     1.732    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2  rxclk_1_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X88Y103  led_count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X88Y103  led_count1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  synclk2
  To Clock:  synclk2

Setup :            0  Failing Endpoints,  Worst Slack       22.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.431ns  (required time - arrival time)
  Source:                 led_count2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by synclk2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led_count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by synclk2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk2 rise@25.000ns - synclk2 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.923ns (78.090%)  route 0.540ns (21.910%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 29.498 - 25.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk2 rise edge)    0.000     0.000 r  
    N5                                                0.000     0.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.954    rxclk_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.051 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          1.731     4.783    rxclk_2_BUFG
    SLICE_X86Y99         FDRE                                         r  led_count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.456     5.239 r  led_count2_reg[1]/Q
                         net (fo=1, routed)           0.539     5.777    led_count2_reg_n_0_[1]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.451 r  led_count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.452    led_count2_reg[0]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  led_count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.566    led_count2_reg[4]_i_1_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  led_count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.680    led_count2_reg[8]_i_1_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  led_count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.794    led_count2_reg[12]_i_1_n_0
    SLICE_X86Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  led_count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    led_count2_reg[16]_i_1_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  led_count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.022    led_count2_reg[20]_i_1_n_0
    SLICE_X86Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.245 r  led_count2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.245    led_count2_reg[24]_i_1_n_7
    SLICE_X86Y105        FDRE                                         r  led_count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk2 rise edge)   25.000    25.000 r  
    N5                                                0.000    25.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.887    25.887 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.807    rxclk_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    27.899 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          1.599    29.498    rxclk_2_BUFG
    SLICE_X86Y105        FDRE                                         r  led_count2_reg[24]/C
                         clock pessimism              0.152    29.650    
                         clock uncertainty           -0.035    29.615    
    SLICE_X86Y105        FDRE (Setup_fdre_C_D)        0.062    29.677    led_count2_reg[24]
  -------------------------------------------------------------------
                         required time                         29.677    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                 22.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 led_count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by synclk2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led_count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by synclk2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk2 rise@0.000ns - synclk2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk2 rise edge)    0.000     0.000 r  
    N5                                                0.000     0.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.349     0.349 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     0.993    rxclk_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.020 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          0.606     1.625    rxclk_2_BUFG
    SLICE_X86Y99         FDRE                                         r  led_count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  led_count2_reg[2]/Q
                         net (fo=1, routed)           0.121     1.888    led_count2_reg_n_0_[2]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.048 r  led_count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.048    led_count2_reg[0]_i_1_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.102 r  led_count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.102    led_count2_reg[4]_i_1_n_7
    SLICE_X86Y100        FDRE                                         r  led_count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk2 rise edge)    0.000     0.000 r  
    N5                                                0.000     0.000 r  synclk_p[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[2]
    N5                   IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  genblk1[2].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.078    rxclk_2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.108 r  rxclk_2_BUFG_inst/O
                         net (fo=26, routed)          0.875     1.984    rxclk_2_BUFG
    SLICE_X86Y100        FDRE                                         r  led_count2_reg[4]/C
                         clock pessimism             -0.088     1.895    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105     2.000    led_count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3  rxclk_2_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X86Y99   led_count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X86Y99   led_count2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  synclk3
  To Clock:  synclk3

Setup :            0  Failing Endpoints,  Worst Slack       22.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.334ns  (required time - arrival time)
  Source:                 led_count3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by synclk3  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led_count3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by synclk3  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk3 rise@25.000ns - synclk3 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.979ns (75.855%)  route 0.630ns (24.145%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 29.496 - 25.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk3 rise edge)    0.000     0.000 r  
    P4                                                0.000     0.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.927     0.927 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.951    rxclk_3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.097     3.048 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          1.730     4.779    rxclk_3_BUFG
    SLICE_X88Y96         FDRE                                         r  led_count3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.518     5.297 r  led_count3_reg[1]/Q
                         net (fo=1, routed)           0.629     5.926    led_count3_reg_n_0_[1]
    SLICE_X88Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.583 r  led_count3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.583    led_count3_reg[0]_i_1_n_0
    SLICE_X88Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.700 r  led_count3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    led_count3_reg[4]_i_1_n_0
    SLICE_X88Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.817 r  led_count3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    led_count3_reg[8]_i_1_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.934 r  led_count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.934    led_count3_reg[12]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  led_count3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    led_count3_reg[16]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  led_count3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.168    led_count3_reg[20]_i_1_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.387 r  led_count3_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.387    led_count3_reg[24]_i_1_n_7
    SLICE_X88Y102        FDRE                                         r  led_count3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk3 rise edge)   25.000    25.000 r  
    P4                                                0.000    25.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.884    25.884 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.804    rxclk_3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.092    27.896 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          1.600    29.496    rxclk_3_BUFG
    SLICE_X88Y102        FDRE                                         r  led_count3_reg[24]/C
                         clock pessimism              0.152    29.648    
                         clock uncertainty           -0.035    29.612    
    SLICE_X88Y102        FDRE (Setup_fdre_C_D)        0.109    29.721    led_count3_reg[24]
  -------------------------------------------------------------------
                         required time                         29.721    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 22.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 led_count3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by synclk3  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            led_count3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by synclk3  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk3 rise@0.000ns - synclk3 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk3 rise edge)    0.000     0.000 r  
    P4                                                0.000     0.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     0.990    rxclk_3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.027     1.017 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          0.606     1.622    rxclk_3_BUFG
    SLICE_X88Y99         FDRE                                         r  led_count3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.786 r  led_count3_reg[14]/Q
                         net (fo=1, routed)           0.114     1.901    led_count3_reg_n_0_[14]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.057 r  led_count3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.057    led_count3_reg[12]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.110 r  led_count3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.110    led_count3_reg[16]_i_1_n_7
    SLICE_X88Y100        FDRE                                         r  led_count3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock synclk3 rise edge)    0.000     0.000 r  
    P4                                                0.000     0.000 r  synclk_p[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[3]
    P4                   IBUFDS (Prop_ibufds_I_O)     0.376     0.376 r  genblk1[3].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.075    rxclk_3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.105 r  rxclk_3_BUFG_inst/O
                         net (fo=26, routed)          0.875     1.981    rxclk_3_BUFG
    SLICE_X88Y100        FDRE                                         r  led_count3_reg[16]/C
                         clock pessimism             -0.088     1.892    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     2.026    led_count3_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synclk3
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { synclk_p[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y4  rxclk_3_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X88Y96   led_count3_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X88Y96   led_count3_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  synclk0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.633     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X32Y59         FDCE (Setup_fdce_C_D)       -0.268    24.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 23.680    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  synclk0

Setup :            0  Failing Endpoints,  Worst Slack       31.720ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             synclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.357%)  route 0.594ns (58.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X44Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.594     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X40Y69         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 31.720    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.023ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.078ns (23.993%)  route 3.415ns (76.007%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 36.368 - 33.000 ) 
    Source Clock Delay      (SCD):    3.793ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.071     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.626     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456     4.249 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.861     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X32Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.761     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I3_O)        0.150     6.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.135     7.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y72         LUT1 (Prop_lut1_I0_O)        0.348     7.628 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     8.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.775    34.775    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.502    36.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.381    36.749    
                         clock uncertainty           -0.035    36.714    
    SLICE_X35Y72         FDCE (Recov_fdce_C_CLR)     -0.405    36.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 28.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.810%)  route 0.188ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y59         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X30Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     1.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.368     1.458    
    SLICE_X30Y60         FDCE (Remov_fdce_C_CLR)     -0.067     1.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  synclk0
  To Clock:  synclk0

Setup :            0  Failing Endpoints,  Worst Slack       22.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.319ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (synclk0 rise@25.000ns - synclk0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.773ns (34.156%)  route 1.490ns (65.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 29.433 - 25.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk0 rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.949     0.949 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           2.025     2.973    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.070 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        1.635     4.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.478     5.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y62         LUT2 (Prop_lut2_I1_O)        0.295     6.332 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.637     6.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X31Y61         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock synclk0 rise edge)   25.000    25.000 r  
    R3                                                0.000    25.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000    25.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.906    25.906 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           1.920    27.826    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    27.918 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        1.514    29.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.249    29.682    
                         clock uncertainty           -0.035    29.646    
    SLICE_X31Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    29.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.287    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                 22.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock synclk0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (synclk0 rise@0.000ns - synclk0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.884%)  route 0.180ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synclk0 rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.644     1.012    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.039 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        0.567     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock synclk0 rise edge)    0.000     0.000 r  
    R3                                                0.000     0.000 r  synclk_p[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    synclk_p[0]
    R3                   IBUFDS (Prop_ibufds_I_O)     0.399     0.399 r  genblk1[0].IBUFDS_inst/O
                         net (fo=1, routed)           0.699     1.097    rxclk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.127 r  rxclk_0_BUFG_inst/O
                         net (fo=1445, routed)        0.839     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.344     1.622    
    SLICE_X30Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.371    





