read_verilog counter_16bit.v
#Run synthesis for AP2
synth_quicklogic -family ap2 -top top -edif counter_16bit.edif
