# Design Explorer: Shortcut to "C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\SimBarrelShift\SimBarrelShift.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/FlipFlopD.vhd
# Adding file C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\FlipFlopD.vhd ... Done
addfile C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/FlipFlopSR.vhd
# Adding file C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\FlipFlopSR.vhd ... Done
addfile C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/andNor.vhd
# Adding file C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\andNor.vhd ... Done
addfile C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/RegistroCorrimientRotacional.vhd
# Adding file C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\RegistroCorrimientRotacional.vhd ... Done
vlib C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/SimBarrelShift/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/FlipFlopD.vhd
# File: C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\FlipFlopD.vhd
# Compile Entity "FFD"
# Compile Architecture "archFFD" of Entity "FFD"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
vcom -dbg -work work C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/FlipFlopSR.vhd
# File: C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\FlipFlopSR.vhd
# Compile Entity "FFSR"
# Compile Architecture "archFFSR" of Entity "FFSR"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -dbg -work work C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/andNor.vhd
# File: C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\andNor.vhd
# Compile Entity "andNor"
# Compile Architecture "archAndNor" of Entity "andNor"
# Compile Entity "andOr"
# Compile Architecture "archAndOr" of Entity "andOr"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -dbg -work work C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/RegistroCorrimientRotacional.vhd
# File: C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\RegistroCorrimientRotacional.vhd
# Compile Entity "corrimientoRotacional"
# Compile Architecture "barrShift" of Entity "corrimientoRotacional"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
entity FFD
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
vsim +access +r FFD -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6056 kB (elbread=1280 elab2=4626 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\asdf1\Documents\DigitalDesign\Practica2DSD\1\A\SimBarrelShift\src\wave.asdb
#  5:44 PM, Thursday, August 30, 2018
#  Simulation has been initialized
add wave *
# 4 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/asdf1/Documents/DigitalDesign/Practica2DSD/1/A/SimBarrelShift/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
