##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for debugSerial_IntClock
		4.3::Critical Path Report for gpsSerial_IntClock
		4.4::Critical Path Report for xbeeSerial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
		5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
		5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
		5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 38.89 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: debugSerial_IntClock       | Frequency: 49.21 MHz  | Target: 0.92 MHz   | 
Clock: gpsSerial_IntClock         | Frequency: 51.98 MHz  | Target: 0.08 MHz   | 
Clock: xbeeSerial_IntClock        | Frequency: 38.73 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             CyBUS_CLK             41666.7          15953       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             debugSerial_IntClock  41666.7          24612       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             gpsSerial_IntClock    41666.7          24091       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             xbeeSerial_IntClock   41666.7          24562       N/A              N/A         N/A              N/A         N/A              N/A         
debugSerial_IntClock  debugSerial_IntClock  1.08333e+006     1063011     N/A              N/A         N/A              N/A         N/A              N/A         
gpsSerial_IntClock    gpsSerial_IntClock    1.30417e+007     13022430    N/A              N/A         N/A              N/A         N/A              N/A         
xbeeSerial_IntClock   xbeeSerial_IntClock   1.08333e+006     1057516     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
SCL(0)_PAD:out      25373         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out      25005         CyBUS_CLK(fixed-function):R  
to_debug_rx(0)_PAD  33280         debugSerial_IntClock:R       
to_gps_rx(0)_PAD    33133         gpsSerial_IntClock:R         
to_xbee_rx(0)_PAD   32675         xbeeSerial_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.89 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21484
-------------------------------------   ----- 
End-of-path arrival time (ps)           21484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3834   9754  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21484  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21484  15953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for debugSerial_IntClock
**************************************************
Clock: debugSerial_IntClock
Frequency: 49.21 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q                      macrocell45     1250   1250  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/main_3           macrocell10     5880   7130  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  10480  1063011  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3652  14132  1063011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for gpsSerial_IntClock
************************************************
Clock: gpsSerial_IntClock
Frequency: 51.98 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022430p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     6147   7397  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  10747  13022430  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2300  13047  13022430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbeeSerial_IntClock
*************************************************
Clock: xbeeSerial_IntClock
Frequency: 38.73 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1057516p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      8439  12019  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350  15369  1057516  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    9948  25317  1057516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21484
-------------------------------------   ----- 
End-of-path arrival time (ps)           21484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3834   9754  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21484  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21484  15953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13634
-------------------------------------   ----- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                              iocell3         2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5966   7975  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  11325  24562  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13634  24562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13585
-------------------------------------   ----- 
End-of-path arrival time (ps)           13585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                              iocell7         1873   1873  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     6113   7986  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  11336  24612  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2249  13585  24612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24091p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell8         1953   1953  24091  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_1         macrocell22     6488   8441  24091  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell22     3350  11791  24091  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2315  14106  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1057516p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      8439  12019  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350  15369  1057516  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    9948  25317  1057516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q                      macrocell45     1250   1250  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/main_3           macrocell10     5880   7130  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  10480  1063011  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3652  14132  1063011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022430p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     6147   7397  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  10747  13022430  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2300  13047  13022430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21484
-------------------------------------   ----- 
End-of-path arrival time (ps)           21484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3834   9754  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21484  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21484  15953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18184
-------------------------------------   ----- 
End-of-path arrival time (ps)           18184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3834   9754  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18184  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18184  19253  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14884
-------------------------------------   ----- 
End-of-path arrival time (ps)           14884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3834   9754  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14884  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14884  22553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24091p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell8         1953   1953  24091  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_1         macrocell22     6488   8441  24091  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell22     3350  11791  24091  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2315  14106  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13634
-------------------------------------   ----- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                              iocell3         2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5966   7975  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  11325  24562  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13634  24562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13585
-------------------------------------   ----- 
End-of-path arrival time (ps)           13585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                              iocell7         1873   1873  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     6113   7986  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  11336  24612  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2249  13585  24612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \deltaTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25203p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15964
-------------------------------------   ----- 
End-of-path arrival time (ps)           15964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:status_tc\/main_1         macrocell25      3797   9717  25203  RISE       1
\deltaTimer:TimerUDB:status_tc\/q              macrocell25      3350  13067  25203  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2897  15964  25203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   3835   9755  25851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3834   9754  25853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 27092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   2595   8515  27092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 27094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15953  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   2593   8513  27094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 30153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                      iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_5  macrocell35   5994   8003  30153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_status_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 30171p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                       iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_status_3\/main_0  macrocell56   6113   7986  30171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 30182p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                      iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_5  macrocell32   5966   7975  30182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_2\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 30453p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell8       1953   1953  24091  RISE       1
\gpsSerial:BUART:rx_state_2\/main_8  macrocell67   5751   7704  30453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_0\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 30472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7685
-------------------------------------   ---- 
End-of-path arrival time (ps)           7685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell8       1953   1953  24091  RISE       1
\gpsSerial:BUART:rx_state_0\/main_9  macrocell64   5732   7685  30472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 30563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   3833   5043  30563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 30566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   3831   5041  30566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_status_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 30628p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       1953   1953  24091  RISE       1
\gpsSerial:BUART:rx_status_3\/main_6  macrocell72   5575   7528  30628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_status_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 31021p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                       iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_5  macrocell40   5126   7135  31021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb  iocell3       2009   2009  24562  RISE       1
MODIN1_1/main_2   macrocell38   5124   7133  31024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb  iocell3       2009   2009  24562  RISE       1
MODIN1_0/main_2   macrocell39   5124   7133  31024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_last\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_last\/clock_0
Path slack     : 31024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                   iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_last\/main_0  macrocell41   5124   7133  31024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31025p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb  iocell7       1873   1873  24612  RISE       1
MODIN5_1/main_0    macrocell54   5258   7131  31025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31025p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb  iocell7       1873   1873  24612  RISE       1
MODIN5_0/main_0    macrocell55   5258   7131  31025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 31069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                      iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_state_0\/main_0  macrocell48   5215   7088  31069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 31069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                      iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_state_2\/main_0  macrocell51   5215   7088  31069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_last\/main_0
Capture Clock  : \debugSerial:BUART:rx_last\/clock_0
Path slack     : 31069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                   iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_last\/main_0  macrocell57   5215   7088  31069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:pollcount_1\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 31540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       1953   1953  24091  RISE       1
\gpsSerial:BUART:pollcount_1\/main_3  macrocell70   4664   6617  31540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:pollcount_0\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 31540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       1953   1953  24091  RISE       1
\gpsSerial:BUART:pollcount_0\/main_2  macrocell71   4664   6617  31540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_last\/main_0
Capture Clock  : \gpsSerial:BUART:rx_last\/clock_0
Path slack     : 31540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                   iocell8       1953   1953  24091  RISE       1
\gpsSerial:BUART:rx_last\/main_0  macrocell73   4664   6617  31540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 31784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2613   3823  31784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 31785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2611   3821  31785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1057516p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      8439  12019  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350  15369  1057516  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    9948  25317  1057516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15579
-------------------------------------   ----- 
End-of-path arrival time (ps)           15579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1061565  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      8078   9328  1061565  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  12678  1061565  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2901  15579  1061565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063011p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q                      macrocell45     1250   1250  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/main_3           macrocell10     5880   7130  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  10480  1063011  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3652  14132  1063011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063703p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14271
-------------------------------------   ----- 
End-of-path arrival time (ps)           14271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_counter_load\/main_0  macrocell13   6060   7310  1063703  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell13   3350  10660  1063703  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    3611  14271  1063703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxSts\/clock
Path slack     : 1063729p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19105
-------------------------------------   ----- 
End-of-path arrival time (ps)           19105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q        macrocell28    1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_status_0\/main_1  macrocell3    11628  12878  1063729  RISE       1
\xbeeSerial:BUART:tx_status_0\/q       macrocell3     3350  16228  1063729  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/status_0  statusicell1   2877  19105  1063729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                macrocell28     1250   1250  1061768  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1  10718  11968  1065355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbeeSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12279
-------------------------------------   ----- 
End-of-path arrival time (ps)           12279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_counter_load\/main_0  macrocell5    4746   5996  1065694  RISE       1
\xbeeSerial:BUART:rx_counter_load\/q       macrocell5    3350   9346  1065694  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/load   count7cell    2933  12279  1065694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066889p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  1063703  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   9185  10435  1066889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   9614   9804  1067519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:tx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1067941p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067941  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_3                  macrocell28     8302  11882  1067941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068125p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                macrocell27     1250   1250  1061565  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7949   9199  1068125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1068145p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_0  macrocell49  10428  11678  1068145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1068165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11658
-------------------------------------   ----- 
End-of-path arrival time (ps)           11658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_3\/main_0    macrocell50  10408  11658  1068165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:txn\/main_1
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1068660p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q  macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:txn\/main_1    macrocell42   9913  11163  1068660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \debugSerial:BUART:sTX:TxSts\/clock
Path slack     : 1068665p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068665  RISE       1
\debugSerial:BUART:tx_status_0\/main_3                 macrocell11     4924   8504  1068665  RISE       1
\debugSerial:BUART:tx_status_0\/q                      macrocell11     3350  11854  1068665  RISE       1
\debugSerial:BUART:sTX:TxSts\/status_0                 statusicell3    2314  14169  1068665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1068814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_status_3\/main_1   macrocell56   9759  11009  1068814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbeeSerial:BUART:txn\/main_3
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1068936p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10887
-------------------------------------   ----- 
End-of-path arrival time (ps)           10887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1068936  RISE       1
\xbeeSerial:BUART:txn\/main_3                macrocell26     6517  10887  1068936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068977p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q                macrocell43     1250   1250  1063719  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7096   8346  1068977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1069050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10774
-------------------------------------   ----- 
End-of-path arrival time (ps)           10774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_4  macrocell28   9524  10774  1069050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:txn\/main_4
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1069079p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q  macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:txn\/main_4    macrocell42   9494  10744  1069079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debugSerial:BUART:txn\/main_3
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1069230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1069230  RISE       1
\debugSerial:BUART:txn\/main_3                macrocell42     6224  10594  1069230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1069347p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_1  macrocell29   9226  10476  1069347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1069347p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q      macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_1  macrocell30   9226  10476  1069347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1070048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12785
-------------------------------------   ----- 
End-of-path arrival time (ps)           12785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1070048  RISE       1
\debugSerial:BUART:rx_status_4\/main_1                 macrocell15     2229   5809  1070048  RISE       1
\debugSerial:BUART:rx_status_4\/q                      macrocell15     3350   9159  1070048  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_4                 statusicell4    3626  12785  1070048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1070118p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_0\/main_1    macrocell48   8455   9705  1070118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1070118p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_2\/main_1    macrocell51   8455   9705  1070118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1070193p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_5  macrocell28   8380   9630  1070193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1070515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9308
-------------------------------------   ---- 
End-of-path arrival time (ps)           9308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q      macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_bitclk\/main_3  macrocell46   8058   9308  1070515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070527p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070527  RISE       1
\debugSerial:BUART:tx_state_2\/main_4               macrocell45     9106   9296  1070527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                macrocell44     1250   1250  1064477  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5514   6764  1070559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070669p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_0  macrocell53   7904   9154  1070669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070754p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  1065694  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5319   6569  1070754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:txn\/main_2
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1070808p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q  macrocell44   1250   1250  1064477  RISE       1
\debugSerial:BUART:txn\/main_2    macrocell42   7765   9015  1070808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:txn\/main_4
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071015p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q  macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:txn\/main_4    macrocell26   7559   8809  1071015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071015p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_3  macrocell27   7559   8809  1071015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1071042p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1071042  RISE       1
\debugSerial:BUART:tx_state_2\/main_5  macrocell45   7531   8781  1071042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071202p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q                macrocell48     1250   1250  1066077  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4871   6121  1071202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1071215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_2               macrocell28     8418   8608  1071215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:tx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1071300p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068665  RISE       1
\debugSerial:BUART:tx_state_0\/main_3                  macrocell44     4943   8523  1071300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1071355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_0  macrocell29   7219   8469  1071355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1071355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q      macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_0  macrocell30   7219   8469  1071355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1071396p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q      macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_bitclk\/main_0  macrocell46   7177   8427  1071396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071578p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q                macrocell32     1250   1250  1066502  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4496   5746  1071578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071605p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1071042  RISE       1
\debugSerial:BUART:tx_state_1\/main_5  macrocell43   6969   8219  1071605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1071662p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell38   1250   1250  1066042  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_6  macrocell32   6912   8162  1071662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071689p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q          macrocell52     1250   1250  1071689  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4384   5634  1071689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:txn\/main_6
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071813p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q  macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:txn\/main_6   macrocell26   6761   8011  1071813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071813p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_5  macrocell27   6761   8011  1071813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071873p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070527  RISE       1
\debugSerial:BUART:tx_state_1\/main_4               macrocell43     7760   7950  1071873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:txn\/main_6
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072410p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q  macrocell46   1250   1250  1071042  RISE       1
\debugSerial:BUART:txn\/main_6   macrocell42   6163   7413  1072410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1072505p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065993  RISE       1
\debugSerial:BUART:tx_state_1\/main_2               macrocell43     7129   7319  1072505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1072518p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065993  RISE       1
\debugSerial:BUART:tx_state_2\/main_2               macrocell45     7115   7305  1072518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072637p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_state_0\/main_4  macrocell48   5936   7186  1072637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1072637p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_state_2\/main_4  macrocell51   5936   7186  1072637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1072638p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_3  macrocell29   5935   7185  1072638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1072638p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q      macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_3  macrocell30   5935   7185  1072638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \debugSerial:BUART:rx_state_0\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell54   1250   1250  1067752  RISE       1
\debugSerial:BUART:rx_state_0\/main_6  macrocell48   5909   7159  1072664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072823p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  1072823  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3251   4501  1072823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:txn\/main_5
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072845p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070527  RISE       1
\debugSerial:BUART:txn\/main_5                      macrocell42     6788   6978  1072845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1072897p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6927
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_2               macrocell27     6737   6927  1072897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072959p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065993  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4175   4365  1072959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1073040p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q      macrocell44   1250   1250  1064477  RISE       1
\debugSerial:BUART:tx_bitclk\/main_1  macrocell46   5533   6783  1073040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:txn\/main_5
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1073064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073064  RISE       1
\xbeeSerial:BUART:txn\/main_5                      macrocell26     6569   6759  1073064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073064  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_4               macrocell27     6569   6759  1073064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073176p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q         macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_1  macrocell49   5397   6647  1073176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073275p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_0    macrocell32   5298   6548  1073275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073275p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_0    macrocell34   5298   6548  1073275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \debugSerial:BUART:rx_status_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell54   1250   1250  1067752  RISE       1
\debugSerial:BUART:rx_status_3\/main_6  macrocell56   5263   6513  1073310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073349p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_state_0\/main_0  macrocell44   5225   6475  1073349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073420  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_6       macrocell33   4463   6403  1073420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_2\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073420  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_8         macrocell35   4463   6403  1073420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073423  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_7       macrocell33   4461   6401  1073423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_2\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073423  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_9         macrocell35   4461   6401  1073423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073428p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073428  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_5       macrocell33   4455   6395  1073428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_2\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073428p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073428  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_7         macrocell35   4455   6395  1073428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073444p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1071042  RISE       1
\debugSerial:BUART:tx_state_0\/main_5  macrocell44   5129   6379  1073444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_0  macrocell28   5097   6347  1073476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:txn\/main_2
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1073497p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q  macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:txn\/main_2    macrocell26   5077   6327  1073497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073497p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_1  macrocell27   5077   6327  1073497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073649p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q               macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_2  macrocell53   4925   6175  1073649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073660p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_state_3\/main_2   macrocell50   4913   6163  1073660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_0  macrocell33   4746   5996  1073827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_0    macrocell35   4746   5996  1073827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell38   1250   1250  1066042  RISE       1
MODIN1_1/main_3  macrocell38   4727   5977  1073847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073934  RISE       1
MODIN1_1/main_1                              macrocell38   3949   5889  1073934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073934  RISE       1
MODIN1_0/main_1                              macrocell39   3949   5889  1073934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073935  RISE       1
MODIN1_1/main_0                              macrocell38   3948   5888  1073935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073935  RISE       1
MODIN1_0/main_0                              macrocell39   3948   5888  1073935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_0\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073979p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073420  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_9         macrocell32   3904   5844  1073979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073979p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073420  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_6         macrocell34   3904   5844  1073979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_0\/main_10
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073423  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_10        macrocell32   3885   5825  1073999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073999p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073423  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_7         macrocell34   3885   5825  1073999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_0\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073428  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_8         macrocell32   3879   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073428  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_5         macrocell34   3879   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074061p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_3\/main_1  macrocell50   4513   5763  1074061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074061p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q        macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_status_3\/main_2  macrocell56   4512   5762  1074061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074177p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell54   1250   1250  1067752  RISE       1
MODIN5_1/main_3  macrocell54   4396   5646  1074177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q               macrocell32   1250   1250  1066502  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_1  macrocell37   4393   5643  1074181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q        macrocell32   1250   1250  1066502  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_1  macrocell40   4393   5643  1074181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074259p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065993  RISE       1
\debugSerial:BUART:tx_state_0\/main_2               macrocell44     5374   5564  1074259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074294p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_state_3\/main_3  macrocell50   4280   5530  1074294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_0\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074315  RISE       1
\debugSerial:BUART:rx_state_0\/main_9         macrocell48   3568   5508  1074315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_2\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074315  RISE       1
\debugSerial:BUART:rx_state_2\/main_8         macrocell51   3568   5508  1074315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074419p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_2  macrocell40   4155   5405  1074419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_0\/main_10
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074473p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074473  RISE       1
\debugSerial:BUART:rx_state_0\/main_10        macrocell48   3410   5350  1074473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_2\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074473p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074473  RISE       1
\debugSerial:BUART:rx_state_2\/main_9         macrocell51   3410   5350  1074473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_0\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_state_0\/main_8         macrocell48   3401   5341  1074482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_2\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074482p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_state_2\/main_7         macrocell51   3401   5341  1074482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074565p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_status_3\/main_3  macrocell56   4008   5258  1074565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074580p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q   macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_2  macrocell49   3993   5243  1074580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074635p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q         macrocell32   1250   1250  1066502  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_1  macrocell33   3938   5188  1074635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074635p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066502  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_1  macrocell35   3938   5188  1074635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074733p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q        macrocell51   1250   1250  1066271  RISE       1
\debugSerial:BUART:rx_status_3\/main_5  macrocell56   3840   5090  1074733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074735p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1066271  RISE       1
\debugSerial:BUART:rx_state_3\/main_4  macrocell50   3839   5089  1074735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q         macrocell51   1250   1250  1066271  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_4  macrocell49   3826   5076  1074747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074804p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell38   1250   1250  1066042  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_6  macrocell40   3769   5019  1074804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074818p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q         macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_3  macrocell49   3755   5005  1074818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1064477  RISE       1
\debugSerial:BUART:tx_state_1\/main_1  macrocell43   3681   4931  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q               macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_3  macrocell37   3681   4931  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q        macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_4  macrocell40   3681   4931  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065993  RISE       1
\debugSerial:BUART:tx_bitclk\/main_2                macrocell46     4734   4924  1074900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074904p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_state_0\/main_4  macrocell44   3669   4919  1074904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1074905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1064477  RISE       1
\debugSerial:BUART:tx_state_2\/main_1  macrocell45   3668   4918  1074905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_status_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell55   1250   1250  1069348  RISE       1
\debugSerial:BUART:rx_status_3\/main_7  macrocell56   3666   4916  1074907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_load_fifo\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074965p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_load_fifo\/q            macrocell49     1250   1250  1071144  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3989   5239  1074965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell39   1250   1250  1069364  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_7  macrocell32   3590   4840  1074984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075031  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_1   macrocell52   2852   4792  1075031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075031  RISE       1
MODIN5_1/main_2                               macrocell54   2852   4792  1075031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075031  RISE       1
MODIN5_0/main_2                               macrocell55   2852   4792  1075031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075048  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_2   macrocell52   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_0   macrocell52   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
MODIN5_1/main_1                               macrocell54   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
MODIN5_0/main_1                               macrocell55   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066502  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_1  macrocell32   3511   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066502  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_1  macrocell34   3511   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q               macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_2  macrocell37   3485   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q        macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_3  macrocell40   3485   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:txn\/main_1
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q  macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:txn\/main_1    macrocell26   3434   4684  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_0  macrocell27   3434   4684  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075155p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_1  macrocell28   3418   4668  1075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075167p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_5  macrocell29   3407   4657  1075167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074315  RISE       1
\debugSerial:BUART:rx_state_3\/main_6         macrocell50   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074315  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_6       macrocell49   2700   4640  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075210p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q        macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_status_3\/main_4  macrocell56   3364   4614  1075210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_2   macrocell32   3275   4525  1075299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075299p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_2   macrocell34   3275   4525  1075299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_2  macrocell33   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_2   macrocell35   3262   4512  1075311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074473  RISE       1
\debugSerial:BUART:rx_state_3\/main_7         macrocell50   2563   4503  1075321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:txn\/q
Path End       : \debugSerial:BUART:txn\/main_0
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:txn\/q       macrocell42   1250   1250  1075322  RISE       1
\debugSerial:BUART:txn\/main_0  macrocell42   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075324p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_state_3\/main_5         macrocell50   2560   4500  1075324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075332p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074473  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_7       macrocell49   2551   4491  1075332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_5       macrocell49   2549   4489  1075335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075571  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_2   macrocell36   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073934  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_1   macrocell36   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073935  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_0   macrocell36   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_last\/q          macrocell41   1250   1250  1075719  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_6  macrocell35   2854   4104  1075719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075772p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_4  macrocell32   2801   4051  1075772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075772p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_4  macrocell34   2801   4051  1075772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q               macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_1  macrocell53   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_state_1\/main_0  macrocell43   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_0\/main_2  macrocell48   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_2\/main_2  macrocell51   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q         macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_4  macrocell33   2780   4030  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_4  macrocell35   2780   4030  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1069348  RISE       1
MODIN5_1/main_4  macrocell54   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1069348  RISE       1
MODIN5_0/main_3  macrocell55   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_state_0\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell55   1250   1250  1069348  RISE       1
\debugSerial:BUART:rx_state_0\/main_7  macrocell48   2770   4020  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_state_2\/main_0  macrocell45   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1069364  RISE       1
MODIN1_1/main_4  macrocell38   2688   3938  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1069364  RISE       1
MODIN1_0/main_3  macrocell39   2688   3938  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell39   1250   1250  1069364  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_7  macrocell40   2681   3931  1075892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:txn\/q
Path End       : \xbeeSerial:BUART:txn\/main_0
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:txn\/q       macrocell26   1250   1250  1075953  RISE       1
\xbeeSerial:BUART:txn\/main_0  macrocell26   2621   3871  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q         macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_3  macrocell33   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_3  macrocell35   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_3  macrocell32   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_3  macrocell34   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1064477  RISE       1
\debugSerial:BUART:tx_state_0\/main_1  macrocell44   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q               macrocell51   1250   1250  1066271  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_3  macrocell53   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1066271  RISE       1
\debugSerial:BUART:rx_state_0\/main_5  macrocell48   2594   3844  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1066271  RISE       1
\debugSerial:BUART:rx_state_2\/main_5  macrocell51   2594   3844  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_state_1\/main_3  macrocell43   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_state_2\/main_3  macrocell45   2583   3833  1075990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076202p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3621
-------------------------------------   ---- 
End-of-path arrival time (ps)           3621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_2               macrocell29     3431   3621  1076202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1076202p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3621
-------------------------------------   ---- 
End-of-path arrival time (ps)           3621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_2                macrocell30     3431   3621  1076202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_last\/q          macrocell57   1250   1250  1076273  RISE       1
\debugSerial:BUART:rx_state_2\/main_6  macrocell51   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1076289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_state_0\/main_3   macrocell48   2284   3534  1076289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_state_2\/main_3   macrocell51   2284   3534  1076289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076337p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_0  macrocell37   2236   3486  1076337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1076337p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_0   macrocell40   2236   3486  1076337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076352p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073064  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_4               macrocell29     3281   3471  1076352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_load_fifo\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076661p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_load_fifo\/q            macrocell33     1250   1250  1059640  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2292   3542  1076661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_status_3\/q
Path End       : \debugSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1077963p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_status_3\/q       macrocell56    1250   1250  1077963  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_3  statusicell4   3620   4870  1077963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_status_3\/q
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1079316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_status_3\/q       macrocell40    1250   1250  1079316  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_3  statusicell2   2267   3517  1079316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022430p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     6147   7397  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  10747  13022430  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2300  13047  13022430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \gpsSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022551p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13755
-------------------------------------   ----- 
End-of-path arrival time (ps)           13755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q            macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_counter_load\/main_1  macrocell21   6853   8103  13022551  RISE       1
\gpsSerial:BUART:rx_counter_load\/q       macrocell21   3350  11453  13022551  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/load   count7cell    2303  13755  13022551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13023011p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7  11396  12646  13023011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13023969p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11688
-------------------------------------   ----- 
End-of-path arrival time (ps)           11688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                macrocell60     1250   1250  13023502  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7  10438  11688  13023969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024281p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7  11186  11376  13024281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:tx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13024997p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13160
-------------------------------------   ----- 
End-of-path arrival time (ps)           13160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13024997  RISE       1
\gpsSerial:BUART:tx_state_0\/main_3                  macrocell60     9580  13160  13024997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024999p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10658
-------------------------------------   ----- 
End-of-path arrival time (ps)           10658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q                macrocell64     1250   1250  13022551  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   9408  10658  13024999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \gpsSerial:BUART:sTX:TxSts\/clock
Path slack     : 13025242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15924
-------------------------------------   ----- 
End-of-path arrival time (ps)           15924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q        macrocell59    1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_status_0\/main_0  macrocell19    8416   9666  13025242  RISE       1
\gpsSerial:BUART:tx_status_0\/q       macrocell19    3350  13016  13025242  RISE       1
\gpsSerial:BUART:sTX:TxSts\/status_0  statusicell5   2909  15924  13025242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \gpsSerial:BUART:txn\/main_3
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13025623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13025623  RISE       1
\gpsSerial:BUART:txn\/main_3                macrocell58     8164  12534  13025623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13027158p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q         macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_1  macrocell65   9748  10998  13027158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13027173p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10983
-------------------------------------   ----- 
End-of-path arrival time (ps)           10983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q        macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_status_3\/main_1  macrocell72   9733  10983  13027173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13027768p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13399
-------------------------------------   ----- 
End-of-path arrival time (ps)           13399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13027768  RISE       1
\gpsSerial:BUART:rx_status_4\/main_1                 macrocell23     2297   5877  13027768  RISE       1
\gpsSerial:BUART:rx_status_4\/q                      macrocell23     3350   9227  13027768  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_4                 statusicell6    4172  13399  13027768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027854p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q               macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_1  macrocell69   9053  10303  13027854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028524p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q               macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_2  macrocell69   8382   9632  13028524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028683p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q               macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_3  macrocell69   8223   9473  13028683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13029078p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9079
-------------------------------------   ---- 
End-of-path arrival time (ps)           9079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_0\/main_0    macrocell64   7829   9079  13029078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13029260p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q         macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_4  macrocell65   7647   8897  13029260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13029319p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_state_1\/main_3  macrocell59   7588   8838  13029319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13029319p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_state_0\/main_4  macrocell60   7588   8838  13029319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13029633p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_3\/main_0    macrocell66   7274   8524  13029633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13029633p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_2\/main_0    macrocell67   7274   8524  13029633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13029656p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q        macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_status_3\/main_4  macrocell72   7250   8500  13029656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029844p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  13029844  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4563   5813  13029844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13029953p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q        macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_status_3\/main_3  macrocell72   6954   8204  13029953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13029999p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q         macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_3  macrocell65   6907   8157  13029999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13030071p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8086
-------------------------------------   ---- 
End-of-path arrival time (ps)           8086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_state_2\/main_0  macrocell61   6836   8086  13030071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13030071p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8086
-------------------------------------   ---- 
End-of-path arrival time (ps)           8086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q      macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_0  macrocell62   6836   8086  13030071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:txn\/main_1
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13030073p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q  macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:txn\/main_1    macrocell58   6833   8083  13030073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_0\/main_1  macrocell64   6789   8039  13030118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13030180p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_state_3\/main_2   macrocell66   6727   7977  13030180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13030180p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_state_2\/main_2   macrocell67   6727   7977  13030180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030190p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_state_0\/main_2   macrocell64   6716   7966  13030190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030606p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q      macrocell70   1250   1250  13026938  RISE       1
\gpsSerial:BUART:rx_state_0\/main_8  macrocell64   6301   7551  13030606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13030950p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_state_2\/main_3  macrocell61   5957   7207  13030950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13030950p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q      macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_3  macrocell62   5957   7207  13030950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13031031p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_status_3\/main_0   macrocell72   5875   7125  13031031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13031572p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_state_1\/main_2               macrocell59     6395   6585  13031572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13031572p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_state_0\/main_2               macrocell60     6395   6585  13031572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13031646p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_3\/main_1  macrocell66   5261   6511  13031646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031646p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_2\/main_1  macrocell67   5261   6511  13031646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031763p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  13023983  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   2643   3893  13031763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:txn\/main_2
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031833p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q  macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:txn\/main_2    macrocell58   5074   6324  13031833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13031878p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_state_2\/main_1  macrocell61   5029   6279  13031878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13031878p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q      macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_1  macrocell62   5029   6279  13031878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:txn\/main_4
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031899p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q  macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:txn\/main_4    macrocell58   5008   6258  13031899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032004p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_2  macrocell65   4903   6153  13032004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032015p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_status_3\/main_2  macrocell72   4892   6142  13032015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13032224p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_3\/main_4  macrocell66   4682   5932  13032224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13032224p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_2\/main_4  macrocell67   4682   5932  13032224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032283p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_state_2\/main_2               macrocell61     5684   5874  13032283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13032283p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_2                macrocell62     5684   5874  13032283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_0  macrocell65   4504   5754  13032403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13032473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:tx_state_1\/main_5  macrocell59   4434   5684  13032473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:tx_state_0\/main_5  macrocell60   4434   5684  13032473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_load_fifo\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032872p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_load_fifo\/q            macrocell65     1250   1250  13028555  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4415   5665  13032872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_10
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033054p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:rx_state_0\/main_10  macrocell64   3853   5103  13033054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033149  RISE       1
\gpsSerial:BUART:rx_state_3\/main_6         macrocell66   3068   5008  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_2\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033149  RISE       1
\gpsSerial:BUART:rx_state_2\/main_6         macrocell67   3068   5008  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033152p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033152  RISE       1
\gpsSerial:BUART:rx_state_3\/main_7         macrocell66   3065   5005  13033152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_2\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033152p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033152  RISE       1
\gpsSerial:BUART:rx_state_2\/main_7         macrocell67   3065   5005  13033152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033161p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_state_3\/main_5         macrocell66   3055   4995  13033161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033161p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_state_2\/main_5         macrocell67   3055   4995  13033161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_0\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033169p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033152  RISE       1
\gpsSerial:BUART:rx_state_0\/main_7         macrocell64   3048   4988  13033169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_0\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033172p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033149  RISE       1
\gpsSerial:BUART:rx_state_0\/main_6         macrocell64   3045   4985  13033172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033182p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_state_0\/main_5         macrocell64   3035   4975  13033182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033185p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:rx_status_3\/main_7  macrocell72   3721   4971  13033185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033290p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033152  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_7       macrocell65   2927   4867  13033290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033149  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_6       macrocell65   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033295p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_5       macrocell65   2921   4861  13033295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_0  macrocell69   3541   4791  13033366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_1\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033401  RISE       1
\gpsSerial:BUART:pollcount_1\/main_0        macrocell70   2815   4755  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_0\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033401  RISE       1
\gpsSerial:BUART:pollcount_0\/main_0        macrocell71   2815   4755  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_1\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033406  RISE       1
\gpsSerial:BUART:pollcount_1\/main_1        macrocell70   2810   4750  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_0\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033406  RISE       1
\gpsSerial:BUART:pollcount_0\/main_1        macrocell71   2810   4750  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033406  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_1   macrocell68   2799   4739  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033425p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033401  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_0   macrocell68   2792   4732  13033425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033475p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13026938  RISE       1
\gpsSerial:BUART:rx_status_3\/main_5  macrocell72   3432   4682  13033475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_0\/main_4  macrocell64   3262   4512  13033645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033702  RISE       1
\gpsSerial:BUART:tx_state_1\/main_4               macrocell59     4264   4454  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033901p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033901  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_2   macrocell68   2316   4256  13033901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_4
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:pollcount_1\/main_4  macrocell70   2952   4202  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_0\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033954p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:pollcount_0\/main_3  macrocell71   2952   4202  13033954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_last\/q          macrocell73   1250   1250  13033985  RISE       1
\gpsSerial:BUART:rx_state_2\/main_9  macrocell67   2922   4172  13033985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13034005p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_0\/main_3  macrocell64   2902   4152  13034005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13034010p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_3\/main_3  macrocell66   2897   4147  13034010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13034010p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_2\/main_3  macrocell67   2897   4147  13034010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:txn\/main_6
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13034087p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q  macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:txn\/main_6   macrocell58   2820   4070  13034087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13034088p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:tx_state_2\/main_5  macrocell61   2819   4069  13034088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13034258p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13026938  RISE       1
\gpsSerial:BUART:pollcount_1\/main_2  macrocell70   2649   3899  13034258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13034359p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_state_1\/main_0  macrocell59   2548   3798  13034359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13034359p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_state_0\/main_0  macrocell60   2548   3798  13034359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:txn\/q
Path End       : \gpsSerial:BUART:txn\/main_0
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13034594p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:txn\/q       macrocell58   1250   1250  13034594  RISE       1
\gpsSerial:BUART:txn\/main_0  macrocell58   2313   3563  13034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13034671p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_state_1\/main_1  macrocell59   2236   3486  13034671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13034671p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_state_0\/main_1  macrocell60   2236   3486  13034671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13035327p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033702  RISE       1
\gpsSerial:BUART:tx_state_2\/main_4               macrocell61     2639   2829  13035327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:txn\/main_5
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13035340p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033702  RISE       1
\gpsSerial:BUART:txn\/main_5                      macrocell58     2626   2816  13035340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_status_3\/q
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13037017p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_status_3\/q       macrocell72    1250   1250  13037017  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_3  statusicell6   2900   4150  13037017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

