// Seed: 557659898
module module_0 ();
  id_1(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_0 (
    output logic id_0,
    output wor   id_1,
    input  wire  module_1,
    output logic id_3,
    input  wand  id_4,
    input  tri0  id_5
);
  module_0();
  tri0 id_7, id_8 = 1 && id_2;
  wire id_9;
  always @(1) begin
    id_0 <= {1'd0, 1'b0};
    id_3 <= #1 "";
  end
endmodule
