{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712202168337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712202168337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 09:12:48 2024 " "Processing started: Thu Apr 04 09:12:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712202168337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712202168337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712202168337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712202168604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1 " "Found entity 1: SoC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_003 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_002 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_003 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_002 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_003.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_003.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_003_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_003 " "Found entity 2: SoC_mm_interconnect_1_id_router_003" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_002 " "Found entity 2: SoC_mm_interconnect_1_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168713 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router " "Found entity 2: SoC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router_001 " "Found entity 2: SoC_mm_interconnect_1_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router " "Found entity 2: SoC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_LED_OUT " "Found entity 1: SoC_LED_OUT" {  } { { "SoC/synthesis/submodules/SoC_LED_OUT.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_LED_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202168729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_CPU_ic_data_module " "Found entity 1: SoC_CPU_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_CPU_ic_tag_module " "Found entity 2: SoC_CPU_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_CPU_register_bank_a_module " "Found entity 3: SoC_CPU_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_CPU_register_bank_b_module " "Found entity 4: SoC_CPU_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_CPU_nios2_oci_debug " "Found entity 5: SoC_CPU_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_CPU_ociram_sp_ram_module " "Found entity 6: SoC_CPU_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_CPU_nios2_ocimem " "Found entity 7: SoC_CPU_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_CPU_nios2_avalon_reg " "Found entity 8: SoC_CPU_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_CPU_nios2_oci_break " "Found entity 9: SoC_CPU_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_CPU_nios2_oci_xbrk " "Found entity 10: SoC_CPU_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_CPU_nios2_oci_dbrk " "Found entity 11: SoC_CPU_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_CPU_nios2_oci_itrace " "Found entity 12: SoC_CPU_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_CPU_nios2_oci_td_mode " "Found entity 13: SoC_CPU_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_CPU_nios2_oci_dtrace " "Found entity 14: SoC_CPU_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 15: SoC_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 16: SoC_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_CPU_nios2_oci_fifo_cnt_inc " "Found entity 17: SoC_CPU_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_CPU_nios2_oci_fifo " "Found entity 18: SoC_CPU_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_CPU_nios2_oci_pib " "Found entity 19: SoC_CPU_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_CPU_nios2_oci_im " "Found entity 20: SoC_CPU_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_CPU_nios2_performance_monitors " "Found entity 21: SoC_CPU_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_CPU_nios2_oci " "Found entity 22: SoC_CPU_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_CPU " "Found entity 23: SoC_CPU" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_CPU_jtag_debug_module_sysclk " "Found entity 1: SoC_CPU_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_CPU_jtag_debug_module_tck " "Found entity 1: SoC_CPU_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_CPU_jtag_debug_module_wrapper " "Found entity 1: SoC_CPU_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_CPU_oci_test_bench " "Found entity 1: SoC_CPU_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_CPU_oci_test_bench.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_CPU_test_bench " "Found entity 1: SoC_CPU_test_bench" {  } { { "SoC/synthesis/submodules/SoC_CPU_test_bench.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_SYSID " "Found entity 1: SoC_SYSID" {  } { { "SoC/synthesis/submodules/SoC_SYSID.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SYSID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_scfifo_w " "Found entity 2: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_scfifo_r " "Found entity 4: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart " "Found entity 5: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_SDRAM_Controller_input_efifo_module " "Found entity 1: SoC_SDRAM_Controller_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_SDRAM_Controller " "Found entity 2: SoC_SDRAM_Controller" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_PLL_dffpipe_l2c " "Found entity 1: SoC_PLL_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169057 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_PLL_stdsync_sv6 " "Found entity 2: SoC_PLL_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169057 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_PLL_altpll_kdh2 " "Found entity 3: SoC_PLL_altpll_kdh2" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169057 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_PLL " "Found entity 4: SoC_PLL" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_SDRAM_Controller.v(316) " "Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_SDRAM_Controller.v(326) " "Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_SDRAM_Controller.v(336) " "Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_SDRAM_Controller.v(680) " "Verilog HDL or VHDL warning at SoC_SDRAM_Controller.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_CPU.v(1798) " "Verilog HDL or VHDL warning at SoC_CPU.v(1798): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_CPU.v(1800) " "Verilog HDL or VHDL warning at SoC_CPU.v(1800): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_CPU.v(1956) " "Verilog HDL or VHDL warning at SoC_CPU.v(1956): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_CPU.v(2780) " "Verilog HDL or VHDL warning at SoC_CPU.v(2780): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712202169057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712202169151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/TopLevel.bdf" { { 56 504 1016 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_PLL SoC:inst1\|SoC_PLL:pll " "Elaborating entity \"SoC_PLL\" for hierarchy \"SoC:inst1\|SoC_PLL:pll\"" {  } { { "SoC/synthesis/SoC.v" "pll" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_PLL_stdsync_sv6 SoC:inst1\|SoC_PLL:pll\|SoC_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"SoC_PLL_stdsync_sv6\" for hierarchy \"SoC:inst1\|SoC_PLL:pll\|SoC_PLL_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "stdsync2" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_PLL_dffpipe_l2c SoC:inst1\|SoC_PLL:pll\|SoC_PLL_stdsync_sv6:stdsync2\|SoC_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SoC_PLL_dffpipe_l2c\" for hierarchy \"SoC:inst1\|SoC_PLL:pll\|SoC_PLL_stdsync_sv6:stdsync2\|SoC_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "dffpipe3" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_PLL_altpll_kdh2 SoC:inst1\|SoC_PLL:pll\|SoC_PLL_altpll_kdh2:sd1 " "Elaborating entity \"SoC_PLL_altpll_kdh2\" for hierarchy \"SoC:inst1\|SoC_PLL:pll\|SoC_PLL_altpll_kdh2:sd1\"" {  } { { "SoC/synthesis/submodules/SoC_PLL.v" "sd1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_SDRAM_Controller SoC:inst1\|SoC_SDRAM_Controller:sdram_controller " "Elaborating entity \"SoC_SDRAM_Controller\" for hierarchy \"SoC:inst1\|SoC_SDRAM_Controller:sdram_controller\"" {  } { { "SoC/synthesis/SoC.v" "sdram_controller" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_SDRAM_Controller_input_efifo_module SoC:inst1\|SoC_SDRAM_Controller:sdram_controller\|SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module " "Elaborating entity \"SoC_SDRAM_Controller_input_efifo_module\" for hierarchy \"SoC:inst1\|SoC_SDRAM_Controller:sdram_controller\|SoC_SDRAM_Controller_input_efifo_module:the_SoC_SDRAM_Controller_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "the_SoC_SDRAM_Controller_input_efifo_module" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst1\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst1\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart SoC:inst1\|SoC_jtag_uart:jtag_uart " "Elaborating entity \"SoC_jtag_uart\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_w SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w " "Elaborating entity \"SoC_jtag_uart_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_w" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "wfifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169198 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202169198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_r SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r " "Elaborating entity \"SoC_jtag_uart_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_r" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "SoC_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202169497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_bridge" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712202169497 "|TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712202169497 "|TopLevel|SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202169513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169513 ""}  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202169513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_SYSID SoC:inst1\|SoC_SYSID:sysid " "Elaborating entity \"SoC_SYSID\" for hierarchy \"SoC:inst1\|SoC_SYSID:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU SoC:inst1\|SoC_CPU:cpu " "Elaborating entity \"SoC_CPU\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_test_bench SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_test_bench:the_SoC_CPU_test_bench " "Elaborating entity \"SoC_CPU_test_bench\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_test_bench:the_SoC_CPU_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_test_bench" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_ic_data_module SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_data_module:SoC_CPU_ic_data " "Elaborating entity \"SoC_CPU_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_data_module:SoC_CPU_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "SoC_CPU_ic_data" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_data_module:SoC_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_data_module:SoC_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_data_module:SoC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_data_module:SoC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_ic_tag_module SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag " "Elaborating entity \"SoC_CPU_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "SoC_CPU_ic_tag" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qig1 " "Found entity 1: altsyncram_qig1" {  } { { "db/altsyncram_qig1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_qig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qig1 SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qig1:auto_generated " "Elaborating entity \"altsyncram_qig1\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_ic_tag_module:SoC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_qig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_register_bank_a_module SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a " "Elaborating entity \"SoC_CPU_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "SoC_CPU_register_bank_a" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8g1 " "Found entity 1: altsyncram_p8g1" {  } { { "db/altsyncram_p8g1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_p8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8g1 SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p8g1:auto_generated " "Elaborating entity \"altsyncram_p8g1\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_a_module:SoC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_register_bank_b_module SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b " "Elaborating entity \"SoC_CPU_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "SoC_CPU_register_bank_b" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8g1 " "Found entity 1: altsyncram_q8g1" {  } { { "db/altsyncram_q8g1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_q8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8g1 SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q8g1:auto_generated " "Elaborating entity \"altsyncram_q8g1\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_register_bank_b_module:SoC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci " "Elaborating entity \"SoC_CPU_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_debug SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug " "Elaborating entity \"SoC_CPU_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_debug:the_SoC_CPU_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_debug" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_ocimem SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem " "Elaborating entity \"SoC_CPU_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_ocimem" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_ociram_sp_ram_module SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram " "Elaborating entity \"SoC_CPU_ociram_sp_ram_module\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "SoC_CPU_ociram_sp_ram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_altsyncram" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202169872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202169872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu71 SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated " "Elaborating entity \"altsyncram_pu71\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_ocimem:the_SoC_CPU_nios2_ocimem\|SoC_CPU_ociram_sp_ram_module:SoC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_avalon_reg SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg " "Elaborating entity \"SoC_CPU_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_avalon_reg:the_SoC_CPU_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_avalon_reg" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_break SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break " "Elaborating entity \"SoC_CPU_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_break:the_SoC_CPU_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_break" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_xbrk SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_xbrk:the_SoC_CPU_nios2_oci_xbrk " "Elaborating entity \"SoC_CPU_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_xbrk:the_SoC_CPU_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_xbrk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_dbrk SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk " "Elaborating entity \"SoC_CPU_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_dbrk:the_SoC_CPU_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_dbrk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_itrace SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_itrace:the_SoC_CPU_nios2_oci_itrace " "Elaborating entity \"SoC_CPU_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_itrace:the_SoC_CPU_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_itrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_dtrace SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_dtrace:the_SoC_CPU_nios2_oci_dtrace " "Elaborating entity \"SoC_CPU_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_dtrace:the_SoC_CPU_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_dtrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_td_mode SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_dtrace:the_SoC_CPU_nios2_oci_dtrace\|SoC_CPU_nios2_oci_td_mode:SoC_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_CPU_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_dtrace:the_SoC_CPU_nios2_oci_dtrace\|SoC_CPU_nios2_oci_td_mode:SoC_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "SoC_CPU_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_fifo SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo " "Elaborating entity \"SoC_CPU_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_compute_input_tm_cnt SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_nios2_oci_compute_input_tm_cnt:the_SoC_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_nios2_oci_compute_input_tm_cnt:the_SoC_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_fifo_wrptr_inc SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_nios2_oci_fifo_wrptr_inc:the_SoC_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_nios2_oci_fifo_wrptr_inc:the_SoC_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_fifo_cnt_inc SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_nios2_oci_fifo_cnt_inc:the_SoC_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_nios2_oci_fifo_cnt_inc:the_SoC_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_fifo_cnt_inc" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_oci_test_bench SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_oci_test_bench:the_SoC_CPU_oci_test_bench " "Elaborating entity \"SoC_CPU_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_fifo:the_SoC_CPU_nios2_oci_fifo\|SoC_CPU_oci_test_bench:the_SoC_CPU_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_oci_test_bench" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_pib SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_pib:the_SoC_CPU_nios2_oci_pib " "Elaborating entity \"SoC_CPU_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_pib:the_SoC_CPU_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_pib" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_nios2_oci_im SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_im:the_SoC_CPU_nios2_oci_im " "Elaborating entity \"SoC_CPU_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_nios2_oci_im:the_SoC_CPU_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_im" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_jtag_debug_module_wrapper SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper " "Elaborating entity \"SoC_CPU_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_jtag_debug_module_wrapper" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_jtag_debug_module_tck SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck " "Elaborating entity \"SoC_CPU_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|SoC_CPU_jtag_debug_module_tck:the_SoC_CPU_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" "the_SoC_CPU_jtag_debug_module_tck" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_CPU_jtag_debug_module_sysclk SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk " "Elaborating entity \"SoC_CPU_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|SoC_CPU_jtag_debug_module_sysclk:the_SoC_CPU_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" "the_SoC_CPU_jtag_debug_module_sysclk" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" "SoC_CPU_jtag_debug_module_phy" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_CPU:cpu\|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci\|SoC_CPU_jtag_debug_module_wrapper:the_SoC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_LED_OUT SoC:inst1\|SoC_LED_OUT:led_out " "Elaborating entity \"SoC_LED_OUT\" for hierarchy \"SoC:inst1\|SoC_LED_OUT:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "limiter" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SoC_mm_interconnect_1\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202169997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_controller_s1_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "led_out_s1_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_1_addr_router\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_default_decode SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001_default_decode SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_1_id_router\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_default_decode SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_002" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002_default_decode SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_003 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_003:id_router_003 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_003:id_router_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_003_default_decode SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_003:id_router_003\|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_003:id_router_003\|SoC_mm_interconnect_1_id_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" "the_default_decode" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "limiter" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux_001 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_002 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_002\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_002" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_003 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_002 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_002" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_003 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_003\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_003" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux_001 SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "crosser" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SoC:inst1\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SoC.v" "irq_synchronizer" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SoC:inst1\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_001" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202170153 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "the_SoC_CPU_nios2_oci_itrace" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1712202171000 "|TopLevel|SoC:inst1|SoC_CPU:cpu|SoC_CPU_nios2_oci:the_SoC_CPU_nios2_oci|SoC_CPU_nios2_oci_itrace:the_SoC_CPU_nios2_oci_itrace"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712202173567 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1712202173567 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1712202173567 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_CPU:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_CPU:cpu\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "Add8" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202173567 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1712202173567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173583 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202173583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csc1 " "Found entity 1: altsyncram_csc1" {  } { { "db/altsyncram_csc1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_csc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202173614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202173614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SoC:inst1\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173629 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202173629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_asc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_asc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_asc1 " "Found entity 1: altsyncram_asc1" {  } { { "db/altsyncram_asc1.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/altsyncram_asc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202173676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202173676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_CPU:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_CPU:cpu\|lpm_add_sub:Add8\"" {  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202173692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_CPU:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"SoC:inst1\|SoC_CPU:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712202173692 ""}  } { { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712202173692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712202173739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712202173739 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1712202174145 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1712202174145 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1712202174223 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1712202174223 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1712202174223 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1712202174223 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1712202174223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1712202174223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 440 -1 0 } } { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 354 -1 0 } } { "SoC/synthesis/submodules/SoC_SDRAM_Controller.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_SDRAM_Controller.v" 304 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 348 -1 0 } } { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 4477 -1 0 } } { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 4764 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 4504 -1 0 } } { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_jtag_uart.v" 393 -1 0 } } { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 752 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 4796 -1 0 } } { "SoC/synthesis/submodules/SoC_CPU.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_CPU.v" 4755 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "SoC/synthesis/submodules/SoC_PLL.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_PLL.v" 254 -1 0 } } { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/SoC_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712202174302 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712202174302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/TopLevel.bdf" { { 288 312 488 304 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712202175304 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712202175304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202175586 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1712202176767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202176996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1712202177213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712202178042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712202178042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4087 " "Implemented 4087 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712202178479 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712202178479 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1712202178479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3807 " "Implemented 3807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712202178479 ""} { "Info" "ICUT_CUT_TM_RAMS" "213 " "Implemented 213 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712202178479 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1712202178479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712202178479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712202178526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 09:12:58 2024 " "Processing ended: Thu Apr 04 09:12:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712202178526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712202178526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712202178526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712202178526 ""}
