(edif Core
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 12 6 13 11 23)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Core.ngc Core.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Core_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Core
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port (array (rename Segments "Segments<6:0>") 7)
              (direction OUTPUT))
            (designator "xc3s200-4-tq144")
            (property TYPE (string "Core") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:Segments<6:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Core_Core") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Segments_6_OBUF_renamed_0 "Segments_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Segments_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Segments_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Segments_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Segments_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Segments_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Segments_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename Segments_0_ "Segments<0>")
              (joined
                (portRef (member Segments 6))
                (portRef O (instanceRef Segments_0_OBUF))
              )
            )
            (net (rename Segments_1_ "Segments<1>")
              (joined
                (portRef (member Segments 5))
                (portRef O (instanceRef Segments_1_OBUF))
              )
            )
            (net (rename Segments_2_ "Segments<2>")
              (joined
                (portRef (member Segments 4))
                (portRef O (instanceRef Segments_2_OBUF))
              )
            )
            (net (rename Segments_3_ "Segments<3>")
              (joined
                (portRef (member Segments 3))
                (portRef O (instanceRef Segments_3_OBUF))
              )
            )
            (net (rename Segments_4_ "Segments<4>")
              (joined
                (portRef (member Segments 2))
                (portRef O (instanceRef Segments_4_OBUF))
              )
            )
            (net (rename Segments_5_ "Segments<5>")
              (joined
                (portRef (member Segments 1))
                (portRef O (instanceRef Segments_5_OBUF))
              )
            )
            (net (rename Segments_6_ "Segments<6>")
              (joined
                (portRef (member Segments 0))
                (portRef O (instanceRef Segments_6_OBUF_renamed_0))
              )
            )
            (net Segments_6_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef Segments_6_OBUF_renamed_0))
                (portRef I (instanceRef Segments_5_OBUF))
                (portRef I (instanceRef Segments_4_OBUF))
                (portRef I (instanceRef Segments_3_OBUF))
                (portRef I (instanceRef Segments_2_OBUF))
                (portRef I (instanceRef Segments_1_OBUF))
                (portRef I (instanceRef Segments_0_OBUF))
              )
            )
          )
      )
    )
  )

  (design Core
    (cellRef Core
      (libraryRef Core_lib)
    )
    (property PART (string "xc3s200-4-tq144") (owner "Xilinx"))
  )
)

