// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1785\sampleModel1785_4_sub\Mysubsystem_37.v
// Created: 2024-06-10 13:25:40
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_37
// Source Path: sampleModel1785_4_sub/Subsystem/Mysubsystem_37
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_37
          (clk,
           reset,
           enb,
           y,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] y;  // uint16
  output  [7:0] Out2;  // uint8


  wire [15:0] cfblk123_out1;  // uint16
  wire [7:0] cfblk176_out1;  // uint8


  cfblk123 u_cfblk123 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk123_out1)  // uint16
                       );

  assign y = cfblk123_out1;

  assign cfblk176_out1 = cfblk123_out1[7:0];



  assign Out2 = cfblk176_out1;

endmodule  // Mysubsystem_37

