// $Module: reg_vi_sys $
// $RegisterBank Version: V 1.0.00 $
// $Author:  $
// $Date: Tue, 15 Aug 2023 05:42:27 PM $
//

//GEN REG ADDR/OFFSET/MASK
#define  VI_SYS_VI_RESETS  0x0
#define  VI_SYS_VI_RESETS_APB  0x4
#define  VI_SYS_VI_RESERVE  0x8
#define  VI_SYS_VI_INT  0xc
#define  VI_SYS_VI_AXI_SW  0x10
#define  VI_SYS_VI_CLK_LP0  0x14
#define  VI_SYS_VI_CLK_LP1  0x18
#define  VI_SYS_VI_CLK_LP2  0x1c
#define  VI_SYS_VI_CLK_CTRL0  0x20
#define  VI_SYS_VI_CLK_CTRL1  0x24
#define  VI_SYS_VI_CLK_CTRL2  0x28
#define  VI_SYS_VI_LP_CTRL_AXI_RT  0x2c
#define  VI_SYS_VI_LP_CTRL_AXI_OFF0  0x30
#define  VI_SYS_VI_LP_CTRL_AXI_OFF1  0x34
#define  VI_SYS_VI_LP_CTRL_X2P  0x38
#define  VI_SYS_VPSS01_LP_CTRL_AXI_FAB  0x3c
#define  VI_SYS_VPSS23_LP_CTRL_AXI_FAB  0x40
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC0  0x44
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC1  0x48
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC2  0x4c
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC3  0x50
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC4  0x54
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC5  0x58
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC6  0x5c
#define  VI_SYS_VI_CLK_RATIO_CSI_MAC7  0x60
#define  VI_SYS_VI_CLK_RATIO_ISP_TOP  0x64
#define  VI_SYS_VI_CLK_RATIO_RAW_TOP  0x68
#define  VI_SYS_VI_CLK_RATIO_CSI_BE  0x6c
#define  VI_SYS_VI_CLK_RATIO_VPSS0  0x70
#define  VI_SYS_VI_CLK_RATIO_VPSS1  0x74
#define  VI_SYS_VI_CLK_RATIO_VPSS2  0x78
#define  VI_SYS_VI_CLK_RATIO_VPSS3  0x7c
#define  VI_SYS_VI_CLK_RATIO_LDC0  0x80
#define  VI_SYS_VI_CLK_RATIO_LDC1  0x84
#define  VI_SYS_VI_CLK_RATIO_DWA0  0x88
#define  VI_SYS_VI_CLK_RATIO_DWA1  0x8c
#define  VI_SYS_VI_CLK_RATIO_DPU  0x90
#define  VI_SYS_VI_CLK_RATIO_STITCHING  0x94
#define  VI_SYS_VI_CLK_RATIO_IVE_TOP0  0x98
#define  VI_SYS_VI_CLK_RATIO_IVE_TOP1  0x9c
#define  VI_SYS_VI_CLK_RATIO_CAM0  0xa0
#define  VI_SYS_VI_CLK_RATIO_CAM1  0xa4
#define  VI_SYS_VI_CLK_RATIO_CAM2  0xa8
#define  VI_SYS_VI_LP_CTRL_STATUS0  0xac
#define  VI_SYS_VI_LP_CTRL_STATUS1  0xb0
#define  VI_SYS_VI_FAB_USER_SET0  0xb4
#define  VI_SYS_VI_FAB_USER_SET1  0xb8
#define  VI_SYS_VI_FAB_USER_SET2  0xbc
#define  VI_SYS_VI_FAB_USER_SET3  0xc0
#define  VI_SYS_VI_FAB_USER_SET4  0xc4
#define  VI_SYS_VI_FAB_USER_SET5  0xc8
#define  VI_SYS_VI_FAB_USER_SET6  0xd0
#define  VI_SYS_VI_FAB_USER_SET7  0xd4
#define  VI_SYS_VI_LP_BUSY_EN  0xd8
#define  VI_SYS_VI_QOS_OW  0x100
#define  VI_SYS_VI_QOS_VALUE_0  0x104
#define  VI_SYS_VI_QOS_VALUE_1  0x108
#define  VI_SYS_VI_QOS_VALUE_2  0x10c
#define  VI_SYS_VI_QOS_OFFSET_0  0x110
#define  VI_SYS_VI_QOS_OFFSET_1  0x114
#define  VI_SYS_VI_QOS_OFFSET_2  0x118
#define  VI_SYS_VI_QOS_URGENT_HI_TH_0  0x11c
#define  VI_SYS_VI_QOS_URGENT_HI_TH_1  0x120
#define  VI_SYS_VI_QOS_URGENT_HI_TH_2  0x124
#define  VI_SYS_VI_AXI_RT_FAB_PRI_OW  0x128
#define  VI_SYS_VI_AXI_RT_FAB_PRI_MODE  0x12c
#define  VI_SYS_VI_AXI_RT_FAB_FIX_PRI_0  0x130
#define  VI_SYS_VI_AXI_RT_FAB_FIX_PRI_1  0x134
#define  VI_SYS_VI_QOS_URGENT_LOW_TH_0  0x138
#define  VI_SYS_VI_QOS_URGENT_LOW_TH_1  0x13c
#define  VI_SYS_VI_QOS_URGENT_LOW_TH_2  0x140
#define  VI_SYS_VI_QOS_URGENT_SEL  0x144
#define  VI_SYS_VI_DUMMY0  0x148
#define  VI_SYS_VI_DUMMY1  0x14c
#define  VI_SYS_VI_DUMMY2  0x150
#define  VI_SYS_VI_DUMMY3  0x154
#define  VI_SYS_VI_DBG0  0x158
#define  VI_SYS_VI_DBG1  0x15c
#define  VI_SYS_VI_DBG2  0x160
#define  VI_SYS_VI_DBG3  0x168
#define  VI_SYS_VI_DBG4  0x16c
#define  VI_SYS_VI_DBG5  0x170
#define  VI_SYS_VI_DBG6  0x174
#define  VI_SYS_VI_DBG7  0x178
#define  VI_SYS_VI_DBG8  0x17c
#define  VI_SYS_VI_DBG9  0x180
#define  VI_SYS_VI_DBG10  0x184
#define  VI_SYS_VI_DBG11  0x188
#define  VI_SYS_VI_DBG12  0x18c
#define  VI_SYS_VI_DBG13  0x190
#define  VI_SYS_VI_DBG14  0x194
#define  VI_SYS_VI_DBG15  0x198
#define  VI_SYS_VI_DBG16  0x19c
#define  VI_SYS_VI_DBG17  0x1a0
#define  VI_SYS_VI_DBG18  0x1a4
#define  VI_SYS_VI_RT_AXI_MON_M1  0x200
#define  VI_SYS_VI_RT_AXI_MON_M1_1  0x204
#define  VI_SYS_VI_RT_AXI_MON_M2  0x208
#define  VI_SYS_VI_RT_AXI_MON_M2_1  0x20c
#define  VI_SYS_VI_RT_AXI_MON_M3  0x210
#define  VI_SYS_VI_RT_AXI_MON_M3_1  0x214
#define  VI_SYS_VI_RT_AXI_MON_M4  0x218
#define  VI_SYS_VI_RT_AXI_MON_M4_1  0x21c
#define  VI_SYS_VI_RT_AXI_MON_M5  0x220
#define  VI_SYS_VI_RT_AXI_MON_M5_1  0x224
#define  VI_SYS_VI_RT_AXI_MON_M6  0x228
#define  VI_SYS_VI_RT_AXI_MON_M6_1  0x22c
#define  VI_SYS_VI_RT_AXI_MON_M7  0x230
#define  VI_SYS_VI_RT_AXI_MON_M7_1  0x234
#define  VI_SYS_VI_RT_AXI_MON_M8  0x238
#define  VI_SYS_VI_RT_AXI_MON_M8_1  0x23c
#define  VI_SYS_VI_RT_AXI_MON_M9  0x240
#define  VI_SYS_VI_RT_AXI_MON_M9_1  0x244
#define  VI_SYS_VI_OFF0_AXI_MON_M1  0x248
#define  VI_SYS_VI_OFF0_AXI_MON_M1_1  0x250
#define  VI_SYS_VI_OFF0_AXI_MON_M2  0x258
#define  VI_SYS_VI_OFF0_AXI_MON_M2_1  0x25c
#define  VI_SYS_VI_OFF0_AXI_MON_M3  0x260
#define  VI_SYS_VI_OFF0_AXI_MON_M3_1  0x264
#define  VI_SYS_VI_OFF0_AXI_MON_M4  0x268
#define  VI_SYS_VI_OFF0_AXI_MON_M4_1  0x26c
#define  VI_SYS_VI_OFF0_AXI_MON_M5  0x270
#define  VI_SYS_VI_OFF0_AXI_MON_M5_1  0x274
#define  VI_SYS_VI_OFF0_AXI_MON_M6  0x278
#define  VI_SYS_VI_OFF0_AXI_MON_M6_1  0x27c
#define  VI_SYS_VI_OFF0_AXI_MON_M7  0x280
#define  VI_SYS_VI_OFF0_AXI_MON_M7_1  0x284
#define  VI_SYS_VI_OFF0_AXI_MON_M8  0x288
#define  VI_SYS_VI_OFF0_AXI_MON_M8_1  0x28c
#define  VI_SYS_VI_OFF0_AXI_MON_M9  0x290
#define  VI_SYS_VI_OFF0_AXI_MON_M9_1  0x294
#define  VI_SYS_VI_OFF0_AXI_MON_M10  0x298
#define  VI_SYS_VI_OFF0_AXI_MON_M10_1  0x29c
#define  VI_SYS_VI_OFF0_AXI_MON_M11  0x2a0
#define  VI_SYS_VI_OFF0_AXI_MON_M11_1  0x2a4
#define  VI_SYS_VI_OFF1_AXI_MON_M1  0x2a8
#define  VI_SYS_VI_OFF1_AXI_MON_M1_1  0x2ac
#define  VI_SYS_VI_OFF1_AXI_MON_M2  0x2b0
#define  VI_SYS_VI_OFF1_AXI_MON_M2_1  0x2b4
#define  VI_SYS_VI_OFF1_AXI_MON_M3  0x2b8
#define  VI_SYS_VI_OFF1_AXI_MON_M3_1  0x2bc
#define  VI_SYS_VI_OFF1_AXI_MON_M4  0x2a0
#define  VI_SYS_VI_OFF1_AXI_MON_M4_1  0x2a4
#define  VI_SYS_VI_OFF1_AXI_MON_M5  0x2a8
#define  VI_SYS_VI_OFF1_AXI_MON_M5_1  0x2ac
#define  VI_SYS_VI_OFF1_AXI_MON_M6  0x2b0
#define  VI_SYS_VI_OFF1_AXI_MON_M6_1  0x2b4
#define  VI_SYS_VI_OFF1_AXI_MON_M7  0x2b8
#define  VI_SYS_VI_OFF1_AXI_MON_M7_1  0x2bc
#define  VI_SYS_VI_OFF1_AXI_MON_M8  0x2c0
#define  VI_SYS_VI_OFF1_AXI_MON_M8_1  0x2c4
#define  VI_SYS_VI_OFF1_AXI_MON_M9  0x2c8
#define  VI_SYS_VI_OFF1_AXI_MON_M9_1  0x2cc
#define  VI_SYS_VI_OFF1_AXI_MON_M10  0x2d0
#define  VI_SYS_VI_OFF1_AXI_MON_M10_1  0x2d4
#define  VI_SYS_VI_OFF1_AXI_MON_M11  0x2d8
#define  VI_SYS_VI_OFF1_AXI_MON_M11_1  0x2dc
#define  VI_SYS_REG_QQQ   0x0
#define  VI_SYS_REG_QQQ_OFFSET 0
#define  VI_SYS_REG_QQQ_MASK   0x1
#define  VI_SYS_REG_QQQ_BITS   0x1
#define  VI_SYS_REG_RST_ISP_TOP   0x0
#define  VI_SYS_REG_RST_ISP_TOP_OFFSET 1
#define  VI_SYS_REG_RST_ISP_TOP_MASK   0x2
#define  VI_SYS_REG_RST_ISP_TOP_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC0   0x0
#define  VI_SYS_REG_RST_CSI_MAC0_OFFSET 2
#define  VI_SYS_REG_RST_CSI_MAC0_MASK   0x4
#define  VI_SYS_REG_RST_CSI_MAC0_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC1   0x0
#define  VI_SYS_REG_RST_CSI_MAC1_OFFSET 3
#define  VI_SYS_REG_RST_CSI_MAC1_MASK   0x8
#define  VI_SYS_REG_RST_CSI_MAC1_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC2   0x0
#define  VI_SYS_REG_RST_CSI_MAC2_OFFSET 4
#define  VI_SYS_REG_RST_CSI_MAC2_MASK   0x10
#define  VI_SYS_REG_RST_CSI_MAC2_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC3   0x0
#define  VI_SYS_REG_RST_CSI_MAC3_OFFSET 5
#define  VI_SYS_REG_RST_CSI_MAC3_MASK   0x20
#define  VI_SYS_REG_RST_CSI_MAC3_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC4   0x0
#define  VI_SYS_REG_RST_CSI_MAC4_OFFSET 6
#define  VI_SYS_REG_RST_CSI_MAC4_MASK   0x40
#define  VI_SYS_REG_RST_CSI_MAC4_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC5   0x0
#define  VI_SYS_REG_RST_CSI_MAC5_OFFSET 7
#define  VI_SYS_REG_RST_CSI_MAC5_MASK   0x80
#define  VI_SYS_REG_RST_CSI_MAC5_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC6   0x0
#define  VI_SYS_REG_RST_CSI_MAC6_OFFSET 8
#define  VI_SYS_REG_RST_CSI_MAC6_MASK   0x100
#define  VI_SYS_REG_RST_CSI_MAC6_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC7   0x0
#define  VI_SYS_REG_RST_CSI_MAC7_OFFSET 9
#define  VI_SYS_REG_RST_CSI_MAC7_MASK   0x200
#define  VI_SYS_REG_RST_CSI_MAC7_BITS   0x1
#define  VI_SYS_REG_RST_CSI_PHY0   0x0
#define  VI_SYS_REG_RST_CSI_PHY0_OFFSET 10
#define  VI_SYS_REG_RST_CSI_PHY0_MASK   0x400
#define  VI_SYS_REG_RST_CSI_PHY0_BITS   0x1
#define  VI_SYS_REG_RST_CSI_BE   0x0
#define  VI_SYS_REG_RST_CSI_BE_OFFSET 11
#define  VI_SYS_REG_RST_CSI_BE_MASK   0x800
#define  VI_SYS_REG_RST_CSI_BE_BITS   0x1
#define  VI_SYS_REG_RST_ISP_RAW   0x0
#define  VI_SYS_REG_RST_ISP_RAW_OFFSET 12
#define  VI_SYS_REG_RST_ISP_RAW_MASK   0x1000
#define  VI_SYS_REG_RST_ISP_RAW_BITS   0x1
#define  VI_SYS_REG_RST_VPSS0   0x0
#define  VI_SYS_REG_RST_VPSS0_OFFSET 16
#define  VI_SYS_REG_RST_VPSS0_MASK   0x10000
#define  VI_SYS_REG_RST_VPSS0_BITS   0x1
#define  VI_SYS_REG_RST_VPSS1   0x0
#define  VI_SYS_REG_RST_VPSS1_OFFSET 17
#define  VI_SYS_REG_RST_VPSS1_MASK   0x20000
#define  VI_SYS_REG_RST_VPSS1_BITS   0x1
#define  VI_SYS_REG_RST_VPSS2   0x0
#define  VI_SYS_REG_RST_VPSS2_OFFSET 18
#define  VI_SYS_REG_RST_VPSS2_MASK   0x40000
#define  VI_SYS_REG_RST_VPSS2_BITS   0x1
#define  VI_SYS_REG_RST_VPSS3   0x0
#define  VI_SYS_REG_RST_VPSS3_OFFSET 19
#define  VI_SYS_REG_RST_VPSS3_MASK   0x80000
#define  VI_SYS_REG_RST_VPSS3_BITS   0x1
#define  VI_SYS_REG_RST_LDC0   0x0
#define  VI_SYS_REG_RST_LDC0_OFFSET 20
#define  VI_SYS_REG_RST_LDC0_MASK   0x100000
#define  VI_SYS_REG_RST_LDC0_BITS   0x1
#define  VI_SYS_REG_RST_LDC1   0x0
#define  VI_SYS_REG_RST_LDC1_OFFSET 21
#define  VI_SYS_REG_RST_LDC1_MASK   0x200000
#define  VI_SYS_REG_RST_LDC1_BITS   0x1
#define  VI_SYS_REG_RST_DWA0   0x0
#define  VI_SYS_REG_RST_DWA0_OFFSET 22
#define  VI_SYS_REG_RST_DWA0_MASK   0x400000
#define  VI_SYS_REG_RST_DWA0_BITS   0x1
#define  VI_SYS_REG_RST_DWA1   0x0
#define  VI_SYS_REG_RST_DWA1_OFFSET 23
#define  VI_SYS_REG_RST_DWA1_MASK   0x800000
#define  VI_SYS_REG_RST_DWA1_BITS   0x1
#define  VI_SYS_REG_RST_DPU   0x0
#define  VI_SYS_REG_RST_DPU_OFFSET 24
#define  VI_SYS_REG_RST_DPU_MASK   0x1000000
#define  VI_SYS_REG_RST_DPU_BITS   0x1
#define  VI_SYS_REG_RST_STITCHING   0x0
#define  VI_SYS_REG_RST_STITCHING_OFFSET 25
#define  VI_SYS_REG_RST_STITCHING_MASK   0x2000000
#define  VI_SYS_REG_RST_STITCHING_BITS   0x1
#define  VI_SYS_REG_RST_IVE_TOP0   0x0
#define  VI_SYS_REG_RST_IVE_TOP0_OFFSET 26
#define  VI_SYS_REG_RST_IVE_TOP0_MASK   0x4000000
#define  VI_SYS_REG_RST_IVE_TOP0_BITS   0x1
#define  VI_SYS_REG_RST_IVE_TOP1   0x0
#define  VI_SYS_REG_RST_IVE_TOP1_OFFSET 27
#define  VI_SYS_REG_RST_IVE_TOP1_MASK   0x8000000
#define  VI_SYS_REG_RST_IVE_TOP1_BITS   0x1
#define  VI_SYS_REG_RST_CDMA   0x0
#define  VI_SYS_REG_RST_CDMA_OFFSET 28
#define  VI_SYS_REG_RST_CDMA_MASK   0x10000000
#define  VI_SYS_REG_RST_CDMA_BITS   0x1
#define  VI_SYS_REG_QQQ_APB   0x4
#define  VI_SYS_REG_QQQ_APB_OFFSET 0
#define  VI_SYS_REG_QQQ_APB_MASK   0x1
#define  VI_SYS_REG_QQQ_APB_BITS   0x1
#define  VI_SYS_REG_RST_ISP_TOP_APB   0x4
#define  VI_SYS_REG_RST_ISP_TOP_APB_OFFSET 1
#define  VI_SYS_REG_RST_ISP_TOP_APB_MASK   0x2
#define  VI_SYS_REG_RST_ISP_TOP_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC0_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC0_APB_OFFSET 2
#define  VI_SYS_REG_RST_CSI_MAC0_APB_MASK   0x4
#define  VI_SYS_REG_RST_CSI_MAC0_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC1_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC1_APB_OFFSET 3
#define  VI_SYS_REG_RST_CSI_MAC1_APB_MASK   0x8
#define  VI_SYS_REG_RST_CSI_MAC1_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC2_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC2_APB_OFFSET 4
#define  VI_SYS_REG_RST_CSI_MAC2_APB_MASK   0x10
#define  VI_SYS_REG_RST_CSI_MAC2_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC3_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC3_APB_OFFSET 5
#define  VI_SYS_REG_RST_CSI_MAC3_APB_MASK   0x20
#define  VI_SYS_REG_RST_CSI_MAC3_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC4_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC4_APB_OFFSET 6
#define  VI_SYS_REG_RST_CSI_MAC4_APB_MASK   0x40
#define  VI_SYS_REG_RST_CSI_MAC4_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC5_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC5_APB_OFFSET 7
#define  VI_SYS_REG_RST_CSI_MAC5_APB_MASK   0x80
#define  VI_SYS_REG_RST_CSI_MAC5_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC6_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC6_APB_OFFSET 8
#define  VI_SYS_REG_RST_CSI_MAC6_APB_MASK   0x100
#define  VI_SYS_REG_RST_CSI_MAC6_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_MAC7_APB   0x4
#define  VI_SYS_REG_RST_CSI_MAC7_APB_OFFSET 9
#define  VI_SYS_REG_RST_CSI_MAC7_APB_MASK   0x200
#define  VI_SYS_REG_RST_CSI_MAC7_APB_BITS   0x1
#define  VI_SYS_REG_RST_CSI_PHY0_APB   0x4
#define  VI_SYS_REG_RST_CSI_PHY0_APB_OFFSET 10
#define  VI_SYS_REG_RST_CSI_PHY0_APB_MASK   0x400
#define  VI_SYS_REG_RST_CSI_PHY0_APB_BITS   0x1
#define  VI_SYS_REG_RST_VPSS0_APB   0x4
#define  VI_SYS_REG_RST_VPSS0_APB_OFFSET 11
#define  VI_SYS_REG_RST_VPSS0_APB_MASK   0x800
#define  VI_SYS_REG_RST_VPSS0_APB_BITS   0x1
#define  VI_SYS_REG_RST_VPSS1_APB   0x4
#define  VI_SYS_REG_RST_VPSS1_APB_OFFSET 12
#define  VI_SYS_REG_RST_VPSS1_APB_MASK   0x1000
#define  VI_SYS_REG_RST_VPSS1_APB_BITS   0x1
#define  VI_SYS_REG_RST_VPSS2_APB   0x4
#define  VI_SYS_REG_RST_VPSS2_APB_OFFSET 13
#define  VI_SYS_REG_RST_VPSS2_APB_MASK   0x2000
#define  VI_SYS_REG_RST_VPSS2_APB_BITS   0x1
#define  VI_SYS_REG_RST_VPSS3_APB   0x4
#define  VI_SYS_REG_RST_VPSS3_APB_OFFSET 14
#define  VI_SYS_REG_RST_VPSS3_APB_MASK   0x4000
#define  VI_SYS_REG_RST_VPSS3_APB_BITS   0x1
#define  VI_SYS_REG_RST_LDC0_APB   0x4
#define  VI_SYS_REG_RST_LDC0_APB_OFFSET 15
#define  VI_SYS_REG_RST_LDC0_APB_MASK   0x8000
#define  VI_SYS_REG_RST_LDC0_APB_BITS   0x1
#define  VI_SYS_REG_RST_LDC1_APB   0x4
#define  VI_SYS_REG_RST_LDC1_APB_OFFSET 16
#define  VI_SYS_REG_RST_LDC1_APB_MASK   0x10000
#define  VI_SYS_REG_RST_LDC1_APB_BITS   0x1
#define  VI_SYS_REG_RST_DWA0_APB   0x4
#define  VI_SYS_REG_RST_DWA0_APB_OFFSET 17
#define  VI_SYS_REG_RST_DWA0_APB_MASK   0x20000
#define  VI_SYS_REG_RST_DWA0_APB_BITS   0x1
#define  VI_SYS_REG_RST_DWA1_APB   0x4
#define  VI_SYS_REG_RST_DWA1_APB_OFFSET 18
#define  VI_SYS_REG_RST_DWA1_APB_MASK   0x40000
#define  VI_SYS_REG_RST_DWA1_APB_BITS   0x1
#define  VI_SYS_REG_RST_DPU_APB   0x4
#define  VI_SYS_REG_RST_DPU_APB_OFFSET 19
#define  VI_SYS_REG_RST_DPU_APB_MASK   0x80000
#define  VI_SYS_REG_RST_DPU_APB_BITS   0x1
#define  VI_SYS_REG_RST_STITCHING_APB   0x4
#define  VI_SYS_REG_RST_STITCHING_APB_OFFSET 20
#define  VI_SYS_REG_RST_STITCHING_APB_MASK   0x100000
#define  VI_SYS_REG_RST_STITCHING_APB_BITS   0x1
#define  VI_SYS_REG_RST_IVE_TOP0_APB   0x4
#define  VI_SYS_REG_RST_IVE_TOP0_APB_OFFSET 21
#define  VI_SYS_REG_RST_IVE_TOP0_APB_MASK   0x200000
#define  VI_SYS_REG_RST_IVE_TOP0_APB_BITS   0x1
#define  VI_SYS_REG_RST_IVE_TOP1_APB   0x4
#define  VI_SYS_REG_RST_IVE_TOP1_APB_OFFSET 22
#define  VI_SYS_REG_RST_IVE_TOP1_APB_MASK   0x400000
#define  VI_SYS_REG_RST_IVE_TOP1_APB_BITS   0x1
#define  VI_SYS_REG_RST_CDMA_APB   0x4
#define  VI_SYS_REG_RST_CDMA_APB_OFFSET 23
#define  VI_SYS_REG_RST_CDMA_APB_MASK   0x800000
#define  VI_SYS_REG_RST_CDMA_APB_BITS   0x1
#define  VI_SYS_REG_CLK_AXI_ISP_TOP_EN   0x8
#define  VI_SYS_REG_CLK_AXI_ISP_TOP_EN_OFFSET 0
#define  VI_SYS_REG_CLK_AXI_ISP_TOP_EN_MASK   0x1
#define  VI_SYS_REG_CLK_AXI_ISP_TOP_EN_BITS   0x1
#define  VI_SYS_REG_EN_REV0   0x8
#define  VI_SYS_REG_EN_REV0_OFFSET 1
#define  VI_SYS_REG_EN_REV0_MASK   0xfffe
#define  VI_SYS_REG_EN_REV0_BITS   0xf
#define  VI_SYS_REG_EN_REV1   0x8
#define  VI_SYS_REG_EN_REV1_OFFSET 16
#define  VI_SYS_REG_EN_REV1_MASK   0xffff0000
#define  VI_SYS_REG_EN_REV1_BITS   0x10
#define  VI_SYS_INT_ISP_TOP   0xc
#define  VI_SYS_INT_ISP_TOP_OFFSET 1
#define  VI_SYS_INT_ISP_TOP_MASK   0x2
#define  VI_SYS_INT_ISP_TOP_BITS   0x1
#define  VI_SYS_INT_CSI_MAC0   0xc
#define  VI_SYS_INT_CSI_MAC0_OFFSET 2
#define  VI_SYS_INT_CSI_MAC0_MASK   0x4
#define  VI_SYS_INT_CSI_MAC0_BITS   0x1
#define  VI_SYS_INT_CSI_MAC1   0xc
#define  VI_SYS_INT_CSI_MAC1_OFFSET 3
#define  VI_SYS_INT_CSI_MAC1_MASK   0x8
#define  VI_SYS_INT_CSI_MAC1_BITS   0x1
#define  VI_SYS_INT_CSI_MAC2   0xc
#define  VI_SYS_INT_CSI_MAC2_OFFSET 4
#define  VI_SYS_INT_CSI_MAC2_MASK   0x10
#define  VI_SYS_INT_CSI_MAC2_BITS   0x1
#define  VI_SYS_INT_CSI_MAC3   0xc
#define  VI_SYS_INT_CSI_MAC3_OFFSET 5
#define  VI_SYS_INT_CSI_MAC3_MASK   0x20
#define  VI_SYS_INT_CSI_MAC3_BITS   0x1
#define  VI_SYS_INT_CSI_MAC4   0xc
#define  VI_SYS_INT_CSI_MAC4_OFFSET 6
#define  VI_SYS_INT_CSI_MAC4_MASK   0x40
#define  VI_SYS_INT_CSI_MAC4_BITS   0x1
#define  VI_SYS_INT_CSI_MAC5   0xc
#define  VI_SYS_INT_CSI_MAC5_OFFSET 7
#define  VI_SYS_INT_CSI_MAC5_MASK   0x80
#define  VI_SYS_INT_CSI_MAC5_BITS   0x1
#define  VI_SYS_INT_CSI_MAC6   0xc
#define  VI_SYS_INT_CSI_MAC6_OFFSET 8
#define  VI_SYS_INT_CSI_MAC6_MASK   0x100
#define  VI_SYS_INT_CSI_MAC6_BITS   0x1
#define  VI_SYS_INT_CSI_MAC7   0xc
#define  VI_SYS_INT_CSI_MAC7_OFFSET 9
#define  VI_SYS_INT_CSI_MAC7_MASK   0x200
#define  VI_SYS_INT_CSI_MAC7_BITS   0x1
#define  VI_SYS_INT_VPSS0   0xc
#define  VI_SYS_INT_VPSS0_OFFSET 16
#define  VI_SYS_INT_VPSS0_MASK   0x10000
#define  VI_SYS_INT_VPSS0_BITS   0x1
#define  VI_SYS_INT_VPSS1   0xc
#define  VI_SYS_INT_VPSS1_OFFSET 17
#define  VI_SYS_INT_VPSS1_MASK   0x20000
#define  VI_SYS_INT_VPSS1_BITS   0x1
#define  VI_SYS_INT_VPSS2   0xc
#define  VI_SYS_INT_VPSS2_OFFSET 18
#define  VI_SYS_INT_VPSS2_MASK   0x40000
#define  VI_SYS_INT_VPSS2_BITS   0x1
#define  VI_SYS_INT_VPSS3   0xc
#define  VI_SYS_INT_VPSS3_OFFSET 19
#define  VI_SYS_INT_VPSS3_MASK   0x80000
#define  VI_SYS_INT_VPSS3_BITS   0x1
#define  VI_SYS_INT_LDC0   0xc
#define  VI_SYS_INT_LDC0_OFFSET 20
#define  VI_SYS_INT_LDC0_MASK   0x100000
#define  VI_SYS_INT_LDC0_BITS   0x1
#define  VI_SYS_INT_LDC1   0xc
#define  VI_SYS_INT_LDC1_OFFSET 21
#define  VI_SYS_INT_LDC1_MASK   0x200000
#define  VI_SYS_INT_LDC1_BITS   0x1
#define  VI_SYS_INT_DWA0   0xc
#define  VI_SYS_INT_DWA0_OFFSET 22
#define  VI_SYS_INT_DWA0_MASK   0x400000
#define  VI_SYS_INT_DWA0_BITS   0x1
#define  VI_SYS_INT_DWA1   0xc
#define  VI_SYS_INT_DWA1_OFFSET 23
#define  VI_SYS_INT_DWA1_MASK   0x800000
#define  VI_SYS_INT_DWA1_BITS   0x1
#define  VI_SYS_INT_DPU   0xc
#define  VI_SYS_INT_DPU_OFFSET 24
#define  VI_SYS_INT_DPU_MASK   0x1000000
#define  VI_SYS_INT_DPU_BITS   0x1
#define  VI_SYS_INT_STITCHING   0xc
#define  VI_SYS_INT_STITCHING_OFFSET 25
#define  VI_SYS_INT_STITCHING_MASK   0x2000000
#define  VI_SYS_INT_STITCHING_BITS   0x1
#define  VI_SYS_INT_IVE_TOP0   0xc
#define  VI_SYS_INT_IVE_TOP0_OFFSET 26
#define  VI_SYS_INT_IVE_TOP0_MASK   0x4000000
#define  VI_SYS_INT_IVE_TOP0_BITS   0x1
#define  VI_SYS_INT_IVE_TOP1   0xc
#define  VI_SYS_INT_IVE_TOP1_OFFSET 27
#define  VI_SYS_INT_IVE_TOP1_MASK   0x8000000
#define  VI_SYS_INT_IVE_TOP1_BITS   0x1
#define  VI_SYS_INT_CDMA   0xc
#define  VI_SYS_INT_CDMA_OFFSET 28
#define  VI_SYS_INT_CDMA_MASK   0x10000000
#define  VI_SYS_INT_CDMA_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_VPSS0_M0   0x10
#define  VI_SYS_REG_PORT_SEL_VPSS0_M0_OFFSET 0
#define  VI_SYS_REG_PORT_SEL_VPSS0_M0_MASK   0x1
#define  VI_SYS_REG_PORT_SEL_VPSS0_M0_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_VPSS1_M0   0x10
#define  VI_SYS_REG_PORT_SEL_VPSS1_M0_OFFSET 1
#define  VI_SYS_REG_PORT_SEL_VPSS1_M0_MASK   0x2
#define  VI_SYS_REG_PORT_SEL_VPSS1_M0_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_VPSS2_M0   0x10
#define  VI_SYS_REG_PORT_SEL_VPSS2_M0_OFFSET 2
#define  VI_SYS_REG_PORT_SEL_VPSS2_M0_MASK   0x4
#define  VI_SYS_REG_PORT_SEL_VPSS2_M0_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_VPSS3_M0   0x10
#define  VI_SYS_REG_PORT_SEL_VPSS3_M0_OFFSET 3
#define  VI_SYS_REG_PORT_SEL_VPSS3_M0_MASK   0x8
#define  VI_SYS_REG_PORT_SEL_VPSS3_M0_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_ISP_M3   0x10
#define  VI_SYS_REG_PORT_SEL_ISP_M3_OFFSET 4
#define  VI_SYS_REG_PORT_SEL_ISP_M3_MASK   0x10
#define  VI_SYS_REG_PORT_SEL_ISP_M3_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_ISP_M4   0x10
#define  VI_SYS_REG_PORT_SEL_ISP_M4_OFFSET 5
#define  VI_SYS_REG_PORT_SEL_ISP_M4_MASK   0x20
#define  VI_SYS_REG_PORT_SEL_ISP_M4_BITS   0x1
#define  VI_SYS_REG_PORT_SEL_LDC_OFF   0x10
#define  VI_SYS_REG_PORT_SEL_LDC_OFF_OFFSET 6
#define  VI_SYS_REG_PORT_SEL_LDC_OFF_MASK   0x40
#define  VI_SYS_REG_PORT_SEL_LDC_OFF_BITS   0x1
#define  VI_SYS_APB_CLK_EN_ISP_TOP   0x14
#define  VI_SYS_APB_CLK_EN_ISP_TOP_OFFSET 1
#define  VI_SYS_APB_CLK_EN_ISP_TOP_MASK   0x2
#define  VI_SYS_APB_CLK_EN_ISP_TOP_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_PHY0   0x14
#define  VI_SYS_APB_CLK_EN_CSI_PHY0_OFFSET 2
#define  VI_SYS_APB_CLK_EN_CSI_PHY0_MASK   0x4
#define  VI_SYS_APB_CLK_EN_CSI_PHY0_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC0   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC0_OFFSET 3
#define  VI_SYS_APB_CLK_EN_CSI_MAC0_MASK   0x8
#define  VI_SYS_APB_CLK_EN_CSI_MAC0_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC1   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC1_OFFSET 4
#define  VI_SYS_APB_CLK_EN_CSI_MAC1_MASK   0x10
#define  VI_SYS_APB_CLK_EN_CSI_MAC1_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC2   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC2_OFFSET 5
#define  VI_SYS_APB_CLK_EN_CSI_MAC2_MASK   0x20
#define  VI_SYS_APB_CLK_EN_CSI_MAC2_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC3   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC3_OFFSET 6
#define  VI_SYS_APB_CLK_EN_CSI_MAC3_MASK   0x40
#define  VI_SYS_APB_CLK_EN_CSI_MAC3_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC4   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC4_OFFSET 7
#define  VI_SYS_APB_CLK_EN_CSI_MAC4_MASK   0x80
#define  VI_SYS_APB_CLK_EN_CSI_MAC4_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC5   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC5_OFFSET 8
#define  VI_SYS_APB_CLK_EN_CSI_MAC5_MASK   0x100
#define  VI_SYS_APB_CLK_EN_CSI_MAC5_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC6   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC6_OFFSET 9
#define  VI_SYS_APB_CLK_EN_CSI_MAC6_MASK   0x200
#define  VI_SYS_APB_CLK_EN_CSI_MAC6_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CSI_MAC7   0x14
#define  VI_SYS_APB_CLK_EN_CSI_MAC7_OFFSET 10
#define  VI_SYS_APB_CLK_EN_CSI_MAC7_MASK   0x400
#define  VI_SYS_APB_CLK_EN_CSI_MAC7_BITS   0x1
#define  VI_SYS_APB_CLK_EN_VPSS0   0x14
#define  VI_SYS_APB_CLK_EN_VPSS0_OFFSET 12
#define  VI_SYS_APB_CLK_EN_VPSS0_MASK   0x1000
#define  VI_SYS_APB_CLK_EN_VPSS0_BITS   0x1
#define  VI_SYS_APB_CLK_EN_VPSS1   0x14
#define  VI_SYS_APB_CLK_EN_VPSS1_OFFSET 13
#define  VI_SYS_APB_CLK_EN_VPSS1_MASK   0x2000
#define  VI_SYS_APB_CLK_EN_VPSS1_BITS   0x1
#define  VI_SYS_APB_CLK_EN_VPSS2   0x14
#define  VI_SYS_APB_CLK_EN_VPSS2_OFFSET 14
#define  VI_SYS_APB_CLK_EN_VPSS2_MASK   0x4000
#define  VI_SYS_APB_CLK_EN_VPSS2_BITS   0x1
#define  VI_SYS_APB_CLK_EN_VPSS3   0x14
#define  VI_SYS_APB_CLK_EN_VPSS3_OFFSET 15
#define  VI_SYS_APB_CLK_EN_VPSS3_MASK   0x8000
#define  VI_SYS_APB_CLK_EN_VPSS3_BITS   0x1
#define  VI_SYS_APB_CLK_EN_LDC0   0x14
#define  VI_SYS_APB_CLK_EN_LDC0_OFFSET 16
#define  VI_SYS_APB_CLK_EN_LDC0_MASK   0x10000
#define  VI_SYS_APB_CLK_EN_LDC0_BITS   0x1
#define  VI_SYS_APB_CLK_EN_LDC1   0x14
#define  VI_SYS_APB_CLK_EN_LDC1_OFFSET 17
#define  VI_SYS_APB_CLK_EN_LDC1_MASK   0x20000
#define  VI_SYS_APB_CLK_EN_LDC1_BITS   0x1
#define  VI_SYS_APB_CLK_EN_DWA0   0x14
#define  VI_SYS_APB_CLK_EN_DWA0_OFFSET 18
#define  VI_SYS_APB_CLK_EN_DWA0_MASK   0x40000
#define  VI_SYS_APB_CLK_EN_DWA0_BITS   0x1
#define  VI_SYS_APB_CLK_EN_DWA1   0x14
#define  VI_SYS_APB_CLK_EN_DWA1_OFFSET 19
#define  VI_SYS_APB_CLK_EN_DWA1_MASK   0x80000
#define  VI_SYS_APB_CLK_EN_DWA1_BITS   0x1
#define  VI_SYS_APB_CLK_EN_DPU   0x14
#define  VI_SYS_APB_CLK_EN_DPU_OFFSET 20
#define  VI_SYS_APB_CLK_EN_DPU_MASK   0x100000
#define  VI_SYS_APB_CLK_EN_DPU_BITS   0x1
#define  VI_SYS_APB_CLK_EN_STITCHING   0x14
#define  VI_SYS_APB_CLK_EN_STITCHING_OFFSET 21
#define  VI_SYS_APB_CLK_EN_STITCHING_MASK   0x200000
#define  VI_SYS_APB_CLK_EN_STITCHING_BITS   0x1
#define  VI_SYS_APB_CLK_EN_IVE0   0x14
#define  VI_SYS_APB_CLK_EN_IVE0_OFFSET 22
#define  VI_SYS_APB_CLK_EN_IVE0_MASK   0x400000
#define  VI_SYS_APB_CLK_EN_IVE0_BITS   0x1
#define  VI_SYS_APB_CLK_EN_IVE1   0x14
#define  VI_SYS_APB_CLK_EN_IVE1_OFFSET 23
#define  VI_SYS_APB_CLK_EN_IVE1_MASK   0x800000
#define  VI_SYS_APB_CLK_EN_IVE1_BITS   0x1
#define  VI_SYS_APB_CLK_EN_REG_VI   0x14
#define  VI_SYS_APB_CLK_EN_REG_VI_OFFSET 24
#define  VI_SYS_APB_CLK_EN_REG_VI_MASK   0x1000000
#define  VI_SYS_APB_CLK_EN_REG_VI_BITS   0x1
#define  VI_SYS_APB_CLK_EN_CDMA   0x14
#define  VI_SYS_APB_CLK_EN_CDMA_OFFSET 25
#define  VI_SYS_APB_CLK_EN_CDMA_MASK   0x2000000
#define  VI_SYS_APB_CLK_EN_CDMA_BITS   0x1
#define  VI_SYS_REG_ISP_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_ISP_X2P_BUSY_EN_OFFSET 0
#define  VI_SYS_REG_ISP_X2P_BUSY_EN_MASK   0x1
#define  VI_SYS_REG_ISP_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_VPSS0_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_VPSS0_X2P_BUSY_EN_OFFSET 1
#define  VI_SYS_REG_VPSS0_X2P_BUSY_EN_MASK   0x2
#define  VI_SYS_REG_VPSS0_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_VPSS1_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_VPSS1_X2P_BUSY_EN_OFFSET 2
#define  VI_SYS_REG_VPSS1_X2P_BUSY_EN_MASK   0x4
#define  VI_SYS_REG_VPSS1_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_VPSS2_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_VPSS2_X2P_BUSY_EN_OFFSET 3
#define  VI_SYS_REG_VPSS2_X2P_BUSY_EN_MASK   0x8
#define  VI_SYS_REG_VPSS2_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_VPSS3_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_VPSS3_X2P_BUSY_EN_OFFSET 4
#define  VI_SYS_REG_VPSS3_X2P_BUSY_EN_MASK   0x10
#define  VI_SYS_REG_VPSS3_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_LDC0_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_LDC0_X2P_BUSY_EN_OFFSET 5
#define  VI_SYS_REG_LDC0_X2P_BUSY_EN_MASK   0x20
#define  VI_SYS_REG_LDC0_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_LDC1_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_LDC1_X2P_BUSY_EN_OFFSET 6
#define  VI_SYS_REG_LDC1_X2P_BUSY_EN_MASK   0x40
#define  VI_SYS_REG_LDC1_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_DWA0_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_DWA0_X2P_BUSY_EN_OFFSET 7
#define  VI_SYS_REG_DWA0_X2P_BUSY_EN_MASK   0x80
#define  VI_SYS_REG_DWA0_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_DWA1_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_DWA1_X2P_BUSY_EN_OFFSET 8
#define  VI_SYS_REG_DWA1_X2P_BUSY_EN_MASK   0x100
#define  VI_SYS_REG_DWA1_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_IVE0_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_IVE0_X2P_BUSY_EN_OFFSET 9
#define  VI_SYS_REG_IVE0_X2P_BUSY_EN_MASK   0x200
#define  VI_SYS_REG_IVE0_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_IVE1_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_IVE1_X2P_BUSY_EN_OFFSET 10
#define  VI_SYS_REG_IVE1_X2P_BUSY_EN_MASK   0x400
#define  VI_SYS_REG_IVE1_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_DPU_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_DPU_X2P_BUSY_EN_OFFSET 11
#define  VI_SYS_REG_DPU_X2P_BUSY_EN_MASK   0x800
#define  VI_SYS_REG_DPU_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_STITCHING_X2P_BUSY_EN   0x18
#define  VI_SYS_REG_STITCHING_X2P_BUSY_EN_OFFSET 12
#define  VI_SYS_REG_STITCHING_X2P_BUSY_EN_MASK   0x1000
#define  VI_SYS_REG_STITCHING_X2P_BUSY_EN_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_ISP_TOP   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_ISP_TOP_OFFSET 0
#define  VI_SYS_APB_AUTO_GATING_EN_ISP_TOP_MASK   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_ISP_TOP_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_PHY0   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_PHY0_OFFSET 2
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_PHY0_MASK   0x4
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_PHY0_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC0   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC0_OFFSET 3
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC0_MASK   0x8
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC0_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC1   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC1_OFFSET 4
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC1_MASK   0x10
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC1_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC2   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC2_OFFSET 5
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC2_MASK   0x20
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC2_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC3   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC3_OFFSET 6
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC3_MASK   0x40
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC3_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC4   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC4_OFFSET 7
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC4_MASK   0x80
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC4_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC5   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC5_OFFSET 8
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC5_MASK   0x100
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC5_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC6   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC6_OFFSET 9
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC6_MASK   0x200
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC6_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC7   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC7_OFFSET 10
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC7_MASK   0x400
#define  VI_SYS_APB_AUTO_GATING_EN_CSI_MAC7_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS0   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS0_OFFSET 16
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS0_MASK   0x10000
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS0_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS1   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS1_OFFSET 17
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS1_MASK   0x20000
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS1_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS2   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS2_OFFSET 18
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS2_MASK   0x40000
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS2_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS3   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS3_OFFSET 19
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS3_MASK   0x80000
#define  VI_SYS_APB_AUTO_GATING_EN_VPSS3_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_LDC0   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_LDC0_OFFSET 20
#define  VI_SYS_APB_AUTO_GATING_EN_LDC0_MASK   0x100000
#define  VI_SYS_APB_AUTO_GATING_EN_LDC0_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_LDC1   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_LDC1_OFFSET 21
#define  VI_SYS_APB_AUTO_GATING_EN_LDC1_MASK   0x200000
#define  VI_SYS_APB_AUTO_GATING_EN_LDC1_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_DWA0   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_DWA0_OFFSET 22
#define  VI_SYS_APB_AUTO_GATING_EN_DWA0_MASK   0x400000
#define  VI_SYS_APB_AUTO_GATING_EN_DWA0_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_DWA1   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_DWA1_OFFSET 23
#define  VI_SYS_APB_AUTO_GATING_EN_DWA1_MASK   0x800000
#define  VI_SYS_APB_AUTO_GATING_EN_DWA1_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_DPU   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_DPU_OFFSET 24
#define  VI_SYS_APB_AUTO_GATING_EN_DPU_MASK   0x1000000
#define  VI_SYS_APB_AUTO_GATING_EN_DPU_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_STITCHING   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_STITCHING_OFFSET 25
#define  VI_SYS_APB_AUTO_GATING_EN_STITCHING_MASK   0x2000000
#define  VI_SYS_APB_AUTO_GATING_EN_STITCHING_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_IVE0   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_IVE0_OFFSET 26
#define  VI_SYS_APB_AUTO_GATING_EN_IVE0_MASK   0x4000000
#define  VI_SYS_APB_AUTO_GATING_EN_IVE0_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_IVE1   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_IVE1_OFFSET 27
#define  VI_SYS_APB_AUTO_GATING_EN_IVE1_MASK   0x8000000
#define  VI_SYS_APB_AUTO_GATING_EN_IVE1_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_REG_VI   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_REG_VI_OFFSET 28
#define  VI_SYS_APB_AUTO_GATING_EN_REG_VI_MASK   0x10000000
#define  VI_SYS_APB_AUTO_GATING_EN_REG_VI_BITS   0x1
#define  VI_SYS_APB_AUTO_GATING_EN_CDMA   0x1c
#define  VI_SYS_APB_AUTO_GATING_EN_CDMA_OFFSET 29
#define  VI_SYS_APB_AUTO_GATING_EN_CDMA_MASK   0x20000000
#define  VI_SYS_APB_AUTO_GATING_EN_CDMA_BITS   0x1
#define  VI_SYS_PAD_VI0_CLK0_SRC_SEL   0x20
#define  VI_SYS_PAD_VI0_CLK0_SRC_SEL_OFFSET 0
#define  VI_SYS_PAD_VI0_CLK0_SRC_SEL_MASK   0x1
#define  VI_SYS_PAD_VI0_CLK0_SRC_SEL_BITS   0x1
#define  VI_SYS_PAD_VI0_CLK1_SRC_SEL   0x20
#define  VI_SYS_PAD_VI0_CLK1_SRC_SEL_OFFSET 1
#define  VI_SYS_PAD_VI0_CLK1_SRC_SEL_MASK   0x2
#define  VI_SYS_PAD_VI0_CLK1_SRC_SEL_BITS   0x1
#define  VI_SYS_PAD_VI1_CLK_SRC_SEL   0x20
#define  VI_SYS_PAD_VI1_CLK_SRC_SEL_OFFSET 2
#define  VI_SYS_PAD_VI1_CLK_SRC_SEL_MASK   0x4
#define  VI_SYS_PAD_VI1_CLK_SRC_SEL_BITS   0x1
#define  VI_SYS_PAD_VI2_CLK_SRC_SEL   0x20
#define  VI_SYS_PAD_VI2_CLK_SRC_SEL_OFFSET 3
#define  VI_SYS_PAD_VI2_CLK_SRC_SEL_MASK   0x8
#define  VI_SYS_PAD_VI2_CLK_SRC_SEL_BITS   0x1
#define  VI_SYS_CLK_VI_SRC_SEL   0x20
#define  VI_SYS_CLK_VI_SRC_SEL_OFFSET 4
#define  VI_SYS_CLK_VI_SRC_SEL_MASK   0x10
#define  VI_SYS_CLK_VI_SRC_SEL_BITS   0x1
#define  VI_SYS_CLK_CSI_MAC0_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_MAC0_SRC_SEL_OFFSET 0
#define  VI_SYS_CLK_CSI_MAC0_SRC_SEL_MASK   0x3
#define  VI_SYS_CLK_CSI_MAC0_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_CSI_MAC1_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_MAC1_SRC_SEL_OFFSET 2
#define  VI_SYS_CLK_CSI_MAC1_SRC_SEL_MASK   0xc
#define  VI_SYS_CLK_CSI_MAC1_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_CSI_MAC2_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_MAC2_SRC_SEL_OFFSET 4
#define  VI_SYS_CLK_CSI_MAC2_SRC_SEL_MASK   0x30
#define  VI_SYS_CLK_CSI_MAC2_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_CSI_MAC3_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_MAC3_SRC_SEL_OFFSET 6
#define  VI_SYS_CLK_CSI_MAC3_SRC_SEL_MASK   0xc0
#define  VI_SYS_CLK_CSI_MAC3_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_CSI_MAC4_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_MAC4_SRC_SEL_OFFSET 8
#define  VI_SYS_CLK_CSI_MAC4_SRC_SEL_MASK   0x300
#define  VI_SYS_CLK_CSI_MAC4_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_CSI_MAC5_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_MAC5_SRC_SEL_OFFSET 10
#define  VI_SYS_CLK_CSI_MAC5_SRC_SEL_MASK   0xc00
#define  VI_SYS_CLK_CSI_MAC5_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_CSI_BE_SRC_SEL   0x24
#define  VI_SYS_CLK_CSI_BE_SRC_SEL_OFFSET 12
#define  VI_SYS_CLK_CSI_BE_SRC_SEL_MASK   0x3000
#define  VI_SYS_CLK_CSI_BE_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_RAW_SRC_SEL   0x24
#define  VI_SYS_CLK_RAW_SRC_SEL_OFFSET 14
#define  VI_SYS_CLK_RAW_SRC_SEL_MASK   0xc000
#define  VI_SYS_CLK_RAW_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_ISP_SRC_SEL   0x24
#define  VI_SYS_CLK_ISP_SRC_SEL_OFFSET 16
#define  VI_SYS_CLK_ISP_SRC_SEL_MASK   0x30000
#define  VI_SYS_CLK_ISP_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_VPSS0_SRC_SEL   0x24
#define  VI_SYS_CLK_VPSS0_SRC_SEL_OFFSET 18
#define  VI_SYS_CLK_VPSS0_SRC_SEL_MASK   0xc0000
#define  VI_SYS_CLK_VPSS0_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_VPSS1_SRC_SEL   0x24
#define  VI_SYS_CLK_VPSS1_SRC_SEL_OFFSET 20
#define  VI_SYS_CLK_VPSS1_SRC_SEL_MASK   0x300000
#define  VI_SYS_CLK_VPSS1_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_VPSS2_SRC_SEL   0x24
#define  VI_SYS_CLK_VPSS2_SRC_SEL_OFFSET 22
#define  VI_SYS_CLK_VPSS2_SRC_SEL_MASK   0xc00000
#define  VI_SYS_CLK_VPSS2_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_VPSS3_SRC_SEL   0x24
#define  VI_SYS_CLK_VPSS3_SRC_SEL_OFFSET 24
#define  VI_SYS_CLK_VPSS3_SRC_SEL_MASK   0x3000000
#define  VI_SYS_CLK_VPSS3_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_LDC0_SRC_SEL   0x24
#define  VI_SYS_CLK_LDC0_SRC_SEL_OFFSET 26
#define  VI_SYS_CLK_LDC0_SRC_SEL_MASK   0xc000000
#define  VI_SYS_CLK_LDC0_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_LDC1_SRC_SEL   0x28
#define  VI_SYS_CLK_LDC1_SRC_SEL_OFFSET 0
#define  VI_SYS_CLK_LDC1_SRC_SEL_MASK   0x3
#define  VI_SYS_CLK_LDC1_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_DPU_SRC_SEL   0x28
#define  VI_SYS_CLK_DPU_SRC_SEL_OFFSET 2
#define  VI_SYS_CLK_DPU_SRC_SEL_MASK   0xc
#define  VI_SYS_CLK_DPU_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_STITCHING_SRC_SEL   0x28
#define  VI_SYS_CLK_STITCHING_SRC_SEL_OFFSET 4
#define  VI_SYS_CLK_STITCHING_SRC_SEL_MASK   0x30
#define  VI_SYS_CLK_STITCHING_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_IVE0_SRC_SEL   0x28
#define  VI_SYS_CLK_IVE0_SRC_SEL_OFFSET 6
#define  VI_SYS_CLK_IVE0_SRC_SEL_MASK   0xc0
#define  VI_SYS_CLK_IVE0_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_IVE1_SRC_SEL   0x28
#define  VI_SYS_CLK_IVE1_SRC_SEL_OFFSET 8
#define  VI_SYS_CLK_IVE1_SRC_SEL_MASK   0x300
#define  VI_SYS_CLK_IVE1_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_DWA0_SRC_SEL   0x28
#define  VI_SYS_CLK_DWA0_SRC_SEL_OFFSET 10
#define  VI_SYS_CLK_DWA0_SRC_SEL_MASK   0xc00
#define  VI_SYS_CLK_DWA0_SRC_SEL_BITS   0x2
#define  VI_SYS_CLK_DWA1_SRC_SEL   0x28
#define  VI_SYS_CLK_DWA1_SRC_SEL_OFFSET 12
#define  VI_SYS_CLK_DWA1_SRC_SEL_MASK   0x3000
#define  VI_SYS_CLK_DWA1_SRC_SEL_BITS   0x2
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_RT   0x2c
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_RT_OFFSET 0
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_RT_MASK   0x1
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_RT_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VI_AXI_RT   0x2c
#define  VI_SYS_REG_LP_LOCK_VI_AXI_RT_OFFSET 1
#define  VI_SYS_REG_LP_LOCK_VI_AXI_RT_MASK   0x2
#define  VI_SYS_REG_LP_LOCK_VI_AXI_RT_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VI_AXI_RT   0x2c
#define  VI_SYS_REG_LP_CTRL_VI_AXI_RT_OFFSET 8
#define  VI_SYS_REG_LP_CTRL_VI_AXI_RT_MASK   0x3f00
#define  VI_SYS_REG_LP_CTRL_VI_AXI_RT_BITS   0x6
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_RT   0x2c
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_RT_OFFSET 16
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_RT_MASK   0xff0000
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_RT_BITS   0x8
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF0   0x30
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF0_OFFSET 0
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF0_MASK   0x1
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF0_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF0   0x30
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF0_OFFSET 1
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF0_MASK   0x2
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF0_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF0   0x30
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF0_OFFSET 8
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF0_MASK   0x3f00
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF0_BITS   0x6
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF0   0x30
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF0_OFFSET 16
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF0_MASK   0xff0000
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF0_BITS   0x8
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF1   0x34
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF1_OFFSET 0
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF1_MASK   0x1
#define  VI_SYS_REG_LP_DISABLE_VI_AXI_OFF1_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF1   0x34
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF1_OFFSET 1
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF1_MASK   0x2
#define  VI_SYS_REG_LP_LOCK_VI_AXI_OFF1_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF1   0x34
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF1_OFFSET 8
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF1_MASK   0x3f00
#define  VI_SYS_REG_LP_CTRL_VI_AXI_OFF1_BITS   0x6
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF1   0x34
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF1_OFFSET 16
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF1_MASK   0xff0000
#define  VI_SYS_REG_DIS_FAB_LP_OPT_AXI_OFF1_BITS   0x8
#define  VI_SYS_REG_LP_DISABLE_VI_X2P_M0   0x38
#define  VI_SYS_REG_LP_DISABLE_VI_X2P_M0_OFFSET 0
#define  VI_SYS_REG_LP_DISABLE_VI_X2P_M0_MASK   0x1
#define  VI_SYS_REG_LP_DISABLE_VI_X2P_M0_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VI_X2P_M0   0x38
#define  VI_SYS_REG_LP_LOCK_VI_X2P_M0_OFFSET 1
#define  VI_SYS_REG_LP_LOCK_VI_X2P_M0_MASK   0x2
#define  VI_SYS_REG_LP_LOCK_VI_X2P_M0_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VI_X2P_M0   0x38
#define  VI_SYS_REG_LP_CTRL_VI_X2P_M0_OFFSET 8
#define  VI_SYS_REG_LP_CTRL_VI_X2P_M0_MASK   0x3f00
#define  VI_SYS_REG_LP_CTRL_VI_X2P_M0_BITS   0x6
#define  VI_SYS_REG_LP_DISABLE_VPSS0_AXI_FAB_M0   0x3c
#define  VI_SYS_REG_LP_DISABLE_VPSS0_AXI_FAB_M0_OFFSET 0
#define  VI_SYS_REG_LP_DISABLE_VPSS0_AXI_FAB_M0_MASK   0x1
#define  VI_SYS_REG_LP_DISABLE_VPSS0_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VPSS0_AXI_FAB_M0   0x3c
#define  VI_SYS_REG_LP_LOCK_VPSS0_AXI_FAB_M0_OFFSET 1
#define  VI_SYS_REG_LP_LOCK_VPSS0_AXI_FAB_M0_MASK   0x2
#define  VI_SYS_REG_LP_LOCK_VPSS0_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VPSS0_AXI_FAB_M0   0x3c
#define  VI_SYS_REG_LP_CTRL_VPSS0_AXI_FAB_M0_OFFSET 8
#define  VI_SYS_REG_LP_CTRL_VPSS0_AXI_FAB_M0_MASK   0x3f00
#define  VI_SYS_REG_LP_CTRL_VPSS0_AXI_FAB_M0_BITS   0x6
#define  VI_SYS_REG_LP_DISABLE_VPSS1_AXI_FAB_M0   0x3c
#define  VI_SYS_REG_LP_DISABLE_VPSS1_AXI_FAB_M0_OFFSET 16
#define  VI_SYS_REG_LP_DISABLE_VPSS1_AXI_FAB_M0_MASK   0x10000
#define  VI_SYS_REG_LP_DISABLE_VPSS1_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VPSS1_AXI_FAB_M0   0x3c
#define  VI_SYS_REG_LP_LOCK_VPSS1_AXI_FAB_M0_OFFSET 17
#define  VI_SYS_REG_LP_LOCK_VPSS1_AXI_FAB_M0_MASK   0x20000
#define  VI_SYS_REG_LP_LOCK_VPSS1_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VPSS1_AXI_FAB_M0   0x3c
#define  VI_SYS_REG_LP_CTRL_VPSS1_AXI_FAB_M0_OFFSET 24
#define  VI_SYS_REG_LP_CTRL_VPSS1_AXI_FAB_M0_MASK   0x3f000000
#define  VI_SYS_REG_LP_CTRL_VPSS1_AXI_FAB_M0_BITS   0x6
#define  VI_SYS_REG_LP_DISABLE_VPSS2_AXI_FAB_M0   0x40
#define  VI_SYS_REG_LP_DISABLE_VPSS2_AXI_FAB_M0_OFFSET 0
#define  VI_SYS_REG_LP_DISABLE_VPSS2_AXI_FAB_M0_MASK   0x1
#define  VI_SYS_REG_LP_DISABLE_VPSS2_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VPSS2_AXI_FAB_M0   0x40
#define  VI_SYS_REG_LP_LOCK_VPSS2_AXI_FAB_M0_OFFSET 1
#define  VI_SYS_REG_LP_LOCK_VPSS2_AXI_FAB_M0_MASK   0x2
#define  VI_SYS_REG_LP_LOCK_VPSS2_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VPSS2_AXI_FAB_M0   0x40
#define  VI_SYS_REG_LP_CTRL_VPSS2_AXI_FAB_M0_OFFSET 8
#define  VI_SYS_REG_LP_CTRL_VPSS2_AXI_FAB_M0_MASK   0x3f00
#define  VI_SYS_REG_LP_CTRL_VPSS2_AXI_FAB_M0_BITS   0x6
#define  VI_SYS_REG_LP_DISABLE_VPSS3_AXI_FAB_M0   0x40
#define  VI_SYS_REG_LP_DISABLE_VPSS3_AXI_FAB_M0_OFFSET 16
#define  VI_SYS_REG_LP_DISABLE_VPSS3_AXI_FAB_M0_MASK   0x10000
#define  VI_SYS_REG_LP_DISABLE_VPSS3_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_LOCK_VPSS3_AXI_FAB_M0   0x40
#define  VI_SYS_REG_LP_LOCK_VPSS3_AXI_FAB_M0_OFFSET 17
#define  VI_SYS_REG_LP_LOCK_VPSS3_AXI_FAB_M0_MASK   0x20000
#define  VI_SYS_REG_LP_LOCK_VPSS3_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_REG_LP_CTRL_VPSS3_AXI_FAB_M0   0x40
#define  VI_SYS_REG_LP_CTRL_VPSS3_AXI_FAB_M0_OFFSET 24
#define  VI_SYS_REG_LP_CTRL_VPSS3_AXI_FAB_M0_MASK   0x3f000000
#define  VI_SYS_REG_LP_CTRL_VPSS3_AXI_FAB_M0_BITS   0x6
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC0   0x44
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC0_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC0_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC0_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC0   0x44
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC0_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC0_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC0_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC0   0x44
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC0_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC0_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC0_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC0   0x44
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC0_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC0_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC0_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC0   0x44
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC0_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC0_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC0_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC0   0x44
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC0_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC0_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC0_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC1   0x48
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC1_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC1_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC1_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC1   0x48
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC1_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC1_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC1_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC1   0x48
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC1_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC1_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC1_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC1   0x48
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC1_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC1_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC1_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC1   0x48
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC1_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC1_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC1_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC1   0x48
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC1_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC1_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC1_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC2   0x4c
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC2_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC2_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC2_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC2   0x4c
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC2_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC2_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC2_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC2   0x4c
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC2_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC2_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC2_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC2   0x4c
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC2_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC2_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC2_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC2   0x4c
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC2_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC2_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC2_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC2   0x4c
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC2_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC2_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC2_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC3   0x50
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC3_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC3_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC3_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC3   0x50
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC3_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC3_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC3_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC3   0x50
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC3_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC3_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC3_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC3   0x50
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC3_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC3_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC3_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC3   0x50
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC3_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC3_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC3_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC3   0x50
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC3_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC3_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC3_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC4   0x54
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC4_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC4_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC4_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC4   0x54
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC4_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC4_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC4_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC4   0x54
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC4_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC4_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC4_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC4   0x54
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC4_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC4_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC4_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC4   0x54
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC4_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC4_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC4_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC4   0x54
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC4_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC4_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC4_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC5   0x58
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC5_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC5_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC5_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC5   0x58
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC5_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC5_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC5_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC5   0x58
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC5_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC5_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC5_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC5   0x58
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC5_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC5_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC5_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC5   0x58
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC5_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC5_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC5_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC5   0x58
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC5_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC5_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC5_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC6   0x5c
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC6_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC6_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC6_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC6   0x5c
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC6_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC6_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC6_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC6   0x5c
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC6_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC6_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC6_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC6   0x5c
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC6_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC6_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC6_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC6   0x5c
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC6_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC6_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC6_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC6   0x5c
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC6_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC6_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC6_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC7   0x60
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC7_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC7_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_MAC7_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC7   0x60
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC7_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC7_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_MAC7_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC7   0x60
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC7_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC7_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_MAC7_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC7   0x60
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC7_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC7_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_MAC7_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC7   0x60
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC7_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC7_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_MAC7_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC7   0x60
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC7_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC7_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_MAC7_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_ISP_TOP   0x64
#define  VI_SYS_REG_NORM_DIV_EN_ISP_TOP_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_ISP_TOP_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_ISP_TOP_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_ISP_TOP   0x64
#define  VI_SYS_REG_IDLE_DIV_EN_ISP_TOP_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_ISP_TOP_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_ISP_TOP_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_ISP_TOP   0x64
#define  VI_SYS_REG_UPDATE_SEL_ISP_TOP_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_ISP_TOP_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_ISP_TOP_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_ISP_TOP   0x64
#define  VI_SYS_REG_IDLE_SLOW_SEL_ISP_TOP_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_ISP_TOP_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_ISP_TOP_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_ISP_TOP   0x64
#define  VI_SYS_REG_IDLE_WAIT_SEL_ISP_TOP_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_ISP_TOP_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_ISP_TOP_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_ISP_TOP   0x64
#define  VI_SYS_REG_NORM_DIV_VAL_ISP_TOP_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_ISP_TOP_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_ISP_TOP_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_RAW_TOP   0x68
#define  VI_SYS_REG_NORM_DIV_EN_RAW_TOP_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_RAW_TOP_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_RAW_TOP_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_RAW_TOP   0x68
#define  VI_SYS_REG_IDLE_DIV_EN_RAW_TOP_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_RAW_TOP_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_RAW_TOP_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_RAW_TOP   0x68
#define  VI_SYS_REG_UPDATE_SEL_RAW_TOP_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_RAW_TOP_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_RAW_TOP_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_RAW_TOP   0x68
#define  VI_SYS_REG_IDLE_SLOW_SEL_RAW_TOP_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_RAW_TOP_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_RAW_TOP_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_RAW_TOP   0x68
#define  VI_SYS_REG_IDLE_WAIT_SEL_RAW_TOP_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_RAW_TOP_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_RAW_TOP_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_RAW_TOP   0x68
#define  VI_SYS_REG_NORM_DIV_VAL_RAW_TOP_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_RAW_TOP_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_RAW_TOP_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CSI_BE   0x6c
#define  VI_SYS_REG_NORM_DIV_EN_CSI_BE_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CSI_BE_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CSI_BE_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_BE   0x6c
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_BE_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_BE_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CSI_BE_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CSI_BE   0x6c
#define  VI_SYS_REG_UPDATE_SEL_CSI_BE_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CSI_BE_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CSI_BE_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_BE   0x6c
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_BE_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_BE_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CSI_BE_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_BE   0x6c
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_BE_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_BE_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CSI_BE_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_BE   0x6c
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_BE_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_BE_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CSI_BE_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_VPSS0   0x70
#define  VI_SYS_REG_NORM_DIV_EN_VPSS0_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_VPSS0_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_VPSS0_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS0   0x70
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS0_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS0_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS0_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_VPSS0   0x70
#define  VI_SYS_REG_UPDATE_SEL_VPSS0_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_VPSS0_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_VPSS0_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS0   0x70
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS0_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS0_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS0_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS0   0x70
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS0_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS0_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS0_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS0   0x70
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS0_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS0_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS0_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_VPSS1   0x74
#define  VI_SYS_REG_NORM_DIV_EN_VPSS1_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_VPSS1_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_VPSS1_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS1   0x74
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS1_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS1_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS1_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_VPSS1   0x74
#define  VI_SYS_REG_UPDATE_SEL_VPSS1_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_VPSS1_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_VPSS1_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS1   0x74
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS1_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS1_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS1_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS1   0x74
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS1_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS1_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS1_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS1   0x74
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS1_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS1_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS1_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_VPSS2   0x78
#define  VI_SYS_REG_NORM_DIV_EN_VPSS2_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_VPSS2_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_VPSS2_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS2   0x78
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS2_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS2_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS2_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_VPSS2   0x78
#define  VI_SYS_REG_UPDATE_SEL_VPSS2_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_VPSS2_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_VPSS2_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS2   0x78
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS2_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS2_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS2_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS2   0x78
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS2_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS2_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS2_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS2   0x78
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS2_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS2_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS2_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_VPSS3   0x7c
#define  VI_SYS_REG_NORM_DIV_EN_VPSS3_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_VPSS3_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_VPSS3_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS3   0x7c
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS3_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS3_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_VPSS3_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_VPSS3   0x7c
#define  VI_SYS_REG_UPDATE_SEL_VPSS3_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_VPSS3_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_VPSS3_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS3   0x7c
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS3_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS3_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_VPSS3_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS3   0x7c
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS3_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS3_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_VPSS3_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS3   0x7c
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS3_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS3_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_VPSS3_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_LDC0   0x80
#define  VI_SYS_REG_NORM_DIV_EN_LDC0_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_LDC0_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_LDC0_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_LDC0   0x80
#define  VI_SYS_REG_IDLE_DIV_EN_LDC0_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_LDC0_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_LDC0_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_LDC0   0x80
#define  VI_SYS_REG_UPDATE_SEL_LDC0_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_LDC0_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_LDC0_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC0   0x80
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC0_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC0_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC0_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC0   0x80
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC0_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC0_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC0_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_LDC0   0x80
#define  VI_SYS_REG_NORM_DIV_VAL_LDC0_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_LDC0_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_LDC0_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_LDC1   0x84
#define  VI_SYS_REG_NORM_DIV_EN_LDC1_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_LDC1_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_LDC1_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_LDC1   0x84
#define  VI_SYS_REG_IDLE_DIV_EN_LDC1_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_LDC1_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_LDC1_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_LDC1   0x84
#define  VI_SYS_REG_UPDATE_SEL_LDC1_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_LDC1_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_LDC1_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC1   0x84
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC1_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC1_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_LDC1_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC1   0x84
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC1_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC1_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_LDC1_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_LDC1   0x84
#define  VI_SYS_REG_NORM_DIV_VAL_LDC1_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_LDC1_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_LDC1_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_DWA0   0x88
#define  VI_SYS_REG_NORM_DIV_EN_DWA0_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_DWA0_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_DWA0_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_DWA0   0x88
#define  VI_SYS_REG_IDLE_DIV_EN_DWA0_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_DWA0_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_DWA0_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_DWA0   0x88
#define  VI_SYS_REG_UPDATE_SEL_DWA0_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_DWA0_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_DWA0_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA0   0x88
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA0_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA0_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA0_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA0   0x88
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA0_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA0_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA0_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_DWA0   0x88
#define  VI_SYS_REG_NORM_DIV_VAL_DWA0_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_DWA0_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_DWA0_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_DWA1   0x8c
#define  VI_SYS_REG_NORM_DIV_EN_DWA1_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_DWA1_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_DWA1_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_DWA1   0x8c
#define  VI_SYS_REG_IDLE_DIV_EN_DWA1_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_DWA1_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_DWA1_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_DWA1   0x8c
#define  VI_SYS_REG_UPDATE_SEL_DWA1_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_DWA1_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_DWA1_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA1   0x8c
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA1_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA1_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_DWA1_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA1   0x8c
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA1_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA1_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_DWA1_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_DWA1   0x8c
#define  VI_SYS_REG_NORM_DIV_VAL_DWA1_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_DWA1_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_DWA1_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_DPU   0x90
#define  VI_SYS_REG_NORM_DIV_EN_DPU_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_DPU_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_DPU_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_DPU   0x90
#define  VI_SYS_REG_IDLE_DIV_EN_DPU_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_DPU_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_DPU_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_DPU   0x90
#define  VI_SYS_REG_UPDATE_SEL_DPU_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_DPU_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_DPU_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_DPU   0x90
#define  VI_SYS_REG_IDLE_SLOW_SEL_DPU_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_DPU_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_DPU_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_DPU   0x90
#define  VI_SYS_REG_IDLE_WAIT_SEL_DPU_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_DPU_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_DPU_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_DPU   0x90
#define  VI_SYS_REG_NORM_DIV_VAL_DPU_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_DPU_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_DPU_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_STITCHING   0x94
#define  VI_SYS_REG_NORM_DIV_EN_STITCHING_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_STITCHING_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_STITCHING_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_STITCHING   0x94
#define  VI_SYS_REG_IDLE_DIV_EN_STITCHING_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_STITCHING_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_STITCHING_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_STITCHING   0x94
#define  VI_SYS_REG_UPDATE_SEL_STITCHING_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_STITCHING_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_STITCHING_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_STITCHING   0x94
#define  VI_SYS_REG_IDLE_SLOW_SEL_STITCHING_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_STITCHING_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_STITCHING_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_STITCHING   0x94
#define  VI_SYS_REG_IDLE_WAIT_SEL_STITCHING_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_STITCHING_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_STITCHING_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_STITCHING   0x94
#define  VI_SYS_REG_NORM_DIV_VAL_STITCHING_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_STITCHING_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_STITCHING_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP0   0x98
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP0_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP0_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP0_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP0   0x98
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP0_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP0_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP0_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP0   0x98
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP0_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP0_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP0_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP0   0x98
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP0_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP0_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP0_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP0   0x98
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP0_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP0_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP0_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP0   0x98
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP0_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP0_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP0_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP1   0x9c
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP1_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP1_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_IVE_TOP1_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP1   0x9c
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP1_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP1_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_IVE_TOP1_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP1   0x9c
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP1_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP1_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_IVE_TOP1_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP1   0x9c
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP1_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP1_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_IVE_TOP1_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP1   0x9c
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP1_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP1_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_IVE_TOP1_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP1   0x9c
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP1_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP1_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_IVE_TOP1_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CAM0   0xa0
#define  VI_SYS_REG_NORM_DIV_EN_CAM0_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CAM0_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CAM0_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CAM0   0xa0
#define  VI_SYS_REG_IDLE_DIV_EN_CAM0_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CAM0_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CAM0_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CAM0   0xa0
#define  VI_SYS_REG_UPDATE_SEL_CAM0_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CAM0_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CAM0_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM0   0xa0
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM0_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM0_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM0_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM0   0xa0
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM0_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM0_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM0_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CAM0   0xa0
#define  VI_SYS_REG_NORM_DIV_VAL_CAM0_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CAM0_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CAM0_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CAM1   0xa4
#define  VI_SYS_REG_NORM_DIV_EN_CAM1_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CAM1_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CAM1_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CAM1   0xa4
#define  VI_SYS_REG_IDLE_DIV_EN_CAM1_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CAM1_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CAM1_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CAM1   0xa4
#define  VI_SYS_REG_UPDATE_SEL_CAM1_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CAM1_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CAM1_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM1   0xa4
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM1_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM1_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM1_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM1   0xa4
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM1_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM1_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM1_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CAM1   0xa4
#define  VI_SYS_REG_NORM_DIV_VAL_CAM1_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CAM1_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CAM1_BITS   0x5
#define  VI_SYS_REG_NORM_DIV_EN_CAM2   0xa8
#define  VI_SYS_REG_NORM_DIV_EN_CAM2_OFFSET 0
#define  VI_SYS_REG_NORM_DIV_EN_CAM2_MASK   0x1
#define  VI_SYS_REG_NORM_DIV_EN_CAM2_BITS   0x1
#define  VI_SYS_REG_IDLE_DIV_EN_CAM2   0xa8
#define  VI_SYS_REG_IDLE_DIV_EN_CAM2_OFFSET 1
#define  VI_SYS_REG_IDLE_DIV_EN_CAM2_MASK   0x2
#define  VI_SYS_REG_IDLE_DIV_EN_CAM2_BITS   0x1
#define  VI_SYS_REG_UPDATE_SEL_CAM2   0xa8
#define  VI_SYS_REG_UPDATE_SEL_CAM2_OFFSET 2
#define  VI_SYS_REG_UPDATE_SEL_CAM2_MASK   0x4
#define  VI_SYS_REG_UPDATE_SEL_CAM2_BITS   0x1
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM2   0xa8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM2_OFFSET 8
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM2_MASK   0x700
#define  VI_SYS_REG_IDLE_SLOW_SEL_CAM2_BITS   0x3
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM2   0xa8
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM2_OFFSET 12
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM2_MASK   0x7000
#define  VI_SYS_REG_IDLE_WAIT_SEL_CAM2_BITS   0x3
#define  VI_SYS_REG_NORM_DIV_VAL_CAM2   0xa8
#define  VI_SYS_REG_NORM_DIV_VAL_CAM2_OFFSET 16
#define  VI_SYS_REG_NORM_DIV_VAL_CAM2_MASK   0x1f0000
#define  VI_SYS_REG_NORM_DIV_VAL_CAM2_BITS   0x5
#define  VI_SYS_CACTIVE_AXI_RT_FAB   0xac
#define  VI_SYS_CACTIVE_AXI_RT_FAB_OFFSET 0
#define  VI_SYS_CACTIVE_AXI_RT_FAB_MASK   0x1
#define  VI_SYS_CACTIVE_AXI_RT_FAB_BITS   0x1
#define  VI_SYS_CSYSREQ_AXI_RT_FAB   0xac
#define  VI_SYS_CSYSREQ_AXI_RT_FAB_OFFSET 1
#define  VI_SYS_CSYSREQ_AXI_RT_FAB_MASK   0x2
#define  VI_SYS_CSYSREQ_AXI_RT_FAB_BITS   0x1
#define  VI_SYS_CSYSACK_AXI_RT_FAB   0xac
#define  VI_SYS_CSYSACK_AXI_RT_FAB_OFFSET 2
#define  VI_SYS_CSYSACK_AXI_RT_FAB_MASK   0x4
#define  VI_SYS_CSYSACK_AXI_RT_FAB_BITS   0x1
#define  VI_SYS_LPC_RT_FAB_LP_LOCK_O   0xac
#define  VI_SYS_LPC_RT_FAB_LP_LOCK_O_OFFSET 3
#define  VI_SYS_LPC_RT_FAB_LP_LOCK_O_MASK   0x8
#define  VI_SYS_LPC_RT_FAB_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_RT_FAB_LP_BUSY_O   0xac
#define  VI_SYS_LPC_RT_FAB_LP_BUSY_O_OFFSET 4
#define  VI_SYS_LPC_RT_FAB_LP_BUSY_O_MASK   0x10
#define  VI_SYS_LPC_RT_FAB_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_AXI_OFF0_FAB   0xac
#define  VI_SYS_CACTIVE_AXI_OFF0_FAB_OFFSET 5
#define  VI_SYS_CACTIVE_AXI_OFF0_FAB_MASK   0x20
#define  VI_SYS_CACTIVE_AXI_OFF0_FAB_BITS   0x1
#define  VI_SYS_CSYSREQ_AXI_OFF0_FAB   0xac
#define  VI_SYS_CSYSREQ_AXI_OFF0_FAB_OFFSET 6
#define  VI_SYS_CSYSREQ_AXI_OFF0_FAB_MASK   0x40
#define  VI_SYS_CSYSREQ_AXI_OFF0_FAB_BITS   0x1
#define  VI_SYS_CSYSACK_AXI_OFF0_FAB   0xac
#define  VI_SYS_CSYSACK_AXI_OFF0_FAB_OFFSET 7
#define  VI_SYS_CSYSACK_AXI_OFF0_FAB_MASK   0x80
#define  VI_SYS_CSYSACK_AXI_OFF0_FAB_BITS   0x1
#define  VI_SYS_LPC_OFF0_FAB_LP_LOCK_O   0xac
#define  VI_SYS_LPC_OFF0_FAB_LP_LOCK_O_OFFSET 8
#define  VI_SYS_LPC_OFF0_FAB_LP_LOCK_O_MASK   0x100
#define  VI_SYS_LPC_OFF0_FAB_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_OFF0_FAB_LP_BUSY_O   0xac
#define  VI_SYS_LPC_OFF0_FAB_LP_BUSY_O_OFFSET 9
#define  VI_SYS_LPC_OFF0_FAB_LP_BUSY_O_MASK   0x200
#define  VI_SYS_LPC_OFF0_FAB_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_AXI_OFF1_FAB   0xac
#define  VI_SYS_CACTIVE_AXI_OFF1_FAB_OFFSET 10
#define  VI_SYS_CACTIVE_AXI_OFF1_FAB_MASK   0x400
#define  VI_SYS_CACTIVE_AXI_OFF1_FAB_BITS   0x1
#define  VI_SYS_CSYSREQ_AXI_OFF1_FAB   0xac
#define  VI_SYS_CSYSREQ_AXI_OFF1_FAB_OFFSET 11
#define  VI_SYS_CSYSREQ_AXI_OFF1_FAB_MASK   0x800
#define  VI_SYS_CSYSREQ_AXI_OFF1_FAB_BITS   0x1
#define  VI_SYS_CSYSACK_AXI_OFF1_FAB   0xac
#define  VI_SYS_CSYSACK_AXI_OFF1_FAB_OFFSET 12
#define  VI_SYS_CSYSACK_AXI_OFF1_FAB_MASK   0x1000
#define  VI_SYS_CSYSACK_AXI_OFF1_FAB_BITS   0x1
#define  VI_SYS_LPC_OFF1_FAB_LP_LOCK_O   0xac
#define  VI_SYS_LPC_OFF1_FAB_LP_LOCK_O_OFFSET 13
#define  VI_SYS_LPC_OFF1_FAB_LP_LOCK_O_MASK   0x2000
#define  VI_SYS_LPC_OFF1_FAB_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_OFF1_FAB_LP_BUSY_O   0xac
#define  VI_SYS_LPC_OFF1_FAB_LP_BUSY_O_OFFSET 14
#define  VI_SYS_LPC_OFF1_FAB_LP_BUSY_O_MASK   0x4000
#define  VI_SYS_LPC_OFF1_FAB_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_X2P   0xac
#define  VI_SYS_CACTIVE_X2P_OFFSET 15
#define  VI_SYS_CACTIVE_X2P_MASK   0x8000
#define  VI_SYS_CACTIVE_X2P_BITS   0x1
#define  VI_SYS_CSYSREQ_X2P   0xac
#define  VI_SYS_CSYSREQ_X2P_OFFSET 16
#define  VI_SYS_CSYSREQ_X2P_MASK   0x10000
#define  VI_SYS_CSYSREQ_X2P_BITS   0x1
#define  VI_SYS_CSYSACK_X2P   0xac
#define  VI_SYS_CSYSACK_X2P_OFFSET 17
#define  VI_SYS_CSYSACK_X2P_MASK   0x20000
#define  VI_SYS_CSYSACK_X2P_BITS   0x1
#define  VI_SYS_LPC_X2P_FAB_LP_LOCK_O   0xac
#define  VI_SYS_LPC_X2P_FAB_LP_LOCK_O_OFFSET 18
#define  VI_SYS_LPC_X2P_FAB_LP_LOCK_O_MASK   0x40000
#define  VI_SYS_LPC_X2P_FAB_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_X2P_FAB_LP_BUSY_O   0xac
#define  VI_SYS_LPC_X2P_FAB_LP_BUSY_O_OFFSET 19
#define  VI_SYS_LPC_X2P_FAB_LP_BUSY_O_MASK   0x80000
#define  VI_SYS_LPC_X2P_FAB_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_VPSS0_AXI_FAB_M0   0xac
#define  VI_SYS_CACTIVE_VPSS0_AXI_FAB_M0_OFFSET 20
#define  VI_SYS_CACTIVE_VPSS0_AXI_FAB_M0_MASK   0x100000
#define  VI_SYS_CACTIVE_VPSS0_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSREQ_VPSS0_AXI_FAB_M0   0xac
#define  VI_SYS_CSYSREQ_VPSS0_AXI_FAB_M0_OFFSET 21
#define  VI_SYS_CSYSREQ_VPSS0_AXI_FAB_M0_MASK   0x200000
#define  VI_SYS_CSYSREQ_VPSS0_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSACK_VPSS0_AXI_FAB_M0   0xac
#define  VI_SYS_CSYSACK_VPSS0_AXI_FAB_M0_OFFSET 22
#define  VI_SYS_CSYSACK_VPSS0_AXI_FAB_M0_MASK   0x400000
#define  VI_SYS_CSYSACK_VPSS0_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_LOCK_O   0xac
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_LOCK_O_OFFSET 23
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_LOCK_O_MASK   0x800000
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_BUSY_O   0xac
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_BUSY_O_OFFSET 24
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_BUSY_O_MASK   0x1000000
#define  VI_SYS_LPC_VPSS0_AXI_FAB_M0_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_VPSS1_AXI_FAB_M0   0xac
#define  VI_SYS_CACTIVE_VPSS1_AXI_FAB_M0_OFFSET 25
#define  VI_SYS_CACTIVE_VPSS1_AXI_FAB_M0_MASK   0x2000000
#define  VI_SYS_CACTIVE_VPSS1_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSREQ_VPSS1_AXI_FAB_M0   0xac
#define  VI_SYS_CSYSREQ_VPSS1_AXI_FAB_M0_OFFSET 26
#define  VI_SYS_CSYSREQ_VPSS1_AXI_FAB_M0_MASK   0x4000000
#define  VI_SYS_CSYSREQ_VPSS1_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSACK_VPSS1_AXI_FAB_M0   0xac
#define  VI_SYS_CSYSACK_VPSS1_AXI_FAB_M0_OFFSET 27
#define  VI_SYS_CSYSACK_VPSS1_AXI_FAB_M0_MASK   0x8000000
#define  VI_SYS_CSYSACK_VPSS1_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_LOCK_O   0xac
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_LOCK_O_OFFSET 28
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_LOCK_O_MASK   0x10000000
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_BUSY_O   0xac
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_BUSY_O_OFFSET 29
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_BUSY_O_MASK   0x20000000
#define  VI_SYS_LPC_VPSS1_AXI_FAB_M0_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_VPSS2_AXI_FAB_M0   0xb0
#define  VI_SYS_CACTIVE_VPSS2_AXI_FAB_M0_OFFSET 0
#define  VI_SYS_CACTIVE_VPSS2_AXI_FAB_M0_MASK   0x1
#define  VI_SYS_CACTIVE_VPSS2_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSREQ_VPSS2_AXI_FAB_M0   0xb0
#define  VI_SYS_CSYSREQ_VPSS2_AXI_FAB_M0_OFFSET 1
#define  VI_SYS_CSYSREQ_VPSS2_AXI_FAB_M0_MASK   0x2
#define  VI_SYS_CSYSREQ_VPSS2_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSACK_VPSS2_AXI_FAB_M0   0xb0
#define  VI_SYS_CSYSACK_VPSS2_AXI_FAB_M0_OFFSET 2
#define  VI_SYS_CSYSACK_VPSS2_AXI_FAB_M0_MASK   0x4
#define  VI_SYS_CSYSACK_VPSS2_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_LOCK_O   0xb0
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_LOCK_O_OFFSET 3
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_LOCK_O_MASK   0x8
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_BUSY_O   0xb0
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_BUSY_O_OFFSET 4
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_BUSY_O_MASK   0x10
#define  VI_SYS_LPC_VPSS2_AXI_FAB_M0_LP_BUSY_O_BITS   0x1
#define  VI_SYS_CACTIVE_VPSS3_AXI_FAB_M0   0xb0
#define  VI_SYS_CACTIVE_VPSS3_AXI_FAB_M0_OFFSET 5
#define  VI_SYS_CACTIVE_VPSS3_AXI_FAB_M0_MASK   0x20
#define  VI_SYS_CACTIVE_VPSS3_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSREQ_VPSS3_AXI_FAB_M0   0xb0
#define  VI_SYS_CSYSREQ_VPSS3_AXI_FAB_M0_OFFSET 6
#define  VI_SYS_CSYSREQ_VPSS3_AXI_FAB_M0_MASK   0x40
#define  VI_SYS_CSYSREQ_VPSS3_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_CSYSACK_VPSS3_AXI_FAB_M0   0xb0
#define  VI_SYS_CSYSACK_VPSS3_AXI_FAB_M0_OFFSET 7
#define  VI_SYS_CSYSACK_VPSS3_AXI_FAB_M0_MASK   0x80
#define  VI_SYS_CSYSACK_VPSS3_AXI_FAB_M0_BITS   0x1
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_LOCK_O   0xb0
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_LOCK_O_OFFSET 8
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_LOCK_O_MASK   0x100
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_LOCK_O_BITS   0x1
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_BUSY_O   0xb0
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_BUSY_O_OFFSET 9
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_BUSY_O_MASK   0x200
#define  VI_SYS_LPC_VPSS3_AXI_FAB_M0_LP_BUSY_O_BITS   0x1
#define  VI_SYS_REG_RT_AWUSER_M1   0xb4
#define  VI_SYS_REG_RT_AWUSER_M1_OFFSET 0
#define  VI_SYS_REG_RT_AWUSER_M1_MASK   0xf
#define  VI_SYS_REG_RT_AWUSER_M1_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M1   0xb4
#define  VI_SYS_REG_RT_ARUSER_M1_OFFSET 4
#define  VI_SYS_REG_RT_ARUSER_M1_MASK   0xf0
#define  VI_SYS_REG_RT_ARUSER_M1_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M2   0xb4
#define  VI_SYS_REG_RT_AWUSER_M2_OFFSET 8
#define  VI_SYS_REG_RT_AWUSER_M2_MASK   0xf00
#define  VI_SYS_REG_RT_AWUSER_M2_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M2   0xb4
#define  VI_SYS_REG_RT_ARUSER_M2_OFFSET 12
#define  VI_SYS_REG_RT_ARUSER_M2_MASK   0xf000
#define  VI_SYS_REG_RT_ARUSER_M2_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M3   0xb4
#define  VI_SYS_REG_RT_AWUSER_M3_OFFSET 16
#define  VI_SYS_REG_RT_AWUSER_M3_MASK   0xf0000
#define  VI_SYS_REG_RT_AWUSER_M3_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M3   0xb4
#define  VI_SYS_REG_RT_ARUSER_M3_OFFSET 20
#define  VI_SYS_REG_RT_ARUSER_M3_MASK   0xf00000
#define  VI_SYS_REG_RT_ARUSER_M3_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M4   0xb4
#define  VI_SYS_REG_RT_AWUSER_M4_OFFSET 24
#define  VI_SYS_REG_RT_AWUSER_M4_MASK   0xf000000
#define  VI_SYS_REG_RT_AWUSER_M4_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M4   0xb4
#define  VI_SYS_REG_RT_ARUSER_M4_OFFSET 28
#define  VI_SYS_REG_RT_ARUSER_M4_MASK   0xf0000000
#define  VI_SYS_REG_RT_ARUSER_M4_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M5   0xb8
#define  VI_SYS_REG_RT_AWUSER_M5_OFFSET 0
#define  VI_SYS_REG_RT_AWUSER_M5_MASK   0xf
#define  VI_SYS_REG_RT_AWUSER_M5_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M5   0xb8
#define  VI_SYS_REG_RT_ARUSER_M5_OFFSET 4
#define  VI_SYS_REG_RT_ARUSER_M5_MASK   0xf0
#define  VI_SYS_REG_RT_ARUSER_M5_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M6   0xb8
#define  VI_SYS_REG_RT_AWUSER_M6_OFFSET 8
#define  VI_SYS_REG_RT_AWUSER_M6_MASK   0xf00
#define  VI_SYS_REG_RT_AWUSER_M6_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M6   0xb8
#define  VI_SYS_REG_RT_ARUSER_M6_OFFSET 12
#define  VI_SYS_REG_RT_ARUSER_M6_MASK   0xf000
#define  VI_SYS_REG_RT_ARUSER_M6_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M7   0xb8
#define  VI_SYS_REG_RT_AWUSER_M7_OFFSET 16
#define  VI_SYS_REG_RT_AWUSER_M7_MASK   0xf0000
#define  VI_SYS_REG_RT_AWUSER_M7_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M7   0xb8
#define  VI_SYS_REG_RT_ARUSER_M7_OFFSET 20
#define  VI_SYS_REG_RT_ARUSER_M7_MASK   0xf00000
#define  VI_SYS_REG_RT_ARUSER_M7_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M8   0xbc
#define  VI_SYS_REG_RT_AWUSER_M8_OFFSET 0
#define  VI_SYS_REG_RT_AWUSER_M8_MASK   0xf
#define  VI_SYS_REG_RT_AWUSER_M8_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M8   0xbc
#define  VI_SYS_REG_RT_ARUSER_M8_OFFSET 4
#define  VI_SYS_REG_RT_ARUSER_M8_MASK   0xf0
#define  VI_SYS_REG_RT_ARUSER_M8_BITS   0x4
#define  VI_SYS_REG_RT_AWUSER_M9   0xbc
#define  VI_SYS_REG_RT_AWUSER_M9_OFFSET 8
#define  VI_SYS_REG_RT_AWUSER_M9_MASK   0xf00
#define  VI_SYS_REG_RT_AWUSER_M9_BITS   0x4
#define  VI_SYS_REG_RT_ARUSER_M9   0xbc
#define  VI_SYS_REG_RT_ARUSER_M9_OFFSET 12
#define  VI_SYS_REG_RT_ARUSER_M9_MASK   0xf000
#define  VI_SYS_REG_RT_ARUSER_M9_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M1   0xbc
#define  VI_SYS_REG_OFF0_AWUSER_M1_OFFSET 16
#define  VI_SYS_REG_OFF0_AWUSER_M1_MASK   0xf0000
#define  VI_SYS_REG_OFF0_AWUSER_M1_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M1   0xbc
#define  VI_SYS_REG_OFF0_ARUSER_M1_OFFSET 20
#define  VI_SYS_REG_OFF0_ARUSER_M1_MASK   0xf00000
#define  VI_SYS_REG_OFF0_ARUSER_M1_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M2   0xbc
#define  VI_SYS_REG_OFF0_AWUSER_M2_OFFSET 24
#define  VI_SYS_REG_OFF0_AWUSER_M2_MASK   0xf000000
#define  VI_SYS_REG_OFF0_AWUSER_M2_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M2   0xbc
#define  VI_SYS_REG_OFF0_ARUSER_M2_OFFSET 28
#define  VI_SYS_REG_OFF0_ARUSER_M2_MASK   0xf0000000
#define  VI_SYS_REG_OFF0_ARUSER_M2_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M3   0xc0
#define  VI_SYS_REG_OFF0_AWUSER_M3_OFFSET 0
#define  VI_SYS_REG_OFF0_AWUSER_M3_MASK   0xf
#define  VI_SYS_REG_OFF0_AWUSER_M3_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M3   0xc0
#define  VI_SYS_REG_OFF0_ARUSER_M3_OFFSET 4
#define  VI_SYS_REG_OFF0_ARUSER_M3_MASK   0xf0
#define  VI_SYS_REG_OFF0_ARUSER_M3_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M4   0xc0
#define  VI_SYS_REG_OFF0_AWUSER_M4_OFFSET 8
#define  VI_SYS_REG_OFF0_AWUSER_M4_MASK   0xf00
#define  VI_SYS_REG_OFF0_AWUSER_M4_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M4   0xc0
#define  VI_SYS_REG_OFF0_ARUSER_M4_OFFSET 12
#define  VI_SYS_REG_OFF0_ARUSER_M4_MASK   0xf000
#define  VI_SYS_REG_OFF0_ARUSER_M4_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M5   0xc0
#define  VI_SYS_REG_OFF0_AWUSER_M5_OFFSET 16
#define  VI_SYS_REG_OFF0_AWUSER_M5_MASK   0xf0000
#define  VI_SYS_REG_OFF0_AWUSER_M5_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M5   0xc0
#define  VI_SYS_REG_OFF0_ARUSER_M5_OFFSET 20
#define  VI_SYS_REG_OFF0_ARUSER_M5_MASK   0xf00000
#define  VI_SYS_REG_OFF0_ARUSER_M5_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M6   0xc0
#define  VI_SYS_REG_OFF0_AWUSER_M6_OFFSET 24
#define  VI_SYS_REG_OFF0_AWUSER_M6_MASK   0xf000000
#define  VI_SYS_REG_OFF0_AWUSER_M6_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M6   0xc0
#define  VI_SYS_REG_OFF0_ARUSER_M6_OFFSET 28
#define  VI_SYS_REG_OFF0_ARUSER_M6_MASK   0xf0000000
#define  VI_SYS_REG_OFF0_ARUSER_M6_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M7   0xc4
#define  VI_SYS_REG_OFF0_AWUSER_M7_OFFSET 0
#define  VI_SYS_REG_OFF0_AWUSER_M7_MASK   0xf
#define  VI_SYS_REG_OFF0_AWUSER_M7_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M7   0xc4
#define  VI_SYS_REG_OFF0_ARUSER_M7_OFFSET 4
#define  VI_SYS_REG_OFF0_ARUSER_M7_MASK   0xf0
#define  VI_SYS_REG_OFF0_ARUSER_M7_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M8   0xc4
#define  VI_SYS_REG_OFF0_AWUSER_M8_OFFSET 8
#define  VI_SYS_REG_OFF0_AWUSER_M8_MASK   0xf00
#define  VI_SYS_REG_OFF0_AWUSER_M8_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M8   0xc4
#define  VI_SYS_REG_OFF0_ARUSER_M8_OFFSET 12
#define  VI_SYS_REG_OFF0_ARUSER_M8_MASK   0xf000
#define  VI_SYS_REG_OFF0_ARUSER_M8_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M9   0xc4
#define  VI_SYS_REG_OFF0_AWUSER_M9_OFFSET 16
#define  VI_SYS_REG_OFF0_AWUSER_M9_MASK   0xf0000
#define  VI_SYS_REG_OFF0_AWUSER_M9_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M9   0xc4
#define  VI_SYS_REG_OFF0_ARUSER_M9_OFFSET 20
#define  VI_SYS_REG_OFF0_ARUSER_M9_MASK   0xf00000
#define  VI_SYS_REG_OFF0_ARUSER_M9_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M10   0xc4
#define  VI_SYS_REG_OFF0_AWUSER_M10_OFFSET 24
#define  VI_SYS_REG_OFF0_AWUSER_M10_MASK   0xf000000
#define  VI_SYS_REG_OFF0_AWUSER_M10_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M10   0xc4
#define  VI_SYS_REG_OFF0_ARUSER_M10_OFFSET 28
#define  VI_SYS_REG_OFF0_ARUSER_M10_MASK   0xf0000000
#define  VI_SYS_REG_OFF0_ARUSER_M10_BITS   0x4
#define  VI_SYS_REG_OFF0_AWUSER_M11   0xc8
#define  VI_SYS_REG_OFF0_AWUSER_M11_OFFSET 0
#define  VI_SYS_REG_OFF0_AWUSER_M11_MASK   0xf
#define  VI_SYS_REG_OFF0_AWUSER_M11_BITS   0x4
#define  VI_SYS_REG_OFF0_ARUSER_M11   0xc8
#define  VI_SYS_REG_OFF0_ARUSER_M11_OFFSET 4
#define  VI_SYS_REG_OFF0_ARUSER_M11_MASK   0xf0
#define  VI_SYS_REG_OFF0_ARUSER_M11_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M1   0xc8
#define  VI_SYS_REG_OFF1_AWUSER_M1_OFFSET 8
#define  VI_SYS_REG_OFF1_AWUSER_M1_MASK   0xf00
#define  VI_SYS_REG_OFF1_AWUSER_M1_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M1   0xc8
#define  VI_SYS_REG_OFF1_ARUSER_M1_OFFSET 12
#define  VI_SYS_REG_OFF1_ARUSER_M1_MASK   0xf000
#define  VI_SYS_REG_OFF1_ARUSER_M1_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M2   0xc8
#define  VI_SYS_REG_OFF1_AWUSER_M2_OFFSET 16
#define  VI_SYS_REG_OFF1_AWUSER_M2_MASK   0xf0000
#define  VI_SYS_REG_OFF1_AWUSER_M2_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M2   0xc8
#define  VI_SYS_REG_OFF1_ARUSER_M2_OFFSET 20
#define  VI_SYS_REG_OFF1_ARUSER_M2_MASK   0xf00000
#define  VI_SYS_REG_OFF1_ARUSER_M2_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M3   0xc8
#define  VI_SYS_REG_OFF1_AWUSER_M3_OFFSET 24
#define  VI_SYS_REG_OFF1_AWUSER_M3_MASK   0xf000000
#define  VI_SYS_REG_OFF1_AWUSER_M3_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M3   0xc8
#define  VI_SYS_REG_OFF1_ARUSER_M3_OFFSET 28
#define  VI_SYS_REG_OFF1_ARUSER_M3_MASK   0xf0000000
#define  VI_SYS_REG_OFF1_ARUSER_M3_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M4   0xd0
#define  VI_SYS_REG_OFF1_AWUSER_M4_OFFSET 0
#define  VI_SYS_REG_OFF1_AWUSER_M4_MASK   0xf
#define  VI_SYS_REG_OFF1_AWUSER_M4_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M4   0xd0
#define  VI_SYS_REG_OFF1_ARUSER_M4_OFFSET 4
#define  VI_SYS_REG_OFF1_ARUSER_M4_MASK   0xf0
#define  VI_SYS_REG_OFF1_ARUSER_M4_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M5   0xd0
#define  VI_SYS_REG_OFF1_AWUSER_M5_OFFSET 8
#define  VI_SYS_REG_OFF1_AWUSER_M5_MASK   0xf00
#define  VI_SYS_REG_OFF1_AWUSER_M5_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M5   0xd0
#define  VI_SYS_REG_OFF1_ARUSER_M5_OFFSET 12
#define  VI_SYS_REG_OFF1_ARUSER_M5_MASK   0xf000
#define  VI_SYS_REG_OFF1_ARUSER_M5_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M6   0xd0
#define  VI_SYS_REG_OFF1_AWUSER_M6_OFFSET 16
#define  VI_SYS_REG_OFF1_AWUSER_M6_MASK   0xf0000
#define  VI_SYS_REG_OFF1_AWUSER_M6_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M6   0xd0
#define  VI_SYS_REG_OFF1_ARUSER_M6_OFFSET 20
#define  VI_SYS_REG_OFF1_ARUSER_M6_MASK   0xf00000
#define  VI_SYS_REG_OFF1_ARUSER_M6_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M7   0xd0
#define  VI_SYS_REG_OFF1_AWUSER_M7_OFFSET 24
#define  VI_SYS_REG_OFF1_AWUSER_M7_MASK   0xf000000
#define  VI_SYS_REG_OFF1_AWUSER_M7_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M7   0xd0
#define  VI_SYS_REG_OFF1_ARUSER_M7_OFFSET 28
#define  VI_SYS_REG_OFF1_ARUSER_M7_MASK   0xf0000000
#define  VI_SYS_REG_OFF1_ARUSER_M7_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M8   0xd4
#define  VI_SYS_REG_OFF1_AWUSER_M8_OFFSET 0
#define  VI_SYS_REG_OFF1_AWUSER_M8_MASK   0xf
#define  VI_SYS_REG_OFF1_AWUSER_M8_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M8   0xd4
#define  VI_SYS_REG_OFF1_ARUSER_M8_OFFSET 4
#define  VI_SYS_REG_OFF1_ARUSER_M8_MASK   0xf0
#define  VI_SYS_REG_OFF1_ARUSER_M8_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M9   0xd4
#define  VI_SYS_REG_OFF1_AWUSER_M9_OFFSET 8
#define  VI_SYS_REG_OFF1_AWUSER_M9_MASK   0xf00
#define  VI_SYS_REG_OFF1_AWUSER_M9_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M9   0xd4
#define  VI_SYS_REG_OFF1_ARUSER_M9_OFFSET 12
#define  VI_SYS_REG_OFF1_ARUSER_M9_MASK   0xf000
#define  VI_SYS_REG_OFF1_ARUSER_M9_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M10   0xd4
#define  VI_SYS_REG_OFF1_AWUSER_M10_OFFSET 16
#define  VI_SYS_REG_OFF1_AWUSER_M10_MASK   0xf0000
#define  VI_SYS_REG_OFF1_AWUSER_M10_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M10   0xd4
#define  VI_SYS_REG_OFF1_ARUSER_M10_OFFSET 20
#define  VI_SYS_REG_OFF1_ARUSER_M10_MASK   0xf00000
#define  VI_SYS_REG_OFF1_ARUSER_M10_BITS   0x4
#define  VI_SYS_REG_OFF1_AWUSER_M11   0xd4
#define  VI_SYS_REG_OFF1_AWUSER_M11_OFFSET 24
#define  VI_SYS_REG_OFF1_AWUSER_M11_MASK   0xf000000
#define  VI_SYS_REG_OFF1_AWUSER_M11_BITS   0x4
#define  VI_SYS_REG_OFF1_ARUSER_M11   0xd4
#define  VI_SYS_REG_OFF1_ARUSER_M11_OFFSET 28
#define  VI_SYS_REG_OFF1_ARUSER_M11_MASK   0xf0000000
#define  VI_SYS_REG_OFF1_ARUSER_M11_BITS   0x4
#define  VI_SYS_REG_RT_ISP_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_RT_ISP_AXI_BUSY_EN_OFFSET 0
#define  VI_SYS_REG_RT_ISP_AXI_BUSY_EN_MASK   0x1
#define  VI_SYS_REG_RT_ISP_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_RT_VPSS0_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_RT_VPSS0_AXI_BUSY_EN_OFFSET 1
#define  VI_SYS_REG_RT_VPSS0_AXI_BUSY_EN_MASK   0x2
#define  VI_SYS_REG_RT_VPSS0_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_RT_VPSS1_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_RT_VPSS1_AXI_BUSY_EN_OFFSET 2
#define  VI_SYS_REG_RT_VPSS1_AXI_BUSY_EN_MASK   0x4
#define  VI_SYS_REG_RT_VPSS1_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_RT_VPSS2_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_RT_VPSS2_AXI_BUSY_EN_OFFSET 3
#define  VI_SYS_REG_RT_VPSS2_AXI_BUSY_EN_MASK   0x8
#define  VI_SYS_REG_RT_VPSS2_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_RT_VPSS3_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_RT_VPSS3_AXI_BUSY_EN_OFFSET 4
#define  VI_SYS_REG_RT_VPSS3_AXI_BUSY_EN_MASK   0x10
#define  VI_SYS_REG_RT_VPSS3_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF0_ISP_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF0_ISP_AXI_BUSY_EN_OFFSET 5
#define  VI_SYS_REG_OFF0_ISP_AXI_BUSY_EN_MASK   0x20
#define  VI_SYS_REG_OFF0_ISP_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF0_VPSS0_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF0_VPSS0_AXI_BUSY_EN_OFFSET 6
#define  VI_SYS_REG_OFF0_VPSS0_AXI_BUSY_EN_MASK   0x40
#define  VI_SYS_REG_OFF0_VPSS0_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF0_VPSS1_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF0_VPSS1_AXI_BUSY_EN_OFFSET 7
#define  VI_SYS_REG_OFF0_VPSS1_AXI_BUSY_EN_MASK   0x80
#define  VI_SYS_REG_OFF0_VPSS1_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF0_IVE0_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF0_IVE0_AXI_BUSY_EN_OFFSET 8
#define  VI_SYS_REG_OFF0_IVE0_AXI_BUSY_EN_MASK   0x100
#define  VI_SYS_REG_OFF0_IVE0_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF1_ISP_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF1_ISP_AXI_BUSY_EN_OFFSET 9
#define  VI_SYS_REG_OFF1_ISP_AXI_BUSY_EN_MASK   0x200
#define  VI_SYS_REG_OFF1_ISP_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF1_VPSS2_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF1_VPSS2_AXI_BUSY_EN_OFFSET 10
#define  VI_SYS_REG_OFF1_VPSS2_AXI_BUSY_EN_MASK   0x400
#define  VI_SYS_REG_OFF1_VPSS2_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF1_VPSS3_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF1_VPSS3_AXI_BUSY_EN_OFFSET 11
#define  VI_SYS_REG_OFF1_VPSS3_AXI_BUSY_EN_MASK   0x800
#define  VI_SYS_REG_OFF1_VPSS3_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF1_IVE1_AXI_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF1_IVE1_AXI_BUSY_EN_OFFSET 12
#define  VI_SYS_REG_OFF1_IVE1_AXI_BUSY_EN_MASK   0x1000
#define  VI_SYS_REG_OFF1_IVE1_AXI_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_RT_IP_ALWAYS_BUSY_EN   0xd8
#define  VI_SYS_REG_RT_IP_ALWAYS_BUSY_EN_OFFSET 13
#define  VI_SYS_REG_RT_IP_ALWAYS_BUSY_EN_MASK   0x2000
#define  VI_SYS_REG_RT_IP_ALWAYS_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF0_IP_ALWAYS_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF0_IP_ALWAYS_BUSY_EN_OFFSET 14
#define  VI_SYS_REG_OFF0_IP_ALWAYS_BUSY_EN_MASK   0x4000
#define  VI_SYS_REG_OFF0_IP_ALWAYS_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_OFF1_IP_ALWAYS_BUSY_EN   0xd8
#define  VI_SYS_REG_OFF1_IP_ALWAYS_BUSY_EN_OFFSET 15
#define  VI_SYS_REG_OFF1_IP_ALWAYS_BUSY_EN_MASK   0x8000
#define  VI_SYS_REG_OFF1_IP_ALWAYS_BUSY_EN_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M1   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_OW_ISP_M1_MASK   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M1_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_ISP_M1   0x100
#define  VI_SYS_REG_ARQOS_OW_ISP_M1_OFFSET 1
#define  VI_SYS_REG_ARQOS_OW_ISP_M1_MASK   0x2
#define  VI_SYS_REG_ARQOS_OW_ISP_M1_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M2   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M2_OFFSET 2
#define  VI_SYS_REG_AWQOS_OW_ISP_M2_MASK   0x4
#define  VI_SYS_REG_AWQOS_OW_ISP_M2_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_ISP_M2   0x100
#define  VI_SYS_REG_ARQOS_OW_ISP_M2_OFFSET 3
#define  VI_SYS_REG_ARQOS_OW_ISP_M2_MASK   0x8
#define  VI_SYS_REG_ARQOS_OW_ISP_M2_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M3   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M3_OFFSET 4
#define  VI_SYS_REG_AWQOS_OW_ISP_M3_MASK   0x10
#define  VI_SYS_REG_AWQOS_OW_ISP_M3_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_ISP_M3   0x100
#define  VI_SYS_REG_ARQOS_OW_ISP_M3_OFFSET 5
#define  VI_SYS_REG_ARQOS_OW_ISP_M3_MASK   0x20
#define  VI_SYS_REG_ARQOS_OW_ISP_M3_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M4   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M4_OFFSET 6
#define  VI_SYS_REG_AWQOS_OW_ISP_M4_MASK   0x40
#define  VI_SYS_REG_AWQOS_OW_ISP_M4_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_ISP_M4   0x100
#define  VI_SYS_REG_ARQOS_OW_ISP_M4_OFFSET 7
#define  VI_SYS_REG_ARQOS_OW_ISP_M4_MASK   0x80
#define  VI_SYS_REG_ARQOS_OW_ISP_M4_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M5   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M5_OFFSET 8
#define  VI_SYS_REG_AWQOS_OW_ISP_M5_MASK   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M5_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_ISP_M5   0x100
#define  VI_SYS_REG_ARQOS_OW_ISP_M5_OFFSET 9
#define  VI_SYS_REG_ARQOS_OW_ISP_M5_MASK   0x200
#define  VI_SYS_REG_ARQOS_OW_ISP_M5_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_ISP_M6   0x100
#define  VI_SYS_REG_AWQOS_OW_ISP_M6_OFFSET 10
#define  VI_SYS_REG_AWQOS_OW_ISP_M6_MASK   0x400
#define  VI_SYS_REG_AWQOS_OW_ISP_M6_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_ISP_M6   0x100
#define  VI_SYS_REG_ARQOS_OW_ISP_M6_OFFSET 11
#define  VI_SYS_REG_ARQOS_OW_ISP_M6_MASK   0x800
#define  VI_SYS_REG_ARQOS_OW_ISP_M6_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_VPSS0_M1   0x100
#define  VI_SYS_REG_AWQOS_OW_VPSS0_M1_OFFSET 12
#define  VI_SYS_REG_AWQOS_OW_VPSS0_M1_MASK   0x1000
#define  VI_SYS_REG_AWQOS_OW_VPSS0_M1_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_VPSS0_M1   0x100
#define  VI_SYS_REG_ARQOS_OW_VPSS0_M1_OFFSET 13
#define  VI_SYS_REG_ARQOS_OW_VPSS0_M1_MASK   0x2000
#define  VI_SYS_REG_ARQOS_OW_VPSS0_M1_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_VPSS1_M1   0x100
#define  VI_SYS_REG_AWQOS_OW_VPSS1_M1_OFFSET 14
#define  VI_SYS_REG_AWQOS_OW_VPSS1_M1_MASK   0x4000
#define  VI_SYS_REG_AWQOS_OW_VPSS1_M1_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_VPSS1_M1   0x100
#define  VI_SYS_REG_ARQOS_OW_VPSS1_M1_OFFSET 15
#define  VI_SYS_REG_ARQOS_OW_VPSS1_M1_MASK   0x8000
#define  VI_SYS_REG_ARQOS_OW_VPSS1_M1_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_VPSS2_M1   0x100
#define  VI_SYS_REG_AWQOS_OW_VPSS2_M1_OFFSET 16
#define  VI_SYS_REG_AWQOS_OW_VPSS2_M1_MASK   0x10000
#define  VI_SYS_REG_AWQOS_OW_VPSS2_M1_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_VPSS2_M1   0x100
#define  VI_SYS_REG_ARQOS_OW_VPSS2_M1_OFFSET 17
#define  VI_SYS_REG_ARQOS_OW_VPSS2_M1_MASK   0x20000
#define  VI_SYS_REG_ARQOS_OW_VPSS2_M1_BITS   0x1
#define  VI_SYS_REG_AWQOS_OW_VPSS3_M1   0x100
#define  VI_SYS_REG_AWQOS_OW_VPSS3_M1_OFFSET 18
#define  VI_SYS_REG_AWQOS_OW_VPSS3_M1_MASK   0x40000
#define  VI_SYS_REG_AWQOS_OW_VPSS3_M1_BITS   0x1
#define  VI_SYS_REG_ARQOS_OW_VPSS3_M1   0x100
#define  VI_SYS_REG_ARQOS_OW_VPSS3_M1_OFFSET 19
#define  VI_SYS_REG_ARQOS_OW_VPSS3_M1_MASK   0x80000
#define  VI_SYS_REG_ARQOS_OW_VPSS3_M1_BITS   0x1
#define  VI_SYS_REG_AWQOS_ISP_M1   0x104
#define  VI_SYS_REG_AWQOS_ISP_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_ISP_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_ISP_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_ISP_M1   0x104
#define  VI_SYS_REG_ARQOS_ISP_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_ISP_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_ISP_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_ISP_M2   0x104
#define  VI_SYS_REG_AWQOS_ISP_M2_OFFSET 8
#define  VI_SYS_REG_AWQOS_ISP_M2_MASK   0xf00
#define  VI_SYS_REG_AWQOS_ISP_M2_BITS   0x4
#define  VI_SYS_REG_ARQOS_ISP_M2   0x104
#define  VI_SYS_REG_ARQOS_ISP_M2_OFFSET 12
#define  VI_SYS_REG_ARQOS_ISP_M2_MASK   0xf000
#define  VI_SYS_REG_ARQOS_ISP_M2_BITS   0x4
#define  VI_SYS_REG_AWQOS_ISP_M3   0x104
#define  VI_SYS_REG_AWQOS_ISP_M3_OFFSET 16
#define  VI_SYS_REG_AWQOS_ISP_M3_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_ISP_M3_BITS   0x4
#define  VI_SYS_REG_ARQOS_ISP_M3   0x104
#define  VI_SYS_REG_ARQOS_ISP_M3_OFFSET 20
#define  VI_SYS_REG_ARQOS_ISP_M3_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_ISP_M3_BITS   0x4
#define  VI_SYS_REG_AWQOS_ISP_M4   0x104
#define  VI_SYS_REG_AWQOS_ISP_M4_OFFSET 24
#define  VI_SYS_REG_AWQOS_ISP_M4_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_ISP_M4_BITS   0x4
#define  VI_SYS_REG_ARQOS_ISP_M4   0x104
#define  VI_SYS_REG_ARQOS_ISP_M4_OFFSET 28
#define  VI_SYS_REG_ARQOS_ISP_M4_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_ISP_M4_BITS   0x4
#define  VI_SYS_REG_AWQOS_ISP_M5   0x108
#define  VI_SYS_REG_AWQOS_ISP_M5_OFFSET 0
#define  VI_SYS_REG_AWQOS_ISP_M5_MASK   0xf
#define  VI_SYS_REG_AWQOS_ISP_M5_BITS   0x4
#define  VI_SYS_REG_ARQOS_ISP_M5   0x108
#define  VI_SYS_REG_ARQOS_ISP_M5_OFFSET 4
#define  VI_SYS_REG_ARQOS_ISP_M5_MASK   0xf0
#define  VI_SYS_REG_ARQOS_ISP_M5_BITS   0x4
#define  VI_SYS_REG_AWQOS_VPSS0_M1   0x108
#define  VI_SYS_REG_AWQOS_VPSS0_M1_OFFSET 8
#define  VI_SYS_REG_AWQOS_VPSS0_M1_MASK   0xf00
#define  VI_SYS_REG_AWQOS_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_VPSS0_M1   0x108
#define  VI_SYS_REG_ARQOS_VPSS0_M1_OFFSET 12
#define  VI_SYS_REG_ARQOS_VPSS0_M1_MASK   0xf000
#define  VI_SYS_REG_ARQOS_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_VPSS1_M1   0x108
#define  VI_SYS_REG_AWQOS_VPSS1_M1_OFFSET 16
#define  VI_SYS_REG_AWQOS_VPSS1_M1_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_VPSS1_M1   0x108
#define  VI_SYS_REG_ARQOS_VPSS1_M1_OFFSET 20
#define  VI_SYS_REG_ARQOS_VPSS1_M1_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_VPSS2_M1   0x108
#define  VI_SYS_REG_AWQOS_VPSS2_M1_OFFSET 24
#define  VI_SYS_REG_AWQOS_VPSS2_M1_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_VPSS2_M1   0x108
#define  VI_SYS_REG_ARQOS_VPSS2_M1_OFFSET 28
#define  VI_SYS_REG_ARQOS_VPSS2_M1_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_VPSS3_M1   0x10c
#define  VI_SYS_REG_AWQOS_VPSS3_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_VPSS3_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_VPSS3_M1   0x10c
#define  VI_SYS_REG_ARQOS_VPSS3_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_VPSS3_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M1   0x110
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M1   0x110
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M2   0x110
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M2_OFFSET 8
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M2_MASK   0xf00
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M2_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M2   0x110
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M2_OFFSET 12
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M2_MASK   0xf000
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M2_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M3   0x110
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M3_OFFSET 16
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M3_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M3_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M3   0x110
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M3_OFFSET 20
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M3_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M3_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M4   0x110
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M4_OFFSET 24
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M4_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M4_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M4   0x110
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M4_OFFSET 28
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M4_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M4_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M5   0x114
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M5_OFFSET 0
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M5_MASK   0xf
#define  VI_SYS_REG_AWQOS_OFFSET_ISP_M5_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M5   0x114
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M5_OFFSET 4
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M5_MASK   0xf0
#define  VI_SYS_REG_ARQOS_OFFSET_ISP_M5_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS0_M1   0x114
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS0_M1_OFFSET 8
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS0_M1_MASK   0xf00
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS0_M1   0x114
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS0_M1_OFFSET 12
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS0_M1_MASK   0xf000
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS1_M1   0x114
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS1_M1_OFFSET 16
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS1_M1_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS1_M1   0x114
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS1_M1_OFFSET 20
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS1_M1_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS2_M1   0x114
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS2_M1_OFFSET 24
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS2_M1_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS2_M1   0x114
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS2_M1_OFFSET 28
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS2_M1_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS3_M1   0x118
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS3_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS3_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_OFFSET_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS3_M1   0x118
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS3_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS3_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_OFFSET_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_ISP_M1   0x11c
#define  VI_SYS_REG_AWQOS_THRD_ISP_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_THRD_ISP_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_THRD_ISP_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M1   0x11c
#define  VI_SYS_REG_ARQOS_THRD_ISP_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_THRD_ISP_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_ISP_M2   0x11c
#define  VI_SYS_REG_AWQOS_THRD_ISP_M2_OFFSET 8
#define  VI_SYS_REG_AWQOS_THRD_ISP_M2_MASK   0xf00
#define  VI_SYS_REG_AWQOS_THRD_ISP_M2_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M2   0x11c
#define  VI_SYS_REG_ARQOS_THRD_ISP_M2_OFFSET 12
#define  VI_SYS_REG_ARQOS_THRD_ISP_M2_MASK   0xf000
#define  VI_SYS_REG_ARQOS_THRD_ISP_M2_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_ISP_M3   0x11c
#define  VI_SYS_REG_AWQOS_THRD_ISP_M3_OFFSET 16
#define  VI_SYS_REG_AWQOS_THRD_ISP_M3_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_THRD_ISP_M3_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M3   0x11c
#define  VI_SYS_REG_ARQOS_THRD_ISP_M3_OFFSET 20
#define  VI_SYS_REG_ARQOS_THRD_ISP_M3_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_THRD_ISP_M3_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_ISP_M4   0x11c
#define  VI_SYS_REG_AWQOS_THRD_ISP_M4_OFFSET 24
#define  VI_SYS_REG_AWQOS_THRD_ISP_M4_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_THRD_ISP_M4_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M4   0x11c
#define  VI_SYS_REG_ARQOS_THRD_ISP_M4_OFFSET 28
#define  VI_SYS_REG_ARQOS_THRD_ISP_M4_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_THRD_ISP_M4_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_ISP_M5   0x120
#define  VI_SYS_REG_AWQOS_THRD_ISP_M5_OFFSET 0
#define  VI_SYS_REG_AWQOS_THRD_ISP_M5_MASK   0xf
#define  VI_SYS_REG_AWQOS_THRD_ISP_M5_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M5   0x120
#define  VI_SYS_REG_ARQOS_THRD_ISP_M5_OFFSET 4
#define  VI_SYS_REG_ARQOS_THRD_ISP_M5_MASK   0xf0
#define  VI_SYS_REG_ARQOS_THRD_ISP_M5_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_VPSS0_M1   0x120
#define  VI_SYS_REG_AWQOS_THRD_VPSS0_M1_OFFSET 8
#define  VI_SYS_REG_AWQOS_THRD_VPSS0_M1_MASK   0xf00
#define  VI_SYS_REG_AWQOS_THRD_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_VPSS0_M1   0x120
#define  VI_SYS_REG_ARQOS_THRD_VPSS0_M1_OFFSET 12
#define  VI_SYS_REG_ARQOS_THRD_VPSS0_M1_MASK   0xf000
#define  VI_SYS_REG_ARQOS_THRD_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_VPSS1_M1   0x120
#define  VI_SYS_REG_AWQOS_THRD_VPSS1_M1_OFFSET 16
#define  VI_SYS_REG_AWQOS_THRD_VPSS1_M1_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_THRD_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_VPSS1_M1   0x120
#define  VI_SYS_REG_ARQOS_THRD_VPSS1_M1_OFFSET 20
#define  VI_SYS_REG_ARQOS_THRD_VPSS1_M1_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_THRD_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_VPSS2_M1   0x120
#define  VI_SYS_REG_AWQOS_THRD_VPSS2_M1_OFFSET 24
#define  VI_SYS_REG_AWQOS_THRD_VPSS2_M1_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_THRD_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_VPSS2_M1   0x120
#define  VI_SYS_REG_ARQOS_THRD_VPSS2_M1_OFFSET 28
#define  VI_SYS_REG_ARQOS_THRD_VPSS2_M1_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_THRD_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_THRD_VPSS3_M1   0x124
#define  VI_SYS_REG_AWQOS_THRD_VPSS3_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_THRD_VPSS3_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_THRD_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_THRD_VPSS3_M1   0x124
#define  VI_SYS_REG_ARQOS_THRD_VPSS3_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_THRD_VPSS3_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_THRD_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_PRIORITY_OW_RT_M1   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M1_OFFSET 0
#define  VI_SYS_REG_PRIORITY_OW_RT_M1_MASK   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M1_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M2   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M2_OFFSET 1
#define  VI_SYS_REG_PRIORITY_OW_RT_M2_MASK   0x2
#define  VI_SYS_REG_PRIORITY_OW_RT_M2_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M3   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M3_OFFSET 2
#define  VI_SYS_REG_PRIORITY_OW_RT_M3_MASK   0x4
#define  VI_SYS_REG_PRIORITY_OW_RT_M3_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M4   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M4_OFFSET 3
#define  VI_SYS_REG_PRIORITY_OW_RT_M4_MASK   0x8
#define  VI_SYS_REG_PRIORITY_OW_RT_M4_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M5   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M5_OFFSET 4
#define  VI_SYS_REG_PRIORITY_OW_RT_M5_MASK   0x10
#define  VI_SYS_REG_PRIORITY_OW_RT_M5_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M6   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M6_OFFSET 5
#define  VI_SYS_REG_PRIORITY_OW_RT_M6_MASK   0x20
#define  VI_SYS_REG_PRIORITY_OW_RT_M6_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M7   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M7_OFFSET 6
#define  VI_SYS_REG_PRIORITY_OW_RT_M7_MASK   0x40
#define  VI_SYS_REG_PRIORITY_OW_RT_M7_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M8   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M8_OFFSET 7
#define  VI_SYS_REG_PRIORITY_OW_RT_M8_MASK   0x80
#define  VI_SYS_REG_PRIORITY_OW_RT_M8_BITS   0x1
#define  VI_SYS_REG_PRIORITY_OW_RT_M9   0x128
#define  VI_SYS_REG_PRIORITY_OW_RT_M9_OFFSET 8
#define  VI_SYS_REG_PRIORITY_OW_RT_M9_MASK   0x100
#define  VI_SYS_REG_PRIORITY_OW_RT_M9_BITS   0x1
#define  VI_SYS_REG_PRIORITY_MODE_RT_M1   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M1_OFFSET 0
#define  VI_SYS_REG_PRIORITY_MODE_RT_M1_MASK   0x3
#define  VI_SYS_REG_PRIORITY_MODE_RT_M1_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M2   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M2_OFFSET 2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M2_MASK   0xc
#define  VI_SYS_REG_PRIORITY_MODE_RT_M2_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M3   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M3_OFFSET 4
#define  VI_SYS_REG_PRIORITY_MODE_RT_M3_MASK   0x30
#define  VI_SYS_REG_PRIORITY_MODE_RT_M3_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M4   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M4_OFFSET 6
#define  VI_SYS_REG_PRIORITY_MODE_RT_M4_MASK   0xc0
#define  VI_SYS_REG_PRIORITY_MODE_RT_M4_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M5   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M5_OFFSET 8
#define  VI_SYS_REG_PRIORITY_MODE_RT_M5_MASK   0x300
#define  VI_SYS_REG_PRIORITY_MODE_RT_M5_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M6   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M6_OFFSET 10
#define  VI_SYS_REG_PRIORITY_MODE_RT_M6_MASK   0xc00
#define  VI_SYS_REG_PRIORITY_MODE_RT_M6_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M7   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M7_OFFSET 12
#define  VI_SYS_REG_PRIORITY_MODE_RT_M7_MASK   0x3000
#define  VI_SYS_REG_PRIORITY_MODE_RT_M7_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M8   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M8_OFFSET 14
#define  VI_SYS_REG_PRIORITY_MODE_RT_M8_MASK   0xc000
#define  VI_SYS_REG_PRIORITY_MODE_RT_M8_BITS   0x2
#define  VI_SYS_REG_PRIORITY_MODE_RT_M9   0x12c
#define  VI_SYS_REG_PRIORITY_MODE_RT_M9_OFFSET 16
#define  VI_SYS_REG_PRIORITY_MODE_RT_M9_MASK   0x30000
#define  VI_SYS_REG_PRIORITY_MODE_RT_M9_BITS   0x2
#define  VI_SYS_REG_FIX_PRIORITY_RT_M1   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M1_OFFSET 0
#define  VI_SYS_REG_FIX_PRIORITY_RT_M1_MASK   0xf
#define  VI_SYS_REG_FIX_PRIORITY_RT_M1_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M2   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M2_OFFSET 4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M2_MASK   0xf0
#define  VI_SYS_REG_FIX_PRIORITY_RT_M2_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M3   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M3_OFFSET 8
#define  VI_SYS_REG_FIX_PRIORITY_RT_M3_MASK   0xf00
#define  VI_SYS_REG_FIX_PRIORITY_RT_M3_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M4   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M4_OFFSET 12
#define  VI_SYS_REG_FIX_PRIORITY_RT_M4_MASK   0xf000
#define  VI_SYS_REG_FIX_PRIORITY_RT_M4_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M5   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M5_OFFSET 16
#define  VI_SYS_REG_FIX_PRIORITY_RT_M5_MASK   0xf0000
#define  VI_SYS_REG_FIX_PRIORITY_RT_M5_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M6   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M6_OFFSET 20
#define  VI_SYS_REG_FIX_PRIORITY_RT_M6_MASK   0xf00000
#define  VI_SYS_REG_FIX_PRIORITY_RT_M6_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M7   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M7_OFFSET 24
#define  VI_SYS_REG_FIX_PRIORITY_RT_M7_MASK   0xf000000
#define  VI_SYS_REG_FIX_PRIORITY_RT_M7_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M8   0x130
#define  VI_SYS_REG_FIX_PRIORITY_RT_M8_OFFSET 28
#define  VI_SYS_REG_FIX_PRIORITY_RT_M8_MASK   0xf0000000
#define  VI_SYS_REG_FIX_PRIORITY_RT_M8_BITS   0x4
#define  VI_SYS_REG_FIX_PRIORITY_RT_M9   0x134
#define  VI_SYS_REG_FIX_PRIORITY_RT_M9_OFFSET 0
#define  VI_SYS_REG_FIX_PRIORITY_RT_M9_MASK   0xf
#define  VI_SYS_REG_FIX_PRIORITY_RT_M9_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M1   0x138
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M1   0x138
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M2   0x138
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M2_OFFSET 8
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M2_MASK   0xf00
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M2_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M2   0x138
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M2_OFFSET 12
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M2_MASK   0xf000
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M2_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M3   0x138
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M3_OFFSET 16
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M3_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M3_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M3   0x138
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M3_OFFSET 20
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M3_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M3_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M4   0x138
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M4_OFFSET 24
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M4_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M4_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M4   0x138
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M4_OFFSET 28
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M4_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M4_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M5   0x13c
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M5_OFFSET 0
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M5_MASK   0xf
#define  VI_SYS_REG_AWQOS_LOW_THRD_ISP_M5_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M5   0x13c
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M5_OFFSET 4
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M5_MASK   0xf0
#define  VI_SYS_REG_ARQOS_LOW_THRD_ISP_M5_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS0_M1   0x13c
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS0_M1_OFFSET 8
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS0_M1_MASK   0xf00
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS0_M1   0x13c
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS0_M1_OFFSET 12
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS0_M1_MASK   0xf000
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS0_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS1_M1   0x13c
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS1_M1_OFFSET 16
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS1_M1_MASK   0xf0000
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS1_M1   0x13c
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS1_M1_OFFSET 20
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS1_M1_MASK   0xf00000
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS1_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS2_M1   0x13c
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS2_M1_OFFSET 24
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS2_M1_MASK   0xf000000
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS2_M1   0x13c
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS2_M1_OFFSET 28
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS2_M1_MASK   0xf0000000
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS2_M1_BITS   0x4
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS3_M1   0x140
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS3_M1_OFFSET 0
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS3_M1_MASK   0xf
#define  VI_SYS_REG_AWQOS_LOW_THRD_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS3_M1   0x140
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS3_M1_OFFSET 4
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS3_M1_MASK   0xf0
#define  VI_SYS_REG_ARQOS_LOW_THRD_VPSS3_M1_BITS   0x4
#define  VI_SYS_REG_AWURGENT_THRD_LOW_EN   0x144
#define  VI_SYS_REG_AWURGENT_THRD_LOW_EN_OFFSET 0
#define  VI_SYS_REG_AWURGENT_THRD_LOW_EN_MASK   0x1
#define  VI_SYS_REG_AWURGENT_THRD_LOW_EN_BITS   0x1
#define  VI_SYS_REG_ARURGENT_THRD_LOW_EN   0x144
#define  VI_SYS_REG_ARURGENT_THRD_LOW_EN_OFFSET 1
#define  VI_SYS_REG_ARURGENT_THRD_LOW_EN_MASK   0x2
#define  VI_SYS_REG_ARURGENT_THRD_LOW_EN_BITS   0x1
#define  VI_SYS_REG_AWURGENT_IDLE_CLR   0x144
#define  VI_SYS_REG_AWURGENT_IDLE_CLR_OFFSET 2
#define  VI_SYS_REG_AWURGENT_IDLE_CLR_MASK   0x4
#define  VI_SYS_REG_AWURGENT_IDLE_CLR_BITS   0x1
#define  VI_SYS_REG_ARURGENT_IDLE_CLR   0x144
#define  VI_SYS_REG_ARURGENT_IDLE_CLR_OFFSET 3
#define  VI_SYS_REG_ARURGENT_IDLE_CLR_MASK   0x8
#define  VI_SYS_REG_ARURGENT_IDLE_CLR_BITS   0x1
#define  VI_SYS_REG_DUMMY0   0x148
#define  VI_SYS_REG_DUMMY0_OFFSET 0
#define  VI_SYS_REG_DUMMY0_MASK   0xffffffff
#define  VI_SYS_REG_DUMMY0_BITS   0x20
#define  VI_SYS_REG_DUMMY1   0x14c
#define  VI_SYS_REG_DUMMY1_OFFSET 0
#define  VI_SYS_REG_DUMMY1_MASK   0xffffffff
#define  VI_SYS_REG_DUMMY1_BITS   0x20
#define  VI_SYS_REG_DUMMY2   0x150
#define  VI_SYS_REG_DUMMY2_OFFSET 0
#define  VI_SYS_REG_DUMMY2_MASK   0xffffffff
#define  VI_SYS_REG_DUMMY2_BITS   0x20
#define  VI_SYS_REG_DUMMY3   0x154
#define  VI_SYS_REG_DUMMY3_OFFSET 0
#define  VI_SYS_REG_DUMMY3_MASK   0xffffffff
#define  VI_SYS_REG_DUMMY3_BITS   0x20
#define  VI_SYS_REG_DBG_BUS0   0x158
#define  VI_SYS_REG_DBG_BUS0_OFFSET 0
#define  VI_SYS_REG_DBG_BUS0_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS0_BITS   0x20
#define  VI_SYS_REG_DBG_BUS1   0x15c
#define  VI_SYS_REG_DBG_BUS1_OFFSET 0
#define  VI_SYS_REG_DBG_BUS1_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS1_BITS   0x20
#define  VI_SYS_REG_DBG_BUS2   0x160
#define  VI_SYS_REG_DBG_BUS2_OFFSET 0
#define  VI_SYS_REG_DBG_BUS2_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS2_BITS   0x20
#define  VI_SYS_REG_DBG_BUS3   0x168
#define  VI_SYS_REG_DBG_BUS3_OFFSET 0
#define  VI_SYS_REG_DBG_BUS3_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS3_BITS   0x20
#define  VI_SYS_REG_DBG_BUS4   0x16c
#define  VI_SYS_REG_DBG_BUS4_OFFSET 0
#define  VI_SYS_REG_DBG_BUS4_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS4_BITS   0x20
#define  VI_SYS_REG_DBG_BUS5   0x170
#define  VI_SYS_REG_DBG_BUS5_OFFSET 0
#define  VI_SYS_REG_DBG_BUS5_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS5_BITS   0x20
#define  VI_SYS_REG_DBG_BUS6   0x174
#define  VI_SYS_REG_DBG_BUS6_OFFSET 0
#define  VI_SYS_REG_DBG_BUS6_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS6_BITS   0x20
#define  VI_SYS_REG_DBG_BUS7   0x178
#define  VI_SYS_REG_DBG_BUS7_OFFSET 0
#define  VI_SYS_REG_DBG_BUS7_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS7_BITS   0x20
#define  VI_SYS_REG_DBG_BUS8   0x17c
#define  VI_SYS_REG_DBG_BUS8_OFFSET 0
#define  VI_SYS_REG_DBG_BUS8_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS8_BITS   0x20
#define  VI_SYS_REG_DBG_BUS9   0x180
#define  VI_SYS_REG_DBG_BUS9_OFFSET 0
#define  VI_SYS_REG_DBG_BUS9_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS9_BITS   0x20
#define  VI_SYS_REG_DBG_BUS10   0x184
#define  VI_SYS_REG_DBG_BUS10_OFFSET 0
#define  VI_SYS_REG_DBG_BUS10_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS10_BITS   0x20
#define  VI_SYS_REG_DBG_BUS11   0x188
#define  VI_SYS_REG_DBG_BUS11_OFFSET 0
#define  VI_SYS_REG_DBG_BUS11_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS11_BITS   0x20
#define  VI_SYS_REG_DBG_BUS12   0x18c
#define  VI_SYS_REG_DBG_BUS12_OFFSET 0
#define  VI_SYS_REG_DBG_BUS12_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS12_BITS   0x20
#define  VI_SYS_REG_DBG_BUS13   0x190
#define  VI_SYS_REG_DBG_BUS13_OFFSET 0
#define  VI_SYS_REG_DBG_BUS13_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS13_BITS   0x20
#define  VI_SYS_REG_DBG_BUS14   0x194
#define  VI_SYS_REG_DBG_BUS14_OFFSET 0
#define  VI_SYS_REG_DBG_BUS14_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS14_BITS   0x20
#define  VI_SYS_REG_DBG_BUS15   0x198
#define  VI_SYS_REG_DBG_BUS15_OFFSET 0
#define  VI_SYS_REG_DBG_BUS15_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS15_BITS   0x20
#define  VI_SYS_REG_DBG_BUS16   0x19c
#define  VI_SYS_REG_DBG_BUS16_OFFSET 0
#define  VI_SYS_REG_DBG_BUS16_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS16_BITS   0x20
#define  VI_SYS_REG_DBG_BUS17   0x1a0
#define  VI_SYS_REG_DBG_BUS17_OFFSET 0
#define  VI_SYS_REG_DBG_BUS17_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS17_BITS   0x20
#define  VI_SYS_REG_DBG_BUS18   0x1a4
#define  VI_SYS_REG_DBG_BUS18_OFFSET 0
#define  VI_SYS_REG_DBG_BUS18_MASK   0xffffffff
#define  VI_SYS_REG_DBG_BUS18_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M1_OUT   0x200
#define  VI_SYS_RT_AXI_MON_M1_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M1_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M1_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M1_OUT_1   0x204
#define  VI_SYS_RT_AXI_MON_M1_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M1_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M1_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M2_OUT   0x208
#define  VI_SYS_RT_AXI_MON_M2_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M2_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M2_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M2_OUT_1   0x20c
#define  VI_SYS_RT_AXI_MON_M2_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M2_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M2_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M3_OUT   0x210
#define  VI_SYS_RT_AXI_MON_M3_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M3_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M3_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M3_OUT_1   0x214
#define  VI_SYS_RT_AXI_MON_M3_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M3_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M3_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M4_OUT   0x218
#define  VI_SYS_RT_AXI_MON_M4_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M4_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M4_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M4_OUT_1   0x21c
#define  VI_SYS_RT_AXI_MON_M4_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M4_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M4_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M5_OUT   0x220
#define  VI_SYS_RT_AXI_MON_M5_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M5_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M5_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M5_OUT_1   0x224
#define  VI_SYS_RT_AXI_MON_M5_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M5_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M5_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M6_OUT   0x228
#define  VI_SYS_RT_AXI_MON_M6_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M6_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M6_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M6_OUT_1   0x22c
#define  VI_SYS_RT_AXI_MON_M6_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M6_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M6_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M7_OUT   0x230
#define  VI_SYS_RT_AXI_MON_M7_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M7_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M7_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M7_OUT_1   0x234
#define  VI_SYS_RT_AXI_MON_M7_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M7_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M7_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M8_OUT   0x238
#define  VI_SYS_RT_AXI_MON_M8_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M8_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M8_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M8_OUT_1   0x23c
#define  VI_SYS_RT_AXI_MON_M8_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M8_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M8_OUT_1_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M9_OUT   0x240
#define  VI_SYS_RT_AXI_MON_M9_OUT_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M9_OUT_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M9_OUT_BITS   0x20
#define  VI_SYS_RT_AXI_MON_M9_OUT_1   0x244
#define  VI_SYS_RT_AXI_MON_M9_OUT_1_OFFSET 0
#define  VI_SYS_RT_AXI_MON_M9_OUT_1_MASK   0xffffffff
#define  VI_SYS_RT_AXI_MON_M9_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M1_OUT   0x248
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_1   0x250
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M1_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M2_OUT   0x258
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_1   0x25c
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M2_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M3_OUT   0x260
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_1   0x264
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M3_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M4_OUT   0x268
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_1   0x26c
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M4_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M5_OUT   0x270
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_1   0x274
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M5_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M6_OUT   0x278
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_1   0x27c
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M6_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M7_OUT   0x280
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_1   0x284
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M7_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M8_OUT   0x288
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_1   0x28c
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M8_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M9_OUT   0x290
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_1   0x294
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M9_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M10_OUT   0x298
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_1   0x29c
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M10_OUT_1_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M11_OUT   0x2a0
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_BITS   0x20
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_1   0x2a4
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_1_OFFSET 0
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF0_AXI_MON_M11_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M1_OUT   0x2a8
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_1   0x2ac
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M1_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M2_OUT   0x2b0
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_1   0x2b4
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M2_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M3_OUT   0x2b8
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_1   0x2bc
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M3_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M4_OUT   0x2a0
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_1   0x2a4
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M4_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M5_OUT   0x2a8
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_1   0x2ac
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M5_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M6_OUT   0x2b0
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_1   0x2b4
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M6_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M7_OUT   0x2b8
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_1   0x2bc
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M7_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M8_OUT   0x2c0
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_1   0x2c4
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M8_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M9_OUT   0x2c8
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_1   0x2cc
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M9_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M10_OUT   0x2d0
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_1   0x2d4
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M10_OUT_1_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M11_OUT   0x2d8
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_BITS   0x20
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_1   0x2dc
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_1_OFFSET 0
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_1_MASK   0xffffffff
#define  VI_SYS_OFF1_AXI_MON_M11_OUT_1_BITS   0x20
