Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system.qsys --block-symbol-file --output-directory=C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system.qsys --synthesis=VERILOG --output-directory=C:\Users\micha\Desktop\Fourth_Year_Labs\ELEC_49X\project\fpga\soc\system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "system" instantiated altera_hps "hps_0"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: system: Done "system" with 5 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
