{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@335:345@HdlStmAssign", "                        sync_id_pending <= 1'b0;\n                end\n        end\nend\n\nassign sync_ready = 1'b1;\n\ngenerate if (ASYNC_SPI_CLK) begin\n\nwire spi_reset;\nad_rst i_spi_resetn (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[340, "assign sync_ready = 1'b1;\n"]], "Add": []}}