



#ifndef ASIC_REG_DCORE0_MME_QM_CGM_REGS_H_
#define ASIC_REG_DCORE0_MME_QM_CGM_REGS_H_



#define mmDCORE0_MME_QM_CGM_CFG 0x40CAD80

#define mmDCORE0_MME_QM_CGM_STS 0x40CAD84

#define mmDCORE0_MME_QM_CGM_CFG1 0x40CAD88

#endif 
