// Seed: 25938004
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  initial begin
    disable id_3;
  end
  assign id_2 = 1'b0;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    inout wor id_2,
    output wor id_3,
    input tri1 id_4,
    output wand id_5,
    input uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    output supply1 id_13,
    output wire id_14,
    output tri1 id_15,
    input uwire id_16,
    input supply1 id_17
);
  wire id_19;
  module_0(
      id_19, id_19
  );
  wire id_20;
endmodule
