#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 30 15:16:15 2021
# Process ID: 11115
# Current directory: /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga
# Command line: vivado fpga.xpr
# Log file: /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/vivado.log
# Journal file: /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
xterm: cannot load font "-Misc-Fixed-bold-R-*-*-13-120-75-75-C-60-ISO8859-1"
xterm: cannot load font "-Misc-Fixed-medium-R-*-*-13-120-75-75-C-120-ISO10646-1"
xterm: cannot load font "-Misc-Fixed-bold-R-*-*-13-120-75-75-C-120-ISO10646-1"
open_project fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/sdb1/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 7450.828 ; gain = 76.199 ; free physical = 125641 ; free virtual = 494040
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/junghan/corundum-original/fpga/common/rtl/tx_tso2.v /home/junghan/corundum-original/fpga/common/rtl/tx_tso.v}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 40
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_1'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_1'...
INFO: [Device 21-403] Loading part xcu250-figd2104-2-e
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmac_usplus_0'...
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'cmac_an_lt@2020.05' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cmac_usplus_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie4_uscale_plus_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pcie4_uscale_plus_0'...
INFO: [BD 41-1662] The design 'cms.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/synth/cms.v
VHDL Output written to : /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/sim/cms.v
VHDL Output written to : /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/hdl/cms_wrapper.v
======================================================================================================================================
CMS INFO : Loading fw/cms.elf file into Microblaze inst/shell_cmc_subsystem/inst/microblaze_cmc for cms_cms_subsystem_0_0
======================================================================================================================================
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cms_cms_subsystem_0_0_s_axi_ctrl'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bd_fb99_shell_cmc_subsystem_0_s_axi_ctrl_mgmt'...
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/microblaze_local_memory/lmb_bram/addrb'(32) to pin: '/microblaze_local_memory/ext_bram_if_ctrl_addr'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addrb'(32) to pin: '/axi_bram_ctrl_regmap_host/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addra'(32) to pin: '/axi_bram_ctrl_regmap_cmc/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/microblaze_local_memory/lmb_bram/addrb'(32) to pin: '/microblaze_local_memory/ext_bram_if_ctrl_addr'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addrb'(32) to pin: '/axi_bram_ctrl_regmap_host/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/reg_map_bram/addra'(32) to pin: '/axi_bram_ctrl_regmap_cmc/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_11/bd_43c9_axi_timebase_wdt_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_12/bd_43c9_axi_uartlite_satellite_0_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_13/bd_43c9_axi_uartlite_usb_0_ooc.xdc'
Exporting to file /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/hw_handoff/bd_fb99_shell_cmc_subsystem_0.hwh
Generated Block Design Tcl file /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/hw_handoff/bd_fb99_shell_cmc_subsystem_0_bd.tcl
Generated Hardware Definition File /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/synth/bd_fb99_shell_cmc_subsystem_0.hwdef
Exporting to file /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/hw_handoff/cms_cms_subsystem_0_0.hwh
Generated Block Design Tcl file /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/hw_handoff/cms_cms_subsystem_0_0_bd.tcl
Generated Hardware Definition File /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/synth/cms_cms_subsystem_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cms_subsystem_0 .
Exporting to file /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/hw_handoff/cms.hwh
Generated Block Design Tcl file /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/hw_handoff/cms_bd.tcl
Generated Hardware Definition File /home/junghan/corundum-original/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/synth/cms.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP cms_cms_subsystem_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_fb99_shell_cmc_subsystem_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_and_gate_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_bram_ctrl_firmware_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_bram_ctrl_regmap_cmc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_bram_ctrl_regmap_host_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_cmc_mb_rst_n_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_hbm_temp_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_mb_intr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_mutex_cmc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_mutex_host_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_qsfp_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_timebase_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_gpio_wdt_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_intc_cmc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_intc_host_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_timebase_wdt_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_uartlite_satellite_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_axi_uartlite_usb_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_build_info_cmc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_build_info_host_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_dlmb_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_freerun_counter_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_ilmb_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_lmb_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_lmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_microblaze_axi_vip_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_microblaze_cmc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_msp432_bsl_crc_gen_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_psreset_cmc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_reachout_axi_vip_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_reg_map_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_reset_inverter_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_43c9_xbar_1
[Wed Jun 30 15:20:43 2021] Launched bd_43c9_axi_bram_ctrl_regmap_host_0_synth_1, bd_43c9_freerun_counter_0_synth_1, bd_43c9_axi_gpio_qsfp_0_synth_1, bd_43c9_and_gate_0_synth_1, bd_43c9_reset_inverter_0_synth_1, bd_43c9_axi_intc_host_0_synth_1, bd_43c9_xbar_1_synth_1, bd_43c9_xbar_0_synth_1, bd_43c9_axi_uartlite_usb_0_synth_1, bd_43c9_axi_uartlite_satellite_0_synth_1, bd_43c9_axi_timebase_wdt_0_synth_1, bd_43c9_axi_gpio_mutex_host_0_synth_1, bd_43c9_axi_intc_cmc_0_synth_1, bd_43c9_axi_gpio_mutex_cmc_0_synth_1, bd_43c9_axi_gpio_mb_intr_0_synth_1, bd_43c9_axi_gpio_wdt_0_synth_1, bd_43c9_axi_gpio_hbm_temp_0_synth_1, bd_43c9_axi_gpio_cmc_mb_rst_n_0_synth_1, bd_43c9_axi_gpio_timebase_0_synth_1, bd_43c9_build_info_host_0_synth_1, bd_43c9_build_info_cmc_0_synth_1, bd_fb99_shell_cmc_subsystem_0_synth_1, bd_43c9_axi_bram_ctrl_firmware_0_synth_1, bd_43c9_dlmb_0_synth_1, bd_43c9_ilmb_0_synth_1, bd_43c9_lmb_bram_0_synth_1, bd_43c9_lmb_bram_if_cntlr_0_synth_1, bd_43c9_microblaze_cmc_0_synth_1, bd_43c9_axi_bram_ctrl_regmap_cmc_0_synth_1, bd_43c9_reg_map_bram_0_synth_1, bd_43c9_psreset_cmc_0_synth_1, bd_43c9_msp432_bsl_crc_gen_0_synth_1, bd_43c9_reachout_axi_vip_0_synth_1, bd_43c9_microblaze_axi_vip_0_synth_1, pcie4_uscale_plus_0_synth_1, cmac_usplus_0_synth_1, cmac_usplus_1_synth_1, cms_cms_subsystem_0_0_synth_1, synth_1...
Run output will be captured here:
bd_43c9_axi_bram_ctrl_regmap_host_0_synth_1: /home/junghan/version3/bd_43c9_axi_bram_ctrl_regmap_host_0_synth_1/runme.log
bd_43c9_freerun_counter_0_synth_1: /home/junghan/version3/bd_43c9_freerun_counter_0_synth_1/runme.log
bd_43c9_axi_gpio_qsfp_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_qsfp_0_synth_1/runme.log
bd_43c9_and_gate_0_synth_1: /home/junghan/version3/bd_43c9_and_gate_0_synth_1/runme.log
bd_43c9_reset_inverter_0_synth_1: /home/junghan/version3/bd_43c9_reset_inverter_0_synth_1/runme.log
bd_43c9_axi_intc_host_0_synth_1: /home/junghan/version3/bd_43c9_axi_intc_host_0_synth_1/runme.log
bd_43c9_xbar_1_synth_1: /home/junghan/version3/bd_43c9_xbar_1_synth_1/runme.log
bd_43c9_xbar_0_synth_1: /home/junghan/version3/bd_43c9_xbar_0_synth_1/runme.log
bd_43c9_axi_uartlite_usb_0_synth_1: /home/junghan/version3/bd_43c9_axi_uartlite_usb_0_synth_1/runme.log
bd_43c9_axi_uartlite_satellite_0_synth_1: /home/junghan/version3/bd_43c9_axi_uartlite_satellite_0_synth_1/runme.log
bd_43c9_axi_timebase_wdt_0_synth_1: /home/junghan/version3/bd_43c9_axi_timebase_wdt_0_synth_1/runme.log
bd_43c9_axi_gpio_mutex_host_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_mutex_host_0_synth_1/runme.log
bd_43c9_axi_intc_cmc_0_synth_1: /home/junghan/version3/bd_43c9_axi_intc_cmc_0_synth_1/runme.log
bd_43c9_axi_gpio_mutex_cmc_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_mutex_cmc_0_synth_1/runme.log
bd_43c9_axi_gpio_mb_intr_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_mb_intr_0_synth_1/runme.log
bd_43c9_axi_gpio_wdt_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_wdt_0_synth_1/runme.log
bd_43c9_axi_gpio_hbm_temp_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_hbm_temp_0_synth_1/runme.log
bd_43c9_axi_gpio_cmc_mb_rst_n_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_cmc_mb_rst_n_0_synth_1/runme.log
bd_43c9_axi_gpio_timebase_0_synth_1: /home/junghan/version3/bd_43c9_axi_gpio_timebase_0_synth_1/runme.log
bd_43c9_build_info_host_0_synth_1: /home/junghan/version3/bd_43c9_build_info_host_0_synth_1/runme.log
bd_43c9_build_info_cmc_0_synth_1: /home/junghan/version3/bd_43c9_build_info_cmc_0_synth_1/runme.log
bd_fb99_shell_cmc_subsystem_0_synth_1: /home/junghan/version3/bd_fb99_shell_cmc_subsystem_0_synth_1/runme.log
bd_43c9_axi_bram_ctrl_firmware_0_synth_1: /home/junghan/version3/bd_43c9_axi_bram_ctrl_firmware_0_synth_1/runme.log
bd_43c9_dlmb_0_synth_1: /home/junghan/version3/bd_43c9_dlmb_0_synth_1/runme.log
bd_43c9_ilmb_0_synth_1: /home/junghan/version3/bd_43c9_ilmb_0_synth_1/runme.log
bd_43c9_lmb_bram_0_synth_1: /home/junghan/version3/bd_43c9_lmb_bram_0_synth_1/runme.log
bd_43c9_lmb_bram_if_cntlr_0_synth_1: /home/junghan/version3/bd_43c9_lmb_bram_if_cntlr_0_synth_1/runme.log
bd_43c9_microblaze_cmc_0_synth_1: /home/junghan/version3/bd_43c9_microblaze_cmc_0_synth_1/runme.log
bd_43c9_axi_bram_ctrl_regmap_cmc_0_synth_1: /home/junghan/version3/bd_43c9_axi_bram_ctrl_regmap_cmc_0_synth_1/runme.log
bd_43c9_reg_map_bram_0_synth_1: /home/junghan/version3/bd_43c9_reg_map_bram_0_synth_1/runme.log
bd_43c9_psreset_cmc_0_synth_1: /home/junghan/version3/bd_43c9_psreset_cmc_0_synth_1/runme.log
bd_43c9_msp432_bsl_crc_gen_0_synth_1: /home/junghan/version3/bd_43c9_msp432_bsl_crc_gen_0_synth_1/runme.log
bd_43c9_reachout_axi_vip_0_synth_1: /home/junghan/version3/bd_43c9_reachout_axi_vip_0_synth_1/runme.log
bd_43c9_microblaze_axi_vip_0_synth_1: /home/junghan/version3/bd_43c9_microblaze_axi_vip_0_synth_1/runme.log
pcie4_uscale_plus_0_synth_1: /home/junghan/version3/pcie4_uscale_plus_0_synth_1/runme.log
cmac_usplus_0_synth_1: /home/junghan/version3/cmac_usplus_0_synth_1/runme.log
cmac_usplus_1_synth_1: /home/junghan/version3/cmac_usplus_1_synth_1/runme.log
cms_cms_subsystem_0_0_synth_1: /home/junghan/version3/cms_cms_subsystem_0_0_synth_1/runme.log
synth_1: /home/junghan/version3/synth_1/runme.log
[Wed Jun 30 15:20:51 2021] Launched impl_1...
Run output will be captured here: /home/junghan/version3/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:38 ; elapsed = 00:01:13 . Memory (MB): peak = 9071.383 ; gain = 1349.434 ; free physical = 122477 ; free virtual = 490997
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21320404T003A
set_property PROGRAM.FILE {/home/junghan/version3/impl_1/fpga.bit} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-1434] Device xcu250 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/junghan/version3/impl_1/fpga.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 10237.848 ; gain = 0.000 ; free physical = 121724 ; free virtual = 491092
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-1434] Device xcu250 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 30 16:26:37 2021...
