m255
K3
13
cModel Technology
dC:\Users\Juanma\Documents\CESE\CLP\TPs_CLP\Practica_VHDL\Ejercicio_8\barrel_shifter_Nbits\Simulacion
Econt4b
Z0 w1743993546
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dC:\Users\Juanma\Documents\CESE\CLP\TPs_CLP\Practica_VHDL\Ejercicio_10\cont4b\Simulacion
Z4 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b.vhd
Z5 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b.vhd
l0
L5
V0^nz2F29h5^?GQ1Q]H3AW1
Z6 OV;C;10.1d;51
32
Z7 !s108 1743993797.138000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b.vhd|
Z9 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 K0Q06@n931hFzg@0I<n[10
!i10b 1
Acont4b_arq
R1
R2
DEx4 work 6 cont4b 0 22 0^nz2F29h5^?GQ1Q]H3AW1
l32
L15
Va9WokTe^hoeaJ^azBVLmJ0
R6
32
R7
R8
R9
R10
R11
!s100 1dT=7N;XbN^Z0ezPW2h][0
!i10b 1
Econt4b_tb
Z12 w1743993791
R1
R2
R3
Z13 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b_tb.vhd
Z14 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b_tb.vhd
l0
L5
VZ8^]DX8B4`S5=?E6hnH1h2
R6
32
Z15 !s108 1743993797.293000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b_tb.vhd|
Z17 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/cont4b_tb.vhd|
R10
R11
!s100 [<>;6D0:BcXOUaK9c[NbH1
!i10b 1
Acont4b_tb_arq
R1
R2
DEx4 work 9 cont4b_tb 0 22 Z8^]DX8B4`S5=?E6hnH1h2
l26
L9
VfLn7=A5JN_mJi5B]c^oN02
R6
32
R15
R16
R17
R10
R11
!s100 oEaj@c7QK<`]nM4@B@Zi;0
!i10b 1
Ereg
Z18 w1743388535
R1
R2
R3
Z19 8C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/reg.vhd
Z20 FC:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/reg.vhd
l0
L5
VIJ0M^Kb<n4Dl1P80gD=N23
!s100 GeU:PzeC@3V:NAXCY51aZ3
R6
32
!i10b 1
Z21 !s108 1743993797.443000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/reg.vhd|
Z23 !s107 C:/Users/Juanma/Documents/CESE/CLP/TPs_CLP/Practica_VHDL/Ejercicio_10/cont4b/Fuentes/reg.vhd|
R10
R11
Areg_arq
R1
R2
Z24 DEx4 work 3 reg 0 22 IJ0M^Kb<n4Dl1P80gD=N23
l21
L19
Z25 VSBF5I?Kc2A2XA4kFf3N`g0
Z26 !s100 L9>_zD`^?RBKG64NXQ=kk2
R6
32
!i10b 1
R21
R22
R23
R10
R11
