{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512145371883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512145371890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 11:22:51 2017 " "Processing started: Fri Dec 01 11:22:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512145371890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1512145371890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off math_tests -c math_tests --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off math_tests -c math_tests --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1512145371890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1512145372553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1512145372553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_tests.vhd 2 1 " "Found 2 design units, including 1 entities, in source file math_tests.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_tests-math_tests_arch " "Found design unit 1: math_tests-math_tests_arch" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512145386635 ""} { "Info" "ISGN_ENTITY_NAME" "1 math_tests " "Found entity 1: math_tests" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512145386635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1512145386635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "math_tests " "Elaborating entity \"math_tests\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1512145386720 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"  9  mod   5  = 4\" math_tests.vhd(24) " "VHDL Report Statement at math_tests.vhd(24): \"  9  mod   5  = 4\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 24 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386721 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"  9  rem   5  = 4\" math_tests.vhd(25) " "VHDL Report Statement at math_tests.vhd(25): \"  9  rem   5  = 4\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 25 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386721 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"  9  mod (-5) = -1\" math_tests.vhd(26) " "VHDL Report Statement at math_tests.vhd(26): \"  9  mod (-5) = -1\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 26 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386721 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"  9  rem (-5) = 4\" math_tests.vhd(27) " "VHDL Report Statement at math_tests.vhd(27): \"  9  rem (-5) = 4\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 27 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386722 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"(-9) mod   5  = 1\" math_tests.vhd(28) " "VHDL Report Statement at math_tests.vhd(28): \"(-9) mod   5  = 1\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 28 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386722 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"(-9) rem   5  = -4\" math_tests.vhd(29) " "VHDL Report Statement at math_tests.vhd(29): \"(-9) rem   5  = -4\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 29 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386722 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"(-9) mod (-5) = -4\" math_tests.vhd(30) " "VHDL Report Statement at math_tests.vhd(30): \"(-9) mod (-5) = -4\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 30 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386722 "|math_tests"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"(-9) rem (-5) = -4\" math_tests.vhd(31) " "VHDL Report Statement at math_tests.vhd(31): \"(-9) rem (-5) = -4\" (NOTE)" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 31 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1512145386723 "|math_tests"}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "math_tests.vhd(32) " "VHDL Process Statement error at math_tests.vhd(32): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "math_tests.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Final_Katelyn_Charbonneau/vending_machine/math_tests/math_tests.vhd" 32 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Design Software" 0 -1 1512145386723 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1512145386723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512145387056 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 11:23:07 2017 " "Processing ended: Fri Dec 01 11:23:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512145387056 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512145387056 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512145387056 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1512145387056 ""}
