$date
	Thu May 05 16:04:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_xor_testbench $end
$var wire 1 ! out0 $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$scope module top_xor_inst $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 ! out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1!
1"
#20
1#
0"
#30
0!
1"
#40
