// Seed: 955621003
module module_0 (
    input supply1 id_0
    , id_3,
    output tri id_1
);
  assign module_1.id_0 = 0;
  always id_3 <= #id_3 id_0;
endmodule
module module_1 #(
    parameter id_1  = 32'd36,
    parameter id_11 = 32'd10
) (
    input supply0 id_0,
    output wor _id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    output wand id_6,
    input uwire id_7,
    input supply0 id_8,
    output wire id_9,
    input tri0 id_10,
    output tri _id_11,
    input wand id_12,
    input tri0 id_13,
    output tri1 id_14,
    output uwire id_15
);
  logic [id_1  -  -1 : 1 'b0] id_17[id_11 : -1];
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign id_15 = -1;
endmodule
