 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 50
        -max_paths 50
Design : priority_fsm
Version: U-2022.12-SP7-3
Date   : Mon Mar  3 20:46:58 2025
****************************************

Operating Conditions: NCCOM   Library: tcb018gbwp7ttc
Wire Load Model Mode: segmented

  Startpoint: ch_latch_q_reg[15]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[15]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[15]/Q (LHQD1BWP7T)        0.22       0.22 r
  U134/ZN (NR2XD0BWP7T)                    0.05       0.27 f
  U131/ZN (CKND2D0BWP7T)                   0.08       0.35 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.40 f
  last_o (out)                             0.00       0.40 f
  data arrival time                                   0.40
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[14]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[14]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[14]/Q (LHQD1BWP7T)        0.24       0.24 r
  U134/ZN (NR2XD0BWP7T)                    0.06       0.30 f
  U131/ZN (CKND2D0BWP7T)                   0.08       0.37 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.43 f
  last_o (out)                             0.00       0.43 f
  data arrival time                                   0.43
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[12]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[12]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[12]/Q (LHQD1BWP7T)        0.24       0.24 r
  U189/ZN (NR3D0BWP7T)                     0.07       0.30 f
  U131/ZN (CKND2D0BWP7T)                   0.07       0.38 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.43 f
  last_o (out)                             0.00       0.43 f
  data arrival time                                   0.43
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[15]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[15]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[15]/Q (LHQD1BWP7T)        0.21       0.21 f
  U134/ZN (NR2XD0BWP7T)                    0.08       0.28 r
  U131/ZN (CKND2D0BWP7T)                   0.07       0.36 f
  U130/ZN (NR2XD0BWP7T)                    0.07       0.43 r
  last_o (out)                             0.00       0.43 r
  data arrival time                                   0.43
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U222/ZN (ND3D0BWP7T)                     0.14       0.39 r
  U233/ZN (NR2XD0BWP7T)                    0.04       0.43 f
  ch_sel_o[9] (out)                        0.00       0.43 f
  data arrival time                                   0.43
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[5]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U222/ZN (ND3D0BWP7T)                     0.14       0.39 r
  U228/ZN (NR2XD0BWP7T)                    0.04       0.43 f
  ch_sel_o[5] (out)                        0.00       0.43 f
  data arrival time                                   0.43
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[6]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[6]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[6]/Q (LHQD1BWP7T)         0.22       0.22 r
  U202/ZN (NR4D0BWP7T)                     0.06       0.29 f
  U132/ZN (CKND2D0BWP7T)                   0.10       0.39 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.44 f
  last_o (out)                             0.00       0.44 f
  data arrival time                                   0.44
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[7]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[7]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[7]/Q (LHQD1BWP7T)         0.23       0.23 r
  U202/ZN (NR4D0BWP7T)                     0.06       0.29 f
  U132/ZN (CKND2D0BWP7T)                   0.10       0.39 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.44 f
  last_o (out)                             0.00       0.44 f
  data arrival time                                   0.44
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[4]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[4]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[4]/Q (LHQD1BWP7T)         0.24       0.24 r
  U202/ZN (NR4D0BWP7T)                     0.05       0.29 f
  U132/ZN (CKND2D0BWP7T)                   0.10       0.39 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.44 f
  last_o (out)                             0.00       0.44 f
  data arrival time                                   0.44
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[13]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[13]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[13]/Q (LHQD1BWP7T)        0.24       0.24 r
  U189/ZN (NR3D0BWP7T)                     0.08       0.31 f
  U131/ZN (CKND2D0BWP7T)                   0.07       0.39 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.44 f
  last_o (out)                             0.00       0.44 f
  data arrival time                                   0.44
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U222/ZN (ND3D0BWP7T)                     0.14       0.39 r
  U238/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[13] (out)                       0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U222/ZN (ND3D0BWP7T)                     0.14       0.39 r
  U223/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[1] (out)                        0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[5]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[5]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[5]/Q (LHQD1BWP7T)         0.24       0.24 r
  U202/ZN (NR4D0BWP7T)                     0.06       0.30 f
  U132/ZN (CKND2D0BWP7T)                   0.10       0.40 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.45 f
  last_o (out)                             0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.39 r
  U240/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[15] (out)                       0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.39 r
  U235/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[11] (out)                       0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.39 r
  U230/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[7] (out)                        0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.39 r
  U225/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[3] (out)                        0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U143/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U239/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[14] (out)                       0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U143/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U234/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[10] (out)                       0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U143/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U229/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[6] (out)                        0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U143/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U224/ZN (NR2XD0BWP7T)                    0.06       0.45 f
  ch_sel_o[2] (out)                        0.00       0.45 f
  data arrival time                                   0.45
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[14]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[14]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[14]/Q (LHQD1BWP7T)        0.22       0.22 f
  U134/ZN (NR2XD0BWP7T)                    0.09       0.31 r
  U131/ZN (CKND2D0BWP7T)                   0.07       0.38 f
  U130/ZN (NR2XD0BWP7T)                    0.07       0.46 r
  last_o (out)                             0.00       0.46 r
  data arrival time                                   0.46
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U240/ZN (NR2XD0BWP7T)                    0.06       0.46 f
  ch_sel_o[15] (out)                       0.00       0.46 f
  data arrival time                                   0.46
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U235/ZN (NR2XD0BWP7T)                    0.06       0.46 f
  ch_sel_o[11] (out)                       0.00       0.46 f
  data arrival time                                   0.46
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U230/ZN (NR2XD0BWP7T)                    0.06       0.46 f
  ch_sel_o[7] (out)                        0.00       0.46 f
  data arrival time                                   0.46
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.26       0.26 f
  U174/ZN (CKND2D0BWP7T)                   0.14       0.40 r
  U225/ZN (NR2XD0BWP7T)                    0.06       0.46 f
  ch_sel_o[3] (out)                        0.00       0.46 f
  data arrival time                                   0.46
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[3]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[3]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[3]/Q (LHQD1BWP7T)         0.22       0.22 r
  U184/ZN (NR4D0BWP7T)                     0.10       0.31 f
  U132/ZN (CKND2D0BWP7T)                   0.11       0.42 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.47 f
  last_o (out)                             0.00       0.47 f
  data arrival time                                   0.47
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[2]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[2]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[2]/Q (LHQD1BWP7T)         0.23       0.23 r
  U184/ZN (NR4D0BWP7T)                     0.10       0.32 f
  U132/ZN (CKND2D0BWP7T)                   0.11       0.44 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.48 f
  last_o (out)                             0.00       0.48 f
  data arrival time                                   0.48
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U184/ZN (NR4D0BWP7T)                     0.09       0.33 f
  U132/ZN (CKND2D0BWP7T)                   0.11       0.44 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.48 f
  last_o (out)                             0.00       0.48 f
  data arrival time                                   0.48
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U184/ZN (NR4D0BWP7T)                     0.10       0.33 f
  U132/ZN (CKND2D0BWP7T)                   0.11       0.44 r
  U130/ZN (NR2XD0BWP7T)                    0.05       0.49 f
  last_o (out)                             0.00       0.49 f
  data arrival time                                   0.49
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[2]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[2]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U137/ZN (INVD0BWP7T)                     0.06       0.33 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.46 r
  U225/ZN (NR2XD0BWP7T)                    0.04       0.50 f
  ch_sel_o[3] (out)                        0.00       0.50 f
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[2]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[2]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U137/ZN (INVD0BWP7T)                     0.06       0.33 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.46 r
  U224/ZN (NR2XD0BWP7T)                    0.04       0.50 f
  ch_sel_o[2] (out)                        0.00       0.50 f
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[2]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[2]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U137/ZN (INVD0BWP7T)                     0.06       0.33 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.46 r
  U223/ZN (NR2XD0BWP7T)                    0.04       0.50 f
  ch_sel_o[1] (out)                        0.00       0.50 f
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[2]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[2]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U137/ZN (INVD0BWP7T)                     0.06       0.33 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.46 r
  U221/ZN (NR2XD0BWP7T)                    0.04       0.50 f
  ch_sel_o[0] (out)                        0.00       0.50 f
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U222/ZN (ND3D0BWP7T)                     0.13       0.44 f
  U233/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[9] (out)                        0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[5]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U222/ZN (ND3D0BWP7T)                     0.13       0.44 f
  U228/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[5] (out)                        0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U222/ZN (ND3D0BWP7T)                     0.13       0.44 f
  U238/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[13] (out)                       0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U222/ZN (ND3D0BWP7T)                     0.13       0.44 f
  U223/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[1] (out)                        0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U240/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[15] (out)                       0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U235/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[11] (out)                       0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U230/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[7] (out)                        0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[0]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U225/ZN (NR2XD0BWP7T)                    0.07       0.50 r
  ch_sel_o[3] (out)                        0.00       0.50 r
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[4]
              (positive level-sensitive latch)
  Endpoint: last_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[4]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[4]/Q (LHQD1BWP7T)         0.22       0.22 f
  U202/ZN (NR4D0BWP7T)                     0.11       0.32 r
  U132/ZN (CKND2D0BWP7T)                   0.11       0.43 f
  U130/ZN (NR2XD0BWP7T)                    0.07       0.51 r
  last_o (out)                             0.00       0.51 r
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[3]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[3]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U138/ZN (INVD0BWP7T)                     0.06       0.34 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.47 r
  U225/ZN (NR2XD0BWP7T)                    0.04       0.51 f
  ch_sel_o[3] (out)                        0.00       0.51 f
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[3]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[3]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U138/ZN (INVD0BWP7T)                     0.06       0.34 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.47 r
  U224/ZN (NR2XD0BWP7T)                    0.04       0.51 f
  ch_sel_o[2] (out)                        0.00       0.51 f
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[3]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[3]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U138/ZN (INVD0BWP7T)                     0.06       0.34 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.47 r
  U223/ZN (NR2XD0BWP7T)                    0.04       0.51 f
  ch_sel_o[1] (out)                        0.00       0.51 f
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[3]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[3]/Q (DFCNQD1BWP7T)            0.27       0.27 r
  U138/ZN (INVD0BWP7T)                     0.06       0.34 f
  U139/ZN (CKND2D0BWP7T)                   0.13       0.47 r
  U221/ZN (NR2XD0BWP7T)                    0.04       0.51 f
  ch_sel_o[0] (out)                        0.00       0.51 f
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U240/ZN (NR2XD0BWP7T)                    0.07       0.51 r
  ch_sel_o[15] (out)                       0.00       0.51 r
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U235/ZN (NR2XD0BWP7T)                    0.07       0.51 r
  ch_sel_o[11] (out)                       0.00       0.51 r
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (DFCNQD1BWP7T)           0.00       0.00 r
  state_reg[1]/Q (DFCNQD1BWP7T)            0.30       0.30 r
  U174/ZN (CKND2D0BWP7T)                   0.14       0.44 f
  U230/ZN (NR2XD0BWP7T)                    0.07       0.51 r
  ch_sel_o[7] (out)                        0.00       0.51 r
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


1
