Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Wed Mar  6 09:54:28 2019
| Host             : DESKTOP-2QSU2MN running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.130        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.046        |
| Device Static (W)        | 0.084        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.023 |     4122 |       --- |             --- |
|   LUT as Logic           |     0.020 |     2146 |     63400 |            3.38 |
|   CARRY4                 |     0.002 |      384 |     15850 |            2.42 |
|   Register               |    <0.001 |      357 |    126800 |            0.28 |
|   LUT as Distributed RAM |    <0.001 |      560 |     19000 |            2.95 |
|   F7/F8 Muxes            |    <0.001 |      461 |     63400 |            0.73 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       28 |       --- |             --- |
| Signals                  |     0.021 |     3047 |       --- |             --- |
| DSPs                     |    <0.001 |        3 |       240 |            1.25 |
| I/O                      |    <0.001 |       23 |       210 |           10.95 |
| Static Power             |     0.084 |          |           |                 |
| Total                    |     0.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.061 |       0.046 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk_n  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| CPU                        |     0.046 |
|   ALU_instance             |     0.024 |
|   RAM_instance             |    <0.001 |
|     mem1_reg_0_255_0_0     |    <0.001 |
|     mem1_reg_0_255_1_1     |    <0.001 |
|     mem1_reg_0_255_2_2     |    <0.001 |
|     mem1_reg_0_255_3_3     |    <0.001 |
|     mem1_reg_0_255_4_4     |    <0.001 |
|     mem1_reg_0_255_5_5     |    <0.001 |
|     mem1_reg_0_255_6_6     |    <0.001 |
|     mem1_reg_0_255_7_7     |    <0.001 |
|     mem1_reg_256_511_0_0   |    <0.001 |
|     mem1_reg_256_511_1_1   |    <0.001 |
|     mem1_reg_256_511_2_2   |    <0.001 |
|     mem1_reg_256_511_3_3   |    <0.001 |
|     mem1_reg_256_511_4_4   |    <0.001 |
|     mem1_reg_256_511_5_5   |    <0.001 |
|     mem1_reg_256_511_6_6   |    <0.001 |
|     mem1_reg_256_511_7_7   |    <0.001 |
|     mem1_reg_512_767_0_0   |    <0.001 |
|     mem1_reg_512_767_1_1   |    <0.001 |
|     mem1_reg_512_767_2_2   |    <0.001 |
|     mem1_reg_512_767_3_3   |    <0.001 |
|     mem1_reg_512_767_4_4   |    <0.001 |
|     mem1_reg_512_767_5_5   |    <0.001 |
|     mem1_reg_512_767_6_6   |    <0.001 |
|     mem1_reg_512_767_7_7   |    <0.001 |
|     mem1_reg_768_1023_0_0  |    <0.001 |
|     mem1_reg_768_1023_1_1  |    <0.001 |
|     mem1_reg_768_1023_2_2  |    <0.001 |
|     mem1_reg_768_1023_3_3  |    <0.001 |
|     mem1_reg_768_1023_4_4  |    <0.001 |
|     mem1_reg_768_1023_5_5  |    <0.001 |
|     mem1_reg_768_1023_6_6  |    <0.001 |
|     mem1_reg_768_1023_7_7  |    <0.001 |
|     mem2_reg_0_255_0_0     |    <0.001 |
|     mem2_reg_0_255_1_1     |    <0.001 |
|     mem2_reg_0_255_2_2     |    <0.001 |
|     mem2_reg_0_255_3_3     |    <0.001 |
|     mem2_reg_0_255_4_4     |    <0.001 |
|     mem2_reg_0_255_5_5     |    <0.001 |
|     mem2_reg_0_255_6_6     |    <0.001 |
|     mem2_reg_0_255_7_7     |    <0.001 |
|     mem2_reg_256_511_0_0   |    <0.001 |
|     mem2_reg_256_511_1_1   |    <0.001 |
|     mem2_reg_256_511_2_2   |    <0.001 |
|     mem2_reg_256_511_3_3   |    <0.001 |
|     mem2_reg_256_511_4_4   |    <0.001 |
|     mem2_reg_256_511_5_5   |    <0.001 |
|     mem2_reg_256_511_6_6   |    <0.001 |
|     mem2_reg_256_511_7_7   |    <0.001 |
|     mem2_reg_512_767_0_0   |    <0.001 |
|     mem2_reg_512_767_1_1   |    <0.001 |
|     mem2_reg_512_767_2_2   |    <0.001 |
|     mem2_reg_512_767_3_3   |    <0.001 |
|     mem2_reg_512_767_4_4   |    <0.001 |
|     mem2_reg_512_767_5_5   |    <0.001 |
|     mem2_reg_512_767_6_6   |    <0.001 |
|     mem2_reg_512_767_7_7   |    <0.001 |
|     mem2_reg_768_1023_0_0  |    <0.001 |
|     mem2_reg_768_1023_1_1  |    <0.001 |
|     mem2_reg_768_1023_2_2  |    <0.001 |
|     mem2_reg_768_1023_3_3  |    <0.001 |
|     mem2_reg_768_1023_4_4  |    <0.001 |
|     mem2_reg_768_1023_5_5  |    <0.001 |
|     mem2_reg_768_1023_6_6  |    <0.001 |
|     mem2_reg_768_1023_7_7  |    <0.001 |
|     mem3_reg_0_255_0_0     |    <0.001 |
|     mem3_reg_0_255_1_1     |    <0.001 |
|     mem3_reg_0_255_2_2     |    <0.001 |
|     mem3_reg_0_255_3_3     |    <0.001 |
|     mem3_reg_0_255_4_4     |    <0.001 |
|     mem3_reg_0_255_5_5     |    <0.001 |
|     mem3_reg_0_255_6_6     |    <0.001 |
|     mem3_reg_0_255_7_7     |    <0.001 |
|     mem3_reg_256_511_0_0   |    <0.001 |
|     mem3_reg_256_511_1_1   |    <0.001 |
|     mem3_reg_256_511_2_2   |    <0.001 |
|     mem3_reg_256_511_3_3   |    <0.001 |
|     mem3_reg_256_511_4_4   |    <0.001 |
|     mem3_reg_256_511_5_5   |    <0.001 |
|     mem3_reg_256_511_6_6   |    <0.001 |
|     mem3_reg_256_511_7_7   |    <0.001 |
|     mem3_reg_512_767_0_0   |    <0.001 |
|     mem3_reg_512_767_1_1   |    <0.001 |
|     mem3_reg_512_767_2_2   |    <0.001 |
|     mem3_reg_512_767_3_3   |    <0.001 |
|     mem3_reg_512_767_4_4   |    <0.001 |
|     mem3_reg_512_767_5_5   |    <0.001 |
|     mem3_reg_512_767_6_6   |    <0.001 |
|     mem3_reg_512_767_7_7   |    <0.001 |
|     mem3_reg_768_1023_0_0  |    <0.001 |
|     mem3_reg_768_1023_1_1  |    <0.001 |
|     mem3_reg_768_1023_2_2  |    <0.001 |
|     mem3_reg_768_1023_3_3  |    <0.001 |
|     mem3_reg_768_1023_4_4  |    <0.001 |
|     mem3_reg_768_1023_5_5  |    <0.001 |
|     mem3_reg_768_1023_6_6  |    <0.001 |
|     mem3_reg_768_1023_7_7  |    <0.001 |
|     mem4_reg_0_255_0_0     |    <0.001 |
|     mem4_reg_0_255_1_1     |    <0.001 |
|     mem4_reg_0_255_2_2     |    <0.001 |
|     mem4_reg_0_255_3_3     |    <0.001 |
|     mem4_reg_0_255_4_4     |    <0.001 |
|     mem4_reg_0_255_5_5     |    <0.001 |
|     mem4_reg_0_255_6_6     |    <0.001 |
|     mem4_reg_0_255_7_7     |    <0.001 |
|     mem4_reg_256_511_0_0   |    <0.001 |
|     mem4_reg_256_511_1_1   |    <0.001 |
|     mem4_reg_256_511_2_2   |    <0.001 |
|     mem4_reg_256_511_3_3   |    <0.001 |
|     mem4_reg_256_511_4_4   |    <0.001 |
|     mem4_reg_256_511_5_5   |    <0.001 |
|     mem4_reg_256_511_6_6   |    <0.001 |
|     mem4_reg_256_511_7_7   |    <0.001 |
|     mem4_reg_512_767_0_0   |    <0.001 |
|     mem4_reg_512_767_1_1   |    <0.001 |
|     mem4_reg_512_767_2_2   |    <0.001 |
|     mem4_reg_512_767_3_3   |    <0.001 |
|     mem4_reg_512_767_4_4   |    <0.001 |
|     mem4_reg_512_767_5_5   |    <0.001 |
|     mem4_reg_512_767_6_6   |    <0.001 |
|     mem4_reg_512_767_7_7   |    <0.001 |
|     mem4_reg_768_1023_0_0  |    <0.001 |
|     mem4_reg_768_1023_1_1  |    <0.001 |
|     mem4_reg_768_1023_2_2  |    <0.001 |
|     mem4_reg_768_1023_3_3  |    <0.001 |
|     mem4_reg_768_1023_4_4  |    <0.001 |
|     mem4_reg_768_1023_5_5  |    <0.001 |
|     mem4_reg_768_1023_6_6  |    <0.001 |
|     mem4_reg_768_1023_7_7  |    <0.001 |
|   RegFile_instance         |    <0.001 |
|     regs_reg_r1_0_31_0_5   |    <0.001 |
|     regs_reg_r1_0_31_12_17 |    <0.001 |
|     regs_reg_r1_0_31_18_23 |    <0.001 |
|     regs_reg_r1_0_31_24_29 |    <0.001 |
|     regs_reg_r1_0_31_30_31 |    <0.001 |
|     regs_reg_r1_0_31_6_11  |    <0.001 |
|     regs_reg_r2_0_31_0_5   |    <0.001 |
|     regs_reg_r2_0_31_12_17 |    <0.001 |
|     regs_reg_r2_0_31_18_23 |    <0.001 |
|     regs_reg_r2_0_31_24_29 |    <0.001 |
|     regs_reg_r2_0_31_30_31 |    <0.001 |
|     regs_reg_r2_0_31_6_11  |    <0.001 |
|   choose_display_instance  |    <0.001 |
|     d                      |    <0.001 |
|   clock2                   |    <0.001 |
|   nolabel_line18           |     0.002 |
|     rate1                  |    <0.001 |
|     rate2                  |    <0.001 |
|     rate3                  |    <0.001 |
|     rate4                  |    <0.001 |
|   npc_instance             |    <0.001 |
|   pc_instance              |     0.018 |
|   pcenable_instance        |    <0.001 |
|     d                      |    <0.001 |
|   syscall_instance         |    <0.001 |
|   three_counter_instance   |     0.001 |
|     c1                     |    <0.001 |
|     c2                     |    <0.001 |
|     c3                     |    <0.001 |
+----------------------------+-----------+


