// Seed: 3571603073
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3;
  assign id_3[1'h0] = id_3;
  logic id_4 = id_4[1 :-1];
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd8,
    parameter id_3 = 32'd76
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  inout uwire id_2;
  inout wire _id_1;
  wire [1 'b0 ==  id_1 : id_3  -  (  id_1  )] id_9;
  assign id_2 = 1;
endmodule
