$date
	Tue Nov 23 21:27:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! res [1:0] $end
$var reg 1 " clk $end
$var reg 2 # in [1:0] $end
$scope module ha $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & carry $end
$var wire 1 ' sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
1%
0$
b1 #
0"
b1 !
$end
#1
1$
0%
b10 #
1"
#2
0'
b10 !
1&
1%
b11 #
0"
#3
b0 !
0&
0$
0%
b0 #
1"
#4
b1 !
1'
1%
b1 #
0"
#5
1$
0%
b10 #
1"
#6
0'
b10 !
1&
1%
b11 #
0"
#7
b0 !
0&
0$
0%
b0 #
1"
#8
b1 !
1'
1%
b1 #
0"
#9
1$
0%
b10 #
1"
#10
0'
b10 !
1&
1%
b11 #
0"
#11
b0 !
0&
0$
0%
b0 #
1"
#12
b1 !
1'
1%
b1 #
0"
#13
1$
0%
b10 #
1"
#14
0'
b10 !
1&
1%
b11 #
0"
#15
b0 !
0&
0$
0%
b0 #
1"
#16
b1 !
1'
1%
b1 #
0"
#17
1$
0%
b10 #
1"
#18
0'
b10 !
1&
1%
b11 #
0"
#19
b0 !
0&
0$
0%
b0 #
1"
#20
b1 !
1'
1%
b1 #
0"
