library verilog;
use verilog.vl_types.all;
entity controlpath_sv_unit is
end controlpath_sv_unit;
