ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   3              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   4              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   5              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   6              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   7              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
   8              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
   9              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  10              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  11              		.file	"stm32f10x_pwr.c"
  12              	@ GNU C17 (GNU Tools for Arm Embedded Processors 9-2019-q4-major) version 9.2.1 20191025 (release) 
  13              	@	compiled by GNU C version 5.3.1 20160211, GMP version 6.1.0, MPFR version 3.1.4, MPC version 1.0.
  14              	
  15              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  16              	@ options passed:  -I . -I .\usr_inc -I .\task_inc
  17              	@ -I .\stlib\CMSIS\CM3\CoreSupport
  18              	@ -I .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x
  19              	@ -I .\stlib\STM32F10x_StdPeriph_Driver\inc
  20              	@ -I .\stlib\STM32F10x_StdPeriph_Driver -I .\freertos\include
  21              	@ -I .\freertos\portable\GCC\ARM_CM3 -imultilib thumb/v7-m/nofp
  22              	@ -iprefix c:\program files (x86)\gnu tools arm embedded\9 2019-q4-major\bin\../lib/gcc/arm-none-ea
  23              	@ -isysroot c:\program files (x86)\gnu tools arm embedded\9 2019-q4-major\bin\../arm-none-eabi
  24              	@ -D__USES_INITFINI__ -D STM32F10X_HD -D USE_STDPERIPH_DRIVER
  25              	@ -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1
  26              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c -mcpu=cortex-m3
  27              	@ -mthumb -mfloat-abi=soft -march=armv7-m
  28              	@ -auxbase-strip .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.o -g
  29              	@ -gdwarf-2 -Os -Wall -fomit-frame-pointer -fverbose-asm
  30              	@ options enabled:  -faggressive-loop-optimizations -fassume-phsa
  31              	@ -fauto-inc-dec -fbranch-count-reg -fcaller-saves -fcode-hoisting
  32              	@ -fcombine-stack-adjustments -fcommon -fcompare-elim -fcprop-registers
  33              	@ -fcrossjumping -fcse-follow-jumps -fdefer-pop
  34              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  35              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  36              	@ -fexpensive-optimizations -fforward-propagate -ffp-int-builtin-inexact
  37              	@ -ffunction-cse -fgcse -fgcse-lm -fgnu-runtime -fgnu-unique
  38              	@ -fguess-branch-probability -fhoist-adjacent-loads -fident -fif-conversion
  39              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  40              	@ -finline-functions -finline-functions-called-once
  41              	@ -finline-small-functions -fipa-bit-cp -fipa-cp -fipa-icf
  42              	@ -fipa-icf-functions -fipa-icf-variables -fipa-profile -fipa-pure-const
  43              	@ -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra
  44              	@ -fipa-stack-alignment -fipa-vrp -fira-hoist-pressure
  45              	@ -fira-share-save-slots -fira-share-spill-slots
  46              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  47              	@ -fleading-underscore -flifetime-dse -flra-remat -flto-odr-type-merging
  48              	@ -fmath-errno -fmerge-constants -fmerge-debug-strings
  49              	@ -fmove-loop-invariants -fomit-frame-pointer -foptimize-sibling-calls
  50              	@ -fpartial-inlining -fpeephole -fpeephole2 -fplt -fprefetch-loop-arrays
  51              	@ -freg-struct-return -freorder-blocks -freorder-functions
  52              	@ -frerun-cse-after-loop -fsched-critical-path-heuristic
  53              	@ -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-interblock
  54              	@ -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic
  55              	@ -fsched-spec -fsched-spec-insn-heuristic -fsched-stalled-insns-dep
  56              	@ -fschedule-insns2 -fsection-anchors -fsemantic-interposition
  57              	@ -fshow-column -fshrink-wrap-separate -fsigned-zeros
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 2


  58              	@ -fsplit-ivs-in-unroller -fsplit-wide-types -fssa-backprop -fssa-phiopt
  59              	@ -fstdarg-opt -fstore-merging -fstrict-aliasing
  60              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  61              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  62              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop -ftree-cselim
  63              	@ -ftree-dce -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
  64              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  65              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pre
  66              	@ -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slsr
  67              	@ -ftree-sra -ftree-switch-conversion -ftree-tail-merge -ftree-ter
  68              	@ -ftree-vrp -funit-at-a-time -fvar-tracking -fvar-tracking-assignments
  69              	@ -fverbose-asm -fzero-initialized-in-bss -masm-syntax-unified -mbe32
  70              	@ -mfix-cortex-m3-ldrd -mlittle-endian -mpic-data-is-text-relative
  71              	@ -msched-prolog -mthumb -munaligned-access -mvectorize-with-neon-quad
  72              	
  73              		.text
  74              	.Ltext0:
  75              		.cfi_sections	.debug_frame
  76              		.align	1
  77              		.global	PWR_DeInit
  78              		.arch armv7-m
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu softvfp
  83              		.type	PWR_DeInit, %function
  84              	PWR_DeInit:
  85              	.LFB29:
  86              		.file 1 ".\\stlib\\STM32F10x_StdPeriph_Driver\\src\\stm32f10x_pwr.c"
   1:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
   2:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   ******************************************************************************
   3:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   ******************************************************************************
   9:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @attention
  10:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *
  11:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *
  18:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   ******************************************************************************
  20:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  21:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  22:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  26:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  28:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 3


  29:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  30:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  32:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  33:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */ 
  34:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  35:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  37:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  38:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  39:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
  40:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @}
  41:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  42:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  43:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  45:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  46:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  47:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  50:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  52:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  57:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  61:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  63:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  68:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  70:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  74:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  75:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
  76:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @}
  77:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  78:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  79:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  81:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  82:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  83:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
  84:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @}
  85:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 4


  86:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  87:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  89:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  90:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  91:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
  92:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @}
  93:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  94:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  95:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
  97:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
  98:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
  99:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 100:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @}
 101:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 102:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 103:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @{
 105:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 106:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 107:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 108:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  None
 110:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 111:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 112:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
  87              		.loc 1 113 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
 114:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  91              		.loc 1 114 3 view .LVU1
  92              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:113: {
 113:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  93              		.loc 1 113 1 is_stmt 0 view .LVU2
  94 0000 08B5     		push	{r3, lr}	@
  95              	.LCFI0:
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 3, -8
  98              		.cfi_offset 14, -4
  99              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:114:   RCC_APB1PeriphResetCmd(RCC_APB1Peri
 100              		.loc 1 114 3 view .LVU3
 101 0002 0121     		movs	r1, #1	@,
 102 0004 4FF08050 		mov	r0, #268435456	@,
 103 0008 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd		@
 104              	.LVL0:
 115:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 105              		.loc 1 115 3 is_stmt 1 view .LVU4
 106              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:116: }
 116:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 107              		.loc 1 116 1 is_stmt 0 view .LVU5
 108 000c BDE80840 		pop	{r3, lr}	@
 109              	.LCFI1:
 110              		.cfi_restore 14
 111              		.cfi_restore 3
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 5


 112              		.cfi_def_cfa_offset 0
 113              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:115:   RCC_APB1PeriphResetCmd(RCC_APB1Peri
 115:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 114              		.loc 1 115 3 view .LVU6
 115 0010 0021     		movs	r1, #0	@,
 116 0012 4FF08050 		mov	r0, #268435456	@,
 117 0016 FFF7FEBF 		b	RCC_APB1PeriphResetCmd		@
 118              	.LVL1:
 119              		.cfi_endproc
 120              	.LFE29:
 121              		.size	PWR_DeInit, .-PWR_DeInit
 122              		.align	1
 123              		.global	PWR_BackupAccessCmd
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu softvfp
 128              		.type	PWR_BackupAccessCmd, %function
 129              	PWR_BackupAccessCmd:
 130              	.LVL2:
 131              	.LFB30:
 117:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 118:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 119:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 123:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 124:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 132              		.loc 1 125 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 126:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 137              		.loc 1 127 3 view .LVU8
 128:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 138              		.loc 1 128 3 view .LVU9
 139              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:128:   *(__IO uint32_t *) CR_DBP_BB = (uin
 140              		.loc 1 128 32 is_stmt 0 view .LVU10
 141 001a 014B     		ldr	r3, .L3	@ tmp112,
 142 001c 1860     		str	r0, [r3]	@ NewState, MEM[(volatile uint32_t *)1108213792B]
 143              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:129: }
 129:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 144              		.loc 1 129 1 view .LVU11
 145 001e 7047     		bx	lr	@
 146              	.L4:
 147              		.align	2
 148              	.L3:
 149 0020 20000E42 		.word	1108213792
 150              		.cfi_endproc
 151              	.LFE30:
 152              		.size	PWR_BackupAccessCmd, .-PWR_BackupAccessCmd
 153              		.align	1
 154              		.global	PWR_PVDCmd
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 6


 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu softvfp
 159              		.type	PWR_PVDCmd, %function
 160              	PWR_PVDCmd:
 161              	.LVL3:
 162              	.LFB31:
 130:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 131:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 132:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 136:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 137:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 163              		.loc 1 138 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 139:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 168              		.loc 1 140 3 view .LVU13
 141:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 169              		.loc 1 141 3 view .LVU14
 170              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:141:   *(__IO uint32_t *) CR_PVDE_BB = (ui
 171              		.loc 1 141 33 is_stmt 0 view .LVU15
 172 0024 014B     		ldr	r3, .L6	@ tmp112,
 173 0026 1860     		str	r0, [r3]	@ NewState, MEM[(volatile uint32_t *)1108213776B]
 174              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:142: }
 142:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 175              		.loc 1 142 1 view .LVU16
 176 0028 7047     		bx	lr	@
 177              	.L7:
 178 002a 00BF     		.align	2
 179              	.L6:
 180 002c 10000E42 		.word	1108213776
 181              		.cfi_endproc
 182              	.LFE31:
 183              		.size	PWR_PVDCmd, .-PWR_PVDCmd
 184              		.align	1
 185              		.global	PWR_PVDLevelConfig
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 189              		.fpu softvfp
 190              		.type	PWR_PVDLevelConfig, %function
 191              	PWR_PVDLevelConfig:
 192              	.LVL4:
 193              	.LFB32:
 143:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 144:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 145:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 7


 148:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 157:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 158:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 194              		.loc 1 159 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 160:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 199              		.loc 1 160 3 view .LVU18
 161:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 200              		.loc 1 162 3 view .LVU19
 163:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 201              		.loc 1 163 3 view .LVU20
 202              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:163:   tmpreg = PWR->CR;
 203              		.loc 1 163 10 is_stmt 0 view .LVU21
 204 0030 034A     		ldr	r2, .L9	@ tmp114,
 205 0032 1368     		ldr	r3, [r2]	@ tmpreg, MEM[(struct PWR_TypeDef *)1073770496B].CR
 206              	.LVL5:
 164:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 207              		.loc 1 165 3 is_stmt 1 view .LVU22
 208              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:165:   tmpreg &= CR_PLS_MASK;
 209              		.loc 1 165 10 is_stmt 0 view .LVU23
 210 0034 23F0E003 		bic	r3, r3, #224	@ tmpreg, tmpreg,
 211              	.LVL6:
 166:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 212              		.loc 1 167 3 is_stmt 1 view .LVU24
 213              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:167:   tmpreg |= PWR_PVDLevel;
 214              		.loc 1 167 10 is_stmt 0 view .LVU25
 215 0038 0343     		orrs	r3, r3, r0	@, tmpreg, tmpreg, tmp116
 216              	.LVL7:
 168:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Store the new value */
 169:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 217              		.loc 1 169 3 is_stmt 1 view .LVU26
 218              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:169:   PWR->CR = tmpreg;
 219              		.loc 1 169 11 is_stmt 0 view .LVU27
 220 003a 1360     		str	r3, [r2]	@ tmpreg, MEM[(struct PWR_TypeDef *)1073770496B].CR
 221              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:170: }
 170:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 222              		.loc 1 170 1 view .LVU28
 223 003c 7047     		bx	lr	@
 224              	.L10:
 225 003e 00BF     		.align	2
 226              	.L9:
 227 0040 00700040 		.word	1073770496
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 8


 228              		.cfi_endproc
 229              	.LFE32:
 230              		.size	PWR_PVDLevelConfig, .-PWR_PVDLevelConfig
 231              		.align	1
 232              		.global	PWR_WakeUpPinCmd
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu softvfp
 237              		.type	PWR_WakeUpPinCmd, %function
 238              	PWR_WakeUpPinCmd:
 239              	.LVL8:
 240              	.LFB33:
 171:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 172:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 173:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 177:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 178:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 241              		.loc 1 179 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 180:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 246              		.loc 1 181 3 view .LVU30
 182:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 247              		.loc 1 182 3 view .LVU31
 248              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:182:   *(__IO uint32_t *) CSR_EWUP_BB = (u
 249              		.loc 1 182 34 is_stmt 0 view .LVU32
 250 0044 014B     		ldr	r3, .L12	@ tmp112,
 251 0046 1860     		str	r0, [r3]	@ NewState, MEM[(volatile uint32_t *)1108213920B]
 252              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:183: }
 183:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 253              		.loc 1 183 1 view .LVU33
 254 0048 7047     		bx	lr	@
 255              	.L13:
 256 004a 00BF     		.align	2
 257              	.L12:
 258 004c A0000E42 		.word	1108213920
 259              		.cfi_endproc
 260              	.LFE33:
 261              		.size	PWR_WakeUpPinCmd, .-PWR_WakeUpPinCmd
 262              		.align	1
 263              		.global	PWR_EnterSTOPMode
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu softvfp
 268              		.type	PWR_EnterSTOPMode, %function
 269              	PWR_EnterSTOPMode:
 270              	.LVL9:
 271              	.LFB34:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 9


 184:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 185:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 186:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 187:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 196:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 197:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 272              		.loc 1 198 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276              		@ link register save eliminated.
 199:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 277              		.loc 1 199 3 view .LVU35
 200:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 278              		.loc 1 201 3 view .LVU36
 202:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 279              		.loc 1 202 3 view .LVU37
 203:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 204:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 280              		.loc 1 205 3 view .LVU38
 281              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:205:   tmpreg = PWR->CR;
 282              		.loc 1 205 10 is_stmt 0 view .LVU39
 283 0050 0A4A     		ldr	r2, .L17	@ tmp119,
 284              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:216:   if(PWR_STOPEntry == PWR_STOPEntry_W
 206:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 208:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 210:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Store the new value */
 211:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 212:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 214:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 215:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 285              		.loc 1 216 5 view .LVU40
 286 0052 0129     		cmp	r1, #1	@ tmp127,
 287              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:205:   tmpreg = PWR->CR;
 205:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 288              		.loc 1 205 10 view .LVU41
 289 0054 1368     		ldr	r3, [r2]	@ tmpreg, MEM[(struct PWR_TypeDef *)1073770496B].CR
 290              	.LVL10:
 207:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 291              		.loc 1 207 3 is_stmt 1 view .LVU42
 292              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:207:   tmpreg &= CR_DS_MASK;
 207:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 10


 293              		.loc 1 207 10 is_stmt 0 view .LVU43
 294 0056 23F00303 		bic	r3, r3, #3	@ tmpreg, tmpreg,
 295              	.LVL11:
 209:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Store the new value */
 296              		.loc 1 209 3 is_stmt 1 view .LVU44
 297              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:209:   tmpreg |= PWR_Regulator;
 209:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Store the new value */
 298              		.loc 1 209 10 is_stmt 0 view .LVU45
 299 005a 43EA0003 		orr	r3, r3, r0	@ tmpreg, tmpreg, tmp126
 300              	.LVL12:
 211:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 301              		.loc 1 211 3 is_stmt 1 view .LVU46
 302              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:211:   PWR->CR = tmpreg;
 211:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 303              		.loc 1 211 11 is_stmt 0 view .LVU47
 304 005e 1360     		str	r3, [r2]	@ tmpreg, MEM[(struct PWR_TypeDef *)1073770496B].CR
 213:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 305              		.loc 1 213 3 is_stmt 1 view .LVU48
 306              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:213:   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 213:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 307              		.loc 1 213 12 is_stmt 0 view .LVU49
 308 0060 074B     		ldr	r3, .L17+4	@ tmp121,
 309              	.LVL13:
 213:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 310              		.loc 1 213 12 view .LVU50
 311 0062 1A69     		ldr	r2, [r3, #16]	@ _1, MEM[(struct SCB_Type *)3758157056B].SCR
 312              	.LVL14:
 213:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 313              		.loc 1 213 12 view .LVU51
 314 0064 42F00402 		orr	r2, r2, #4	@ _2, _1,
 315 0068 1A61     		str	r2, [r3, #16]	@ _2, MEM[(struct SCB_Type *)3758157056B].SCR
 316              	.LVL15:
 317              		.loc 1 216 3 is_stmt 1 view .LVU52
 318              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:216:   if(PWR_STOPEntry == PWR_STOPEntry_W
 319              		.loc 1 216 5 is_stmt 0 view .LVU53
 320 006a 05D1     		bne	.L15		@,
 217:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   {   
 218:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****     __WFI();
 321              		.loc 1 219 5 is_stmt 1 view .LVU54
 322              	.LBB8:
 323              	.LBI8:
 324              		.file 2 ".\\stlib\\CMSIS\\CM3\\CoreSupport/core_cm3.h"
   1:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @version  V1.30
   5:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
   7:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @note
   8:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
  10:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @par
  11:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 11


  15:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @par
  16:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
  22:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  24:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  27:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
  29:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * .
  34:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * . 
  38:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * .
  42:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * .
  46:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * .
  50:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * .
  54:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * .
  58:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
  60:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
  61:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  62:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -save */
  63:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e10  */
  64:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e530 */
  65:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e550 */
  66:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e754 */
  67:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e750 */
  68:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e528 */
  69:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*lint -e751 */
  70:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  71:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 12


  72:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****     - CMSIS version number
  75:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
  78:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
  79:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  80:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  extern "C" {
  82:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif 
  83:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  84:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  88:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  90:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  92:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
  95:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  96:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
  97:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
 100:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 101:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 102:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 103:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 104:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 105:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * IO definitions
 106:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 107:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 109:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 110:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #else
 113:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
 115:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 118:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 119:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 120:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*******************************************************************************
 121:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  @{
 125:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** */
 126:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 127:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 128:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 13


 129:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 131:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 132:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 133:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 134:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 150:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 151:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 154:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 155:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 156:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 157:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 178:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 182:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 185:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 14


 186:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 188:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 191:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 195:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 198:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 201:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 204:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 207:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 210:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 213:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 216:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 219:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 222:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 226:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 229:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 233:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 236:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 239:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 242:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 15


 243:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 245:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 248:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 251:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 255:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 258:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 261:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 265:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 268:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 271:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 274:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 277:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 280:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 284:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 287:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 290:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 293:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 296:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 299:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 16


 300:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 302:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 305:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 308:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 311:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****                                      
 314:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 317:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 320:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 323:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 327:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 330:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 333:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 337:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 340:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 343:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 347:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 350:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 353:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 356:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 17


 357:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 360:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 361:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 364:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 365:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 366:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 367:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** } SysTick_Type;
 372:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 373:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 377:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 380:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 383:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 386:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 390:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 394:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 398:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 401:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 405:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 406:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 409:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 410:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 411:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 412:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __O  union  
 413:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   {
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 18


 414:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 446:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 450:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 454:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 457:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 460:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 463:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 466:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 469:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 19


 471:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 472:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 475:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 479:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 483:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 487:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 491:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 494:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 498:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 499:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 502:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 503:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 504:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 505:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #else
 510:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
 512:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 514:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 518:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 522:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 525:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 20


 528:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 529:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 530:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 534:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 535:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 536:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 537:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 550:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 554:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 557:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 560:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 564:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 567:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 570:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 574:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 578:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 581:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 584:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 21


 585:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 588:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 591:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 594:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 597:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 600:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 603:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 606:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 609:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 612:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
 614:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 615:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 616:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   @{
 619:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 620:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** typedef struct
 621:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 622:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 628:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 632:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 635:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 638:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 641:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 22


 642:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 644:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 647:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 650:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 653:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 656:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 659:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 662:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 665:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 669:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 672:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 676:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 679:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 682:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 685:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 688:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 691:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 694:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 697:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 23


 699:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 700:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 703:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 706:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 709:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 713:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 714:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 722:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 729:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
 733:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 734:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 736:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 737:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /*******************************************************************************
 738:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 741:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 745:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 749:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 753:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 24


 756:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 757:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif
 758:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 759:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 760:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 762:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 765:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 768:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __WFI                             __wfi
 770:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 784:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 785:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 790:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 791:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 792:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 794:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 796:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 798:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 800:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 801:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 803:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 805:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 808:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 810:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 811:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 25


 813:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 815:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Cortex processor register
 817:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 818:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 820:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 821:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 823:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 825:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 828:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 830:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 831:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 833:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return         reversed value
 835:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 836:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 838:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 840:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 841:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 843:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return         reversed value
 845:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 846:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 848:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 850:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 851:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 853:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 854:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 856:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 858:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 860:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 861:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 863:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return BasePriority
 864:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 865:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 867:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 869:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 26


 870:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 872:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 874:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the base priority register
 875:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 876:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 878:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 879:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 881:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return PriMask
 882:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 883:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 885:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 887:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 888:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 890:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 892:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 894:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 896:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 897:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 899:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return FaultMask
 900:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 901:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 903:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 905:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 906:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 908:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 910:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 912:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 914:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 915:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * 
 917:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return Control value
 918:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 919:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 921:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 923:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 924:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 926:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  control  Control value
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 27


 927:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 928:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the control register
 929:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 930:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 932:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 934:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 935:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 937:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 939:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 941:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 942:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 944:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return BasePriority
 945:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 946:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 948:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 950:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
 953:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 954:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 955:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 957:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 959:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the base priority register
 960:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 961:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 963:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
 966:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 967:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 968:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 970:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return PriMask
 971:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 972:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 974:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 976:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
 979:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 980:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 981:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 983:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 28


 984:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 985:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
 987:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
 989:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
 992:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
 993:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
 994:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 996:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return FaultMask
 997:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
 998:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1000:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
1002:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
1005:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1006:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1007:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1009:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1011:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1013:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
1015:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
1018:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1019:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1020:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * 
1022:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return Control value
1023:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1024:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1026:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
1028:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   return(__regControl);
1030:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
1031:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1032:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1033:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1035:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1037:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Set the control register
1038:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1039:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** {
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 29


1041:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****   __regControl = control;
1043:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** }
1044:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1045:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1047:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1048:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1049:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1052:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1055:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1058:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1064:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1076:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1077:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1078:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1080:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1082:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1084:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1086:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1087:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1089:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1091:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1094:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1096:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1097:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 30


1098:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1099:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1101:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Cortex processor register
1103:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1104:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1106:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1107:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1109:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1111:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1114:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1116:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1117:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1119:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        reversed value
1121:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1122:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1124:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1126:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1127:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1129:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        reversed value
1131:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1132:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1134:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1136:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1137:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1139:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1142:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1144:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1146:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1147:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1149:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1152:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1154:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 31


1155:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1156:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1157:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1159:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1162:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1164:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1166:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1167:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1169:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1173:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1175:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1177:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1178:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1180:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1184:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1186:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1188:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /**
1189:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1191:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  *
1195:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h ****  */
1197:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1199:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1200:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1201:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1204:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1207:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** 
1210:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 32


 325              		.loc 2 1211 22 view .LVU55
 326              	.LBB9:
 327              		.loc 2 1211 53 view .LVU56
 328              		.syntax unified
 329              	@ 1211 ".\stlib\CMSIS\CM3\CoreSupport/core_cm3.h" 1
 330 006c 30BF     		wfi
 331              	@ 0 "" 2
 332              		.thumb
 333              		.syntax unified
 334              	.L16:
 335              	.LBE9:
 336              	.LBE8:
 220:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   }
 221:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   else
 222:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   {
 223:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****     __WFE();
 225:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   }
 226:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 227:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 337              		.loc 1 228 3 view .LVU57
 338              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:228:   SCB->SCR &= (uint32_t)~((uint32_t)S
 339              		.loc 1 228 12 is_stmt 0 view .LVU58
 340 006e 1A69     		ldr	r2, [r3, #16]	@ _3, MEM[(struct SCB_Type *)3758157056B].SCR
 341 0070 22F00402 		bic	r2, r2, #4	@ _4, _3,
 342 0074 1A61     		str	r2, [r3, #16]	@ _4, MEM[(struct SCB_Type *)3758157056B].SCR
 343              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:229: }
 229:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 344              		.loc 1 229 1 view .LVU59
 345 0076 7047     		bx	lr	@
 346              	.L15:
 224:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   }
 347              		.loc 1 224 5 is_stmt 1 view .LVU60
 348              	.LBB10:
 349              	.LBI10:
1212:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 350              		.loc 2 1212 22 view .LVU61
 351              	.LBB11:
 352              		.loc 2 1212 53 view .LVU62
 353              		.syntax unified
 354              	@ 1212 ".\stlib\CMSIS\CM3\CoreSupport/core_cm3.h" 1
 355 0078 20BF     		wfe
 356              	@ 0 "" 2
 357              	@ .\stlib\CMSIS\CM3\CoreSupport/core_cm3.h:1212: static __INLINE void __WFE()                      
 358              		.loc 2 1212 1 is_stmt 0 view .LVU63
 359              		.thumb
 360              		.syntax unified
 361 007a F8E7     		b	.L16		@
 362              	.L18:
 363              		.align	2
 364              	.L17:
 365 007c 00700040 		.word	1073770496
 366 0080 00ED00E0 		.word	-536810240
 367              	.LBE11:
 368              	.LBE10:
 369              		.cfi_endproc
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 33


 370              	.LFE34:
 371              		.size	PWR_EnterSTOPMode, .-PWR_EnterSTOPMode
 372              		.align	1
 373              		.global	PWR_EnterSTANDBYMode
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu softvfp
 378              		.type	PWR_EnterSTANDBYMode, %function
 379              	PWR_EnterSTANDBYMode:
 380              	.LFB35:
 230:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 231:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 232:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  None
 234:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 235:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 236:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 381              		.loc 1 237 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		@ link register save eliminated.
 238:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 386              		.loc 1 239 3 view .LVU65
 387              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:239:   PWR->CR |= PWR_CR_CWUF;
 388              		.loc 1 239 11 is_stmt 0 view .LVU66
 389 0084 074B     		ldr	r3, .L20	@ tmp116,
 390 0086 1A68     		ldr	r2, [r3]	@ _1, MEM[(struct PWR_TypeDef *)1073770496B].CR
 391 0088 42F00402 		orr	r2, r2, #4	@ _2, _1,
 392 008c 1A60     		str	r2, [r3]	@ _2, MEM[(struct PWR_TypeDef *)1073770496B].CR
 240:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 393              		.loc 1 241 3 is_stmt 1 view .LVU67
 394              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:241:   PWR->CR |= PWR_CR_PDDS;
 395              		.loc 1 241 11 is_stmt 0 view .LVU68
 396 008e 1A68     		ldr	r2, [r3]	@ _3, MEM[(struct PWR_TypeDef *)1073770496B].CR
 397 0090 42F00202 		orr	r2, r2, #2	@ _4, _3,
 398 0094 1A60     		str	r2, [r3]	@ _4, MEM[(struct PWR_TypeDef *)1073770496B].CR
 242:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 399              		.loc 1 243 3 is_stmt 1 view .LVU69
 400              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:243:   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 401              		.loc 1 243 12 is_stmt 0 view .LVU70
 402 0096 044A     		ldr	r2, .L20+4	@ tmp120,
 403 0098 1369     		ldr	r3, [r2, #16]	@ _5, MEM[(struct SCB_Type *)3758157056B].SCR
 404 009a 43F00403 		orr	r3, r3, #4	@ _6, _5,
 405 009e 1361     		str	r3, [r2, #16]	@ _6, MEM[(struct SCB_Type *)3758157056B].SCR
 244:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   __force_stores();
 247:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** #endif
 248:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   __WFI();
 406              		.loc 1 249 3 is_stmt 1 view .LVU71
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 34


 407              	.LBB12:
 408              	.LBI12:
1211:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 409              		.loc 2 1211 22 view .LVU72
 410              	.LBB13:
1211:.\stlib\CMSIS\CM3\CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 411              		.loc 2 1211 53 view .LVU73
 412              		.syntax unified
 413              	@ 1211 ".\stlib\CMSIS\CM3\CoreSupport/core_cm3.h" 1
 414 00a0 30BF     		wfi
 415              	@ 0 "" 2
 416              		.thumb
 417              		.syntax unified
 418              	.LBE13:
 419              	.LBE12:
 420              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:250: }
 250:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 421              		.loc 1 250 1 is_stmt 0 view .LVU74
 422 00a2 7047     		bx	lr	@
 423              	.L21:
 424              		.align	2
 425              	.L20:
 426 00a4 00700040 		.word	1073770496
 427 00a8 00ED00E0 		.word	-536810240
 428              		.cfi_endproc
 429              	.LFE35:
 430              		.size	PWR_EnterSTANDBYMode, .-PWR_EnterSTANDBYMode
 431              		.align	1
 432              		.global	PWR_GetFlagStatus
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 436              		.fpu softvfp
 437              		.type	PWR_GetFlagStatus, %function
 438              	PWR_GetFlagStatus:
 439              	.LVL16:
 440              	.LFB36:
 251:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 252:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 253:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 261:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 441              		.loc 1 262 1 is_stmt 1 view -0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 263:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 446              		.loc 1 263 3 view .LVU76
 264:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 35


 265:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 447              		.loc 1 265 3 view .LVU77
 266:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   
 267:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 448              		.loc 1 267 3 view .LVU78
 449              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:267:   if ((PWR->CSR & PWR_FLAG) != (uint3
 450              		.loc 1 267 11 is_stmt 0 view .LVU79
 451 00ac 034B     		ldr	r3, .L23	@ tmp115,
 452 00ae 5B68     		ldr	r3, [r3, #4]	@ _1, MEM[(struct PWR_TypeDef *)1073770496B].CSR
 453              	.LVL17:
 268:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   {
 269:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****     bitstatus = SET;
 270:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   }
 271:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   else
 272:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   {
 273:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****     bitstatus = RESET;
 274:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   }
 275:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   return bitstatus;
 454              		.loc 1 276 3 is_stmt 1 view .LVU80
 455              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:267:   if ((PWR->CSR & PWR_FLAG) != (uint3
 267:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   {
 456              		.loc 1 267 6 is_stmt 0 view .LVU81
 457 00b0 0342     		tst	r3, r0	@ _1, tmp120
 458              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:277: }
 277:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 459              		.loc 1 277 1 view .LVU82
 460 00b2 14BF     		ite	ne
 461 00b4 0120     		movne	r0, #1	@,
 462              	.LVL18:
 463              		.loc 1 277 1 view .LVU83
 464 00b6 0020     		moveq	r0, #0	@,
 465 00b8 7047     		bx	lr	@
 466              	.L24:
 467 00ba 00BF     		.align	2
 468              	.L23:
 469 00bc 00700040 		.word	1073770496
 470              		.cfi_endproc
 471              	.LFE36:
 472              		.size	PWR_GetFlagStatus, .-PWR_GetFlagStatus
 473              		.align	1
 474              		.global	PWR_ClearFlag
 475              		.syntax unified
 476              		.thumb
 477              		.thumb_func
 478              		.fpu softvfp
 479              		.type	PWR_ClearFlag, %function
 480              	PWR_ClearFlag:
 481              	.LVL19:
 482              	.LFB37:
 278:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** 
 279:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** /**
 280:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 36


 285:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   * @retval None
 286:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   */
 287:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** {
 483              		.loc 1 288 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 289:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 488              		.loc 1 290 3 view .LVU85
 291:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****          
 292:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 489              		.loc 1 292 3 view .LVU86
 490              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:292:   PWR->CR |=  PWR_FLAG << 2;
 491              		.loc 1 292 11 is_stmt 0 view .LVU87
 492 00c0 024A     		ldr	r2, .L26	@ tmp114,
 493 00c2 1368     		ldr	r3, [r2]	@ _1, MEM[(struct PWR_TypeDef *)1073770496B].CR
 494 00c4 43EA8003 		orr	r3, r3, r0, lsl #2	@ _3, _1, tmp117,
 495 00c8 1360     		str	r3, [r2]	@ _3, MEM[(struct PWR_TypeDef *)1073770496B].CR
 496              	@ .\stlib\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c:293: }
 293:.\stlib\STM32F10x_StdPeriph_Driver\src/stm32f10x_pwr.c **** }
 497              		.loc 1 293 1 view .LVU88
 498 00ca 7047     		bx	lr	@
 499              	.L27:
 500              		.align	2
 501              	.L26:
 502 00cc 00700040 		.word	1073770496
 503              		.cfi_endproc
 504              	.LFE37:
 505              		.size	PWR_ClearFlag, .-PWR_ClearFlag
 506              	.Letext0:
 507              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 508              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 509              		.file 5 ".\\stlib\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x/system_stm32f10x.h"
 510              		.file 6 ".\\stlib\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x/stm32f10x.h"
 511              		.file 7 ".\\stlib\\STM32F10x_StdPeriph_Driver\\inc/stm32f10x_rcc.h"
 512              		.section	.debug_info,"",%progbits
 513              	.Ldebug_info0:
 514 0000 42050000 		.4byte	0x542
 515 0004 0200     		.2byte	0x2
 516 0006 00000000 		.4byte	.Ldebug_abbrev0
 517 000a 04       		.byte	0x4
 518 000b 01       		.uleb128 0x1
 519 000c 3E000000 		.4byte	.LASF54
 520 0010 0C       		.byte	0xc
 521 0011 15010000 		.4byte	.LASF55
 522 0015 12000000 		.4byte	.LASF56
 523 0019 00000000 		.4byte	.Ltext0
 524 001d D0000000 		.4byte	.Letext0
 525 0021 00000000 		.4byte	.Ldebug_line0
 526 0025 02       		.uleb128 0x2
 527 0026 01       		.byte	0x1
 528 0027 06       		.byte	0x6
 529 0028 01020000 		.4byte	.LASF0
 530 002c 03       		.uleb128 0x3
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 37


 531 002d CD010000 		.4byte	.LASF3
 532 0031 03       		.byte	0x3
 533 0032 2B       		.byte	0x2b
 534 0033 18       		.byte	0x18
 535 0034 38000000 		.4byte	0x38
 536 0038 02       		.uleb128 0x2
 537 0039 01       		.byte	0x1
 538 003a 08       		.byte	0x8
 539 003b F3010000 		.4byte	.LASF1
 540 003f 02       		.uleb128 0x2
 541 0040 02       		.byte	0x2
 542 0041 05       		.byte	0x5
 543 0042 77010000 		.4byte	.LASF2
 544 0046 03       		.uleb128 0x3
 545 0047 EB000000 		.4byte	.LASF4
 546 004b 03       		.byte	0x3
 547 004c 39       		.byte	0x39
 548 004d 19       		.byte	0x19
 549 004e 52000000 		.4byte	0x52
 550 0052 02       		.uleb128 0x2
 551 0053 02       		.byte	0x2
 552 0054 07       		.byte	0x7
 553 0055 71020000 		.4byte	.LASF5
 554 0059 02       		.uleb128 0x2
 555 005a 04       		.byte	0x4
 556 005b 05       		.byte	0x5
 557 005c C4010000 		.4byte	.LASF6
 558 0060 03       		.uleb128 0x3
 559 0061 E0000000 		.4byte	.LASF7
 560 0065 03       		.byte	0x3
 561 0066 4F       		.byte	0x4f
 562 0067 19       		.byte	0x19
 563 0068 6C000000 		.4byte	0x6c
 564 006c 02       		.uleb128 0x2
 565 006d 04       		.byte	0x4
 566 006e 07       		.byte	0x7
 567 006f E6020000 		.4byte	.LASF8
 568 0073 02       		.uleb128 0x2
 569 0074 08       		.byte	0x8
 570 0075 05       		.byte	0x5
 571 0076 94010000 		.4byte	.LASF9
 572 007a 02       		.uleb128 0x2
 573 007b 08       		.byte	0x8
 574 007c 07       		.byte	0x7
 575 007d 0D020000 		.4byte	.LASF10
 576 0081 04       		.uleb128 0x4
 577 0082 04       		.byte	0x4
 578 0083 05       		.byte	0x5
 579 0084 696E7400 		.ascii	"int\000"
 580 0088 05       		.uleb128 0x5
 581 0089 81000000 		.4byte	0x81
 582 008d 02       		.uleb128 0x2
 583 008e 04       		.byte	0x4
 584 008f 07       		.byte	0x7
 585 0090 2A020000 		.4byte	.LASF11
 586 0094 03       		.uleb128 0x3
 587 0095 4C010000 		.4byte	.LASF12
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 38


 588 0099 04       		.byte	0x4
 589 009a 18       		.byte	0x18
 590 009b 13       		.byte	0x13
 591 009c 2C000000 		.4byte	0x2c
 592 00a0 05       		.uleb128 0x5
 593 00a1 94000000 		.4byte	0x94
 594 00a5 03       		.uleb128 0x3
 595 00a6 37020000 		.4byte	.LASF13
 596 00aa 04       		.byte	0x4
 597 00ab 24       		.byte	0x24
 598 00ac 14       		.byte	0x14
 599 00ad 46000000 		.4byte	0x46
 600 00b1 03       		.uleb128 0x3
 601 00b2 66010000 		.4byte	.LASF14
 602 00b6 04       		.byte	0x4
 603 00b7 30       		.byte	0x30
 604 00b8 14       		.byte	0x14
 605 00b9 60000000 		.4byte	0x60
 606 00bd 05       		.uleb128 0x5
 607 00be B1000000 		.4byte	0xb1
 608 00c2 06       		.uleb128 0x6
 609 00c3 BD000000 		.4byte	0xbd
 610 00c7 07       		.uleb128 0x7
 611 00c8 74       		.byte	0x74
 612 00c9 02       		.byte	0x2
 613 00ca 9B       		.byte	0x9b
 614 00cb 09       		.byte	0x9
 615 00cc EE010000 		.4byte	0x1ee
 616 00d0 08       		.uleb128 0x8
 617 00d1 F6000000 		.4byte	.LASF15
 618 00d5 02       		.byte	0x2
 619 00d6 9D       		.byte	0x9d
 620 00d7 11       		.byte	0x11
 621 00d8 C2000000 		.4byte	0xc2
 622 00dc 02       		.byte	0x2
 623 00dd 23       		.byte	0x23
 624 00de 00       		.uleb128 0
 625 00df 08       		.uleb128 0x8
 626 00e0 8F010000 		.4byte	.LASF16
 627 00e4 02       		.byte	0x2
 628 00e5 9E       		.byte	0x9e
 629 00e6 11       		.byte	0x11
 630 00e7 BD000000 		.4byte	0xbd
 631 00eb 02       		.byte	0x2
 632 00ec 23       		.byte	0x23
 633 00ed 04       		.uleb128 0x4
 634 00ee 08       		.uleb128 0x8
 635 00ef 92020000 		.4byte	.LASF17
 636 00f3 02       		.byte	0x2
 637 00f4 9F       		.byte	0x9f
 638 00f5 11       		.byte	0x11
 639 00f6 BD000000 		.4byte	0xbd
 640 00fa 02       		.byte	0x2
 641 00fb 23       		.byte	0x23
 642 00fc 08       		.uleb128 0x8
 643 00fd 08       		.uleb128 0x8
 644 00fe ED010000 		.4byte	.LASF18
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 39


 645 0102 02       		.byte	0x2
 646 0103 A0       		.byte	0xa0
 647 0104 11       		.byte	0x11
 648 0105 BD000000 		.4byte	0xbd
 649 0109 02       		.byte	0x2
 650 010a 23       		.byte	0x23
 651 010b 0C       		.uleb128 0xc
 652 010c 09       		.uleb128 0x9
 653 010d 53435200 		.ascii	"SCR\000"
 654 0111 02       		.byte	0x2
 655 0112 A1       		.byte	0xa1
 656 0113 11       		.byte	0x11
 657 0114 BD000000 		.4byte	0xbd
 658 0118 02       		.byte	0x2
 659 0119 23       		.byte	0x23
 660 011a 10       		.uleb128 0x10
 661 011b 09       		.uleb128 0x9
 662 011c 43435200 		.ascii	"CCR\000"
 663 0120 02       		.byte	0x2
 664 0121 A2       		.byte	0xa2
 665 0122 11       		.byte	0x11
 666 0123 BD000000 		.4byte	0xbd
 667 0127 02       		.byte	0x2
 668 0128 23       		.byte	0x23
 669 0129 14       		.uleb128 0x14
 670 012a 09       		.uleb128 0x9
 671 012b 53485000 		.ascii	"SHP\000"
 672 012f 02       		.byte	0x2
 673 0130 A3       		.byte	0xa3
 674 0131 11       		.byte	0x11
 675 0132 FE010000 		.4byte	0x1fe
 676 0136 02       		.byte	0x2
 677 0137 23       		.byte	0x23
 678 0138 18       		.uleb128 0x18
 679 0139 08       		.uleb128 0x8
 680 013a 24020000 		.4byte	.LASF19
 681 013e 02       		.byte	0x2
 682 013f A4       		.byte	0xa4
 683 0140 11       		.byte	0x11
 684 0141 BD000000 		.4byte	0xbd
 685 0145 02       		.byte	0x2
 686 0146 23       		.byte	0x23
 687 0147 24       		.uleb128 0x24
 688 0148 08       		.uleb128 0x8
 689 0149 D7010000 		.4byte	.LASF20
 690 014d 02       		.byte	0x2
 691 014e A5       		.byte	0xa5
 692 014f 11       		.byte	0x11
 693 0150 BD000000 		.4byte	0xbd
 694 0154 02       		.byte	0x2
 695 0155 23       		.byte	0x23
 696 0156 28       		.uleb128 0x28
 697 0157 08       		.uleb128 0x8
 698 0158 BC020000 		.4byte	.LASF21
 699 015c 02       		.byte	0x2
 700 015d A6       		.byte	0xa6
 701 015e 11       		.byte	0x11
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 40


 702 015f BD000000 		.4byte	0xbd
 703 0163 02       		.byte	0x2
 704 0164 23       		.byte	0x23
 705 0165 2C       		.uleb128 0x2c
 706 0166 08       		.uleb128 0x8
 707 0167 9C020000 		.4byte	.LASF22
 708 016b 02       		.byte	0x2
 709 016c A7       		.byte	0xa7
 710 016d 11       		.byte	0x11
 711 016e BD000000 		.4byte	0xbd
 712 0172 02       		.byte	0x2
 713 0173 23       		.byte	0x23
 714 0174 30       		.uleb128 0x30
 715 0175 08       		.uleb128 0x8
 716 0176 5A020000 		.4byte	.LASF23
 717 017a 02       		.byte	0x2
 718 017b A8       		.byte	0xa8
 719 017c 11       		.byte	0x11
 720 017d BD000000 		.4byte	0xbd
 721 0181 02       		.byte	0x2
 722 0182 23       		.byte	0x23
 723 0183 34       		.uleb128 0x34
 724 0184 08       		.uleb128 0x8
 725 0185 10010000 		.4byte	.LASF24
 726 0189 02       		.byte	0x2
 727 018a A9       		.byte	0xa9
 728 018b 11       		.byte	0x11
 729 018c BD000000 		.4byte	0xbd
 730 0190 02       		.byte	0x2
 731 0191 23       		.byte	0x23
 732 0192 38       		.uleb128 0x38
 733 0193 08       		.uleb128 0x8
 734 0194 1A030000 		.4byte	.LASF25
 735 0198 02       		.byte	0x2
 736 0199 AA       		.byte	0xaa
 737 019a 11       		.byte	0x11
 738 019b BD000000 		.4byte	0xbd
 739 019f 02       		.byte	0x2
 740 01a0 23       		.byte	0x23
 741 01a1 3C       		.uleb128 0x3c
 742 01a2 09       		.uleb128 0x9
 743 01a3 50465200 		.ascii	"PFR\000"
 744 01a7 02       		.byte	0x2
 745 01a8 AB       		.byte	0xab
 746 01a9 11       		.byte	0x11
 747 01aa 18020000 		.4byte	0x218
 748 01ae 02       		.byte	0x2
 749 01af 23       		.byte	0x23
 750 01b0 40       		.uleb128 0x40
 751 01b1 09       		.uleb128 0x9
 752 01b2 44465200 		.ascii	"DFR\000"
 753 01b6 02       		.byte	0x2
 754 01b7 AC       		.byte	0xac
 755 01b8 11       		.byte	0x11
 756 01b9 C2000000 		.4byte	0xc2
 757 01bd 02       		.byte	0x2
 758 01be 23       		.byte	0x23
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 41


 759 01bf 48       		.uleb128 0x48
 760 01c0 09       		.uleb128 0x9
 761 01c1 41445200 		.ascii	"ADR\000"
 762 01c5 02       		.byte	0x2
 763 01c6 AD       		.byte	0xad
 764 01c7 11       		.byte	0x11
 765 01c8 C2000000 		.4byte	0xc2
 766 01cc 02       		.byte	0x2
 767 01cd 23       		.byte	0x23
 768 01ce 4C       		.uleb128 0x4c
 769 01cf 08       		.uleb128 0x8
 770 01d0 C1020000 		.4byte	.LASF26
 771 01d4 02       		.byte	0x2
 772 01d5 AE       		.byte	0xae
 773 01d6 11       		.byte	0x11
 774 01d7 32020000 		.4byte	0x232
 775 01db 02       		.byte	0x2
 776 01dc 23       		.byte	0x23
 777 01dd 50       		.uleb128 0x50
 778 01de 08       		.uleb128 0x8
 779 01df 97020000 		.4byte	.LASF27
 780 01e3 02       		.byte	0x2
 781 01e4 AF       		.byte	0xaf
 782 01e5 11       		.byte	0x11
 783 01e6 4C020000 		.4byte	0x24c
 784 01ea 02       		.byte	0x2
 785 01eb 23       		.byte	0x23
 786 01ec 60       		.uleb128 0x60
 787 01ed 00       		.byte	0
 788 01ee 0A       		.uleb128 0xa
 789 01ef A0000000 		.4byte	0xa0
 790 01f3 FE010000 		.4byte	0x1fe
 791 01f7 0B       		.uleb128 0xb
 792 01f8 8D000000 		.4byte	0x8d
 793 01fc 0B       		.byte	0xb
 794 01fd 00       		.byte	0
 795 01fe 05       		.uleb128 0x5
 796 01ff EE010000 		.4byte	0x1ee
 797 0203 0A       		.uleb128 0xa
 798 0204 C2000000 		.4byte	0xc2
 799 0208 13020000 		.4byte	0x213
 800 020c 0B       		.uleb128 0xb
 801 020d 8D000000 		.4byte	0x8d
 802 0211 01       		.byte	0x1
 803 0212 00       		.byte	0
 804 0213 06       		.uleb128 0x6
 805 0214 03020000 		.4byte	0x203
 806 0218 05       		.uleb128 0x5
 807 0219 13020000 		.4byte	0x213
 808 021d 0A       		.uleb128 0xa
 809 021e C2000000 		.4byte	0xc2
 810 0222 2D020000 		.4byte	0x22d
 811 0226 0B       		.uleb128 0xb
 812 0227 8D000000 		.4byte	0x8d
 813 022b 03       		.byte	0x3
 814 022c 00       		.byte	0
 815 022d 06       		.uleb128 0x6
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 42


 816 022e 1D020000 		.4byte	0x21d
 817 0232 05       		.uleb128 0x5
 818 0233 2D020000 		.4byte	0x22d
 819 0237 0A       		.uleb128 0xa
 820 0238 C2000000 		.4byte	0xc2
 821 023c 47020000 		.4byte	0x247
 822 0240 0B       		.uleb128 0xb
 823 0241 8D000000 		.4byte	0x8d
 824 0245 04       		.byte	0x4
 825 0246 00       		.byte	0
 826 0247 06       		.uleb128 0x6
 827 0248 37020000 		.4byte	0x237
 828 024c 05       		.uleb128 0x5
 829 024d 47020000 		.4byte	0x247
 830 0251 03       		.uleb128 0x3
 831 0252 54010000 		.4byte	.LASF28
 832 0256 02       		.byte	0x2
 833 0257 B0       		.byte	0xb0
 834 0258 03       		.byte	0x3
 835 0259 C7000000 		.4byte	0xc7
 836 025d 0C       		.uleb128 0xc
 837 025e 34030000 		.4byte	.LASF29
 838 0262 02       		.byte	0x2
 839 0263 CE06     		.2byte	0x6ce
 840 0265 15       		.byte	0x15
 841 0266 88000000 		.4byte	0x88
 842 026a 01       		.byte	0x1
 843 026b 01       		.byte	0x1
 844 026c 0D       		.uleb128 0xd
 845 026d AC020000 		.4byte	.LASF30
 846 0271 05       		.byte	0x5
 847 0272 35       		.byte	0x35
 848 0273 11       		.byte	0x11
 849 0274 B1000000 		.4byte	0xb1
 850 0278 01       		.byte	0x1
 851 0279 01       		.byte	0x1
 852 027a 0E       		.uleb128 0xe
 853 027b 07       		.byte	0x7
 854 027c 01       		.byte	0x1
 855 027d 38000000 		.4byte	0x38
 856 0281 06       		.byte	0x6
 857 0282 0702     		.2byte	0x207
 858 0284 0E       		.byte	0xe
 859 0285 96020000 		.4byte	0x296
 860 0289 0F       		.uleb128 0xf
 861 028a 08030000 		.4byte	.LASF31
 862 028e 00       		.byte	0
 863 028f 10       		.uleb128 0x10
 864 0290 53455400 		.ascii	"SET\000"
 865 0294 01       		.byte	0x1
 866 0295 00       		.byte	0
 867 0296 11       		.uleb128 0x11
 868 0297 41030000 		.4byte	.LASF32
 869 029b 06       		.byte	0x6
 870 029c 0702     		.2byte	0x207
 871 029e 28       		.byte	0x28
 872 029f 7A020000 		.4byte	0x27a
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 43


 873 02a3 0E       		.uleb128 0xe
 874 02a4 07       		.byte	0x7
 875 02a5 01       		.byte	0x1
 876 02a6 38000000 		.4byte	0x38
 877 02aa 06       		.byte	0x6
 878 02ab 0902     		.2byte	0x209
 879 02ad 0E       		.byte	0xe
 880 02ae BF020000 		.4byte	0x2bf
 881 02b2 0F       		.uleb128 0xf
 882 02b3 6F010000 		.4byte	.LASF33
 883 02b7 00       		.byte	0
 884 02b8 0F       		.uleb128 0xf
 885 02b9 4C030000 		.4byte	.LASF34
 886 02bd 01       		.byte	0x1
 887 02be 00       		.byte	0
 888 02bf 11       		.uleb128 0x11
 889 02c0 F8020000 		.4byte	.LASF35
 890 02c4 06       		.byte	0x6
 891 02c5 0902     		.2byte	0x209
 892 02c7 2F       		.byte	0x2f
 893 02c8 A3020000 		.4byte	0x2a3
 894 02cc 12       		.uleb128 0x12
 895 02cd 08       		.byte	0x8
 896 02ce 06       		.byte	0x6
 897 02cf 2A04     		.2byte	0x42a
 898 02d1 09       		.byte	0x9
 899 02d2 F6020000 		.4byte	0x2f6
 900 02d6 13       		.uleb128 0x13
 901 02d7 435200   		.ascii	"CR\000"
 902 02da 06       		.byte	0x6
 903 02db 2C04     		.2byte	0x42c
 904 02dd 11       		.byte	0x11
 905 02de BD000000 		.4byte	0xbd
 906 02e2 02       		.byte	0x2
 907 02e3 23       		.byte	0x23
 908 02e4 00       		.uleb128 0
 909 02e5 13       		.uleb128 0x13
 910 02e6 43535200 		.ascii	"CSR\000"
 911 02ea 06       		.byte	0x6
 912 02eb 2D04     		.2byte	0x42d
 913 02ed 11       		.byte	0x11
 914 02ee BD000000 		.4byte	0xbd
 915 02f2 02       		.byte	0x2
 916 02f3 23       		.byte	0x23
 917 02f4 04       		.uleb128 0x4
 918 02f5 00       		.byte	0
 919 02f6 11       		.uleb128 0x11
 920 02f7 40020000 		.4byte	.LASF36
 921 02fb 06       		.byte	0x6
 922 02fc 2E04     		.2byte	0x42e
 923 02fe 03       		.byte	0x3
 924 02ff CC020000 		.4byte	0x2cc
 925 0303 14       		.uleb128 0x14
 926 0304 01       		.byte	0x1
 927 0305 81010000 		.4byte	.LASF38
 928 0309 01       		.byte	0x1
 929 030a 1F01     		.2byte	0x11f
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 44


 930 030c 06       		.byte	0x6
 931 030d 01       		.byte	0x1
 932 030e C0000000 		.4byte	.LFB37
 933 0312 D0000000 		.4byte	.LFE37
 934 0316 02       		.byte	0x2
 935 0317 7D       		.byte	0x7d
 936 0318 00       		.sleb128 0
 937 0319 01       		.byte	0x1
 938 031a 2E030000 		.4byte	0x32e
 939 031e 15       		.uleb128 0x15
 940 031f 35000000 		.4byte	.LASF41
 941 0323 01       		.byte	0x1
 942 0324 1F01     		.2byte	0x11f
 943 0326 1D       		.byte	0x1d
 944 0327 B1000000 		.4byte	0xb1
 945 032b 01       		.byte	0x1
 946 032c 50       		.byte	0x50
 947 032d 00       		.byte	0
 948 032e 16       		.uleb128 0x16
 949 032f 01       		.byte	0x1
 950 0330 53030000 		.4byte	.LASF57
 951 0334 01       		.byte	0x1
 952 0335 0501     		.2byte	0x105
 953 0337 0C       		.byte	0xc
 954 0338 01       		.byte	0x1
 955 0339 96020000 		.4byte	0x296
 956 033d AC000000 		.4byte	.LFB36
 957 0341 C0000000 		.4byte	.LFE36
 958 0345 02       		.byte	0x2
 959 0346 7D       		.byte	0x7d
 960 0347 00       		.sleb128 0
 961 0348 01       		.byte	0x1
 962 0349 78030000 		.4byte	0x378
 963 034d 17       		.uleb128 0x17
 964 034e 35000000 		.4byte	.LASF41
 965 0352 01       		.byte	0x1
 966 0353 0501     		.2byte	0x105
 967 0355 27       		.byte	0x27
 968 0356 B1000000 		.4byte	0xb1
 969 035a 04000000 		.4byte	.LLST3
 970 035e 00000000 		.4byte	.LVUS3
 971 0362 18       		.uleb128 0x18
 972 0363 E3010000 		.4byte	.LASF37
 973 0367 01       		.byte	0x1
 974 0368 0701     		.2byte	0x107
 975 036a 0E       		.byte	0xe
 976 036b 96020000 		.4byte	0x296
 977 036f 2B000000 		.4byte	.LLST4
 978 0373 25000000 		.4byte	.LVUS4
 979 0377 00       		.byte	0
 980 0378 19       		.uleb128 0x19
 981 0379 01       		.byte	0x1
 982 037a 1F030000 		.4byte	.LASF39
 983 037e 01       		.byte	0x1
 984 037f EC       		.byte	0xec
 985 0380 06       		.byte	0x6
 986 0381 01       		.byte	0x1
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 45


 987 0382 84000000 		.4byte	.LFB35
 988 0386 AC000000 		.4byte	.LFE35
 989 038a 02       		.byte	0x2
 990 038b 7D       		.byte	0x7d
 991 038c 00       		.sleb128 0
 992 038d 01       		.byte	0x1
 993 038e A8030000 		.4byte	0x3a8
 994 0392 1A       		.uleb128 0x1a
 995 0393 2C050000 		.4byte	0x52c
 996 0397 A0000000 		.4byte	.LBI12
 997 039b 01       		.byte	.LVU72
 998 039c A0000000 		.4byte	.LBB12
 999 03a0 A2000000 		.4byte	.LBE12
 1000 03a4 01       		.byte	0x1
 1001 03a5 F9       		.byte	0xf9
 1002 03a6 03       		.byte	0x3
 1003 03a7 00       		.byte	0
 1004 03a8 19       		.uleb128 0x19
 1005 03a9 01       		.byte	0x1
 1006 03aa 00000000 		.4byte	.LASF40
 1007 03ae 01       		.byte	0x1
 1008 03af C5       		.byte	0xc5
 1009 03b0 06       		.byte	0x6
 1010 03b1 01       		.byte	0x1
 1011 03b2 50000000 		.4byte	.LFB34
 1012 03b6 84000000 		.4byte	.LFE34
 1013 03ba 02       		.byte	0x2
 1014 03bb 7D       		.byte	0x7d
 1015 03bc 00       		.sleb128 0
 1016 03bd 01       		.byte	0x1
 1017 03be 1D040000 		.4byte	0x41d
 1018 03c2 1B       		.uleb128 0x1b
 1019 03c3 84020000 		.4byte	.LASF42
 1020 03c7 01       		.byte	0x1
 1021 03c8 C5       		.byte	0xc5
 1022 03c9 21       		.byte	0x21
 1023 03ca B1000000 		.4byte	0xb1
 1024 03ce 01       		.byte	0x1
 1025 03cf 50       		.byte	0x50
 1026 03d0 1B       		.uleb128 0x1b
 1027 03d1 4C020000 		.4byte	.LASF43
 1028 03d5 01       		.byte	0x1
 1029 03d6 C5       		.byte	0xc5
 1030 03d7 38       		.byte	0x38
 1031 03d8 94000000 		.4byte	0x94
 1032 03dc 01       		.byte	0x1
 1033 03dd 51       		.byte	0x51
 1034 03de 1C       		.uleb128 0x1c
 1035 03df DC010000 		.4byte	.LASF44
 1036 03e3 01       		.byte	0x1
 1037 03e4 C7       		.byte	0xc7
 1038 03e5 0C       		.byte	0xc
 1039 03e6 B1000000 		.4byte	0xb1
 1040 03ea 6C000000 		.4byte	.LLST2
 1041 03ee 64000000 		.4byte	.LVUS2
 1042 03f2 1A       		.uleb128 0x1a
 1043 03f3 2C050000 		.4byte	0x52c
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 46


 1044 03f7 6C000000 		.4byte	.LBI8
 1045 03fb 01       		.byte	.LVU55
 1046 03fc 6C000000 		.4byte	.LBB8
 1047 0400 6E000000 		.4byte	.LBE8
 1048 0404 01       		.byte	0x1
 1049 0405 DB       		.byte	0xdb
 1050 0406 05       		.byte	0x5
 1051 0407 1A       		.uleb128 0x1a
 1052 0408 22050000 		.4byte	0x522
 1053 040c 78000000 		.4byte	.LBI10
 1054 0410 01       		.byte	.LVU61
 1055 0411 78000000 		.4byte	.LBB10
 1056 0415 84000000 		.4byte	.LBE10
 1057 0419 01       		.byte	0x1
 1058 041a E0       		.byte	0xe0
 1059 041b 05       		.byte	0x5
 1060 041c 00       		.byte	0
 1061 041d 19       		.uleb128 0x19
 1062 041e 01       		.byte	0x1
 1063 041f 60020000 		.4byte	.LASF45
 1064 0423 01       		.byte	0x1
 1065 0424 B2       		.byte	0xb2
 1066 0425 06       		.byte	0x6
 1067 0426 01       		.byte	0x1
 1068 0427 44000000 		.4byte	.LFB33
 1069 042b 50000000 		.4byte	.LFE33
 1070 042f 02       		.byte	0x2
 1071 0430 7D       		.byte	0x7d
 1072 0431 00       		.sleb128 0
 1073 0432 01       		.byte	0x1
 1074 0433 46040000 		.4byte	0x446
 1075 0437 1B       		.uleb128 0x1b
 1076 0438 5D010000 		.4byte	.LASF46
 1077 043c 01       		.byte	0x1
 1078 043d B2       		.byte	0xb2
 1079 043e 27       		.byte	0x27
 1080 043f BF020000 		.4byte	0x2bf
 1081 0443 01       		.byte	0x1
 1082 0444 50       		.byte	0x50
 1083 0445 00       		.byte	0
 1084 0446 19       		.uleb128 0x19
 1085 0447 01       		.byte	0x1
 1086 0448 D3020000 		.4byte	.LASF47
 1087 044c 01       		.byte	0x1
 1088 044d 9E       		.byte	0x9e
 1089 044e 06       		.byte	0x6
 1090 044f 01       		.byte	0x1
 1091 0450 30000000 		.4byte	.LFB32
 1092 0454 44000000 		.4byte	.LFE32
 1093 0458 02       		.byte	0x2
 1094 0459 7D       		.byte	0x7d
 1095 045a 00       		.sleb128 0
 1096 045b 01       		.byte	0x1
 1097 045c 83040000 		.4byte	0x483
 1098 0460 1B       		.uleb128 0x1b
 1099 0461 C6020000 		.4byte	.LASF48
 1100 0465 01       		.byte	0x1
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 47


 1101 0466 9E       		.byte	0x9e
 1102 0467 22       		.byte	0x22
 1103 0468 B1000000 		.4byte	0xb1
 1104 046c 01       		.byte	0x1
 1105 046d 50       		.byte	0x50
 1106 046e 1C       		.uleb128 0x1c
 1107 046f DC010000 		.4byte	.LASF44
 1108 0473 01       		.byte	0x1
 1109 0474 A0       		.byte	0xa0
 1110 0475 0C       		.byte	0xc
 1111 0476 B1000000 		.4byte	0xb1
 1112 047a AA000000 		.4byte	.LLST1
 1113 047e A6000000 		.4byte	.LVUS1
 1114 0482 00       		.byte	0
 1115 0483 19       		.uleb128 0x19
 1116 0484 01       		.byte	0x1
 1117 0485 A1020000 		.4byte	.LASF49
 1118 0489 01       		.byte	0x1
 1119 048a 89       		.byte	0x89
 1120 048b 06       		.byte	0x6
 1121 048c 01       		.byte	0x1
 1122 048d 24000000 		.4byte	.LFB31
 1123 0491 30000000 		.4byte	.LFE31
 1124 0495 02       		.byte	0x2
 1125 0496 7D       		.byte	0x7d
 1126 0497 00       		.sleb128 0
 1127 0498 01       		.byte	0x1
 1128 0499 AC040000 		.4byte	0x4ac
 1129 049d 1B       		.uleb128 0x1b
 1130 049e 5D010000 		.4byte	.LASF46
 1131 04a2 01       		.byte	0x1
 1132 04a3 89       		.byte	0x89
 1133 04a4 21       		.byte	0x21
 1134 04a5 BF020000 		.4byte	0x2bf
 1135 04a9 01       		.byte	0x1
 1136 04aa 50       		.byte	0x50
 1137 04ab 00       		.byte	0
 1138 04ac 19       		.uleb128 0x19
 1139 04ad 01       		.byte	0x1
 1140 04ae FC000000 		.4byte	.LASF50
 1141 04b2 01       		.byte	0x1
 1142 04b3 7C       		.byte	0x7c
 1143 04b4 06       		.byte	0x6
 1144 04b5 01       		.byte	0x1
 1145 04b6 1A000000 		.4byte	.LFB30
 1146 04ba 24000000 		.4byte	.LFE30
 1147 04be 02       		.byte	0x2
 1148 04bf 7D       		.byte	0x7d
 1149 04c0 00       		.sleb128 0
 1150 04c1 01       		.byte	0x1
 1151 04c2 D5040000 		.4byte	0x4d5
 1152 04c6 1B       		.uleb128 0x1b
 1153 04c7 5D010000 		.4byte	.LASF46
 1154 04cb 01       		.byte	0x1
 1155 04cc 7C       		.byte	0x7c
 1156 04cd 2A       		.byte	0x2a
 1157 04ce BF020000 		.4byte	0x2bf
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 48


 1158 04d2 01       		.byte	0x1
 1159 04d3 50       		.byte	0x50
 1160 04d4 00       		.byte	0
 1161 04d5 1D       		.uleb128 0x1d
 1162 04d6 01       		.byte	0x1
 1163 04d7 B9010000 		.4byte	.LASF51
 1164 04db 01       		.byte	0x1
 1165 04dc 70       		.byte	0x70
 1166 04dd 06       		.byte	0x6
 1167 04de 01       		.byte	0x1
 1168 04df 00000000 		.4byte	.LFB29
 1169 04e3 1A000000 		.4byte	.LFE29
 1170 04e7 C9000000 		.4byte	.LLST0
 1171 04eb 01       		.byte	0x1
 1172 04ec 22050000 		.4byte	0x522
 1173 04f0 1E       		.uleb128 0x1e
 1174 04f1 0C000000 		.4byte	.LVL0
 1175 04f5 36050000 		.4byte	0x536
 1176 04f9 0A050000 		.4byte	0x50a
 1177 04fd 1F       		.uleb128 0x1f
 1178 04fe 01       		.byte	0x1
 1179 04ff 50       		.byte	0x50
 1180 0500 03       		.byte	0x3
 1181 0501 40       		.byte	0x40
 1182 0502 48       		.byte	0x48
 1183 0503 24       		.byte	0x24
 1184 0504 1F       		.uleb128 0x1f
 1185 0505 01       		.byte	0x1
 1186 0506 51       		.byte	0x51
 1187 0507 01       		.byte	0x1
 1188 0508 31       		.byte	0x31
 1189 0509 00       		.byte	0
 1190 050a 20       		.uleb128 0x20
 1191 050b 1A000000 		.4byte	.LVL1
 1192 050f 01       		.byte	0x1
 1193 0510 36050000 		.4byte	0x536
 1194 0514 1F       		.uleb128 0x1f
 1195 0515 01       		.byte	0x1
 1196 0516 50       		.byte	0x50
 1197 0517 03       		.byte	0x3
 1198 0518 40       		.byte	0x40
 1199 0519 48       		.byte	0x48
 1200 051a 24       		.byte	0x24
 1201 051b 1F       		.uleb128 0x1f
 1202 051c 01       		.byte	0x1
 1203 051d 51       		.byte	0x51
 1204 051e 01       		.byte	0x1
 1205 051f 30       		.byte	0x30
 1206 0520 00       		.byte	0
 1207 0521 00       		.byte	0
 1208 0522 21       		.uleb128 0x21
 1209 0523 0E030000 		.4byte	.LASF52
 1210 0527 02       		.byte	0x2
 1211 0528 BC04     		.2byte	0x4bc
 1212 052a 16       		.byte	0x16
 1213 052b 03       		.byte	0x3
 1214 052c 21       		.uleb128 0x21
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 49


 1215 052d 14030000 		.4byte	.LASF53
 1216 0531 02       		.byte	0x2
 1217 0532 BB04     		.2byte	0x4bb
 1218 0534 16       		.byte	0x16
 1219 0535 03       		.byte	0x3
 1220 0536 22       		.uleb128 0x22
 1221 0537 01       		.byte	0x1
 1222 0538 01       		.byte	0x1
 1223 0539 A2010000 		.4byte	.LASF58
 1224 053d A2010000 		.4byte	.LASF58
 1225 0541 07       		.byte	0x7
 1226 0542 BD02     		.2byte	0x2bd
 1227 0544 06       		.byte	0x6
 1228 0545 00       		.byte	0
 1229              		.section	.debug_abbrev,"",%progbits
 1230              	.Ldebug_abbrev0:
 1231 0000 01       		.uleb128 0x1
 1232 0001 11       		.uleb128 0x11
 1233 0002 01       		.byte	0x1
 1234 0003 25       		.uleb128 0x25
 1235 0004 0E       		.uleb128 0xe
 1236 0005 13       		.uleb128 0x13
 1237 0006 0B       		.uleb128 0xb
 1238 0007 03       		.uleb128 0x3
 1239 0008 0E       		.uleb128 0xe
 1240 0009 1B       		.uleb128 0x1b
 1241 000a 0E       		.uleb128 0xe
 1242 000b 11       		.uleb128 0x11
 1243 000c 01       		.uleb128 0x1
 1244 000d 12       		.uleb128 0x12
 1245 000e 01       		.uleb128 0x1
 1246 000f 10       		.uleb128 0x10
 1247 0010 06       		.uleb128 0x6
 1248 0011 00       		.byte	0
 1249 0012 00       		.byte	0
 1250 0013 02       		.uleb128 0x2
 1251 0014 24       		.uleb128 0x24
 1252 0015 00       		.byte	0
 1253 0016 0B       		.uleb128 0xb
 1254 0017 0B       		.uleb128 0xb
 1255 0018 3E       		.uleb128 0x3e
 1256 0019 0B       		.uleb128 0xb
 1257 001a 03       		.uleb128 0x3
 1258 001b 0E       		.uleb128 0xe
 1259 001c 00       		.byte	0
 1260 001d 00       		.byte	0
 1261 001e 03       		.uleb128 0x3
 1262 001f 16       		.uleb128 0x16
 1263 0020 00       		.byte	0
 1264 0021 03       		.uleb128 0x3
 1265 0022 0E       		.uleb128 0xe
 1266 0023 3A       		.uleb128 0x3a
 1267 0024 0B       		.uleb128 0xb
 1268 0025 3B       		.uleb128 0x3b
 1269 0026 0B       		.uleb128 0xb
 1270 0027 39       		.uleb128 0x39
 1271 0028 0B       		.uleb128 0xb
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 50


 1272 0029 49       		.uleb128 0x49
 1273 002a 13       		.uleb128 0x13
 1274 002b 00       		.byte	0
 1275 002c 00       		.byte	0
 1276 002d 04       		.uleb128 0x4
 1277 002e 24       		.uleb128 0x24
 1278 002f 00       		.byte	0
 1279 0030 0B       		.uleb128 0xb
 1280 0031 0B       		.uleb128 0xb
 1281 0032 3E       		.uleb128 0x3e
 1282 0033 0B       		.uleb128 0xb
 1283 0034 03       		.uleb128 0x3
 1284 0035 08       		.uleb128 0x8
 1285 0036 00       		.byte	0
 1286 0037 00       		.byte	0
 1287 0038 05       		.uleb128 0x5
 1288 0039 35       		.uleb128 0x35
 1289 003a 00       		.byte	0
 1290 003b 49       		.uleb128 0x49
 1291 003c 13       		.uleb128 0x13
 1292 003d 00       		.byte	0
 1293 003e 00       		.byte	0
 1294 003f 06       		.uleb128 0x6
 1295 0040 26       		.uleb128 0x26
 1296 0041 00       		.byte	0
 1297 0042 49       		.uleb128 0x49
 1298 0043 13       		.uleb128 0x13
 1299 0044 00       		.byte	0
 1300 0045 00       		.byte	0
 1301 0046 07       		.uleb128 0x7
 1302 0047 13       		.uleb128 0x13
 1303 0048 01       		.byte	0x1
 1304 0049 0B       		.uleb128 0xb
 1305 004a 0B       		.uleb128 0xb
 1306 004b 3A       		.uleb128 0x3a
 1307 004c 0B       		.uleb128 0xb
 1308 004d 3B       		.uleb128 0x3b
 1309 004e 0B       		.uleb128 0xb
 1310 004f 39       		.uleb128 0x39
 1311 0050 0B       		.uleb128 0xb
 1312 0051 01       		.uleb128 0x1
 1313 0052 13       		.uleb128 0x13
 1314 0053 00       		.byte	0
 1315 0054 00       		.byte	0
 1316 0055 08       		.uleb128 0x8
 1317 0056 0D       		.uleb128 0xd
 1318 0057 00       		.byte	0
 1319 0058 03       		.uleb128 0x3
 1320 0059 0E       		.uleb128 0xe
 1321 005a 3A       		.uleb128 0x3a
 1322 005b 0B       		.uleb128 0xb
 1323 005c 3B       		.uleb128 0x3b
 1324 005d 0B       		.uleb128 0xb
 1325 005e 39       		.uleb128 0x39
 1326 005f 0B       		.uleb128 0xb
 1327 0060 49       		.uleb128 0x49
 1328 0061 13       		.uleb128 0x13
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 51


 1329 0062 38       		.uleb128 0x38
 1330 0063 0A       		.uleb128 0xa
 1331 0064 00       		.byte	0
 1332 0065 00       		.byte	0
 1333 0066 09       		.uleb128 0x9
 1334 0067 0D       		.uleb128 0xd
 1335 0068 00       		.byte	0
 1336 0069 03       		.uleb128 0x3
 1337 006a 08       		.uleb128 0x8
 1338 006b 3A       		.uleb128 0x3a
 1339 006c 0B       		.uleb128 0xb
 1340 006d 3B       		.uleb128 0x3b
 1341 006e 0B       		.uleb128 0xb
 1342 006f 39       		.uleb128 0x39
 1343 0070 0B       		.uleb128 0xb
 1344 0071 49       		.uleb128 0x49
 1345 0072 13       		.uleb128 0x13
 1346 0073 38       		.uleb128 0x38
 1347 0074 0A       		.uleb128 0xa
 1348 0075 00       		.byte	0
 1349 0076 00       		.byte	0
 1350 0077 0A       		.uleb128 0xa
 1351 0078 01       		.uleb128 0x1
 1352 0079 01       		.byte	0x1
 1353 007a 49       		.uleb128 0x49
 1354 007b 13       		.uleb128 0x13
 1355 007c 01       		.uleb128 0x1
 1356 007d 13       		.uleb128 0x13
 1357 007e 00       		.byte	0
 1358 007f 00       		.byte	0
 1359 0080 0B       		.uleb128 0xb
 1360 0081 21       		.uleb128 0x21
 1361 0082 00       		.byte	0
 1362 0083 49       		.uleb128 0x49
 1363 0084 13       		.uleb128 0x13
 1364 0085 2F       		.uleb128 0x2f
 1365 0086 0B       		.uleb128 0xb
 1366 0087 00       		.byte	0
 1367 0088 00       		.byte	0
 1368 0089 0C       		.uleb128 0xc
 1369 008a 34       		.uleb128 0x34
 1370 008b 00       		.byte	0
 1371 008c 03       		.uleb128 0x3
 1372 008d 0E       		.uleb128 0xe
 1373 008e 3A       		.uleb128 0x3a
 1374 008f 0B       		.uleb128 0xb
 1375 0090 3B       		.uleb128 0x3b
 1376 0091 05       		.uleb128 0x5
 1377 0092 39       		.uleb128 0x39
 1378 0093 0B       		.uleb128 0xb
 1379 0094 49       		.uleb128 0x49
 1380 0095 13       		.uleb128 0x13
 1381 0096 3F       		.uleb128 0x3f
 1382 0097 0C       		.uleb128 0xc
 1383 0098 3C       		.uleb128 0x3c
 1384 0099 0C       		.uleb128 0xc
 1385 009a 00       		.byte	0
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 52


 1386 009b 00       		.byte	0
 1387 009c 0D       		.uleb128 0xd
 1388 009d 34       		.uleb128 0x34
 1389 009e 00       		.byte	0
 1390 009f 03       		.uleb128 0x3
 1391 00a0 0E       		.uleb128 0xe
 1392 00a1 3A       		.uleb128 0x3a
 1393 00a2 0B       		.uleb128 0xb
 1394 00a3 3B       		.uleb128 0x3b
 1395 00a4 0B       		.uleb128 0xb
 1396 00a5 39       		.uleb128 0x39
 1397 00a6 0B       		.uleb128 0xb
 1398 00a7 49       		.uleb128 0x49
 1399 00a8 13       		.uleb128 0x13
 1400 00a9 3F       		.uleb128 0x3f
 1401 00aa 0C       		.uleb128 0xc
 1402 00ab 3C       		.uleb128 0x3c
 1403 00ac 0C       		.uleb128 0xc
 1404 00ad 00       		.byte	0
 1405 00ae 00       		.byte	0
 1406 00af 0E       		.uleb128 0xe
 1407 00b0 04       		.uleb128 0x4
 1408 00b1 01       		.byte	0x1
 1409 00b2 3E       		.uleb128 0x3e
 1410 00b3 0B       		.uleb128 0xb
 1411 00b4 0B       		.uleb128 0xb
 1412 00b5 0B       		.uleb128 0xb
 1413 00b6 49       		.uleb128 0x49
 1414 00b7 13       		.uleb128 0x13
 1415 00b8 3A       		.uleb128 0x3a
 1416 00b9 0B       		.uleb128 0xb
 1417 00ba 3B       		.uleb128 0x3b
 1418 00bb 05       		.uleb128 0x5
 1419 00bc 39       		.uleb128 0x39
 1420 00bd 0B       		.uleb128 0xb
 1421 00be 01       		.uleb128 0x1
 1422 00bf 13       		.uleb128 0x13
 1423 00c0 00       		.byte	0
 1424 00c1 00       		.byte	0
 1425 00c2 0F       		.uleb128 0xf
 1426 00c3 28       		.uleb128 0x28
 1427 00c4 00       		.byte	0
 1428 00c5 03       		.uleb128 0x3
 1429 00c6 0E       		.uleb128 0xe
 1430 00c7 1C       		.uleb128 0x1c
 1431 00c8 0B       		.uleb128 0xb
 1432 00c9 00       		.byte	0
 1433 00ca 00       		.byte	0
 1434 00cb 10       		.uleb128 0x10
 1435 00cc 28       		.uleb128 0x28
 1436 00cd 00       		.byte	0
 1437 00ce 03       		.uleb128 0x3
 1438 00cf 08       		.uleb128 0x8
 1439 00d0 1C       		.uleb128 0x1c
 1440 00d1 0B       		.uleb128 0xb
 1441 00d2 00       		.byte	0
 1442 00d3 00       		.byte	0
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 53


 1443 00d4 11       		.uleb128 0x11
 1444 00d5 16       		.uleb128 0x16
 1445 00d6 00       		.byte	0
 1446 00d7 03       		.uleb128 0x3
 1447 00d8 0E       		.uleb128 0xe
 1448 00d9 3A       		.uleb128 0x3a
 1449 00da 0B       		.uleb128 0xb
 1450 00db 3B       		.uleb128 0x3b
 1451 00dc 05       		.uleb128 0x5
 1452 00dd 39       		.uleb128 0x39
 1453 00de 0B       		.uleb128 0xb
 1454 00df 49       		.uleb128 0x49
 1455 00e0 13       		.uleb128 0x13
 1456 00e1 00       		.byte	0
 1457 00e2 00       		.byte	0
 1458 00e3 12       		.uleb128 0x12
 1459 00e4 13       		.uleb128 0x13
 1460 00e5 01       		.byte	0x1
 1461 00e6 0B       		.uleb128 0xb
 1462 00e7 0B       		.uleb128 0xb
 1463 00e8 3A       		.uleb128 0x3a
 1464 00e9 0B       		.uleb128 0xb
 1465 00ea 3B       		.uleb128 0x3b
 1466 00eb 05       		.uleb128 0x5
 1467 00ec 39       		.uleb128 0x39
 1468 00ed 0B       		.uleb128 0xb
 1469 00ee 01       		.uleb128 0x1
 1470 00ef 13       		.uleb128 0x13
 1471 00f0 00       		.byte	0
 1472 00f1 00       		.byte	0
 1473 00f2 13       		.uleb128 0x13
 1474 00f3 0D       		.uleb128 0xd
 1475 00f4 00       		.byte	0
 1476 00f5 03       		.uleb128 0x3
 1477 00f6 08       		.uleb128 0x8
 1478 00f7 3A       		.uleb128 0x3a
 1479 00f8 0B       		.uleb128 0xb
 1480 00f9 3B       		.uleb128 0x3b
 1481 00fa 05       		.uleb128 0x5
 1482 00fb 39       		.uleb128 0x39
 1483 00fc 0B       		.uleb128 0xb
 1484 00fd 49       		.uleb128 0x49
 1485 00fe 13       		.uleb128 0x13
 1486 00ff 38       		.uleb128 0x38
 1487 0100 0A       		.uleb128 0xa
 1488 0101 00       		.byte	0
 1489 0102 00       		.byte	0
 1490 0103 14       		.uleb128 0x14
 1491 0104 2E       		.uleb128 0x2e
 1492 0105 01       		.byte	0x1
 1493 0106 3F       		.uleb128 0x3f
 1494 0107 0C       		.uleb128 0xc
 1495 0108 03       		.uleb128 0x3
 1496 0109 0E       		.uleb128 0xe
 1497 010a 3A       		.uleb128 0x3a
 1498 010b 0B       		.uleb128 0xb
 1499 010c 3B       		.uleb128 0x3b
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 54


 1500 010d 05       		.uleb128 0x5
 1501 010e 39       		.uleb128 0x39
 1502 010f 0B       		.uleb128 0xb
 1503 0110 27       		.uleb128 0x27
 1504 0111 0C       		.uleb128 0xc
 1505 0112 11       		.uleb128 0x11
 1506 0113 01       		.uleb128 0x1
 1507 0114 12       		.uleb128 0x12
 1508 0115 01       		.uleb128 0x1
 1509 0116 40       		.uleb128 0x40
 1510 0117 0A       		.uleb128 0xa
 1511 0118 9742     		.uleb128 0x2117
 1512 011a 0C       		.uleb128 0xc
 1513 011b 01       		.uleb128 0x1
 1514 011c 13       		.uleb128 0x13
 1515 011d 00       		.byte	0
 1516 011e 00       		.byte	0
 1517 011f 15       		.uleb128 0x15
 1518 0120 05       		.uleb128 0x5
 1519 0121 00       		.byte	0
 1520 0122 03       		.uleb128 0x3
 1521 0123 0E       		.uleb128 0xe
 1522 0124 3A       		.uleb128 0x3a
 1523 0125 0B       		.uleb128 0xb
 1524 0126 3B       		.uleb128 0x3b
 1525 0127 05       		.uleb128 0x5
 1526 0128 39       		.uleb128 0x39
 1527 0129 0B       		.uleb128 0xb
 1528 012a 49       		.uleb128 0x49
 1529 012b 13       		.uleb128 0x13
 1530 012c 02       		.uleb128 0x2
 1531 012d 0A       		.uleb128 0xa
 1532 012e 00       		.byte	0
 1533 012f 00       		.byte	0
 1534 0130 16       		.uleb128 0x16
 1535 0131 2E       		.uleb128 0x2e
 1536 0132 01       		.byte	0x1
 1537 0133 3F       		.uleb128 0x3f
 1538 0134 0C       		.uleb128 0xc
 1539 0135 03       		.uleb128 0x3
 1540 0136 0E       		.uleb128 0xe
 1541 0137 3A       		.uleb128 0x3a
 1542 0138 0B       		.uleb128 0xb
 1543 0139 3B       		.uleb128 0x3b
 1544 013a 05       		.uleb128 0x5
 1545 013b 39       		.uleb128 0x39
 1546 013c 0B       		.uleb128 0xb
 1547 013d 27       		.uleb128 0x27
 1548 013e 0C       		.uleb128 0xc
 1549 013f 49       		.uleb128 0x49
 1550 0140 13       		.uleb128 0x13
 1551 0141 11       		.uleb128 0x11
 1552 0142 01       		.uleb128 0x1
 1553 0143 12       		.uleb128 0x12
 1554 0144 01       		.uleb128 0x1
 1555 0145 40       		.uleb128 0x40
 1556 0146 0A       		.uleb128 0xa
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 55


 1557 0147 9742     		.uleb128 0x2117
 1558 0149 0C       		.uleb128 0xc
 1559 014a 01       		.uleb128 0x1
 1560 014b 13       		.uleb128 0x13
 1561 014c 00       		.byte	0
 1562 014d 00       		.byte	0
 1563 014e 17       		.uleb128 0x17
 1564 014f 05       		.uleb128 0x5
 1565 0150 00       		.byte	0
 1566 0151 03       		.uleb128 0x3
 1567 0152 0E       		.uleb128 0xe
 1568 0153 3A       		.uleb128 0x3a
 1569 0154 0B       		.uleb128 0xb
 1570 0155 3B       		.uleb128 0x3b
 1571 0156 05       		.uleb128 0x5
 1572 0157 39       		.uleb128 0x39
 1573 0158 0B       		.uleb128 0xb
 1574 0159 49       		.uleb128 0x49
 1575 015a 13       		.uleb128 0x13
 1576 015b 02       		.uleb128 0x2
 1577 015c 06       		.uleb128 0x6
 1578 015d B742     		.uleb128 0x2137
 1579 015f 06       		.uleb128 0x6
 1580 0160 00       		.byte	0
 1581 0161 00       		.byte	0
 1582 0162 18       		.uleb128 0x18
 1583 0163 34       		.uleb128 0x34
 1584 0164 00       		.byte	0
 1585 0165 03       		.uleb128 0x3
 1586 0166 0E       		.uleb128 0xe
 1587 0167 3A       		.uleb128 0x3a
 1588 0168 0B       		.uleb128 0xb
 1589 0169 3B       		.uleb128 0x3b
 1590 016a 05       		.uleb128 0x5
 1591 016b 39       		.uleb128 0x39
 1592 016c 0B       		.uleb128 0xb
 1593 016d 49       		.uleb128 0x49
 1594 016e 13       		.uleb128 0x13
 1595 016f 02       		.uleb128 0x2
 1596 0170 06       		.uleb128 0x6
 1597 0171 B742     		.uleb128 0x2137
 1598 0173 06       		.uleb128 0x6
 1599 0174 00       		.byte	0
 1600 0175 00       		.byte	0
 1601 0176 19       		.uleb128 0x19
 1602 0177 2E       		.uleb128 0x2e
 1603 0178 01       		.byte	0x1
 1604 0179 3F       		.uleb128 0x3f
 1605 017a 0C       		.uleb128 0xc
 1606 017b 03       		.uleb128 0x3
 1607 017c 0E       		.uleb128 0xe
 1608 017d 3A       		.uleb128 0x3a
 1609 017e 0B       		.uleb128 0xb
 1610 017f 3B       		.uleb128 0x3b
 1611 0180 0B       		.uleb128 0xb
 1612 0181 39       		.uleb128 0x39
 1613 0182 0B       		.uleb128 0xb
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 56


 1614 0183 27       		.uleb128 0x27
 1615 0184 0C       		.uleb128 0xc
 1616 0185 11       		.uleb128 0x11
 1617 0186 01       		.uleb128 0x1
 1618 0187 12       		.uleb128 0x12
 1619 0188 01       		.uleb128 0x1
 1620 0189 40       		.uleb128 0x40
 1621 018a 0A       		.uleb128 0xa
 1622 018b 9742     		.uleb128 0x2117
 1623 018d 0C       		.uleb128 0xc
 1624 018e 01       		.uleb128 0x1
 1625 018f 13       		.uleb128 0x13
 1626 0190 00       		.byte	0
 1627 0191 00       		.byte	0
 1628 0192 1A       		.uleb128 0x1a
 1629 0193 1D       		.uleb128 0x1d
 1630 0194 00       		.byte	0
 1631 0195 31       		.uleb128 0x31
 1632 0196 13       		.uleb128 0x13
 1633 0197 52       		.uleb128 0x52
 1634 0198 01       		.uleb128 0x1
 1635 0199 B842     		.uleb128 0x2138
 1636 019b 0B       		.uleb128 0xb
 1637 019c 11       		.uleb128 0x11
 1638 019d 01       		.uleb128 0x1
 1639 019e 12       		.uleb128 0x12
 1640 019f 01       		.uleb128 0x1
 1641 01a0 58       		.uleb128 0x58
 1642 01a1 0B       		.uleb128 0xb
 1643 01a2 59       		.uleb128 0x59
 1644 01a3 0B       		.uleb128 0xb
 1645 01a4 57       		.uleb128 0x57
 1646 01a5 0B       		.uleb128 0xb
 1647 01a6 00       		.byte	0
 1648 01a7 00       		.byte	0
 1649 01a8 1B       		.uleb128 0x1b
 1650 01a9 05       		.uleb128 0x5
 1651 01aa 00       		.byte	0
 1652 01ab 03       		.uleb128 0x3
 1653 01ac 0E       		.uleb128 0xe
 1654 01ad 3A       		.uleb128 0x3a
 1655 01ae 0B       		.uleb128 0xb
 1656 01af 3B       		.uleb128 0x3b
 1657 01b0 0B       		.uleb128 0xb
 1658 01b1 39       		.uleb128 0x39
 1659 01b2 0B       		.uleb128 0xb
 1660 01b3 49       		.uleb128 0x49
 1661 01b4 13       		.uleb128 0x13
 1662 01b5 02       		.uleb128 0x2
 1663 01b6 0A       		.uleb128 0xa
 1664 01b7 00       		.byte	0
 1665 01b8 00       		.byte	0
 1666 01b9 1C       		.uleb128 0x1c
 1667 01ba 34       		.uleb128 0x34
 1668 01bb 00       		.byte	0
 1669 01bc 03       		.uleb128 0x3
 1670 01bd 0E       		.uleb128 0xe
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 57


 1671 01be 3A       		.uleb128 0x3a
 1672 01bf 0B       		.uleb128 0xb
 1673 01c0 3B       		.uleb128 0x3b
 1674 01c1 0B       		.uleb128 0xb
 1675 01c2 39       		.uleb128 0x39
 1676 01c3 0B       		.uleb128 0xb
 1677 01c4 49       		.uleb128 0x49
 1678 01c5 13       		.uleb128 0x13
 1679 01c6 02       		.uleb128 0x2
 1680 01c7 06       		.uleb128 0x6
 1681 01c8 B742     		.uleb128 0x2137
 1682 01ca 06       		.uleb128 0x6
 1683 01cb 00       		.byte	0
 1684 01cc 00       		.byte	0
 1685 01cd 1D       		.uleb128 0x1d
 1686 01ce 2E       		.uleb128 0x2e
 1687 01cf 01       		.byte	0x1
 1688 01d0 3F       		.uleb128 0x3f
 1689 01d1 0C       		.uleb128 0xc
 1690 01d2 03       		.uleb128 0x3
 1691 01d3 0E       		.uleb128 0xe
 1692 01d4 3A       		.uleb128 0x3a
 1693 01d5 0B       		.uleb128 0xb
 1694 01d6 3B       		.uleb128 0x3b
 1695 01d7 0B       		.uleb128 0xb
 1696 01d8 39       		.uleb128 0x39
 1697 01d9 0B       		.uleb128 0xb
 1698 01da 27       		.uleb128 0x27
 1699 01db 0C       		.uleb128 0xc
 1700 01dc 11       		.uleb128 0x11
 1701 01dd 01       		.uleb128 0x1
 1702 01de 12       		.uleb128 0x12
 1703 01df 01       		.uleb128 0x1
 1704 01e0 40       		.uleb128 0x40
 1705 01e1 06       		.uleb128 0x6
 1706 01e2 9742     		.uleb128 0x2117
 1707 01e4 0C       		.uleb128 0xc
 1708 01e5 01       		.uleb128 0x1
 1709 01e6 13       		.uleb128 0x13
 1710 01e7 00       		.byte	0
 1711 01e8 00       		.byte	0
 1712 01e9 1E       		.uleb128 0x1e
 1713 01ea 898201   		.uleb128 0x4109
 1714 01ed 01       		.byte	0x1
 1715 01ee 11       		.uleb128 0x11
 1716 01ef 01       		.uleb128 0x1
 1717 01f0 31       		.uleb128 0x31
 1718 01f1 13       		.uleb128 0x13
 1719 01f2 01       		.uleb128 0x1
 1720 01f3 13       		.uleb128 0x13
 1721 01f4 00       		.byte	0
 1722 01f5 00       		.byte	0
 1723 01f6 1F       		.uleb128 0x1f
 1724 01f7 8A8201   		.uleb128 0x410a
 1725 01fa 00       		.byte	0
 1726 01fb 02       		.uleb128 0x2
 1727 01fc 0A       		.uleb128 0xa
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 58


 1728 01fd 9142     		.uleb128 0x2111
 1729 01ff 0A       		.uleb128 0xa
 1730 0200 00       		.byte	0
 1731 0201 00       		.byte	0
 1732 0202 20       		.uleb128 0x20
 1733 0203 898201   		.uleb128 0x4109
 1734 0206 01       		.byte	0x1
 1735 0207 11       		.uleb128 0x11
 1736 0208 01       		.uleb128 0x1
 1737 0209 9542     		.uleb128 0x2115
 1738 020b 0C       		.uleb128 0xc
 1739 020c 31       		.uleb128 0x31
 1740 020d 13       		.uleb128 0x13
 1741 020e 00       		.byte	0
 1742 020f 00       		.byte	0
 1743 0210 21       		.uleb128 0x21
 1744 0211 2E       		.uleb128 0x2e
 1745 0212 00       		.byte	0
 1746 0213 03       		.uleb128 0x3
 1747 0214 0E       		.uleb128 0xe
 1748 0215 3A       		.uleb128 0x3a
 1749 0216 0B       		.uleb128 0xb
 1750 0217 3B       		.uleb128 0x3b
 1751 0218 05       		.uleb128 0x5
 1752 0219 39       		.uleb128 0x39
 1753 021a 0B       		.uleb128 0xb
 1754 021b 20       		.uleb128 0x20
 1755 021c 0B       		.uleb128 0xb
 1756 021d 00       		.byte	0
 1757 021e 00       		.byte	0
 1758 021f 22       		.uleb128 0x22
 1759 0220 2E       		.uleb128 0x2e
 1760 0221 00       		.byte	0
 1761 0222 3F       		.uleb128 0x3f
 1762 0223 0C       		.uleb128 0xc
 1763 0224 3C       		.uleb128 0x3c
 1764 0225 0C       		.uleb128 0xc
 1765 0226 8740     		.uleb128 0x2007
 1766 0228 0E       		.uleb128 0xe
 1767 0229 03       		.uleb128 0x3
 1768 022a 0E       		.uleb128 0xe
 1769 022b 3A       		.uleb128 0x3a
 1770 022c 0B       		.uleb128 0xb
 1771 022d 3B       		.uleb128 0x3b
 1772 022e 05       		.uleb128 0x5
 1773 022f 39       		.uleb128 0x39
 1774 0230 0B       		.uleb128 0xb
 1775 0231 00       		.byte	0
 1776 0232 00       		.byte	0
 1777 0233 00       		.byte	0
 1778              		.section	.debug_loc,"",%progbits
 1779              	.Ldebug_loc0:
 1780              	.LVUS3:
 1781 0000 00       		.uleb128 0
 1782 0001 00       		.uleb128 .LVU83
 1783 0002 00       		.uleb128 .LVU83
 1784 0003 00       		.uleb128 0
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 59


 1785              	.LLST3:
 1786 0004 AC000000 		.4byte	.LVL16-.Ltext0
 1787 0008 B6000000 		.4byte	.LVL18-.Ltext0
 1788 000c 0100     		.2byte	0x1
 1789 000e 50       		.byte	0x50
 1790 000f B6000000 		.4byte	.LVL18-.Ltext0
 1791 0013 C0000000 		.4byte	.LFE36-.Ltext0
 1792 0017 0400     		.2byte	0x4
 1793 0019 F3       		.byte	0xf3
 1794 001a 01       		.uleb128 0x1
 1795 001b 50       		.byte	0x50
 1796 001c 9F       		.byte	0x9f
 1797 001d 00000000 		.4byte	0
 1798 0021 00000000 		.4byte	0
 1799              	.LVUS4:
 1800 0025 02       		.uleb128 .LVU77
 1801 0026 00       		.uleb128 .LVU80
 1802 0027 00       		.uleb128 .LVU80
 1803 0028 00       		.uleb128 .LVU83
 1804 0029 00       		.uleb128 .LVU83
 1805 002a 00       		.uleb128 0
 1806              	.LLST4:
 1807 002b AC000000 		.4byte	.LVL16-.Ltext0
 1808 002f B0000000 		.4byte	.LVL17-.Ltext0
 1809 0033 0200     		.2byte	0x2
 1810 0035 30       		.byte	0x30
 1811 0036 9F       		.byte	0x9f
 1812 0037 B0000000 		.4byte	.LVL17-.Ltext0
 1813 003b B6000000 		.4byte	.LVL18-.Ltext0
 1814 003f 0800     		.2byte	0x8
 1815 0041 73       		.byte	0x73
 1816 0042 00       		.sleb128 0
 1817 0043 70       		.byte	0x70
 1818 0044 00       		.sleb128 0
 1819 0045 1A       		.byte	0x1a
 1820 0046 30       		.byte	0x30
 1821 0047 2E       		.byte	0x2e
 1822 0048 9F       		.byte	0x9f
 1823 0049 B6000000 		.4byte	.LVL18-.Ltext0
 1824 004d C0000000 		.4byte	.LFE36-.Ltext0
 1825 0051 0900     		.2byte	0x9
 1826 0053 73       		.byte	0x73
 1827 0054 00       		.sleb128 0
 1828 0055 F3       		.byte	0xf3
 1829 0056 01       		.uleb128 0x1
 1830 0057 50       		.byte	0x50
 1831 0058 1A       		.byte	0x1a
 1832 0059 30       		.byte	0x30
 1833 005a 2E       		.byte	0x2e
 1834 005b 9F       		.byte	0x9f
 1835 005c 00000000 		.4byte	0
 1836 0060 00000000 		.4byte	0
 1837              	.LVUS2:
 1838 0064 02       		.uleb128 .LVU36
 1839 0065 00       		.uleb128 .LVU42
 1840 0066 00       		.uleb128 .LVU42
 1841 0067 00       		.uleb128 .LVU50
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 60


 1842 0068 00       		.uleb128 .LVU50
 1843 0069 00       		.uleb128 .LVU51
 1844 006a 00       		.uleb128 .LVU51
 1845 006b 00       		.uleb128 .LVU52
 1846              	.LLST2:
 1847 006c 50000000 		.4byte	.LVL9-.Ltext0
 1848 0070 56000000 		.4byte	.LVL10-.Ltext0
 1849 0074 0200     		.2byte	0x2
 1850 0076 30       		.byte	0x30
 1851 0077 9F       		.byte	0x9f
 1852 0078 56000000 		.4byte	.LVL10-.Ltext0
 1853 007c 62000000 		.4byte	.LVL13-.Ltext0
 1854 0080 0100     		.2byte	0x1
 1855 0082 53       		.byte	0x53
 1856 0083 62000000 		.4byte	.LVL13-.Ltext0
 1857 0087 64000000 		.4byte	.LVL14-.Ltext0
 1858 008b 0200     		.2byte	0x2
 1859 008d 72       		.byte	0x72
 1860 008e 00       		.sleb128 0
 1861 008f 64000000 		.4byte	.LVL14-.Ltext0
 1862 0093 6A000000 		.4byte	.LVL15-.Ltext0
 1863 0097 0500     		.2byte	0x5
 1864 0099 0C       		.byte	0xc
 1865 009a 00700040 		.4byte	0x40007000
 1866 009e 00000000 		.4byte	0
 1867 00a2 00000000 		.4byte	0
 1868              	.LVUS1:
 1869 00a6 02       		.uleb128 .LVU19
 1870 00a7 00       		.uleb128 .LVU22
 1871 00a8 00       		.uleb128 .LVU22
 1872 00a9 00       		.uleb128 0
 1873              	.LLST1:
 1874 00aa 30000000 		.4byte	.LVL4-.Ltext0
 1875 00ae 34000000 		.4byte	.LVL5-.Ltext0
 1876 00b2 0200     		.2byte	0x2
 1877 00b4 30       		.byte	0x30
 1878 00b5 9F       		.byte	0x9f
 1879 00b6 34000000 		.4byte	.LVL5-.Ltext0
 1880 00ba 44000000 		.4byte	.LFE32-.Ltext0
 1881 00be 0100     		.2byte	0x1
 1882 00c0 53       		.byte	0x53
 1883 00c1 00000000 		.4byte	0
 1884 00c5 00000000 		.4byte	0
 1885              	.LLST0:
 1886 00c9 00000000 		.4byte	.LFB29-.Ltext0
 1887 00cd 02000000 		.4byte	.LCFI0-.Ltext0
 1888 00d1 0200     		.2byte	0x2
 1889 00d3 7D       		.byte	0x7d
 1890 00d4 00       		.sleb128 0
 1891 00d5 02000000 		.4byte	.LCFI0-.Ltext0
 1892 00d9 10000000 		.4byte	.LCFI1-.Ltext0
 1893 00dd 0200     		.2byte	0x2
 1894 00df 7D       		.byte	0x7d
 1895 00e0 08       		.sleb128 8
 1896 00e1 10000000 		.4byte	.LCFI1-.Ltext0
 1897 00e5 1A000000 		.4byte	.LFE29-.Ltext0
 1898 00e9 0200     		.2byte	0x2
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 61


 1899 00eb 7D       		.byte	0x7d
 1900 00ec 00       		.sleb128 0
 1901 00ed 00000000 		.4byte	0
 1902 00f1 00000000 		.4byte	0
 1903              		.section	.debug_aranges,"",%progbits
 1904 0000 1C000000 		.4byte	0x1c
 1905 0004 0200     		.2byte	0x2
 1906 0006 00000000 		.4byte	.Ldebug_info0
 1907 000a 04       		.byte	0x4
 1908 000b 00       		.byte	0
 1909 000c 0000     		.2byte	0
 1910 000e 0000     		.2byte	0
 1911 0010 00000000 		.4byte	.Ltext0
 1912 0014 D0000000 		.4byte	.Letext0-.Ltext0
 1913 0018 00000000 		.4byte	0
 1914 001c 00000000 		.4byte	0
 1915              		.section	.debug_line,"",%progbits
 1916              	.Ldebug_line0:
 1917 0000 69030000 		.section	.debug_str,"MS",%progbits,1
 1917      0300DA01 
 1917      00000201 
 1917      FB0E0D00 
 1917      01010101 
 1918              	.LASF40:
 1919 0000 5057525F 		.ascii	"PWR_EnterSTOPMode\000"
 1919      456E7465 
 1919      7253544F 
 1919      504D6F64 
 1919      6500
 1920              	.LASF56:
 1921 0012 443A5C53 		.ascii	"D:\\STM32_Freertos_GCC_Makefile_Win\000"
 1921      544D3332 
 1921      5F467265 
 1921      6572746F 
 1921      735F4743 
 1922              	.LASF41:
 1923 0035 5057525F 		.ascii	"PWR_FLAG\000"
 1923      464C4147 
 1923      00
 1924              	.LASF54:
 1925 003e 474E5520 		.ascii	"GNU C17 9.2.1 20191025 (release) [ARM/arm-9-branch "
 1925      43313720 
 1925      392E322E 
 1925      31203230 
 1925      31393130 
 1926 0071 72657669 		.ascii	"revision 277599] -mcpu=cortex-m3 -mthumb -mfloat-ab"
 1926      73696F6E 
 1926      20323737 
 1926      3539395D 
 1926      202D6D63 
 1927 00a4 693D736F 		.ascii	"i=soft -march=armv7-m -g -gdwarf-2 -Os -fomit-frame"
 1927      6674202D 
 1927      6D617263 
 1927      683D6172 
 1927      6D76372D 
 1928 00d7 2D706F69 		.ascii	"-pointer\000"
 1928      6E746572 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 62


 1928      00
 1929              	.LASF7:
 1930 00e0 5F5F7569 		.ascii	"__uint32_t\000"
 1930      6E743332 
 1930      5F7400
 1931              	.LASF4:
 1932 00eb 5F5F7569 		.ascii	"__uint16_t\000"
 1932      6E743136 
 1932      5F7400
 1933              	.LASF15:
 1934 00f6 43505549 		.ascii	"CPUID\000"
 1934      4400
 1935              	.LASF50:
 1936 00fc 5057525F 		.ascii	"PWR_BackupAccessCmd\000"
 1936      4261636B 
 1936      75704163 
 1936      63657373 
 1936      436D6400 
 1937              	.LASF24:
 1938 0110 42464152 		.ascii	"BFAR\000"
 1938      00
 1939              	.LASF55:
 1940 0115 2E5C7374 		.ascii	".\\stlib\\STM32F10x_StdPeriph_Driver\\src\\stm32f10"
 1940      6C69625C 
 1940      53544D33 
 1940      32463130 
 1940      785F5374 
 1941 0144 785F7077 		.ascii	"x_pwr.c\000"
 1941      722E6300 
 1942              	.LASF12:
 1943 014c 75696E74 		.ascii	"uint8_t\000"
 1943      385F7400 
 1944              	.LASF28:
 1945 0154 5343425F 		.ascii	"SCB_Type\000"
 1945      54797065 
 1945      00
 1946              	.LASF46:
 1947 015d 4E657753 		.ascii	"NewState\000"
 1947      74617465 
 1947      00
 1948              	.LASF14:
 1949 0166 75696E74 		.ascii	"uint32_t\000"
 1949      33325F74 
 1949      00
 1950              	.LASF33:
 1951 016f 44495341 		.ascii	"DISABLE\000"
 1951      424C4500 
 1952              	.LASF2:
 1953 0177 73686F72 		.ascii	"short int\000"
 1953      7420696E 
 1953      7400
 1954              	.LASF38:
 1955 0181 5057525F 		.ascii	"PWR_ClearFlag\000"
 1955      436C6561 
 1955      72466C61 
 1955      6700
 1956              	.LASF16:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 63


 1957 018f 49435352 		.ascii	"ICSR\000"
 1957      00
 1958              	.LASF9:
 1959 0194 6C6F6E67 		.ascii	"long long int\000"
 1959      206C6F6E 
 1959      6720696E 
 1959      7400
 1960              	.LASF58:
 1961 01a2 5243435F 		.ascii	"RCC_APB1PeriphResetCmd\000"
 1961      41504231 
 1961      50657269 
 1961      70685265 
 1961      73657443 
 1962              	.LASF51:
 1963 01b9 5057525F 		.ascii	"PWR_DeInit\000"
 1963      4465496E 
 1963      697400
 1964              	.LASF6:
 1965 01c4 6C6F6E67 		.ascii	"long int\000"
 1965      20696E74 
 1965      00
 1966              	.LASF3:
 1967 01cd 5F5F7569 		.ascii	"__uint8_t\000"
 1967      6E74385F 
 1967      7400
 1968              	.LASF20:
 1969 01d7 43465352 		.ascii	"CFSR\000"
 1969      00
 1970              	.LASF44:
 1971 01dc 746D7072 		.ascii	"tmpreg\000"
 1971      656700
 1972              	.LASF37:
 1973 01e3 62697473 		.ascii	"bitstatus\000"
 1973      74617475 
 1973      7300
 1974              	.LASF18:
 1975 01ed 41495243 		.ascii	"AIRCR\000"
 1975      5200
 1976              	.LASF1:
 1977 01f3 756E7369 		.ascii	"unsigned char\000"
 1977      676E6564 
 1977      20636861 
 1977      7200
 1978              	.LASF0:
 1979 0201 7369676E 		.ascii	"signed char\000"
 1979      65642063 
 1979      68617200 
 1980              	.LASF10:
 1981 020d 6C6F6E67 		.ascii	"long long unsigned int\000"
 1981      206C6F6E 
 1981      6720756E 
 1981      7369676E 
 1981      65642069 
 1982              	.LASF19:
 1983 0224 53484353 		.ascii	"SHCSR\000"
 1983      5200
 1984              	.LASF11:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 64


 1985 022a 756E7369 		.ascii	"unsigned int\000"
 1985      676E6564 
 1985      20696E74 
 1985      00
 1986              	.LASF13:
 1987 0237 75696E74 		.ascii	"uint16_t\000"
 1987      31365F74 
 1987      00
 1988              	.LASF36:
 1989 0240 5057525F 		.ascii	"PWR_TypeDef\000"
 1989      54797065 
 1989      44656600 
 1990              	.LASF43:
 1991 024c 5057525F 		.ascii	"PWR_STOPEntry\000"
 1991      53544F50 
 1991      456E7472 
 1991      7900
 1992              	.LASF23:
 1993 025a 4D4D4641 		.ascii	"MMFAR\000"
 1993      5200
 1994              	.LASF45:
 1995 0260 5057525F 		.ascii	"PWR_WakeUpPinCmd\000"
 1995      57616B65 
 1995      55705069 
 1995      6E436D64 
 1995      00
 1996              	.LASF5:
 1997 0271 73686F72 		.ascii	"short unsigned int\000"
 1997      7420756E 
 1997      7369676E 
 1997      65642069 
 1997      6E7400
 1998              	.LASF42:
 1999 0284 5057525F 		.ascii	"PWR_Regulator\000"
 1999      52656775 
 1999      6C61746F 
 1999      7200
 2000              	.LASF17:
 2001 0292 56544F52 		.ascii	"VTOR\000"
 2001      00
 2002              	.LASF27:
 2003 0297 49534152 		.ascii	"ISAR\000"
 2003      00
 2004              	.LASF22:
 2005 029c 44465352 		.ascii	"DFSR\000"
 2005      00
 2006              	.LASF49:
 2007 02a1 5057525F 		.ascii	"PWR_PVDCmd\000"
 2007      50564443 
 2007      6D6400
 2008              	.LASF30:
 2009 02ac 53797374 		.ascii	"SystemCoreClock\000"
 2009      656D436F 
 2009      7265436C 
 2009      6F636B00 
 2010              	.LASF21:
 2011 02bc 48465352 		.ascii	"HFSR\000"
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 65


 2011      00
 2012              	.LASF26:
 2013 02c1 4D4D4652 		.ascii	"MMFR\000"
 2013      00
 2014              	.LASF48:
 2015 02c6 5057525F 		.ascii	"PWR_PVDLevel\000"
 2015      5056444C 
 2015      6576656C 
 2015      00
 2016              	.LASF47:
 2017 02d3 5057525F 		.ascii	"PWR_PVDLevelConfig\000"
 2017      5056444C 
 2017      6576656C 
 2017      436F6E66 
 2017      696700
 2018              	.LASF8:
 2019 02e6 6C6F6E67 		.ascii	"long unsigned int\000"
 2019      20756E73 
 2019      69676E65 
 2019      6420696E 
 2019      7400
 2020              	.LASF35:
 2021 02f8 46756E63 		.ascii	"FunctionalState\000"
 2021      74696F6E 
 2021      616C5374 
 2021      61746500 
 2022              	.LASF31:
 2023 0308 52455345 		.ascii	"RESET\000"
 2023      5400
 2024              	.LASF52:
 2025 030e 5F5F5746 		.ascii	"__WFE\000"
 2025      4500
 2026              	.LASF53:
 2027 0314 5F5F5746 		.ascii	"__WFI\000"
 2027      4900
 2028              	.LASF25:
 2029 031a 41465352 		.ascii	"AFSR\000"
 2029      00
 2030              	.LASF39:
 2031 031f 5057525F 		.ascii	"PWR_EnterSTANDBYMode\000"
 2031      456E7465 
 2031      72535441 
 2031      4E444259 
 2031      4D6F6465 
 2032              	.LASF29:
 2033 0334 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2033      52784275 
 2033      66666572 
 2033      00
 2034              	.LASF32:
 2035 0341 466C6167 		.ascii	"FlagStatus\000"
 2035      53746174 
 2035      757300
 2036              	.LASF34:
 2037 034c 454E4142 		.ascii	"ENABLE\000"
 2037      4C4500
 2038              	.LASF57:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 66


 2039 0353 5057525F 		.ascii	"PWR_GetFlagStatus\000"
 2039      47657446 
 2039      6C616753 
 2039      74617475 
 2039      7300
 2040              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccUomQj7.s 			page 67


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:76     .text:00000000 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:84     .text:00000000 PWR_DeInit
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:129    .text:0000001a PWR_BackupAccessCmd
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:149    .text:00000020 $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:153    .text:00000024 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:160    .text:00000024 PWR_PVDCmd
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:180    .text:0000002c $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:184    .text:00000030 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:191    .text:00000030 PWR_PVDLevelConfig
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:227    .text:00000040 $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:231    .text:00000044 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:238    .text:00000044 PWR_WakeUpPinCmd
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:258    .text:0000004c $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:262    .text:00000050 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:269    .text:00000050 PWR_EnterSTOPMode
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:365    .text:0000007c $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:372    .text:00000084 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:379    .text:00000084 PWR_EnterSTANDBYMode
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:426    .text:000000a4 $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:431    .text:000000ac $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:438    .text:000000ac PWR_GetFlagStatus
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:469    .text:000000bc $d
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:473    .text:000000c0 $t
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:480    .text:000000c0 PWR_ClearFlag
C:\Users\skey\AppData\Local\Temp\ccUomQj7.s:502    .text:000000cc $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
