

================================================================
== Vitis HLS Report for 'led_blink'
================================================================
* Date:           Sat Jan 31 13:54:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_first
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      95|    122|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     46|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     177|    268|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  95|  122|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  95|  122|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_111_p2     |         +|   0|  0|  39|          32|           1|
    |icmp_ln34_fu_117_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln38_fu_123_p2    |      icmp|   0|  0|  14|           8|           9|
    |select_ln38_fu_135_p3  |    select|   0|  0|   8|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 100|          73|          43|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |counter_new_1_reg_69      |   9|          2|   32|         64|
    |led_pattern               |   9|          2|    8|         16|
    |led_pattern_loc_1_reg_83  |  14|          3|    8|         24|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  46|         10|   49|        107|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   2|   0|    2|          0|
    |counter                   |  32|   0|   32|          0|
    |counter_new_1_reg_69      |  32|   0|   32|          0|
    |led_pattern               |   8|   0|    8|          0|
    |led_pattern_loc_1_reg_83  |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  82|   0|   82|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|     led_blink|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|     led_blink|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|     led_blink|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

