<div id="pf1cb" class="pf w0 h0" data-page-no="1cb"><div class="pc pc1cb w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg1cb.png"/><div class="c xae y2881 w4a h10c"><div class="t m0 xc h25 y2882 ff2 fse fc0 sc0 ls0 ws339">SC1A</div><div class="t m0 x0 h25 y2883 ff2 fse fc0 sc0 ls0 ws339">ADHWTSA</div><div class="t m0 x0 h25 y2884 ff2 fse fc0 sc0 ls0 ws339">ADHWTSn</div><div class="t m2f xf9 h10d y2885 ff8 fse fc0 sc0 ls0 ws0">C<span class="_ _203"> </span>o m<span class="_ _203"> </span>p a r<span class="_ _5"></span>e  <span class="_ _155"></span>t<span class="_ _204"> </span>r<span class="_ _155"></span>u e</div><div class="t m33 x3a h10d y2886 ff8 fse fc0 sc0 ls0 ws372">A D C<span class="_ _203"> </span>H</div><div class="t m34 xed h10e y2887 ff8 fs78 fc0 sc0 ls0 ws373">c o m<span class="_ _203"> </span>p l<span class="_ _5"></span>e t<span class="_ _155"> </span>e</div><div class="t m2f xb8 h10d y2888 ff8 fse fc0 sc0 ls0 ws374">A D<span class="_ _203"> </span>T R<span class="_ _203"> </span>G</div><div class="t m33 x4 h10d y2889 ff8 fse fc0 sc0 ls0 ws375">A D C<span class="_ _203"> </span>O</div><div class="t m0 x146 h25 y288a ff2 fse fc0 sc0 ls0 ws0">Control Registers</div><div class="t m0 xa2 h25 y288b ff2 fse fc0 sc0 ls0 ws339">SC1n</div><div class="t m33 x10 h10d y288c ff8 fse fc0 sc0 ls0 ws376">A D I<span class="_ _155"></span>V</div><div class="t m33 xfc h10d y288d ff8 fse fc0 sc0 ls0 ws377">A<span class="_ _203"> </span>D I<span class="_ _204"> </span>C<span class="_ _203"> </span>L K</div><div class="t m0 x15b h27 y288e ff2 fse fc0 sc0 ls0 ws339">Async<span class="ff3 fs2 ws0"> </span></div><div class="t m0 xe9 h25 y288f ff2 fse fc0 sc0 ls0 ws0">Clock Gen</div><div class="t m2f x132 h10d y2890 ff8 fse fc0 sc0 ls0 ws378">A D A<span class="_ _205"> </span>C K E<span class="_ _205"> </span>N</div><div class="t m0 xe5 h10f y2891 ffa fse fc0 sc0 ls0">2</div><div class="t m0 x53 h25 y2892 ff2 fse fc0 sc0 ls0 ws339">ALTCLK</div><div class="t m0 x53 h25 y2893 ff2 fse fc0 sc0 ls1c9 ws379">ADACK</div><div class="t m2f xf5 h10d y2894 ff8 fse fc0 sc0 ls0 ws37a">A D C<span class="_ _203"> </span>K</div><div class="t m2f xf5 h10d y2895 ff8 fse fc0 sc0 ls0 ws37b">M<span class="_ _206"> </span>O D E</div><div class="t m2f x47 h10d y2896 ff8 fse fc0 sc0 ls0 ws37c">t<span class="_ _155"></span>r<span class="_ _204"> </span>a n s f<span class="_ _155"></span>e r</div><div class="t m2f x4c h10d y2897 ff8 fse fc0 sc0 ls0 ws37d">C V 2</div><div class="t m0 xd0 h25 y2898 ff2 fse fc0 sc0 ls0">CV1:CV2</div><div class="t m0 xc0 h26 y2899 ff2 fsf fc0 sc0 ls0 ws1bf">TempM</div><div class="t m0 xc1 h26 y289a ff2 fsf fc0 sc0 ls1ca ws2f5">DADM3</div><div class="t m0 xc1 h26 y289b ff2 fsf fc0 sc0 ls1ca ws2f5">DADM0</div><div class="t m0 xc0 h26 y289c ff2 fsf fc0 sc0 ls1ca ws2f5">DADP3</div><div class="t m0 xc0 h26 y289d ff2 fsf fc0 sc0 ls1ca ws2f5">DADP0</div><div class="t m0 x84 h26 y289e ff2 fsf fc0 sc0 ls0 ws1bf">Interrupt</div><div class="t m0 x114 h25 y289f ff2 fse fc0 sc0 ls0">1</div><div class="t m2f xc8 h10d y28a0 ff8 fse fc0 sc0 ls0 ws37e">A D V I<span class="_ _155"></span>N<span class="_ _203"> </span>P</div><div class="t m2f xc8 h10d y28a1 ff8 fse fc0 sc0 ls0 ws37f">A D V I<span class="_ _155"></span>N<span class="_ _203"> </span>M</div><div class="t m2f x1a h10d y28a2 ff8 fse fc0 sc0 ls0 ws380">A C<span class="_ _203"> </span>F E</div><div class="t m0 x100 h25 y28a3 ff2 fse fc0 sc0 ls0">1</div><div class="t m0 xe9 h25 y28a4 ff2 fse fc0 sc0 ls0 ws339">SC2</div><div class="t m0 x10a h25 y28a5 ff2 fse fc0 sc0 ls0">Rn</div><div class="t m0 x126 h25 y28a6 ff2 fse fc0 sc0 ls0">RA</div><div class="t m0 x11b h25 y28a7 ff2 fse fc0 sc0 ls0 ws339">CFG1,2</div><div class="t m2f x10e h10d y28a8 ff8 fse fc0 sc0 ls0 ws381">C<span class="_ _203"> </span>L M<span class="_ _203"> </span>x</div><div class="t m0 x32 h25 y28a9 ff2 fse fc0 sc0 ls0 ws339">CLMx</div><div class="t m35 x156 h110 y28aa ff2 fs79 fc0 sc0 ls0 ws0">Compare true</div><div class="t m0 x35 h25 y28ab ff2 fse fc0 sc0 ls0 ws0">MCU STOP</div><div class="t m0 xc0 h25 y28ac ff2 fse fc0 sc0 ls0 ws339">ADHWT</div><div class="t m0 x13d h26 y28ad ff2 fsf fc0 sc0 ls0">AD4</div><div class="t m0 xcd h26 y28ae ff2 fsf fc0 sc0 ls0">AD23</div><div class="t m0 x85 h26 y28af ff2 fsf fc0 sc0 ls0">TempP</div><div class="t m0 x9d h1a y28b0 ff2 fsb fc0 sc0 ls0 ws382">V<span class="fs6b ws0"> <span class="vc">REFH</span></span></div><div class="t m0 x9d h111 y28b1 ff2 fs6b fc0 sc0 ls203 ws0"> <span class="fsb ls0 ws382 v0">V<span class="fs32 ws383 vd">ALTH</span><span class="ws0 vd"> </span></span></div><div class="t m0 x9d h111 y28b2 ff2 fs6b fc0 sc0 ls203 ws0"> <span class="fsb ls204 v0">V<span class="fs32 ls0 ws383 vd">REFL</span><span class="ls0 vd"> </span></span></div><div class="t m0 xa6 h111 y28b3 ff2 fs6b fc0 sc0 ls203 ws0"> <span class="fsb ls0 ws382 v0">V<span class="fs32 ws383 vb">ALTL</span><span class="ws0 vb"> </span></span></div><div class="t m33 x81 h10d y28b4 ff8 fse fc0 sc0 ls0">AIEN</div><div class="t m33 xae h10d y28b5 ff8 fse fc0 sc0 ls0 ws384">C O C O</div><div class="t m33 x5 h10d y28b6 ff8 fse fc0 sc0 ls0 ws385">t r i<span class="_ _5"></span>g<span class="_ _205"> </span>g<span class="_ _205"> </span>e<span class="_ _207"> </span>r</div><div class="t m33 xbc h10d y28b7 ff8 fse fc0 sc0 ls0">DIFF</div><div class="t m33 x51 h10d y28b8 ff8 fse fc0 sc0 ls0 ws386">M<span class="_ _206"> </span>O D E</div><div class="t m2f x10e h10d y28b9 ff8 fse fc0 sc0 ls0">CLPx</div><div class="t m2f x13 h10d y28ba ff8 fse fc0 sc0 ls0 ws0">PG, MG<span class="_ _3f"> </span><span class="ve">PG, MG</span></div><div class="t m2f x15b h10d y28bb ff8 fse fc0 sc0 ls0">CLPx</div><div class="t m2f xe9 h10d y28bc ff8 fse fc0 sc0 ls0 ws387">Calibration</div><div class="t m2f x7f h10d y28bd ff8 fse fc0 sc0 ls0">OFS</div><div class="t m36 xc5 h10d y28be ff8 fse fc0 sc0 ls0">CALF</div><div class="t m36 x2d h10d y28bf ff8 fse fc0 sc0 ls0">CAL</div><div class="t m37 xe9 h112 y28c0 ff8 fs7a fc0 sc0 ls0">SC3</div><div class="t m2f xe2 h10d y28c1 ff8 fse fc0 sc0 ls0 ws388">C V1</div><div class="t m38 x1c h113 y28c2 ff2 fs7b fc0 sc0 ls0 ws0">ACFGT, ACREN</div><div class="t m2f xbd h10d y28c3 ff8 fse fc0 sc0 ls0">D</div><div class="t m39 xf5 h114 y28c4 ff8 fs7c fc0 sc0 ls0 ws0">A<span class="_ _124"></span>V<span class="_ _153"></span>GE, A<span class="_ _154"></span>V<span class="_ _153"></span>GS</div><div class="t m3a x1a h115 y28c5 ff8 fs7d fc0 sc0 ls0">ADCOFS</div><div class="t m2 x3d h2d y28c6 ff2 fs10 fc0 sc0 ls0 ws389">V<span class="fs6b ls205 ws0"> <span class="ls0 vd">REFSH</span></span></div><div class="t m2 x92 h2d y28c7 ff2 fs10 fc0 sc0 ls0 ws389">V<span class="fs6b ls205 ws0"> <span class="ls0 vd">REFSL</span></span></div><div class="t m0 x10 h1a y28c8 ff2 fsb fc0 sc0 ls0 ws0">(SC2, CFG1, CFG2)</div><div class="t m0 x3d h27 y28c9 ff2 fse fc0 sc0 ls0 ws339">Conversion<span class="_ _b5"></span><span class="ff3 fs2 ws0"> </span></div><div class="t m0 xa9 h27 y28ca ff2 fse fc0 sc0 ls0 ws339">trigger<span class="_ _b5"></span><span class="ff3 fs2 ws0"> </span></div><div class="t m0 xae h25 y28cb ff2 fse fc0 sc0 ls0">control</div><div class="t m0 xb0 h2d y28cc ff2 fs10 fc0 sc0 ls0">Clock</div><div class="t m0 xb0 h2d y28cd ff2 fs10 fc0 sc0 ls0">divide</div><div class="t m0 xe2 h2d y28ce ff2 fs10 fc0 sc0 ls0 ws0">Control sequencer<span class="_ _10c"> </span><span class="fse vb">Bus clock</span></div><div class="t m0 x3 h2d y28cf ff2 fs10 fc0 sc0 ls0 ws0">SAR converter</div><div class="t m0 x5f h69 y28d0 ff2 fs32 fc0 sc0 ls0">Compare</div><div class="t m0 x3c h69 y28d1 ff2 fs32 fc0 sc0 ls0">logic</div><div class="t m0 x67 h69 y28d2 ff2 fs32 fc0 sc0 ls0 ws0">Offset subtractor</div><div class="t m0 x5f h69 y28d3 ff2 fs32 fc0 sc0 ls0">Averager</div><div class="t m0 xd7 h69 y28d4 ff2 fs32 fc0 sc0 ls0">Formatting</div><div class="t m2 x40 h116 y28d5 ff2 fs7e fc0 sc0 ls0">ADLSMP/ADLSTS</div><div class="t m2 x30 h116 y28d6 ff2 fs7e fc0 sc0 ls0">ADLPC/ADHSC</div><div class="t m2 xd1 h69 y28d7 ff2 fs32 fc0 sc0 ls0">initialize</div><div class="t m2 x3c h69 y28d8 ff2 fs32 fc0 sc0 ls0">sample</div><div class="t m2 x31 h69 y28d9 ff2 fs32 fc0 sc0 ls0">convert</div><div class="t m2 xb6 h69 y28da ff2 fs32 fc0 sc0 ls0">transfer</div><div class="t m2 x146 h69 y28db ff2 fs32 fc0 sc0 ls0">abort</div></div><div class="t m0 xd8 h9 y28dc ff1 fs2 fc0 sc0 ls0 ws0">Figure 28-1. ADC block diagram</div><div class="t m0 x9 hd y28dd ff1 fs7 fc0 sc0 ls0 ws0">28.2<span class="_ _b"> </span>ADC Signal Descriptions</div><div class="t m0 x9 hf y28de ff3 fs5 fc0 sc0 ls0 ws0">The ADC module supports up to 4 pairs of differential inputs and up to 24 single-ended</div><div class="t m0 x9 hf y28df ff3 fs5 fc0 sc0 ls0 ws0">inputs. Each differential pair requires two inputs, DADPx and DADMx. The ADC also</div><div class="t m0 x9 hf y28e0 ff3 fs5 fc0 sc0 ls0 ws0">requires four supply/reference/ground connections.</div><div class="t m0 x10e h8 y28e1 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y28e2 ff3 fs5 fc0 sc0 ls0 ws0">Refer to ADC configuration section in chip configuration</div><div class="t m0 x3e hf y28e3 ff3 fs5 fc0 sc0 ls0 ws0">chapter for the number of channels supported on this device.</div><div class="t m0 x61 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>459</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
