# [ELEC3500] Digital Electronics

Digital circuit design using verilog and logic synthesis, the electronic properties of logic gates, electrical interfacing between logic families, asynchronous to synchronous interfacing, clock distribution and timing, VLSI design options. Students implement substantial circuits with field-programmable gate arrays.

## Table of contents

### PSpice Labs

Lab 1: [CMOS Devices](/PSpice%20Labs/Lab%201%20MOS%20Devices)\
Lab 2: [Combinational CMOS Logic](/PSpice%20Labs/Lab%202%20Combinational%20CMOS%20Logic)\
Lab 3: [CMOS Sequential Logic Gates](/PSpice%20Labs/Lab%203%20CMOS%20Sequential%20Logic%20Gates)

### Verilog Labs

Verilog notes: [Introduction to Verilog](/Verilog%20Labs/Verilog_Tutorial.md)\
Verilog cheat sheet: [Summary of Synthesisable Verilog](/Verilog%20Labs/Verilog_CheatSheet.pdf)

Lab 1: [Verilog Lab 1]()\
Lab 2: [Verilog Lab 2]()\
Lab 3: [Verilog Lab 3]()\
Lab 6: [Verilog Lab 6]()\
Lab 8: [Verilog Lab 8]()\
Lab 9: [Verilog Lab 9]()\
Lab 10: [Verilog Lab 10]()\
Lab 11: [Egg Timer Lab]()

Tcl scripting: [Tcl Scripting in Vivado](/Verilog%20Labs/README.md)
