// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1777\sampleModel1777_4_sub\Mysubsystem_4.v
// Created: 2024-06-10 13:14:13
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_4
// Source Path: sampleModel1777_4_sub/Subsystem/Mysubsystem_4
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_4
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk140_out1;  // uint8
  wire [7:0] cfblk29_out1;  // uint8


  cfblk140 u_cfblk140 (.In1(In2),  // uint8
                       .Out1(cfblk140_out1)  // uint8
                       );

  assign cfblk29_out1 = cfblk140_out1 + In1;



  assign Out1 = cfblk29_out1;

endmodule  // Mysubsystem_4

