[2025-09-18 03:11:04] START suite=qualcomm_srv trace=srv633_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv633_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2604895 heartbeat IPC: 3.839 cumulative IPC: 3.839 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5070045 heartbeat IPC: 4.057 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5070045 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5070045 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14259752 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23414100 heartbeat IPC: 1.092 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 32613264 heartbeat IPC: 1.087 cumulative IPC: 1.089 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 41684137 heartbeat IPC: 1.102 cumulative IPC: 1.092 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50894558 heartbeat IPC: 1.086 cumulative IPC: 1.091 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 59962580 heartbeat IPC: 1.103 cumulative IPC: 1.093 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 69134808 heartbeat IPC: 1.09 cumulative IPC: 1.093 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 78311228 heartbeat IPC: 1.09 cumulative IPC: 1.092 (Simulation time: 00 hr 10 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv633_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 87446220 heartbeat IPC: 1.095 cumulative IPC: 1.093 (Simulation time: 00 hr 11 min 48 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91592952 cumulative IPC: 1.092 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91592952 cumulative IPC: 1.092 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv633_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.092 instructions: 100000003 cycles: 91592952
CPU 0 Branch Prediction Accuracy: 90.87% MPKI: 16.05 Average ROB Occupancy at Mispredict: 26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3799
BRANCH_INDIRECT: 0.4187
BRANCH_CONDITIONAL: 13.1
BRANCH_DIRECT_CALL: 0.9234
BRANCH_INDIRECT_CALL: 0.6047
BRANCH_RETURN: 0.6177


====Backend Stall Breakdown====
ROB_STALL: 66565
LQ_STALL: 0
SQ_STALL: 555760


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 137.60527
REPLAY_LOAD: 96.64815
NON_REPLAY_LOAD: 23.160131

== Total ==
ADDR_TRANS: 5229
REPLAY_LOAD: 5219
NON_REPLAY_LOAD: 56117

== Counts ==
ADDR_TRANS: 38
REPLAY_LOAD: 54
NON_REPLAY_LOAD: 2423

cpu0->cpu0_STLB TOTAL        ACCESS:    1875959 HIT:    1871175 MISS:       4784 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1875959 HIT:    1871175 MISS:       4784 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 224.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8588567 HIT:    7299028 MISS:    1289539 MSHR_MERGE:      57220
cpu0->cpu0_L2C LOAD         ACCESS:    6760514 HIT:    5775917 MISS:     984597 MSHR_MERGE:       7464
cpu0->cpu0_L2C RFO          ACCESS:     558340 HIT:     381670 MISS:     176670 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     260544 HIT:     165668 MISS:      94876 MSHR_MERGE:      49756
cpu0->cpu0_L2C WRITE        ACCESS:    1000611 HIT:     974868 MISS:      25743 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8558 HIT:        905 MISS:       7653 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     187938 ISSUED:     176997 USEFUL:       9744 USELESS:       9687
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15032900 HIT:    8041171 MISS:    6991729 MSHR_MERGE:    1653117
cpu0->cpu0_L1I LOAD         ACCESS:   15032900 HIT:    8041171 MISS:    6991729 MSHR_MERGE:    1653117
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30964299 HIT:   27311046 MISS:    3653253 MSHR_MERGE:    1574866
cpu0->cpu0_L1D LOAD         ACCESS:   17122782 HIT:   15317668 MISS:    1805114 MSHR_MERGE:     383212
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     469284 HIT:     304205 MISS:     165079 MSHR_MERGE:      75491
cpu0->cpu0_L1D WRITE        ACCESS:   13362485 HIT:   11688067 MISS:    1674418 MSHR_MERGE:    1116079
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9748 HIT:       1106 MISS:       8642 MSHR_MERGE:         84
cpu0->cpu0_L1D PREFETCH REQUESTED:     680084 ISSUED:     469284 USEFUL:      22290 USELESS:      44564
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12477389 HIT:   10561066 MISS:    1916323 MSHR_MERGE:     960382
cpu0->cpu0_ITLB LOAD         ACCESS:   12477389 HIT:   10561066 MISS:    1916323 MSHR_MERGE:     960382
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.11 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28936055 HIT:   27699061 MISS:    1236994 MSHR_MERGE:     316975
cpu0->cpu0_DTLB LOAD         ACCESS:   28936055 HIT:   27699061 MISS:    1236994 MSHR_MERGE:     316975
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.054 cycles
cpu0->LLC TOTAL        ACCESS:    1479438 HIT:    1419291 MISS:      60147 MSHR_MERGE:       1943
cpu0->LLC LOAD         ACCESS:     977133 HIT:     959405 MISS:      17728 MSHR_MERGE:        205
cpu0->LLC RFO          ACCESS:     176670 HIT:     150437 MISS:      26233 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45120 HIT:      33331 MISS:      11789 MSHR_MERGE:       1738
cpu0->LLC WRITE        ACCESS:     272862 HIT:     272626 MISS:        236 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7653 HIT:       3492 MISS:       4161 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3334
  ROW_BUFFER_MISS:      54634
  AVG DBUS CONGESTED CYCLE: 3.477
Channel 0 WQ ROW_BUFFER_HIT:       1128
  ROW_BUFFER_MISS:      21983
  FULL:          0
Channel 0 REFRESHES ISSUED:       7633

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522468       426882        88385         2323
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8          212          408          320
  STLB miss resolved @ L2C                0          123          146          264           72
  STLB miss resolved @ LLC                0          203          301         1528          583
  STLB miss resolved @ MEM                0            0          279         2278         2281

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             165740        48179      1253210       153436          455
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          156          130           27
  STLB miss resolved @ L2C                0          136          313          157            1
  STLB miss resolved @ LLC                0           88          515          599           63
  STLB miss resolved @ MEM                0            0           82          232          104
[2025-09-18 03:24:08] END   suite=qualcomm_srv trace=srv633_ap (rc=0)
