{"vcs1":{"timestamp_begin":1731068224.156825476, "rt":3.19, "ut":1.47, "st":0.29}}
{"vcselab":{"timestamp_begin":1731068227.443880767, "rt":1.62, "ut":0.33, "st":0.23}}
{"link":{"timestamp_begin":1731068229.154359904, "rt":0.39, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731068223.367459828}
{"VCS_COMP_START_TIME": 1731068223.367459828}
{"VCS_COMP_END_TIME": 1731068233.498932464}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334924}}
{"stitch_vcselab": {"peak_mem": 231624}}
