{"vcs1":{"timestamp_begin":1746537072.493874103, "rt":6.10, "ut":5.79, "st":0.24}}
{"vcselab":{"timestamp_begin":1746537078.676684863, "rt":0.28, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1746537079.016645532, "rt":0.30, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746537072.176689823}
{"VCS_COMP_START_TIME": 1746537072.176689823}
{"VCS_COMP_END_TIME": 1746537079.388047150}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379552}}
{"vcselab": {"peak_mem": 174928}}
