<pre>name: case_constant
description: A module testing case statement with constant expression
should_fail: 0
tags: 12.5.2
files: <a href="../../../tests/chapter-12/12.5.2--case_const.sv" target="file-frame">tests/chapter-12/12.5.2--case_const.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-12/12.5.2--case_const.sv" target="file-frame">tests/chapter-12/12.5.2--case_const.sv</a>' to AST representation.
Generating RTLIL representation for module `\case_tb'.
Successfully finished Verilog frontend.
</pre>