CHIP_REV_IS_FPGA,FUNC_0
DP_INFO,FUNC_1
IGU_REG_ATTENTION_ENABLE,VAR_0
IGU_REG_LEADING_EDGE_LATCH,VAR_1
IGU_REG_TRAILING_EDGE_LATCH,VAR_2
MISC_REG_AEU_MASK_ATTN_IGU,VAR_3
OSAL_MMIOWB,FUNC_2
ecore_wr,FUNC_3
ecore_int_igu_enable_attn,FUNC_4
p_hwfn,VAR_4
p_ptt,VAR_5
