
---------- Begin Simulation Statistics ----------
final_tick                               1661830037500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214928                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585540                       # Number of bytes of host memory used
host_op_rate                                   379751                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9538.06                       # Real time elapsed on the host
host_tick_rate                               42552390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405867                       # Number of seconds simulated
sim_ticks                                405867259000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       638089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1273475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          437                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7853305                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    130785012                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46186541                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     63221640                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     17035099                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139459730                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3360073                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5539847                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582359426                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      414362676                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7891692                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117471881                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    250835404                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221853                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    775046150                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.049196                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.960773                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    419731398     54.16%     54.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77963191     10.06%     64.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55103155      7.11%     71.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40968902      5.29%     76.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20069546      2.59%     79.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18579134      2.40%     81.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11915857      1.54%     83.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13243086      1.71%     84.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117471881     15.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    775046150                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513454                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550541                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783176                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962017                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570724     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285470      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382151      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122413      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223210      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203164      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081286      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221853                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238169                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.811735                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.811735                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422899997                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1958139022                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       99465163                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237578451                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7915561                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     43808617                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261246353                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              260919                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94247069                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              280782                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139459730                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       126574130                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           671863592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2134747                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1239699309                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        32645                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       349660                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15831122                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171805                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    131506065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49546614                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.527223                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    811667794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.480031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.451757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      490746502     60.46%     60.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24889493      3.07%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27349321      3.37%     66.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12296581      1.51%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16602514      2.05%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17218622      2.12%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12890771      1.59%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10755905      1.33%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198918085     24.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    811667794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238375600                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      692922991                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 66724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10441611                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105735352                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.142775                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356143804                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94247068                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     179539120                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    272158131                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        36581                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       643916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100569668                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1839121694                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    261896736                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20758760                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1739364437                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2517614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12032600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7915561                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17861140                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207088                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16797008                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        39669                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        56713                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34926                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29196111                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11293515                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        56713                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9515589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       926022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2216619400                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1730168555                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568415                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1259959402                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.131446                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1733445932                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1828805103                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     835562388                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.231930                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.231930                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5528275      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    942471311     53.55%     53.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       522145      0.03%     53.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4531229      0.26%     54.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    112942696      6.42%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          764      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            2      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       421168      0.02%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249779      0.01%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250591      0.01%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155035151      8.81%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30634002      1.74%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146203810      8.31%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    118966125      6.76%     86.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49290596      2.80%     89.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146666932      8.33%     97.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46408629      2.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1760123205                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780242949                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1533366382                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749080374                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    792244648                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45673548                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025949                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14359649     31.44%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            1      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           99      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            3      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5735732     12.56%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        22612      0.05%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9566225     20.94%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5133707     11.24%     76.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        65766      0.14%     76.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10777157     23.60%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        12597      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1020025529                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2846977049                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    981088181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1297795099                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1839012772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1760123205                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       108922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    250899809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2755687                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       108626                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    341646219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    811667794                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.168527                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.569338                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    381275188     46.97%     46.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     58867258      7.25%     54.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     65277462      8.04%     62.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59565242      7.34%     69.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     64527369      7.95%     77.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61850869      7.62%     85.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53873379      6.64%     91.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30047014      3.70%     95.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36384013      4.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    811667794                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.168348                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         126629720                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               55687                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33744235                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5217848                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    272158131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100569668                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     584097035                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              811734518                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     229061275                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116293                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     66360021                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      120962746                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1529420                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1255096                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4758204311                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1919134671                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2161623813                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257799293                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    116586596                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7915561                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    195915903                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      385507476                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1278926390                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2107916385                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        13011                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       212753441                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          355                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2496522690                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3715171311                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1695                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9049145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17093063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21322                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6652407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       589003                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13295083                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         589003                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32936                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       630235                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              642                       # Transaction distribution
system.membus.trans_dist::ReadExReq            602454                       # Transaction distribution
system.membus.trans_dist::ReadExResp           602454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32936                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1908865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1908865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1908865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81000000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81000000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81000000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            636032                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  636032    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              636032                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3901834498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3347818500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1661830037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1661830037500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7247743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2416192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18611                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6811138                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1007432                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1007432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           795411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          795411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7247743                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        56496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26086462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26142958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2381312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    628887936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              631269248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1204155                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39320000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10254050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002245                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047328                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10231033     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23016      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10254050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10367651498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12539552425                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28934495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        17810                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1381958                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399768                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        17810                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1381958                       # number of overall hits
system.l2.overall_hits::total                 1399768                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          787                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6641908                       # number of demand (read+write) misses
system.l2.demand_misses::total                6642695                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          787                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6641908                       # number of overall misses
system.l2.overall_misses::total               6642695                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     77282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 236168740500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236246022500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     77282000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 236168740500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236246022500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        18597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8023866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8042463                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        18597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8023866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8042463                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.042319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.827769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.042319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.827769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98198.221093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35557.364013                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35564.785452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98198.221093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35557.364013                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35564.785452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613684                       # number of writebacks
system.l2.writebacks::total                    613684                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6641908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6642695                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6641908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6642695                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     69412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 169749660500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169819072500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     69412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 169749660500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 169819072500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.042319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.827769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825953                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.042319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.827769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88198.221093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25557.364013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25564.785452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88198.221093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25557.364013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25564.785452                       # average overall mshr miss latency
system.l2.replacements                         614461                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1802508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1802508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1802508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1802508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18582                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18582                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18582                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18582                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6028290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6028290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       997795                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               997795                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9637                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9637                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        26500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        26500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1007432                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1007432                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data     2.749818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     2.749818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    171607998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    171607998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009566                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17807.201204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17807.201204                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604324                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58649659000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58649659000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       795411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            795411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.759763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 97050.024490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97050.024490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  52606419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52606419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.759763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87050.024490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87050.024490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        17810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1190871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6037584                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6038371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     77282000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 177519081500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 177596363500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        18597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7228455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7247052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.042319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.835252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98198.221093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29402.337342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29411.303727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6037584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6038371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     69412000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 117143241500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 117212653500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.042319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.835252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88198.221093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19402.337342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19411.303727                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3982.067519                       # Cycle average of tags in use
system.l2.tags.total_refs                     4416294                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1825150                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419688                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3982.067519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 138559801                       # Number of tag accesses
system.l2.tags.data_accesses                138559801                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           55                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6007250                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6007305                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           55                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6007250                       # number of overall hits
system.l3.overall_hits::total                 6007305                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          732                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       634658                       # number of demand (read+write) misses
system.l3.demand_misses::total                 635390                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          732                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       634658                       # number of overall misses
system.l3.overall_misses::total                635390                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     63966500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  52866735500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      52930702000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     63966500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  52866735500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     52930702000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          787                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6641908                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6642695                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          787                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6641908                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6642695                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.930114                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.095554                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.095652                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.930114                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.095554                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.095652                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87385.928962                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83299.565278                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83304.272966                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87385.928962                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83299.565278                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83304.272966                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              630235                       # number of writebacks
system.l3.writebacks::total                    630235                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          732                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       634658                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            635390                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          732                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       634658                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           635390                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     56646500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  46520155500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  46576802000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     56646500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  46520155500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  46576802000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.930114                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.095554                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.095652                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.930114                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.095554                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.095652                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77385.928962                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73299.565278                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73304.272966                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77385.928962                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73299.565278                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73304.272966                       # average overall mshr miss latency
system.l3.replacements                        1224262                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613684                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613684                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613684                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613684                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2184                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2184                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         8995                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 8995                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          642                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                642                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9637                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9637                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.066618                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.066618                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          642                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           642                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     12227000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     12227000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.066618                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.066618                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19045.171340                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19045.171340                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         1870                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1870                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       602454                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              602454                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  48955978500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   48955978500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604324                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604324                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.996906                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996906                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81260.940254                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81260.940254                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       602454                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         602454                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42931438500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  42931438500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.996906                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996906                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71260.940254                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71260.940254                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           55                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6005380                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6005435                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          732                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        32204                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            32936                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     63966500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3910757000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3974723500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          787                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6037584                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6038371                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.930114                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005334                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005454                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87385.928962                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 121436.995404                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 120680.213141                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          732                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        32204                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        32936                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     56646500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   3588717000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   3645363500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.930114                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005334                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005454                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77385.928962                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 111436.995404                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 110680.213141                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13399885                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1257030                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.659956                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    5506.817826                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        75.271082                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      9635.698316                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   194.786920                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     9.772232                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 17345.653624                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.168055                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.002297                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.294058                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.005944                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000298                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.529347                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          914                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31795                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 213945590                       # Number of tag accesses
system.l3.tags.data_accesses                213945590                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6038371                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1243919                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6623094                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9637                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9637                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604324                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604324                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6038371                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19947415                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    464408256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1224262                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40335040                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7876594                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.074779                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.263034                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7287591     92.52%     92.52% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 589003      7.48%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7876594                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7261225502                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9968861000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        46848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40618112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40664960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40335040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40335040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       634658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              635390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       630235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             630235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       115427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    100077331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100192758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       115427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           115427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99379881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99379881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99379881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       115427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    100077331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199572639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    630235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    634658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013237246500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1959888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             592351                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      635390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     630235                       # Number of write requests accepted
system.mem_ctrls.readBursts                    635390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   630235                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41084                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8630287000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3176950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20543849500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13582.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32332.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   563687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  522522                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                635390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               630235                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  625714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    451.518750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.030139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.044776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73118     40.76%     40.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14814      8.26%     49.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8590      4.79%     53.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7336      4.09%     57.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6534      3.64%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6201      3.46%     64.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7613      4.24%     69.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20431     11.39%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34754     19.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179391                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.317633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.750644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             215      0.55%      0.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10372     26.64%     27.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         27418     70.41%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           607      1.56%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           169      0.43%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            73      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            50      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            18      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.184961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.667409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            35951     92.33%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              221      0.57%     92.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1373      3.53%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1349      3.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40664960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40333440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40664960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40335040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  405912051000                       # Total gap between requests
system.mem_ctrls.avgGap                     320720.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        46848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40618112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40333440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 115426.901187907846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100077330.948244839907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99375939.067802459002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       634658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       630235                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     26456250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  20517393250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9620134425000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36142.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32328.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15264360.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            641886000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            341170500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2273019000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1649556540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32038724640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34504903830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126796266240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198245526750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.449172                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 329034144500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13552760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63280354500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            638965740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            339618345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2263665600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1640139660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32038724640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34898792070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     126464570880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       198284476935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.545140                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 328173875750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13552760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64140623250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399279352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126552674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595324016                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399279352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491990                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126552674                       # number of overall hits
system.cpu.icache.overall_hits::total      1595324016                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        21452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11952                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        21452                       # number of overall misses
system.cpu.icache.overall_misses::total         33653                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3364500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    350239499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    353603999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3364500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    350239499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    353603999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    126574126                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595357669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    126574126                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595357669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000169                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000169                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13512.048193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 16326.659472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10507.354441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13512.048193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 16326.659472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10507.354441                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1062                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30300                       # number of writebacks
system.cpu.icache.writebacks::total             30300                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        19288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        19288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19537                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    294837499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    297952999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3115500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    294837499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    297952999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12512.048193                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 15286.058637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15250.703742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12512.048193                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 15286.058637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15250.703742                       # average overall mshr miss latency
system.cpu.icache.replacements                  30300                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399279352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126552674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595324016                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        21452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33653                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3364500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    350239499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    353603999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    126574126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595357669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13512.048193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 16326.659472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10507.354441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        19288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3115500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    294837499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    297952999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12512.048193                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 15286.058637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15250.703742                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.672259                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595355505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31489                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50663.898663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.520772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.850988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.300499                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819377                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999360                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6381462165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6381462165                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367776058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297774230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682910494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367776058                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297774230                       # number of overall hits
system.cpu.dcache.overall_hits::total       682910494                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     35622207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35874578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234177                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18194                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     35622207                       # number of overall misses
system.cpu.dcache.overall_misses::total      35874578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1078916500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1080971575431                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1082050491931                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1078916500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1080971575431                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1082050491931                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    333396437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718785072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    333396437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718785072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.106846                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.106846                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59300.676047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30345.440849                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30162.040984                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59300.676047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30345.440849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30162.040984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4742306                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            225958                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.987555                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2001135                       # number of writebacks
system.cpu.dcache.writebacks::total           2001135                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26598779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26598779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26598779                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26598779                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9023428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9041622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9023428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9041622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1060722500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 270151490431                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 271212212931                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1060722500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 270151490431                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 271212212931                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58300.676047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29938.897992                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29995.968968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58300.676047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29938.897992                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29995.968968                       # average overall mshr miss latency
system.cpu.dcache.replacements                8256370                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231033982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210300921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452632621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33819364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33872653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     80739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1009971945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1010052684500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244120285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486505274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.138536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20129.518823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29863.717869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29819.119409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26590908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26590908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7228456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7232467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     76728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 200954715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201031444000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19129.518823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27800.503386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27795.694609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87473309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230277873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1802843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2001925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    998177000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  70999630431                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  71997807431                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70378.410773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39382.037388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35964.288088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7871                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7871                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1794972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1809155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    983994000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  69196774931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  70180768931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69378.410773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38550.336680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38792.015571                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692585757                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8256882                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.879818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.630084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.718067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.646010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.243449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2883397170                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2883397170                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661830037500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 493813226500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
