# do des.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:49:43 on Mar 01,2024
# vlog -reportprogress 300 des_stub.sv tb_des.sv 
# -- Compiling module GenerateKeys
# -- Compiling module PC1
# -- Compiling module PC1Table
# -- Compiling module PC2
# -- Compiling module PC2Table
# -- Compiling module SF
# -- Compiling module EF
# -- Compiling module feistel
# -- Compiling module round
# -- Compiling module IP
# -- Compiling module FP
# -- Compiling module S1_Box
# -- Compiling module S2_Box
# -- Compiling module S3_Box
# -- Compiling module S4_Box
# -- Compiling module S5_Box
# -- Compiling module S6_Box
# -- Compiling module S7_Box
# -- Compiling module S8_Box
# -- Compiling module DES
# -- Compiling module stimulus
# 
# Top level modules:
# 	SF
# 	EF
# 	feistel
# 	round
# 	S1_Box
# 	S2_Box
# 	S3_Box
# 	S4_Box
# 	S5_Box
# 	S6_Box
# 	S7_Box
# 	S8_Box
# 	stimulus
# End time: 13:49:43 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 13:49:43 on Mar 01,2024
# Loading sv_std.std
# Loading work.stimulus
# Loading work.DES
# Loading work.GenerateKeys
# Loading work.PC1
# Loading work.PC1Table
# Loading work.PC2
# Loading work.PC2Table
# Loading work.IP
# Loading work.FP
# .main_pane.wave.interior.cs.body.pw.wf
#          8 tests completed with          8 errors
# ** Note: $finish    : tb_des.sv(61)
#    Time: 75 ns  Iteration: 1  Instance: /stimulus
# 1
# Break in Module stimulus at tb_des.sv line 61
# End time: 18:11:49 on Mar 01,2024, Elapsed time: 4:22:06
# Errors: 0, Warnings: 0
