// Seed: 4013393993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_17;
  wire id_18;
  always_comb if ({1{""}}) assert (1);
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input uwire id_2,
    inout tri0 id_3,
    output uwire id_4,
    input tri id_5,
    output wand id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    input wand id_14
    , id_41,
    input supply1 id_15,
    output supply1 id_16
    , id_42,
    input uwire id_17,
    input wand id_18,
    output wire id_19,
    input tri0 id_20,
    input wire id_21,
    output tri1 id_22,
    output tri0 id_23,
    input wor id_24,
    output tri0 id_25,
    input tri0 id_26,
    input uwire id_27,
    input wire id_28,
    input tri0 id_29,
    output tri0 id_30,
    output supply1 id_31,
    output supply1 id_32,
    input uwire id_33,
    output wand id_34,
    input tri0 id_35,
    output tri id_36,
    input supply0 id_37,
    input tri1 id_38,
    input tri id_39
);
  integer id_43;
  ;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_43,
      id_41,
      id_43,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_42,
      id_43,
      id_43,
      id_41,
      id_41,
      id_43
  );
  assign id_36 = id_15 ? id_41 : id_9;
  wire id_44;
endmodule
