Analysis & Synthesis report for pacman_top
Sun Nov 10 21:13:09 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "maze:UUT"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 10 21:13:09 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; pacman_top                                     ;
; Top-level Entity Name              ; maze_tb                                        ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 40                                             ;
;     Total combinational functions  ; 40                                             ;
;     Dedicated logic registers      ; 20                                             ;
; Total registers                    ; 20                                             ;
; Total pins                         ; 52                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; maze_tb            ; pacman_top         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; maze_tb.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv ;         ;
; maze.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv    ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 40    ;
;                                             ;       ;
; Total combinational functions               ; 40    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 10    ;
;     -- 3 input functions                    ; 4     ;
;     -- <=2 input functions                  ; 26    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 23    ;
;     -- arithmetic mode                      ; 17    ;
;                                             ;       ;
; Total registers                             ; 20    ;
;     -- Dedicated logic registers            ; 20    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 52    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk~1 ;
; Maximum fan-out                             ; 22    ;
; Total fan-out                               ; 230   ;
; Average fan-out                             ; 1.40  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |maze_tb                   ; 40 (40)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 52   ; 0            ; 0          ; |maze_tb            ; maze_tb     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; clk~0                                                  ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |maze_tb|xpos[0]~reg0      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maze:UUT"                                                                                                                                                    ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; pacman_inputs[11..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pacman_inputs[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pacman_inputs[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; blinky_inputs[11..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; blinky_inputs[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; blinky_inputs[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; blinky_inputs[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; blinky_inputs[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; pinky_inputs[11..1]  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pinky_inputs[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; inky_inputs          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; clyde_inputs         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pellet_anim          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; flash_maze           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pellet_out           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; power_pellet         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pacman_outputs       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; blinky_outputs       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pinky_outputs        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; inky_outputs         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clyde_outputs        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; color                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 20                          ;
;     ENA               ; 16                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 42                          ;
;     arith             ; 17                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 25                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Nov 10 21:13:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file graphics_text.sv
    Info (12023): Found entity 1: graphics_text File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_text.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics_scoreboard.sv
    Info (12023): Found entity 1: graphics_scoreboard File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at graphics_async.sv(156): ignored dangling comma in List of Port Connections File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv Line: 156
Warning (10275): Verilog HDL Module Instantiation warning at graphics_async.sv(168): ignored dangling comma in List of Port Connections File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv Line: 168
Warning (10275): Verilog HDL Module Instantiation warning at graphics_async.sv(180): ignored dangling comma in List of Port Connections File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv Line: 180
Warning (10275): Verilog HDL Module Instantiation warning at graphics_async.sv(192): ignored dangling comma in List of Port Connections File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv Line: 192
Info (12021): Found 1 design units, including 1 entities, in source file graphics_async.sv
    Info (12023): Found entity 1: graphics_async File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file bongo_tb.sv
    Info (12023): Found entity 1: bongo_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/bongo_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controller_bongo.sv
    Info (12023): Found entity 1: controller_bongo File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_pacman.sv
    Info (12023): Found entity 1: game_pacman File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_top.sv
    Info (12023): Found entity 1: controller_top File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_nes.sv
    Info (12023): Found entity 1: controller_nes File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_nes.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_tb.sv
    Info (12023): Found entity 1: controller_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pacman_tb.sv
    Info (12023): Found entity 1: pacman_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.sv
    Info (12023): Found entity 1: clockDivider File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_tb.sv
    Info (12023): Found entity 1: game_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file game_ghost.sv
    Info (12023): Found entity 1: game_ghost File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file maze_tb.sv
    Info (12023): Found entity 1: maze_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file maze.sv
    Info (12023): Found entity 1: maze File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_top.sv
    Info (12023): Found entity 1: vga_top File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_top.sv Line: 1
Warning (12019): Can't analyze file -- file graphics.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_tb.sv
    Info (12023): Found entity 1: vga_tb File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_ram.sv
    Info (12023): Found entity 1: vga_ram File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_ip.v
    Info (12023): Found entity 1: ram_ip File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pacman_top.sv
    Info (12023): Found entity 1: pacman_top File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv
    Info (12023): Found entity 1: graphics_ghost_LUT File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost_LUT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clk_vga.v
    Info (12023): Found entity 1: clk_vga File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_controller.v
    Info (12023): Found entity 1: clk_controller File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(38): created implicit net for "blinky_tiles" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 38
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(39): created implicit net for "pinky_tiles" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(40): created implicit net for "inky_tiles" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(41): created implicit net for "clyde_tiles" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 41
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(42): created implicit net for "btn" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(44): created implicit net for "pacman_pellet" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 44
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(45): created implicit net for "power_pellet" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(46): created implicit net for "pacman_tile_info" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 46
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(47): created implicit net for "blinky_tile_info" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 47
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(48): created implicit net for "pinky_tile_info" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(49): created implicit net for "inky_tile_info" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at game_tb.sv(50): created implicit net for "clyde_tile_info" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv Line: 50
Warning (10037): Verilog HDL or VHDL warning at game_pacman.sv(90): conditional expression evaluates to a constant File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv Line: 90
Info (12127): Elaborating entity "maze_tb" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at maze_tb.sv(27): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 27
Warning (10230): Verilog HDL assignment warning at maze_tb.sv(29): truncated value with size 32 to match size of target (10) File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 29
Warning (10175): Verilog HDL warning at maze_tb.sv(32): ignoring unsupported system task File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 32
Warning (10755): Verilog HDL warning at maze_tb.sv(37): assignments to clk create a combinational loop File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 37
Warning (10030): Net "tile_info" at maze_tb.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 10
Warning (10030): Net "color" at maze_tb.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
Info (12128): Elaborating entity "maze" for hierarchy "maze:UUT" File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 14
Warning (10230): Verilog HDL assignment warning at maze.sv(148): truncated value with size 9 to match size of target (6) File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 148
Warning (10230): Verilog HDL assignment warning at maze.sv(149): truncated value with size 9 to match size of target (6) File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 149
Warning (10030): Net "maze_walls.data_a" at maze.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 95
Warning (10030): Net "maze_walls.waddr_a" at maze.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 95
Warning (10030): Net "house_walls.data_a" at maze.sv(104) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 104
Warning (10030): Net "house_walls.waddr_a" at maze.sv(104) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 104
Warning (10030): Net "maze.data_a" at maze.sv(143) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 143
Warning (10030): Net "maze.waddr_a" at maze.sv(143) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 143
Warning (10030): Net "maze_walls.we_a" at maze.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 95
Warning (10030): Net "house_walls.we_a" at maze.sv(104) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 104
Warning (10030): Net "maze.we_a" at maze.sv(143) has no driver or initial value, using a default initial value '0' File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv Line: 143
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rst" is stuck at VCC File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 5
    Warning (13410): Pin "pac_x[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[1]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[2]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[3]" is stuck at VCC File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[4]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[5]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[6]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[7]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[8]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_x[9]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 8
    Warning (13410): Pin "pac_y[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[1]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[2]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[3]" is stuck at VCC File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[4]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[5]" is stuck at VCC File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[6]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[7]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[8]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "pac_y[9]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 9
    Warning (13410): Pin "tile_info[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 10
    Warning (13410): Pin "tile_info[1]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 10
    Warning (13410): Pin "color[0]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[1]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[2]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[3]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[4]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[5]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[6]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
    Warning (13410): Pin "color[7]" is stuck at GND File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pacman_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332125): Found combinational loop of 2 nodes File: C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv Line: 4
    Warning (332126): Node "clk~1|combout"
    Warning (332126): Node "clk~1|dataa"
Warning (332068): No clocks defined in design.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332159): No clocks to report
Warning (332068): No clocks defined in design.
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 92 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 40 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4901 megabytes
    Info: Processing ended: Sun Nov 10 21:13:09 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg.


