xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_cpu_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_cpu_0_0/sim/design_1_cpu_0_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_crossbar_wrap_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_crossbar_wrap_0_0/sim/design_1_crossbar_wrap_0_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_bram_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_bram_0_0/sim/design_1_bram_0_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_bram_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_bram_1_0/sim/design_1_bram_1_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_uart_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_axi_full2lite_conver_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_full2lite_conver_0_0/sim/design_1_axi_full2lite_conver_0_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_7,../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/f80b/hdl/axi_bram_ctrl_v4_1_rfs.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_axi_bram_ctrl_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../zynq_sim.gen/sources_1/bd/design_1/ipshared/7698"
glbl.v,Verilog,xil_defaultlib,glbl.v
