{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517950199051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517950199054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  6 15:49:58 2018 " "Processing started: Tue Feb  6 15:49:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517950199054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517950199054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517950199054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1517950199511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "alu.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200285 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-description " "Found design unit 1: fullAdder-description" {  } { { "fullAdder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200311 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit4Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4Adder-description " "Found design unit 1: bit4Adder-description" {  } { { "bit4Adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200326 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4Adder " "Found entity 1: bit4Adder" {  } { { "bit4Adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Adder-description " "Found design unit 1: bit32Adder-description" {  } { { "bit32adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200340 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Adder " "Found entity 1: bit32Adder" {  } { { "bit32adder.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "/home/student1/mbhagat/coe608/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32And.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32And.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32And-behaviour " "Found design unit 1: bit32And-behaviour" {  } { { "bit32And.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32And.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200370 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32And " "Found entity 1: bit32And" {  } { { "bit32And.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32And.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32Or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32Or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Or-behaviour " "Found design unit 1: bit32Or-behaviour" {  } { { "bit32Or.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200397 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Or " "Found entity 1: bit32Or" {  } { { "bit32Or.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Or.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer2to1-Behavior " "Found design unit 1: Multiplexer2to1-Behavior" {  } { { "Multiplexer2to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "Multiplexer2to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer8to1-Behavior " "Found design unit 1: Multiplexer8to1-Behavior" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer8to1 " "Found entity 1: Multiplexer8to1" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32Inverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32Inverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32Inverse-behaviour " "Found design unit 1: bit32Inverse-behaviour" {  } { { "bit32Inverse.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200470 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32Inverse " "Found entity 1: bit32Inverse" {  } { { "bit32Inverse.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32Inverse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32ROL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32ROL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32ROL-behaviour " "Found design unit 1: bit32ROL-behaviour" {  } { { "bit32ROL.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200489 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32ROL " "Found entity 1: bit32ROL" {  } { { "bit32ROL.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit32ROR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit32ROR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit32ROR-behaviour " "Found design unit 1: bit32ROR-behaviour" {  } { { "bit32ROR.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200507 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit32ROR " "Found entity 1: bit32ROR" {  } { { "bit32ROR.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/bit32ROR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517950200507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517950200507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1517950200708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer8to1 Multiplexer8to1:mux1 " "Elaborating entity \"Multiplexer8to1\" for hierarchy \"Multiplexer8to1:mux1\"" {  } { { "alu.vhd" "mux1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Adder bit32Adder:adder1 " "Elaborating entity \"bit32Adder\" for hierarchy \"bit32Adder:adder1\"" {  } { { "alu.vhd" "adder1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4Adder bit32Adder:adder1\|bit4Adder:s1 " "Elaborating entity \"bit4Adder\" for hierarchy \"bit32Adder:adder1\|bit4Adder:s1\"" {  } { { "bit32adder.vhd" "s1" { Text "/home/student1/mbhagat/coe608/lab3/bit32adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder bit32Adder:adder1\|bit4Adder:s1\|fullAdder:p1 " "Elaborating entity \"fullAdder\" for hierarchy \"bit32Adder:adder1\|bit4Adder:s1\|fullAdder:p1\"" {  } { { "bit4Adder.vhd" "p1" { Text "/home/student1/mbhagat/coe608/lab3/bit4Adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32And bit32And:and1 " "Elaborating entity \"bit32And\" for hierarchy \"bit32And:and1\"" {  } { { "alu.vhd" "and1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Or bit32Or:or1 " "Elaborating entity \"bit32Or\" for hierarchy \"bit32Or:or1\"" {  } { { "alu.vhd" "or1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32ROR bit32ROR:lsr1 " "Elaborating entity \"bit32ROR\" for hierarchy \"bit32ROR:lsr1\"" {  } { { "alu.vhd" "lsr1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32ROL bit32ROL:lsl1 " "Elaborating entity \"bit32ROL\" for hierarchy \"bit32ROL:lsl1\"" {  } { { "alu.vhd" "lsl1" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32Inverse bit32Inverse:notber " "Elaborating entity \"bit32Inverse\" for hierarchy \"bit32Inverse:notber\"" {  } { { "alu.vhd" "notber" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:negMux " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:negMux\"" {  } { { "alu.vhd" "negMux" { Text "/home/student1/mbhagat/coe608/lab3/alu.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517950200786 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[0\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[0\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[1\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[1\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[2\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[2\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[3\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[3\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[4\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[4\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[5\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[5\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[6\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[6\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[7\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[7\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[8\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[8\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[9\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[9\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[10\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[10\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[11\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[11\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[12\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[12\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[13\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[13\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[14\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[14\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[15\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[15\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[16\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[16\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[17\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[17\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[18\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[18\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[19\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[19\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[20\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[20\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[21\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[21\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[22\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[22\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[23\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[23\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[24\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[24\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[25\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[25\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[26\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[26\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[27\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[27\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[28\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[28\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[29\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[29\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[30\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[30\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Multiplexer8to1:mux1\|f\[31\] Equal0 " "Converted the fan-out from the tri-state buffer \"Multiplexer8to1:mux1\|f\[31\]\" to the node \"Equal0\" into an OR gate" {  } { { "Multiplexer8to1.vhd" "" { Text "/home/student1/mbhagat/coe608/lab3/Multiplexer8to1.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1517950201565 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1517950201565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1517950201716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1517950203224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517950203224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1517950203518 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1517950203518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1517950203518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1517950203518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517950203615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  6 15:50:03 2018 " "Processing ended: Tue Feb  6 15:50:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517950203615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517950203615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517950203615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517950203615 ""}
