/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[56] | in_data[21]) & (in_data[50] | in_data[10]));
  assign celloutsig_0_20z = ~((celloutsig_0_2z | celloutsig_0_13z) & (celloutsig_0_0z | celloutsig_0_15z));
  assign celloutsig_0_21z = ~((celloutsig_0_17z | celloutsig_0_13z) & (celloutsig_0_9z | celloutsig_0_20z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_18z | celloutsig_0_17z) & (celloutsig_0_18z | celloutsig_0_14z));
  assign celloutsig_0_27z = ~((celloutsig_0_12z | celloutsig_0_18z) & (celloutsig_0_20z | celloutsig_0_10z));
  assign celloutsig_0_29z = ~((celloutsig_0_16z | celloutsig_0_3z) & (celloutsig_0_6z | celloutsig_0_11z));
  assign celloutsig_0_30z = ~((celloutsig_0_6z | celloutsig_0_4z) & (celloutsig_0_11z | celloutsig_0_17z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_0_37z = ~((celloutsig_0_12z | celloutsig_0_29z) & (celloutsig_0_30z | celloutsig_0_21z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | in_data[60]) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_42z = ~((celloutsig_0_22z | in_data[21]) & (celloutsig_0_14z | celloutsig_0_16z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_59z = ~((celloutsig_0_14z | in_data[27]) & (celloutsig_0_42z | celloutsig_0_8z));
  assign celloutsig_1_0z = ~((in_data[112] | in_data[185]) & (in_data[100] | in_data[138]));
  assign celloutsig_1_1z = ~((in_data[183] | in_data[129]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_6z = ~((in_data[9] | in_data[91]) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[183]) & (celloutsig_1_1z | in_data[169]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[98]) & (celloutsig_1_2z | in_data[144]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_3z) & (in_data[144] | celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z | _00_) & (celloutsig_1_2z | celloutsig_1_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_6z) & (celloutsig_1_2z | _00_));
  assign celloutsig_1_8z = ~((celloutsig_1_0z | _01_) & (celloutsig_1_6z | celloutsig_1_4z));
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_2z) & (celloutsig_1_7z | celloutsig_1_8z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_8z) & (celloutsig_1_6z | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z | celloutsig_1_0z) & (celloutsig_1_8z | celloutsig_1_8z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_6z));
  assign celloutsig_1_12z = ~((celloutsig_1_10z | in_data[181]) & (celloutsig_1_7z | _00_));
  assign celloutsig_1_13z = ~((celloutsig_1_0z | celloutsig_1_12z) & (celloutsig_1_11z | celloutsig_1_7z));
  assign celloutsig_1_16z = ~((celloutsig_1_12z | celloutsig_1_13z) & (celloutsig_1_12z | celloutsig_1_0z));
  assign celloutsig_1_18z = ~((in_data[186] | celloutsig_1_9z) & (in_data[138] | celloutsig_1_13z));
  assign celloutsig_1_19z = ~((celloutsig_1_6z | celloutsig_1_16z) & (celloutsig_1_7z | celloutsig_1_7z));
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_6z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_2z) & (celloutsig_0_5z | celloutsig_0_4z));
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_7z) & (celloutsig_0_7z | celloutsig_0_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_2z) & (celloutsig_0_10z | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((in_data[9] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_12z = ~((celloutsig_0_10z | celloutsig_0_5z) & (in_data[78] | celloutsig_0_10z));
  assign celloutsig_0_13z = ~((celloutsig_0_12z | celloutsig_0_10z) & (celloutsig_0_9z | celloutsig_0_5z));
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_12z) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_6z | celloutsig_0_0z) & (celloutsig_0_14z | celloutsig_0_11z));
  assign celloutsig_0_16z = ~((celloutsig_0_8z | celloutsig_0_10z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_17z = ~((celloutsig_0_8z | in_data[10]) & (celloutsig_0_7z | celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_16z));
  reg [4:0] _47_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _47_ <= 5'h00;
    else _47_ <= { celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_27z };
  assign out_data[36:32] = _47_;
  reg [6:0] _48_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _48_ <= 7'h00;
    else _48_ <= { in_data[189:188], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _02_[6:3], _01_, _02_[1], _00_ } = _48_;
  assign { _02_[2], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z };
endmodule
