{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481394760085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481394760090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 13:32:39 2016 " "Processing started: Sat Dec 10 13:32:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481394760090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394760090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahf_mRISC521_brd -c ahf_mRISC521_brd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahf_mRISC521_brd -c ahf_mRISC521_brd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394760090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481394760540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481394760540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_mrisc521_brd.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_mrisc521_brd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_mRISC521_brd " "Found entity 1: ahf_mRISC521_brd" {  } { { "ahf_mRISC521_brd.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_risc521_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_risc521_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf4722_RISC521_v " "Found entity 1: ahf4722_RISC521_v" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_crom_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_crom_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_crom_v " "Found entity 1: ahf_crom_v" {  } { { "ahf_crom_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_cram_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_cram_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_cram_v " "Found entity 1: ahf_cram_v" {  } { { "ahf_cram_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_cram_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_8to3_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_8to3_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_8to3_enc " "Found entity 1: ahf_8to3_enc" {  } { { "ahf_8to3_enc.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_8to3_enc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_2to1mux_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_2to1mux_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_2to1Mux_v " "Found entity 1: ahf_2to1Mux_v" {  } { { "ahf_2to1Mux_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_2to1Mux_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_mrisc521_brd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_mrisc521_brd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_mRISC521_brd_tb " "Found entity 1: ahf_mRISC521_brd_tb" {  } { { "ahf_mRISC521_brd_tb.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_CAM_v " "Found entity 1: ahf_CAM_v" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_risc521_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_risc521_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf4722_RISC521_slave " "Found entity 1: ahf4722_RISC521_slave" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_mainpll.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_mainpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_mainpll " "Found entity 1: ahf_mainpll" {  } { { "ahf_mainpll.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mainpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_rom1 " "Found entity 1: ahf_rom1" {  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_cache_v " "Found entity 1: ahf_cache_v" {  } { { "ahf_cache_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_cache_v.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahf_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ahf_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_ram1 " "Found entity 1: ahf_ram1" {  } { { "ahf_ram1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12out ahf_RISC521_v.v(43) " "Verilog HDL Implicit Net warning at ahf_RISC521_v.v(43): created implicit net for \"R12out\"" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394775488 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahf4722_RISC521_v ahf_RISC521_v.v(12) " "Verilog HDL Parameter Declaration warning at ahf_RISC521_v.v(12): Parameter Declaration in module \"ahf4722_RISC521_v\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1481394775488 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahf4722_RISC521_v ahf_RISC521_v.v(16) " "Verilog HDL Parameter Declaration warning at ahf_RISC521_v.v(16): Parameter Declaration in module \"ahf4722_RISC521_v\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1481394775489 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahf4722_RISC521_slave ahf_RISC521_slave.v(10) " "Verilog HDL Parameter Declaration warning at ahf_RISC521_slave.v(10): Parameter Declaration in module \"ahf4722_RISC521_slave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1481394775498 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ahf4722_RISC521_slave ahf_RISC521_slave.v(14) " "Verilog HDL Parameter Declaration warning at ahf_RISC521_slave.v(14): Parameter Declaration in module \"ahf4722_RISC521_slave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1481394775498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahf_mRISC521_brd " "Elaborating entity \"ahf_mRISC521_brd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481394775660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_mainpll ahf_mainpll:b2v_inst " "Elaborating entity \"ahf_mainpll\" for hierarchy \"ahf_mainpll:b2v_inst\"" {  } { { "ahf_mRISC521_brd.v" "b2v_inst" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394775669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ahf_mainpll:b2v_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ahf_mainpll:b2v_inst\|altpll:altpll_component\"" {  } { { "ahf_mainpll.v" "altpll_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mainpll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394775710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf_mainpll:b2v_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ahf_mainpll:b2v_inst\|altpll:altpll_component\"" {  } { { "ahf_mainpll.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mainpll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394775713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf_mainpll:b2v_inst\|altpll:altpll_component " "Instantiated megafunction \"ahf_mainpll:b2v_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 16667 " "Parameter \"clk1_phase_shift\" = \"16667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 33333 " "Parameter \"clk2_phase_shift\" = \"33333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ahf_mainpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ahf_mainpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394775713 ""}  } { { "ahf_mainpll.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mainpll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394775713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ahf_mainpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ahf_mainpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahf_mainpll_altpll " "Found entity 1: ahf_mainpll_altpll" {  } { { "db/ahf_mainpll_altpll.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/ahf_mainpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394775768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394775768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_mainpll_altpll ahf_mainpll:b2v_inst\|altpll:altpll_component\|ahf_mainpll_altpll:auto_generated " "Elaborating entity \"ahf_mainpll_altpll\" for hierarchy \"ahf_mainpll:b2v_inst\|altpll:altpll_component\|ahf_mainpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394775769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf4722_RISC521_v ahf4722_RISC521_v:master " "Elaborating entity \"ahf4722_RISC521_v\" for hierarchy \"ahf4722_RISC521_v:master\"" {  } { { "ahf_mRISC521_brd.v" "master" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394775771 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R12out ahf_RISC521_v.v(43) " "Verilog HDL or VHDL warning at ahf_RISC521_v.v(43): object \"R12out\" assigned a value but never read" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481394775772 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 ahf_RISC521_v.v(43) " "Verilog HDL assignment warning at ahf_RISC521_v.v(43): truncated value with size 14 to match size of target (1)" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394775773 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_v.v(76) " "Verilog HDL assignment warning at ahf_RISC521_v.v(76): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394775775 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_v.v(89) " "Verilog HDL assignment warning at ahf_RISC521_v.v(89): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394775778 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_v.v(378) " "Verilog HDL assignment warning at ahf_RISC521_v.v(378): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394775821 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_v.v(382) " "Verilog HDL assignment warning at ahf_RISC521_v.v(382): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394775821 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_v.v(431) " "Verilog HDL assignment warning at ahf_RISC521_v.v(431): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394775851 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_crom_v ahf4722_RISC521_v:master\|ahf_crom_v:my_crom " "Elaborating entity \"ahf_crom_v\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\"" {  } { { "ahf_RISC521_v.v" "my_crom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_CAM_v ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_CAM_v:my_cam " "Elaborating entity \"ahf_CAM_v\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_CAM_v:my_cam\"" {  } { { "ahf_crom_v.v" "my_cam" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776391 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776392 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776392 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776392 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776392 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[0\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[1\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776393 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[2\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776394 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[3\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[4\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[5\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776395 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[6\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[0\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[1\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[2\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[2\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[3\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[3\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[4\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[4\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[5\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[5\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[6\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[6\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[7\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[7\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[8\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[8\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[9\] ahf_CAM_v.v(21) " "Inferred latch for \"cam_mem\[7\]\[9\]\" at ahf_CAM_v.v(21)" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776396 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_CAM_v:my_cam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_rom1 ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom " "Elaborating entity \"ahf_rom1\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\"" {  } { { "ahf_crom_v.v" "my_rom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "altsyncram_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file masterv3.mif " "Parameter \"init_file\" = \"masterv3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776443 ""}  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394776443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a8a1 " "Found entity 1: altsyncram_a8a1" {  } { { "db/altsyncram_a8a1.tdf" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/altsyncram_a8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394776506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a8a1 ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_a8a1:auto_generated " "Elaborating entity \"altsyncram_a8a1\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_a8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_2to1Mux_v ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_2to1Mux_v:my_mux " "Elaborating entity \"ahf_2to1Mux_v\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_2to1Mux_v:my_mux\"" {  } { { "ahf_crom_v.v" "my_mux" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_cache_v ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache " "Elaborating entity \"ahf_cache_v\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\"" {  } { { "ahf_crom_v.v" "my_rom_cache" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component\"" {  } { { "ahf_cache_v.v" "altsyncram_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_cache_v.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component\"" {  } { { "ahf_cache_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_cache_v.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776530 ""}  } { { "ahf_cache_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_cache_v.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394776530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6g1 " "Found entity 1: altsyncram_h6g1" {  } { { "db/altsyncram_h6g1.tdf" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/altsyncram_h6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394776586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6g1 ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated " "Elaborating entity \"altsyncram_h6g1\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_cache_v:my_rom_cache\|altsyncram:altsyncram_component\|altsyncram_h6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_8to3_enc ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_8to3_enc:my_enc " "Elaborating entity \"ahf_8to3_enc\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_crom_v:my_crom\|ahf_8to3_enc:my_enc\"" {  } { { "ahf_crom_v.v" "my_enc" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776591 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ahf_8to3_enc.v(7) " "Verilog HDL Case Statement information at ahf_8to3_enc.v(7): all case item expressions in this case statement are onehot" {  } { { "ahf_8to3_enc.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_8to3_enc.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1481394776592 "|ahf_mRISC521_brd|ahf4722_RISC521_v:master|ahf_crom_v:my_crom|ahf_8to3_enc:my_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_cram_v ahf4722_RISC521_v:master\|ahf_cram_v:my_cram " "Elaborating entity \"ahf_cram_v\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\"" {  } { { "ahf_RISC521_v.v" "my_cram" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_v.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_ram1 ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram " "Elaborating entity \"ahf_ram1\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\"" {  } { { "ahf_cram_v.v" "my_ram" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_cram_v.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component\"" {  } { { "ahf_ram1.v" "altsyncram_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_ram1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component\"" {  } { { "ahf_ram1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_ram1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram1Lab11v4.mif " "Parameter \"init_file\" = \"ram1Lab11v4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776618 ""}  } { { "ahf_ram1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_ram1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394776618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hki1 " "Found entity 1: altsyncram_hki1" {  } { { "db/altsyncram_hki1.tdf" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/altsyncram_hki1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394776671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hki1 ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component\|altsyncram_hki1:auto_generated " "Elaborating entity \"altsyncram_hki1\" for hierarchy \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_ram1:my_ram\|altsyncram:altsyncram_component\|altsyncram_hki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf4722_RISC521_slave ahf4722_RISC521_slave:slave0 " "Elaborating entity \"ahf4722_RISC521_slave\" for hierarchy \"ahf4722_RISC521_slave:slave0\"" {  } { { "ahf_mRISC521_brd.v" "slave0" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ahf_RISC521_slave.v(56) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(56): truncated value with size 5 to match size of target (4)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(67) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(67): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(82) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(82): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ahf_RISC521_slave.v(97) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(97): truncated value with size 5 to match size of target (4)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_slave.v(350) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(350): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_slave.v(354) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(354): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(403) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(403): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776724 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_crom_v ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom " "Elaborating entity \"ahf_crom_v\" for hierarchy \"ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\"" {  } { { "ahf_RISC521_slave.v" "my_crom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_rom1 ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom " "Elaborating entity \"ahf_rom1\" for hierarchy \"ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\"" {  } { { "ahf_crom_v.v" "my_rom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "altsyncram_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file slave0v3.mif " "Parameter \"init_file\" = \"slave0v3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776745 ""}  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394776745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6a1 " "Found entity 1: altsyncram_b6a1" {  } { { "db/altsyncram_b6a1.tdf" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/altsyncram_b6a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394776805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6a1 ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_b6a1:auto_generated " "Elaborating entity \"altsyncram_b6a1\" for hierarchy \"ahf4722_RISC521_slave:slave0\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_b6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf4722_RISC521_slave ahf4722_RISC521_slave:slave1 " "Elaborating entity \"ahf4722_RISC521_slave\" for hierarchy \"ahf4722_RISC521_slave:slave1\"" {  } { { "ahf_mRISC521_brd.v" "slave1" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ahf_RISC521_slave.v(56) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(56): truncated value with size 5 to match size of target (4)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(67) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(67): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(82) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(82): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ahf_RISC521_slave.v(97) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(97): truncated value with size 5 to match size of target (4)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_slave.v(350) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(350): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_slave.v(354) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(354): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(403) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(403): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394776892 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_crom_v ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom " "Elaborating entity \"ahf_crom_v\" for hierarchy \"ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\"" {  } { { "ahf_RISC521_slave.v" "my_crom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_rom1 ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom " "Elaborating entity \"ahf_rom1\" for hierarchy \"ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\"" {  } { { "ahf_crom_v.v" "my_rom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "altsyncram_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file slave1v3.mif " "Parameter \"init_file\" = \"slave1v3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394776917 ""}  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394776917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6a1 " "Found entity 1: altsyncram_c6a1" {  } { { "db/altsyncram_c6a1.tdf" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/altsyncram_c6a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394776975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394776975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6a1 ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_c6a1:auto_generated " "Elaborating entity \"altsyncram_c6a1\" for hierarchy \"ahf4722_RISC521_slave:slave1\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_c6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394776975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf4722_RISC521_slave ahf4722_RISC521_slave:slave2 " "Elaborating entity \"ahf4722_RISC521_slave\" for hierarchy \"ahf4722_RISC521_slave:slave2\"" {  } { { "ahf_mRISC521_brd.v" "slave2" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_mRISC521_brd.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394777037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ahf_RISC521_slave.v(56) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(56): truncated value with size 5 to match size of target (4)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(67) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(67): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(82) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(82): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ahf_RISC521_slave.v(97) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(97): truncated value with size 5 to match size of target (4)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_slave.v(350) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(350): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 14 ahf_RISC521_slave.v(354) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(354): truncated value with size 19 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ahf_RISC521_slave.v(403) " "Verilog HDL assignment warning at ahf_RISC521_slave.v(403): truncated value with size 32 to match size of target (14)" {  } { { "ahf_RISC521_slave.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481394777060 "|ahf_mRISC521_brd|ahf4722_RISC521_slave:slave2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_crom_v ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom " "Elaborating entity \"ahf_crom_v\" for hierarchy \"ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\"" {  } { { "ahf_RISC521_slave.v" "my_crom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_RISC521_slave.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394777061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahf_rom1 ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom " "Elaborating entity \"ahf_rom1\" for hierarchy \"ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\"" {  } { { "ahf_crom_v.v" "my_rom" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_crom_v.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394777070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "altsyncram_component" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394777078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\"" {  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394777079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file slave2v3.mif " "Parameter \"init_file\" = \"slave2v3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481394777079 ""}  } { { "ahf_rom1.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481394777079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6a1 " "Found entity 1: altsyncram_d6a1" {  } { { "db/altsyncram_d6a1.tdf" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/db/altsyncram_d6a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481394777143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394777143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6a1 ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_d6a1:auto_generated " "Elaborating entity \"altsyncram_d6a1\" for hierarchy \"ahf4722_RISC521_slave:slave2\|ahf_crom_v:my_crom\|ahf_rom1:my_rom\|altsyncram:altsyncram_component\|altsyncram_d6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394777144 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave2\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave1\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\] " "Converted tri-state buffer \"ahf4722_RISC521_slave:slave0\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\] " "Converted tri-state buffer \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[5\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\] " "Converted tri-state buffer \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[4\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\] " "Converted tri-state buffer \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[3\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\] " "Converted tri-state buffer \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[2\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\] " "Converted tri-state buffer \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[1\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\] " "Converted tri-state buffer \"ahf4722_RISC521_v:master\|ahf_cram_v:my_cram\|ahf_CAM_v:my_cam\|Dout\[0\]\" feeding internal logic into a wire" {  } { { "ahf_CAM_v.v" "" { Text "C:/Users/alexa_000/Documents/ahfRISC521/ahf_mRISC521_brd/ahf_CAM_v.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1481394779170 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1481394779170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481394817293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481394838369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481394839907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481394839907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17279 " "Implemented 17279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481394841167 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481394841167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17039 " "Implemented 17039 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481394841167 ""} { "Info" "ICUT_CUT_TM_RAMS" "224 " "Implemented 224 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481394841167 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1481394841167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481394841167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481394841258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 13:34:01 2016 " "Processing ended: Sat Dec 10 13:34:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481394841258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481394841258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481394841258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481394841258 ""}
