// Seed: 236342467
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  uwire id_5
    , id_7
);
  logic id_8;
  ;
  assign id_8 = id_1 - -1;
  wire [+  1 : 1] id_9;
  assign module_1.id_23 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd98
) (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8,
    output tri id_9,
    input uwire id_10,
    input wand id_11,
    input wire id_12,
    input wand id_13,
    output tri1 id_14
    , id_25,
    output tri id_15,
    input tri0 id_16,
    input uwire id_17,
    output uwire id_18,
    output tri0 id_19
    , id_26,
    output tri0 _id_20,
    output tri0 id_21,
    input wand id_22,
    output tri0 id_23
);
  logic [-1 : id_20] id_27;
  ;
  assign id_1 = 1;
  assign id_1 = id_11;
  xor primCall (
      id_18,
      id_2,
      id_3,
      id_13,
      id_17,
      id_26,
      id_25,
      id_11,
      id_5,
      id_16,
      id_10,
      id_6,
      id_8,
      id_27,
      id_12,
      id_22
  );
  module_0 modCall_1 (
      id_23,
      id_10,
      id_5,
      id_9,
      id_8,
      id_2
  );
endmodule
