$date
	Mon Jan 27 16:47:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_bit_comparator_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # et $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # et $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
0#
1!
1%
#20
1"
0%
0!
1$
#30
1#
0"
1%
#40
