VHDL
====

fpga/doc/vhdl

aasdf

.. rubric:: rub

.. object:: Crc16Layer

   alsdfjlkasdjflkjsdf
   asdf

   .. uml::

      Alice -> Bob: Hi!
      Alice <- Bob: How are you?

   clk : in std_logic(31 downto 0)
      asdf

.. class:: c
.. py:class:: cpy


.. cpp:class:: cpp

   .. cpp:function:: virtual void fun(int a) override

      :parameter int a: asdf

.. wavedrom::

        { "signal": [
                { "name": "clk",  "wave": "P......" },
                { "name": "bus",  "wave": "x.==.=x", "data": ["head", "body", "tail", "data"] },
                { "name": "wire", "wave": "0.1..0." }
        ]}

.. function:: fun2(int)

