\doxysection{Src/stm32f4xx\+\_\+tim.c File Reference}
\label{stm32f4xx__tim_8c}\index{Src/stm32f4xx\_tim.c@{Src/stm32f4xx\_tim.c}}


This file provides firmware functions to manage the following functionalities of the TIM peripheral\+:  


{\ttfamily \#include "{}stm32f4xx\+\_\+tim.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+rcc.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+conf.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SMCR\+\_\+\+ETR\+\_\+\+MASK}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \textbf{ CCMR\+\_\+\+OFFSET}~((uint16\+\_\+t)0x0018)
\item 
\#define \textbf{ CCER\+\_\+\+CCE\+\_\+\+SET}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ CCER\+\_\+\+CCNE\+\_\+\+SET}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ CCMR\+\_\+\+OC13\+M\+\_\+\+MASK}~((uint16\+\_\+t)0x\+FF8F)
\item 
\#define \textbf{ CCMR\+\_\+\+OC24\+M\+\_\+\+MASK}~((uint16\+\_\+t)0x8\+FFF)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ TIM\+\_\+\+De\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Deinitializes the TIMx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Time\+Base\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$TIM\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM\+\_\+\+Time\+Base\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Time\+Base\+Struct\+Init} (\textbf{ TIM\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$TIM\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+Time\+Base\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Prescaler\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t Prescaler, uint16\+\_\+t TIM\+\_\+\+PSCReload\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Counter\+Mode\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Counter\+Mode)
\begin{DoxyCompactList}\small\item\em Specifies the TIMx Counter Mode to be used. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Counter} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Counter Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Autoreload} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Autoreload)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Autoreload Register value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Counter} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Counter value. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ TIM\+\_\+\+Get\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Prescaler value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Update\+Disable\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or Disables the TIMx Update event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Update\+Request\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Update\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Update Request Interrupt source. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ARRPreload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables TIMx peripheral Preload register on ARR. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+One\+Pulse\+Mode} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OPMode)
\begin{DoxyCompactList}\small\item\em Selects the TIMx\textquotesingle{}s One Pulse Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Clock\+Division} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+CKD)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Clock Division value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Cmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM peripheral. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel1 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel2 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel3 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Init} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIMx Channel4 according to the specified parameters in the TIM\+\_\+\+OCInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OCStruct\+Init} (\textbf{ TIM\+\_\+\+OCInit\+Type\+Def} $\ast$TIM\+\_\+\+OCInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+OCInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+OCxM} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+OCMode)
\begin{DoxyCompactList}\small\item\em Selects the TIM Output Compare Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare1} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare1)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare1 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare2} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare2)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare2 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare3} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare3)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare3 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+Compare4} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint32\+\_\+t Compare4)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Capture Compare4 Register value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC1\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC2\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC3\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Forced\+OC4\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the TIMx output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR1. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR2. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR3. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Preload\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx peripheral Preload register on CCR4. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Fast\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC1\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF1 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC2\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF2 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC3\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF3 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+OC4\+Ref} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the OCREF4 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 1 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC1\+NPolarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 1N polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 2 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC2\+NPolarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 2N polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 3 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC3\+NPolarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Channel 3N polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+OC4\+Polarity\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx channel 4 polarity. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+CCx\+Cmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCx)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+CCx\+NCmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCxN)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM Capture Compare Channel xN. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ICInit} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+ICInit\+Type\+Def} $\ast$TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the TIM peripheral according to the specified parameters in the TIM\+\_\+\+ICInit\+Struct. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ICStruct\+Init} (\textbf{ TIM\+\_\+\+ICInit\+Type\+Def} $\ast$TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+ICInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+PWMIConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+ICInit\+Type\+Def} $\ast$TIM\+\_\+\+ICInit\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the TIM peripheral according to the specified parameters in the TIM\+\_\+\+ICInit\+Struct to measure an external PWM signal. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture1} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 1 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture2} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 2 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture3} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 3 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ TIM\+\_\+\+Get\+Capture4} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Gets the TIMx Input Capture 4 value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC1\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 1 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC2\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 2 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC3\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 3 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Set\+IC4\+Prescaler} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\begin{DoxyCompactList}\small\item\em Sets the TIMx Input Capture 4 prescaler. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+BDTRConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ TIM\+\_\+\+BDTRInit\+Type\+Def} $\ast$TIM\+\_\+\+BDTRInit\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the Break feature, dead time, Lock level, OSSI/\+OSSR State and the AOE(automatic output enable). \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+BDTRStruct\+Init} (\textbf{ TIM\+\_\+\+BDTRInit\+Type\+Def} $\ast$TIM\+\_\+\+BDTRInit\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each TIM\+\_\+\+BDTRInit\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Ctrl\+PWMOutputs} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIM peripheral Main Outputs. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+COM} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Selects the TIM peripheral Commutation event. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+CCPreload\+Control} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIM peripheral Capture Compare Preload Control bit. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ITConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified TIM interrupts. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Generate\+Event} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Event\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx event to be generate by software. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ TIM\+\_\+\+Get\+Flag\+Status} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified TIM flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+Flag} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the TIMx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ ITStatus} \textbf{ TIM\+\_\+\+Get\+ITStatus} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the TIM interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Clear\+ITPending\+Bit} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the TIMx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+DMAConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+DMABase, uint16\+\_\+t TIM\+\_\+\+DMABurst\+Length)
\begin{DoxyCompactList}\small\item\em Configures the TIMx\textquotesingle{}s DMA interface. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+DMACmd} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+DMASource, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx\textquotesingle{}s DMA Requests. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+CCDMA} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Selects the TIMx peripheral Capture Compare DMA source. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Internal\+Clock\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx)
\begin{DoxyCompactList}\small\item\em Configures the TIMx internal Clock. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ITRx\+External\+Clock\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Internal Trigger as External Clock. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+TIx\+External\+Clock\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+TIx\+External\+CLKSource, uint16\+\_\+t TIM\+\_\+\+ICPolarity, uint16\+\_\+t ICFilter)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Trigger as External Clock. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ETRClock\+Mode1\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode1. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ETRClock\+Mode2\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode2. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Input\+Trigger} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Selects the Input Trigger source. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Output\+Trigger} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+TRGOSource)
\begin{DoxyCompactList}\small\item\em Selects the TIMx Trigger Output Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Slave\+Mode} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the TIMx Slave Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Master\+Slave\+Mode} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Master\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Sets or Resets the TIMx Master/\+Slave Mode. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+ETRConfig} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\begin{DoxyCompactList}\small\item\em Configures the TIMx External Trigger (ETR). \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Encoder\+Interface\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Encoder\+Mode, uint16\+\_\+t TIM\+\_\+\+IC1\+Polarity, uint16\+\_\+t TIM\+\_\+\+IC2\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the TIMx Encoder Interface. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Select\+Hall\+Sensor} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the TIMx\textquotesingle{}s Hall sensor interface. \end{DoxyCompactList}\item 
void \textbf{ TIM\+\_\+\+Remap\+Config} (\textbf{ TIM\+\_\+\+Type\+Def} $\ast$TIMx, uint16\+\_\+t TIM\+\_\+\+Remap)
\begin{DoxyCompactList}\small\item\em Configures the TIM2, TIM5 and TIM11 Remapping input capabilities. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the TIM peripheral\+: 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011
\begin{DoxyItemize}
\item Time\+Base management
\item Output Compare management
\item Input Capture management
\item Advanced-\/control timers (TIM1 and TIM8) specific features ~\newline

\item Interrupts, DMA and flags management
\item Clocks management
\item Synchronization management
\item Specific interface management
\item Specific remapping management ~\newline

\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*  
*          ===================================================================
*                                 How to use this driver
*          ===================================================================
*          This driver provides functions to configure and program the TIM 
*          of all STM32F4xx devices.
*          These functions are split in 9 groups: 
*   
*          1. TIM TimeBase management: this group includes all needed functions 
*             to configure the TM Timebase unit:
*                   - Set/Get Prescaler
*                   - Set/Get Autoreload  
*                   - Counter modes configuration
*                   - Set Clock division  
*                   - Select the One Pulse mode
*                   - Update Request Configuration
*                   - Update Disable Configuration
*                   - Auto-Preload Configuration 
*                   - Enable/Disable the counter     
*                 
*          2. TIM Output Compare management: this group includes all needed 
*             functions to configure the Capture/Compare unit used in Output 
*             compare mode: 
*                   - Configure each channel, independently, in Output Compare mode
*                   - Select the output compare modes
*                   - Select the Polarities of each channel
*                   - Set/Get the Capture/Compare register values
*                   - Select the Output Compare Fast mode 
*                   - Select the Output Compare Forced mode  
*                   - Output Compare-Preload Configuration 
*                   - Clear Output Compare Reference
*                   - Select the OCREF Clear signal
*                   - Enable/Disable the Capture/Compare Channels    
*                   
*          3. TIM Input Capture management: this group includes all needed 
*             functions to configure the Capture/Compare unit used in 
*             Input Capture mode:
*                   - Configure each channel in input capture mode
*                   - Configure Channel1/2 in PWM Input mode
*                   - Set the Input Capture Prescaler
*                   - Get the Capture/Compare values      
*                   
*          4. Advanced-control timers (TIM1 and TIM8) specific features
*                   - Configures the Break input, dead time, Lock level, the OSSI,
*                      the OSSR State and the AOE(automatic output enable)
*                   - Enable/Disable the TIM peripheral Main Outputs
*                   - Select the Commutation event
*                   - Set/Reset the Capture Compare Preload Control bit
*                              
*          5. TIM interrupts, DMA and flags management
*                   - Enable/Disable interrupt sources
*                   - Get flags status
*                   - Clear flags/ Pending bits
*                   - Enable/Disable DMA requests 
*                   - Configure DMA burst mode
*                   - Select CaptureCompare DMA request  
*              
*          6. TIM clocks management: this group includes all needed functions 
*             to configure the clock controller unit:
*                   - Select internal/External clock
*                   - Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
*         
*          7. TIM synchronization management: this group includes all needed 
*             functions to configure the Synchronization unit:
*                   - Select Input Trigger  
*                   - Select Output Trigger  
*                   - Select Master Slave Mode 
*                   - ETR Configuration when used as external trigger   
*     
*          8. TIM specific interface management, this group includes all 
*             needed functions to use the specific TIM interface:
*                   - Encoder Interface Configuration
*                   - Select Hall Sensor   
*         
*          9. TIM specific remapping management includes the Remapping 
*             configuration of specific timers               
*   
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }