digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS: v_fltr_316"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 3;
	4 [label="IDENTIFIERS: tm3_clk_v0"];
	3 -> 4;
	5 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 5;
	6 [label="IDENTIFIERS: vidin_new_data"];
	5 -> 6;
	7 [label="VAR_DECLARE:  INPUT PORT"];
	2 -> 7;
	8 [label="IDENTIFIERS: vidin_in"];
	7 -> 8;
	9 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	7 -> 9;
	10 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	7 -> 10;
	11 [label="VAR_DECLARE:  OUTPUT PORT"];
	2 -> 11;
	12 [label="IDENTIFIERS: vidin_out"];
	11 -> 12;
	13 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	11 -> 13;
	14 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	11 -> 14;
	15 [label="MODULE_ITEMS"];
	0 -> 15;
	16 [label="VAR_DECLARE_LIST"];
	15 -> 16;
	17 [label="VAR_DECLARE:  INPUT PORT"];
	16 -> 17;
	18 [label="IDENTIFIERS: tm3_clk_v0"];
	17 -> 18;
	19 [label="VAR_DECLARE_LIST"];
	15 -> 19;
	20 [label="VAR_DECLARE:  INPUT PORT"];
	19 -> 20;
	21 [label="IDENTIFIERS: vidin_new_data"];
	20 -> 21;
	22 [label="VAR_DECLARE_LIST"];
	15 -> 22;
	23 [label="VAR_DECLARE:  INPUT PORT"];
	22 -> 23;
	24 [label="IDENTIFIERS: vidin_in"];
	23 -> 24;
	25 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	23 -> 25;
	26 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	23 -> 26;
	27 [label="VAR_DECLARE_LIST"];
	15 -> 27;
	28 [label="VAR_DECLARE:  OUTPUT PORT"];
	27 -> 28;
	29 [label="IDENTIFIERS: vidin_out"];
	28 -> 29;
	30 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	28 -> 30;
	31 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	28 -> 31;
	32 [label="VAR_DECLARE_LIST"];
	15 -> 32;
	33 [label="VAR_DECLARE:  WIRE"];
	32 -> 33;
	34 [label="IDENTIFIERS: vidin_out"];
	33 -> 34;
	35 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	33 -> 35;
	36 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	33 -> 36;
	37 [label="VAR_DECLARE_LIST"];
	15 -> 37;
	38 [label="VAR_DECLARE:  WIRE"];
	37 -> 38;
	39 [label="IDENTIFIERS: buff_out0"];
	38 -> 39;
	40 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	38 -> 40;
	41 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	38 -> 41;
	42 [label="VAR_DECLARE_LIST"];
	15 -> 42;
	43 [label="VAR_DECLARE:  WIRE"];
	42 -> 43;
	44 [label="IDENTIFIERS: buff_out1"];
	43 -> 44;
	45 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	43 -> 45;
	46 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	43 -> 46;
	47 [label="VAR_DECLARE_LIST"];
	15 -> 47;
	48 [label="VAR_DECLARE:  WIRE"];
	47 -> 48;
	49 [label="IDENTIFIERS: buff_out2"];
	48 -> 49;
	50 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	48 -> 50;
	51 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	48 -> 51;
	52 [label="VAR_DECLARE_LIST"];
	15 -> 52;
	53 [label="VAR_DECLARE:  WIRE"];
	52 -> 53;
	54 [label="IDENTIFIERS: buff_out3"];
	53 -> 54;
	55 [label="NUMBERS: 00000000000000000000000000000111 ()"];
	53 -> 55;
	56 [label="NUMBERS: 00000000000000000000000000000000 ()"];
	53 -> 56;
	57 [label="ASSIGN"];
	15 -> 57;
	58 [label="BLOCKING_STATEMENT"];
	57 -> 58;
	59 [label="IDENTIFIERS: buff_out0"];
	58 -> 59;
	60 [label="IDENTIFIERS: vidin_in"];
	58 -> 60;
	61 [label="MODULE_INSTANCE"];
	15 -> 61;
	62 [label="MODULE_INSTANCE"];
	61 -> 62;
	63 [label="IDENTIFIERS: my_fifo_316"];
	62 -> 63;
	64 [label="MODULE_NAMED_INSTANCE"];
	62 -> 64;
	65 [label="IDENTIFIERS: fifo0"];
	64 -> 65;
	66 [label="MODULE_CONNECT_LIST"];
	64 -> 66;
	67 [label="MODULE_CONNECT"];
	66 -> 67;
	68 [label="IDENTIFIERS: tm3_clk_v0"];
	67 -> 68;
	69 [label="MODULE_CONNECT"];
	66 -> 69;
	70 [label="IDENTIFIERS: buff_out0"];
	69 -> 70;
	71 [label="MODULE_CONNECT"];
	66 -> 71;
	72 [label="IDENTIFIERS: buff_out1"];
	71 -> 72;
	73 [label="MODULE_CONNECT"];
	66 -> 73;
	74 [label="IDENTIFIERS: vidin_new_data"];
	73 -> 74;
	75 [label="MODULE_INSTANCE"];
	15 -> 75;
	76 [label="MODULE_INSTANCE"];
	75 -> 76;
	77 [label="IDENTIFIERS: my_fifo_316"];
	76 -> 77;
	78 [label="MODULE_NAMED_INSTANCE"];
	76 -> 78;
	79 [label="IDENTIFIERS: fifo1"];
	78 -> 79;
	80 [label="MODULE_CONNECT_LIST"];
	78 -> 80;
	81 [label="MODULE_CONNECT"];
	80 -> 81;
	82 [label="IDENTIFIERS: tm3_clk_v0"];
	81 -> 82;
	83 [label="MODULE_CONNECT"];
	80 -> 83;
	84 [label="IDENTIFIERS: buff_out1"];
	83 -> 84;
	85 [label="MODULE_CONNECT"];
	80 -> 85;
	86 [label="IDENTIFIERS: buff_out2"];
	85 -> 86;
	87 [label="MODULE_CONNECT"];
	80 -> 87;
	88 [label="IDENTIFIERS: vidin_new_data"];
	87 -> 88;
	89 [label="MODULE_INSTANCE"];
	15 -> 89;
	90 [label="MODULE_INSTANCE"];
	89 -> 90;
	91 [label="IDENTIFIERS: my_fifo_316"];
	90 -> 91;
	92 [label="MODULE_NAMED_INSTANCE"];
	90 -> 92;
	93 [label="IDENTIFIERS: fifo2"];
	92 -> 93;
	94 [label="MODULE_CONNECT_LIST"];
	92 -> 94;
	95 [label="MODULE_CONNECT"];
	94 -> 95;
	96 [label="IDENTIFIERS: tm3_clk_v0"];
	95 -> 96;
	97 [label="MODULE_CONNECT"];
	94 -> 97;
	98 [label="IDENTIFIERS: buff_out2"];
	97 -> 98;
	99 [label="MODULE_CONNECT"];
	94 -> 99;
	100 [label="IDENTIFIERS: buff_out3"];
	99 -> 100;
	101 [label="MODULE_CONNECT"];
	94 -> 101;
	102 [label="IDENTIFIERS: vidin_new_data"];
	101 -> 102;
	103 [label="MODULE_INSTANCE"];
	15 -> 103;
	104 [label="MODULE_INSTANCE"];
	103 -> 104;
	105 [label="IDENTIFIERS: my_fifo_316"];
	104 -> 105;
	106 [label="MODULE_NAMED_INSTANCE"];
	104 -> 106;
	107 [label="IDENTIFIERS: more_inst"];
	106 -> 107;
	108 [label="MODULE_CONNECT_LIST"];
	106 -> 108;
	109 [label="MODULE_CONNECT"];
	108 -> 109;
	110 [label="IDENTIFIERS: tm3_clk_v0"];
	109 -> 110;
	111 [label="MODULE_CONNECT"];
	108 -> 111;
	112 [label="IDENTIFIERS: buff_out3"];
	111 -> 112;
	113 [label="MODULE_CONNECT"];
	108 -> 113;
	114 [label="IDENTIFIERS: vidin_out"];
	113 -> 114;
	115 [label="MODULE_CONNECT"];
	108 -> 115;
	116 [label="IDENTIFIERS: vidin_new_data"];
	115 -> 116;
}
