# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:04:01 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at tl.v(23): near "endmodule": syntax error, unexpected endmodule.
# ** Error: ** while parsing file included at tb.v(1)
# ** at tl.v(21): (vlog-13205) Syntax error found in the scope following 'eend'. Is there a missing '::'?
# End time: 16:04:01 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:04:35 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# ** Error: (vlog-13069) tb.v(9): near "initial": syntax error, unexpected initial, expecting ';'.
# ** Error: tb.v(13): (vlog-13205) Syntax error found in the scope following 'rst'. Is there a missing '::'?
# End time: 16:04:35 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:04:56 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:04:56 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:04:56 on Sep 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(21)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 21
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:05:50 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:05:50 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:05:51 on Sep 09,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:05:51 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(21)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 21
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:06:16 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:06:16 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:06:16 on Sep 09,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:06:17 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(21)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 21
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:08:30 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:08:30 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:33 on Sep 09,2025, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:08:33 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(25)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 25
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:09:36 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:09:36 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:09:37 on Sep 09,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:09:37 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(25)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 25
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:10:46 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:10:46 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:10:47 on Sep 09,2025, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:10:47 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(25)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 25
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:14:37 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:14:37 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:38 on Sep 09,2025, Elapsed time: 0:03:51
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:14:38 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(25)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 25
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:15:39 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:15:39 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:43 on Sep 09,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:15:43 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(27)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 27
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:17:55 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:17:55 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:17:55 on Sep 09,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:17:56 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(27)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 27
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:18:18 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tl
# 	tb
# End time: 16:18:18 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:18 on Sep 09,2025, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:18:18 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# rst=0 clk=0 t=x  q=z qbar=z Time=0
# rst=1 clk=1 t=0  q=z qbar=z Time=10
# rst=1 clk=0 t=1  q=z qbar=z Time=20
# rst=1 clk=1 t=1  q=z qbar=z Time=30
# rst=1 clk=0 t=1  q=z qbar=z Time=40
# rst=1 clk=1 t=1  q=z qbar=z Time=50
# rst=1 clk=0 t=1  q=z qbar=z Time=60
# rst=1 clk=1 t=1  q=z qbar=z Time=70
# rst=1 clk=0 t=0  q=z qbar=z Time=80
# rst=1 clk=1 t=1  q=z qbar=z Time=90
# ** Note: $stop    : tb.v(27)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 27
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:20:26 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:20:26 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:28 on Sep 09,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:20:28 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.tl(fast)
# rst=0 clk=0 t=x  q=0 qbar=1 Time=0
# rst=1 clk=1 t=0  q=0 qbar=1 Time=10
# rst=1 clk=0 t=1  q=0 qbar=1 Time=20
# rst=1 clk=1 t=1  q=1 qbar=0 Time=30
# rst=1 clk=0 t=1  q=1 qbar=0 Time=40
# rst=1 clk=1 t=1  q=0 qbar=1 Time=50
# rst=1 clk=0 t=1  q=0 qbar=1 Time=60
# rst=1 clk=1 t=1  q=1 qbar=0 Time=70
# rst=1 clk=0 t=0  q=1 qbar=0 Time=80
# rst=1 clk=1 t=1  q=0 qbar=1 Time=90
# ** Note: $stop    : tb.v(29)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 29
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:28:31 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:28:31 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:28:32 on Sep 09,2025, Elapsed time: 0:08:04
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:28:32 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.tl(fast)
# rst=0 clk=0 t=x  q=0 qbar=1 Time=0
# rst=1 clk=1 t=0  q=0 qbar=1 Time=10
# rst=1 clk=0 t=1  q=0 qbar=1 Time=20
# rst=1 clk=1 t=1  q=1 qbar=0 Time=30
# rst=1 clk=0 t=1  q=1 qbar=0 Time=40
# rst=1 clk=1 t=1  q=0 qbar=1 Time=50
# rst=1 clk=0 t=1  q=0 qbar=1 Time=60
# rst=1 clk=1 t=1  q=1 qbar=0 Time=70
# rst=1 clk=0 t=0  q=1 qbar=0 Time=80
# rst=1 clk=1 t=1  q=0 qbar=1 Time=90
# ** Note: $stop    : tb.v(29)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 29
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:29:01 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module tl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:29:01 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:29:02 on Sep 09,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:29:02 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.tl(fast)
# rst=0 clk=0 t=x  q=0 qbar=1 Time=0
# rst=1 clk=1 t=0  q=0 qbar=1 Time=10
# rst=1 clk=0 t=1  q=0 qbar=1 Time=20
# rst=1 clk=1 t=1  q=1 qbar=0 Time=30
# rst=1 clk=0 t=1  q=1 qbar=0 Time=40
# rst=1 clk=1 t=1  q=0 qbar=1 Time=50
# rst=1 clk=0 t=1  q=0 qbar=1 Time=60
# rst=1 clk=1 t=1  q=1 qbar=0 Time=70
# rst=1 clk=0 t=0  q=1 qbar=0 Time=80
# rst=1 clk=1 t=1  q=0 qbar=1 Time=90
# ** Note: $stop    : tb.v(29)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 29
# End time: 16:33:57 on Sep 09,2025, Elapsed time: 0:04:55
# Errors: 0, Warnings: 0
