Analysis & Synthesis report for top
Sun Feb 21 16:30:21 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: spi_pll:u_spi_pll|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config
 15. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 21 16:30:20 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; DE10_LITE_GSensor                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 193                                         ;
;     Total combinational functions  ; 166                                         ;
;     Dedicated logic registers      ; 114                                         ;
; Total registers                    ; 114                                         ;
; Total pins                         ; 101                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; DE10_LITE_GSensor  ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; v/spi_pll.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_pll.v         ;         ;
; v/spi_param.h                    ; yes             ; User File                    ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_param.h       ;         ;
; v/spi_ee_config.v                ; yes             ; User Verilog HDL File        ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_ee_config.v   ;         ;
; v/spi_controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_controller.v  ;         ;
; v/reset_delay.v                  ; yes             ; User Verilog HDL File        ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/reset_delay.v     ;         ;
; v/led_driver.v                   ; yes             ; User Verilog HDL File        ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/led_driver.v      ;         ;
; DE10_LITE_GSensor.v              ; yes             ; User Verilog HDL File        ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                               ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                        ;         ;
; db/spi_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/db/spi_pll_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 193                                                                                      ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 166                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 57                                                                                       ;
;     -- 3 input functions                    ; 42                                                                                       ;
;     -- <=2 input functions                  ; 67                                                                                       ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 110                                                                                      ;
;     -- arithmetic mode                      ; 56                                                                                       ;
;                                             ;                                                                                          ;
; Total registers                             ; 114                                                                                      ;
;     -- Dedicated logic registers            ; 114                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 101                                                                                      ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 1                                                                                        ;
;     -- PLLs                                 ; 1                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; spi_pll:u_spi_pll|altpll:altpll_component|spi_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 68                                                                                       ;
; Total fan-out                               ; 1051                                                                                     ;
; Average fan-out                             ; 2.03                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                        ; Entity Name       ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+-------------------+--------------+
; |DE10_LITE_GSensor                       ; 166 (0)             ; 114 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 101  ; 0            ; 0          ; |DE10_LITE_GSensor                                                                         ; DE10_LITE_GSensor ; work         ;
;    |led_driver:u_led_driver|             ; 72 (72)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|led_driver:u_led_driver                                                 ; led_driver        ; work         ;
;    |reset_delay:u_reset_delay|           ; 22 (22)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|reset_delay:u_reset_delay                                               ; reset_delay       ; work         ;
;    |spi_ee_config:u_spi_ee_config|       ; 72 (53)             ; 66 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config                                           ; spi_ee_config     ; work         ;
;       |spi_controller:u_spi_controller|  ; 19 (19)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller           ; spi_controller    ; work         ;
;    |spi_pll:u_spi_pll|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|spi_pll:u_spi_pll                                                       ; spi_pll           ; work         ;
;       |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|spi_pll:u_spi_pll|altpll:altpll_component                               ; altpll            ; work         ;
;          |spi_pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_GSensor|spi_pll:u_spi_pll|altpll:altpll_component|spi_pll_altpll:auto_generated ; spi_pll_altpll    ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |DE10_LITE_GSensor|spi_pll:u_spi_pll ; v/spi_pll.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------+--------------------------------------------------+
; Register name                              ; Reason for Removal                               ;
+--------------------------------------------+--------------------------------------------------+
; spi_ee_config:u_spi_ee_config|p2s_data[7]  ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|spi_state    ; Merged with spi_ee_config:u_spi_ee_config|spi_go ;
; spi_ee_config:u_spi_ee_config|p2s_data[14] ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[13] ; Stuck at VCC due to stuck port data_in           ;
; Total Number of Removed Registers = 4      ;                                                  ;
+--------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 114   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 80    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; led_driver:u_led_driver|int2_count[23]                                     ; 14      ;
; reset_delay:u_reset_delay|oRST                                             ; 65      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; 9       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; 11      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; 5       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; 5       ;
; Total number of inverted registers = 6                                     ;         ;
+----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE10_LITE_GSensor|led_driver:u_led_driver|int2_count[15]            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config|read_idle_count[11] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config|p2s_data[13]        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config|p2s_data[8]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_GSensor|led_driver:u_led_driver|oLED[4]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_GSensor|led_driver:u_led_driver|oLED[6]                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_GSensor|led_driver:u_led_driver|abs_select_high[2]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_pll:u_spi_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=spi_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 166667                    ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 277778                    ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; spi_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                   ;
; SI_DataL       ; 15     ; Signed Integer                                   ;
; SO_DataL       ; 7      ; Signed Integer                                   ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                  ;
; READ_MODE      ; 10     ; Unsigned Binary                                  ;
; INI_NUMBER     ; 1011   ; Unsigned Binary                                  ;
; IDLE           ; 0      ; Unsigned Binary                                  ;
; TRANSFER       ; 1      ; Unsigned Binary                                  ;
; BW_RATE        ; 101100 ; Unsigned Binary                                  ;
; POWER_CONTROL  ; 101101 ; Unsigned Binary                                  ;
; DATA_FORMAT    ; 110001 ; Unsigned Binary                                  ;
; INT_ENABLE     ; 101110 ; Unsigned Binary                                  ;
; INT_MAP        ; 101111 ; Unsigned Binary                                  ;
; THRESH_ACT     ; 100100 ; Unsigned Binary                                  ;
; THRESH_INACT   ; 100101 ; Unsigned Binary                                  ;
; TIME_INACT     ; 100110 ; Unsigned Binary                                  ;
; ACT_INACT_CTL  ; 100111 ; Unsigned Binary                                  ;
; THRESH_FF      ; 101000 ; Unsigned Binary                                  ;
; TIME_FF        ; 101001 ; Unsigned Binary                                  ;
; INT_SOURCE     ; 110000 ; Unsigned Binary                                  ;
; X_LB           ; 110010 ; Unsigned Binary                                  ;
; X_HB           ; 110011 ; Unsigned Binary                                  ;
; Y_LB           ; 110100 ; Unsigned Binary                                  ;
; Y_HB           ; 110101 ; Unsigned Binary                                  ;
; Z_LB           ; 110110 ; Unsigned Binary                                  ;
; Z_HB           ; 110111 ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                                                   ;
; SI_DataL       ; 15     ; Signed Integer                                                                   ;
; SO_DataL       ; 7      ; Signed Integer                                                                   ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                                                  ;
; READ_MODE      ; 10     ; Unsigned Binary                                                                  ;
; INI_NUMBER     ; 1011   ; Unsigned Binary                                                                  ;
; IDLE           ; 0      ; Unsigned Binary                                                                  ;
; TRANSFER       ; 1      ; Unsigned Binary                                                                  ;
; BW_RATE        ; 101100 ; Unsigned Binary                                                                  ;
; POWER_CONTROL  ; 101101 ; Unsigned Binary                                                                  ;
; DATA_FORMAT    ; 110001 ; Unsigned Binary                                                                  ;
; INT_ENABLE     ; 101110 ; Unsigned Binary                                                                  ;
; INT_MAP        ; 101111 ; Unsigned Binary                                                                  ;
; THRESH_ACT     ; 100100 ; Unsigned Binary                                                                  ;
; THRESH_INACT   ; 100101 ; Unsigned Binary                                                                  ;
; TIME_INACT     ; 100110 ; Unsigned Binary                                                                  ;
; ACT_INACT_CTL  ; 100111 ; Unsigned Binary                                                                  ;
; THRESH_FF      ; 101000 ; Unsigned Binary                                                                  ;
; TIME_FF        ; 101001 ; Unsigned Binary                                                                  ;
; INT_SOURCE     ; 110000 ; Unsigned Binary                                                                  ;
; X_LB           ; 110010 ; Unsigned Binary                                                                  ;
; X_HB           ; 110011 ; Unsigned Binary                                                                  ;
; Y_LB           ; 110100 ; Unsigned Binary                                                                  ;
; Y_HB           ; 110101 ; Unsigned Binary                                                                  ;
; Z_LB           ; 110110 ; Unsigned Binary                                                                  ;
; Z_HB           ; 110111 ; Unsigned Binary                                                                  ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; spi_pll:u_spi_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA_H[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 114                         ;
;     CLR               ; 22                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 43                          ;
;     ENA CLR SCLR      ; 15                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 35                          ;
; cycloneiii_lcell_comb ; 169                         ;
;     arith             ; 56                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 113                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 57                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 21 16:29:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_pll.v
    Info (12023): Found entity 1: spi_pll File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ee_config.v
    Info (12023): Found entity 1: spi_ee_config File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_ee_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_controller.v
    Info (12023): Found entity 1: spi_controller File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: reset_delay File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/reset_delay.v Line: 1
Warning (10229): Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/led_driver.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/led_driver.v
    Info (12023): Found entity 1: led_driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/led_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_gsensor.v
    Info (12023): Found entity 1: DE10_LITE_GSensor File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 34
Info (12127): Elaborating entity "DE10_LITE_GSensor" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_GSensor.v(42) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
Warning (10034): Output port "DRAM_BA" at DE10_LITE_GSensor.v(43) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 43
Warning (10034): Output port "VGA_B" at DE10_LITE_GSensor.v(64) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 64
Warning (10034): Output port "VGA_G" at DE10_LITE_GSensor.v(65) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 65
Warning (10034): Output port "VGA_R" at DE10_LITE_GSensor.v(67) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 67
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_GSensor.v(44) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 44
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_GSensor.v(45) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 45
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_GSensor.v(46) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 46
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_GSensor.v(47) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 47
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_GSensor.v(49) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 49
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_GSensor.v(50) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 50
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_GSensor.v(51) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 51
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_GSensor.v(52) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 52
Warning (10034): Output port "VGA_HS" at DE10_LITE_GSensor.v(66) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 66
Warning (10034): Output port "VGA_VS" at DE10_LITE_GSensor.v(68) has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 68
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:u_reset_delay" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 97
Info (12128): Elaborating entity "spi_pll" for hierarchy "spi_pll:u_spi_pll" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "spi_pll:u_spi_pll|altpll:altpll_component" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "spi_pll:u_spi_pll|altpll:altpll_component" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_pll.v Line: 104
Info (12133): Instantiated megafunction "spi_pll:u_spi_pll|altpll:altpll_component" with the following parameter: File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "277778"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=spi_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v
    Info (12023): Found entity 1: spi_pll_altpll File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/db/spi_pll_altpll.v Line: 30
Info (12128): Elaborating entity "spi_pll_altpll" for hierarchy "spi_pll:u_spi_pll|altpll:altpll_component|spi_pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_ee_config" for hierarchy "spi_ee_config:u_spi_ee_config" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 116
Warning (10230): Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15) File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_ee_config.v Line: 113
Info (12128): Elaborating entity "spi_controller" for hierarchy "spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/spi_ee_config.v Line: 60
Info (12128): Elaborating entity "led_driver" for hierarchy "led_driver:u_led_driver" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 124
Warning (10036): Verilog HDL or VHDL warning at led_driver.v(16): object "int2_count_en" assigned a value but never read File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/led_driver.v Line: 16
Warning (10230): Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24) File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/led_driver.v Line: 69
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 48
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 75
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 78
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 80
Info (13000): Registers with preset signals will power-up high File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/v/led_driver.v Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 42
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 43
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 43
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 44
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 45
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 46
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 47
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 49
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 50
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 51
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 52
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 64
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 64
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 64
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 64
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 65
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 65
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 65
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 65
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 66
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 67
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 67
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 67
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 67
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 68
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 37
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 39
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 55
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 61
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/DE10_LITE_GSensor.v Line: 72
Info (21057): Implemented 296 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 35 bidirectional pins
    Info (21061): Implemented 194 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Sun Feb 21 16:30:21 2021
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dahom/Desktop/ABO/Study/S5/[DSD] Digital System Design/The Project/Project Code/Try_1_Accelerometer_Demo/DE10_LITE_GSensor_project/output_files/top.map.smsg.


