Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/project/soc/Kmeans/Random_1/Random_1_tb_isim_beh.exe -prj D:/project/soc/Kmeans/Random_1/Random_1_tb_beh.prj work.Random_1_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/project/soc/Kmeans/Random_1/top.v" into library work
Analyzing Verilog file "D:/project/soc/Kmeans/Random_1/Random_1_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/project/soc/Kmeans/Random_1/Random_1_tb.v" Line 41: Target <SampleX> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/project/soc/Kmeans/Random_1/Random_1_tb.v" Line 42: Target <SampleY> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "D:/project/soc/Kmeans/Random_1/Random_1_tb.v" Line 41: Size mismatch in connection of port <SampleX>. Formal port size is 12-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:/project/soc/Kmeans/Random_1/Random_1_tb.v" Line 42: Size mismatch in connection of port <SampleY>. Formal port size is 12-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module Random_1
Compiling module Random_1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/project/soc/Kmeans/Random_1/Random_1_tb_isim_beh.exe
Fuse Memory Usage: 28900 KB
Fuse CPU Usage: 342 ms
