Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jul 16 23:04:15 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ip_core_timing_summary_routed.rpt -pb ip_core_timing_summary_routed.pb -rpx ip_core_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_core
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk_5/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                  549        0.146        0.000                      0                  549        3.500        0.000                       0                   308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.813        0.000                      0                  549        0.146        0.000                      0                  549        3.500        0.000                       0                   308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.119ns (44.351%)  route 3.914ns (55.649%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 12.873 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.676     5.345    conv1/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  conv1/rstl_mult_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  conv1/rstl_mult_reg[4][7]/Q
                         net (fo=2, routed)           0.967     6.768    conv1/rstl_mult_reg[4][7]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.150     6.918 r  conv1/rstl_sum[15]_i_24/O
                         net (fo=2, routed)           0.817     7.735    conv1/rstl_sum[15]_i_24_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I3_O)        0.332     8.067 r  conv1/rstl_sum[15]_i_28/O
                         net (fo=1, routed)           0.000     8.067    conv1/rstl_sum[15]_i_28_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.599 r  conv1/rstl_sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.599    conv1/rstl_sum_reg[15]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.822 r  conv1/rstl_sum_reg[16]_i_4/O[0]
                         net (fo=2, routed)           1.464    10.285    conv1/rstl_sum_reg[16]_i_4_n_7
    SLICE_X25Y23         LUT3 (Prop_lut3_I1_O)        0.327    10.612 r  conv1/rstl_sum[15]_i_4/O
                         net (fo=2, routed)           0.666    11.278    conv1/rstl_sum[15]_i_4_n_0
    SLICE_X25Y23         LUT4 (Prop_lut4_I3_O)        0.326    11.604 r  conv1/rstl_sum[15]_i_8/O
                         net (fo=1, routed)           0.000    11.604    conv1/rstl_sum[15]_i_8_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.154 r  conv1/rstl_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.154    conv1/rstl_sum_reg[15]_i_1_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.377 r  conv1/rstl_sum_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.377    conv1/rstl_sum0[16]
    SLICE_X25Y24         FDRE                                         r  conv1/rstl_sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.481    12.873    conv1/clk_IBUF_BUFG
    SLICE_X25Y24         FDRE                                         r  conv1/rstl_sum_reg[16]/C
                         clock pessimism              0.291    13.164    
                         clock uncertainty           -0.035    13.129    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)        0.062    13.191    conv1/rstl_sum_reg[16]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.900ns  (logic 2.986ns (43.278%)  route 3.914ns (56.722%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.676     5.345    conv1/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  conv1/rstl_mult_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  conv1/rstl_mult_reg[4][7]/Q
                         net (fo=2, routed)           0.967     6.768    conv1/rstl_mult_reg[4][7]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.150     6.918 r  conv1/rstl_sum[15]_i_24/O
                         net (fo=2, routed)           0.817     7.735    conv1/rstl_sum[15]_i_24_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I3_O)        0.332     8.067 r  conv1/rstl_sum[15]_i_28/O
                         net (fo=1, routed)           0.000     8.067    conv1/rstl_sum[15]_i_28_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.599 r  conv1/rstl_sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.599    conv1/rstl_sum_reg[15]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.822 r  conv1/rstl_sum_reg[16]_i_4/O[0]
                         net (fo=2, routed)           1.464    10.285    conv1/rstl_sum_reg[16]_i_4_n_7
    SLICE_X25Y23         LUT3 (Prop_lut3_I1_O)        0.327    10.612 r  conv1/rstl_sum[15]_i_4/O
                         net (fo=2, routed)           0.666    11.278    conv1/rstl_sum[15]_i_4_n_0
    SLICE_X25Y23         LUT4 (Prop_lut4_I3_O)        0.326    11.604 r  conv1/rstl_sum[15]_i_8/O
                         net (fo=1, routed)           0.000    11.604    conv1/rstl_sum[15]_i_8_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.244 r  conv1/rstl_sum_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.244    conv1/rstl_sum0[15]
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.483    12.875    conv1/clk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[15]/C
                         clock pessimism              0.291    13.166    
                         clock uncertainty           -0.035    13.131    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.062    13.193    conv1/rstl_sum_reg[15]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -12.244    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 2.926ns (42.780%)  route 3.914ns (57.220%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.676     5.345    conv1/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  conv1/rstl_mult_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.801 r  conv1/rstl_mult_reg[4][7]/Q
                         net (fo=2, routed)           0.967     6.768    conv1/rstl_mult_reg[4][7]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.150     6.918 r  conv1/rstl_sum[15]_i_24/O
                         net (fo=2, routed)           0.817     7.735    conv1/rstl_sum[15]_i_24_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I3_O)        0.332     8.067 r  conv1/rstl_sum[15]_i_28/O
                         net (fo=1, routed)           0.000     8.067    conv1/rstl_sum[15]_i_28_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.599 r  conv1/rstl_sum_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.599    conv1/rstl_sum_reg[15]_i_11_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.822 r  conv1/rstl_sum_reg[16]_i_4/O[0]
                         net (fo=2, routed)           1.464    10.285    conv1/rstl_sum_reg[16]_i_4_n_7
    SLICE_X25Y23         LUT3 (Prop_lut3_I1_O)        0.327    10.612 r  conv1/rstl_sum[15]_i_4/O
                         net (fo=2, routed)           0.666    11.278    conv1/rstl_sum[15]_i_4_n_0
    SLICE_X25Y23         LUT4 (Prop_lut4_I3_O)        0.326    11.604 r  conv1/rstl_sum[15]_i_8/O
                         net (fo=1, routed)           0.000    11.604    conv1/rstl_sum[15]_i_8_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.184 r  conv1/rstl_sum_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.184    conv1/rstl_sum0[14]
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.483    12.875    conv1/clk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[14]/C
                         clock pessimism              0.291    13.166    
                         clock uncertainty           -0.035    13.131    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.062    13.193    conv1/rstl_sum_reg[14]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 3.104ns (46.204%)  route 3.614ns (53.796%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.675     5.344    conv1/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  conv1/rstl_mult_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  conv1/rstl_mult_reg[4][4]/Q
                         net (fo=2, routed)           0.833     6.633    conv1/rstl_mult_reg[4][4]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.152     6.785 r  conv1/rstl_sum[11]_i_23/O
                         net (fo=2, routed)           0.666     7.451    conv1/rstl_sum[11]_i_23_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I3_O)        0.326     7.777 r  conv1/rstl_sum[11]_i_27/O
                         net (fo=1, routed)           0.000     7.777    conv1/rstl_sum[11]_i_27_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.417 r  conv1/rstl_sum_reg[11]_i_11/O[3]
                         net (fo=2, routed)           1.470     9.886    conv1/rstl_sum_reg[11]_i_11_n_4
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.332    10.218 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.645    10.864    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X25Y22         LUT4 (Prop_lut4_I3_O)        0.332    11.196 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    11.196    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.728 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.062 r  conv1/rstl_sum_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.062    conv1/rstl_sum0[13]
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.483    12.875    conv1/clk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[13]/C
                         clock pessimism              0.291    13.166    
                         clock uncertainty           -0.035    13.131    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.062    13.193    conv1/rstl_sum_reg[13]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 2.993ns (45.300%)  route 3.614ns (54.700%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.675     5.344    conv1/clk_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  conv1/rstl_mult_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  conv1/rstl_mult_reg[4][4]/Q
                         net (fo=2, routed)           0.833     6.633    conv1/rstl_mult_reg[4][4]
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.152     6.785 r  conv1/rstl_sum[11]_i_23/O
                         net (fo=2, routed)           0.666     7.451    conv1/rstl_sum[11]_i_23_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I3_O)        0.326     7.777 r  conv1/rstl_sum[11]_i_27/O
                         net (fo=1, routed)           0.000     7.777    conv1/rstl_sum[11]_i_27_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.417 r  conv1/rstl_sum_reg[11]_i_11/O[3]
                         net (fo=2, routed)           1.470     9.886    conv1/rstl_sum_reg[11]_i_11_n_4
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.332    10.218 r  conv1/rstl_sum[11]_i_5/O
                         net (fo=2, routed)           0.645    10.864    conv1/rstl_sum[11]_i_5_n_0
    SLICE_X25Y22         LUT4 (Prop_lut4_I3_O)        0.332    11.196 r  conv1/rstl_sum[11]_i_9/O
                         net (fo=1, routed)           0.000    11.196    conv1/rstl_sum[11]_i_9_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.728 r  conv1/rstl_sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    conv1/rstl_sum_reg[11]_i_1_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.951 r  conv1/rstl_sum_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.951    conv1/rstl_sum0[12]
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.483    12.875    conv1/clk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  conv1/rstl_sum_reg[12]/C
                         clock pessimism              0.291    13.166    
                         clock uncertainty           -0.035    13.131    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.062    13.193    conv1/rstl_sum_reg[12]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.242ns (49.278%)  route 3.337ns (50.722%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.677     5.346    conv1/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  conv1/rstl_mult_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  conv1/rstl_mult_reg[5][0]/Q
                         net (fo=2, routed)           0.739     6.540    conv1/rstl_mult_reg[5][0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.150     6.690 r  conv1/rstl_sum[7]_i_22/O
                         net (fo=2, routed)           0.469     7.159    conv1/rstl_sum[7]_i_22_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.326     7.485 r  conv1/rstl_sum[7]_i_25/O
                         net (fo=1, routed)           0.000     7.485    conv1/rstl_sum[7]_i_25_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  conv1/rstl_sum_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.035    conv1/rstl_sum_reg[7]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.258 r  conv1/rstl_sum_reg[11]_i_11/O[0]
                         net (fo=2, routed)           1.464     9.722    conv1/rstl_sum_reg[11]_i_11_n_7
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.327    10.049 r  conv1/rstl_sum[7]_i_4/O
                         net (fo=2, routed)           0.666    10.715    conv1/rstl_sum[7]_i_4_n_0
    SLICE_X25Y21         LUT4 (Prop_lut4_I3_O)        0.326    11.041 r  conv1/rstl_sum[7]_i_8/O
                         net (fo=1, routed)           0.000    11.041    conv1/rstl_sum[7]_i_8_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.591 r  conv1/rstl_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    conv1/rstl_sum_reg[7]_i_1_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.925 r  conv1/rstl_sum_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.925    conv1/rstl_sum0[9]
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.484    12.876    conv1/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[9]/C
                         clock pessimism              0.291    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)        0.062    13.194    conv1/rstl_sum_reg[9]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 3.221ns (49.115%)  route 3.337ns (50.885%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.677     5.346    conv1/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  conv1/rstl_mult_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  conv1/rstl_mult_reg[5][0]/Q
                         net (fo=2, routed)           0.739     6.540    conv1/rstl_mult_reg[5][0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.150     6.690 r  conv1/rstl_sum[7]_i_22/O
                         net (fo=2, routed)           0.469     7.159    conv1/rstl_sum[7]_i_22_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.326     7.485 r  conv1/rstl_sum[7]_i_25/O
                         net (fo=1, routed)           0.000     7.485    conv1/rstl_sum[7]_i_25_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  conv1/rstl_sum_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.035    conv1/rstl_sum_reg[7]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.258 r  conv1/rstl_sum_reg[11]_i_11/O[0]
                         net (fo=2, routed)           1.464     9.722    conv1/rstl_sum_reg[11]_i_11_n_7
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.327    10.049 r  conv1/rstl_sum[7]_i_4/O
                         net (fo=2, routed)           0.666    10.715    conv1/rstl_sum[7]_i_4_n_0
    SLICE_X25Y21         LUT4 (Prop_lut4_I3_O)        0.326    11.041 r  conv1/rstl_sum[7]_i_8/O
                         net (fo=1, routed)           0.000    11.041    conv1/rstl_sum[7]_i_8_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.591 r  conv1/rstl_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    conv1/rstl_sum_reg[7]_i_1_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.904 r  conv1/rstl_sum_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.904    conv1/rstl_sum0[11]
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.484    12.876    conv1/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[11]/C
                         clock pessimism              0.291    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)        0.062    13.194    conv1/rstl_sum_reg[11]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 3.147ns (48.535%)  route 3.337ns (51.465%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.677     5.346    conv1/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  conv1/rstl_mult_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  conv1/rstl_mult_reg[5][0]/Q
                         net (fo=2, routed)           0.739     6.540    conv1/rstl_mult_reg[5][0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.150     6.690 r  conv1/rstl_sum[7]_i_22/O
                         net (fo=2, routed)           0.469     7.159    conv1/rstl_sum[7]_i_22_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.326     7.485 r  conv1/rstl_sum[7]_i_25/O
                         net (fo=1, routed)           0.000     7.485    conv1/rstl_sum[7]_i_25_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  conv1/rstl_sum_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.035    conv1/rstl_sum_reg[7]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.258 r  conv1/rstl_sum_reg[11]_i_11/O[0]
                         net (fo=2, routed)           1.464     9.722    conv1/rstl_sum_reg[11]_i_11_n_7
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.327    10.049 r  conv1/rstl_sum[7]_i_4/O
                         net (fo=2, routed)           0.666    10.715    conv1/rstl_sum[7]_i_4_n_0
    SLICE_X25Y21         LUT4 (Prop_lut4_I3_O)        0.326    11.041 r  conv1/rstl_sum[7]_i_8/O
                         net (fo=1, routed)           0.000    11.041    conv1/rstl_sum[7]_i_8_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.591 r  conv1/rstl_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    conv1/rstl_sum_reg[7]_i_1_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.830 r  conv1/rstl_sum_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.830    conv1/rstl_sum0[10]
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.484    12.876    conv1/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[10]/C
                         clock pessimism              0.291    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)        0.062    13.194    conv1/rstl_sum_reg[10]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 3.131ns (48.407%)  route 3.337ns (51.593%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 12.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.677     5.346    conv1/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  conv1/rstl_mult_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  conv1/rstl_mult_reg[5][0]/Q
                         net (fo=2, routed)           0.739     6.540    conv1/rstl_mult_reg[5][0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.150     6.690 r  conv1/rstl_sum[7]_i_22/O
                         net (fo=2, routed)           0.469     7.159    conv1/rstl_sum[7]_i_22_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.326     7.485 r  conv1/rstl_sum[7]_i_25/O
                         net (fo=1, routed)           0.000     7.485    conv1/rstl_sum[7]_i_25_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  conv1/rstl_sum_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.035    conv1/rstl_sum_reg[7]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.258 r  conv1/rstl_sum_reg[11]_i_11/O[0]
                         net (fo=2, routed)           1.464     9.722    conv1/rstl_sum_reg[11]_i_11_n_7
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.327    10.049 r  conv1/rstl_sum[7]_i_4/O
                         net (fo=2, routed)           0.666    10.715    conv1/rstl_sum[7]_i_4_n_0
    SLICE_X25Y21         LUT4 (Prop_lut4_I3_O)        0.326    11.041 r  conv1/rstl_sum[7]_i_8/O
                         net (fo=1, routed)           0.000    11.041    conv1/rstl_sum[7]_i_8_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.591 r  conv1/rstl_sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.591    conv1/rstl_sum_reg[7]_i_1_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.814 r  conv1/rstl_sum_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.814    conv1/rstl_sum0[8]
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.484    12.876    conv1/clk_IBUF_BUFG
    SLICE_X25Y22         FDRE                                         r  conv1/rstl_sum_reg[8]/C
                         clock pessimism              0.291    13.167    
                         clock uncertainty           -0.035    13.132    
    SLICE_X25Y22         FDRE (Setup_fdre_C_D)        0.062    13.194    conv1/rstl_sum_reg[8]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 conv1/rstl_mult_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/rstl_sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.998ns (47.324%)  route 3.337ns (52.676%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.677     5.346    conv1/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  conv1/rstl_mult_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.802 r  conv1/rstl_mult_reg[5][0]/Q
                         net (fo=2, routed)           0.739     6.540    conv1/rstl_mult_reg[5][0]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.150     6.690 r  conv1/rstl_sum[7]_i_22/O
                         net (fo=2, routed)           0.469     7.159    conv1/rstl_sum[7]_i_22_n_0
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.326     7.485 r  conv1/rstl_sum[7]_i_25/O
                         net (fo=1, routed)           0.000     7.485    conv1/rstl_sum[7]_i_25_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  conv1/rstl_sum_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.035    conv1/rstl_sum_reg[7]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.258 r  conv1/rstl_sum_reg[11]_i_11/O[0]
                         net (fo=2, routed)           1.464     9.722    conv1/rstl_sum_reg[11]_i_11_n_7
    SLICE_X25Y21         LUT3 (Prop_lut3_I1_O)        0.327    10.049 r  conv1/rstl_sum[7]_i_4/O
                         net (fo=2, routed)           0.666    10.715    conv1/rstl_sum[7]_i_4_n_0
    SLICE_X25Y21         LUT4 (Prop_lut4_I3_O)        0.326    11.041 r  conv1/rstl_sum[7]_i_8/O
                         net (fo=1, routed)           0.000    11.041    conv1/rstl_sum[7]_i_8_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.681 r  conv1/rstl_sum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.681    conv1/rstl_sum0[7]
    SLICE_X25Y21         FDRE                                         r  conv1/rstl_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.486    12.878    conv1/clk_IBUF_BUFG
    SLICE_X25Y21         FDRE                                         r  conv1/rstl_sum_reg[7]/C
                         clock pessimism              0.291    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X25Y21         FDRE (Setup_fdre_C_D)        0.062    13.196    conv1/rstl_sum_reg[7]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  1.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.155%)  route 0.065ns (25.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.556     1.468    conv1/activation/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  conv1/activation/aux_num2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  conv1/activation/aux_num2_reg[7]/Q
                         net (fo=8, routed)           0.065     1.674    conv1/activation/aux_num2[7]
    SLICE_X15Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.719 r  conv1/activation/aux_num3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.719    conv1/activation/aux_num3[1]_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  conv1/activation/aux_num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  conv1/activation/aux_num3_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.092     1.573    conv1/activation/aux_num3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.192ns (69.331%)  route 0.085ns (30.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.556     1.468    conv1/activation/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  conv1/activation/aux_num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  conv1/activation/aux_num2_reg[6]/Q
                         net (fo=1, routed)           0.085     1.694    conv1/activation/aux_num2[6]
    SLICE_X15Y29         LUT3 (Prop_lut3_I2_O)        0.051     1.745 r  conv1/activation/aux_num3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.745    conv1/activation/aux_num3[6]_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  conv1/activation/aux_num3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  conv1/activation/aux_num3_reg[6]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.107     1.588    conv1/activation/aux_num3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/activation/aux_num4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.190ns (57.421%)  route 0.141ns (42.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.556     1.468    conv1/activation/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  conv1/activation/aux_num3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  conv1/activation/aux_num3_reg[5]/Q
                         net (fo=1, routed)           0.141     1.750    conv1/activation/aux_num3[5]
    SLICE_X16Y29         LUT3 (Prop_lut3_I1_O)        0.049     1.799 r  conv1/activation/aux_num4[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    conv1/activation/aux_num4[5]_i_1_n_0
    SLICE_X16Y29         FDRE                                         r  conv1/activation/aux_num4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.822     1.981    conv1/activation/clk_IBUF_BUFG
    SLICE_X16Y29         FDRE                                         r  conv1/activation/aux_num4_reg[5]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X16Y29         FDRE (Hold_fdre_C_D)         0.131     1.632    conv1/activation/aux_num4_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 conv1/quant/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.555     1.467    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  conv1/quant/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  conv1/quant/next_state_reg[2]/Q
                         net (fo=1, routed)           0.112     1.720    conv1/quant/next_state[2]
    SLICE_X11Y26         FDRE                                         r  conv1/quant/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.821     1.980    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  conv1/quant/present_state_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.070     1.551    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 conv1/quant/result2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/res1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.559     1.471    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  conv1/quant/result2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  conv1/quant/result2_reg[9]/Q
                         net (fo=1, routed)           0.132     1.744    conv1/quant/result2[9]
    SLICE_X11Y29         FDRE                                         r  conv1/quant/res1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.825     1.984    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  conv1/quant/res1_reg[1]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.070     1.574    conv1/quant/res1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 conv1/quant/result1_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.556     1.468    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  conv1/quant/result1_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  conv1/quant/result1_reg[15]__0/Q
                         net (fo=2, routed)           0.121     1.730    conv1/quant/result1_reg[15]__0_n_0
    SLICE_X9Y27          FDRE                                         r  conv1/quant/result2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.823     1.982    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  conv1/quant/result2_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.075     1.558    conv1/quant/result2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 conv1/quant/result2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/res1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.559     1.471    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  conv1/quant/result2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  conv1/quant/result2_reg[10]/Q
                         net (fo=1, routed)           0.132     1.744    conv1/quant/result2[10]
    SLICE_X11Y29         FDRE                                         r  conv1/quant/res1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.825     1.984    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  conv1/quant/res1_reg[2]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.066     1.570    conv1/quant/res1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 conv1/quant/result2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/remainder_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.558     1.470    conv1/quant/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  conv1/quant/result2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  conv1/quant/result2_reg[4]/Q
                         net (fo=1, routed)           0.116     1.727    conv1/quant/result2[4]
    SLICE_X8Y27          FDRE                                         r  conv1/quant/remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.823     1.982    conv1/quant/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  conv1/quant/remainder_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.063     1.546    conv1/quant/remainder_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 conv1/present_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.556     1.468    conv1/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  conv1/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  conv1/present_state_reg[0]/Q
                         net (fo=9, routed)           0.131     1.741    conv1/present_state[0]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  conv1/next_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    conv1/next_state[2]_i_1__0_n_0
    SLICE_X12Y26         FDRE                                         r  conv1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.821     1.980    conv1/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  conv1/next_state_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.120     1.601    conv1/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 conv1/quant/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.558     1.470    conv1/quant/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  conv1/quant/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  conv1/quant/next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     1.727    conv1/quant/next_state[0]
    SLICE_X10Y27         FDRE                                         r  conv1/quant/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.823     1.982    conv1/quant/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  conv1/quant/present_state_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.059     1.542    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y12     conv1/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y10     conv1/quant/result10/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X24Y26    clk_5/clock_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X24Y26    clk_5/clock_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y25    clk_5/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y27    clk_5/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y27    clk_5/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y28    clk_5/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y26     conv1/quant/result1_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y26     conv1/quant/result1_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y29     conv1/quant/result2_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y29     conv1/quant/result2_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y29     conv1/quant/result2_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y30     conv1/quant/result2_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y30     conv1/quant/result2_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y30     conv1/quant/result2_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y30     conv1/quant/result2_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y28     conv1/quant/result2_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y28     conv1/quant/result2_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y26    clk_5/clock_out_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X24Y26    clk_5/clock_out_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y27    clk_5/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y27    clk_5/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y27    clk_5/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y27    clk_5/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y28    clk_5/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y28    clk_5/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y26     conv1/quant/result1_reg[15]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y27    conv1/quant/result1_reg[16]__0/C



