# ğŸ›ï¸ 8051 Assembly Language Projects & Simulator Repository

![8051 ALP Projects](https://github.com/user-attachments/assets/b84dd675-0be5-436d-a724-06f82726c913)

A curated collection of **pure 8051 assembly language programs**, simulations, and system-level microcontroller implementations.  
This repository treats the 8051 not as a legacy MCU, but as a **transparent machine for mastering low-level computation**.

[![GitHub last commit](https://img.shields.io/github/last-commit/s2sofficial/8051)](https://github.com/s2sofficial/8051)
[![License](https://img.shields.io/badge/License-MIT-blue.svg)](LICENSE)
![GitHub stars](https://img.shields.io/github/stars/s2sofficial/8051?style=social)

---

## ğŸ§  8051 Simulator â€” Core of This Repository

This repository is tightly integrated with a **web-based 8051 Assembly Language Simulator**, built to execute, debug, and analyze programs written for the Intel 8051 architecture.

ğŸ”— **Live Simulator**  
https://8051sim.vercel.app  

### What the Simulator Enables
- Write and execute 8051 assembly code directly in the browser
- Step-by-step execution with register, flag, and memory visibility
- Observe PSW, carry, overflow, and parity behavior in real time
- Validate timing-sensitive logic before hardware deployment
- Learn instruction-level effects without relying on physical kits

### How This Repository Uses the Simulator
- Every checklist item is intended to be:
  - Implemented in pure 8051 assembly
  - Tested inside the simulator
  - Verified for flags, memory, and control-flow behavior
- Projects follow a **simulator-first, hardware-second** discipline

This simulator is not a demo tool.  
It is the **primary execution and verification environment** for this repository.

---

## ğŸ“Œ Repository Structure & Usage

- Each phase and level represents a **self-contained assembly project**
- No external libraries, HALs, or abstraction layers
- Every program is:
  - Deterministic
  - Flag-aware
  - Cycle-accounted
- The checklist doubles as an execution roadmap

---

## Phase A â€” Machine Control (Levels 1â€“4)
> Primary validation environment: **8051 Simulator**

<details>
<summary><strong>Level 1: Data Movement & Addressing Modes</strong></summary>

- [ ] Register Operations â€” Data transfer between registers and accumulator-based operations  
- [ ] Direct Addressing â€” Move data to and from fixed internal RAM addresses  
- [ ] Indirect Addressing â€” Use R0/R1 as pointers to access internal RAM  
- [ ] Indexed Addressing â€” Access lookup tables in code memory using DPTR and MOVC  
- [ ] Block Data Transfer â€” Copy a block of data from one memory region to another  
- [ ] Stack Operations â€” PUSH/POP usage, stack growth behavior, subroutine parameter passing  
- [ ] Bit Addressable RAM â€” Manipulate individual bits in the 20Hâ€“2FH address range  

</details>

<details>
<summary><strong>Level 2: Arithmetic Operations</strong></summary>

- [ ] 8-bit Addition â€” Perform addition with carry flag handling  
- [ ] 16-bit Addition â€” Multi-byte addition with carry propagation  
- [ ] 8-bit Subtraction â€” Subtraction with borrow and carry analysis  
- [ ] 16-bit Subtraction â€” Multi-byte subtraction with borrow handling  
- [ ] BCD Addition â€” Binary Coded Decimal addition using DA instruction  
- [ ] BCD Subtraction â€” Decimal-adjusted subtraction for BCD values  
- [ ] Multiplication (Repetitive Addition) â€” 8-bit multiply without MUL instruction  
- [ ] Division (Repetitive Subtraction) â€” 8-bit divide without DIV instruction  
- [ ] 16-bit Multiplication â€” Multi-byte multiplication algorithm  
- [ ] 16-bit Division â€” Multi-byte division with quotient and remainder  
- [ ] Boothâ€™s Multiplication â€” Signed multiplication using Boothâ€™s algorithm  
- [ ] Binary to BCD Conversion â€” Convert binary number to packed or unpacked BCD  
- [ ] BCD to Binary Conversion â€” Convert BCD representation to binary  
- [ ] Binary to ASCII â€” Convert binary value to ASCII hexadecimal characters  
- [ ] ASCII to Binary â€” Convert ASCII hexadecimal characters to binary value  

</details>

<details>
<summary><strong>Level 3: Logical Operations & Bit Manipulation</strong></summary>

- [ ] Bit Set / Clear / Toggle â€” Individual bit control using SETB, CLR, CPL  
- [ ] Bit Testing â€” Conditional branching using JB, JNB, and JBC  
- [ ] Nibble Swap â€” Swap upper and lower nibbles using SWAP instruction  
- [ ] Bit Rotation â€” Rotate accumulator left or right with and without carry  
- [ ] Parity Check â€” Use PSW parity flag for data integrity checks  
- [ ] Bit Counting â€” Count number of logic-1 bits in a byte  
- [ ] AND / OR / XOR â€” Logical masking, clearing, and bit testing  
- [ ] Bit Reversal â€” Reverse the bit order within a byte  

</details>

<details>
<summary><strong>Level 4: Flags & Program Status Word (PSW)</strong></summary>

- [ ] Carry Flag Operations â€” Explicit manipulation and dependency analysis  
- [ ] Auxiliary Carry Flag â€” Understand AC behavior in BCD arithmetic  
- [ ] Overflow Flag â€” Detect signed arithmetic overflow conditions  
- [ ] Parity Flag â€” Use parity bit for error detection and validation  
- [ ] Register Bank Selection â€” Switch register banks using RS0 and RS1  
- [ ] User Flag (F0) â€” Employ PSW user-defined flag for logic control  
- [ ] Multi-precision Arithmetic â€” Implement 32-bit and 64-bit arithmetic using flags  

</details>

---

## Phase B â€” Deterministic Logic (Levels 5â€“6)

<details>
<summary><strong>Level 5: Comparison & Conditional Operations</strong></summary>

- [ ] Byte Comparison â€” Compare two values using SUBB and flag analysis  
- [ ] String Comparison â€” Compare byte sequences stored in memory  
- [ ] Find Maximum â€” Identify the largest value in an array  
- [ ] Find Minimum â€” Identify the smallest value in an array  
- [ ] Range Checking â€” Verify whether a value lies within defined bounds  
- [ ] CJNE Instruction Mastery â€” Conditional branching using CJNE semantics  
- [ ] Conditional Subroutines â€” Execute different routines based on comparison results  

</details>

<details>
<summary><strong>Level 6: Array & Table Operations</strong></summary>

- [ ] Array Initialization â€” Fill arrays with constants or computed values  
- [ ] Linear Search â€” Search an unsorted array sequentially  
- [ ] Binary Search â€” Search a sorted array using divide-and-conquer  
- [ ] Bubble Sort â€” Sort array elements using adjacent comparisons  
- [ ] Selection Sort â€” Sort array by selecting minimum or maximum iteratively  
- [ ] Array Reversal â€” Reverse array elements in memory  
- [ ] Lookup Tables â€” Access precomputed tables using MOVC  
- [ ] Code Table Access â€” Use tables for 7-segment patterns or character sets  
- [ ] Checksum Calculation â€” Compute and verify data integrity checksums  

</details>

---

## Phase C â€” Time Control (Levels 7â€“8)
> Primary validation environment: **8051 Simulator**

<details>
<summary><strong>Level 7: Timer Programming</strong></summary>

- [ ] Timer 0 Mode 0 â€” 13-bit timer/counter configuration  
- [ ] Timer 0 Mode 1 â€” 16-bit timer/counter operation  
- [ ] Timer 0 Mode 2 â€” 8-bit auto-reload timer mode  
- [ ] Timer 0 Mode 3 â€” Split timer operation of TL0 and TH0  
- [ ] Timer 1 All Modes â€” Full practice of Timer 1 modes  
- [ ] Precise Delay Generation â€” Exact delay calculation using machine cycles  
- [ ] Event Counting â€” Count external pulses using counter mode  
- [ ] Frequency Measurement â€” Measure input signal frequency  
- [ ] Pulse Width Measurement â€” Measure high and low pulse durations  
- [ ] Software PWM â€” Generate PWM signals using timers  

</details>

<details>
<summary><strong>Level 8: Interrupt Handling</strong></summary>

- [ ] External Interrupt 0 â€” Edge and level triggered handling  
- [ ] External Interrupt 1 â€” Independent interrupt configuration  
- [ ] Timer 0 Interrupt â€” Overflow-based ISR design  
- [ ] Timer 1 Interrupt â€” Time-critical ISR handling  
- [ ] Serial Interrupt â€” RI and TI interrupt servicing  
- [ ] Interrupt Priority â€” Configure high and low priority interrupts  
- [ ] Nested Interrupts â€” Allow controlled interrupt nesting  
- [ ] Context Saving â€” Preserve registers and PSW in ISRs  
- [ ] Interrupt Latency â€” Measure and minimize response delay  
- [ ] Critical Sections â€” Atomic operations using interrupt control  
- [ ] Interrupt-driven Tasks â€” Foreground and background task separation  

</details>

---

## Phase D â€” I/O as Protocol (Levels 9â€“10)

<details>
<summary><strong>Level 9: Serial Communication</strong></summary>

- [ ] Serial Mode 0 â€” Synchronous shift-register communication  
- [ ] Serial Mode 1 â€” 8-bit UART with variable baud rate  
- [ ] Serial Mode 2 â€” 9-bit UART with fixed baud rate  
- [ ] Serial Mode 3 â€” 9-bit UART with variable baud rate  
- [ ] Baud Rate Calculation â€” Timer-based baud generation  
- [ ] 9th Bit Operations â€” Multiprocessor communication support  
- [ ] Interrupt-driven Transmission â€” Non-blocking serial transmission  
- [ ] Interrupt-driven Reception â€” Buffered serial reception  
- [ ] Ring Buffer Implementation â€” Circular buffer for serial data  
- [ ] Framing Error Detection â€” Detect and handle communication errors  
- [ ] Protocol Implementation â€” Design packet-based serial protocol  

</details>

<details>
<summary><strong>Level 10: LCD Programming</strong></summary>

- [ ] LCD 4-bit Mode Initialization â€” Reduced pin interface initialization  
- [ ] LCD 8-bit Mode Initialization â€” Full data bus operation  
- [ ] Busy Flag Checking â€” Poll LCD status instead of fixed delays  
- [ ] Custom Character Generation â€” Define characters using CGRAM  
- [ ] Cursor Positioning â€” Direct cursor movement control  
- [ ] Display Shift Control â€” Shift display without altering data  
- [ ] Entry Mode Control â€” Configure cursor increment or decrement  
- [ ] LCD Command Timing â€” Respect minimum timing constraints  

</details>

---

## Phase E â€” Algorithms Under Constraint (Levels 11â€“12)

<details>
<summary><strong>Level 11: Advanced Algorithms</strong></summary>

- [ ] Square Root Algorithm â€” Compute square root using Newtonâ€“Raphson or digit-by-digit method  
- [ ] GCD (Greatest Common Divisor) â€” Implement Euclidean algorithm  
- [ ] LCM (Least Common Multiple) â€” Derive LCM using GCD computation  
- [ ] Prime Number Check â€” Determine whether a number is prime  
- [ ] Factorial Calculation â€” Compute factorial using iterative or recursive logic  
- [ ] Fibonacci Series â€” Generate Fibonacci sequence iteratively  
- [ ] CRC Calculation â€” Implement Cyclic Redundancy Check for error detection  
- [ ] Hamming Code â€” Perform error detection and correction  
- [ ] Linear Feedback Shift Register â€” Generate pseudo-random sequences  
- [ ] Fixed-Point Arithmetic â€” Simulate floating-point math using integers  

</details>

<details>
<summary><strong>Level 12: Code Optimization Techniques</strong></summary>

- [ ] Loop Unrolling â€” Reduce loop overhead for speed optimization  
- [ ] Register Optimization â€” Minimize memory access using registers  
- [ ] Code Size Reduction â€” Optimize jumps and calls for smaller binaries  
- [ ] Jump Table Implementation â€” Efficient multi-way branching  
- [ ] Inline vs Subroutine â€” Decide between speed and modularity  
- [ ] Instruction Cycle Counting â€” Precise execution time calculation  
- [ ] Memory Banking â€” Efficient use of register banks  

</details>

---

## Phase F â€” System Ownership (Levels 13â€“14)

<details>
<summary><strong>Level 13: Low-Level Hardware Control</strong></summary>

- [ ] Port Latch Reading â€” Understand latch versus pin behavior  
- [ ] Read-Modify-Write â€” Avoid unintended port bit changes  
- [ ] Quasi-bidirectional Ports â€” Internal port structure understanding  
- [ ] Pull-up Resistor Effects â€” Analyze loading and fan-out  
- [ ] Glitch-free Output â€” Prevent hazards during port updates  
- [ ] Power Mode Control â€” IDLE and POWER-DOWN modes  
- [ ] Watchdog Timer â€” Software watchdog implementation  

</details>

<details>
<summary><strong>Level 14: System-Level Programming</strong></summary>

- [ ] Reset Vector Handling â€” Code execution from address 0000H  
- [ ] Interrupt Vector Table â€” Proper ISR placement and redirection  
- [ ] Memory Map Management â€” Organize code, data, and stack  
- [ ] Relocatable Code â€” Position-independent programming techniques  
- [ ] Self-Modifying Code â€” Controlled runtime code modification  
- [ ] Bootloader Concepts â€” Jump from bootloader to application  
- [ ] Checksum Verification â€” Validate program memory integrity  

</details>

---

## â–¶ï¸ Start Executing

- Execute programs instantly: https://8051sim.vercel.app  
- Use this repository as the reference implementation set  
- Treat the simulator as the ground truth for instruction behavior  

---

## ğŸ“œ License

Distributed under the MIT License. See `LICENSE` for more information.

## ğŸ“§ Contact
[![Email](https://img.shields.io/badge/Email-Contact%20Me-red)](mailto:swaroop.k.yadav@gmail.com)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue)](https://linkedin.com/in/swaroop2sky)

