<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="27" e="27"/>
<c f="1" b="28" e="27"/>
</Comments>
<Macros>
<m f="1" bl="46" bc="3" el="47" ec="46"/>
<m f="1" bl="55" bc="3" el="57" ec="61"/>
<m f="1" bl="83" bc="3" el="85" ec="62"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="28" e="28"/>
<c f="2" b="29" e="28"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="32"/>
<c f="2" b="33" e="32"/>
<c f="2" b="35" e="35"/>
<c f="2" b="36" e="36"/>
<c f="2" b="37" e="37"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="38"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="d1b100e46fc9a797f133f52ab0c9aa9f_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="58" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMSubtarget" id="d1b100e46fc9a797f133f52ab0c9aa9f_3177358262ca7f653e8cfe41aac6f52e" file="2" linestart="21" lineend="21" previous="03430bb232456397876d16274f088454_3177358262ca7f653e8cfe41aac6f52e"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="Thumb1InstrInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_d2bc35788efad3214d80f3329b82aebb" file="2" linestart="23" lineend="57">
<base access="public">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</base>
<cr access="public" kind="class" name="Thumb1InstrInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_f7d9c913af66a4fedde1d52314dc8fd0" file="2" linestart="23" lineend="23"/>
<fl name="RI" id="d1b100e46fc9a797f133f52ab0c9aa9f_71be6836b43182fb920981d9bd99bc5a" file="2" linestart="24" lineend="24" access="private" proto="llvm::Thumb1RegisterInfo">
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</fl>
<Decl access="public"/>
<c name="Thumb1InstrInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_03f8bf1c1013f645c163fbbca3b8fd43" file="2" linestart="26" lineend="26" explicit="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getNoopForMachoTarget" id="d1b100e46fc9a797f133f52ab0c9aa9f_c5e288c50edf0f591c4c38b3b2512321" file="2" linestart="29" lineend="29" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="NopInst" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getUnindexedOpcode" id="d1b100e46fc9a797f133f52ab0c9aa9f_8b2654e676538cff107aa922a9b36de4" file="2" linestart="33" lineend="33" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegisterInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_aaa289032b6a55a781aacfb24352a5d9" file="2" linestart="39" lineend="39" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::Thumb1RegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="39" cb="62" le="39" ce="75">
<rx lb="39" cb="64" le="39" ce="71" pvirg="true">
<mex lb="39" cb="71" kind="lvalue" id="d1b100e46fc9a797f133f52ab0c9aa9f_71be6836b43182fb920981d9bd99bc5a" nm="RI" arrow="1">
<n19 lb="39" cb="71"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="d1b100e46fc9a797f133f52ab0c9aa9f_bf1649af323fa446f9d06bfe8979eabc" file="2" linestart="41" lineend="44" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="d1b100e46fc9a797f133f52ab0c9aa9f_4ee9114e72909e4cf28e21bab0eadd97" file="2" linestart="45" lineend="49" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="d1b100e46fc9a797f133f52ab0c9aa9f_40e68fc66c445706a39efb27459f3449" file="2" linestart="51" lineend="55" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="d1b100e46fc9a797f133f52ab0c9aa9f_3742fac984d7eda5368997b5db0e7d8a" file="2" linestart="23" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::Thumb1InstrInfo &amp;">
<lrf>
<rt>
<cr id="d1b100e46fc9a797f133f52ab0c9aa9f_d2bc35788efad3214d80f3329b82aebb"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::Thumb1InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d1b100e46fc9a797f133f52ab0c9aa9f_d2bc35788efad3214d80f3329b82aebb"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~Thumb1InstrInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_3e706d35bf7564819919bcae2c7e2429" file="2" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
<c name="Thumb1InstrInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_70d34fddadea1f4e5cbb27c25d7a47e6" file="2" linestart="23" lineend="23" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::Thumb1InstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d1b100e46fc9a797f133f52ab0c9aa9f_d2bc35788efad3214d80f3329b82aebb"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="Thumb1InstrInfo" id="d1b100e46fc9a797f133f52ab0c9aa9f_9b74aaa13f559022d2fbed2a2cf93f84" file="2" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::Thumb1InstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="d1b100e46fc9a797f133f52ab0c9aa9f_d2bc35788efad3214d80f3329b82aebb"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="73869f39f08db63c197d8dc8168af3e0_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<c name="Thumb1InstrInfo" id="73869f39f08db63c197d8dc8168af3e0_03f8bf1c1013f645c163fbbca3b8fd43" file="1" linestart="23" lineend="25" previous="d1b100e46fc9a797f133f52ab0c9aa9f_03f8bf1c1013f645c163fbbca3b8fd43" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="24" cb="5" le="24" ce="25">
<typeptr id="b08ee5109a4d2aea3d861667cfd23aaf_85fcc8be71b8458b24776179863b5269"/>
<temp/>
<drx lb="24" cb="22" kind="lvalue" nm="STI"/>
</n10>

</BaseInit>
<initlist id="d1b100e46fc9a797f133f52ab0c9aa9f_71be6836b43182fb920981d9bd99bc5a">
<Stmt>
<n10 lb="24" cb="28" le="24" ce="34">
<typeptr id="03430bb232456397876d16274f088454_0d8df3a30b7586e7a224b61b6283d5fb"/>
<temp/>
<drx lb="24" cb="31" kind="lvalue" nm="STI"/>
</n10>

</Stmt>
</initlist>
<Stmt>
<u lb="24" cb="36" le="25" ce="1"/>

</Stmt>
</c>
<m name="getNoopForMachoTarget" id="73869f39f08db63c197d8dc8168af3e0_c5e288c50edf0f591c4c38b3b2512321" file="1" linestart="28" lineend="34" previous="d1b100e46fc9a797f133f52ab0c9aa9f_c5e288c50edf0f591c4c38b3b2512321" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="NopInst" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="28" cb="68" le="34" ce="1">
<mce lb="32" cb="3" le="32" ce="53" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_159801fbd000a5a9f157e28e89a4bb39">
<exp pvirg="true"/>
<mex lb="32" cb="3" le="32" ce="11" id="b3d79b6498e401eea6fd4a0a2ff0b44a_159801fbd000a5a9f157e28e89a4bb39" nm="addOperand" point="1">
<drx lb="32" cb="3" kind="lvalue" nm="NopInst"/>
</mex>
<mte lb="32" cb="22" le="32" ce="52">
<exp pvirg="true"/>
<n32 lb="32" cb="22" le="32" ce="52">
<ce lb="32" cb="22" le="32" ce="52" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_187921ddee6b4b3abcdde4e536f24502">
<exp pvirg="true"/>
<n32 lb="32" cb="22" le="32" ce="33">
<drx lb="32" cb="22" le="32" ce="33" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_187921ddee6b4b3abcdde4e536f24502" nm="CreateImm"/>
</n32>
<n32 lb="32" cb="43" le="32" ce="50">
<drx lb="32" cb="43" le="32" ce="50" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>
</n32>
</ce>
</n32>
</mte>
</mce>
<mce lb="33" cb="3" le="33" ce="45" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_159801fbd000a5a9f157e28e89a4bb39">
<exp pvirg="true"/>
<mex lb="33" cb="3" le="33" ce="11" id="b3d79b6498e401eea6fd4a0a2ff0b44a_159801fbd000a5a9f157e28e89a4bb39" nm="addOperand" point="1">
<drx lb="33" cb="3" kind="lvalue" nm="NopInst"/>
</mex>
<mte lb="33" cb="22" le="33" ce="44">
<exp pvirg="true"/>
<n32 lb="33" cb="22" le="33" ce="44">
<ce lb="33" cb="22" le="33" ce="44" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_c82ca001577182339e7d39a70306bfcc">
<exp pvirg="true"/>
<n32 lb="33" cb="22" le="33" ce="33">
<drx lb="33" cb="22" le="33" ce="33" kind="lvalue" id="b3d79b6498e401eea6fd4a0a2ff0b44a_c82ca001577182339e7d39a70306bfcc" nm="CreateReg"/>
</n32>
<n32 lb="33" cb="43">
<n45 lb="33" cb="43">
<flit/>
</n45>
</n32>
</ce>
</n32>
</mte>
</mce>
</u>

</Stmt>
</m>
<m name="getUnindexedOpcode" id="73869f39f08db63c197d8dc8168af3e0_8b2654e676538cff107aa922a9b36de4" file="1" linestart="36" lineend="38" previous="d1b100e46fc9a797f133f52ab0c9aa9f_8b2654e676538cff107aa922a9b36de4" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="36" cb="66" le="38" ce="1">
<rx lb="37" cb="3" le="37" ce="10" pvirg="true">
<n32 lb="37" cb="10">
<n45 lb="37" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="73869f39f08db63c197d8dc8168af3e0_bf1649af323fa446f9d06bfe8979eabc" file="1" linestart="40" lineend="48" previous="d1b100e46fc9a797f133f52ab0c9aa9f_bf1649af323fa446f9d06bfe8979eabc" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="55" le="48" ce="1"/>

</Stmt>
</m>
<m name="storeRegToStackSlot" id="73869f39f08db63c197d8dc8168af3e0_4ee9114e72909e4cf28e21bab0eadd97" file="1" linestart="50" lineend="76" previous="d1b100e46fc9a797f133f52ab0c9aa9f_4ee9114e72909e4cf28e21bab0eadd97" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="54" cb="58" le="76" ce="1"/>

</Stmt>
</m>
<m name="loadRegFromStackSlot" id="73869f39f08db63c197d8dc8168af3e0_40e68fc66c445706a39efb27459f3449" file="1" linestart="78" lineend="103" previous="d1b100e46fc9a797f133f52ab0c9aa9f_40e68fc66c445706a39efb27459f3449" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="82" cb="59" le="103" ce="1"/>

</Stmt>
</m>
</tun>
</Root>
