{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649840740107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649840740114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 17:05:39 2022 " "Processing started: Wed Apr 13 17:05:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649840740114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840740114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840740114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649840741645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649840741645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "spi_flash_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_ctrl " "Found entity 1: spi_flash_ctrl" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_cmd " "Found entity 1: spi_flash_cmd" {  } { { "spi_flash_cmd.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_cmd.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sync_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751390 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdrc_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751413 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1649840751417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_top " "Found entity 1: flash_top" {  } { { "wb_flash.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_flash.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751552 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int openmips_min_sopc.v(41) " "Verilog HDL Declaration warning at openmips_min_sopc.v(41): \"int\" is SystemVerilog-2005 keyword" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 41 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1649840751561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649840751647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.v 1 1 " "Found 1 design units, including 1 entities, in source file csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840751683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk wb_flash.v(174) " "Verilog HDL Implicit Net warning at wb_flash.v(174): created implicit net for \"clk\"" {  } { { "wb_flash.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_flash.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inst_i openmips.v(571) " "Verilog HDL Implicit Net warning at openmips.v(571): created implicit net for \"inst_i\"" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 571 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751684 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751687 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751689 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdrc_core.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751689 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751690 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751691 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751692 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751692 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751692 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751693 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751693 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751693 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649840751693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649840751850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751881 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rom_addr_o openmips.v(11) " "Output port \"rom_addr_o\" at openmips.v(11) has no driver" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649840751891 "|openmips_min_sopc|openmips:openmips0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751943 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(418) " "Verilog HDL Case Statement warning at id.v(418): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 418 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840751948 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(507) " "Verilog HDL Case Statement warning at id.v(507): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 507 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840751948 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(574) " "Verilog HDL Case Statement warning at id.v(574): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 574 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840751948 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(664) " "Verilog HDL Case Statement warning at id.v(664): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 664 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840751949 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_ecall id.v(99) " "Verilog HDL Always Construct warning at id.v(99): inferring latch(es) for variable \"excepttype_is_ecall\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840751953 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_mret id.v(99) " "Verilog HDL Always Construct warning at id.v(99): inferring latch(es) for variable \"excepttype_is_mret\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840751953 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(768) " "Verilog HDL Always Construct warning at id.v(768): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840751954 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_reg1_loadrelate id.v(768) " "Verilog HDL Always Construct warning at id.v(768): inferring latch(es) for variable \"stallreq_for_reg1_loadrelate\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840751954 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(793) " "Verilog HDL Always Construct warning at id.v(793): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840751954 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_reg2_loadrelate id.v(793) " "Verilog HDL Always Construct warning at id.v(793): inferring latch(es) for variable \"stallreq_for_reg2_loadrelate\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840751955 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_reg2_loadrelate id.v(793) " "Inferred latch for \"stallreq_for_reg2_loadrelate\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(793) " "Inferred latch for \"reg2_o\[0\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(793) " "Inferred latch for \"reg2_o\[1\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(793) " "Inferred latch for \"reg2_o\[2\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(793) " "Inferred latch for \"reg2_o\[3\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(793) " "Inferred latch for \"reg2_o\[4\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(793) " "Inferred latch for \"reg2_o\[5\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(793) " "Inferred latch for \"reg2_o\[6\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(793) " "Inferred latch for \"reg2_o\[7\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(793) " "Inferred latch for \"reg2_o\[8\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751961 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(793) " "Inferred latch for \"reg2_o\[9\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(793) " "Inferred latch for \"reg2_o\[10\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(793) " "Inferred latch for \"reg2_o\[11\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(793) " "Inferred latch for \"reg2_o\[12\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(793) " "Inferred latch for \"reg2_o\[13\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(793) " "Inferred latch for \"reg2_o\[14\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(793) " "Inferred latch for \"reg2_o\[15\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(793) " "Inferred latch for \"reg2_o\[16\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(793) " "Inferred latch for \"reg2_o\[17\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(793) " "Inferred latch for \"reg2_o\[18\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(793) " "Inferred latch for \"reg2_o\[19\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(793) " "Inferred latch for \"reg2_o\[20\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(793) " "Inferred latch for \"reg2_o\[21\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(793) " "Inferred latch for \"reg2_o\[22\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(793) " "Inferred latch for \"reg2_o\[23\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(793) " "Inferred latch for \"reg2_o\[24\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(793) " "Inferred latch for \"reg2_o\[25\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751962 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(793) " "Inferred latch for \"reg2_o\[26\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(793) " "Inferred latch for \"reg2_o\[27\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(793) " "Inferred latch for \"reg2_o\[28\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(793) " "Inferred latch for \"reg2_o\[29\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(793) " "Inferred latch for \"reg2_o\[30\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(793) " "Inferred latch for \"reg2_o\[31\]\" at id.v(793)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_reg1_loadrelate id.v(768) " "Inferred latch for \"stallreq_for_reg1_loadrelate\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(768) " "Inferred latch for \"reg1_o\[0\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(768) " "Inferred latch for \"reg1_o\[1\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(768) " "Inferred latch for \"reg1_o\[2\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(768) " "Inferred latch for \"reg1_o\[3\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(768) " "Inferred latch for \"reg1_o\[4\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(768) " "Inferred latch for \"reg1_o\[5\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(768) " "Inferred latch for \"reg1_o\[6\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(768) " "Inferred latch for \"reg1_o\[7\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(768) " "Inferred latch for \"reg1_o\[8\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(768) " "Inferred latch for \"reg1_o\[9\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751963 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(768) " "Inferred latch for \"reg1_o\[10\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(768) " "Inferred latch for \"reg1_o\[11\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(768) " "Inferred latch for \"reg1_o\[12\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(768) " "Inferred latch for \"reg1_o\[13\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(768) " "Inferred latch for \"reg1_o\[14\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(768) " "Inferred latch for \"reg1_o\[15\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(768) " "Inferred latch for \"reg1_o\[16\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(768) " "Inferred latch for \"reg1_o\[17\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(768) " "Inferred latch for \"reg1_o\[18\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(768) " "Inferred latch for \"reg1_o\[19\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(768) " "Inferred latch for \"reg1_o\[20\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(768) " "Inferred latch for \"reg1_o\[21\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(768) " "Inferred latch for \"reg1_o\[22\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(768) " "Inferred latch for \"reg1_o\[23\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(768) " "Inferred latch for \"reg1_o\[24\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(768) " "Inferred latch for \"reg1_o\[25\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(768) " "Inferred latch for \"reg1_o\[26\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751964 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(768) " "Inferred latch for \"reg1_o\[27\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(768) " "Inferred latch for \"reg1_o\[28\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(768) " "Inferred latch for \"reg1_o\[29\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(768) " "Inferred latch for \"reg1_o\[30\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(768) " "Inferred latch for \"reg1_o\[31\]\" at id.v(768)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 768 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_mret id.v(99) " "Inferred latch for \"excepttype_is_mret\" at id.v(99)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_ecall id.v(99) " "Inferred latch for \"excepttype_is_ecall\" at id.v(99)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/id.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840751965 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840751996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(68) " "Verilog HDL or VHDL warning at ex.v(68): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752037 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(70) " "Verilog HDL or VHDL warning at ex.v(70): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752037 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trapassert ex.v(118) " "Verilog HDL Always Construct warning at ex.v(118): inferring latch(es) for variable \"trapassert\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752038 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752041 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752041 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(267) " "Verilog HDL Case Statement warning at ex.v(267): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 267 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752048 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveres ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"moveres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_data_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_read_addr_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(317) " "Verilog HDL Case Statement warning at ex.v(317): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 317 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752051 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(333) " "Verilog HDL Case Statement warning at ex.v(333): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 333 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752052 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(343) " "Verilog HDL Case Statement warning at ex.v(343): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 343 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752054 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(313) " "Verilog HDL Always Construct warning at ex.v(313): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752055 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(313) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752068 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(313) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752068 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(313) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752068 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(313) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752068 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(313) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752068 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(313) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(313) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(313) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(313) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(313) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(313) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(313) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(313) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(313) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(313) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(313) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(313) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(313) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752069 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(313) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(313) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(313) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(313) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(313) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(313) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(313) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(313) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(313) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(313) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(313) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(313) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(313) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(313) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(313)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752070 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752071 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[12\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[13\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[14\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[15\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[16\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[17\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[18\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[19\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[20\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[21\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[22\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[23\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752072 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[24\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[25\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[26\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[27\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[28\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[29\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[30\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[31\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[0\] ex.v(258) " "Inferred latch for \"moveres\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[1\] ex.v(258) " "Inferred latch for \"moveres\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[2\] ex.v(258) " "Inferred latch for \"moveres\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[3\] ex.v(258) " "Inferred latch for \"moveres\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[4\] ex.v(258) " "Inferred latch for \"moveres\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[5\] ex.v(258) " "Inferred latch for \"moveres\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[6\] ex.v(258) " "Inferred latch for \"moveres\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[7\] ex.v(258) " "Inferred latch for \"moveres\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[8\] ex.v(258) " "Inferred latch for \"moveres\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752073 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[9\] ex.v(258) " "Inferred latch for \"moveres\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[10\] ex.v(258) " "Inferred latch for \"moveres\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[11\] ex.v(258) " "Inferred latch for \"moveres\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[12\] ex.v(258) " "Inferred latch for \"moveres\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[13\] ex.v(258) " "Inferred latch for \"moveres\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[14\] ex.v(258) " "Inferred latch for \"moveres\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[15\] ex.v(258) " "Inferred latch for \"moveres\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[16\] ex.v(258) " "Inferred latch for \"moveres\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[17\] ex.v(258) " "Inferred latch for \"moveres\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[18\] ex.v(258) " "Inferred latch for \"moveres\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[19\] ex.v(258) " "Inferred latch for \"moveres\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[20\] ex.v(258) " "Inferred latch for \"moveres\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[21\] ex.v(258) " "Inferred latch for \"moveres\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[22\] ex.v(258) " "Inferred latch for \"moveres\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[23\] ex.v(258) " "Inferred latch for \"moveres\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[24\] ex.v(258) " "Inferred latch for \"moveres\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[25\] ex.v(258) " "Inferred latch for \"moveres\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[26\] ex.v(258) " "Inferred latch for \"moveres\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752074 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[27\] ex.v(258) " "Inferred latch for \"moveres\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[28\] ex.v(258) " "Inferred latch for \"moveres\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[29\] ex.v(258) " "Inferred latch for \"moveres\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[30\] ex.v(258) " "Inferred latch for \"moveres\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[31\] ex.v(258) " "Inferred latch for \"moveres\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(127) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(127) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(127) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(127) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(127) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(127) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(127) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(127) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(127) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(127) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(127) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(127) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(127) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(127) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(127) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752075 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(127) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(127) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(127) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(127) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(127) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(127) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(127) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(127) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(127) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(127) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(127) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(127) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(127) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(127) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(127) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(127) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(127) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(127) " "Inferred latch for \"logicout\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(127) " "Inferred latch for \"logicout\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752076 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(127) " "Inferred latch for \"logicout\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(127) " "Inferred latch for \"logicout\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(127) " "Inferred latch for \"logicout\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(127) " "Inferred latch for \"logicout\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(127) " "Inferred latch for \"logicout\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(127) " "Inferred latch for \"logicout\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(127) " "Inferred latch for \"logicout\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(127) " "Inferred latch for \"logicout\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(127) " "Inferred latch for \"logicout\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(127) " "Inferred latch for \"logicout\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(127) " "Inferred latch for \"logicout\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(127) " "Inferred latch for \"logicout\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(127) " "Inferred latch for \"logicout\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(127) " "Inferred latch for \"logicout\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(127) " "Inferred latch for \"logicout\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(127) " "Inferred latch for \"logicout\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(127) " "Inferred latch for \"logicout\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(127) " "Inferred latch for \"logicout\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(127) " "Inferred latch for \"logicout\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752077 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(127) " "Inferred latch for \"logicout\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(127) " "Inferred latch for \"logicout\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(127) " "Inferred latch for \"logicout\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(127) " "Inferred latch for \"logicout\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(127) " "Inferred latch for \"logicout\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(127) " "Inferred latch for \"logicout\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(127) " "Inferred latch for \"logicout\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(127) " "Inferred latch for \"logicout\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(127) " "Inferred latch for \"logicout\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(127) " "Inferred latch for \"logicout\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(127) " "Inferred latch for \"logicout\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trapassert ex.v(118) " "Inferred latch for \"trapassert\" at ex.v(118)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752078 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_is_in_delayslot ex_mem.v(41) " "Output port \"mem_is_in_delayslot\" at ex_mem.v(41) has no driver" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex_mem.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649840752146 "|openmips_min_sopc|openmips:openmips0|ex_mem:ex_mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(55) " "Verilog HDL or VHDL warning at mem.v(55): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752171 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mip mem.v(60) " "Verilog HDL or VHDL warning at mem.v(60): object \"csr_mip\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752172 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(97) " "Verilog HDL Case Statement warning at mem.v(97): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752173 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(71) " "Verilog HDL Always Construct warning at mem.v(71): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752177 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(71) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(71) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(71) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(71) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(71) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(71) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(71) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(71) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752182 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(71) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(71) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(71) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(71) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(71) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(71) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(71) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(71) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(71) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(71) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(71) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(71) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(71) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(71) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(71) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(71) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(71) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(71) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(71) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(71) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752183 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(71) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752184 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(71) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752184 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(71) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752184 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(71) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(71)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752184 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752234 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ctrl.v(35) " "Verilog HDL Case Statement warning at ctrl.v(35): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 35 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1649840752234 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl.v(35) " "Verilog HDL Case Statement warning at ctrl.v(35): incomplete case statement has no default case item" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752235 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(28) " "Verilog HDL Always Construct warning at ctrl.v(28): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752235 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(28) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752236 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(28) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752236 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(28) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752236 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(28) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752236 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(28) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752236 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(28) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752236 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(28) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(28) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(28) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(28) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(28) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(28) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(28) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(28) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(28) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(28) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(28) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(28) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(28) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(28) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752237 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(28) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(28) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(28) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(28) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(28) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(28) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(28) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(28) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(28) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(28) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(28) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(28) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752238 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(73) " "Verilog HDL assignment warning at div.v(73): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/div.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752250 "|openmips_min_sopc|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openmips:openmips0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openmips:openmips0\|csr:csr0\"" {  } { { "openmips.v" "csr0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752285 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(170) " "Verilog HDL Case Statement warning at csr.v(170): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 170 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752287 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(176) " "Verilog HDL Case Statement warning at csr.v(176): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 176 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752287 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "csr.v(184) " "Verilog HDL Case Statement warning at csr.v(184): can't check case statement for completeness because the case expression has too many possible states" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 184 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1649840752292 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(290) " "Verilog HDL Case Statement warning at csr.v(290): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 290 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752296 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "csr.v(293) " "Verilog HDL Case Statement warning at csr.v(293): case item expression covers a value already covered by a previous case item" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 293 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752296 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o csr.v(223) " "Verilog HDL Always Construct warning at csr.v(223): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752297 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] csr.v(223) " "Inferred latch for \"data_o\[0\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752311 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] csr.v(223) " "Inferred latch for \"data_o\[1\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752311 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] csr.v(223) " "Inferred latch for \"data_o\[2\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752311 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] csr.v(223) " "Inferred latch for \"data_o\[3\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] csr.v(223) " "Inferred latch for \"data_o\[4\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] csr.v(223) " "Inferred latch for \"data_o\[5\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] csr.v(223) " "Inferred latch for \"data_o\[6\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] csr.v(223) " "Inferred latch for \"data_o\[7\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] csr.v(223) " "Inferred latch for \"data_o\[8\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] csr.v(223) " "Inferred latch for \"data_o\[9\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] csr.v(223) " "Inferred latch for \"data_o\[10\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] csr.v(223) " "Inferred latch for \"data_o\[11\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] csr.v(223) " "Inferred latch for \"data_o\[12\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] csr.v(223) " "Inferred latch for \"data_o\[13\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] csr.v(223) " "Inferred latch for \"data_o\[14\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] csr.v(223) " "Inferred latch for \"data_o\[15\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] csr.v(223) " "Inferred latch for \"data_o\[16\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752312 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] csr.v(223) " "Inferred latch for \"data_o\[17\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] csr.v(223) " "Inferred latch for \"data_o\[18\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] csr.v(223) " "Inferred latch for \"data_o\[19\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] csr.v(223) " "Inferred latch for \"data_o\[20\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] csr.v(223) " "Inferred latch for \"data_o\[21\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] csr.v(223) " "Inferred latch for \"data_o\[22\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] csr.v(223) " "Inferred latch for \"data_o\[23\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] csr.v(223) " "Inferred latch for \"data_o\[24\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] csr.v(223) " "Inferred latch for \"data_o\[25\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] csr.v(223) " "Inferred latch for \"data_o\[26\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] csr.v(223) " "Inferred latch for \"data_o\[27\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] csr.v(223) " "Inferred latch for \"data_o\[28\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] csr.v(223) " "Inferred latch for \"data_o\[29\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] csr.v(223) " "Inferred latch for \"data_o\[30\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] csr.v(223) " "Inferred latch for \"data_o\[31\]\" at csr.v(223)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/csr.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752313 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "openmips.v" "dwishbone_bus_if" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752382 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o wishbone_bus_if.v(111) " "Verilog HDL Always Construct warning at wishbone_bus_if.v(111): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649840752384 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[0\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[1\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[2\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[3\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[4\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[5\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[6\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[7\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[8\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[9\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[10\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[11\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752386 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[12\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[13\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[14\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[15\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[16\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[17\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[18\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[19\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[20\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[21\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[22\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[23\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[24\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[25\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[26\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[27\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[28\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[29\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752387 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[30\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752388 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] wishbone_bus_if.v(111) " "Inferred latch for \"cpu_data_o\[31\]\" at wishbone_bus_if.v(111)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wishbone_bus_if.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752388 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "openmips_min_sopc.v" "gpio_top0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752432 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1649840752435 "|openmips_min_sopc|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_top flash_top:flash_top0 " "Elaborating entity \"flash_top\" for hierarchy \"flash_top:flash_top0\"" {  } { { "openmips_min_sopc.v" "flash_top0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_top flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0 " "Elaborating entity \"spi_flash_top\" for hierarchy \"flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\"" {  } { { "wb_flash.v" "spi_flash_top_m0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_flash.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_ctrl flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0 " "Elaborating entity \"spi_flash_ctrl\" for hierarchy \"flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0\"" {  } { { "spi_flash_top.v" "spi_flash_ctrl_m0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752503 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(148) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(148): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_ctrl.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649840752505 "|openmips_min_sopc|flash_top:flash_top0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(171) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(171): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_ctrl.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649840752505 "|openmips_min_sopc|flash_top:flash_top0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(230) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(230): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_ctrl.v" 230 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649840752505 "|openmips_min_sopc|flash_top:flash_top0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_cmd flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0 " "Elaborating entity \"spi_flash_cmd\" for hierarchy \"flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0\"" {  } { { "spi_flash_top.v" "spi_flash_cmd_m0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"flash_top:flash_top0\|spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0\"" {  } { { "spi_flash_top.v" "spi_master_m0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/spi_flash_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top0\"" {  } { { "openmips_min_sopc.v" "uart_top0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752591 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n uart_top.v(329) " "Verilog HDL Display System Task info at uart_top.v(329): (...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_top.v" 329 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752592 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840752592 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:uart_top0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:uart_top0\|uart_wb:wb_interface\"" {  } { { "uart_top.v" "wb_interface" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752599 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(276) " "Verilog HDL Case Statement information at uart_wb.v(276): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_wb.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649840752600 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(293) " "Verilog HDL Case Statement information at uart_wb.v(293): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_wb.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649840752600 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:uart_top0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\"" {  } { { "uart_top.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752616 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752616 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752616 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752616 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752617 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752617 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752617 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752617 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752617 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752618 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752619 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752619 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752620 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752620 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752620 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752620 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752621 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "uart_regs.v" "transmitter" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart_transmitter.v" "fifo_tx" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart_tfifo.v" "tfifo" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart_regs.v" "i_uart_sync_flops" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "uart_regs.v" "receiver" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752674 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752674 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752676 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752677 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart_receiver.v" "fifo_rx" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug_if uart_top:uart_top0\|uart_debug_if:dbg " "Elaborating entity \"uart_debug_if\" for hierarchy \"uart_top:uart_top0\|uart_debug_if:dbg\"" {  } { { "uart_top.v" "dbg" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/uart_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_top sdrc_top:sdrc_top0 " "Elaborating entity \"sdrc_top\" for hierarchy \"sdrc_top:sdrc_top0\"" {  } { { "openmips_min_sopc.v" "sdrc_top0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wb2sdrc.v 1 1 " "Using design file wb2sdrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "wb2sdrc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840752779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649840752779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2sdrc sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc " "Elaborating entity \"wb2sdrc\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\"" {  } { { "sdrc_top.v" "u_wb2sdrc" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\"" {  } { { "wb2sdrc.v" "u_cmdfifo" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb2sdrc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752798 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752798 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752799 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752800 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\"" {  } { { "wb2sdrc.v" "u_wrdatafifo" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb2sdrc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752814 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752814 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752815 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752816 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\"" {  } { { "wb2sdrc.v" "u_rddatafifo" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb2sdrc.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752830 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752830 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752830 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752831 "|openmips_min_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_core sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core " "Elaborating entity \"sdrc_core\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\"" {  } { { "sdrc_top.v" "u_sdrc_core" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_req_gen sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen " "Elaborating entity \"sdrc_req_gen\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen\"" {  } { { "sdrc_core.v" "u_req_gen" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_idle sdrc_req_gen.v(160) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(160): object \"req_idle\" assigned a value but never read" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752861 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sdrc_req_gen.v(191) " "Verilog HDL assignment warning at sdrc_req_gen.v(191): truncated value with size 10 to match size of target (9)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752861 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 sdrc_req_gen.v(194) " "Verilog HDL assignment warning at sdrc_req_gen.v(194): truncated value with size 28 to match size of target (27)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752861 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sdrc_req_gen.v(195) " "Verilog HDL assignment warning at sdrc_req_gen.v(195): truncated value with size 11 to match size of target (9)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752861 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 sdrc_req_gen.v(226) " "Verilog HDL assignment warning at sdrc_req_gen.v(226): truncated value with size 13 to match size of target (7)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752862 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdrc_req_gen.v(242) " "Verilog HDL assignment warning at sdrc_req_gen.v(242): truncated value with size 32 to match size of target (1)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752862 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_req_gen.v(244) " "Verilog HDL assignment warning at sdrc_req_gen.v(244): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752862 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 sdrc_req_gen.v(254) " "Verilog HDL assignment warning at sdrc_req_gen.v(254): truncated value with size 9 to match size of target (7)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752862 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(257) " "Verilog HDL assignment warning at sdrc_req_gen.v(257): truncated value with size 27 to match size of target (26)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752862 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(315) " "Verilog HDL assignment warning at sdrc_req_gen.v(315): truncated value with size 27 to match size of target (26)" {  } { { "sdrc_req_gen.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_req_gen.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752863 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_ctl sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl " "Elaborating entity \"sdrc_bank_ctl\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\"" {  } { { "sdrc_core.v" "u_bank_ctl" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_ba_last sdrc_bank_ctl.v(155) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(155): object \"xfr_ba_last\" assigned a value but never read" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752878 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_row sdrc_bank_ctl.v(567) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(567): object \"cur_row\" assigned a value but never read" {  } { { "sdrc_bank_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752878 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_fsm sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm " "Elaborating entity \"sdrc_bank_fsm\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm\"" {  } { { "sdrc_bank_ctl.v" "bank0_fsm" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_ctl.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(188) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(188): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752894 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(189) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(189): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752894 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(190) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(190): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752894 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(191) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(191): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bank_fsm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752894 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_xfr_ctl sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl " "Elaborating entity \"sdrc_xfr_ctl\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\"" {  } { { "sdrc_core.v" "u_xfr_ctl" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_end sdrc_xfr_ctl.v(213) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(213): object \"xfr_end\" assigned a value but never read" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752913 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_wrap sdrc_xfr_ctl.v(216) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(216): object \"xfr_wrap\" assigned a value but never read" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649840752913 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(238) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(238): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752914 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdrc_xfr_ctl.v(250) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(250): truncated value with size 32 to match size of target (7)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752914 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdrc_xfr_ctl.v(300) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(300): truncated value with size 32 to match size of target (2)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752915 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(321) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(321): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752915 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(615) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(615): truncated value with size 32 to match size of target (4)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752917 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(617) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(617): truncated value with size 32 to match size of target (4)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752917 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdrc_xfr_ctl.v(620) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(620): truncated value with size 32 to match size of target (12)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752917 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdrc_xfr_ctl.v(621) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(621): truncated value with size 32 to match size of target (3)" {  } { { "sdrc_xfr_ctl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_xfr_ctl.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752917 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bs_convert sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert " "Elaborating entity \"sdrc_bs_convert\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert\"" {  } { { "sdrc_core.v" "u_bs_convert" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_core.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdrc_bs_convert.v(135) " "Verilog HDL assignment warning at sdrc_bs_convert.v(135): truncated value with size 32 to match size of target (16)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bs_convert.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752942 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdrc_bs_convert.v(136) " "Verilog HDL assignment warning at sdrc_bs_convert.v(136): truncated value with size 4 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bs_convert.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752942 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 sdrc_bs_convert.v(183) " "Verilog HDL assignment warning at sdrc_bs_convert.v(183): truncated value with size 40 to match size of target (32)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bs_convert.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752943 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(193) " "Verilog HDL assignment warning at sdrc_bs_convert.v(193): truncated value with size 8 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bs_convert.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752943 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(194) " "Verilog HDL assignment warning at sdrc_bs_convert.v(194): truncated value with size 8 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/sdrc_bs_convert.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649840752943 "|openmips_min_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "openmips_min_sopc.v" "wb_conmax_top0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840752954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax_top.v" "m0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax_top.v" "s0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax_slave_if.v" "arb" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax_slave_if.v" "msel" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax_msel.v" "pri_enc" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax_pri_enc.v" "pd0" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax_top.v" "rf" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840753642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb24 " "Found entity 1: altsyncram_gb24" {  } { { "db/altsyncram_gb24.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/altsyncram_gb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840757736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840757736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840758185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840758185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840758412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840758412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840758734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840758734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840758810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840758810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840758947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840758947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840759138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840759138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840759280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840759280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840759358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840759358 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840760100 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649840760222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.13.17:06:04 Progress: Loading sld438c9dd7/alt_sld_fab_wrapper_hw.tcl " "2022.04.13.17:06:04 Progress: Loading sld438c9dd7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840764615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840768038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840768221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840772494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840772604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840772718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840772847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840772852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840772852 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649840773570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld438c9dd7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld438c9dd7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld438c9dd7/alt_sld_fab.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840773810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840773810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840773892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840773892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840773896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840773896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840773964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840773964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840774043 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840774043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840774043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/db/ip/sld438c9dd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649840774110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840774110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[0\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[0\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[1\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[1\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[2\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[2\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[3\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[3\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[4\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[4\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[5\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[5\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[6\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[6\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[7\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[7\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[8\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[8\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[9\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[9\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[10\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[10\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[11\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[11\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[12\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[12\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[13\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[13\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[14\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[14\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[15\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[15\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[16\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[16\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[17\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[17\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[18\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[18\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[19\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[19\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[20\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[20\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[21\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[21\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[22\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[22\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[23\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[23\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[24\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[24\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[25\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[25\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[26\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[26\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[27\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[27\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[28\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[28\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[29\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[29\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[30\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[30\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ex:ex0\|csr_reg_data_o\[31\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|csr_reg_data_o\[31\]\" is permanently disabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ex.v" 258 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777608 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[30\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[30\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[29\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[29\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777632 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[28\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[28\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[27\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[27\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[26\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[26\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[25\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[25\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[24\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[24\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[31\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[31\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/mem.v" 71 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840777633 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[6\] " "LATCH primitive \"openmips:openmips0\|ctrl:ctrl0\|new_pc\[6\]\" is permanently disabled" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/ctrl.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1649840778454 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649840779995 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "async_fifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/async_fifo.v" 176 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649840780184 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649840780185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_out VCC " "Pin \"uart_out\" is stuck at VCC" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|uart_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[0\] GND " "Pin \"gpio_o\[0\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[1\] GND " "Pin \"gpio_o\[1\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[2\] GND " "Pin \"gpio_o\[2\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[3\] GND " "Pin \"gpio_o\[3\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[4\] GND " "Pin \"gpio_o\[4\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[5\] GND " "Pin \"gpio_o\[5\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[6\] GND " "Pin \"gpio_o\[6\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[7\] GND " "Pin \"gpio_o\[7\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[8\] GND " "Pin \"gpio_o\[8\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[9\] GND " "Pin \"gpio_o\[9\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[10\] GND " "Pin \"gpio_o\[10\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[11\] GND " "Pin \"gpio_o\[11\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[12\] GND " "Pin \"gpio_o\[12\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[13\] GND " "Pin \"gpio_o\[13\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[14\] GND " "Pin \"gpio_o\[14\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[15\] GND " "Pin \"gpio_o\[15\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[16\] GND " "Pin \"gpio_o\[16\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[17\] GND " "Pin \"gpio_o\[17\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[18\] GND " "Pin \"gpio_o\[18\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[19\] GND " "Pin \"gpio_o\[19\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[20\] GND " "Pin \"gpio_o\[20\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[21\] GND " "Pin \"gpio_o\[21\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[22\] GND " "Pin \"gpio_o\[22\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[23\] GND " "Pin \"gpio_o\[23\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[24\] GND " "Pin \"gpio_o\[24\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[25\] GND " "Pin \"gpio_o\[25\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[26\] GND " "Pin \"gpio_o\[26\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[27\] GND " "Pin \"gpio_o\[27\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[28\] GND " "Pin \"gpio_o\[28\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[29\] GND " "Pin \"gpio_o\[29\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[30\] GND " "Pin \"gpio_o\[30\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[31\] GND " "Pin \"gpio_o\[31\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|gpio_o[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ncs GND " "Pin \"ncs\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|ncs"} { "Warning" "WMLS_MLS_STUCK_PIN" "dclk GND " "Pin \"dclk\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|dclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "mosi GND " "Pin \"mosi\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_ba_o\[0\] GND " "Pin \"sdr_ba_o\[0\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|sdr_ba_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdr_ba_o\[1\] GND " "Pin \"sdr_ba_o\[1\]\" is stuck at GND" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649840780305 "|openmips_min_sopc|sdr_ba_o[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649840780305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840780414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1529 " "1529 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649840781082 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649840781180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649840781183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840781451 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649840782150 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649840782150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840782309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/10_wishbone/output_files/wishbone.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/10_wishbone/output_files/wishbone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840783177 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 69 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1649840784694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649840784731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649840784731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_in " "No output dependent on input pin \"uart_in\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|uart_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[9\] " "No output dependent on input pin \"gpio_i\[9\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[10\] " "No output dependent on input pin \"gpio_i\[10\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[11\] " "No output dependent on input pin \"gpio_i\[11\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[12\] " "No output dependent on input pin \"gpio_i\[12\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[13\] " "No output dependent on input pin \"gpio_i\[13\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[14\] " "No output dependent on input pin \"gpio_i\[14\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_i\[15\] " "No output dependent on input pin \"gpio_i\[15\]\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|gpio_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso " "No output dependent on input pin \"miso\"" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649840785210 "|openmips_min_sopc|miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649840785210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1321 " "Implemented 1321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649840785211 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649840785211 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649840785211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1203 " "Implemented 1203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649840785211 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649840785211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649840785211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649840785290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:06:25 2022 " "Processing ended: Wed Apr 13 17:06:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649840785290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649840785290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649840785290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649840785290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649840787234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649840787242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 17:06:26 2022 " "Processing started: Wed Apr 13 17:06:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649840787242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649840787242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wishbone -c wishbone " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649840787242 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649840787651 ""}
{ "Info" "0" "" "Project  = wishbone" {  } {  } 0 0 "Project  = wishbone" 0 0 "Fitter" 0 0 1649840787652 ""}
{ "Info" "0" "" "Revision = wishbone" {  } {  } 0 0 "Revision = wishbone" 0 0 "Fitter" 0 0 1649840787652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649840787780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649840787780 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"wishbone\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649840787838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649840787909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649840787909 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649840788039 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649840789063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649840789063 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649840789063 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649840789063 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649840789067 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649840789067 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649840789067 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1649840789067 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649840789069 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649840789088 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 95 " "No exact pin location assignment(s) for 36 pins of 95 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649840789368 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649840790787 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649840790787 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649840790787 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1649840790787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wishbone.sdc " "Synopsys Design Constraints File file not found: 'wishbone.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649840790794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke clk " "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649840790798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649840790798 "|openmips_min_sopc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840790806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840790806 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1649840790806 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649840790806 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649840790806 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649840790806 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1649840790806 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649840790806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649840790907 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdr_clk_o~output " "Destination node sdr_clk_o~output" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 4526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649840790907 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[9\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[9\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649840790907 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[9\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[9\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649840790907 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649840790907 ""}  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 4565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649840790907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649840790907 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649840790907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649840790907 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649840790907 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649840790907 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649840790907 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649840790907 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 3224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649840790907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649840791206 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649840791209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649840791209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649840791211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649840791218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649840791221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649840791221 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649840791223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649840791262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649840791264 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649840791264 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 16 20 0 " "Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 16 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649840791273 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649840791273 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649840791273 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 21 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 23 2 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 2 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 15 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649840791274 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649840791274 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649840791274 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649840791333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649840791338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649840791854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649840792048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649840792067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649840792535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649840792535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649840792880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649840793492 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649840793492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649840793684 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1649840793684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649840793684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649840793686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649840793804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649840793818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649840794049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649840794049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649840794413 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649840795035 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL H2 " "Pin miso uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795346 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1649840795346 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_in 3.3-V LVTTL M2 " "Pin uart_in uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { uart_in } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_in" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[9\] 3.3-V LVTTL M1 " "Pin gpio_i\[9\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[9] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[10\] 3.3-V LVTTL D8 " "Pin gpio_i\[10\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[10] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[11\] 3.3-V LVTTL M9 " "Pin gpio_i\[11\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[11] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[12\] 3.3-V LVTTL M8 " "Pin gpio_i\[12\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[12] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[13\] 3.3-V LVTTL D4 " "Pin gpio_i\[13\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[13] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[14\] 3.3-V LVTTL K2 " "Pin gpio_i\[14\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[14] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[15\] 3.3-V LVTTL B6 " "Pin gpio_i\[15\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[15] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[0\] 3.3-V LVTTL P14 " "Pin sdr_dq_io\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[0\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[1\] 3.3-V LVTTL M12 " "Pin sdr_dq_io\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[1\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[2\] 3.3-V LVTTL N14 " "Pin sdr_dq_io\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[2\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[3\] 3.3-V LVTTL L12 " "Pin sdr_dq_io\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[3\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[4\] 3.3-V LVTTL L13 " "Pin sdr_dq_io\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[4\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[5\] 3.3-V LVTTL L14 " "Pin sdr_dq_io\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[5\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[6\] 3.3-V LVTTL L11 " "Pin sdr_dq_io\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[6\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[7\] 3.3-V LVTTL K12 " "Pin sdr_dq_io\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[7\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[8\] 3.3-V LVTTL G16 " "Pin sdr_dq_io\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[8\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[9\] 3.3-V LVTTL J11 " "Pin sdr_dq_io\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[9\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[10\] 3.3-V LVTTL J16 " "Pin sdr_dq_io\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[10\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[11\] 3.3-V LVTTL J15 " "Pin sdr_dq_io\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[11\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[12\] 3.3-V LVTTL K16 " "Pin sdr_dq_io\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[12\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[13\] 3.3-V LVTTL K15 " "Pin sdr_dq_io\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[13\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[14\] 3.3-V LVTTL L16 " "Pin sdr_dq_io\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[14\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdr_dq_io\[15\] 3.3-V LVTTL L15 " "Pin sdr_dq_io\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdr_dq_io[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[15\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL N13 " "Pin rst uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[0\] 3.3-V LVTTL B10 " "Pin gpio_i\[0\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[0] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[1\] 3.3-V LVTTL A10 " "Pin gpio_i\[1\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[1] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[2\] 3.3-V LVTTL F10 " "Pin gpio_i\[2\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[2] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[3\] 3.3-V LVTTL P9 " "Pin gpio_i\[3\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[3] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[4\] 3.3-V LVTTL T9 " "Pin gpio_i\[4\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[4] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[5\] 3.3-V LVTTL R11 " "Pin gpio_i\[5\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[5] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[6\] 3.3-V LVTTL T12 " "Pin gpio_i\[6\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[6] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[7\] 3.3-V LVTTL B12 " "Pin gpio_i\[7\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[7] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[8\] 3.3-V LVTTL R9 " "Pin gpio_i\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[8] } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795347 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1649840795347 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL H2 " "Pin miso uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { miso } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/10_wishbone/openmips_min_sopc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/10_wishbone/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1649840795349 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1649840795349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/10_wishbone/output_files/wishbone.fit.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/10_wishbone/output_files/wishbone.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649840795493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649840796629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:06:36 2022 " "Processing ended: Wed Apr 13 17:06:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649840796629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649840796629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649840796629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649840796629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649840797956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649840797963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 17:06:37 2022 " "Processing started: Wed Apr 13 17:06:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649840797963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649840797963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wishbone -c wishbone " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649840797963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649840798559 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649840799519 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649840799630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649840799980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:06:39 2022 " "Processing ended: Wed Apr 13 17:06:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649840799980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649840799980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649840799980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649840799980 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649840800654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649840802042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649840802050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 17:06:41 2022 " "Processing started: Wed Apr 13 17:06:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649840802050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649840802050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wishbone -c wishbone " "Command: quartus_sta wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649840802050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649840802451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649840803585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649840803585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803647 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649840803892 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1649840803892 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1649840803892 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1649840803892 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wishbone.sdc " "Synopsys Design Constraints File file not found: 'wishbone.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649840803900 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke clk " "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649840803903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649840803903 "|openmips_min_sopc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840803908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840803908 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1649840803908 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649840803908 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649840803926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.258 " "Worst-case setup slack is 44.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.258               0.000 altera_reserved_tck  " "   44.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.883 " "Worst-case recovery slack is 95.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.883               0.000 altera_reserved_tck  " "   95.883               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.340 " "Worst-case removal slack is 1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340               0.000 altera_reserved_tck  " "    1.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.374 " "Worst-case minimum pulse width slack is 49.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.374               0.000 altera_reserved_tck  " "   49.374               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840803982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840803982 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.229 ns " "Worst Case Available Settling Time: 342.229 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804041 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649840804041 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649840804261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649840804284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649840804692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke clk " "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649840804917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649840804917 "|openmips_min_sopc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840804919 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840804919 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1649840804919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.696 " "Worst-case setup slack is 44.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.696               0.000 altera_reserved_tck  " "   44.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840804931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840804936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.171 " "Worst-case recovery slack is 96.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.171               0.000 altera_reserved_tck  " "   96.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840804939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.236 " "Worst-case removal slack is 1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.236               0.000 altera_reserved_tck  " "    1.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840804944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.218 " "Worst-case minimum pulse width slack is 49.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.218               0.000 altera_reserved_tck  " "   49.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840804957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840804957 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.922 ns " "Worst Case Available Settling Time: 342.922 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804999 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840804999 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649840804999 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649840805013 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke clk " "Register sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649840805143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1649840805143 "|openmips_min_sopc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840805145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649840805145 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1649840805145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.795 " "Worst-case setup slack is 47.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.795               0.000 altera_reserved_tck  " "   47.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840805152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840805161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.099 " "Worst-case recovery slack is 98.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.099               0.000 altera_reserved_tck  " "   98.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840805167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840805172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.282 " "Worst-case minimum pulse width slack is 49.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649840805176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649840805176 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840805237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840805237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840805237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840805237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.031 ns " "Worst Case Available Settling Time: 347.031 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840805237 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1649840805237 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649840805237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649840806095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649840806096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649840806209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:06:46 2022 " "Processing ended: Wed Apr 13 17:06:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649840806209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649840806209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649840806209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649840806209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1649840807521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649840807528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 17:06:47 2022 " "Processing started: Wed Apr 13 17:06:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649840807528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649840807528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wishbone -c wishbone " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649840807528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1649840809267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_85c_slow.vo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_85c_slow.vo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840810331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_0c_slow.vo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_0c_slow.vo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840810588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_min_1200mv_0c_fast.vo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_min_1200mv_0c_fast.vo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840810840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone.vo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone.vo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840811092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_85c_v_slow.sdo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_85c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840811219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_8_1200mv_0c_v_slow.sdo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_8_1200mv_0c_v_slow.sdo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840811340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_min_1200mv_0c_v_fast.sdo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_min_1200mv_0c_v_fast.sdo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840811459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_v.sdo D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/ simulation " "Generated file wishbone_v.sdo in folder \"D:/Github/OpenRSIC-V/rsic/10_wishbone/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649840811600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649840813101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 17:06:53 2022 " "Processing ended: Wed Apr 13 17:06:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649840813101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649840813101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649840813101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649840813101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 292 s " "Quartus Prime Full Compilation was successful. 0 errors, 292 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649840813801 ""}
