# 2-bit-Comparator-Introduction-to-VHDL
Assignment provided by Introduction to VHDL (ECGR 4146)

Objective:
In this lab exercise, you will write the design file and test bench for a 2-bit comparator using dataflow, structural and behavioral modeling.

spring-2022-lab 4-2 bit Comparator.pdf 

Deliverable:
PDF that includes: VHDL code and Testbench with the simulation waveform for:
(i) Dataflow Model
(ii) Behavioral Model
(iii) Structural Model
