{"sha": "e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a", "node_id": "C_kwDOANBUbNoAKGUzYTRiZDBiYmRjY2RkZTBjZmY4NWY5MzA2NGIwMWE0NGZiMTBkMmE", "commit": {"author": {"name": "Takayuki 'January June' Suwa", "email": "jjsuwa_sys3175@yahoo.co.jp", "date": "2023-01-08T05:03:49Z"}, "committer": {"name": "Max Filippov", "email": "jcmvbkbc@gmail.com", "date": "2023-01-08T22:14:39Z"}, "message": "xtensa: Optimize bitwise splicing operation\n\nThis patch optimizes the operation of cutting and splicing two register\nvalues at a specified bit position, in other words, combining (bitwise\nORing) bits 0 through (C-1) of the register with bits C through 31\nof the other, where C is the specified immediate integer 17 through 31.\n\nThis typically applies to signed copy of floating point number and\n__builtin_return_address() if the windowed register ABI, and saves one\ninstruction compared to four shifts and a bitwise OR by the default RTL\ncombination pass.\n\ngcc/ChangeLog:\n\n\t* config/xtensa/xtensa.md (*splice_bits):\n\tNew insn_and_split pattern.", "tree": {"sha": "af5850f8f6f9e67c813cfad94e50d3dc3763edab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/af5850f8f6f9e67c813cfad94e50d3dc3763edab"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a/comments", "author": {"login": "jjsuwa-sys3175", "id": 73290592, "node_id": "MDQ6VXNlcjczMjkwNTky", "avatar_url": "https://avatars.githubusercontent.com/u/73290592?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jjsuwa-sys3175", "html_url": "https://github.com/jjsuwa-sys3175", "followers_url": "https://api.github.com/users/jjsuwa-sys3175/followers", "following_url": "https://api.github.com/users/jjsuwa-sys3175/following{/other_user}", "gists_url": "https://api.github.com/users/jjsuwa-sys3175/gists{/gist_id}", "starred_url": "https://api.github.com/users/jjsuwa-sys3175/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jjsuwa-sys3175/subscriptions", "organizations_url": "https://api.github.com/users/jjsuwa-sys3175/orgs", "repos_url": "https://api.github.com/users/jjsuwa-sys3175/repos", "events_url": "https://api.github.com/users/jjsuwa-sys3175/events{/privacy}", "received_events_url": "https://api.github.com/users/jjsuwa-sys3175/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jcmvbkbc", "id": 166731, "node_id": "MDQ6VXNlcjE2NjczMQ==", "avatar_url": "https://avatars.githubusercontent.com/u/166731?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jcmvbkbc", "html_url": "https://github.com/jcmvbkbc", "followers_url": "https://api.github.com/users/jcmvbkbc/followers", "following_url": "https://api.github.com/users/jcmvbkbc/following{/other_user}", "gists_url": "https://api.github.com/users/jcmvbkbc/gists{/gist_id}", "starred_url": "https://api.github.com/users/jcmvbkbc/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jcmvbkbc/subscriptions", "organizations_url": "https://api.github.com/users/jcmvbkbc/orgs", "repos_url": "https://api.github.com/users/jcmvbkbc/repos", "events_url": "https://api.github.com/users/jcmvbkbc/events{/privacy}", "received_events_url": "https://api.github.com/users/jcmvbkbc/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "d901bf8a44a85e1285b7f678056aa2eed0118f56", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d901bf8a44a85e1285b7f678056aa2eed0118f56", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d901bf8a44a85e1285b7f678056aa2eed0118f56"}], "stats": {"total": 47, "additions": 47, "deletions": 0}, "files": [{"sha": "db1d68ee6584cce10ff0efdeddec0072ff409e7d", "filename": "gcc/config/xtensa/xtensa.md", "status": "modified", "additions": 47, "deletions": 0, "changes": 47, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a/gcc%2Fconfig%2Fxtensa%2Fxtensa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a/gcc%2Fconfig%2Fxtensa%2Fxtensa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fxtensa%2Fxtensa.md?ref=e3a4bd0bbdccdde0cff85f93064b01a44fb10d2a", "patch": "@@ -746,6 +746,53 @@\n    (set_attr \"mode\"\t\"SI\")\n    (set_attr \"length\"\t\"3\")])\n \n+(define_insn_and_split \"*splice_bits\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=a\")\n+\t(ior:SI (and:SI (match_operand:SI 1 \"register_operand\" \"r\")\n+\t\t\t(match_operand:SI 3 \"const_int_operand\" \"i\"))\n+\t\t(and:SI (match_operand:SI 2 \"register_operand\" \"r\")\n+\t\t\t(match_operand:SI 4 \"const_int_operand\" \"i\"))))]\n+\n+  \"!optimize_debug && optimize\n+   && INTVAL (operands[3]) + INTVAL (operands[4]) == -1\n+   && (exact_log2 (INTVAL (operands[3]) + 1) > 16\n+       || exact_log2 (INTVAL (operands[4]) + 1) > 16)\"\n+  \"#\"\n+  \"&& can_create_pseudo_p ()\"\n+  [(set (match_dup 5)\n+\t(ashift:SI (match_dup 1)\n+\t\t   (match_dup 4)))\n+   (set (match_dup 6)\n+\t(lshiftrt:SI (match_dup 2)\n+\t\t     (match_dup 3)))\n+   (set (match_dup 0)\n+\t(ior:SI (lshiftrt:SI (match_dup 5)\n+\t\t\t     (match_dup 4))\n+\t\t(ashift:SI (match_dup 6)\n+\t\t\t   (match_dup 3))))]\n+{\n+  int shift;\n+  if (INTVAL (operands[3]) < 0)\n+    {\n+      rtx x;\n+      x = operands[1], operands[1] = operands[2], operands[2] = x;\n+      x = operands[3], operands[3] = operands[4], operands[4] = x;\n+    }\n+  shift = floor_log2 (INTVAL (operands[3]) + 1);\n+  operands[3] = GEN_INT (shift);\n+  operands[4] = GEN_INT (32 - shift);\n+  operands[5] = gen_reg_rtx (SImode);\n+  operands[6] = gen_reg_rtx (SImode);\n+}\n+  [(set_attr \"type\"\t\"arith\")\n+   (set_attr \"mode\"\t\"SI\")\n+   (set (attr \"length\")\n+\t(if_then_else (match_test \"TARGET_DENSITY\n+\t\t\t\t   && (INTVAL (operands[3]) == 0x7FFFFFFF\n+\t\t\t\t       || INTVAL (operands[4]) == 0x7FFFFFFF)\")\n+\t\t      (const_int 11)\n+\t\t      (const_int 12)))])\n+\n \f\n ;; Zero-extend instructions.\n "}]}