#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 31 11:33:42 2019
# Process ID: 7311
# Current directory: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4
# Command line: vivado
# Log file: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/vivado.log
# Journal file: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.xpr
INFO: [Project 1-313] Project file moved from '/home/sergaljerk/Module_5/m5' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo', nor could it be found using path '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/necryotiks/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 6507.320 ; gain = 151.938 ; free physical = 2071 ; free virtual = 12675
update_compile_order -fileset sources_1
open_bd_design {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- user.org:user:PWM_CONTROLLER:1.0 - PWM_CONTROLLER_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_0
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_1
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_2
Adding component instance block -- xilinx.com:module_ref:DUTY_CYCLE:1.0 - DUTY_CYCLE_3
Successfully read diagram <design_1> from BD file </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6676.500 ; gain = 0.000 ; free physical = 1994 ; free virtual = 12626
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 31 11:40:14 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 11:40:14 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
set_property PROGRAM.FILE {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 11:57:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-31 11:58:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 11:59:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-31 11:59:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
import_files -norecurse /home/necryotiks/Documents/Repos/WSU-CPTE/Parts/HZ_Counter.v
update_compile_order -fileset sources_1
update_module_reference {design_1_DUTY_CYCLE_0_4 design_1_DUTY_CYCLE_0_5 design_1_DUTY_CYCLE_0_6 design_1_DUTY_CYCLE_0_7}
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_4 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_CEN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_DUTY_CYCLE_0_4'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_5 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_CEN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_DUTY_CYCLE_0_5'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_6 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_CEN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_DUTY_CYCLE_0_6'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_7 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_CEN'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_DUTY_CYCLE_0_7'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_DUTY_CYCLE_0_4' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_DUTY_CYCLE_0_5' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_DUTY_CYCLE_0_6' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_DUTY_CYCLE_0_7' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_cell -type module -reference HZ_Counter HZ_Counter_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins HZ_Counter_0/i_CLK]
set_property location {4 1202 123} [get_bd_cells HZ_Counter_0]
connect_bd_net [get_bd_pins DUTY_CYCLE_1/i_CEN] [get_bd_pins HZ_Counter_0/o_ENABLE_OUT]
connect_bd_net [get_bd_pins DUTY_CYCLE_2/i_CEN] [get_bd_pins HZ_Counter_0/o_ENABLE_OUT]
connect_bd_net [get_bd_pins DUTY_CYCLE_0/i_CEN] [get_bd_pins HZ_Counter_0/o_ENABLE_OUT]
connect_bd_net [get_bd_pins DUTY_CYCLE_3/i_CEN] [get_bd_pins HZ_Counter_0/o_ENABLE_OUT]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name PWM_CONTROLLER_v1_0_project -directory /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.tmp/PWM_CONTROLLER_v1_0_project /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/necryotiks/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0/hdl/PWM_CONTROLLER_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0/hdl/PWM_CONTROLLER_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:PWM_CONTROLLER:1.0 [get_ips  design_1_PWM_CONTROLLER_0_1] -log ip_upgrade.log
Upgrading '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_PWM_CONTROLLER_0_1 (PWM_CONTROLLER_v1.0 1.0) from revision 9 to revision 10
WARNING: [IP_Flow 19-4706] Upgraded port 'o_EN' width 32 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_PWM_CONTROLLER_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_PWM_CONTROLLER_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_PWM_CONTROLLER_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /HZ_Counter_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/HZ_Counter_0/i_EN
/HZ_Counter_0/i_DIV_VALUE

Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_0/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_3/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_1/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_2/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_0/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_3/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_1/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_2/Din'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HZ_Counter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 8073.559 ; gain = 166.508 ; free physical = 130 ; free virtual = 10573
export_ip_user_files -of_objects [get_files /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files/sim_scripts -ip_user_files_dir /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files -ipstatic_source_dir /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/modelsim} {questa=/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/questa} {ies=/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/ies} {xcelium=/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/xcelium} {vcs=/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/vcs} {riviera=/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
copy_bd_objs /  [get_bd_cells {xlslice_3}]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {32} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {32} CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2}] [get_bd_cells xlslice_2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {32} CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3}] [get_bd_cells xlslice_3]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {32} CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1}] [get_bd_cells xlslice_1]
endgroup
set_property -dict [list CONFIG.DIN_WIDTH {32} CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3}] [get_bd_cells xlslice_4]
connect_bd_net [get_bd_pins HZ_Counter_0/i_EN] [get_bd_pins xlslice_4/Dout]
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {4} CONFIG.DIN_FROM {4} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_4]
endgroup
connect_bd_net [get_bd_pins xlslice_4/Din] [get_bd_pins PWM_CONTROLLER_0/o_EN]
copy_bd_objs /  [get_bd_cells {xlslice_4}]
set_property -dict [list CONFIG.DIN_TO {5} CONFIG.DIN_FROM {31} CONFIG.DIN_FROM {31} CONFIG.DOUT_WIDTH {27}] [get_bd_cells xlslice_5]
connect_bd_net [get_bd_pins xlslice_5/Din] [get_bd_pins PWM_CONTROLLER_0/o_EN]
connect_bd_net [get_bd_pins xlslice_5/Dout] [get_bd_pins HZ_Counter_0/i_DIV_VALUE]
regenerate_bd_layout
update_module_reference {design_1_DUTY_CYCLE_0_4 design_1_DUTY_CYCLE_0_5 design_1_DUTY_CYCLE_0_6 design_1_DUTY_CYCLE_0_7}
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_4 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_5 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_6 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_DUTY_CYCLE_0_7 to use current project options
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 8320.223 ; gain = 29.016 ; free physical = 154 ; free virtual = 10505
regenerate_bd_layout
save_bd_design
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /HZ_Counter_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/HZ_Counter_0/i_DIV_VALUE'(32) to net 'xlslice_5_Dout'(27) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/HZ_Counter_0/i_DIV_VALUE'(32) to net 'xlslice_5_Dout'(27) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HZ_Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 31 12:57:03 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 12:57:03 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 8441.262 ; gain = 121.039 ; free physical = 175 ; free virtual = 10434
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {31} CONFIG.DOUT_WIDTH {24}] [get_bd_cells xlslice_5]
endgroup
save_bd_design
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /HZ_Counter_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/HZ_Counter_0/i_DIV_VALUE'(32) to net 'xlslice_5_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/HZ_Counter_0/i_DIV_VALUE'(32) to net 'xlslice_5_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HZ_Counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 31 13:05:11 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 13:05:11 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 8544.371 ; gain = 103.109 ; free physical = 2351 ; free virtual = 11258
report_ip_status -name ip_status 
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close [ open /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/new/PWM_CLK_EN.v w ]
add_files /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/new/PWM_CLK_EN.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference PWM_CLK_EN PWM_CLK_EN_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
delete_bd_objs [get_bd_nets xlslice_4_Dout] [get_bd_nets xlslice_5_Dout] [get_bd_cells HZ_Counter_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins PWM_CLK_EN_0/i_CLK]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells xlslice_4]
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {31} CONFIG.DOUT_WIDTH {28}] [get_bd_cells xlslice_5]
endgroup
delete_bd_objs [get_bd_nets HZ_Counter_0_o_ENABLE_OUT]
connect_bd_net [get_bd_pins xlslice_5/Dout] [get_bd_pins PWM_CLK_EN_0/i_PWM_FREQ]
connect_bd_net [get_bd_pins PWM_CLK_EN_0/o_CLK_EN] [get_bd_pins DUTY_CYCLE_0/i_CEN]
connect_bd_net [get_bd_pins DUTY_CYCLE_2/i_CEN] [get_bd_pins PWM_CLK_EN_0/o_CLK_EN]
connect_bd_net [get_bd_pins DUTY_CYCLE_1/i_CEN] [get_bd_pins DUTY_CYCLE_3/i_CEN]
connect_bd_net [get_bd_pins PWM_CLK_EN_0/o_CLK_EN] [get_bd_pins DUTY_CYCLE_1/i_CEN]
regenerate_bd_layout
update_module_reference design_1_PWM_CLK_EN_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_RST'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PWM_CLK_EN_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'i_PWM_FREQ' width 28 differs from original width 24
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_PWM_CLK_EN_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_PWM_CLK_EN_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8619.707 ; gain = 0.000 ; free physical = 1097 ; free virtual = 10453
update_compile_order -fileset sources_1
open_bd_design {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/system_ila_0/probe10'(4) to net 'PWM_CONTROLLER_0_o_EN'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 31 13:32:53 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 13:32:53 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 8761.383 ; gain = 141.676 ; free physical = 1060 ; free virtual = 10376
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

report_ip_status -name ip_status 
launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {23.5} CONFIG.C_PROBE10_WIDTH {32}] [get_bd_cells system_ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {18} CONFIG.C_PROBE17_MU_CNT {2}] [get_bd_cells system_ila_0]
endgroup
connect_bd_net [get_bd_pins system_ila_0/probe17] [get_bd_pins PWM_CLK_EN_0/o_CLK_EN]
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {PWM_CLK_EN_0_o_CLK_EN }]
true
save_bd_design
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 31 13:51:20 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 13:51:20 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 8901.617 ; gain = 82.008 ; free physical = 1029 ; free virtual = 9964
report_ip_status -name ip_status 
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/probe17_1} }
set_property NAME.CUSTOM PWM_CLK_EN_0_o_CLK_EN [get_hw_probes design_1_i/system_ila_0/inst/probe17_1] 
set_property TRIGGER_COMPARE_VALUE eq1'u0 [get_hw_probes design_1_i/system_ila_0/inst/probe17_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq1'u0 [get_hw_probes design_1_i/system_ila_0/inst/probe17_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:03:38
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:03:49
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE eq1'u0 [get_hw_probes design_1_i/system_ila_0/inst/probe17_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:03:55
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:04:01
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:04:07
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:04:44
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:04:49
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:05:43
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE neq32'hXXXX_XXXX [get_hw_probes design_1_i/system_ila_0/inst/probe10_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq32'u0 [get_hw_probes design_1_i/system_ila_0/inst/probe10_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:06:14
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:06:28
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:06:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-31 14:06:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:08:54
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:09:19
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:09:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-31 14:09:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/new/PWM_CLK_EN.v:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/new/PWM_CLK_EN.v:43]
update_module_reference design_1_PWM_CLK_EN_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/new/PWM_CLK_EN.v:43]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/PWM_CLK_EN.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/new/PWM_CLK_EN.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'PWM_CLK_EN'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference design_1_PWM_CLK_EN_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'i_CLK': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PWM_CLK_EN_0_0 to use current project options
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'i_RST'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_PWM_CLK_EN_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'i_RST'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_PWM_CLK_EN_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'i_RST' is not found on the upgraded version of the cell '/PWM_CLK_EN_0'. Its connection to the net 'rst_ps7_0_50M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_PWM_CLK_EN_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8966.551 ; gain = 27.012 ; free physical = 1317 ; free virtual = 10077
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_1/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_2/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /DUTY_CYCLE_3/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_CLK_EN_0/i_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DUTY_CYCLE_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/hw_handoff/design_1_system_ila_0_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/design_1_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_CLK_EN_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 31 14:11:56 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/synth_1/runme.log
[Thu Oct 31 14:11:56 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 9062.625 ; gain = 96.074 ; free physical = 1245 ; free virtual = 10003
report_ip_status -name ip_status 
file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

file copy -force /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.runs/impl_1/design_1_wrapper.sysdef /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk -hwspec /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:29:16
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:29:23
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:29:29
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:30:19
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:31:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-31 14:31:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'bXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes design_1_i/system_ila_0/inst/probe13_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes design_1_i/system_ila_0/inst/probe13_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/probe8_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:34:52
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:37:17
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
set_property TRIGGER_COMPARE_VALUE neq1'u0 [get_hw_probes design_1_i/system_ila_0/inst/probe17_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:38:02
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2019-Oct-31 14:40:54
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Oct-31 14:40:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Oct-31 14:40:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE neq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/probe8_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq1'b0 [get_hw_probes design_1_i/system_ila_0/inst/probe8_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
open_bd_design {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user RGB_PWM 1.0 -dir /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:RGB_PWM:1.0]
set_property VALUE 12 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:RGB_PWM:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core user.org:user:RGB_PWM:1.0]
write_peripheral [ipx::find_open_core user.org:user:RGB_PWM:1.0]
set_property  ip_repo_paths  {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0 /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0 /home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/RGB_PWM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/ip_repo/PWM_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Documents/Repos/WSU-CPTE/EE324/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
startgroup
create_bd_cell -type ip -vlnv user.org:user:RGB_PWM:1.0 RGB_PWM_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RGB_PWM_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RGB_PWM_0/S00_AXI]
Slave segment </RGB_PWM_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
save_bd_design
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_wave_config {/home/necryotiks/Documents/WSU-CPTE/EE324/Module_4/Module_4/m5/m5.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 15:37:27 2019...
