# do TestDrive_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/labsdg-admin/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/labsdg-admin/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/labsdg-admin/Documentos/barichello/TestDrive/Files/topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:36:13 on Jun 02,2017
# vcom -reportprogress 300 -93 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity topo
# -- Compiling architecture topo_stru of topo
# End time: 17:36:14 on Jun 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:36:30 on Jun 02,2017
# vcom -reportprogress 300 -work work /home/labsdg-admin/Documentos/barichello/TestDrive/Files/Registers/REG_IN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG_IN_15
# -- Compiling architecture bhv of REG_IN_15
# End time: 17:36:30 on Jun 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.reg_in_15
# vsim -i -l msim_transcript -do "TestDrive_run_msim_rtl_vhdl.do" 
# Start time: 17:36:33 on Jun 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg_in_15(bhv)
add wave  \
sim:/reg_in_15/CLOCK_M \
sim:/reg_in_15/EN_TIME \
sim:/reg_in_15/REG_IN \
sim:/reg_in_15/REG_OUT_EXIT \
sim:/reg_in_15/RST \
sim:/reg_in_15/SET_ROL \
sim:/reg_in_15/SPEED \
sim:/reg_in_15/enable \
sim:/reg_in_15/signalshift
force -freeze sim:/reg_in_15/CLOCK_M 1 0, 0 {50 ps} -r 100
force -freeze sim:/reg_in_15/EN_TIME 1 0
force -freeze sim:/reg_in_15/REG_IN 00000000000000000000000011111111 0
force -freeze sim:/reg_in_15/RST 1 0
force -freeze sim:/reg_in_15/SET_ROL 1 0
force -freeze sim:/reg_in_15/SPEED 001 0
run
run
force -freeze sim:/reg_in_15/RST 0 0
run
run
run
run
run
run
force -freeze sim:/reg_in_15/REG_IN 00000000000000000000001011111111 0
run
run
run
run
run
run
force -freeze sim:/reg_in_15/SET_ROL 0 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/reg_in_15/SET_ROL 1 0
run
run
run
run
run
force -freeze sim:/reg_in_15/SET_ROL 0 0
run
run
run
run
run
run
run
run
