// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "08/28/2019 10:38:59"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	clock,
	reset,
	w_rd,
	r_rs1,
	r_rs2,
	enable_pc,
	load_pc,
	saida_teste,
	saida_teste_sel_alu,
	saida_teste_instrucao);
input 	clock;
input 	reset;
input 	w_rd;
input 	r_rs1;
input 	r_rs2;
input 	enable_pc;
input 	load_pc;
output 	[31:0] saida_teste;
output 	[3:0] saida_teste_sel_alu;
output 	[31:0] saida_teste_instrucao;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu1|Add0~0_combout ;
wire \alu1|Add0~5_combout ;
wire \alu1|Add0~8_combout ;
wire \alu1|Add0~11_combout ;
wire \alu1|Add0~14_combout ;
wire \alu1|Add0~17_combout ;
wire \alu1|Add0~20_combout ;
wire \alu1|Add0~23_combout ;
wire \alu1|Add0~26_combout ;
wire \alu1|Add0~29_combout ;
wire \alu1|Add0~32_combout ;
wire \alu1|Add0~35_combout ;
wire \alu1|Add0~38_combout ;
wire \alu1|Add0~41_combout ;
wire \alu1|Add0~44_combout ;
wire \alu1|Add0~47_combout ;
wire \alu1|Add0~50_combout ;
wire \alu1|Add0~53_combout ;
wire \alu1|Add0~56_combout ;
wire \alu1|Add0~59_combout ;
wire \alu1|Add0~62_combout ;
wire \alu1|Add0~65_combout ;
wire \alu1|Add0~68_combout ;
wire \alu1|Add0~71_combout ;
wire \alu1|Add0~74_combout ;
wire \alu1|Add0~77_combout ;
wire \alu1|Add0~80_combout ;
wire \alu1|Add0~83_combout ;
wire \alu1|Add0~86_combout ;
wire \alu1|Add0~89_combout ;
wire \alu1|Add0~92_combout ;
wire \alu1|Add0~95_combout ;
wire \register_file1|memory[26][0]~regout ;
wire \register_file1|memory[22][0]~regout ;
wire \register_file1|memory[18][0]~regout ;
wire \register_file1|Mux63~0_combout ;
wire \register_file1|memory[30][0]~regout ;
wire \register_file1|Mux63~1_combout ;
wire \register_file1|memory[21][0]~regout ;
wire \register_file1|memory[25][0]~regout ;
wire \register_file1|memory[17][0]~regout ;
wire \register_file1|Mux63~2_combout ;
wire \register_file1|memory[29][0]~regout ;
wire \register_file1|Mux63~3_combout ;
wire \register_file1|memory[24][0]~regout ;
wire \register_file1|memory[20][0]~regout ;
wire \register_file1|memory[16][0]~regout ;
wire \register_file1|Mux63~4_combout ;
wire \register_file1|memory[28][0]~regout ;
wire \register_file1|Mux63~5_combout ;
wire \register_file1|Mux63~6_combout ;
wire \register_file1|memory[23][0]~regout ;
wire \register_file1|memory[27][0]~regout ;
wire \register_file1|memory[19][0]~regout ;
wire \register_file1|Mux63~7_combout ;
wire \register_file1|memory[31][0]~regout ;
wire \register_file1|Mux63~8_combout ;
wire \register_file1|Mux63~9_combout ;
wire \register_file1|memory[9][0]~regout ;
wire \register_file1|memory[10][0]~regout ;
wire \register_file1|memory[8][0]~regout ;
wire \register_file1|Mux63~10_combout ;
wire \register_file1|memory[11][0]~regout ;
wire \register_file1|Mux63~11_combout ;
wire \register_file1|memory[6][0]~regout ;
wire \register_file1|memory[3][0]~regout ;
wire \register_file1|memory[14][0]~regout ;
wire \register_file1|Mux31~0_combout ;
wire \register_file1|Mux31~1_combout ;
wire \register_file1|Mux31~2_combout ;
wire \register_file1|Mux31~3_combout ;
wire \register_file1|Mux31~4_combout ;
wire \register_file1|Mux31~5_combout ;
wire \register_file1|Mux31~6_combout ;
wire \register_file1|Mux31~7_combout ;
wire \register_file1|Mux31~8_combout ;
wire \register_file1|Mux31~9_combout ;
wire \register_file1|Mux31~10_combout ;
wire \register_file1|Mux31~11_combout ;
wire \register_file1|memory[21][1]~regout ;
wire \register_file1|memory[25][1]~regout ;
wire \register_file1|memory[17][1]~regout ;
wire \register_file1|Mux62~0_combout ;
wire \register_file1|memory[29][1]~regout ;
wire \register_file1|Mux62~1_combout ;
wire \register_file1|memory[26][1]~regout ;
wire \register_file1|memory[22][1]~regout ;
wire \register_file1|memory[18][1]~regout ;
wire \register_file1|Mux62~2_combout ;
wire \register_file1|memory[30][1]~regout ;
wire \register_file1|Mux62~3_combout ;
wire \register_file1|memory[24][1]~regout ;
wire \register_file1|memory[20][1]~regout ;
wire \register_file1|memory[16][1]~regout ;
wire \register_file1|Mux62~4_combout ;
wire \register_file1|memory[28][1]~regout ;
wire \register_file1|Mux62~5_combout ;
wire \register_file1|Mux62~6_combout ;
wire \register_file1|memory[23][1]~regout ;
wire \register_file1|memory[27][1]~regout ;
wire \register_file1|memory[19][1]~regout ;
wire \register_file1|Mux62~7_combout ;
wire \register_file1|memory[31][1]~regout ;
wire \register_file1|Mux62~8_combout ;
wire \register_file1|Mux62~9_combout ;
wire \register_file1|memory[5][1]~regout ;
wire \register_file1|memory[6][1]~regout ;
wire \register_file1|memory[4][1]~regout ;
wire \register_file1|Mux62~10_combout ;
wire \register_file1|memory[7][1]~regout ;
wire \register_file1|Mux62~11_combout ;
wire \register_file1|memory[10][1]~regout ;
wire \register_file1|memory[3][1]~regout ;
wire \register_file1|memory[13][1]~regout ;
wire \register_file1|Mux30~0_combout ;
wire \register_file1|Mux30~1_combout ;
wire \register_file1|Mux30~2_combout ;
wire \register_file1|Mux30~3_combout ;
wire \register_file1|Mux30~4_combout ;
wire \register_file1|Mux30~5_combout ;
wire \register_file1|Mux30~6_combout ;
wire \register_file1|Mux30~7_combout ;
wire \register_file1|Mux30~8_combout ;
wire \register_file1|Mux30~9_combout ;
wire \register_file1|Mux30~10_combout ;
wire \register_file1|Mux30~11_combout ;
wire \register_file1|memory[26][2]~regout ;
wire \register_file1|memory[22][2]~regout ;
wire \register_file1|memory[18][2]~regout ;
wire \register_file1|Mux61~0_combout ;
wire \register_file1|memory[30][2]~regout ;
wire \register_file1|Mux61~1_combout ;
wire \register_file1|memory[21][2]~regout ;
wire \register_file1|memory[25][2]~regout ;
wire \register_file1|memory[17][2]~regout ;
wire \register_file1|Mux61~2_combout ;
wire \register_file1|memory[29][2]~regout ;
wire \register_file1|Mux61~3_combout ;
wire \register_file1|memory[24][2]~regout ;
wire \register_file1|memory[20][2]~regout ;
wire \register_file1|memory[16][2]~regout ;
wire \register_file1|Mux61~4_combout ;
wire \register_file1|memory[28][2]~regout ;
wire \register_file1|Mux61~5_combout ;
wire \register_file1|Mux61~6_combout ;
wire \register_file1|memory[23][2]~regout ;
wire \register_file1|memory[27][2]~regout ;
wire \register_file1|memory[19][2]~regout ;
wire \register_file1|Mux61~7_combout ;
wire \register_file1|memory[31][2]~regout ;
wire \register_file1|Mux61~8_combout ;
wire \register_file1|Mux61~9_combout ;
wire \register_file1|memory[9][2]~regout ;
wire \register_file1|memory[10][2]~regout ;
wire \register_file1|memory[8][2]~regout ;
wire \register_file1|Mux61~10_combout ;
wire \register_file1|memory[11][2]~regout ;
wire \register_file1|Mux61~11_combout ;
wire \register_file1|memory[6][2]~regout ;
wire \register_file1|memory[14][2]~regout ;
wire \register_file1|Mux29~0_combout ;
wire \register_file1|Mux29~1_combout ;
wire \register_file1|Mux29~2_combout ;
wire \register_file1|Mux29~3_combout ;
wire \register_file1|Mux29~4_combout ;
wire \register_file1|Mux29~5_combout ;
wire \register_file1|Mux29~6_combout ;
wire \register_file1|Mux29~7_combout ;
wire \register_file1|Mux29~8_combout ;
wire \register_file1|Mux29~9_combout ;
wire \register_file1|Mux29~10_combout ;
wire \register_file1|Mux29~11_combout ;
wire \register_file1|memory[21][3]~regout ;
wire \register_file1|memory[25][3]~regout ;
wire \register_file1|memory[17][3]~regout ;
wire \register_file1|Mux60~0_combout ;
wire \register_file1|memory[29][3]~regout ;
wire \register_file1|Mux60~1_combout ;
wire \register_file1|memory[26][3]~regout ;
wire \register_file1|memory[22][3]~regout ;
wire \register_file1|memory[18][3]~regout ;
wire \register_file1|Mux60~2_combout ;
wire \register_file1|memory[30][3]~regout ;
wire \register_file1|Mux60~3_combout ;
wire \register_file1|memory[24][3]~regout ;
wire \register_file1|memory[20][3]~regout ;
wire \register_file1|memory[16][3]~regout ;
wire \register_file1|Mux60~4_combout ;
wire \register_file1|memory[28][3]~regout ;
wire \register_file1|Mux60~5_combout ;
wire \register_file1|Mux60~6_combout ;
wire \register_file1|memory[23][3]~regout ;
wire \register_file1|memory[27][3]~regout ;
wire \register_file1|memory[19][3]~regout ;
wire \register_file1|Mux60~7_combout ;
wire \register_file1|memory[31][3]~regout ;
wire \register_file1|Mux60~8_combout ;
wire \register_file1|Mux60~9_combout ;
wire \register_file1|memory[5][3]~regout ;
wire \register_file1|memory[6][3]~regout ;
wire \register_file1|memory[4][3]~regout ;
wire \register_file1|Mux60~10_combout ;
wire \register_file1|memory[7][3]~regout ;
wire \register_file1|Mux60~11_combout ;
wire \register_file1|memory[10][3]~regout ;
wire \register_file1|memory[13][3]~regout ;
wire \register_file1|Mux28~0_combout ;
wire \register_file1|Mux28~1_combout ;
wire \register_file1|Mux28~2_combout ;
wire \register_file1|Mux28~3_combout ;
wire \register_file1|Mux28~4_combout ;
wire \register_file1|Mux28~5_combout ;
wire \register_file1|Mux28~6_combout ;
wire \register_file1|Mux28~7_combout ;
wire \register_file1|Mux28~8_combout ;
wire \register_file1|Mux28~9_combout ;
wire \register_file1|Mux28~10_combout ;
wire \register_file1|Mux28~11_combout ;
wire \register_file1|memory[26][4]~regout ;
wire \register_file1|memory[22][4]~regout ;
wire \register_file1|memory[18][4]~regout ;
wire \register_file1|Mux59~0_combout ;
wire \register_file1|memory[30][4]~regout ;
wire \register_file1|Mux59~1_combout ;
wire \register_file1|memory[21][4]~regout ;
wire \register_file1|memory[25][4]~regout ;
wire \register_file1|memory[17][4]~regout ;
wire \register_file1|Mux59~2_combout ;
wire \register_file1|memory[29][4]~regout ;
wire \register_file1|Mux59~3_combout ;
wire \register_file1|memory[24][4]~regout ;
wire \register_file1|memory[20][4]~regout ;
wire \register_file1|memory[16][4]~regout ;
wire \register_file1|Mux59~4_combout ;
wire \register_file1|memory[28][4]~regout ;
wire \register_file1|Mux59~5_combout ;
wire \register_file1|Mux59~6_combout ;
wire \register_file1|memory[23][4]~regout ;
wire \register_file1|memory[27][4]~regout ;
wire \register_file1|memory[19][4]~regout ;
wire \register_file1|Mux59~7_combout ;
wire \register_file1|memory[31][4]~regout ;
wire \register_file1|Mux59~8_combout ;
wire \register_file1|Mux59~9_combout ;
wire \register_file1|memory[9][4]~regout ;
wire \register_file1|memory[10][4]~regout ;
wire \register_file1|memory[8][4]~regout ;
wire \register_file1|Mux59~10_combout ;
wire \register_file1|memory[11][4]~regout ;
wire \register_file1|Mux59~11_combout ;
wire \register_file1|memory[6][4]~regout ;
wire \register_file1|memory[14][4]~regout ;
wire \register_file1|Mux27~0_combout ;
wire \register_file1|Mux27~1_combout ;
wire \register_file1|Mux27~2_combout ;
wire \register_file1|Mux27~3_combout ;
wire \register_file1|Mux27~4_combout ;
wire \register_file1|Mux27~5_combout ;
wire \register_file1|Mux27~6_combout ;
wire \register_file1|Mux27~7_combout ;
wire \register_file1|Mux27~8_combout ;
wire \register_file1|Mux27~9_combout ;
wire \register_file1|Mux27~10_combout ;
wire \register_file1|Mux27~11_combout ;
wire \register_file1|memory[21][5]~regout ;
wire \register_file1|memory[25][5]~regout ;
wire \register_file1|memory[17][5]~regout ;
wire \register_file1|Mux58~0_combout ;
wire \register_file1|memory[29][5]~regout ;
wire \register_file1|Mux58~1_combout ;
wire \register_file1|memory[26][5]~regout ;
wire \register_file1|memory[22][5]~regout ;
wire \register_file1|memory[18][5]~regout ;
wire \register_file1|Mux58~2_combout ;
wire \register_file1|memory[30][5]~regout ;
wire \register_file1|Mux58~3_combout ;
wire \register_file1|memory[24][5]~regout ;
wire \register_file1|memory[20][5]~regout ;
wire \register_file1|memory[16][5]~regout ;
wire \register_file1|Mux58~4_combout ;
wire \register_file1|memory[28][5]~regout ;
wire \register_file1|Mux58~5_combout ;
wire \register_file1|Mux58~6_combout ;
wire \register_file1|memory[23][5]~regout ;
wire \register_file1|memory[27][5]~regout ;
wire \register_file1|memory[19][5]~regout ;
wire \register_file1|Mux58~7_combout ;
wire \register_file1|memory[31][5]~regout ;
wire \register_file1|Mux58~8_combout ;
wire \register_file1|Mux58~9_combout ;
wire \register_file1|memory[5][5]~regout ;
wire \register_file1|memory[6][5]~regout ;
wire \register_file1|memory[4][5]~regout ;
wire \register_file1|Mux58~10_combout ;
wire \register_file1|memory[7][5]~regout ;
wire \register_file1|Mux58~11_combout ;
wire \register_file1|memory[10][5]~regout ;
wire \register_file1|memory[13][5]~regout ;
wire \register_file1|Mux26~0_combout ;
wire \register_file1|Mux26~1_combout ;
wire \register_file1|Mux26~2_combout ;
wire \register_file1|Mux26~3_combout ;
wire \register_file1|Mux26~4_combout ;
wire \register_file1|Mux26~5_combout ;
wire \register_file1|Mux26~6_combout ;
wire \register_file1|Mux26~7_combout ;
wire \register_file1|Mux26~8_combout ;
wire \register_file1|Mux26~9_combout ;
wire \register_file1|Mux26~10_combout ;
wire \register_file1|Mux26~11_combout ;
wire \register_file1|memory[26][6]~regout ;
wire \register_file1|memory[22][6]~regout ;
wire \register_file1|memory[18][6]~regout ;
wire \register_file1|Mux57~0_combout ;
wire \register_file1|memory[30][6]~regout ;
wire \register_file1|Mux57~1_combout ;
wire \register_file1|memory[21][6]~regout ;
wire \register_file1|memory[25][6]~regout ;
wire \register_file1|memory[17][6]~regout ;
wire \register_file1|Mux57~2_combout ;
wire \register_file1|memory[29][6]~regout ;
wire \register_file1|Mux57~3_combout ;
wire \register_file1|memory[24][6]~regout ;
wire \register_file1|memory[20][6]~regout ;
wire \register_file1|memory[16][6]~regout ;
wire \register_file1|Mux57~4_combout ;
wire \register_file1|memory[28][6]~regout ;
wire \register_file1|Mux57~5_combout ;
wire \register_file1|Mux57~6_combout ;
wire \register_file1|memory[23][6]~regout ;
wire \register_file1|memory[27][6]~regout ;
wire \register_file1|memory[19][6]~regout ;
wire \register_file1|Mux57~7_combout ;
wire \register_file1|memory[31][6]~regout ;
wire \register_file1|Mux57~8_combout ;
wire \register_file1|Mux57~9_combout ;
wire \register_file1|memory[9][6]~regout ;
wire \register_file1|memory[10][6]~regout ;
wire \register_file1|memory[8][6]~regout ;
wire \register_file1|Mux57~10_combout ;
wire \register_file1|memory[11][6]~regout ;
wire \register_file1|Mux57~11_combout ;
wire \register_file1|memory[6][6]~regout ;
wire \register_file1|memory[14][6]~regout ;
wire \register_file1|Mux25~0_combout ;
wire \register_file1|Mux25~1_combout ;
wire \register_file1|Mux25~2_combout ;
wire \register_file1|Mux25~3_combout ;
wire \register_file1|Mux25~4_combout ;
wire \register_file1|Mux25~5_combout ;
wire \register_file1|Mux25~6_combout ;
wire \register_file1|Mux25~7_combout ;
wire \register_file1|Mux25~8_combout ;
wire \register_file1|Mux25~9_combout ;
wire \register_file1|Mux25~10_combout ;
wire \register_file1|Mux25~11_combout ;
wire \register_file1|memory[21][7]~regout ;
wire \register_file1|memory[25][7]~regout ;
wire \register_file1|memory[17][7]~regout ;
wire \register_file1|Mux56~0_combout ;
wire \register_file1|memory[29][7]~regout ;
wire \register_file1|Mux56~1_combout ;
wire \register_file1|memory[26][7]~regout ;
wire \register_file1|memory[22][7]~regout ;
wire \register_file1|memory[18][7]~regout ;
wire \register_file1|Mux56~2_combout ;
wire \register_file1|memory[30][7]~regout ;
wire \register_file1|Mux56~3_combout ;
wire \register_file1|memory[24][7]~regout ;
wire \register_file1|memory[20][7]~regout ;
wire \register_file1|memory[16][7]~regout ;
wire \register_file1|Mux56~4_combout ;
wire \register_file1|memory[28][7]~regout ;
wire \register_file1|Mux56~5_combout ;
wire \register_file1|Mux56~6_combout ;
wire \register_file1|memory[23][7]~regout ;
wire \register_file1|memory[27][7]~regout ;
wire \register_file1|memory[19][7]~regout ;
wire \register_file1|Mux56~7_combout ;
wire \register_file1|memory[31][7]~regout ;
wire \register_file1|Mux56~8_combout ;
wire \register_file1|Mux56~9_combout ;
wire \register_file1|memory[5][7]~regout ;
wire \register_file1|memory[6][7]~regout ;
wire \register_file1|memory[4][7]~regout ;
wire \register_file1|Mux56~10_combout ;
wire \register_file1|memory[7][7]~regout ;
wire \register_file1|Mux56~11_combout ;
wire \register_file1|memory[10][7]~regout ;
wire \register_file1|memory[13][7]~regout ;
wire \register_file1|Mux24~0_combout ;
wire \register_file1|Mux24~1_combout ;
wire \register_file1|Mux24~2_combout ;
wire \register_file1|Mux24~3_combout ;
wire \register_file1|Mux24~4_combout ;
wire \register_file1|Mux24~5_combout ;
wire \register_file1|Mux24~6_combout ;
wire \register_file1|Mux24~7_combout ;
wire \register_file1|Mux24~8_combout ;
wire \register_file1|Mux24~9_combout ;
wire \register_file1|Mux24~10_combout ;
wire \register_file1|Mux24~11_combout ;
wire \register_file1|memory[26][8]~regout ;
wire \register_file1|memory[22][8]~regout ;
wire \register_file1|memory[18][8]~regout ;
wire \register_file1|Mux55~0_combout ;
wire \register_file1|memory[30][8]~regout ;
wire \register_file1|Mux55~1_combout ;
wire \register_file1|memory[21][8]~regout ;
wire \register_file1|memory[25][8]~regout ;
wire \register_file1|memory[17][8]~regout ;
wire \register_file1|Mux55~2_combout ;
wire \register_file1|memory[29][8]~regout ;
wire \register_file1|Mux55~3_combout ;
wire \register_file1|memory[24][8]~regout ;
wire \register_file1|memory[20][8]~regout ;
wire \register_file1|memory[16][8]~regout ;
wire \register_file1|Mux55~4_combout ;
wire \register_file1|memory[28][8]~regout ;
wire \register_file1|Mux55~5_combout ;
wire \register_file1|Mux55~6_combout ;
wire \register_file1|memory[23][8]~regout ;
wire \register_file1|memory[27][8]~regout ;
wire \register_file1|memory[19][8]~regout ;
wire \register_file1|Mux55~7_combout ;
wire \register_file1|memory[31][8]~regout ;
wire \register_file1|Mux55~8_combout ;
wire \register_file1|Mux55~9_combout ;
wire \register_file1|memory[9][8]~regout ;
wire \register_file1|memory[10][8]~regout ;
wire \register_file1|memory[8][8]~regout ;
wire \register_file1|Mux55~10_combout ;
wire \register_file1|memory[11][8]~regout ;
wire \register_file1|Mux55~11_combout ;
wire \register_file1|memory[6][8]~regout ;
wire \register_file1|memory[14][8]~regout ;
wire \register_file1|Mux23~0_combout ;
wire \register_file1|Mux23~1_combout ;
wire \register_file1|Mux23~2_combout ;
wire \register_file1|Mux23~3_combout ;
wire \register_file1|Mux23~4_combout ;
wire \register_file1|Mux23~5_combout ;
wire \register_file1|Mux23~6_combout ;
wire \register_file1|Mux23~7_combout ;
wire \register_file1|Mux23~8_combout ;
wire \register_file1|Mux23~9_combout ;
wire \register_file1|Mux23~10_combout ;
wire \register_file1|Mux23~11_combout ;
wire \register_file1|memory[21][9]~regout ;
wire \register_file1|memory[25][9]~regout ;
wire \register_file1|memory[17][9]~regout ;
wire \register_file1|Mux54~0_combout ;
wire \register_file1|memory[29][9]~regout ;
wire \register_file1|Mux54~1_combout ;
wire \register_file1|memory[26][9]~regout ;
wire \register_file1|memory[22][9]~regout ;
wire \register_file1|memory[18][9]~regout ;
wire \register_file1|Mux54~2_combout ;
wire \register_file1|memory[30][9]~regout ;
wire \register_file1|Mux54~3_combout ;
wire \register_file1|memory[24][9]~regout ;
wire \register_file1|memory[20][9]~regout ;
wire \register_file1|memory[16][9]~regout ;
wire \register_file1|Mux54~4_combout ;
wire \register_file1|memory[28][9]~regout ;
wire \register_file1|Mux54~5_combout ;
wire \register_file1|Mux54~6_combout ;
wire \register_file1|memory[23][9]~regout ;
wire \register_file1|memory[27][9]~regout ;
wire \register_file1|memory[19][9]~regout ;
wire \register_file1|Mux54~7_combout ;
wire \register_file1|memory[31][9]~regout ;
wire \register_file1|Mux54~8_combout ;
wire \register_file1|Mux54~9_combout ;
wire \register_file1|memory[5][9]~regout ;
wire \register_file1|memory[6][9]~regout ;
wire \register_file1|memory[4][9]~regout ;
wire \register_file1|Mux54~10_combout ;
wire \register_file1|memory[7][9]~regout ;
wire \register_file1|Mux54~11_combout ;
wire \register_file1|memory[10][9]~regout ;
wire \register_file1|memory[13][9]~regout ;
wire \register_file1|Mux22~0_combout ;
wire \register_file1|Mux22~1_combout ;
wire \register_file1|Mux22~2_combout ;
wire \register_file1|Mux22~3_combout ;
wire \register_file1|Mux22~4_combout ;
wire \register_file1|Mux22~5_combout ;
wire \register_file1|Mux22~6_combout ;
wire \register_file1|Mux22~7_combout ;
wire \register_file1|Mux22~8_combout ;
wire \register_file1|Mux22~9_combout ;
wire \register_file1|Mux22~10_combout ;
wire \register_file1|Mux22~11_combout ;
wire \register_file1|memory[26][10]~regout ;
wire \register_file1|memory[22][10]~regout ;
wire \register_file1|memory[18][10]~regout ;
wire \register_file1|Mux53~0_combout ;
wire \register_file1|memory[30][10]~regout ;
wire \register_file1|Mux53~1_combout ;
wire \register_file1|memory[21][10]~regout ;
wire \register_file1|memory[25][10]~regout ;
wire \register_file1|memory[17][10]~regout ;
wire \register_file1|Mux53~2_combout ;
wire \register_file1|memory[29][10]~regout ;
wire \register_file1|Mux53~3_combout ;
wire \register_file1|memory[24][10]~regout ;
wire \register_file1|memory[20][10]~regout ;
wire \register_file1|memory[16][10]~regout ;
wire \register_file1|Mux53~4_combout ;
wire \register_file1|memory[28][10]~regout ;
wire \register_file1|Mux53~5_combout ;
wire \register_file1|Mux53~6_combout ;
wire \register_file1|memory[23][10]~regout ;
wire \register_file1|memory[27][10]~regout ;
wire \register_file1|memory[19][10]~regout ;
wire \register_file1|Mux53~7_combout ;
wire \register_file1|memory[31][10]~regout ;
wire \register_file1|Mux53~8_combout ;
wire \register_file1|Mux53~9_combout ;
wire \register_file1|memory[9][10]~regout ;
wire \register_file1|memory[10][10]~regout ;
wire \register_file1|memory[8][10]~regout ;
wire \register_file1|Mux53~10_combout ;
wire \register_file1|memory[11][10]~regout ;
wire \register_file1|Mux53~11_combout ;
wire \register_file1|memory[6][10]~regout ;
wire \register_file1|memory[14][10]~regout ;
wire \register_file1|Mux21~0_combout ;
wire \register_file1|Mux21~1_combout ;
wire \register_file1|Mux21~2_combout ;
wire \register_file1|Mux21~3_combout ;
wire \register_file1|Mux21~4_combout ;
wire \register_file1|Mux21~5_combout ;
wire \register_file1|Mux21~6_combout ;
wire \register_file1|Mux21~7_combout ;
wire \register_file1|Mux21~8_combout ;
wire \register_file1|Mux21~9_combout ;
wire \register_file1|Mux21~10_combout ;
wire \register_file1|Mux21~11_combout ;
wire \register_file1|memory[21][11]~regout ;
wire \register_file1|memory[25][11]~regout ;
wire \register_file1|memory[17][11]~regout ;
wire \register_file1|Mux52~0_combout ;
wire \register_file1|memory[29][11]~regout ;
wire \register_file1|Mux52~1_combout ;
wire \register_file1|memory[26][11]~regout ;
wire \register_file1|memory[22][11]~regout ;
wire \register_file1|memory[18][11]~regout ;
wire \register_file1|Mux52~2_combout ;
wire \register_file1|memory[30][11]~regout ;
wire \register_file1|Mux52~3_combout ;
wire \register_file1|memory[24][11]~regout ;
wire \register_file1|memory[20][11]~regout ;
wire \register_file1|memory[16][11]~regout ;
wire \register_file1|Mux52~4_combout ;
wire \register_file1|memory[28][11]~regout ;
wire \register_file1|Mux52~5_combout ;
wire \register_file1|Mux52~6_combout ;
wire \register_file1|memory[23][11]~regout ;
wire \register_file1|memory[27][11]~regout ;
wire \register_file1|memory[19][11]~regout ;
wire \register_file1|Mux52~7_combout ;
wire \register_file1|memory[31][11]~regout ;
wire \register_file1|Mux52~8_combout ;
wire \register_file1|Mux52~9_combout ;
wire \register_file1|memory[5][11]~regout ;
wire \register_file1|memory[6][11]~regout ;
wire \register_file1|memory[4][11]~regout ;
wire \register_file1|Mux52~10_combout ;
wire \register_file1|memory[7][11]~regout ;
wire \register_file1|Mux52~11_combout ;
wire \register_file1|memory[10][11]~regout ;
wire \register_file1|Mux52~12_combout ;
wire \register_file1|Mux52~13_combout ;
wire \register_file1|Mux52~14_combout ;
wire \register_file1|Mux52~15_combout ;
wire \register_file1|memory[13][11]~regout ;
wire \register_file1|Mux52~16_combout ;
wire \register_file1|Mux52~17_combout ;
wire \register_file1|Mux52~18_combout ;
wire \register_file1|Mux52~19_combout ;
wire \register_file1|Mux20~0_combout ;
wire \register_file1|Mux20~1_combout ;
wire \register_file1|Mux20~2_combout ;
wire \register_file1|Mux20~3_combout ;
wire \register_file1|Mux20~4_combout ;
wire \register_file1|Mux20~5_combout ;
wire \register_file1|Mux20~6_combout ;
wire \register_file1|Mux20~7_combout ;
wire \register_file1|Mux20~8_combout ;
wire \register_file1|Mux20~9_combout ;
wire \register_file1|Mux20~10_combout ;
wire \register_file1|Mux20~11_combout ;
wire \register_file1|memory[26][12]~regout ;
wire \register_file1|memory[22][12]~regout ;
wire \register_file1|memory[18][12]~regout ;
wire \register_file1|Mux51~0_combout ;
wire \register_file1|memory[30][12]~regout ;
wire \register_file1|Mux51~1_combout ;
wire \register_file1|memory[21][12]~regout ;
wire \register_file1|memory[25][12]~regout ;
wire \register_file1|memory[17][12]~regout ;
wire \register_file1|Mux51~2_combout ;
wire \register_file1|memory[29][12]~regout ;
wire \register_file1|Mux51~3_combout ;
wire \register_file1|memory[24][12]~regout ;
wire \register_file1|memory[20][12]~regout ;
wire \register_file1|memory[16][12]~regout ;
wire \register_file1|Mux51~4_combout ;
wire \register_file1|memory[28][12]~regout ;
wire \register_file1|Mux51~5_combout ;
wire \register_file1|Mux51~6_combout ;
wire \register_file1|memory[23][12]~regout ;
wire \register_file1|memory[27][12]~regout ;
wire \register_file1|memory[19][12]~regout ;
wire \register_file1|Mux51~7_combout ;
wire \register_file1|memory[31][12]~regout ;
wire \register_file1|Mux51~8_combout ;
wire \register_file1|Mux51~9_combout ;
wire \register_file1|memory[9][12]~regout ;
wire \register_file1|memory[10][12]~regout ;
wire \register_file1|memory[8][12]~regout ;
wire \register_file1|Mux51~10_combout ;
wire \register_file1|memory[11][12]~regout ;
wire \register_file1|Mux51~11_combout ;
wire \register_file1|memory[6][12]~regout ;
wire \register_file1|Mux51~12_combout ;
wire \register_file1|Mux51~13_combout ;
wire \register_file1|Mux51~14_combout ;
wire \register_file1|Mux51~15_combout ;
wire \register_file1|memory[14][12]~regout ;
wire \register_file1|Mux51~16_combout ;
wire \register_file1|Mux51~17_combout ;
wire \register_file1|Mux51~18_combout ;
wire \register_file1|Mux51~19_combout ;
wire \register_file1|Mux19~0_combout ;
wire \register_file1|Mux19~1_combout ;
wire \register_file1|Mux19~2_combout ;
wire \register_file1|Mux19~3_combout ;
wire \register_file1|Mux19~4_combout ;
wire \register_file1|Mux19~5_combout ;
wire \register_file1|Mux19~6_combout ;
wire \register_file1|Mux19~7_combout ;
wire \register_file1|Mux19~8_combout ;
wire \register_file1|Mux19~9_combout ;
wire \register_file1|Mux19~10_combout ;
wire \register_file1|Mux19~11_combout ;
wire \register_file1|memory[21][13]~regout ;
wire \register_file1|memory[25][13]~regout ;
wire \register_file1|memory[17][13]~regout ;
wire \register_file1|Mux50~0_combout ;
wire \register_file1|memory[29][13]~regout ;
wire \register_file1|Mux50~1_combout ;
wire \register_file1|memory[26][13]~regout ;
wire \register_file1|memory[22][13]~regout ;
wire \register_file1|memory[18][13]~regout ;
wire \register_file1|Mux50~2_combout ;
wire \register_file1|memory[30][13]~regout ;
wire \register_file1|Mux50~3_combout ;
wire \register_file1|memory[24][13]~regout ;
wire \register_file1|memory[20][13]~regout ;
wire \register_file1|memory[16][13]~regout ;
wire \register_file1|Mux50~4_combout ;
wire \register_file1|memory[28][13]~regout ;
wire \register_file1|Mux50~5_combout ;
wire \register_file1|Mux50~6_combout ;
wire \register_file1|memory[23][13]~regout ;
wire \register_file1|memory[27][13]~regout ;
wire \register_file1|memory[19][13]~regout ;
wire \register_file1|Mux50~7_combout ;
wire \register_file1|memory[31][13]~regout ;
wire \register_file1|Mux50~8_combout ;
wire \register_file1|Mux50~9_combout ;
wire \register_file1|memory[5][13]~regout ;
wire \register_file1|memory[6][13]~regout ;
wire \register_file1|memory[4][13]~regout ;
wire \register_file1|Mux50~10_combout ;
wire \register_file1|memory[7][13]~regout ;
wire \register_file1|Mux50~11_combout ;
wire \register_file1|memory[10][13]~regout ;
wire \register_file1|Mux50~12_combout ;
wire \register_file1|Mux50~13_combout ;
wire \register_file1|Mux50~14_combout ;
wire \register_file1|Mux50~15_combout ;
wire \register_file1|memory[13][13]~regout ;
wire \register_file1|Mux50~16_combout ;
wire \register_file1|Mux50~17_combout ;
wire \register_file1|Mux50~18_combout ;
wire \register_file1|Mux50~19_combout ;
wire \register_file1|Mux18~0_combout ;
wire \register_file1|Mux18~1_combout ;
wire \register_file1|Mux18~2_combout ;
wire \register_file1|Mux18~3_combout ;
wire \register_file1|Mux18~4_combout ;
wire \register_file1|Mux18~5_combout ;
wire \register_file1|Mux18~6_combout ;
wire \register_file1|Mux18~7_combout ;
wire \register_file1|Mux18~8_combout ;
wire \register_file1|Mux18~9_combout ;
wire \register_file1|Mux18~10_combout ;
wire \register_file1|Mux18~11_combout ;
wire \register_file1|memory[26][14]~regout ;
wire \register_file1|memory[22][14]~regout ;
wire \register_file1|memory[18][14]~regout ;
wire \register_file1|Mux49~0_combout ;
wire \register_file1|memory[30][14]~regout ;
wire \register_file1|Mux49~1_combout ;
wire \register_file1|memory[21][14]~regout ;
wire \register_file1|memory[25][14]~regout ;
wire \register_file1|memory[17][14]~regout ;
wire \register_file1|Mux49~2_combout ;
wire \register_file1|memory[29][14]~regout ;
wire \register_file1|Mux49~3_combout ;
wire \register_file1|memory[24][14]~regout ;
wire \register_file1|memory[20][14]~regout ;
wire \register_file1|memory[16][14]~regout ;
wire \register_file1|Mux49~4_combout ;
wire \register_file1|memory[28][14]~regout ;
wire \register_file1|Mux49~5_combout ;
wire \register_file1|Mux49~6_combout ;
wire \register_file1|memory[23][14]~regout ;
wire \register_file1|memory[27][14]~regout ;
wire \register_file1|memory[19][14]~regout ;
wire \register_file1|Mux49~7_combout ;
wire \register_file1|memory[31][14]~regout ;
wire \register_file1|Mux49~8_combout ;
wire \register_file1|Mux49~9_combout ;
wire \register_file1|memory[9][14]~regout ;
wire \register_file1|memory[10][14]~regout ;
wire \register_file1|memory[8][14]~regout ;
wire \register_file1|Mux49~10_combout ;
wire \register_file1|memory[11][14]~regout ;
wire \register_file1|Mux49~11_combout ;
wire \register_file1|memory[6][14]~regout ;
wire \register_file1|Mux49~12_combout ;
wire \register_file1|Mux49~13_combout ;
wire \register_file1|Mux49~14_combout ;
wire \register_file1|Mux49~15_combout ;
wire \register_file1|memory[14][14]~regout ;
wire \register_file1|Mux49~16_combout ;
wire \register_file1|Mux49~17_combout ;
wire \register_file1|Mux49~18_combout ;
wire \register_file1|Mux49~19_combout ;
wire \register_file1|Mux17~0_combout ;
wire \register_file1|Mux17~1_combout ;
wire \register_file1|Mux17~2_combout ;
wire \register_file1|Mux17~3_combout ;
wire \register_file1|Mux17~4_combout ;
wire \register_file1|Mux17~5_combout ;
wire \register_file1|Mux17~6_combout ;
wire \register_file1|Mux17~7_combout ;
wire \register_file1|Mux17~8_combout ;
wire \register_file1|Mux17~9_combout ;
wire \register_file1|Mux17~10_combout ;
wire \register_file1|Mux17~11_combout ;
wire \register_file1|memory[21][15]~regout ;
wire \register_file1|memory[25][15]~regout ;
wire \register_file1|memory[17][15]~regout ;
wire \register_file1|Mux48~0_combout ;
wire \register_file1|memory[29][15]~regout ;
wire \register_file1|Mux48~1_combout ;
wire \register_file1|memory[26][15]~regout ;
wire \register_file1|memory[22][15]~regout ;
wire \register_file1|memory[18][15]~regout ;
wire \register_file1|Mux48~2_combout ;
wire \register_file1|memory[30][15]~regout ;
wire \register_file1|Mux48~3_combout ;
wire \register_file1|memory[24][15]~regout ;
wire \register_file1|memory[20][15]~regout ;
wire \register_file1|memory[16][15]~regout ;
wire \register_file1|Mux48~4_combout ;
wire \register_file1|memory[28][15]~regout ;
wire \register_file1|Mux48~5_combout ;
wire \register_file1|Mux48~6_combout ;
wire \register_file1|memory[23][15]~regout ;
wire \register_file1|memory[27][15]~regout ;
wire \register_file1|memory[19][15]~regout ;
wire \register_file1|Mux48~7_combout ;
wire \register_file1|memory[31][15]~regout ;
wire \register_file1|Mux48~8_combout ;
wire \register_file1|Mux48~9_combout ;
wire \register_file1|memory[5][15]~regout ;
wire \register_file1|memory[6][15]~regout ;
wire \register_file1|memory[4][15]~regout ;
wire \register_file1|Mux48~10_combout ;
wire \register_file1|memory[7][15]~regout ;
wire \register_file1|Mux48~11_combout ;
wire \register_file1|memory[10][15]~regout ;
wire \register_file1|Mux48~12_combout ;
wire \register_file1|Mux48~13_combout ;
wire \register_file1|Mux48~14_combout ;
wire \register_file1|Mux48~15_combout ;
wire \register_file1|memory[13][15]~regout ;
wire \register_file1|Mux48~16_combout ;
wire \register_file1|Mux48~17_combout ;
wire \register_file1|Mux48~18_combout ;
wire \register_file1|Mux48~19_combout ;
wire \register_file1|Mux16~0_combout ;
wire \register_file1|Mux16~1_combout ;
wire \register_file1|Mux16~2_combout ;
wire \register_file1|Mux16~3_combout ;
wire \register_file1|Mux16~4_combout ;
wire \register_file1|Mux16~5_combout ;
wire \register_file1|Mux16~6_combout ;
wire \register_file1|Mux16~7_combout ;
wire \register_file1|Mux16~8_combout ;
wire \register_file1|Mux16~9_combout ;
wire \register_file1|Mux16~10_combout ;
wire \register_file1|Mux16~11_combout ;
wire \register_file1|memory[26][16]~regout ;
wire \register_file1|memory[22][16]~regout ;
wire \register_file1|memory[18][16]~regout ;
wire \register_file1|Mux47~0_combout ;
wire \register_file1|memory[30][16]~regout ;
wire \register_file1|Mux47~1_combout ;
wire \register_file1|memory[21][16]~regout ;
wire \register_file1|memory[25][16]~regout ;
wire \register_file1|memory[17][16]~regout ;
wire \register_file1|Mux47~2_combout ;
wire \register_file1|memory[29][16]~regout ;
wire \register_file1|Mux47~3_combout ;
wire \register_file1|memory[24][16]~regout ;
wire \register_file1|memory[20][16]~regout ;
wire \register_file1|memory[16][16]~regout ;
wire \register_file1|Mux47~4_combout ;
wire \register_file1|memory[28][16]~regout ;
wire \register_file1|Mux47~5_combout ;
wire \register_file1|Mux47~6_combout ;
wire \register_file1|memory[23][16]~regout ;
wire \register_file1|memory[27][16]~regout ;
wire \register_file1|memory[19][16]~regout ;
wire \register_file1|Mux47~7_combout ;
wire \register_file1|memory[31][16]~regout ;
wire \register_file1|Mux47~8_combout ;
wire \register_file1|Mux47~9_combout ;
wire \register_file1|memory[9][16]~regout ;
wire \register_file1|memory[10][16]~regout ;
wire \register_file1|memory[8][16]~regout ;
wire \register_file1|Mux47~10_combout ;
wire \register_file1|memory[11][16]~regout ;
wire \register_file1|Mux47~11_combout ;
wire \register_file1|memory[6][16]~regout ;
wire \register_file1|Mux47~12_combout ;
wire \register_file1|Mux47~13_combout ;
wire \register_file1|Mux47~14_combout ;
wire \register_file1|Mux47~15_combout ;
wire \register_file1|memory[14][16]~regout ;
wire \register_file1|Mux47~16_combout ;
wire \register_file1|Mux47~17_combout ;
wire \register_file1|Mux47~18_combout ;
wire \register_file1|Mux47~19_combout ;
wire \register_file1|Mux15~0_combout ;
wire \register_file1|Mux15~1_combout ;
wire \register_file1|Mux15~2_combout ;
wire \register_file1|Mux15~3_combout ;
wire \register_file1|Mux15~4_combout ;
wire \register_file1|Mux15~5_combout ;
wire \register_file1|Mux15~6_combout ;
wire \register_file1|Mux15~7_combout ;
wire \register_file1|Mux15~8_combout ;
wire \register_file1|Mux15~9_combout ;
wire \register_file1|Mux15~10_combout ;
wire \register_file1|Mux15~11_combout ;
wire \register_file1|memory[21][17]~regout ;
wire \register_file1|memory[25][17]~regout ;
wire \register_file1|memory[17][17]~regout ;
wire \register_file1|Mux46~0_combout ;
wire \register_file1|memory[29][17]~regout ;
wire \register_file1|Mux46~1_combout ;
wire \register_file1|memory[26][17]~regout ;
wire \register_file1|memory[22][17]~regout ;
wire \register_file1|memory[18][17]~regout ;
wire \register_file1|Mux46~2_combout ;
wire \register_file1|memory[30][17]~regout ;
wire \register_file1|Mux46~3_combout ;
wire \register_file1|memory[24][17]~regout ;
wire \register_file1|memory[20][17]~regout ;
wire \register_file1|memory[16][17]~regout ;
wire \register_file1|Mux46~4_combout ;
wire \register_file1|memory[28][17]~regout ;
wire \register_file1|Mux46~5_combout ;
wire \register_file1|Mux46~6_combout ;
wire \register_file1|memory[23][17]~regout ;
wire \register_file1|memory[27][17]~regout ;
wire \register_file1|memory[19][17]~regout ;
wire \register_file1|Mux46~7_combout ;
wire \register_file1|memory[31][17]~regout ;
wire \register_file1|Mux46~8_combout ;
wire \register_file1|Mux46~9_combout ;
wire \register_file1|memory[5][17]~regout ;
wire \register_file1|memory[6][17]~regout ;
wire \register_file1|memory[4][17]~regout ;
wire \register_file1|Mux46~10_combout ;
wire \register_file1|memory[7][17]~regout ;
wire \register_file1|Mux46~11_combout ;
wire \register_file1|memory[10][17]~regout ;
wire \register_file1|Mux46~12_combout ;
wire \register_file1|Mux46~13_combout ;
wire \register_file1|Mux46~14_combout ;
wire \register_file1|Mux46~15_combout ;
wire \register_file1|memory[13][17]~regout ;
wire \register_file1|Mux46~16_combout ;
wire \register_file1|Mux46~17_combout ;
wire \register_file1|Mux46~18_combout ;
wire \register_file1|Mux46~19_combout ;
wire \register_file1|Mux14~0_combout ;
wire \register_file1|Mux14~1_combout ;
wire \register_file1|Mux14~2_combout ;
wire \register_file1|Mux14~3_combout ;
wire \register_file1|Mux14~4_combout ;
wire \register_file1|Mux14~5_combout ;
wire \register_file1|Mux14~6_combout ;
wire \register_file1|Mux14~7_combout ;
wire \register_file1|Mux14~8_combout ;
wire \register_file1|Mux14~9_combout ;
wire \register_file1|Mux14~10_combout ;
wire \register_file1|Mux14~11_combout ;
wire \register_file1|memory[26][18]~regout ;
wire \register_file1|memory[22][18]~regout ;
wire \register_file1|memory[18][18]~regout ;
wire \register_file1|Mux45~0_combout ;
wire \register_file1|memory[30][18]~regout ;
wire \register_file1|Mux45~1_combout ;
wire \register_file1|memory[21][18]~regout ;
wire \register_file1|memory[25][18]~regout ;
wire \register_file1|memory[17][18]~regout ;
wire \register_file1|Mux45~2_combout ;
wire \register_file1|memory[29][18]~regout ;
wire \register_file1|Mux45~3_combout ;
wire \register_file1|memory[24][18]~regout ;
wire \register_file1|memory[20][18]~regout ;
wire \register_file1|memory[16][18]~regout ;
wire \register_file1|Mux45~4_combout ;
wire \register_file1|memory[28][18]~regout ;
wire \register_file1|Mux45~5_combout ;
wire \register_file1|Mux45~6_combout ;
wire \register_file1|memory[23][18]~regout ;
wire \register_file1|memory[27][18]~regout ;
wire \register_file1|memory[19][18]~regout ;
wire \register_file1|Mux45~7_combout ;
wire \register_file1|memory[31][18]~regout ;
wire \register_file1|Mux45~8_combout ;
wire \register_file1|Mux45~9_combout ;
wire \register_file1|memory[9][18]~regout ;
wire \register_file1|memory[10][18]~regout ;
wire \register_file1|memory[8][18]~regout ;
wire \register_file1|Mux45~10_combout ;
wire \register_file1|memory[11][18]~regout ;
wire \register_file1|Mux45~11_combout ;
wire \register_file1|memory[6][18]~regout ;
wire \register_file1|Mux45~12_combout ;
wire \register_file1|Mux45~13_combout ;
wire \register_file1|Mux45~14_combout ;
wire \register_file1|Mux45~15_combout ;
wire \register_file1|memory[14][18]~regout ;
wire \register_file1|Mux45~16_combout ;
wire \register_file1|Mux45~17_combout ;
wire \register_file1|Mux45~18_combout ;
wire \register_file1|Mux45~19_combout ;
wire \register_file1|Mux13~0_combout ;
wire \register_file1|Mux13~1_combout ;
wire \register_file1|Mux13~2_combout ;
wire \register_file1|Mux13~3_combout ;
wire \register_file1|Mux13~4_combout ;
wire \register_file1|Mux13~5_combout ;
wire \register_file1|Mux13~6_combout ;
wire \register_file1|Mux13~7_combout ;
wire \register_file1|Mux13~8_combout ;
wire \register_file1|Mux13~9_combout ;
wire \register_file1|Mux13~10_combout ;
wire \register_file1|Mux13~11_combout ;
wire \register_file1|memory[21][19]~regout ;
wire \register_file1|memory[25][19]~regout ;
wire \register_file1|memory[17][19]~regout ;
wire \register_file1|Mux44~0_combout ;
wire \register_file1|memory[29][19]~regout ;
wire \register_file1|Mux44~1_combout ;
wire \register_file1|memory[26][19]~regout ;
wire \register_file1|memory[22][19]~regout ;
wire \register_file1|memory[18][19]~regout ;
wire \register_file1|Mux44~2_combout ;
wire \register_file1|memory[30][19]~regout ;
wire \register_file1|Mux44~3_combout ;
wire \register_file1|memory[24][19]~regout ;
wire \register_file1|memory[20][19]~regout ;
wire \register_file1|memory[16][19]~regout ;
wire \register_file1|Mux44~4_combout ;
wire \register_file1|memory[28][19]~regout ;
wire \register_file1|Mux44~5_combout ;
wire \register_file1|Mux44~6_combout ;
wire \register_file1|memory[23][19]~regout ;
wire \register_file1|memory[27][19]~regout ;
wire \register_file1|memory[19][19]~regout ;
wire \register_file1|Mux44~7_combout ;
wire \register_file1|memory[31][19]~regout ;
wire \register_file1|Mux44~8_combout ;
wire \register_file1|Mux44~9_combout ;
wire \register_file1|memory[5][19]~regout ;
wire \register_file1|memory[6][19]~regout ;
wire \register_file1|memory[4][19]~regout ;
wire \register_file1|Mux44~10_combout ;
wire \register_file1|memory[7][19]~regout ;
wire \register_file1|Mux44~11_combout ;
wire \register_file1|memory[10][19]~regout ;
wire \register_file1|Mux44~12_combout ;
wire \register_file1|Mux44~13_combout ;
wire \register_file1|Mux44~14_combout ;
wire \register_file1|Mux44~15_combout ;
wire \register_file1|memory[13][19]~regout ;
wire \register_file1|Mux44~16_combout ;
wire \register_file1|Mux44~17_combout ;
wire \register_file1|Mux44~18_combout ;
wire \register_file1|Mux44~19_combout ;
wire \register_file1|Mux12~0_combout ;
wire \register_file1|Mux12~1_combout ;
wire \register_file1|Mux12~2_combout ;
wire \register_file1|Mux12~3_combout ;
wire \register_file1|Mux12~4_combout ;
wire \register_file1|Mux12~5_combout ;
wire \register_file1|Mux12~6_combout ;
wire \register_file1|Mux12~7_combout ;
wire \register_file1|Mux12~8_combout ;
wire \register_file1|Mux12~9_combout ;
wire \register_file1|Mux12~10_combout ;
wire \register_file1|Mux12~11_combout ;
wire \register_file1|memory[26][20]~regout ;
wire \register_file1|memory[22][20]~regout ;
wire \register_file1|memory[18][20]~regout ;
wire \register_file1|Mux43~0_combout ;
wire \register_file1|memory[30][20]~regout ;
wire \register_file1|Mux43~1_combout ;
wire \register_file1|memory[21][20]~regout ;
wire \register_file1|memory[25][20]~regout ;
wire \register_file1|memory[17][20]~regout ;
wire \register_file1|Mux43~2_combout ;
wire \register_file1|memory[29][20]~regout ;
wire \register_file1|Mux43~3_combout ;
wire \register_file1|memory[24][20]~regout ;
wire \register_file1|memory[20][20]~regout ;
wire \register_file1|memory[16][20]~regout ;
wire \register_file1|Mux43~4_combout ;
wire \register_file1|memory[28][20]~regout ;
wire \register_file1|Mux43~5_combout ;
wire \register_file1|Mux43~6_combout ;
wire \register_file1|memory[23][20]~regout ;
wire \register_file1|memory[27][20]~regout ;
wire \register_file1|memory[19][20]~regout ;
wire \register_file1|Mux43~7_combout ;
wire \register_file1|memory[31][20]~regout ;
wire \register_file1|Mux43~8_combout ;
wire \register_file1|Mux43~9_combout ;
wire \register_file1|memory[9][20]~regout ;
wire \register_file1|memory[10][20]~regout ;
wire \register_file1|memory[8][20]~regout ;
wire \register_file1|Mux43~10_combout ;
wire \register_file1|memory[11][20]~regout ;
wire \register_file1|Mux43~11_combout ;
wire \register_file1|memory[6][20]~regout ;
wire \register_file1|Mux43~12_combout ;
wire \register_file1|Mux43~13_combout ;
wire \register_file1|Mux43~14_combout ;
wire \register_file1|Mux43~15_combout ;
wire \register_file1|memory[14][20]~regout ;
wire \register_file1|Mux43~16_combout ;
wire \register_file1|Mux43~17_combout ;
wire \register_file1|Mux43~18_combout ;
wire \register_file1|Mux43~19_combout ;
wire \register_file1|Mux11~0_combout ;
wire \register_file1|Mux11~1_combout ;
wire \register_file1|Mux11~2_combout ;
wire \register_file1|Mux11~3_combout ;
wire \register_file1|Mux11~4_combout ;
wire \register_file1|Mux11~5_combout ;
wire \register_file1|Mux11~6_combout ;
wire \register_file1|Mux11~7_combout ;
wire \register_file1|Mux11~8_combout ;
wire \register_file1|Mux11~9_combout ;
wire \register_file1|Mux11~10_combout ;
wire \register_file1|Mux11~11_combout ;
wire \register_file1|memory[21][21]~regout ;
wire \register_file1|memory[25][21]~regout ;
wire \register_file1|memory[17][21]~regout ;
wire \register_file1|Mux42~0_combout ;
wire \register_file1|memory[29][21]~regout ;
wire \register_file1|Mux42~1_combout ;
wire \register_file1|memory[26][21]~regout ;
wire \register_file1|memory[22][21]~regout ;
wire \register_file1|memory[18][21]~regout ;
wire \register_file1|Mux42~2_combout ;
wire \register_file1|memory[30][21]~regout ;
wire \register_file1|Mux42~3_combout ;
wire \register_file1|memory[24][21]~regout ;
wire \register_file1|memory[20][21]~regout ;
wire \register_file1|memory[16][21]~regout ;
wire \register_file1|Mux42~4_combout ;
wire \register_file1|memory[28][21]~regout ;
wire \register_file1|Mux42~5_combout ;
wire \register_file1|Mux42~6_combout ;
wire \register_file1|memory[23][21]~regout ;
wire \register_file1|memory[27][21]~regout ;
wire \register_file1|memory[19][21]~regout ;
wire \register_file1|Mux42~7_combout ;
wire \register_file1|memory[31][21]~regout ;
wire \register_file1|Mux42~8_combout ;
wire \register_file1|Mux42~9_combout ;
wire \register_file1|memory[5][21]~regout ;
wire \register_file1|memory[6][21]~regout ;
wire \register_file1|memory[4][21]~regout ;
wire \register_file1|Mux42~10_combout ;
wire \register_file1|memory[7][21]~regout ;
wire \register_file1|Mux42~11_combout ;
wire \register_file1|memory[10][21]~regout ;
wire \register_file1|Mux42~12_combout ;
wire \register_file1|Mux42~13_combout ;
wire \register_file1|Mux42~14_combout ;
wire \register_file1|Mux42~15_combout ;
wire \register_file1|memory[13][21]~regout ;
wire \register_file1|Mux42~16_combout ;
wire \register_file1|Mux42~17_combout ;
wire \register_file1|Mux42~18_combout ;
wire \register_file1|Mux42~19_combout ;
wire \register_file1|Mux10~0_combout ;
wire \register_file1|Mux10~1_combout ;
wire \register_file1|Mux10~2_combout ;
wire \register_file1|Mux10~3_combout ;
wire \register_file1|Mux10~4_combout ;
wire \register_file1|Mux10~5_combout ;
wire \register_file1|Mux10~6_combout ;
wire \register_file1|Mux10~7_combout ;
wire \register_file1|Mux10~8_combout ;
wire \register_file1|Mux10~9_combout ;
wire \register_file1|Mux10~10_combout ;
wire \register_file1|Mux10~11_combout ;
wire \register_file1|memory[26][22]~regout ;
wire \register_file1|memory[25][22]~regout ;
wire \register_file1|memory[24][22]~regout ;
wire \register_file1|Mux41~0_combout ;
wire \register_file1|memory[27][22]~regout ;
wire \register_file1|Mux41~1_combout ;
wire \register_file1|memory[21][22]~regout ;
wire \register_file1|memory[22][22]~regout ;
wire \register_file1|memory[20][22]~regout ;
wire \register_file1|Mux41~2_combout ;
wire \register_file1|memory[23][22]~regout ;
wire \register_file1|Mux41~3_combout ;
wire \register_file1|memory[18][22]~regout ;
wire \register_file1|memory[17][22]~regout ;
wire \register_file1|memory[16][22]~regout ;
wire \register_file1|Mux41~4_combout ;
wire \register_file1|memory[19][22]~regout ;
wire \register_file1|Mux41~5_combout ;
wire \register_file1|Mux41~6_combout ;
wire \register_file1|memory[29][22]~regout ;
wire \register_file1|memory[30][22]~regout ;
wire \register_file1|memory[28][22]~regout ;
wire \register_file1|Mux41~7_combout ;
wire \register_file1|memory[31][22]~regout ;
wire \register_file1|Mux41~8_combout ;
wire \register_file1|Mux41~9_combout ;
wire \register_file1|memory[9][22]~regout ;
wire \register_file1|memory[10][22]~regout ;
wire \register_file1|memory[8][22]~regout ;
wire \register_file1|Mux41~10_combout ;
wire \register_file1|memory[11][22]~regout ;
wire \register_file1|Mux41~11_combout ;
wire \register_file1|memory[6][22]~regout ;
wire \register_file1|Mux41~12_combout ;
wire \register_file1|Mux41~13_combout ;
wire \register_file1|Mux41~14_combout ;
wire \register_file1|Mux41~15_combout ;
wire \register_file1|memory[14][22]~regout ;
wire \register_file1|Mux41~16_combout ;
wire \register_file1|Mux41~17_combout ;
wire \register_file1|Mux41~18_combout ;
wire \register_file1|Mux41~19_combout ;
wire \register_file1|Mux9~0_combout ;
wire \register_file1|Mux9~1_combout ;
wire \register_file1|Mux9~2_combout ;
wire \register_file1|Mux9~3_combout ;
wire \register_file1|Mux9~4_combout ;
wire \register_file1|Mux9~5_combout ;
wire \register_file1|Mux9~6_combout ;
wire \register_file1|Mux9~7_combout ;
wire \register_file1|Mux9~8_combout ;
wire \register_file1|Mux9~9_combout ;
wire \register_file1|Mux9~10_combout ;
wire \register_file1|Mux9~11_combout ;
wire \register_file1|memory[22][23]~regout ;
wire \register_file1|memory[26][23]~regout ;
wire \register_file1|memory[18][23]~regout ;
wire \register_file1|Mux40~0_combout ;
wire \register_file1|memory[30][23]~regout ;
wire \register_file1|Mux40~1_combout ;
wire \register_file1|memory[25][23]~regout ;
wire \register_file1|memory[21][23]~regout ;
wire \register_file1|memory[17][23]~regout ;
wire \register_file1|Mux40~2_combout ;
wire \register_file1|memory[29][23]~regout ;
wire \register_file1|Mux40~3_combout ;
wire \register_file1|memory[20][23]~regout ;
wire \register_file1|memory[24][23]~regout ;
wire \register_file1|memory[16][23]~regout ;
wire \register_file1|Mux40~4_combout ;
wire \register_file1|memory[28][23]~regout ;
wire \register_file1|Mux40~5_combout ;
wire \register_file1|Mux40~6_combout ;
wire \register_file1|memory[27][23]~regout ;
wire \register_file1|memory[23][23]~regout ;
wire \register_file1|memory[19][23]~regout ;
wire \register_file1|Mux40~7_combout ;
wire \register_file1|memory[31][23]~regout ;
wire \register_file1|Mux40~8_combout ;
wire \register_file1|Mux40~9_combout ;
wire \register_file1|memory[5][23]~regout ;
wire \register_file1|memory[6][23]~regout ;
wire \register_file1|memory[4][23]~regout ;
wire \register_file1|Mux40~10_combout ;
wire \register_file1|memory[7][23]~regout ;
wire \register_file1|Mux40~11_combout ;
wire \register_file1|memory[10][23]~regout ;
wire \register_file1|Mux40~12_combout ;
wire \register_file1|Mux40~13_combout ;
wire \register_file1|Mux40~14_combout ;
wire \register_file1|Mux40~15_combout ;
wire \register_file1|memory[13][23]~regout ;
wire \register_file1|Mux40~16_combout ;
wire \register_file1|Mux40~17_combout ;
wire \register_file1|Mux40~18_combout ;
wire \register_file1|Mux40~19_combout ;
wire \register_file1|Mux8~0_combout ;
wire \register_file1|Mux8~1_combout ;
wire \register_file1|Mux8~2_combout ;
wire \register_file1|Mux8~3_combout ;
wire \register_file1|Mux8~4_combout ;
wire \register_file1|Mux8~5_combout ;
wire \register_file1|Mux8~6_combout ;
wire \register_file1|Mux8~7_combout ;
wire \register_file1|Mux8~8_combout ;
wire \register_file1|Mux8~9_combout ;
wire \register_file1|Mux8~10_combout ;
wire \register_file1|Mux8~11_combout ;
wire \register_file1|memory[22][24]~regout ;
wire \register_file1|memory[21][24]~regout ;
wire \register_file1|memory[20][24]~regout ;
wire \register_file1|Mux39~0_combout ;
wire \register_file1|memory[23][24]~regout ;
wire \register_file1|Mux39~1_combout ;
wire \register_file1|memory[25][24]~regout ;
wire \register_file1|memory[26][24]~regout ;
wire \register_file1|memory[24][24]~regout ;
wire \register_file1|Mux39~2_combout ;
wire \register_file1|memory[27][24]~regout ;
wire \register_file1|Mux39~3_combout ;
wire \register_file1|memory[17][24]~regout ;
wire \register_file1|memory[18][24]~regout ;
wire \register_file1|memory[16][24]~regout ;
wire \register_file1|Mux39~4_combout ;
wire \register_file1|memory[19][24]~regout ;
wire \register_file1|Mux39~5_combout ;
wire \register_file1|Mux39~6_combout ;
wire \register_file1|memory[30][24]~regout ;
wire \register_file1|memory[29][24]~regout ;
wire \register_file1|memory[28][24]~regout ;
wire \register_file1|Mux39~7_combout ;
wire \register_file1|memory[31][24]~regout ;
wire \register_file1|Mux39~8_combout ;
wire \register_file1|Mux39~9_combout ;
wire \register_file1|memory[9][24]~regout ;
wire \register_file1|memory[10][24]~regout ;
wire \register_file1|memory[8][24]~regout ;
wire \register_file1|Mux39~10_combout ;
wire \register_file1|memory[11][24]~regout ;
wire \register_file1|Mux39~11_combout ;
wire \register_file1|memory[6][24]~regout ;
wire \register_file1|Mux39~12_combout ;
wire \register_file1|Mux39~13_combout ;
wire \register_file1|Mux39~14_combout ;
wire \register_file1|Mux39~15_combout ;
wire \register_file1|memory[14][24]~regout ;
wire \register_file1|Mux39~16_combout ;
wire \register_file1|Mux39~17_combout ;
wire \register_file1|Mux39~18_combout ;
wire \register_file1|Mux39~19_combout ;
wire \register_file1|Mux7~0_combout ;
wire \register_file1|Mux7~1_combout ;
wire \register_file1|Mux7~2_combout ;
wire \register_file1|Mux7~3_combout ;
wire \register_file1|Mux7~4_combout ;
wire \register_file1|Mux7~5_combout ;
wire \register_file1|Mux7~6_combout ;
wire \register_file1|Mux7~7_combout ;
wire \register_file1|Mux7~8_combout ;
wire \register_file1|Mux7~9_combout ;
wire \register_file1|Mux7~10_combout ;
wire \register_file1|Mux7~11_combout ;
wire \register_file1|memory[21][25]~regout ;
wire \register_file1|memory[25][25]~regout ;
wire \register_file1|memory[17][25]~regout ;
wire \register_file1|Mux38~0_combout ;
wire \register_file1|memory[29][25]~regout ;
wire \register_file1|Mux38~1_combout ;
wire \register_file1|memory[26][25]~regout ;
wire \register_file1|memory[22][25]~regout ;
wire \register_file1|memory[18][25]~regout ;
wire \register_file1|Mux38~2_combout ;
wire \register_file1|memory[30][25]~regout ;
wire \register_file1|Mux38~3_combout ;
wire \register_file1|memory[24][25]~regout ;
wire \register_file1|memory[20][25]~regout ;
wire \register_file1|memory[16][25]~regout ;
wire \register_file1|Mux38~4_combout ;
wire \register_file1|memory[28][25]~regout ;
wire \register_file1|Mux38~5_combout ;
wire \register_file1|Mux38~6_combout ;
wire \register_file1|memory[23][25]~regout ;
wire \register_file1|memory[27][25]~regout ;
wire \register_file1|memory[19][25]~regout ;
wire \register_file1|Mux38~7_combout ;
wire \register_file1|memory[31][25]~regout ;
wire \register_file1|Mux38~8_combout ;
wire \register_file1|Mux38~9_combout ;
wire \register_file1|memory[5][25]~regout ;
wire \register_file1|memory[6][25]~regout ;
wire \register_file1|memory[4][25]~regout ;
wire \register_file1|Mux38~10_combout ;
wire \register_file1|memory[7][25]~regout ;
wire \register_file1|Mux38~11_combout ;
wire \register_file1|memory[10][25]~regout ;
wire \register_file1|Mux38~12_combout ;
wire \register_file1|Mux38~13_combout ;
wire \register_file1|Mux38~14_combout ;
wire \register_file1|Mux38~15_combout ;
wire \register_file1|memory[13][25]~regout ;
wire \register_file1|Mux38~16_combout ;
wire \register_file1|Mux38~17_combout ;
wire \register_file1|Mux38~18_combout ;
wire \register_file1|Mux38~19_combout ;
wire \register_file1|Mux6~0_combout ;
wire \register_file1|Mux6~1_combout ;
wire \register_file1|Mux6~2_combout ;
wire \register_file1|Mux6~3_combout ;
wire \register_file1|Mux6~4_combout ;
wire \register_file1|Mux6~5_combout ;
wire \register_file1|Mux6~6_combout ;
wire \register_file1|Mux6~7_combout ;
wire \register_file1|Mux6~8_combout ;
wire \register_file1|Mux6~9_combout ;
wire \register_file1|Mux6~10_combout ;
wire \register_file1|Mux6~11_combout ;
wire \register_file1|memory[26][26]~regout ;
wire \register_file1|memory[25][26]~regout ;
wire \register_file1|memory[24][26]~regout ;
wire \register_file1|Mux37~0_combout ;
wire \register_file1|memory[27][26]~regout ;
wire \register_file1|Mux37~1_combout ;
wire \register_file1|memory[21][26]~regout ;
wire \register_file1|memory[22][26]~regout ;
wire \register_file1|memory[20][26]~regout ;
wire \register_file1|Mux37~2_combout ;
wire \register_file1|memory[23][26]~regout ;
wire \register_file1|Mux37~3_combout ;
wire \register_file1|memory[18][26]~regout ;
wire \register_file1|memory[17][26]~regout ;
wire \register_file1|memory[16][26]~regout ;
wire \register_file1|Mux37~4_combout ;
wire \register_file1|memory[19][26]~regout ;
wire \register_file1|Mux37~5_combout ;
wire \register_file1|Mux37~6_combout ;
wire \register_file1|memory[29][26]~regout ;
wire \register_file1|memory[30][26]~regout ;
wire \register_file1|memory[28][26]~regout ;
wire \register_file1|Mux37~7_combout ;
wire \register_file1|memory[31][26]~regout ;
wire \register_file1|Mux37~8_combout ;
wire \register_file1|Mux37~9_combout ;
wire \register_file1|memory[9][26]~regout ;
wire \register_file1|memory[10][26]~regout ;
wire \register_file1|memory[8][26]~regout ;
wire \register_file1|Mux37~10_combout ;
wire \register_file1|memory[11][26]~regout ;
wire \register_file1|Mux37~11_combout ;
wire \register_file1|memory[6][26]~regout ;
wire \register_file1|Mux37~12_combout ;
wire \register_file1|Mux37~13_combout ;
wire \register_file1|Mux37~14_combout ;
wire \register_file1|Mux37~15_combout ;
wire \register_file1|memory[14][26]~regout ;
wire \register_file1|Mux37~16_combout ;
wire \register_file1|Mux37~17_combout ;
wire \register_file1|Mux37~18_combout ;
wire \register_file1|Mux37~19_combout ;
wire \register_file1|Mux5~0_combout ;
wire \register_file1|Mux5~1_combout ;
wire \register_file1|Mux5~2_combout ;
wire \register_file1|Mux5~3_combout ;
wire \register_file1|Mux5~4_combout ;
wire \register_file1|Mux5~5_combout ;
wire \register_file1|Mux5~6_combout ;
wire \register_file1|Mux5~7_combout ;
wire \register_file1|Mux5~8_combout ;
wire \register_file1|Mux5~9_combout ;
wire \register_file1|Mux5~10_combout ;
wire \register_file1|Mux5~11_combout ;
wire \register_file1|memory[22][27]~regout ;
wire \register_file1|memory[26][27]~regout ;
wire \register_file1|memory[18][27]~regout ;
wire \register_file1|Mux36~0_combout ;
wire \register_file1|memory[30][27]~regout ;
wire \register_file1|Mux36~1_combout ;
wire \register_file1|memory[25][27]~regout ;
wire \register_file1|memory[21][27]~regout ;
wire \register_file1|memory[17][27]~regout ;
wire \register_file1|Mux36~2_combout ;
wire \register_file1|memory[29][27]~regout ;
wire \register_file1|Mux36~3_combout ;
wire \register_file1|memory[20][27]~regout ;
wire \register_file1|memory[24][27]~regout ;
wire \register_file1|memory[16][27]~regout ;
wire \register_file1|Mux36~4_combout ;
wire \register_file1|memory[28][27]~regout ;
wire \register_file1|Mux36~5_combout ;
wire \register_file1|Mux36~6_combout ;
wire \register_file1|memory[27][27]~regout ;
wire \register_file1|memory[23][27]~regout ;
wire \register_file1|memory[19][27]~regout ;
wire \register_file1|Mux36~7_combout ;
wire \register_file1|memory[31][27]~regout ;
wire \register_file1|Mux36~8_combout ;
wire \register_file1|Mux36~9_combout ;
wire \register_file1|memory[5][27]~regout ;
wire \register_file1|memory[6][27]~regout ;
wire \register_file1|memory[4][27]~regout ;
wire \register_file1|Mux36~10_combout ;
wire \register_file1|memory[7][27]~regout ;
wire \register_file1|Mux36~11_combout ;
wire \register_file1|memory[10][27]~regout ;
wire \register_file1|Mux36~12_combout ;
wire \register_file1|Mux36~13_combout ;
wire \register_file1|Mux36~14_combout ;
wire \register_file1|Mux36~15_combout ;
wire \register_file1|memory[13][27]~regout ;
wire \register_file1|Mux36~16_combout ;
wire \register_file1|Mux36~17_combout ;
wire \register_file1|Mux36~18_combout ;
wire \register_file1|Mux36~19_combout ;
wire \register_file1|Mux4~0_combout ;
wire \register_file1|Mux4~1_combout ;
wire \register_file1|Mux4~2_combout ;
wire \register_file1|Mux4~3_combout ;
wire \register_file1|Mux4~4_combout ;
wire \register_file1|Mux4~5_combout ;
wire \register_file1|Mux4~6_combout ;
wire \register_file1|Mux4~7_combout ;
wire \register_file1|Mux4~8_combout ;
wire \register_file1|Mux4~9_combout ;
wire \register_file1|Mux4~10_combout ;
wire \register_file1|Mux4~11_combout ;
wire \register_file1|memory[22][28]~regout ;
wire \register_file1|memory[21][28]~regout ;
wire \register_file1|memory[20][28]~regout ;
wire \register_file1|Mux35~0_combout ;
wire \register_file1|memory[23][28]~regout ;
wire \register_file1|Mux35~1_combout ;
wire \register_file1|memory[25][28]~regout ;
wire \register_file1|memory[26][28]~regout ;
wire \register_file1|memory[24][28]~regout ;
wire \register_file1|Mux35~2_combout ;
wire \register_file1|memory[27][28]~regout ;
wire \register_file1|Mux35~3_combout ;
wire \register_file1|memory[17][28]~regout ;
wire \register_file1|memory[18][28]~regout ;
wire \register_file1|memory[16][28]~regout ;
wire \register_file1|Mux35~4_combout ;
wire \register_file1|memory[19][28]~regout ;
wire \register_file1|Mux35~5_combout ;
wire \register_file1|Mux35~6_combout ;
wire \register_file1|memory[30][28]~regout ;
wire \register_file1|memory[29][28]~regout ;
wire \register_file1|memory[28][28]~regout ;
wire \register_file1|Mux35~7_combout ;
wire \register_file1|memory[31][28]~regout ;
wire \register_file1|Mux35~8_combout ;
wire \register_file1|Mux35~9_combout ;
wire \register_file1|memory[9][28]~regout ;
wire \register_file1|memory[10][28]~regout ;
wire \register_file1|memory[8][28]~regout ;
wire \register_file1|Mux35~10_combout ;
wire \register_file1|memory[11][28]~regout ;
wire \register_file1|Mux35~11_combout ;
wire \register_file1|memory[6][28]~regout ;
wire \register_file1|Mux35~12_combout ;
wire \register_file1|Mux35~13_combout ;
wire \register_file1|Mux35~14_combout ;
wire \register_file1|Mux35~15_combout ;
wire \register_file1|memory[14][28]~regout ;
wire \register_file1|Mux35~16_combout ;
wire \register_file1|Mux35~17_combout ;
wire \register_file1|Mux35~18_combout ;
wire \register_file1|Mux35~19_combout ;
wire \register_file1|Mux3~0_combout ;
wire \register_file1|Mux3~1_combout ;
wire \register_file1|Mux3~2_combout ;
wire \register_file1|Mux3~3_combout ;
wire \register_file1|Mux3~4_combout ;
wire \register_file1|Mux3~5_combout ;
wire \register_file1|Mux3~6_combout ;
wire \register_file1|Mux3~7_combout ;
wire \register_file1|Mux3~8_combout ;
wire \register_file1|Mux3~9_combout ;
wire \register_file1|Mux3~10_combout ;
wire \register_file1|Mux3~11_combout ;
wire \register_file1|memory[21][29]~regout ;
wire \register_file1|memory[25][29]~regout ;
wire \register_file1|memory[17][29]~regout ;
wire \register_file1|Mux34~0_combout ;
wire \register_file1|memory[29][29]~regout ;
wire \register_file1|Mux34~1_combout ;
wire \register_file1|memory[26][29]~regout ;
wire \register_file1|memory[22][29]~regout ;
wire \register_file1|memory[18][29]~regout ;
wire \register_file1|Mux34~2_combout ;
wire \register_file1|memory[30][29]~regout ;
wire \register_file1|Mux34~3_combout ;
wire \register_file1|memory[24][29]~regout ;
wire \register_file1|memory[20][29]~regout ;
wire \register_file1|memory[16][29]~regout ;
wire \register_file1|Mux34~4_combout ;
wire \register_file1|memory[28][29]~regout ;
wire \register_file1|Mux34~5_combout ;
wire \register_file1|Mux34~6_combout ;
wire \register_file1|memory[23][29]~regout ;
wire \register_file1|memory[27][29]~regout ;
wire \register_file1|memory[19][29]~regout ;
wire \register_file1|Mux34~7_combout ;
wire \register_file1|memory[31][29]~regout ;
wire \register_file1|Mux34~8_combout ;
wire \register_file1|Mux34~9_combout ;
wire \register_file1|memory[5][29]~regout ;
wire \register_file1|memory[6][29]~regout ;
wire \register_file1|memory[4][29]~regout ;
wire \register_file1|Mux34~10_combout ;
wire \register_file1|memory[7][29]~regout ;
wire \register_file1|Mux34~11_combout ;
wire \register_file1|memory[10][29]~regout ;
wire \register_file1|Mux34~12_combout ;
wire \register_file1|Mux34~13_combout ;
wire \register_file1|Mux34~14_combout ;
wire \register_file1|Mux34~15_combout ;
wire \register_file1|memory[13][29]~regout ;
wire \register_file1|Mux34~16_combout ;
wire \register_file1|Mux34~17_combout ;
wire \register_file1|Mux34~18_combout ;
wire \register_file1|Mux34~19_combout ;
wire \register_file1|Mux2~0_combout ;
wire \register_file1|Mux2~1_combout ;
wire \register_file1|Mux2~2_combout ;
wire \register_file1|Mux2~3_combout ;
wire \register_file1|Mux2~4_combout ;
wire \register_file1|Mux2~5_combout ;
wire \register_file1|Mux2~6_combout ;
wire \register_file1|Mux2~7_combout ;
wire \register_file1|Mux2~8_combout ;
wire \register_file1|Mux2~9_combout ;
wire \register_file1|Mux2~10_combout ;
wire \register_file1|Mux2~11_combout ;
wire \register_file1|memory[26][30]~regout ;
wire \register_file1|memory[25][30]~regout ;
wire \register_file1|memory[24][30]~regout ;
wire \register_file1|Mux33~0_combout ;
wire \register_file1|memory[27][30]~regout ;
wire \register_file1|Mux33~1_combout ;
wire \register_file1|memory[21][30]~regout ;
wire \register_file1|memory[22][30]~regout ;
wire \register_file1|memory[20][30]~regout ;
wire \register_file1|Mux33~2_combout ;
wire \register_file1|memory[23][30]~regout ;
wire \register_file1|Mux33~3_combout ;
wire \register_file1|memory[18][30]~regout ;
wire \register_file1|memory[17][30]~regout ;
wire \register_file1|memory[16][30]~regout ;
wire \register_file1|Mux33~4_combout ;
wire \register_file1|memory[19][30]~regout ;
wire \register_file1|Mux33~5_combout ;
wire \register_file1|Mux33~6_combout ;
wire \register_file1|memory[29][30]~regout ;
wire \register_file1|memory[30][30]~regout ;
wire \register_file1|memory[28][30]~regout ;
wire \register_file1|Mux33~7_combout ;
wire \register_file1|memory[31][30]~regout ;
wire \register_file1|Mux33~8_combout ;
wire \register_file1|Mux33~9_combout ;
wire \register_file1|memory[9][30]~regout ;
wire \register_file1|memory[10][30]~regout ;
wire \register_file1|memory[8][30]~regout ;
wire \register_file1|Mux33~10_combout ;
wire \register_file1|memory[11][30]~regout ;
wire \register_file1|Mux33~11_combout ;
wire \register_file1|memory[6][30]~regout ;
wire \register_file1|Mux33~12_combout ;
wire \register_file1|Mux33~13_combout ;
wire \register_file1|Mux33~14_combout ;
wire \register_file1|Mux33~15_combout ;
wire \register_file1|memory[14][30]~regout ;
wire \register_file1|Mux33~16_combout ;
wire \register_file1|Mux33~17_combout ;
wire \register_file1|Mux33~18_combout ;
wire \register_file1|Mux33~19_combout ;
wire \register_file1|Mux1~0_combout ;
wire \register_file1|Mux1~1_combout ;
wire \register_file1|Mux1~2_combout ;
wire \register_file1|Mux1~3_combout ;
wire \register_file1|Mux1~4_combout ;
wire \register_file1|Mux1~5_combout ;
wire \register_file1|Mux1~6_combout ;
wire \register_file1|Mux1~7_combout ;
wire \register_file1|Mux1~8_combout ;
wire \register_file1|Mux1~9_combout ;
wire \register_file1|Mux1~10_combout ;
wire \register_file1|Mux1~11_combout ;
wire \register_file1|memory[22][31]~regout ;
wire \register_file1|memory[26][31]~regout ;
wire \register_file1|memory[18][31]~regout ;
wire \register_file1|Mux32~0_combout ;
wire \register_file1|memory[30][31]~regout ;
wire \register_file1|Mux32~1_combout ;
wire \register_file1|memory[25][31]~regout ;
wire \register_file1|memory[21][31]~regout ;
wire \register_file1|memory[17][31]~regout ;
wire \register_file1|Mux32~2_combout ;
wire \register_file1|memory[29][31]~regout ;
wire \register_file1|Mux32~3_combout ;
wire \register_file1|memory[20][31]~regout ;
wire \register_file1|memory[24][31]~regout ;
wire \register_file1|memory[16][31]~regout ;
wire \register_file1|Mux32~4_combout ;
wire \register_file1|memory[28][31]~regout ;
wire \register_file1|Mux32~5_combout ;
wire \register_file1|Mux32~6_combout ;
wire \register_file1|memory[27][31]~regout ;
wire \register_file1|memory[23][31]~regout ;
wire \register_file1|memory[19][31]~regout ;
wire \register_file1|Mux32~7_combout ;
wire \register_file1|memory[31][31]~regout ;
wire \register_file1|Mux32~8_combout ;
wire \register_file1|Mux32~9_combout ;
wire \register_file1|memory[5][31]~regout ;
wire \register_file1|memory[6][31]~regout ;
wire \register_file1|memory[4][31]~regout ;
wire \register_file1|Mux32~10_combout ;
wire \register_file1|memory[7][31]~regout ;
wire \register_file1|Mux32~11_combout ;
wire \register_file1|memory[10][31]~regout ;
wire \register_file1|Mux32~12_combout ;
wire \register_file1|Mux32~13_combout ;
wire \register_file1|Mux32~14_combout ;
wire \register_file1|Mux32~15_combout ;
wire \register_file1|memory[13][31]~regout ;
wire \register_file1|Mux32~16_combout ;
wire \register_file1|Mux32~17_combout ;
wire \register_file1|Mux32~18_combout ;
wire \register_file1|Mux32~19_combout ;
wire \register_file1|Mux0~0_combout ;
wire \register_file1|Mux0~1_combout ;
wire \register_file1|Mux0~2_combout ;
wire \register_file1|Mux0~3_combout ;
wire \register_file1|Mux0~4_combout ;
wire \register_file1|Mux0~5_combout ;
wire \register_file1|Mux0~6_combout ;
wire \register_file1|Mux0~7_combout ;
wire \register_file1|Mux0~8_combout ;
wire \register_file1|Mux0~9_combout ;
wire \register_file1|Mux0~10_combout ;
wire \register_file1|Mux0~11_combout ;
wire \register_file1|Decoder0~12_combout ;
wire \register_file1|Decoder0~13_combout ;
wire \register_file1|Decoder0~14_combout ;
wire \register_file1|Decoder0~15_combout ;
wire \register_file1|Decoder0~16_combout ;
wire \register_file1|Decoder0~17_combout ;
wire \register_file1|Decoder0~18_combout ;
wire \register_file1|Decoder0~19_combout ;
wire \register_file1|Decoder0~20_combout ;
wire \register_file1|Decoder0~21_combout ;
wire \register_file1|Decoder0~22_combout ;
wire \register_file1|Decoder0~23_combout ;
wire \register_file1|Decoder0~24_combout ;
wire \register_file1|Decoder0~25_combout ;
wire \register_file1|Decoder0~26_combout ;
wire \register_file1|Decoder0~27_combout ;
wire \register_file1|Decoder0~28_combout ;
wire \register_file1|Decoder0~29_combout ;
wire \register_file1|Decoder0~32_combout ;
wire \register_file1|Decoder0~36_combout ;
wire \register_file1|Decoder0~44_combout ;
wire \register_file1|Decoder0~45_combout ;
wire \r_rs2~combout ;
wire \r_rs1~combout ;
wire \clock~combout ;
wire \enable_pc~combout ;
wire \pc1|temp[2]~9_combout ;
wire \reset~combout ;
wire \pc1|temp[3]~10_combout ;
wire \pc1|temp[3]~11 ;
wire \pc1|temp[4]~12_combout ;
wire \pc1|temp[4]~13 ;
wire \pc1|temp[5]~14_combout ;
wire \pc1|temp[5]~15 ;
wire \pc1|temp[6]~16_combout ;
wire \pc1|temp[6]~17 ;
wire \pc1|temp[7]~18_combout ;
wire \pc1|temp[7]~19 ;
wire \pc1|temp[8]~20_combout ;
wire \pc1|temp[8]~21 ;
wire \pc1|temp[9]~22_combout ;
wire \pc1|temp[9]~23 ;
wire \pc1|temp[10]~24_combout ;
wire \pc1|temp[10]~25 ;
wire \pc1|temp[11]~26_combout ;
wire \alu1|Mux14~0_combout ;
wire \w_rd~combout ;
wire \register_file1|Decoder0~35_combout ;
wire \register_file1|Decoder0~37_combout ;
wire \register_file1|memory[5][0]~regout ;
wire \register_file1|Decoder0~38_combout ;
wire \register_file1|memory[4][0]~regout ;
wire \register_file1|Mux31~12_combout ;
wire \register_file1|Decoder0~39_combout ;
wire \register_file1|memory[7][0]~regout ;
wire \register_file1|Mux31~13_combout ;
wire \register_file1|Mux31~14_combout ;
wire \register_file1|Mux31~15_combout ;
wire \register_file1|Decoder0~46_combout ;
wire \register_file1|memory[13][0]~regout ;
wire \register_file1|Decoder0~42_combout ;
wire \register_file1|memory[12][0]~regout ;
wire \register_file1|Mux31~16_combout ;
wire \register_file1|Decoder0~43_combout ;
wire \register_file1|memory[15][0]~regout ;
wire \register_file1|Mux31~17_combout ;
wire \register_file1|Mux31~18_combout ;
wire \register_file1|Mux31~19_combout ;
wire \register_file1|Equal0~0_combout ;
wire \register_file1|rs1[0]~0_combout ;
wire \register_file1|Mux63~12_combout ;
wire \register_file1|Mux63~13_combout ;
wire \register_file1|Mux63~14_combout ;
wire \register_file1|Mux63~15_combout ;
wire \register_file1|Mux63~16_combout ;
wire \register_file1|Mux63~17_combout ;
wire \register_file1|Mux63~18_combout ;
wire \register_file1|Mux63~19_combout ;
wire \register_file1|rs2[0]~0_combout ;
wire \alu1|Mux0~0_combout ;
wire \alu1|Add0~2_cout ;
wire \alu1|Add0~3_combout ;
wire \alu1|Mux0~1_combout ;
wire \alu1|Mux32~0_combout ;
wire \alu1|Mux14~1_combout ;
wire \register_file1|Decoder0~30_combout ;
wire \register_file1|Decoder0~31_combout ;
wire \register_file1|memory[9][1]~regout ;
wire \register_file1|Decoder0~33_combout ;
wire \register_file1|memory[8][1]~regout ;
wire \register_file1|Mux30~12_combout ;
wire \register_file1|Decoder0~34_combout ;
wire \register_file1|memory[11][1]~regout ;
wire \register_file1|Mux30~13_combout ;
wire \register_file1|Mux30~14_combout ;
wire \register_file1|Mux30~15_combout ;
wire \register_file1|Decoder0~41_combout ;
wire \register_file1|memory[14][1]~regout ;
wire \register_file1|memory[12][1]~regout ;
wire \register_file1|Mux30~16_combout ;
wire \register_file1|memory[15][1]~regout ;
wire \register_file1|Mux30~17_combout ;
wire \register_file1|Mux30~18_combout ;
wire \register_file1|Mux30~19_combout ;
wire \register_file1|Mux62~12_combout ;
wire \register_file1|Mux62~13_combout ;
wire \register_file1|Mux62~14_combout ;
wire \register_file1|Mux62~15_combout ;
wire \register_file1|Mux62~16_combout ;
wire \register_file1|Mux62~17_combout ;
wire \register_file1|Mux62~18_combout ;
wire \register_file1|Mux62~19_combout ;
wire \alu1|Mux1~0_combout ;
wire \alu1|Add0~4 ;
wire \alu1|Add0~6_combout ;
wire \alu1|Mux1~1_combout ;
wire \register_file1|memory[5][2]~regout ;
wire \register_file1|memory[4][2]~regout ;
wire \register_file1|Mux29~12_combout ;
wire \register_file1|memory[7][2]~regout ;
wire \register_file1|Mux29~13_combout ;
wire \register_file1|Decoder0~40_combout ;
wire \register_file1|memory[3][2]~regout ;
wire \register_file1|Mux29~14_combout ;
wire \register_file1|Mux29~15_combout ;
wire \register_file1|memory[13][2]~regout ;
wire \register_file1|memory[12][2]~regout ;
wire \register_file1|Mux29~16_combout ;
wire \register_file1|memory[15][2]~regout ;
wire \register_file1|Mux29~17_combout ;
wire \register_file1|Mux29~18_combout ;
wire \register_file1|Mux29~19_combout ;
wire \register_file1|Mux61~12_combout ;
wire \register_file1|Mux61~13_combout ;
wire \register_file1|Mux61~14_combout ;
wire \register_file1|Mux61~15_combout ;
wire \register_file1|Mux61~16_combout ;
wire \register_file1|Mux61~17_combout ;
wire \register_file1|Mux61~18_combout ;
wire \register_file1|Mux61~19_combout ;
wire \alu1|Mux2~0_combout ;
wire \alu1|Add0~7 ;
wire \alu1|Add0~9_combout ;
wire \alu1|Mux2~1_combout ;
wire \register_file1|memory[9][3]~regout ;
wire \register_file1|memory[8][3]~regout ;
wire \register_file1|Mux28~12_combout ;
wire \register_file1|memory[11][3]~regout ;
wire \register_file1|Mux28~13_combout ;
wire \register_file1|memory[3][3]~regout ;
wire \register_file1|Mux28~14_combout ;
wire \register_file1|Mux28~15_combout ;
wire \register_file1|memory[14][3]~regout ;
wire \register_file1|memory[12][3]~regout ;
wire \register_file1|Mux28~16_combout ;
wire \register_file1|memory[15][3]~regout ;
wire \register_file1|Mux28~17_combout ;
wire \register_file1|Mux28~18_combout ;
wire \register_file1|Mux28~19_combout ;
wire \register_file1|Mux60~12_combout ;
wire \register_file1|Mux60~13_combout ;
wire \register_file1|Mux60~14_combout ;
wire \register_file1|Mux60~15_combout ;
wire \register_file1|Mux60~16_combout ;
wire \register_file1|Mux60~17_combout ;
wire \register_file1|Mux60~18_combout ;
wire \register_file1|Mux60~19_combout ;
wire \alu1|Mux3~0_combout ;
wire \alu1|Add0~10 ;
wire \alu1|Add0~12_combout ;
wire \alu1|Mux3~1_combout ;
wire \register_file1|memory[5][4]~regout ;
wire \register_file1|memory[4][4]~regout ;
wire \register_file1|Mux27~12_combout ;
wire \register_file1|memory[7][4]~regout ;
wire \register_file1|Mux27~13_combout ;
wire \register_file1|memory[3][4]~regout ;
wire \register_file1|Mux27~14_combout ;
wire \register_file1|Mux27~15_combout ;
wire \register_file1|memory[13][4]~regout ;
wire \register_file1|memory[12][4]~regout ;
wire \register_file1|Mux27~16_combout ;
wire \register_file1|memory[15][4]~regout ;
wire \register_file1|Mux27~17_combout ;
wire \register_file1|Mux27~18_combout ;
wire \register_file1|Mux27~19_combout ;
wire \register_file1|Mux59~12_combout ;
wire \register_file1|Mux59~13_combout ;
wire \register_file1|Mux59~14_combout ;
wire \register_file1|Mux59~15_combout ;
wire \register_file1|Mux59~16_combout ;
wire \register_file1|Mux59~17_combout ;
wire \register_file1|Mux59~18_combout ;
wire \register_file1|Mux59~19_combout ;
wire \alu1|Mux4~0_combout ;
wire \alu1|Add0~13 ;
wire \alu1|Add0~15_combout ;
wire \alu1|Mux4~1_combout ;
wire \register_file1|memory[9][5]~regout ;
wire \register_file1|memory[8][5]~regout ;
wire \register_file1|Mux26~12_combout ;
wire \register_file1|memory[11][5]~regout ;
wire \register_file1|Mux26~13_combout ;
wire \register_file1|memory[3][5]~regout ;
wire \register_file1|Mux26~14_combout ;
wire \register_file1|Mux26~15_combout ;
wire \register_file1|memory[14][5]~regout ;
wire \register_file1|memory[12][5]~regout ;
wire \register_file1|Mux26~16_combout ;
wire \register_file1|memory[15][5]~regout ;
wire \register_file1|Mux26~17_combout ;
wire \register_file1|Mux26~18_combout ;
wire \register_file1|Mux26~19_combout ;
wire \register_file1|Mux58~12_combout ;
wire \register_file1|Mux58~13_combout ;
wire \register_file1|Mux58~14_combout ;
wire \register_file1|Mux58~15_combout ;
wire \register_file1|Mux58~16_combout ;
wire \register_file1|Mux58~17_combout ;
wire \register_file1|Mux58~18_combout ;
wire \register_file1|Mux58~19_combout ;
wire \alu1|Mux5~0_combout ;
wire \alu1|Add0~16 ;
wire \alu1|Add0~18_combout ;
wire \alu1|Mux5~1_combout ;
wire \register_file1|memory[5][6]~regout ;
wire \register_file1|memory[4][6]~regout ;
wire \register_file1|Mux25~12_combout ;
wire \register_file1|memory[7][6]~regout ;
wire \register_file1|Mux25~13_combout ;
wire \register_file1|memory[3][6]~regout ;
wire \register_file1|Mux25~14_combout ;
wire \register_file1|Mux25~15_combout ;
wire \register_file1|memory[13][6]~regout ;
wire \register_file1|memory[12][6]~regout ;
wire \register_file1|Mux25~16_combout ;
wire \register_file1|memory[15][6]~regout ;
wire \register_file1|Mux25~17_combout ;
wire \register_file1|Mux25~18_combout ;
wire \register_file1|Mux25~19_combout ;
wire \register_file1|Mux57~12_combout ;
wire \register_file1|Mux57~13_combout ;
wire \register_file1|Mux57~14_combout ;
wire \register_file1|Mux57~15_combout ;
wire \register_file1|Mux57~16_combout ;
wire \register_file1|Mux57~17_combout ;
wire \register_file1|Mux57~18_combout ;
wire \register_file1|Mux57~19_combout ;
wire \alu1|Mux6~0_combout ;
wire \alu1|Add0~19 ;
wire \alu1|Add0~21_combout ;
wire \alu1|Mux6~1_combout ;
wire \register_file1|memory[9][7]~regout ;
wire \register_file1|memory[8][7]~regout ;
wire \register_file1|Mux24~12_combout ;
wire \register_file1|memory[11][7]~regout ;
wire \register_file1|Mux24~13_combout ;
wire \register_file1|memory[3][7]~regout ;
wire \register_file1|Mux24~14_combout ;
wire \register_file1|Mux24~15_combout ;
wire \register_file1|memory[14][7]~regout ;
wire \register_file1|memory[12][7]~regout ;
wire \register_file1|Mux24~16_combout ;
wire \register_file1|memory[15][7]~regout ;
wire \register_file1|Mux24~17_combout ;
wire \register_file1|Mux24~18_combout ;
wire \register_file1|Mux24~19_combout ;
wire \register_file1|Mux56~12_combout ;
wire \register_file1|Mux56~13_combout ;
wire \register_file1|Mux56~14_combout ;
wire \register_file1|Mux56~15_combout ;
wire \register_file1|Mux56~16_combout ;
wire \register_file1|Mux56~17_combout ;
wire \register_file1|Mux56~18_combout ;
wire \register_file1|Mux56~19_combout ;
wire \alu1|Mux7~0_combout ;
wire \alu1|Add0~22 ;
wire \alu1|Add0~24_combout ;
wire \alu1|Mux7~1_combout ;
wire \register_file1|memory[5][8]~regout ;
wire \register_file1|memory[4][8]~regout ;
wire \register_file1|Mux23~12_combout ;
wire \register_file1|memory[7][8]~regout ;
wire \register_file1|Mux23~13_combout ;
wire \register_file1|memory[3][8]~regout ;
wire \register_file1|Mux23~14_combout ;
wire \register_file1|Mux23~15_combout ;
wire \register_file1|memory[13][8]~regout ;
wire \register_file1|memory[12][8]~regout ;
wire \register_file1|Mux23~16_combout ;
wire \register_file1|memory[15][8]~regout ;
wire \register_file1|Mux23~17_combout ;
wire \register_file1|Mux23~18_combout ;
wire \register_file1|Mux23~19_combout ;
wire \register_file1|Mux55~12_combout ;
wire \register_file1|Mux55~13_combout ;
wire \register_file1|Mux55~14_combout ;
wire \register_file1|Mux55~15_combout ;
wire \register_file1|Mux55~16_combout ;
wire \register_file1|Mux55~17_combout ;
wire \register_file1|Mux55~18_combout ;
wire \register_file1|Mux55~19_combout ;
wire \alu1|Mux8~0_combout ;
wire \alu1|Add0~25 ;
wire \alu1|Add0~27_combout ;
wire \alu1|Mux8~1_combout ;
wire \register_file1|memory[9][9]~regout ;
wire \register_file1|memory[8][9]~regout ;
wire \register_file1|Mux22~12_combout ;
wire \register_file1|memory[11][9]~regout ;
wire \register_file1|Mux22~13_combout ;
wire \register_file1|memory[3][9]~regout ;
wire \register_file1|Mux22~14_combout ;
wire \register_file1|Mux22~15_combout ;
wire \register_file1|memory[14][9]~regout ;
wire \register_file1|memory[12][9]~regout ;
wire \register_file1|Mux22~16_combout ;
wire \register_file1|memory[15][9]~regout ;
wire \register_file1|Mux22~17_combout ;
wire \register_file1|Mux22~18_combout ;
wire \register_file1|Mux22~19_combout ;
wire \register_file1|Mux54~12_combout ;
wire \register_file1|Mux54~13_combout ;
wire \register_file1|Mux54~14_combout ;
wire \register_file1|Mux54~15_combout ;
wire \register_file1|Mux54~16_combout ;
wire \register_file1|Mux54~17_combout ;
wire \register_file1|Mux54~18_combout ;
wire \register_file1|Mux54~19_combout ;
wire \alu1|Mux9~0_combout ;
wire \alu1|Add0~28 ;
wire \alu1|Add0~30_combout ;
wire \alu1|Mux9~1_combout ;
wire \register_file1|memory[5][10]~regout ;
wire \register_file1|memory[4][10]~regout ;
wire \register_file1|Mux21~12_combout ;
wire \register_file1|memory[7][10]~regout ;
wire \register_file1|Mux21~13_combout ;
wire \register_file1|memory[3][10]~regout ;
wire \register_file1|Mux21~14_combout ;
wire \register_file1|Mux21~15_combout ;
wire \register_file1|memory[13][10]~regout ;
wire \register_file1|memory[12][10]~regout ;
wire \register_file1|Mux21~16_combout ;
wire \register_file1|memory[15][10]~regout ;
wire \register_file1|Mux21~17_combout ;
wire \register_file1|Mux21~18_combout ;
wire \register_file1|Mux21~19_combout ;
wire \register_file1|Mux53~12_combout ;
wire \register_file1|Mux53~13_combout ;
wire \register_file1|Mux53~14_combout ;
wire \register_file1|Mux53~15_combout ;
wire \register_file1|Mux53~16_combout ;
wire \register_file1|Mux53~17_combout ;
wire \register_file1|Mux53~18_combout ;
wire \register_file1|Mux53~19_combout ;
wire \alu1|Mux10~0_combout ;
wire \alu1|Add0~31 ;
wire \alu1|Add0~33_combout ;
wire \alu1|Mux10~1_combout ;
wire \register_file1|memory[9][11]~regout ;
wire \register_file1|memory[8][11]~regout ;
wire \register_file1|Mux20~12_combout ;
wire \register_file1|memory[11][11]~regout ;
wire \register_file1|Mux20~13_combout ;
wire \register_file1|memory[3][11]~regout ;
wire \register_file1|Mux20~14_combout ;
wire \register_file1|Mux20~15_combout ;
wire \register_file1|memory[14][11]~regout ;
wire \register_file1|memory[12][11]~regout ;
wire \register_file1|Mux20~16_combout ;
wire \register_file1|memory[15][11]~regout ;
wire \register_file1|Mux20~17_combout ;
wire \register_file1|Mux20~18_combout ;
wire \register_file1|Mux20~19_combout ;
wire \alu1|Add0~34 ;
wire \alu1|Add0~36_combout ;
wire \alu1|Mux11~0_combout ;
wire \alu1|Mux11~1_combout ;
wire \register_file1|memory[5][12]~regout ;
wire \register_file1|memory[4][12]~regout ;
wire \register_file1|Mux19~12_combout ;
wire \register_file1|memory[7][12]~regout ;
wire \register_file1|Mux19~13_combout ;
wire \register_file1|memory[3][12]~regout ;
wire \register_file1|Mux19~14_combout ;
wire \register_file1|Mux19~15_combout ;
wire \register_file1|memory[13][12]~regout ;
wire \register_file1|memory[12][12]~regout ;
wire \register_file1|Mux19~16_combout ;
wire \register_file1|memory[15][12]~regout ;
wire \register_file1|Mux19~17_combout ;
wire \register_file1|Mux19~18_combout ;
wire \register_file1|Mux19~19_combout ;
wire \alu1|Add0~37 ;
wire \alu1|Add0~39_combout ;
wire \alu1|Mux12~0_combout ;
wire \alu1|Mux12~1_combout ;
wire \register_file1|memory[9][13]~regout ;
wire \register_file1|memory[8][13]~regout ;
wire \register_file1|Mux18~12_combout ;
wire \register_file1|memory[11][13]~regout ;
wire \register_file1|Mux18~13_combout ;
wire \register_file1|memory[3][13]~regout ;
wire \register_file1|Mux18~14_combout ;
wire \register_file1|Mux18~15_combout ;
wire \register_file1|memory[14][13]~regout ;
wire \register_file1|memory[12][13]~regout ;
wire \register_file1|Mux18~16_combout ;
wire \register_file1|memory[15][13]~regout ;
wire \register_file1|Mux18~17_combout ;
wire \register_file1|Mux18~18_combout ;
wire \register_file1|Mux18~19_combout ;
wire \alu1|Add0~40 ;
wire \alu1|Add0~42_combout ;
wire \alu1|Mux13~0_combout ;
wire \alu1|Mux13~1_combout ;
wire \register_file1|memory[5][14]~regout ;
wire \register_file1|memory[4][14]~regout ;
wire \register_file1|Mux17~12_combout ;
wire \register_file1|memory[7][14]~regout ;
wire \register_file1|Mux17~13_combout ;
wire \register_file1|memory[3][14]~regout ;
wire \register_file1|Mux17~14_combout ;
wire \register_file1|Mux17~15_combout ;
wire \register_file1|memory[13][14]~regout ;
wire \register_file1|memory[12][14]~regout ;
wire \register_file1|Mux17~16_combout ;
wire \register_file1|memory[15][14]~regout ;
wire \register_file1|Mux17~17_combout ;
wire \register_file1|Mux17~18_combout ;
wire \register_file1|Mux17~19_combout ;
wire \alu1|Add0~43 ;
wire \alu1|Add0~45_combout ;
wire \alu1|Mux14~2_combout ;
wire \alu1|Mux14~3_combout ;
wire \register_file1|memory[9][15]~regout ;
wire \register_file1|memory[8][15]~regout ;
wire \register_file1|Mux16~12_combout ;
wire \register_file1|memory[11][15]~regout ;
wire \register_file1|Mux16~13_combout ;
wire \register_file1|memory[3][15]~regout ;
wire \register_file1|Mux16~14_combout ;
wire \register_file1|Mux16~15_combout ;
wire \register_file1|memory[14][15]~regout ;
wire \register_file1|memory[12][15]~regout ;
wire \register_file1|Mux16~16_combout ;
wire \register_file1|memory[15][15]~regout ;
wire \register_file1|Mux16~17_combout ;
wire \register_file1|Mux16~18_combout ;
wire \register_file1|Mux16~19_combout ;
wire \alu1|Add0~46 ;
wire \alu1|Add0~48_combout ;
wire \alu1|Mux15~0_combout ;
wire \alu1|Mux15~1_combout ;
wire \register_file1|memory[5][16]~regout ;
wire \register_file1|memory[4][16]~regout ;
wire \register_file1|Mux15~12_combout ;
wire \register_file1|memory[7][16]~regout ;
wire \register_file1|Mux15~13_combout ;
wire \register_file1|memory[3][16]~regout ;
wire \register_file1|Mux15~14_combout ;
wire \register_file1|Mux15~15_combout ;
wire \register_file1|memory[13][16]~regout ;
wire \register_file1|memory[12][16]~regout ;
wire \register_file1|Mux15~16_combout ;
wire \register_file1|memory[15][16]~regout ;
wire \register_file1|Mux15~17_combout ;
wire \register_file1|Mux15~18_combout ;
wire \register_file1|Mux15~19_combout ;
wire \alu1|Add0~49 ;
wire \alu1|Add0~51_combout ;
wire \alu1|Mux16~0_combout ;
wire \alu1|Mux16~1_combout ;
wire \register_file1|memory[9][17]~regout ;
wire \register_file1|memory[8][17]~regout ;
wire \register_file1|Mux14~12_combout ;
wire \register_file1|memory[11][17]~regout ;
wire \register_file1|Mux14~13_combout ;
wire \register_file1|memory[3][17]~regout ;
wire \register_file1|Mux14~14_combout ;
wire \register_file1|Mux14~15_combout ;
wire \register_file1|memory[14][17]~regout ;
wire \register_file1|memory[12][17]~regout ;
wire \register_file1|Mux14~16_combout ;
wire \register_file1|memory[15][17]~regout ;
wire \register_file1|Mux14~17_combout ;
wire \register_file1|Mux14~18_combout ;
wire \register_file1|Mux14~19_combout ;
wire \alu1|Add0~52 ;
wire \alu1|Add0~54_combout ;
wire \alu1|Mux17~0_combout ;
wire \alu1|Mux17~1_combout ;
wire \register_file1|memory[5][18]~regout ;
wire \register_file1|memory[4][18]~regout ;
wire \register_file1|Mux13~12_combout ;
wire \register_file1|memory[7][18]~regout ;
wire \register_file1|Mux13~13_combout ;
wire \register_file1|memory[3][18]~regout ;
wire \register_file1|Mux13~14_combout ;
wire \register_file1|Mux13~15_combout ;
wire \register_file1|memory[13][18]~regout ;
wire \register_file1|memory[12][18]~regout ;
wire \register_file1|Mux13~16_combout ;
wire \register_file1|memory[15][18]~regout ;
wire \register_file1|Mux13~17_combout ;
wire \register_file1|Mux13~18_combout ;
wire \register_file1|Mux13~19_combout ;
wire \alu1|Add0~55 ;
wire \alu1|Add0~57_combout ;
wire \alu1|Mux18~0_combout ;
wire \alu1|Mux18~1_combout ;
wire \register_file1|memory[9][19]~regout ;
wire \register_file1|memory[8][19]~regout ;
wire \register_file1|Mux12~12_combout ;
wire \register_file1|memory[11][19]~regout ;
wire \register_file1|Mux12~13_combout ;
wire \register_file1|memory[3][19]~regout ;
wire \register_file1|Mux12~14_combout ;
wire \register_file1|Mux12~15_combout ;
wire \register_file1|memory[14][19]~regout ;
wire \register_file1|memory[12][19]~regout ;
wire \register_file1|Mux12~16_combout ;
wire \register_file1|memory[15][19]~regout ;
wire \register_file1|Mux12~17_combout ;
wire \register_file1|Mux12~18_combout ;
wire \register_file1|Mux12~19_combout ;
wire \alu1|Add0~58 ;
wire \alu1|Add0~60_combout ;
wire \alu1|Mux19~0_combout ;
wire \alu1|Mux19~1_combout ;
wire \register_file1|memory[5][20]~regout ;
wire \register_file1|memory[4][20]~regout ;
wire \register_file1|Mux11~12_combout ;
wire \register_file1|memory[7][20]~regout ;
wire \register_file1|Mux11~13_combout ;
wire \register_file1|memory[3][20]~regout ;
wire \register_file1|Mux11~14_combout ;
wire \register_file1|Mux11~15_combout ;
wire \register_file1|memory[13][20]~regout ;
wire \register_file1|memory[12][20]~regout ;
wire \register_file1|Mux11~16_combout ;
wire \register_file1|memory[15][20]~regout ;
wire \register_file1|Mux11~17_combout ;
wire \register_file1|Mux11~18_combout ;
wire \register_file1|Mux11~19_combout ;
wire \alu1|Add0~61 ;
wire \alu1|Add0~63_combout ;
wire \alu1|Mux20~0_combout ;
wire \alu1|Mux20~1_combout ;
wire \register_file1|memory[9][21]~regout ;
wire \register_file1|memory[8][21]~regout ;
wire \register_file1|Mux10~12_combout ;
wire \register_file1|memory[11][21]~regout ;
wire \register_file1|Mux10~13_combout ;
wire \register_file1|memory[3][21]~regout ;
wire \register_file1|Mux10~14_combout ;
wire \register_file1|Mux10~15_combout ;
wire \register_file1|memory[14][21]~regout ;
wire \register_file1|memory[12][21]~regout ;
wire \register_file1|Mux10~16_combout ;
wire \register_file1|memory[15][21]~regout ;
wire \register_file1|Mux10~17_combout ;
wire \register_file1|Mux10~18_combout ;
wire \register_file1|Mux10~19_combout ;
wire \alu1|Add0~64 ;
wire \alu1|Add0~66_combout ;
wire \alu1|Mux21~0_combout ;
wire \alu1|Mux21~1_combout ;
wire \register_file1|memory[5][22]~regout ;
wire \register_file1|memory[4][22]~regout ;
wire \register_file1|Mux9~12_combout ;
wire \register_file1|memory[7][22]~regout ;
wire \register_file1|Mux9~13_combout ;
wire \register_file1|memory[3][22]~regout ;
wire \register_file1|Mux9~14_combout ;
wire \register_file1|Mux9~15_combout ;
wire \register_file1|memory[13][22]~regout ;
wire \register_file1|memory[12][22]~regout ;
wire \register_file1|Mux9~16_combout ;
wire \register_file1|memory[15][22]~regout ;
wire \register_file1|Mux9~17_combout ;
wire \register_file1|Mux9~18_combout ;
wire \register_file1|Mux9~19_combout ;
wire \alu1|Add0~67 ;
wire \alu1|Add0~69_combout ;
wire \alu1|Mux22~0_combout ;
wire \alu1|Mux22~1_combout ;
wire \register_file1|memory[9][23]~regout ;
wire \register_file1|memory[8][23]~regout ;
wire \register_file1|Mux8~12_combout ;
wire \register_file1|memory[11][23]~regout ;
wire \register_file1|Mux8~13_combout ;
wire \register_file1|memory[3][23]~regout ;
wire \register_file1|Mux8~14_combout ;
wire \register_file1|Mux8~15_combout ;
wire \register_file1|memory[14][23]~regout ;
wire \register_file1|memory[12][23]~regout ;
wire \register_file1|Mux8~16_combout ;
wire \register_file1|memory[15][23]~regout ;
wire \register_file1|Mux8~17_combout ;
wire \register_file1|Mux8~18_combout ;
wire \register_file1|Mux8~19_combout ;
wire \alu1|Add0~70 ;
wire \alu1|Add0~72_combout ;
wire \alu1|Mux23~0_combout ;
wire \alu1|Mux23~1_combout ;
wire \register_file1|memory[5][24]~regout ;
wire \register_file1|memory[4][24]~regout ;
wire \register_file1|Mux7~12_combout ;
wire \register_file1|memory[7][24]~regout ;
wire \register_file1|Mux7~13_combout ;
wire \register_file1|memory[3][24]~regout ;
wire \register_file1|Mux7~14_combout ;
wire \register_file1|Mux7~15_combout ;
wire \register_file1|memory[13][24]~regout ;
wire \register_file1|memory[12][24]~regout ;
wire \register_file1|Mux7~16_combout ;
wire \register_file1|memory[15][24]~regout ;
wire \register_file1|Mux7~17_combout ;
wire \register_file1|Mux7~18_combout ;
wire \register_file1|Mux7~19_combout ;
wire \alu1|Add0~73 ;
wire \alu1|Add0~75_combout ;
wire \alu1|Mux24~0_combout ;
wire \alu1|Mux24~1_combout ;
wire \register_file1|memory[9][25]~regout ;
wire \register_file1|memory[8][25]~regout ;
wire \register_file1|Mux6~12_combout ;
wire \register_file1|memory[11][25]~regout ;
wire \register_file1|Mux6~13_combout ;
wire \register_file1|memory[3][25]~regout ;
wire \register_file1|Mux6~14_combout ;
wire \register_file1|Mux6~15_combout ;
wire \register_file1|memory[14][25]~regout ;
wire \register_file1|memory[12][25]~regout ;
wire \register_file1|Mux6~16_combout ;
wire \register_file1|memory[15][25]~regout ;
wire \register_file1|Mux6~17_combout ;
wire \register_file1|Mux6~18_combout ;
wire \register_file1|Mux6~19_combout ;
wire \alu1|Add0~76 ;
wire \alu1|Add0~78_combout ;
wire \alu1|Mux25~0_combout ;
wire \alu1|Mux25~1_combout ;
wire \register_file1|memory[5][26]~regout ;
wire \register_file1|memory[4][26]~regout ;
wire \register_file1|Mux5~12_combout ;
wire \register_file1|memory[7][26]~regout ;
wire \register_file1|Mux5~13_combout ;
wire \register_file1|memory[3][26]~regout ;
wire \register_file1|Mux5~14_combout ;
wire \register_file1|Mux5~15_combout ;
wire \register_file1|memory[13][26]~regout ;
wire \register_file1|memory[12][26]~regout ;
wire \register_file1|Mux5~16_combout ;
wire \register_file1|memory[15][26]~regout ;
wire \register_file1|Mux5~17_combout ;
wire \register_file1|Mux5~18_combout ;
wire \register_file1|Mux5~19_combout ;
wire \alu1|Add0~79 ;
wire \alu1|Add0~81_combout ;
wire \alu1|Mux26~0_combout ;
wire \alu1|Mux26~1_combout ;
wire \register_file1|memory[9][27]~regout ;
wire \register_file1|memory[8][27]~regout ;
wire \register_file1|Mux4~12_combout ;
wire \register_file1|memory[11][27]~regout ;
wire \register_file1|Mux4~13_combout ;
wire \register_file1|memory[3][27]~regout ;
wire \register_file1|Mux4~14_combout ;
wire \register_file1|Mux4~15_combout ;
wire \register_file1|memory[14][27]~regout ;
wire \register_file1|memory[12][27]~regout ;
wire \register_file1|Mux4~16_combout ;
wire \register_file1|memory[15][27]~regout ;
wire \register_file1|Mux4~17_combout ;
wire \register_file1|Mux4~18_combout ;
wire \register_file1|Mux4~19_combout ;
wire \alu1|Add0~82 ;
wire \alu1|Add0~84_combout ;
wire \alu1|Mux27~0_combout ;
wire \alu1|Mux27~1_combout ;
wire \register_file1|memory[5][28]~regout ;
wire \register_file1|memory[4][28]~regout ;
wire \register_file1|Mux3~12_combout ;
wire \register_file1|memory[7][28]~regout ;
wire \register_file1|Mux3~13_combout ;
wire \register_file1|memory[3][28]~regout ;
wire \register_file1|Mux3~14_combout ;
wire \register_file1|Mux3~15_combout ;
wire \register_file1|memory[13][28]~regout ;
wire \register_file1|memory[12][28]~regout ;
wire \register_file1|Mux3~16_combout ;
wire \register_file1|memory[15][28]~regout ;
wire \register_file1|Mux3~17_combout ;
wire \register_file1|Mux3~18_combout ;
wire \register_file1|Mux3~19_combout ;
wire \alu1|Add0~85 ;
wire \alu1|Add0~87_combout ;
wire \alu1|Mux28~0_combout ;
wire \alu1|Mux28~1_combout ;
wire \register_file1|memory[9][29]~regout ;
wire \register_file1|memory[8][29]~regout ;
wire \register_file1|Mux2~12_combout ;
wire \register_file1|memory[11][29]~regout ;
wire \register_file1|Mux2~13_combout ;
wire \register_file1|memory[3][29]~regout ;
wire \register_file1|Mux2~14_combout ;
wire \register_file1|Mux2~15_combout ;
wire \register_file1|memory[14][29]~regout ;
wire \register_file1|memory[12][29]~regout ;
wire \register_file1|Mux2~16_combout ;
wire \register_file1|memory[15][29]~regout ;
wire \register_file1|Mux2~17_combout ;
wire \register_file1|Mux2~18_combout ;
wire \register_file1|Mux2~19_combout ;
wire \alu1|Add0~88 ;
wire \alu1|Add0~90_combout ;
wire \alu1|Mux29~0_combout ;
wire \alu1|Mux29~1_combout ;
wire \register_file1|memory[5][30]~regout ;
wire \register_file1|memory[4][30]~regout ;
wire \register_file1|Mux1~12_combout ;
wire \register_file1|memory[7][30]~regout ;
wire \register_file1|Mux1~13_combout ;
wire \register_file1|memory[3][30]~regout ;
wire \register_file1|Mux1~14_combout ;
wire \register_file1|Mux1~15_combout ;
wire \register_file1|memory[13][30]~regout ;
wire \register_file1|memory[12][30]~regout ;
wire \register_file1|Mux1~16_combout ;
wire \register_file1|memory[15][30]~regout ;
wire \register_file1|Mux1~17_combout ;
wire \register_file1|Mux1~18_combout ;
wire \register_file1|Mux1~19_combout ;
wire \alu1|Add0~91 ;
wire \alu1|Add0~93_combout ;
wire \alu1|Mux30~0_combout ;
wire \alu1|Mux30~1_combout ;
wire \register_file1|memory[9][31]~regout ;
wire \register_file1|memory[8][31]~regout ;
wire \register_file1|Mux0~12_combout ;
wire \register_file1|memory[11][31]~regout ;
wire \register_file1|Mux0~13_combout ;
wire \register_file1|memory[3][31]~regout ;
wire \register_file1|Mux0~14_combout ;
wire \register_file1|Mux0~15_combout ;
wire \register_file1|memory[14][31]~regout ;
wire \register_file1|memory[12][31]~regout ;
wire \register_file1|Mux0~16_combout ;
wire \register_file1|memory[15][31]~regout ;
wire \register_file1|Mux0~17_combout ;
wire \register_file1|Mux0~18_combout ;
wire \register_file1|Mux0~19_combout ;
wire \alu1|Add0~94 ;
wire \alu1|Add0~96_combout ;
wire \alu1|Mux31~0_combout ;
wire \alu1|Mux31~1_combout ;
wire [31:0] \register_file1|rs1 ;
wire [31:0] \register_file1|rs2 ;
wire [31:0] \alu1|out_alu ;
wire [31:0] \program_memory1|altsyncram_component|auto_generated|q_a ;
wire [11:0] \pc1|temp ;

wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \program_memory1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \program_memory1|altsyncram_component|auto_generated|q_a [12] = \program_memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [13] = \program_memory1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [14] = \program_memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [30] = \program_memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [0] = \program_memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [1] = \program_memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [2] = \program_memory1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [3] = \program_memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [4] = \program_memory1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [5] = \program_memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [6] = \program_memory1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [7] = \program_memory1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [8] = \program_memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [9] = \program_memory1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [10] = \program_memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [11] = \program_memory1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [15] = \program_memory1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [16] = \program_memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [17] = \program_memory1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [18] = \program_memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [19] = \program_memory1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [20] = \program_memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [21] = \program_memory1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [22] = \program_memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [23] = \program_memory1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [24] = \program_memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [25] = \program_memory1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [26] = \program_memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [27] = \program_memory1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [28] = \program_memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [29] = \program_memory1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \program_memory1|altsyncram_component|auto_generated|q_a [31] = \program_memory1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

cycloneii_lcell_comb \alu1|Add0~0 (
// Equation(s):
// \alu1|Add0~0_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [0]),
	.cin(gnd),
	.combout(\alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~0 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~5 (
// Equation(s):
// \alu1|Add0~5_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [1]),
	.cin(gnd),
	.combout(\alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~5 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~8 (
// Equation(s):
// \alu1|Add0~8_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [2]),
	.cin(gnd),
	.combout(\alu1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~8 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~11 (
// Equation(s):
// \alu1|Add0~11_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [3]),
	.cin(gnd),
	.combout(\alu1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~11 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~14 (
// Equation(s):
// \alu1|Add0~14_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [4]),
	.cin(gnd),
	.combout(\alu1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~14 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~17 (
// Equation(s):
// \alu1|Add0~17_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [5]),
	.cin(gnd),
	.combout(\alu1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~17 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~20 (
// Equation(s):
// \alu1|Add0~20_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [6]),
	.cin(gnd),
	.combout(\alu1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~20 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~23 (
// Equation(s):
// \alu1|Add0~23_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [7]),
	.cin(gnd),
	.combout(\alu1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~23 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~26 (
// Equation(s):
// \alu1|Add0~26_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [8]),
	.cin(gnd),
	.combout(\alu1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~26 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~29 (
// Equation(s):
// \alu1|Add0~29_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [9]),
	.cin(gnd),
	.combout(\alu1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~29 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~32 (
// Equation(s):
// \alu1|Add0~32_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [10]),
	.cin(gnd),
	.combout(\alu1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~32 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[11] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux52~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [11]));

cycloneii_lcell_comb \alu1|Add0~35 (
// Equation(s):
// \alu1|Add0~35_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [11]),
	.cin(gnd),
	.combout(\alu1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~35 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[12] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux51~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [12]));

cycloneii_lcell_comb \alu1|Add0~38 (
// Equation(s):
// \alu1|Add0~38_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [12]),
	.cin(gnd),
	.combout(\alu1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~38 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[13] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux50~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [13]));

cycloneii_lcell_comb \alu1|Add0~41 (
// Equation(s):
// \alu1|Add0~41_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [13]),
	.cin(gnd),
	.combout(\alu1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~41 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[14] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux49~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [14]));

cycloneii_lcell_comb \alu1|Add0~44 (
// Equation(s):
// \alu1|Add0~44_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [14]),
	.cin(gnd),
	.combout(\alu1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~44 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[15] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux48~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [15]));

cycloneii_lcell_comb \alu1|Add0~47 (
// Equation(s):
// \alu1|Add0~47_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [15]),
	.cin(gnd),
	.combout(\alu1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~47 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[16] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux47~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [16]));

cycloneii_lcell_comb \alu1|Add0~50 (
// Equation(s):
// \alu1|Add0~50_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [16]),
	.cin(gnd),
	.combout(\alu1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~50 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[17] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux46~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [17]));

cycloneii_lcell_comb \alu1|Add0~53 (
// Equation(s):
// \alu1|Add0~53_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [17])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [17]),
	.cin(gnd),
	.combout(\alu1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~53 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[18] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux45~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [18]));

cycloneii_lcell_comb \alu1|Add0~56 (
// Equation(s):
// \alu1|Add0~56_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [18]),
	.cin(gnd),
	.combout(\alu1|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~56 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[19] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux44~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [19]));

cycloneii_lcell_comb \alu1|Add0~59 (
// Equation(s):
// \alu1|Add0~59_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [19]),
	.cin(gnd),
	.combout(\alu1|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~59 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[20] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux43~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [20]));

cycloneii_lcell_comb \alu1|Add0~62 (
// Equation(s):
// \alu1|Add0~62_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [20])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [20]),
	.cin(gnd),
	.combout(\alu1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~62 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[21] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux42~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [21]));

cycloneii_lcell_comb \alu1|Add0~65 (
// Equation(s):
// \alu1|Add0~65_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [21]),
	.cin(gnd),
	.combout(\alu1|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~65 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[22] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux41~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [22]));

cycloneii_lcell_comb \alu1|Add0~68 (
// Equation(s):
// \alu1|Add0~68_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [22]),
	.cin(gnd),
	.combout(\alu1|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~68 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[23] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux40~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [23]));

cycloneii_lcell_comb \alu1|Add0~71 (
// Equation(s):
// \alu1|Add0~71_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [23]),
	.cin(gnd),
	.combout(\alu1|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~71 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[24] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux39~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [24]));

cycloneii_lcell_comb \alu1|Add0~74 (
// Equation(s):
// \alu1|Add0~74_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [24])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [24]),
	.cin(gnd),
	.combout(\alu1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~74 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[25] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux38~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [25]));

cycloneii_lcell_comb \alu1|Add0~77 (
// Equation(s):
// \alu1|Add0~77_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [25]),
	.cin(gnd),
	.combout(\alu1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~77 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[26] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux37~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [26]));

cycloneii_lcell_comb \alu1|Add0~80 (
// Equation(s):
// \alu1|Add0~80_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [26]),
	.cin(gnd),
	.combout(\alu1|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~80 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[27] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux36~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [27]));

cycloneii_lcell_comb \alu1|Add0~83 (
// Equation(s):
// \alu1|Add0~83_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [27]),
	.cin(gnd),
	.combout(\alu1|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~83 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[28] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux35~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [28]));

cycloneii_lcell_comb \alu1|Add0~86 (
// Equation(s):
// \alu1|Add0~86_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [28]),
	.cin(gnd),
	.combout(\alu1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~86 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[29] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux34~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [29]));

cycloneii_lcell_comb \alu1|Add0~89 (
// Equation(s):
// \alu1|Add0~89_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [29]),
	.cin(gnd),
	.combout(\alu1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~89 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[30] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux33~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [30]));

cycloneii_lcell_comb \alu1|Add0~92 (
// Equation(s):
// \alu1|Add0~92_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [30]),
	.cin(gnd),
	.combout(\alu1|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~92 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[31] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux32~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [31]));

cycloneii_lcell_comb \alu1|Add0~95 (
// Equation(s):
// \alu1|Add0~95_combout  = \program_memory1|altsyncram_component|auto_generated|q_a [30] $ (\register_file1|rs2 [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datad(\register_file1|rs2 [31]),
	.cin(gnd),
	.combout(\alu1|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~95 .lut_mask = 16'h0FF0;
defparam \alu1|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~0 (
// Equation(s):
// \register_file1|Mux63~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~1 (
// Equation(s):
// \register_file1|Mux63~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux63~0_combout  & ((\register_file1|memory[30][0]~regout ))) # (!\register_file1|Mux63~0_combout  & 
// (\register_file1|memory[26][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux63~0_combout ))))

	.dataa(\register_file1|memory[26][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux63~0_combout ),
	.datad(\register_file1|memory[30][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~2 (
// Equation(s):
// \register_file1|Mux63~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~3 (
// Equation(s):
// \register_file1|Mux63~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux63~2_combout  & ((\register_file1|memory[29][0]~regout ))) # (!\register_file1|Mux63~2_combout  & 
// (\register_file1|memory[21][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux63~2_combout ))))

	.dataa(\register_file1|memory[21][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux63~2_combout ),
	.datad(\register_file1|memory[29][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~4 (
// Equation(s):
// \register_file1|Mux63~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~5 (
// Equation(s):
// \register_file1|Mux63~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux63~4_combout  & ((\register_file1|memory[28][0]~regout ))) # (!\register_file1|Mux63~4_combout  & 
// (\register_file1|memory[24][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux63~4_combout ))))

	.dataa(\register_file1|memory[24][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux63~4_combout ),
	.datad(\register_file1|memory[28][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~6 (
// Equation(s):
// \register_file1|Mux63~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux63~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux63~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux63~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux63~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~7 (
// Equation(s):
// \register_file1|Mux63~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~8 (
// Equation(s):
// \register_file1|Mux63~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux63~7_combout  & ((\register_file1|memory[31][0]~regout ))) # (!\register_file1|Mux63~7_combout  & 
// (\register_file1|memory[23][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux63~7_combout ))))

	.dataa(\register_file1|memory[23][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux63~7_combout ),
	.datad(\register_file1|memory[31][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~9 (
// Equation(s):
// \register_file1|Mux63~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux63~6_combout  & ((\register_file1|Mux63~8_combout ))) # (!\register_file1|Mux63~6_combout  & (\register_file1|Mux63~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux63~6_combout ))))

	.dataa(\register_file1|Mux63~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux63~6_combout ),
	.datad(\register_file1|Mux63~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~10 (
// Equation(s):
// \register_file1|Mux63~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux63~11 (
// Equation(s):
// \register_file1|Mux63~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux63~10_combout  & ((\register_file1|memory[11][0]~regout ))) # (!\register_file1|Mux63~10_combout  & 
// (\register_file1|memory[9][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux63~10_combout ))))

	.dataa(\register_file1|memory[9][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux63~10_combout ),
	.datad(\register_file1|memory[11][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[3][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][0]~regout ));

cycloneii_lcell_ff \register_file1|memory[14][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux31~0 (
// Equation(s):
// \register_file1|Mux31~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~1 (
// Equation(s):
// \register_file1|Mux31~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux31~0_combout  & ((\register_file1|memory[30][0]~regout ))) # (!\register_file1|Mux31~0_combout  & 
// (\register_file1|memory[26][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux31~0_combout ))))

	.dataa(\register_file1|memory[26][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux31~0_combout ),
	.datad(\register_file1|memory[30][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~2 (
// Equation(s):
// \register_file1|Mux31~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~3 (
// Equation(s):
// \register_file1|Mux31~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux31~2_combout  & ((\register_file1|memory[29][0]~regout ))) # (!\register_file1|Mux31~2_combout  & 
// (\register_file1|memory[21][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux31~2_combout ))))

	.dataa(\register_file1|memory[21][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux31~2_combout ),
	.datad(\register_file1|memory[29][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~4 (
// Equation(s):
// \register_file1|Mux31~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~5 (
// Equation(s):
// \register_file1|Mux31~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux31~4_combout  & ((\register_file1|memory[28][0]~regout ))) # (!\register_file1|Mux31~4_combout  & 
// (\register_file1|memory[24][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux31~4_combout ))))

	.dataa(\register_file1|memory[24][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux31~4_combout ),
	.datad(\register_file1|memory[28][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~6 (
// Equation(s):
// \register_file1|Mux31~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux31~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux31~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux31~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~7 (
// Equation(s):
// \register_file1|Mux31~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~8 (
// Equation(s):
// \register_file1|Mux31~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux31~7_combout  & ((\register_file1|memory[31][0]~regout ))) # (!\register_file1|Mux31~7_combout  & 
// (\register_file1|memory[23][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux31~7_combout ))))

	.dataa(\register_file1|memory[23][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux31~7_combout ),
	.datad(\register_file1|memory[31][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~9 (
// Equation(s):
// \register_file1|Mux31~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux31~6_combout  & ((\register_file1|Mux31~8_combout ))) # (!\register_file1|Mux31~6_combout  & (\register_file1|Mux31~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux31~6_combout ))))

	.dataa(\register_file1|Mux31~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux31~6_combout ),
	.datad(\register_file1|Mux31~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~10 (
// Equation(s):
// \register_file1|Mux31~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~11 (
// Equation(s):
// \register_file1|Mux31~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux31~10_combout  & ((\register_file1|memory[11][0]~regout ))) # (!\register_file1|Mux31~10_combout  & 
// (\register_file1|memory[9][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux31~10_combout ))))

	.dataa(\register_file1|memory[9][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux31~10_combout ),
	.datad(\register_file1|memory[11][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~0 (
// Equation(s):
// \register_file1|Mux62~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~1 (
// Equation(s):
// \register_file1|Mux62~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux62~0_combout  & ((\register_file1|memory[29][1]~regout ))) # (!\register_file1|Mux62~0_combout  & 
// (\register_file1|memory[21][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux62~0_combout ))))

	.dataa(\register_file1|memory[21][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux62~0_combout ),
	.datad(\register_file1|memory[29][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~2 (
// Equation(s):
// \register_file1|Mux62~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~3 (
// Equation(s):
// \register_file1|Mux62~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux62~2_combout  & ((\register_file1|memory[30][1]~regout ))) # (!\register_file1|Mux62~2_combout  & 
// (\register_file1|memory[26][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux62~2_combout ))))

	.dataa(\register_file1|memory[26][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux62~2_combout ),
	.datad(\register_file1|memory[30][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~4 (
// Equation(s):
// \register_file1|Mux62~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~5 (
// Equation(s):
// \register_file1|Mux62~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux62~4_combout  & ((\register_file1|memory[28][1]~regout ))) # (!\register_file1|Mux62~4_combout  & 
// (\register_file1|memory[24][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux62~4_combout ))))

	.dataa(\register_file1|memory[24][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux62~4_combout ),
	.datad(\register_file1|memory[28][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~6 (
// Equation(s):
// \register_file1|Mux62~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux62~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux62~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux62~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux62~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~7 (
// Equation(s):
// \register_file1|Mux62~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~8 (
// Equation(s):
// \register_file1|Mux62~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux62~7_combout  & ((\register_file1|memory[31][1]~regout ))) # (!\register_file1|Mux62~7_combout  & 
// (\register_file1|memory[23][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux62~7_combout ))))

	.dataa(\register_file1|memory[23][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux62~7_combout ),
	.datad(\register_file1|memory[31][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~9 (
// Equation(s):
// \register_file1|Mux62~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux62~6_combout  & ((\register_file1|Mux62~8_combout ))) # (!\register_file1|Mux62~6_combout  & (\register_file1|Mux62~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux62~6_combout ))))

	.dataa(\register_file1|Mux62~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux62~6_combout ),
	.datad(\register_file1|Mux62~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~10 (
// Equation(s):
// \register_file1|Mux62~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux62~11 (
// Equation(s):
// \register_file1|Mux62~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux62~10_combout  & ((\register_file1|memory[7][1]~regout ))) # (!\register_file1|Mux62~10_combout  & 
// (\register_file1|memory[5][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux62~10_combout ))))

	.dataa(\register_file1|memory[5][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux62~10_combout ),
	.datad(\register_file1|memory[7][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[3][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[13][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux30~0 (
// Equation(s):
// \register_file1|Mux30~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~1 (
// Equation(s):
// \register_file1|Mux30~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux30~0_combout  & ((\register_file1|memory[29][1]~regout ))) # (!\register_file1|Mux30~0_combout  & 
// (\register_file1|memory[21][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux30~0_combout ))))

	.dataa(\register_file1|memory[21][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux30~0_combout ),
	.datad(\register_file1|memory[29][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~2 (
// Equation(s):
// \register_file1|Mux30~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~3 (
// Equation(s):
// \register_file1|Mux30~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux30~2_combout  & ((\register_file1|memory[30][1]~regout ))) # (!\register_file1|Mux30~2_combout  & 
// (\register_file1|memory[26][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux30~2_combout ))))

	.dataa(\register_file1|memory[26][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux30~2_combout ),
	.datad(\register_file1|memory[30][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~4 (
// Equation(s):
// \register_file1|Mux30~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~5 (
// Equation(s):
// \register_file1|Mux30~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux30~4_combout  & ((\register_file1|memory[28][1]~regout ))) # (!\register_file1|Mux30~4_combout  & 
// (\register_file1|memory[24][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux30~4_combout ))))

	.dataa(\register_file1|memory[24][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux30~4_combout ),
	.datad(\register_file1|memory[28][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~6 (
// Equation(s):
// \register_file1|Mux30~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux30~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux30~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux30~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux30~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~7 (
// Equation(s):
// \register_file1|Mux30~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~8 (
// Equation(s):
// \register_file1|Mux30~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux30~7_combout  & ((\register_file1|memory[31][1]~regout ))) # (!\register_file1|Mux30~7_combout  & 
// (\register_file1|memory[23][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux30~7_combout ))))

	.dataa(\register_file1|memory[23][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux30~7_combout ),
	.datad(\register_file1|memory[31][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~9 (
// Equation(s):
// \register_file1|Mux30~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux30~6_combout  & ((\register_file1|Mux30~8_combout ))) # (!\register_file1|Mux30~6_combout  & (\register_file1|Mux30~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux30~6_combout ))))

	.dataa(\register_file1|Mux30~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux30~6_combout ),
	.datad(\register_file1|Mux30~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~10 (
// Equation(s):
// \register_file1|Mux30~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~11 (
// Equation(s):
// \register_file1|Mux30~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux30~10_combout  & ((\register_file1|memory[7][1]~regout ))) # (!\register_file1|Mux30~10_combout  & 
// (\register_file1|memory[5][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux30~10_combout ))))

	.dataa(\register_file1|memory[5][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux30~10_combout ),
	.datad(\register_file1|memory[7][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~0 (
// Equation(s):
// \register_file1|Mux61~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~1 (
// Equation(s):
// \register_file1|Mux61~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux61~0_combout  & ((\register_file1|memory[30][2]~regout ))) # (!\register_file1|Mux61~0_combout  & 
// (\register_file1|memory[26][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux61~0_combout ))))

	.dataa(\register_file1|memory[26][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux61~0_combout ),
	.datad(\register_file1|memory[30][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~2 (
// Equation(s):
// \register_file1|Mux61~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~3 (
// Equation(s):
// \register_file1|Mux61~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux61~2_combout  & ((\register_file1|memory[29][2]~regout ))) # (!\register_file1|Mux61~2_combout  & 
// (\register_file1|memory[21][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux61~2_combout ))))

	.dataa(\register_file1|memory[21][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux61~2_combout ),
	.datad(\register_file1|memory[29][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~4 (
// Equation(s):
// \register_file1|Mux61~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~5 (
// Equation(s):
// \register_file1|Mux61~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux61~4_combout  & ((\register_file1|memory[28][2]~regout ))) # (!\register_file1|Mux61~4_combout  & 
// (\register_file1|memory[24][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux61~4_combout ))))

	.dataa(\register_file1|memory[24][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux61~4_combout ),
	.datad(\register_file1|memory[28][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~6 (
// Equation(s):
// \register_file1|Mux61~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux61~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux61~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux61~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux61~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~7 (
// Equation(s):
// \register_file1|Mux61~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~8 (
// Equation(s):
// \register_file1|Mux61~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux61~7_combout  & ((\register_file1|memory[31][2]~regout ))) # (!\register_file1|Mux61~7_combout  & 
// (\register_file1|memory[23][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux61~7_combout ))))

	.dataa(\register_file1|memory[23][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux61~7_combout ),
	.datad(\register_file1|memory[31][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~9 (
// Equation(s):
// \register_file1|Mux61~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux61~6_combout  & ((\register_file1|Mux61~8_combout ))) # (!\register_file1|Mux61~6_combout  & (\register_file1|Mux61~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux61~6_combout ))))

	.dataa(\register_file1|Mux61~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux61~6_combout ),
	.datad(\register_file1|Mux61~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~10 (
// Equation(s):
// \register_file1|Mux61~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux61~11 (
// Equation(s):
// \register_file1|Mux61~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux61~10_combout  & ((\register_file1|memory[11][2]~regout ))) # (!\register_file1|Mux61~10_combout  & 
// (\register_file1|memory[9][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux61~10_combout ))))

	.dataa(\register_file1|memory[9][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux61~10_combout ),
	.datad(\register_file1|memory[11][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[14][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux29~0 (
// Equation(s):
// \register_file1|Mux29~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~1 (
// Equation(s):
// \register_file1|Mux29~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux29~0_combout  & ((\register_file1|memory[30][2]~regout ))) # (!\register_file1|Mux29~0_combout  & 
// (\register_file1|memory[26][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux29~0_combout ))))

	.dataa(\register_file1|memory[26][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux29~0_combout ),
	.datad(\register_file1|memory[30][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~2 (
// Equation(s):
// \register_file1|Mux29~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~3 (
// Equation(s):
// \register_file1|Mux29~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux29~2_combout  & ((\register_file1|memory[29][2]~regout ))) # (!\register_file1|Mux29~2_combout  & 
// (\register_file1|memory[21][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux29~2_combout ))))

	.dataa(\register_file1|memory[21][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux29~2_combout ),
	.datad(\register_file1|memory[29][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~4 (
// Equation(s):
// \register_file1|Mux29~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~5 (
// Equation(s):
// \register_file1|Mux29~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux29~4_combout  & ((\register_file1|memory[28][2]~regout ))) # (!\register_file1|Mux29~4_combout  & 
// (\register_file1|memory[24][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux29~4_combout ))))

	.dataa(\register_file1|memory[24][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux29~4_combout ),
	.datad(\register_file1|memory[28][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~6 (
// Equation(s):
// \register_file1|Mux29~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux29~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux29~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux29~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux29~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~7 (
// Equation(s):
// \register_file1|Mux29~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~8 (
// Equation(s):
// \register_file1|Mux29~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux29~7_combout  & ((\register_file1|memory[31][2]~regout ))) # (!\register_file1|Mux29~7_combout  & 
// (\register_file1|memory[23][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux29~7_combout ))))

	.dataa(\register_file1|memory[23][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux29~7_combout ),
	.datad(\register_file1|memory[31][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~9 (
// Equation(s):
// \register_file1|Mux29~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux29~6_combout  & ((\register_file1|Mux29~8_combout ))) # (!\register_file1|Mux29~6_combout  & (\register_file1|Mux29~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux29~6_combout ))))

	.dataa(\register_file1|Mux29~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux29~6_combout ),
	.datad(\register_file1|Mux29~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~10 (
// Equation(s):
// \register_file1|Mux29~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~11 (
// Equation(s):
// \register_file1|Mux29~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux29~10_combout  & ((\register_file1|memory[11][2]~regout ))) # (!\register_file1|Mux29~10_combout  & 
// (\register_file1|memory[9][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux29~10_combout ))))

	.dataa(\register_file1|memory[9][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux29~10_combout ),
	.datad(\register_file1|memory[11][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~0 (
// Equation(s):
// \register_file1|Mux60~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~1 (
// Equation(s):
// \register_file1|Mux60~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux60~0_combout  & ((\register_file1|memory[29][3]~regout ))) # (!\register_file1|Mux60~0_combout  & 
// (\register_file1|memory[21][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux60~0_combout ))))

	.dataa(\register_file1|memory[21][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux60~0_combout ),
	.datad(\register_file1|memory[29][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~2 (
// Equation(s):
// \register_file1|Mux60~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~3 (
// Equation(s):
// \register_file1|Mux60~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux60~2_combout  & ((\register_file1|memory[30][3]~regout ))) # (!\register_file1|Mux60~2_combout  & 
// (\register_file1|memory[26][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux60~2_combout ))))

	.dataa(\register_file1|memory[26][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux60~2_combout ),
	.datad(\register_file1|memory[30][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~4 (
// Equation(s):
// \register_file1|Mux60~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~5 (
// Equation(s):
// \register_file1|Mux60~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux60~4_combout  & ((\register_file1|memory[28][3]~regout ))) # (!\register_file1|Mux60~4_combout  & 
// (\register_file1|memory[24][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux60~4_combout ))))

	.dataa(\register_file1|memory[24][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux60~4_combout ),
	.datad(\register_file1|memory[28][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~6 (
// Equation(s):
// \register_file1|Mux60~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux60~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux60~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux60~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux60~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~7 (
// Equation(s):
// \register_file1|Mux60~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~8 (
// Equation(s):
// \register_file1|Mux60~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux60~7_combout  & ((\register_file1|memory[31][3]~regout ))) # (!\register_file1|Mux60~7_combout  & 
// (\register_file1|memory[23][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux60~7_combout ))))

	.dataa(\register_file1|memory[23][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux60~7_combout ),
	.datad(\register_file1|memory[31][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~9 (
// Equation(s):
// \register_file1|Mux60~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux60~6_combout  & ((\register_file1|Mux60~8_combout ))) # (!\register_file1|Mux60~6_combout  & (\register_file1|Mux60~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux60~6_combout ))))

	.dataa(\register_file1|Mux60~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux60~6_combout ),
	.datad(\register_file1|Mux60~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~10 (
// Equation(s):
// \register_file1|Mux60~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux60~11 (
// Equation(s):
// \register_file1|Mux60~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux60~10_combout  & ((\register_file1|memory[7][3]~regout ))) # (!\register_file1|Mux60~10_combout  & 
// (\register_file1|memory[5][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux60~10_combout ))))

	.dataa(\register_file1|memory[5][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux60~10_combout ),
	.datad(\register_file1|memory[7][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[13][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux28~0 (
// Equation(s):
// \register_file1|Mux28~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~1 (
// Equation(s):
// \register_file1|Mux28~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux28~0_combout  & ((\register_file1|memory[29][3]~regout ))) # (!\register_file1|Mux28~0_combout  & 
// (\register_file1|memory[21][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux28~0_combout ))))

	.dataa(\register_file1|memory[21][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux28~0_combout ),
	.datad(\register_file1|memory[29][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~2 (
// Equation(s):
// \register_file1|Mux28~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~3 (
// Equation(s):
// \register_file1|Mux28~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux28~2_combout  & ((\register_file1|memory[30][3]~regout ))) # (!\register_file1|Mux28~2_combout  & 
// (\register_file1|memory[26][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux28~2_combout ))))

	.dataa(\register_file1|memory[26][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux28~2_combout ),
	.datad(\register_file1|memory[30][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~4 (
// Equation(s):
// \register_file1|Mux28~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~5 (
// Equation(s):
// \register_file1|Mux28~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux28~4_combout  & ((\register_file1|memory[28][3]~regout ))) # (!\register_file1|Mux28~4_combout  & 
// (\register_file1|memory[24][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux28~4_combout ))))

	.dataa(\register_file1|memory[24][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux28~4_combout ),
	.datad(\register_file1|memory[28][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~6 (
// Equation(s):
// \register_file1|Mux28~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux28~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux28~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux28~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~7 (
// Equation(s):
// \register_file1|Mux28~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~8 (
// Equation(s):
// \register_file1|Mux28~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux28~7_combout  & ((\register_file1|memory[31][3]~regout ))) # (!\register_file1|Mux28~7_combout  & 
// (\register_file1|memory[23][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux28~7_combout ))))

	.dataa(\register_file1|memory[23][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux28~7_combout ),
	.datad(\register_file1|memory[31][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~9 (
// Equation(s):
// \register_file1|Mux28~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux28~6_combout  & ((\register_file1|Mux28~8_combout ))) # (!\register_file1|Mux28~6_combout  & (\register_file1|Mux28~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux28~6_combout ))))

	.dataa(\register_file1|Mux28~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux28~6_combout ),
	.datad(\register_file1|Mux28~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~10 (
// Equation(s):
// \register_file1|Mux28~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~11 (
// Equation(s):
// \register_file1|Mux28~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux28~10_combout  & ((\register_file1|memory[7][3]~regout ))) # (!\register_file1|Mux28~10_combout  & 
// (\register_file1|memory[5][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux28~10_combout ))))

	.dataa(\register_file1|memory[5][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux28~10_combout ),
	.datad(\register_file1|memory[7][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~0 (
// Equation(s):
// \register_file1|Mux59~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~1 (
// Equation(s):
// \register_file1|Mux59~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux59~0_combout  & ((\register_file1|memory[30][4]~regout ))) # (!\register_file1|Mux59~0_combout  & 
// (\register_file1|memory[26][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux59~0_combout ))))

	.dataa(\register_file1|memory[26][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux59~0_combout ),
	.datad(\register_file1|memory[30][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~2 (
// Equation(s):
// \register_file1|Mux59~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~3 (
// Equation(s):
// \register_file1|Mux59~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux59~2_combout  & ((\register_file1|memory[29][4]~regout ))) # (!\register_file1|Mux59~2_combout  & 
// (\register_file1|memory[21][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux59~2_combout ))))

	.dataa(\register_file1|memory[21][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux59~2_combout ),
	.datad(\register_file1|memory[29][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~4 (
// Equation(s):
// \register_file1|Mux59~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~5 (
// Equation(s):
// \register_file1|Mux59~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux59~4_combout  & ((\register_file1|memory[28][4]~regout ))) # (!\register_file1|Mux59~4_combout  & 
// (\register_file1|memory[24][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux59~4_combout ))))

	.dataa(\register_file1|memory[24][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux59~4_combout ),
	.datad(\register_file1|memory[28][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~6 (
// Equation(s):
// \register_file1|Mux59~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux59~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux59~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux59~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux59~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~7 (
// Equation(s):
// \register_file1|Mux59~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~8 (
// Equation(s):
// \register_file1|Mux59~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux59~7_combout  & ((\register_file1|memory[31][4]~regout ))) # (!\register_file1|Mux59~7_combout  & 
// (\register_file1|memory[23][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux59~7_combout ))))

	.dataa(\register_file1|memory[23][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux59~7_combout ),
	.datad(\register_file1|memory[31][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~9 (
// Equation(s):
// \register_file1|Mux59~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux59~6_combout  & ((\register_file1|Mux59~8_combout ))) # (!\register_file1|Mux59~6_combout  & (\register_file1|Mux59~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux59~6_combout ))))

	.dataa(\register_file1|Mux59~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux59~6_combout ),
	.datad(\register_file1|Mux59~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~10 (
// Equation(s):
// \register_file1|Mux59~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux59~11 (
// Equation(s):
// \register_file1|Mux59~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux59~10_combout  & ((\register_file1|memory[11][4]~regout ))) # (!\register_file1|Mux59~10_combout  & 
// (\register_file1|memory[9][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux59~10_combout ))))

	.dataa(\register_file1|memory[9][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux59~10_combout ),
	.datad(\register_file1|memory[11][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[14][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux27~0 (
// Equation(s):
// \register_file1|Mux27~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~1 (
// Equation(s):
// \register_file1|Mux27~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux27~0_combout  & ((\register_file1|memory[30][4]~regout ))) # (!\register_file1|Mux27~0_combout  & 
// (\register_file1|memory[26][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux27~0_combout ))))

	.dataa(\register_file1|memory[26][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux27~0_combout ),
	.datad(\register_file1|memory[30][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~2 (
// Equation(s):
// \register_file1|Mux27~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~3 (
// Equation(s):
// \register_file1|Mux27~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux27~2_combout  & ((\register_file1|memory[29][4]~regout ))) # (!\register_file1|Mux27~2_combout  & 
// (\register_file1|memory[21][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux27~2_combout ))))

	.dataa(\register_file1|memory[21][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux27~2_combout ),
	.datad(\register_file1|memory[29][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~4 (
// Equation(s):
// \register_file1|Mux27~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~5 (
// Equation(s):
// \register_file1|Mux27~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux27~4_combout  & ((\register_file1|memory[28][4]~regout ))) # (!\register_file1|Mux27~4_combout  & 
// (\register_file1|memory[24][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux27~4_combout ))))

	.dataa(\register_file1|memory[24][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux27~4_combout ),
	.datad(\register_file1|memory[28][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~6 (
// Equation(s):
// \register_file1|Mux27~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux27~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux27~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux27~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux27~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~7 (
// Equation(s):
// \register_file1|Mux27~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~8 (
// Equation(s):
// \register_file1|Mux27~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux27~7_combout  & ((\register_file1|memory[31][4]~regout ))) # (!\register_file1|Mux27~7_combout  & 
// (\register_file1|memory[23][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux27~7_combout ))))

	.dataa(\register_file1|memory[23][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux27~7_combout ),
	.datad(\register_file1|memory[31][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~9 (
// Equation(s):
// \register_file1|Mux27~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux27~6_combout  & ((\register_file1|Mux27~8_combout ))) # (!\register_file1|Mux27~6_combout  & (\register_file1|Mux27~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux27~6_combout ))))

	.dataa(\register_file1|Mux27~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux27~6_combout ),
	.datad(\register_file1|Mux27~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~10 (
// Equation(s):
// \register_file1|Mux27~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~11 (
// Equation(s):
// \register_file1|Mux27~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux27~10_combout  & ((\register_file1|memory[11][4]~regout ))) # (!\register_file1|Mux27~10_combout  & 
// (\register_file1|memory[9][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux27~10_combout ))))

	.dataa(\register_file1|memory[9][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux27~10_combout ),
	.datad(\register_file1|memory[11][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~0 (
// Equation(s):
// \register_file1|Mux58~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~1 (
// Equation(s):
// \register_file1|Mux58~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux58~0_combout  & ((\register_file1|memory[29][5]~regout ))) # (!\register_file1|Mux58~0_combout  & 
// (\register_file1|memory[21][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux58~0_combout ))))

	.dataa(\register_file1|memory[21][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux58~0_combout ),
	.datad(\register_file1|memory[29][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~2 (
// Equation(s):
// \register_file1|Mux58~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~3 (
// Equation(s):
// \register_file1|Mux58~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux58~2_combout  & ((\register_file1|memory[30][5]~regout ))) # (!\register_file1|Mux58~2_combout  & 
// (\register_file1|memory[26][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux58~2_combout ))))

	.dataa(\register_file1|memory[26][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux58~2_combout ),
	.datad(\register_file1|memory[30][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~4 (
// Equation(s):
// \register_file1|Mux58~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~5 (
// Equation(s):
// \register_file1|Mux58~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux58~4_combout  & ((\register_file1|memory[28][5]~regout ))) # (!\register_file1|Mux58~4_combout  & 
// (\register_file1|memory[24][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux58~4_combout ))))

	.dataa(\register_file1|memory[24][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux58~4_combout ),
	.datad(\register_file1|memory[28][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~6 (
// Equation(s):
// \register_file1|Mux58~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux58~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux58~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux58~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux58~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~7 (
// Equation(s):
// \register_file1|Mux58~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~8 (
// Equation(s):
// \register_file1|Mux58~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux58~7_combout  & ((\register_file1|memory[31][5]~regout ))) # (!\register_file1|Mux58~7_combout  & 
// (\register_file1|memory[23][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux58~7_combout ))))

	.dataa(\register_file1|memory[23][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux58~7_combout ),
	.datad(\register_file1|memory[31][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~9 (
// Equation(s):
// \register_file1|Mux58~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux58~6_combout  & ((\register_file1|Mux58~8_combout ))) # (!\register_file1|Mux58~6_combout  & (\register_file1|Mux58~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux58~6_combout ))))

	.dataa(\register_file1|Mux58~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux58~6_combout ),
	.datad(\register_file1|Mux58~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~10 (
// Equation(s):
// \register_file1|Mux58~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux58~11 (
// Equation(s):
// \register_file1|Mux58~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux58~10_combout  & ((\register_file1|memory[7][5]~regout ))) # (!\register_file1|Mux58~10_combout  & 
// (\register_file1|memory[5][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux58~10_combout ))))

	.dataa(\register_file1|memory[5][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux58~10_combout ),
	.datad(\register_file1|memory[7][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[13][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux26~0 (
// Equation(s):
// \register_file1|Mux26~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~1 (
// Equation(s):
// \register_file1|Mux26~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux26~0_combout  & ((\register_file1|memory[29][5]~regout ))) # (!\register_file1|Mux26~0_combout  & 
// (\register_file1|memory[21][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux26~0_combout ))))

	.dataa(\register_file1|memory[21][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux26~0_combout ),
	.datad(\register_file1|memory[29][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~2 (
// Equation(s):
// \register_file1|Mux26~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~3 (
// Equation(s):
// \register_file1|Mux26~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux26~2_combout  & ((\register_file1|memory[30][5]~regout ))) # (!\register_file1|Mux26~2_combout  & 
// (\register_file1|memory[26][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux26~2_combout ))))

	.dataa(\register_file1|memory[26][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux26~2_combout ),
	.datad(\register_file1|memory[30][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~4 (
// Equation(s):
// \register_file1|Mux26~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~5 (
// Equation(s):
// \register_file1|Mux26~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux26~4_combout  & ((\register_file1|memory[28][5]~regout ))) # (!\register_file1|Mux26~4_combout  & 
// (\register_file1|memory[24][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux26~4_combout ))))

	.dataa(\register_file1|memory[24][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux26~4_combout ),
	.datad(\register_file1|memory[28][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~6 (
// Equation(s):
// \register_file1|Mux26~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux26~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux26~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux26~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux26~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~7 (
// Equation(s):
// \register_file1|Mux26~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~8 (
// Equation(s):
// \register_file1|Mux26~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux26~7_combout  & ((\register_file1|memory[31][5]~regout ))) # (!\register_file1|Mux26~7_combout  & 
// (\register_file1|memory[23][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux26~7_combout ))))

	.dataa(\register_file1|memory[23][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux26~7_combout ),
	.datad(\register_file1|memory[31][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~9 (
// Equation(s):
// \register_file1|Mux26~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux26~6_combout  & ((\register_file1|Mux26~8_combout ))) # (!\register_file1|Mux26~6_combout  & (\register_file1|Mux26~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux26~6_combout ))))

	.dataa(\register_file1|Mux26~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux26~6_combout ),
	.datad(\register_file1|Mux26~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~10 (
// Equation(s):
// \register_file1|Mux26~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~11 (
// Equation(s):
// \register_file1|Mux26~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux26~10_combout  & ((\register_file1|memory[7][5]~regout ))) # (!\register_file1|Mux26~10_combout  & 
// (\register_file1|memory[5][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux26~10_combout ))))

	.dataa(\register_file1|memory[5][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux26~10_combout ),
	.datad(\register_file1|memory[7][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~0 (
// Equation(s):
// \register_file1|Mux57~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~1 (
// Equation(s):
// \register_file1|Mux57~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux57~0_combout  & ((\register_file1|memory[30][6]~regout ))) # (!\register_file1|Mux57~0_combout  & 
// (\register_file1|memory[26][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux57~0_combout ))))

	.dataa(\register_file1|memory[26][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux57~0_combout ),
	.datad(\register_file1|memory[30][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~2 (
// Equation(s):
// \register_file1|Mux57~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~3 (
// Equation(s):
// \register_file1|Mux57~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux57~2_combout  & ((\register_file1|memory[29][6]~regout ))) # (!\register_file1|Mux57~2_combout  & 
// (\register_file1|memory[21][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux57~2_combout ))))

	.dataa(\register_file1|memory[21][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux57~2_combout ),
	.datad(\register_file1|memory[29][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~4 (
// Equation(s):
// \register_file1|Mux57~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~5 (
// Equation(s):
// \register_file1|Mux57~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux57~4_combout  & ((\register_file1|memory[28][6]~regout ))) # (!\register_file1|Mux57~4_combout  & 
// (\register_file1|memory[24][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux57~4_combout ))))

	.dataa(\register_file1|memory[24][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux57~4_combout ),
	.datad(\register_file1|memory[28][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~6 (
// Equation(s):
// \register_file1|Mux57~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux57~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux57~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux57~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux57~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~7 (
// Equation(s):
// \register_file1|Mux57~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~8 (
// Equation(s):
// \register_file1|Mux57~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux57~7_combout  & ((\register_file1|memory[31][6]~regout ))) # (!\register_file1|Mux57~7_combout  & 
// (\register_file1|memory[23][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux57~7_combout ))))

	.dataa(\register_file1|memory[23][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux57~7_combout ),
	.datad(\register_file1|memory[31][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~9 (
// Equation(s):
// \register_file1|Mux57~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux57~6_combout  & ((\register_file1|Mux57~8_combout ))) # (!\register_file1|Mux57~6_combout  & (\register_file1|Mux57~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux57~6_combout ))))

	.dataa(\register_file1|Mux57~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux57~6_combout ),
	.datad(\register_file1|Mux57~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~10 (
// Equation(s):
// \register_file1|Mux57~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux57~11 (
// Equation(s):
// \register_file1|Mux57~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux57~10_combout  & ((\register_file1|memory[11][6]~regout ))) # (!\register_file1|Mux57~10_combout  & 
// (\register_file1|memory[9][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux57~10_combout ))))

	.dataa(\register_file1|memory[9][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux57~10_combout ),
	.datad(\register_file1|memory[11][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[14][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux25~0 (
// Equation(s):
// \register_file1|Mux25~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~1 (
// Equation(s):
// \register_file1|Mux25~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux25~0_combout  & ((\register_file1|memory[30][6]~regout ))) # (!\register_file1|Mux25~0_combout  & 
// (\register_file1|memory[26][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux25~0_combout ))))

	.dataa(\register_file1|memory[26][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux25~0_combout ),
	.datad(\register_file1|memory[30][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~2 (
// Equation(s):
// \register_file1|Mux25~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~3 (
// Equation(s):
// \register_file1|Mux25~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux25~2_combout  & ((\register_file1|memory[29][6]~regout ))) # (!\register_file1|Mux25~2_combout  & 
// (\register_file1|memory[21][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux25~2_combout ))))

	.dataa(\register_file1|memory[21][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux25~2_combout ),
	.datad(\register_file1|memory[29][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~4 (
// Equation(s):
// \register_file1|Mux25~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~5 (
// Equation(s):
// \register_file1|Mux25~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux25~4_combout  & ((\register_file1|memory[28][6]~regout ))) # (!\register_file1|Mux25~4_combout  & 
// (\register_file1|memory[24][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux25~4_combout ))))

	.dataa(\register_file1|memory[24][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux25~4_combout ),
	.datad(\register_file1|memory[28][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~6 (
// Equation(s):
// \register_file1|Mux25~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux25~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux25~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux25~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux25~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~7 (
// Equation(s):
// \register_file1|Mux25~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~8 (
// Equation(s):
// \register_file1|Mux25~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux25~7_combout  & ((\register_file1|memory[31][6]~regout ))) # (!\register_file1|Mux25~7_combout  & 
// (\register_file1|memory[23][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux25~7_combout ))))

	.dataa(\register_file1|memory[23][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux25~7_combout ),
	.datad(\register_file1|memory[31][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~9 (
// Equation(s):
// \register_file1|Mux25~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux25~6_combout  & ((\register_file1|Mux25~8_combout ))) # (!\register_file1|Mux25~6_combout  & (\register_file1|Mux25~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux25~6_combout ))))

	.dataa(\register_file1|Mux25~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux25~6_combout ),
	.datad(\register_file1|Mux25~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~10 (
// Equation(s):
// \register_file1|Mux25~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~11 (
// Equation(s):
// \register_file1|Mux25~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux25~10_combout  & ((\register_file1|memory[11][6]~regout ))) # (!\register_file1|Mux25~10_combout  & 
// (\register_file1|memory[9][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux25~10_combout ))))

	.dataa(\register_file1|memory[9][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux25~10_combout ),
	.datad(\register_file1|memory[11][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~0 (
// Equation(s):
// \register_file1|Mux56~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~1 (
// Equation(s):
// \register_file1|Mux56~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux56~0_combout  & ((\register_file1|memory[29][7]~regout ))) # (!\register_file1|Mux56~0_combout  & 
// (\register_file1|memory[21][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux56~0_combout ))))

	.dataa(\register_file1|memory[21][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux56~0_combout ),
	.datad(\register_file1|memory[29][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~2 (
// Equation(s):
// \register_file1|Mux56~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~3 (
// Equation(s):
// \register_file1|Mux56~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux56~2_combout  & ((\register_file1|memory[30][7]~regout ))) # (!\register_file1|Mux56~2_combout  & 
// (\register_file1|memory[26][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux56~2_combout ))))

	.dataa(\register_file1|memory[26][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux56~2_combout ),
	.datad(\register_file1|memory[30][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~4 (
// Equation(s):
// \register_file1|Mux56~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~5 (
// Equation(s):
// \register_file1|Mux56~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux56~4_combout  & ((\register_file1|memory[28][7]~regout ))) # (!\register_file1|Mux56~4_combout  & 
// (\register_file1|memory[24][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux56~4_combout ))))

	.dataa(\register_file1|memory[24][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux56~4_combout ),
	.datad(\register_file1|memory[28][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~6 (
// Equation(s):
// \register_file1|Mux56~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux56~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux56~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux56~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux56~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~7 (
// Equation(s):
// \register_file1|Mux56~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~8 (
// Equation(s):
// \register_file1|Mux56~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux56~7_combout  & ((\register_file1|memory[31][7]~regout ))) # (!\register_file1|Mux56~7_combout  & 
// (\register_file1|memory[23][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux56~7_combout ))))

	.dataa(\register_file1|memory[23][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux56~7_combout ),
	.datad(\register_file1|memory[31][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~9 (
// Equation(s):
// \register_file1|Mux56~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux56~6_combout  & ((\register_file1|Mux56~8_combout ))) # (!\register_file1|Mux56~6_combout  & (\register_file1|Mux56~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux56~6_combout ))))

	.dataa(\register_file1|Mux56~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux56~6_combout ),
	.datad(\register_file1|Mux56~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~10 (
// Equation(s):
// \register_file1|Mux56~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux56~11 (
// Equation(s):
// \register_file1|Mux56~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux56~10_combout  & ((\register_file1|memory[7][7]~regout ))) # (!\register_file1|Mux56~10_combout  & 
// (\register_file1|memory[5][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux56~10_combout ))))

	.dataa(\register_file1|memory[5][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux56~10_combout ),
	.datad(\register_file1|memory[7][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[13][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux24~0 (
// Equation(s):
// \register_file1|Mux24~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~1 (
// Equation(s):
// \register_file1|Mux24~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux24~0_combout  & ((\register_file1|memory[29][7]~regout ))) # (!\register_file1|Mux24~0_combout  & 
// (\register_file1|memory[21][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux24~0_combout ))))

	.dataa(\register_file1|memory[21][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux24~0_combout ),
	.datad(\register_file1|memory[29][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~2 (
// Equation(s):
// \register_file1|Mux24~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~3 (
// Equation(s):
// \register_file1|Mux24~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux24~2_combout  & ((\register_file1|memory[30][7]~regout ))) # (!\register_file1|Mux24~2_combout  & 
// (\register_file1|memory[26][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux24~2_combout ))))

	.dataa(\register_file1|memory[26][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux24~2_combout ),
	.datad(\register_file1|memory[30][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~4 (
// Equation(s):
// \register_file1|Mux24~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~5 (
// Equation(s):
// \register_file1|Mux24~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux24~4_combout  & ((\register_file1|memory[28][7]~regout ))) # (!\register_file1|Mux24~4_combout  & 
// (\register_file1|memory[24][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux24~4_combout ))))

	.dataa(\register_file1|memory[24][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux24~4_combout ),
	.datad(\register_file1|memory[28][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~6 (
// Equation(s):
// \register_file1|Mux24~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux24~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux24~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux24~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux24~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~7 (
// Equation(s):
// \register_file1|Mux24~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~8 (
// Equation(s):
// \register_file1|Mux24~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux24~7_combout  & ((\register_file1|memory[31][7]~regout ))) # (!\register_file1|Mux24~7_combout  & 
// (\register_file1|memory[23][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux24~7_combout ))))

	.dataa(\register_file1|memory[23][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux24~7_combout ),
	.datad(\register_file1|memory[31][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~9 (
// Equation(s):
// \register_file1|Mux24~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux24~6_combout  & ((\register_file1|Mux24~8_combout ))) # (!\register_file1|Mux24~6_combout  & (\register_file1|Mux24~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux24~6_combout ))))

	.dataa(\register_file1|Mux24~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux24~6_combout ),
	.datad(\register_file1|Mux24~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~10 (
// Equation(s):
// \register_file1|Mux24~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~11 (
// Equation(s):
// \register_file1|Mux24~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux24~10_combout  & ((\register_file1|memory[7][7]~regout ))) # (!\register_file1|Mux24~10_combout  & 
// (\register_file1|memory[5][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux24~10_combout ))))

	.dataa(\register_file1|memory[5][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux24~10_combout ),
	.datad(\register_file1|memory[7][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~0 (
// Equation(s):
// \register_file1|Mux55~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~1 (
// Equation(s):
// \register_file1|Mux55~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux55~0_combout  & ((\register_file1|memory[30][8]~regout ))) # (!\register_file1|Mux55~0_combout  & 
// (\register_file1|memory[26][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux55~0_combout ))))

	.dataa(\register_file1|memory[26][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux55~0_combout ),
	.datad(\register_file1|memory[30][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~2 (
// Equation(s):
// \register_file1|Mux55~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~3 (
// Equation(s):
// \register_file1|Mux55~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux55~2_combout  & ((\register_file1|memory[29][8]~regout ))) # (!\register_file1|Mux55~2_combout  & 
// (\register_file1|memory[21][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux55~2_combout ))))

	.dataa(\register_file1|memory[21][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux55~2_combout ),
	.datad(\register_file1|memory[29][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~4 (
// Equation(s):
// \register_file1|Mux55~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~5 (
// Equation(s):
// \register_file1|Mux55~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux55~4_combout  & ((\register_file1|memory[28][8]~regout ))) # (!\register_file1|Mux55~4_combout  & 
// (\register_file1|memory[24][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux55~4_combout ))))

	.dataa(\register_file1|memory[24][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux55~4_combout ),
	.datad(\register_file1|memory[28][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~6 (
// Equation(s):
// \register_file1|Mux55~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux55~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux55~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux55~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux55~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~7 (
// Equation(s):
// \register_file1|Mux55~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~8 (
// Equation(s):
// \register_file1|Mux55~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux55~7_combout  & ((\register_file1|memory[31][8]~regout ))) # (!\register_file1|Mux55~7_combout  & 
// (\register_file1|memory[23][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux55~7_combout ))))

	.dataa(\register_file1|memory[23][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux55~7_combout ),
	.datad(\register_file1|memory[31][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~9 (
// Equation(s):
// \register_file1|Mux55~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux55~6_combout  & ((\register_file1|Mux55~8_combout ))) # (!\register_file1|Mux55~6_combout  & (\register_file1|Mux55~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux55~6_combout ))))

	.dataa(\register_file1|Mux55~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux55~6_combout ),
	.datad(\register_file1|Mux55~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~10 (
// Equation(s):
// \register_file1|Mux55~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux55~11 (
// Equation(s):
// \register_file1|Mux55~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux55~10_combout  & ((\register_file1|memory[11][8]~regout ))) # (!\register_file1|Mux55~10_combout  & 
// (\register_file1|memory[9][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux55~10_combout ))))

	.dataa(\register_file1|memory[9][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux55~10_combout ),
	.datad(\register_file1|memory[11][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[14][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux23~0 (
// Equation(s):
// \register_file1|Mux23~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~1 (
// Equation(s):
// \register_file1|Mux23~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux23~0_combout  & ((\register_file1|memory[30][8]~regout ))) # (!\register_file1|Mux23~0_combout  & 
// (\register_file1|memory[26][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux23~0_combout ))))

	.dataa(\register_file1|memory[26][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux23~0_combout ),
	.datad(\register_file1|memory[30][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~2 (
// Equation(s):
// \register_file1|Mux23~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~3 (
// Equation(s):
// \register_file1|Mux23~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux23~2_combout  & ((\register_file1|memory[29][8]~regout ))) # (!\register_file1|Mux23~2_combout  & 
// (\register_file1|memory[21][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux23~2_combout ))))

	.dataa(\register_file1|memory[21][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux23~2_combout ),
	.datad(\register_file1|memory[29][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~4 (
// Equation(s):
// \register_file1|Mux23~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~5 (
// Equation(s):
// \register_file1|Mux23~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux23~4_combout  & ((\register_file1|memory[28][8]~regout ))) # (!\register_file1|Mux23~4_combout  & 
// (\register_file1|memory[24][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux23~4_combout ))))

	.dataa(\register_file1|memory[24][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux23~4_combout ),
	.datad(\register_file1|memory[28][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~6 (
// Equation(s):
// \register_file1|Mux23~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux23~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux23~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux23~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux23~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~7 (
// Equation(s):
// \register_file1|Mux23~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~8 (
// Equation(s):
// \register_file1|Mux23~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux23~7_combout  & ((\register_file1|memory[31][8]~regout ))) # (!\register_file1|Mux23~7_combout  & 
// (\register_file1|memory[23][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux23~7_combout ))))

	.dataa(\register_file1|memory[23][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux23~7_combout ),
	.datad(\register_file1|memory[31][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~9 (
// Equation(s):
// \register_file1|Mux23~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux23~6_combout  & ((\register_file1|Mux23~8_combout ))) # (!\register_file1|Mux23~6_combout  & (\register_file1|Mux23~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux23~6_combout ))))

	.dataa(\register_file1|Mux23~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux23~6_combout ),
	.datad(\register_file1|Mux23~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~10 (
// Equation(s):
// \register_file1|Mux23~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~11 (
// Equation(s):
// \register_file1|Mux23~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux23~10_combout  & ((\register_file1|memory[11][8]~regout ))) # (!\register_file1|Mux23~10_combout  & 
// (\register_file1|memory[9][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux23~10_combout ))))

	.dataa(\register_file1|memory[9][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux23~10_combout ),
	.datad(\register_file1|memory[11][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~0 (
// Equation(s):
// \register_file1|Mux54~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~1 (
// Equation(s):
// \register_file1|Mux54~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux54~0_combout  & ((\register_file1|memory[29][9]~regout ))) # (!\register_file1|Mux54~0_combout  & 
// (\register_file1|memory[21][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux54~0_combout ))))

	.dataa(\register_file1|memory[21][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux54~0_combout ),
	.datad(\register_file1|memory[29][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~2 (
// Equation(s):
// \register_file1|Mux54~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~3 (
// Equation(s):
// \register_file1|Mux54~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux54~2_combout  & ((\register_file1|memory[30][9]~regout ))) # (!\register_file1|Mux54~2_combout  & 
// (\register_file1|memory[26][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux54~2_combout ))))

	.dataa(\register_file1|memory[26][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux54~2_combout ),
	.datad(\register_file1|memory[30][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~4 (
// Equation(s):
// \register_file1|Mux54~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~5 (
// Equation(s):
// \register_file1|Mux54~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux54~4_combout  & ((\register_file1|memory[28][9]~regout ))) # (!\register_file1|Mux54~4_combout  & 
// (\register_file1|memory[24][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux54~4_combout ))))

	.dataa(\register_file1|memory[24][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux54~4_combout ),
	.datad(\register_file1|memory[28][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~6 (
// Equation(s):
// \register_file1|Mux54~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux54~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux54~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux54~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux54~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~7 (
// Equation(s):
// \register_file1|Mux54~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~8 (
// Equation(s):
// \register_file1|Mux54~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux54~7_combout  & ((\register_file1|memory[31][9]~regout ))) # (!\register_file1|Mux54~7_combout  & 
// (\register_file1|memory[23][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux54~7_combout ))))

	.dataa(\register_file1|memory[23][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux54~7_combout ),
	.datad(\register_file1|memory[31][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~9 (
// Equation(s):
// \register_file1|Mux54~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux54~6_combout  & ((\register_file1|Mux54~8_combout ))) # (!\register_file1|Mux54~6_combout  & (\register_file1|Mux54~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux54~6_combout ))))

	.dataa(\register_file1|Mux54~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux54~6_combout ),
	.datad(\register_file1|Mux54~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~10 (
// Equation(s):
// \register_file1|Mux54~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux54~11 (
// Equation(s):
// \register_file1|Mux54~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux54~10_combout  & ((\register_file1|memory[7][9]~regout ))) # (!\register_file1|Mux54~10_combout  & 
// (\register_file1|memory[5][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux54~10_combout ))))

	.dataa(\register_file1|memory[5][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux54~10_combout ),
	.datad(\register_file1|memory[7][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[13][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux22~0 (
// Equation(s):
// \register_file1|Mux22~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~1 (
// Equation(s):
// \register_file1|Mux22~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux22~0_combout  & ((\register_file1|memory[29][9]~regout ))) # (!\register_file1|Mux22~0_combout  & 
// (\register_file1|memory[21][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux22~0_combout ))))

	.dataa(\register_file1|memory[21][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux22~0_combout ),
	.datad(\register_file1|memory[29][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~2 (
// Equation(s):
// \register_file1|Mux22~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~3 (
// Equation(s):
// \register_file1|Mux22~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux22~2_combout  & ((\register_file1|memory[30][9]~regout ))) # (!\register_file1|Mux22~2_combout  & 
// (\register_file1|memory[26][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux22~2_combout ))))

	.dataa(\register_file1|memory[26][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux22~2_combout ),
	.datad(\register_file1|memory[30][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~4 (
// Equation(s):
// \register_file1|Mux22~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~5 (
// Equation(s):
// \register_file1|Mux22~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux22~4_combout  & ((\register_file1|memory[28][9]~regout ))) # (!\register_file1|Mux22~4_combout  & 
// (\register_file1|memory[24][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux22~4_combout ))))

	.dataa(\register_file1|memory[24][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux22~4_combout ),
	.datad(\register_file1|memory[28][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~6 (
// Equation(s):
// \register_file1|Mux22~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux22~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux22~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux22~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~7 (
// Equation(s):
// \register_file1|Mux22~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~8 (
// Equation(s):
// \register_file1|Mux22~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux22~7_combout  & ((\register_file1|memory[31][9]~regout ))) # (!\register_file1|Mux22~7_combout  & 
// (\register_file1|memory[23][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux22~7_combout ))))

	.dataa(\register_file1|memory[23][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux22~7_combout ),
	.datad(\register_file1|memory[31][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~9 (
// Equation(s):
// \register_file1|Mux22~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux22~6_combout  & ((\register_file1|Mux22~8_combout ))) # (!\register_file1|Mux22~6_combout  & (\register_file1|Mux22~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux22~6_combout ))))

	.dataa(\register_file1|Mux22~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux22~6_combout ),
	.datad(\register_file1|Mux22~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~10 (
// Equation(s):
// \register_file1|Mux22~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~11 (
// Equation(s):
// \register_file1|Mux22~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux22~10_combout  & ((\register_file1|memory[7][9]~regout ))) # (!\register_file1|Mux22~10_combout  & 
// (\register_file1|memory[5][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux22~10_combout ))))

	.dataa(\register_file1|memory[5][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux22~10_combout ),
	.datad(\register_file1|memory[7][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~0 (
// Equation(s):
// \register_file1|Mux53~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~1 (
// Equation(s):
// \register_file1|Mux53~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux53~0_combout  & ((\register_file1|memory[30][10]~regout ))) # (!\register_file1|Mux53~0_combout  & 
// (\register_file1|memory[26][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux53~0_combout ))))

	.dataa(\register_file1|memory[26][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux53~0_combout ),
	.datad(\register_file1|memory[30][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~2 (
// Equation(s):
// \register_file1|Mux53~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~3 (
// Equation(s):
// \register_file1|Mux53~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux53~2_combout  & ((\register_file1|memory[29][10]~regout ))) # (!\register_file1|Mux53~2_combout  & 
// (\register_file1|memory[21][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux53~2_combout ))))

	.dataa(\register_file1|memory[21][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux53~2_combout ),
	.datad(\register_file1|memory[29][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~4 (
// Equation(s):
// \register_file1|Mux53~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~5 (
// Equation(s):
// \register_file1|Mux53~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux53~4_combout  & ((\register_file1|memory[28][10]~regout ))) # (!\register_file1|Mux53~4_combout  & 
// (\register_file1|memory[24][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux53~4_combout ))))

	.dataa(\register_file1|memory[24][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux53~4_combout ),
	.datad(\register_file1|memory[28][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~6 (
// Equation(s):
// \register_file1|Mux53~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux53~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux53~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux53~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux53~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~7 (
// Equation(s):
// \register_file1|Mux53~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~8 (
// Equation(s):
// \register_file1|Mux53~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux53~7_combout  & ((\register_file1|memory[31][10]~regout ))) # (!\register_file1|Mux53~7_combout  & 
// (\register_file1|memory[23][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux53~7_combout ))))

	.dataa(\register_file1|memory[23][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux53~7_combout ),
	.datad(\register_file1|memory[31][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~9 (
// Equation(s):
// \register_file1|Mux53~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux53~6_combout  & ((\register_file1|Mux53~8_combout ))) # (!\register_file1|Mux53~6_combout  & (\register_file1|Mux53~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux53~6_combout ))))

	.dataa(\register_file1|Mux53~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux53~6_combout ),
	.datad(\register_file1|Mux53~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~10 (
// Equation(s):
// \register_file1|Mux53~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux53~11 (
// Equation(s):
// \register_file1|Mux53~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux53~10_combout  & ((\register_file1|memory[11][10]~regout ))) # (!\register_file1|Mux53~10_combout  & 
// (\register_file1|memory[9][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux53~10_combout ))))

	.dataa(\register_file1|memory[9][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux53~10_combout ),
	.datad(\register_file1|memory[11][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[14][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux21~0 (
// Equation(s):
// \register_file1|Mux21~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~1 (
// Equation(s):
// \register_file1|Mux21~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux21~0_combout  & ((\register_file1|memory[30][10]~regout ))) # (!\register_file1|Mux21~0_combout  & 
// (\register_file1|memory[26][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux21~0_combout ))))

	.dataa(\register_file1|memory[26][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux21~0_combout ),
	.datad(\register_file1|memory[30][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~2 (
// Equation(s):
// \register_file1|Mux21~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~3 (
// Equation(s):
// \register_file1|Mux21~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux21~2_combout  & ((\register_file1|memory[29][10]~regout ))) # (!\register_file1|Mux21~2_combout  & 
// (\register_file1|memory[21][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux21~2_combout ))))

	.dataa(\register_file1|memory[21][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux21~2_combout ),
	.datad(\register_file1|memory[29][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~4 (
// Equation(s):
// \register_file1|Mux21~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~5 (
// Equation(s):
// \register_file1|Mux21~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux21~4_combout  & ((\register_file1|memory[28][10]~regout ))) # (!\register_file1|Mux21~4_combout  & 
// (\register_file1|memory[24][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux21~4_combout ))))

	.dataa(\register_file1|memory[24][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux21~4_combout ),
	.datad(\register_file1|memory[28][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~6 (
// Equation(s):
// \register_file1|Mux21~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux21~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux21~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux21~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux21~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~7 (
// Equation(s):
// \register_file1|Mux21~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~8 (
// Equation(s):
// \register_file1|Mux21~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux21~7_combout  & ((\register_file1|memory[31][10]~regout ))) # (!\register_file1|Mux21~7_combout  & 
// (\register_file1|memory[23][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux21~7_combout ))))

	.dataa(\register_file1|memory[23][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux21~7_combout ),
	.datad(\register_file1|memory[31][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~9 (
// Equation(s):
// \register_file1|Mux21~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux21~6_combout  & ((\register_file1|Mux21~8_combout ))) # (!\register_file1|Mux21~6_combout  & (\register_file1|Mux21~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux21~6_combout ))))

	.dataa(\register_file1|Mux21~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux21~6_combout ),
	.datad(\register_file1|Mux21~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~10 (
// Equation(s):
// \register_file1|Mux21~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~11 (
// Equation(s):
// \register_file1|Mux21~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux21~10_combout  & ((\register_file1|memory[11][10]~regout ))) # (!\register_file1|Mux21~10_combout  & 
// (\register_file1|memory[9][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux21~10_combout ))))

	.dataa(\register_file1|memory[9][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux21~10_combout ),
	.datad(\register_file1|memory[11][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~0 (
// Equation(s):
// \register_file1|Mux52~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~1 (
// Equation(s):
// \register_file1|Mux52~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux52~0_combout  & ((\register_file1|memory[29][11]~regout ))) # (!\register_file1|Mux52~0_combout  & 
// (\register_file1|memory[21][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux52~0_combout ))))

	.dataa(\register_file1|memory[21][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux52~0_combout ),
	.datad(\register_file1|memory[29][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~2 (
// Equation(s):
// \register_file1|Mux52~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~3 (
// Equation(s):
// \register_file1|Mux52~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux52~2_combout  & ((\register_file1|memory[30][11]~regout ))) # (!\register_file1|Mux52~2_combout  & 
// (\register_file1|memory[26][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux52~2_combout ))))

	.dataa(\register_file1|memory[26][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux52~2_combout ),
	.datad(\register_file1|memory[30][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~4 (
// Equation(s):
// \register_file1|Mux52~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~5 (
// Equation(s):
// \register_file1|Mux52~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux52~4_combout  & ((\register_file1|memory[28][11]~regout ))) # (!\register_file1|Mux52~4_combout  & 
// (\register_file1|memory[24][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux52~4_combout ))))

	.dataa(\register_file1|memory[24][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux52~4_combout ),
	.datad(\register_file1|memory[28][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~6 (
// Equation(s):
// \register_file1|Mux52~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux52~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux52~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux52~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux52~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~7 (
// Equation(s):
// \register_file1|Mux52~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~8 (
// Equation(s):
// \register_file1|Mux52~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux52~7_combout  & ((\register_file1|memory[31][11]~regout ))) # (!\register_file1|Mux52~7_combout  & 
// (\register_file1|memory[23][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux52~7_combout ))))

	.dataa(\register_file1|memory[23][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux52~7_combout ),
	.datad(\register_file1|memory[31][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~9 (
// Equation(s):
// \register_file1|Mux52~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux52~6_combout  & ((\register_file1|Mux52~8_combout ))) # (!\register_file1|Mux52~6_combout  & (\register_file1|Mux52~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux52~6_combout ))))

	.dataa(\register_file1|Mux52~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux52~6_combout ),
	.datad(\register_file1|Mux52~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~10 (
// Equation(s):
// \register_file1|Mux52~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~11 (
// Equation(s):
// \register_file1|Mux52~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux52~10_combout  & ((\register_file1|memory[7][11]~regout ))) # (!\register_file1|Mux52~10_combout  & 
// (\register_file1|memory[5][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux52~10_combout ))))

	.dataa(\register_file1|memory[5][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux52~10_combout ),
	.datad(\register_file1|memory[7][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~12 (
// Equation(s):
// \register_file1|Mux52~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~13 (
// Equation(s):
// \register_file1|Mux52~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux52~12_combout  & ((\register_file1|memory[11][11]~regout ))) # (!\register_file1|Mux52~12_combout  & 
// (\register_file1|memory[10][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux52~12_combout ))))

	.dataa(\register_file1|memory[10][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux52~12_combout ),
	.datad(\register_file1|memory[11][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~14 (
// Equation(s):
// \register_file1|Mux52~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][11]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][11]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~15 (
// Equation(s):
// \register_file1|Mux52~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux52~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux52~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux52~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux52~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux52~16 (
// Equation(s):
// \register_file1|Mux52~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~17 (
// Equation(s):
// \register_file1|Mux52~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux52~16_combout  & ((\register_file1|memory[15][11]~regout ))) # (!\register_file1|Mux52~16_combout  & 
// (\register_file1|memory[13][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux52~16_combout ))))

	.dataa(\register_file1|memory[13][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux52~16_combout ),
	.datad(\register_file1|memory[15][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~18 (
// Equation(s):
// \register_file1|Mux52~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux52~15_combout  & ((\register_file1|Mux52~17_combout ))) # (!\register_file1|Mux52~15_combout  & (\register_file1|Mux52~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux52~15_combout ))))

	.dataa(\register_file1|Mux52~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux52~15_combout ),
	.datad(\register_file1|Mux52~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux52~19 (
// Equation(s):
// \register_file1|Mux52~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux52~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux52~18_combout )))

	.dataa(\register_file1|Mux52~9_combout ),
	.datab(\register_file1|Mux52~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux52~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~0 (
// Equation(s):
// \register_file1|Mux20~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~1 (
// Equation(s):
// \register_file1|Mux20~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux20~0_combout  & ((\register_file1|memory[29][11]~regout ))) # (!\register_file1|Mux20~0_combout  & 
// (\register_file1|memory[21][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux20~0_combout ))))

	.dataa(\register_file1|memory[21][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux20~0_combout ),
	.datad(\register_file1|memory[29][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~2 (
// Equation(s):
// \register_file1|Mux20~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~3 (
// Equation(s):
// \register_file1|Mux20~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux20~2_combout  & ((\register_file1|memory[30][11]~regout ))) # (!\register_file1|Mux20~2_combout  & 
// (\register_file1|memory[26][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux20~2_combout ))))

	.dataa(\register_file1|memory[26][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux20~2_combout ),
	.datad(\register_file1|memory[30][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~4 (
// Equation(s):
// \register_file1|Mux20~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~5 (
// Equation(s):
// \register_file1|Mux20~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux20~4_combout  & ((\register_file1|memory[28][11]~regout ))) # (!\register_file1|Mux20~4_combout  & 
// (\register_file1|memory[24][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux20~4_combout ))))

	.dataa(\register_file1|memory[24][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux20~4_combout ),
	.datad(\register_file1|memory[28][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~6 (
// Equation(s):
// \register_file1|Mux20~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux20~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux20~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux20~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux20~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~7 (
// Equation(s):
// \register_file1|Mux20~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~8 (
// Equation(s):
// \register_file1|Mux20~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux20~7_combout  & ((\register_file1|memory[31][11]~regout ))) # (!\register_file1|Mux20~7_combout  & 
// (\register_file1|memory[23][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux20~7_combout ))))

	.dataa(\register_file1|memory[23][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux20~7_combout ),
	.datad(\register_file1|memory[31][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~9 (
// Equation(s):
// \register_file1|Mux20~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux20~6_combout  & ((\register_file1|Mux20~8_combout ))) # (!\register_file1|Mux20~6_combout  & (\register_file1|Mux20~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux20~6_combout ))))

	.dataa(\register_file1|Mux20~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux20~6_combout ),
	.datad(\register_file1|Mux20~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~10 (
// Equation(s):
// \register_file1|Mux20~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~11 (
// Equation(s):
// \register_file1|Mux20~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux20~10_combout  & ((\register_file1|memory[7][11]~regout ))) # (!\register_file1|Mux20~10_combout  & 
// (\register_file1|memory[5][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux20~10_combout ))))

	.dataa(\register_file1|memory[5][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux20~10_combout ),
	.datad(\register_file1|memory[7][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~0 (
// Equation(s):
// \register_file1|Mux51~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~1 (
// Equation(s):
// \register_file1|Mux51~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux51~0_combout  & ((\register_file1|memory[30][12]~regout ))) # (!\register_file1|Mux51~0_combout  & 
// (\register_file1|memory[26][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux51~0_combout ))))

	.dataa(\register_file1|memory[26][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux51~0_combout ),
	.datad(\register_file1|memory[30][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~2 (
// Equation(s):
// \register_file1|Mux51~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~3 (
// Equation(s):
// \register_file1|Mux51~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux51~2_combout  & ((\register_file1|memory[29][12]~regout ))) # (!\register_file1|Mux51~2_combout  & 
// (\register_file1|memory[21][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux51~2_combout ))))

	.dataa(\register_file1|memory[21][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux51~2_combout ),
	.datad(\register_file1|memory[29][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~4 (
// Equation(s):
// \register_file1|Mux51~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~5 (
// Equation(s):
// \register_file1|Mux51~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux51~4_combout  & ((\register_file1|memory[28][12]~regout ))) # (!\register_file1|Mux51~4_combout  & 
// (\register_file1|memory[24][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux51~4_combout ))))

	.dataa(\register_file1|memory[24][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux51~4_combout ),
	.datad(\register_file1|memory[28][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~6 (
// Equation(s):
// \register_file1|Mux51~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux51~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux51~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux51~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux51~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~7 (
// Equation(s):
// \register_file1|Mux51~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~8 (
// Equation(s):
// \register_file1|Mux51~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux51~7_combout  & ((\register_file1|memory[31][12]~regout ))) # (!\register_file1|Mux51~7_combout  & 
// (\register_file1|memory[23][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux51~7_combout ))))

	.dataa(\register_file1|memory[23][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux51~7_combout ),
	.datad(\register_file1|memory[31][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~9 (
// Equation(s):
// \register_file1|Mux51~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux51~6_combout  & ((\register_file1|Mux51~8_combout ))) # (!\register_file1|Mux51~6_combout  & (\register_file1|Mux51~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux51~6_combout ))))

	.dataa(\register_file1|Mux51~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux51~6_combout ),
	.datad(\register_file1|Mux51~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~10 (
// Equation(s):
// \register_file1|Mux51~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~11 (
// Equation(s):
// \register_file1|Mux51~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux51~10_combout  & ((\register_file1|memory[11][12]~regout ))) # (!\register_file1|Mux51~10_combout  & 
// (\register_file1|memory[9][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux51~10_combout ))))

	.dataa(\register_file1|memory[9][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux51~10_combout ),
	.datad(\register_file1|memory[11][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~12 (
// Equation(s):
// \register_file1|Mux51~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~13 (
// Equation(s):
// \register_file1|Mux51~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux51~12_combout  & ((\register_file1|memory[7][12]~regout ))) # (!\register_file1|Mux51~12_combout  & 
// (\register_file1|memory[6][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux51~12_combout ))))

	.dataa(\register_file1|memory[6][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux51~12_combout ),
	.datad(\register_file1|memory[7][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~14 (
// Equation(s):
// \register_file1|Mux51~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][12]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][12]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~15 (
// Equation(s):
// \register_file1|Mux51~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux51~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux51~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux51~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux51~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux51~16 (
// Equation(s):
// \register_file1|Mux51~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~17 (
// Equation(s):
// \register_file1|Mux51~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux51~16_combout  & ((\register_file1|memory[15][12]~regout ))) # (!\register_file1|Mux51~16_combout  & 
// (\register_file1|memory[14][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux51~16_combout ))))

	.dataa(\register_file1|memory[14][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux51~16_combout ),
	.datad(\register_file1|memory[15][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~18 (
// Equation(s):
// \register_file1|Mux51~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux51~15_combout  & ((\register_file1|Mux51~17_combout ))) # (!\register_file1|Mux51~15_combout  & (\register_file1|Mux51~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux51~15_combout ))))

	.dataa(\register_file1|Mux51~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux51~15_combout ),
	.datad(\register_file1|Mux51~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux51~19 (
// Equation(s):
// \register_file1|Mux51~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux51~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux51~18_combout )))

	.dataa(\register_file1|Mux51~9_combout ),
	.datab(\register_file1|Mux51~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux51~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~0 (
// Equation(s):
// \register_file1|Mux19~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~1 (
// Equation(s):
// \register_file1|Mux19~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux19~0_combout  & ((\register_file1|memory[30][12]~regout ))) # (!\register_file1|Mux19~0_combout  & 
// (\register_file1|memory[26][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux19~0_combout ))))

	.dataa(\register_file1|memory[26][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux19~0_combout ),
	.datad(\register_file1|memory[30][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~2 (
// Equation(s):
// \register_file1|Mux19~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~3 (
// Equation(s):
// \register_file1|Mux19~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux19~2_combout  & ((\register_file1|memory[29][12]~regout ))) # (!\register_file1|Mux19~2_combout  & 
// (\register_file1|memory[21][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux19~2_combout ))))

	.dataa(\register_file1|memory[21][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux19~2_combout ),
	.datad(\register_file1|memory[29][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~4 (
// Equation(s):
// \register_file1|Mux19~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~5 (
// Equation(s):
// \register_file1|Mux19~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux19~4_combout  & ((\register_file1|memory[28][12]~regout ))) # (!\register_file1|Mux19~4_combout  & 
// (\register_file1|memory[24][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux19~4_combout ))))

	.dataa(\register_file1|memory[24][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux19~4_combout ),
	.datad(\register_file1|memory[28][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~6 (
// Equation(s):
// \register_file1|Mux19~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux19~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux19~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux19~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux19~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~7 (
// Equation(s):
// \register_file1|Mux19~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~8 (
// Equation(s):
// \register_file1|Mux19~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux19~7_combout  & ((\register_file1|memory[31][12]~regout ))) # (!\register_file1|Mux19~7_combout  & 
// (\register_file1|memory[23][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux19~7_combout ))))

	.dataa(\register_file1|memory[23][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux19~7_combout ),
	.datad(\register_file1|memory[31][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~9 (
// Equation(s):
// \register_file1|Mux19~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux19~6_combout  & ((\register_file1|Mux19~8_combout ))) # (!\register_file1|Mux19~6_combout  & (\register_file1|Mux19~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux19~6_combout ))))

	.dataa(\register_file1|Mux19~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux19~6_combout ),
	.datad(\register_file1|Mux19~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~10 (
// Equation(s):
// \register_file1|Mux19~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~11 (
// Equation(s):
// \register_file1|Mux19~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux19~10_combout  & ((\register_file1|memory[11][12]~regout ))) # (!\register_file1|Mux19~10_combout  & 
// (\register_file1|memory[9][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux19~10_combout ))))

	.dataa(\register_file1|memory[9][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux19~10_combout ),
	.datad(\register_file1|memory[11][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~0 (
// Equation(s):
// \register_file1|Mux50~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~1 (
// Equation(s):
// \register_file1|Mux50~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux50~0_combout  & ((\register_file1|memory[29][13]~regout ))) # (!\register_file1|Mux50~0_combout  & 
// (\register_file1|memory[21][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux50~0_combout ))))

	.dataa(\register_file1|memory[21][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux50~0_combout ),
	.datad(\register_file1|memory[29][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~2 (
// Equation(s):
// \register_file1|Mux50~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~3 (
// Equation(s):
// \register_file1|Mux50~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux50~2_combout  & ((\register_file1|memory[30][13]~regout ))) # (!\register_file1|Mux50~2_combout  & 
// (\register_file1|memory[26][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux50~2_combout ))))

	.dataa(\register_file1|memory[26][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux50~2_combout ),
	.datad(\register_file1|memory[30][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~4 (
// Equation(s):
// \register_file1|Mux50~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~5 (
// Equation(s):
// \register_file1|Mux50~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux50~4_combout  & ((\register_file1|memory[28][13]~regout ))) # (!\register_file1|Mux50~4_combout  & 
// (\register_file1|memory[24][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux50~4_combout ))))

	.dataa(\register_file1|memory[24][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux50~4_combout ),
	.datad(\register_file1|memory[28][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~6 (
// Equation(s):
// \register_file1|Mux50~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux50~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux50~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux50~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux50~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~7 (
// Equation(s):
// \register_file1|Mux50~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~8 (
// Equation(s):
// \register_file1|Mux50~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux50~7_combout  & ((\register_file1|memory[31][13]~regout ))) # (!\register_file1|Mux50~7_combout  & 
// (\register_file1|memory[23][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux50~7_combout ))))

	.dataa(\register_file1|memory[23][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux50~7_combout ),
	.datad(\register_file1|memory[31][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~9 (
// Equation(s):
// \register_file1|Mux50~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux50~6_combout  & ((\register_file1|Mux50~8_combout ))) # (!\register_file1|Mux50~6_combout  & (\register_file1|Mux50~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux50~6_combout ))))

	.dataa(\register_file1|Mux50~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux50~6_combout ),
	.datad(\register_file1|Mux50~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~10 (
// Equation(s):
// \register_file1|Mux50~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~11 (
// Equation(s):
// \register_file1|Mux50~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux50~10_combout  & ((\register_file1|memory[7][13]~regout ))) # (!\register_file1|Mux50~10_combout  & 
// (\register_file1|memory[5][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux50~10_combout ))))

	.dataa(\register_file1|memory[5][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux50~10_combout ),
	.datad(\register_file1|memory[7][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~12 (
// Equation(s):
// \register_file1|Mux50~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~13 (
// Equation(s):
// \register_file1|Mux50~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux50~12_combout  & ((\register_file1|memory[11][13]~regout ))) # (!\register_file1|Mux50~12_combout  & 
// (\register_file1|memory[10][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux50~12_combout ))))

	.dataa(\register_file1|memory[10][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux50~12_combout ),
	.datad(\register_file1|memory[11][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~14 (
// Equation(s):
// \register_file1|Mux50~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][13]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][13]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~15 (
// Equation(s):
// \register_file1|Mux50~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux50~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux50~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux50~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux50~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux50~16 (
// Equation(s):
// \register_file1|Mux50~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~17 (
// Equation(s):
// \register_file1|Mux50~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux50~16_combout  & ((\register_file1|memory[15][13]~regout ))) # (!\register_file1|Mux50~16_combout  & 
// (\register_file1|memory[13][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux50~16_combout ))))

	.dataa(\register_file1|memory[13][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux50~16_combout ),
	.datad(\register_file1|memory[15][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~18 (
// Equation(s):
// \register_file1|Mux50~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux50~15_combout  & ((\register_file1|Mux50~17_combout ))) # (!\register_file1|Mux50~15_combout  & (\register_file1|Mux50~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux50~15_combout ))))

	.dataa(\register_file1|Mux50~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux50~15_combout ),
	.datad(\register_file1|Mux50~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux50~19 (
// Equation(s):
// \register_file1|Mux50~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux50~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux50~18_combout )))

	.dataa(\register_file1|Mux50~9_combout ),
	.datab(\register_file1|Mux50~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux50~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~0 (
// Equation(s):
// \register_file1|Mux18~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~1 (
// Equation(s):
// \register_file1|Mux18~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux18~0_combout  & ((\register_file1|memory[29][13]~regout ))) # (!\register_file1|Mux18~0_combout  & 
// (\register_file1|memory[21][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux18~0_combout ))))

	.dataa(\register_file1|memory[21][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux18~0_combout ),
	.datad(\register_file1|memory[29][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~2 (
// Equation(s):
// \register_file1|Mux18~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~3 (
// Equation(s):
// \register_file1|Mux18~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux18~2_combout  & ((\register_file1|memory[30][13]~regout ))) # (!\register_file1|Mux18~2_combout  & 
// (\register_file1|memory[26][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux18~2_combout ))))

	.dataa(\register_file1|memory[26][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux18~2_combout ),
	.datad(\register_file1|memory[30][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~4 (
// Equation(s):
// \register_file1|Mux18~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~5 (
// Equation(s):
// \register_file1|Mux18~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux18~4_combout  & ((\register_file1|memory[28][13]~regout ))) # (!\register_file1|Mux18~4_combout  & 
// (\register_file1|memory[24][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux18~4_combout ))))

	.dataa(\register_file1|memory[24][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux18~4_combout ),
	.datad(\register_file1|memory[28][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~6 (
// Equation(s):
// \register_file1|Mux18~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux18~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux18~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux18~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux18~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~7 (
// Equation(s):
// \register_file1|Mux18~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~8 (
// Equation(s):
// \register_file1|Mux18~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux18~7_combout  & ((\register_file1|memory[31][13]~regout ))) # (!\register_file1|Mux18~7_combout  & 
// (\register_file1|memory[23][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux18~7_combout ))))

	.dataa(\register_file1|memory[23][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux18~7_combout ),
	.datad(\register_file1|memory[31][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~9 (
// Equation(s):
// \register_file1|Mux18~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux18~6_combout  & ((\register_file1|Mux18~8_combout ))) # (!\register_file1|Mux18~6_combout  & (\register_file1|Mux18~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux18~6_combout ))))

	.dataa(\register_file1|Mux18~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux18~6_combout ),
	.datad(\register_file1|Mux18~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~10 (
// Equation(s):
// \register_file1|Mux18~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~11 (
// Equation(s):
// \register_file1|Mux18~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux18~10_combout  & ((\register_file1|memory[7][13]~regout ))) # (!\register_file1|Mux18~10_combout  & 
// (\register_file1|memory[5][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux18~10_combout ))))

	.dataa(\register_file1|memory[5][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux18~10_combout ),
	.datad(\register_file1|memory[7][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~0 (
// Equation(s):
// \register_file1|Mux49~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~1 (
// Equation(s):
// \register_file1|Mux49~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux49~0_combout  & ((\register_file1|memory[30][14]~regout ))) # (!\register_file1|Mux49~0_combout  & 
// (\register_file1|memory[26][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux49~0_combout ))))

	.dataa(\register_file1|memory[26][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux49~0_combout ),
	.datad(\register_file1|memory[30][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~2 (
// Equation(s):
// \register_file1|Mux49~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~3 (
// Equation(s):
// \register_file1|Mux49~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux49~2_combout  & ((\register_file1|memory[29][14]~regout ))) # (!\register_file1|Mux49~2_combout  & 
// (\register_file1|memory[21][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux49~2_combout ))))

	.dataa(\register_file1|memory[21][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux49~2_combout ),
	.datad(\register_file1|memory[29][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~4 (
// Equation(s):
// \register_file1|Mux49~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~5 (
// Equation(s):
// \register_file1|Mux49~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux49~4_combout  & ((\register_file1|memory[28][14]~regout ))) # (!\register_file1|Mux49~4_combout  & 
// (\register_file1|memory[24][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux49~4_combout ))))

	.dataa(\register_file1|memory[24][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux49~4_combout ),
	.datad(\register_file1|memory[28][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~6 (
// Equation(s):
// \register_file1|Mux49~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux49~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux49~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux49~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux49~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~7 (
// Equation(s):
// \register_file1|Mux49~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~8 (
// Equation(s):
// \register_file1|Mux49~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux49~7_combout  & ((\register_file1|memory[31][14]~regout ))) # (!\register_file1|Mux49~7_combout  & 
// (\register_file1|memory[23][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux49~7_combout ))))

	.dataa(\register_file1|memory[23][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux49~7_combout ),
	.datad(\register_file1|memory[31][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~9 (
// Equation(s):
// \register_file1|Mux49~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux49~6_combout  & ((\register_file1|Mux49~8_combout ))) # (!\register_file1|Mux49~6_combout  & (\register_file1|Mux49~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux49~6_combout ))))

	.dataa(\register_file1|Mux49~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux49~6_combout ),
	.datad(\register_file1|Mux49~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~10 (
// Equation(s):
// \register_file1|Mux49~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~11 (
// Equation(s):
// \register_file1|Mux49~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux49~10_combout  & ((\register_file1|memory[11][14]~regout ))) # (!\register_file1|Mux49~10_combout  & 
// (\register_file1|memory[9][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux49~10_combout ))))

	.dataa(\register_file1|memory[9][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux49~10_combout ),
	.datad(\register_file1|memory[11][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~12 (
// Equation(s):
// \register_file1|Mux49~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~13 (
// Equation(s):
// \register_file1|Mux49~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux49~12_combout  & ((\register_file1|memory[7][14]~regout ))) # (!\register_file1|Mux49~12_combout  & 
// (\register_file1|memory[6][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux49~12_combout ))))

	.dataa(\register_file1|memory[6][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux49~12_combout ),
	.datad(\register_file1|memory[7][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~14 (
// Equation(s):
// \register_file1|Mux49~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][14]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][14]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~15 (
// Equation(s):
// \register_file1|Mux49~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux49~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux49~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux49~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux49~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux49~16 (
// Equation(s):
// \register_file1|Mux49~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~17 (
// Equation(s):
// \register_file1|Mux49~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux49~16_combout  & ((\register_file1|memory[15][14]~regout ))) # (!\register_file1|Mux49~16_combout  & 
// (\register_file1|memory[14][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux49~16_combout ))))

	.dataa(\register_file1|memory[14][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux49~16_combout ),
	.datad(\register_file1|memory[15][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~18 (
// Equation(s):
// \register_file1|Mux49~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux49~15_combout  & ((\register_file1|Mux49~17_combout ))) # (!\register_file1|Mux49~15_combout  & (\register_file1|Mux49~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux49~15_combout ))))

	.dataa(\register_file1|Mux49~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux49~15_combout ),
	.datad(\register_file1|Mux49~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux49~19 (
// Equation(s):
// \register_file1|Mux49~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux49~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux49~18_combout )))

	.dataa(\register_file1|Mux49~9_combout ),
	.datab(\register_file1|Mux49~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux49~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~0 (
// Equation(s):
// \register_file1|Mux17~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~1 (
// Equation(s):
// \register_file1|Mux17~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux17~0_combout  & ((\register_file1|memory[30][14]~regout ))) # (!\register_file1|Mux17~0_combout  & 
// (\register_file1|memory[26][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux17~0_combout ))))

	.dataa(\register_file1|memory[26][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux17~0_combout ),
	.datad(\register_file1|memory[30][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~2 (
// Equation(s):
// \register_file1|Mux17~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~3 (
// Equation(s):
// \register_file1|Mux17~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux17~2_combout  & ((\register_file1|memory[29][14]~regout ))) # (!\register_file1|Mux17~2_combout  & 
// (\register_file1|memory[21][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux17~2_combout ))))

	.dataa(\register_file1|memory[21][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux17~2_combout ),
	.datad(\register_file1|memory[29][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~4 (
// Equation(s):
// \register_file1|Mux17~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~5 (
// Equation(s):
// \register_file1|Mux17~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux17~4_combout  & ((\register_file1|memory[28][14]~regout ))) # (!\register_file1|Mux17~4_combout  & 
// (\register_file1|memory[24][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux17~4_combout ))))

	.dataa(\register_file1|memory[24][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux17~4_combout ),
	.datad(\register_file1|memory[28][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~6 (
// Equation(s):
// \register_file1|Mux17~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux17~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux17~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux17~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux17~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~7 (
// Equation(s):
// \register_file1|Mux17~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~8 (
// Equation(s):
// \register_file1|Mux17~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux17~7_combout  & ((\register_file1|memory[31][14]~regout ))) # (!\register_file1|Mux17~7_combout  & 
// (\register_file1|memory[23][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux17~7_combout ))))

	.dataa(\register_file1|memory[23][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux17~7_combout ),
	.datad(\register_file1|memory[31][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~9 (
// Equation(s):
// \register_file1|Mux17~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux17~6_combout  & ((\register_file1|Mux17~8_combout ))) # (!\register_file1|Mux17~6_combout  & (\register_file1|Mux17~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux17~6_combout ))))

	.dataa(\register_file1|Mux17~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux17~6_combout ),
	.datad(\register_file1|Mux17~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~10 (
// Equation(s):
// \register_file1|Mux17~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~11 (
// Equation(s):
// \register_file1|Mux17~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux17~10_combout  & ((\register_file1|memory[11][14]~regout ))) # (!\register_file1|Mux17~10_combout  & 
// (\register_file1|memory[9][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux17~10_combout ))))

	.dataa(\register_file1|memory[9][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux17~10_combout ),
	.datad(\register_file1|memory[11][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~0 (
// Equation(s):
// \register_file1|Mux48~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~1 (
// Equation(s):
// \register_file1|Mux48~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux48~0_combout  & ((\register_file1|memory[29][15]~regout ))) # (!\register_file1|Mux48~0_combout  & 
// (\register_file1|memory[21][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux48~0_combout ))))

	.dataa(\register_file1|memory[21][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux48~0_combout ),
	.datad(\register_file1|memory[29][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~2 (
// Equation(s):
// \register_file1|Mux48~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~3 (
// Equation(s):
// \register_file1|Mux48~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux48~2_combout  & ((\register_file1|memory[30][15]~regout ))) # (!\register_file1|Mux48~2_combout  & 
// (\register_file1|memory[26][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux48~2_combout ))))

	.dataa(\register_file1|memory[26][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux48~2_combout ),
	.datad(\register_file1|memory[30][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~4 (
// Equation(s):
// \register_file1|Mux48~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~5 (
// Equation(s):
// \register_file1|Mux48~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux48~4_combout  & ((\register_file1|memory[28][15]~regout ))) # (!\register_file1|Mux48~4_combout  & 
// (\register_file1|memory[24][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux48~4_combout ))))

	.dataa(\register_file1|memory[24][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux48~4_combout ),
	.datad(\register_file1|memory[28][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~6 (
// Equation(s):
// \register_file1|Mux48~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux48~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux48~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux48~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux48~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~7 (
// Equation(s):
// \register_file1|Mux48~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~8 (
// Equation(s):
// \register_file1|Mux48~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux48~7_combout  & ((\register_file1|memory[31][15]~regout ))) # (!\register_file1|Mux48~7_combout  & 
// (\register_file1|memory[23][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux48~7_combout ))))

	.dataa(\register_file1|memory[23][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux48~7_combout ),
	.datad(\register_file1|memory[31][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~9 (
// Equation(s):
// \register_file1|Mux48~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux48~6_combout  & ((\register_file1|Mux48~8_combout ))) # (!\register_file1|Mux48~6_combout  & (\register_file1|Mux48~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux48~6_combout ))))

	.dataa(\register_file1|Mux48~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux48~6_combout ),
	.datad(\register_file1|Mux48~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~10 (
// Equation(s):
// \register_file1|Mux48~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~11 (
// Equation(s):
// \register_file1|Mux48~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux48~10_combout  & ((\register_file1|memory[7][15]~regout ))) # (!\register_file1|Mux48~10_combout  & 
// (\register_file1|memory[5][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux48~10_combout ))))

	.dataa(\register_file1|memory[5][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux48~10_combout ),
	.datad(\register_file1|memory[7][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~12 (
// Equation(s):
// \register_file1|Mux48~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~13 (
// Equation(s):
// \register_file1|Mux48~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux48~12_combout  & ((\register_file1|memory[11][15]~regout ))) # (!\register_file1|Mux48~12_combout  & 
// (\register_file1|memory[10][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux48~12_combout ))))

	.dataa(\register_file1|memory[10][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux48~12_combout ),
	.datad(\register_file1|memory[11][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~14 (
// Equation(s):
// \register_file1|Mux48~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][15]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][15]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~15 (
// Equation(s):
// \register_file1|Mux48~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux48~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux48~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux48~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux48~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux48~16 (
// Equation(s):
// \register_file1|Mux48~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~17 (
// Equation(s):
// \register_file1|Mux48~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux48~16_combout  & ((\register_file1|memory[15][15]~regout ))) # (!\register_file1|Mux48~16_combout  & 
// (\register_file1|memory[13][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux48~16_combout ))))

	.dataa(\register_file1|memory[13][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux48~16_combout ),
	.datad(\register_file1|memory[15][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~18 (
// Equation(s):
// \register_file1|Mux48~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux48~15_combout  & ((\register_file1|Mux48~17_combout ))) # (!\register_file1|Mux48~15_combout  & (\register_file1|Mux48~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux48~15_combout ))))

	.dataa(\register_file1|Mux48~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux48~15_combout ),
	.datad(\register_file1|Mux48~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux48~19 (
// Equation(s):
// \register_file1|Mux48~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux48~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux48~18_combout )))

	.dataa(\register_file1|Mux48~9_combout ),
	.datab(\register_file1|Mux48~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux48~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~0 (
// Equation(s):
// \register_file1|Mux16~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~1 (
// Equation(s):
// \register_file1|Mux16~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux16~0_combout  & ((\register_file1|memory[29][15]~regout ))) # (!\register_file1|Mux16~0_combout  & 
// (\register_file1|memory[21][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux16~0_combout ))))

	.dataa(\register_file1|memory[21][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux16~0_combout ),
	.datad(\register_file1|memory[29][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~2 (
// Equation(s):
// \register_file1|Mux16~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~3 (
// Equation(s):
// \register_file1|Mux16~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux16~2_combout  & ((\register_file1|memory[30][15]~regout ))) # (!\register_file1|Mux16~2_combout  & 
// (\register_file1|memory[26][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux16~2_combout ))))

	.dataa(\register_file1|memory[26][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux16~2_combout ),
	.datad(\register_file1|memory[30][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~4 (
// Equation(s):
// \register_file1|Mux16~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~5 (
// Equation(s):
// \register_file1|Mux16~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux16~4_combout  & ((\register_file1|memory[28][15]~regout ))) # (!\register_file1|Mux16~4_combout  & 
// (\register_file1|memory[24][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux16~4_combout ))))

	.dataa(\register_file1|memory[24][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux16~4_combout ),
	.datad(\register_file1|memory[28][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~6 (
// Equation(s):
// \register_file1|Mux16~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux16~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux16~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux16~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux16~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~7 (
// Equation(s):
// \register_file1|Mux16~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~8 (
// Equation(s):
// \register_file1|Mux16~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux16~7_combout  & ((\register_file1|memory[31][15]~regout ))) # (!\register_file1|Mux16~7_combout  & 
// (\register_file1|memory[23][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux16~7_combout ))))

	.dataa(\register_file1|memory[23][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux16~7_combout ),
	.datad(\register_file1|memory[31][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~9 (
// Equation(s):
// \register_file1|Mux16~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux16~6_combout  & ((\register_file1|Mux16~8_combout ))) # (!\register_file1|Mux16~6_combout  & (\register_file1|Mux16~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux16~6_combout ))))

	.dataa(\register_file1|Mux16~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux16~6_combout ),
	.datad(\register_file1|Mux16~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~10 (
// Equation(s):
// \register_file1|Mux16~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~11 (
// Equation(s):
// \register_file1|Mux16~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux16~10_combout  & ((\register_file1|memory[7][15]~regout ))) # (!\register_file1|Mux16~10_combout  & 
// (\register_file1|memory[5][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux16~10_combout ))))

	.dataa(\register_file1|memory[5][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux16~10_combout ),
	.datad(\register_file1|memory[7][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~0 (
// Equation(s):
// \register_file1|Mux47~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~1 (
// Equation(s):
// \register_file1|Mux47~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux47~0_combout  & ((\register_file1|memory[30][16]~regout ))) # (!\register_file1|Mux47~0_combout  & 
// (\register_file1|memory[26][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux47~0_combout ))))

	.dataa(\register_file1|memory[26][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux47~0_combout ),
	.datad(\register_file1|memory[30][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~2 (
// Equation(s):
// \register_file1|Mux47~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~3 (
// Equation(s):
// \register_file1|Mux47~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux47~2_combout  & ((\register_file1|memory[29][16]~regout ))) # (!\register_file1|Mux47~2_combout  & 
// (\register_file1|memory[21][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux47~2_combout ))))

	.dataa(\register_file1|memory[21][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux47~2_combout ),
	.datad(\register_file1|memory[29][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~4 (
// Equation(s):
// \register_file1|Mux47~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~5 (
// Equation(s):
// \register_file1|Mux47~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux47~4_combout  & ((\register_file1|memory[28][16]~regout ))) # (!\register_file1|Mux47~4_combout  & 
// (\register_file1|memory[24][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux47~4_combout ))))

	.dataa(\register_file1|memory[24][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux47~4_combout ),
	.datad(\register_file1|memory[28][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~6 (
// Equation(s):
// \register_file1|Mux47~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux47~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux47~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux47~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux47~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~7 (
// Equation(s):
// \register_file1|Mux47~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~8 (
// Equation(s):
// \register_file1|Mux47~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux47~7_combout  & ((\register_file1|memory[31][16]~regout ))) # (!\register_file1|Mux47~7_combout  & 
// (\register_file1|memory[23][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux47~7_combout ))))

	.dataa(\register_file1|memory[23][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux47~7_combout ),
	.datad(\register_file1|memory[31][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~9 (
// Equation(s):
// \register_file1|Mux47~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux47~6_combout  & ((\register_file1|Mux47~8_combout ))) # (!\register_file1|Mux47~6_combout  & (\register_file1|Mux47~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux47~6_combout ))))

	.dataa(\register_file1|Mux47~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux47~6_combout ),
	.datad(\register_file1|Mux47~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~10 (
// Equation(s):
// \register_file1|Mux47~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~11 (
// Equation(s):
// \register_file1|Mux47~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux47~10_combout  & ((\register_file1|memory[11][16]~regout ))) # (!\register_file1|Mux47~10_combout  & 
// (\register_file1|memory[9][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux47~10_combout ))))

	.dataa(\register_file1|memory[9][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux47~10_combout ),
	.datad(\register_file1|memory[11][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~12 (
// Equation(s):
// \register_file1|Mux47~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~13 (
// Equation(s):
// \register_file1|Mux47~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux47~12_combout  & ((\register_file1|memory[7][16]~regout ))) # (!\register_file1|Mux47~12_combout  & 
// (\register_file1|memory[6][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux47~12_combout ))))

	.dataa(\register_file1|memory[6][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux47~12_combout ),
	.datad(\register_file1|memory[7][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~14 (
// Equation(s):
// \register_file1|Mux47~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][16]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][16]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~15 (
// Equation(s):
// \register_file1|Mux47~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux47~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux47~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux47~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux47~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux47~16 (
// Equation(s):
// \register_file1|Mux47~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~17 (
// Equation(s):
// \register_file1|Mux47~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux47~16_combout  & ((\register_file1|memory[15][16]~regout ))) # (!\register_file1|Mux47~16_combout  & 
// (\register_file1|memory[14][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux47~16_combout ))))

	.dataa(\register_file1|memory[14][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux47~16_combout ),
	.datad(\register_file1|memory[15][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~18 (
// Equation(s):
// \register_file1|Mux47~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux47~15_combout  & ((\register_file1|Mux47~17_combout ))) # (!\register_file1|Mux47~15_combout  & (\register_file1|Mux47~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux47~15_combout ))))

	.dataa(\register_file1|Mux47~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux47~15_combout ),
	.datad(\register_file1|Mux47~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux47~19 (
// Equation(s):
// \register_file1|Mux47~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux47~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux47~18_combout )))

	.dataa(\register_file1|Mux47~9_combout ),
	.datab(\register_file1|Mux47~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux47~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~0 (
// Equation(s):
// \register_file1|Mux15~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~1 (
// Equation(s):
// \register_file1|Mux15~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux15~0_combout  & ((\register_file1|memory[30][16]~regout ))) # (!\register_file1|Mux15~0_combout  & 
// (\register_file1|memory[26][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux15~0_combout ))))

	.dataa(\register_file1|memory[26][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux15~0_combout ),
	.datad(\register_file1|memory[30][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~2 (
// Equation(s):
// \register_file1|Mux15~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~3 (
// Equation(s):
// \register_file1|Mux15~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux15~2_combout  & ((\register_file1|memory[29][16]~regout ))) # (!\register_file1|Mux15~2_combout  & 
// (\register_file1|memory[21][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux15~2_combout ))))

	.dataa(\register_file1|memory[21][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux15~2_combout ),
	.datad(\register_file1|memory[29][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~4 (
// Equation(s):
// \register_file1|Mux15~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~5 (
// Equation(s):
// \register_file1|Mux15~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux15~4_combout  & ((\register_file1|memory[28][16]~regout ))) # (!\register_file1|Mux15~4_combout  & 
// (\register_file1|memory[24][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux15~4_combout ))))

	.dataa(\register_file1|memory[24][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux15~4_combout ),
	.datad(\register_file1|memory[28][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~6 (
// Equation(s):
// \register_file1|Mux15~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux15~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux15~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux15~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux15~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~7 (
// Equation(s):
// \register_file1|Mux15~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~8 (
// Equation(s):
// \register_file1|Mux15~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux15~7_combout  & ((\register_file1|memory[31][16]~regout ))) # (!\register_file1|Mux15~7_combout  & 
// (\register_file1|memory[23][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux15~7_combout ))))

	.dataa(\register_file1|memory[23][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux15~7_combout ),
	.datad(\register_file1|memory[31][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~9 (
// Equation(s):
// \register_file1|Mux15~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux15~6_combout  & ((\register_file1|Mux15~8_combout ))) # (!\register_file1|Mux15~6_combout  & (\register_file1|Mux15~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux15~6_combout ))))

	.dataa(\register_file1|Mux15~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux15~6_combout ),
	.datad(\register_file1|Mux15~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~10 (
// Equation(s):
// \register_file1|Mux15~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~11 (
// Equation(s):
// \register_file1|Mux15~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux15~10_combout  & ((\register_file1|memory[11][16]~regout ))) # (!\register_file1|Mux15~10_combout  & 
// (\register_file1|memory[9][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux15~10_combout ))))

	.dataa(\register_file1|memory[9][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux15~10_combout ),
	.datad(\register_file1|memory[11][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~0 (
// Equation(s):
// \register_file1|Mux46~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~1 (
// Equation(s):
// \register_file1|Mux46~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux46~0_combout  & ((\register_file1|memory[29][17]~regout ))) # (!\register_file1|Mux46~0_combout  & 
// (\register_file1|memory[21][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux46~0_combout ))))

	.dataa(\register_file1|memory[21][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux46~0_combout ),
	.datad(\register_file1|memory[29][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~2 (
// Equation(s):
// \register_file1|Mux46~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~3 (
// Equation(s):
// \register_file1|Mux46~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux46~2_combout  & ((\register_file1|memory[30][17]~regout ))) # (!\register_file1|Mux46~2_combout  & 
// (\register_file1|memory[26][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux46~2_combout ))))

	.dataa(\register_file1|memory[26][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux46~2_combout ),
	.datad(\register_file1|memory[30][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~4 (
// Equation(s):
// \register_file1|Mux46~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~5 (
// Equation(s):
// \register_file1|Mux46~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux46~4_combout  & ((\register_file1|memory[28][17]~regout ))) # (!\register_file1|Mux46~4_combout  & 
// (\register_file1|memory[24][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux46~4_combout ))))

	.dataa(\register_file1|memory[24][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux46~4_combout ),
	.datad(\register_file1|memory[28][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~6 (
// Equation(s):
// \register_file1|Mux46~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux46~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux46~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux46~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux46~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~7 (
// Equation(s):
// \register_file1|Mux46~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~8 (
// Equation(s):
// \register_file1|Mux46~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux46~7_combout  & ((\register_file1|memory[31][17]~regout ))) # (!\register_file1|Mux46~7_combout  & 
// (\register_file1|memory[23][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux46~7_combout ))))

	.dataa(\register_file1|memory[23][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux46~7_combout ),
	.datad(\register_file1|memory[31][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~9 (
// Equation(s):
// \register_file1|Mux46~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux46~6_combout  & ((\register_file1|Mux46~8_combout ))) # (!\register_file1|Mux46~6_combout  & (\register_file1|Mux46~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux46~6_combout ))))

	.dataa(\register_file1|Mux46~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux46~6_combout ),
	.datad(\register_file1|Mux46~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~10 (
// Equation(s):
// \register_file1|Mux46~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~11 (
// Equation(s):
// \register_file1|Mux46~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux46~10_combout  & ((\register_file1|memory[7][17]~regout ))) # (!\register_file1|Mux46~10_combout  & 
// (\register_file1|memory[5][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux46~10_combout ))))

	.dataa(\register_file1|memory[5][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux46~10_combout ),
	.datad(\register_file1|memory[7][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~12 (
// Equation(s):
// \register_file1|Mux46~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~13 (
// Equation(s):
// \register_file1|Mux46~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux46~12_combout  & ((\register_file1|memory[11][17]~regout ))) # (!\register_file1|Mux46~12_combout  & 
// (\register_file1|memory[10][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux46~12_combout ))))

	.dataa(\register_file1|memory[10][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux46~12_combout ),
	.datad(\register_file1|memory[11][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~14 (
// Equation(s):
// \register_file1|Mux46~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][17]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][17]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~15 (
// Equation(s):
// \register_file1|Mux46~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux46~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux46~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux46~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux46~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux46~16 (
// Equation(s):
// \register_file1|Mux46~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~17 (
// Equation(s):
// \register_file1|Mux46~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux46~16_combout  & ((\register_file1|memory[15][17]~regout ))) # (!\register_file1|Mux46~16_combout  & 
// (\register_file1|memory[13][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux46~16_combout ))))

	.dataa(\register_file1|memory[13][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux46~16_combout ),
	.datad(\register_file1|memory[15][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~18 (
// Equation(s):
// \register_file1|Mux46~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux46~15_combout  & ((\register_file1|Mux46~17_combout ))) # (!\register_file1|Mux46~15_combout  & (\register_file1|Mux46~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux46~15_combout ))))

	.dataa(\register_file1|Mux46~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux46~15_combout ),
	.datad(\register_file1|Mux46~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux46~19 (
// Equation(s):
// \register_file1|Mux46~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux46~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux46~18_combout )))

	.dataa(\register_file1|Mux46~9_combout ),
	.datab(\register_file1|Mux46~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux46~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~0 (
// Equation(s):
// \register_file1|Mux14~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~1 (
// Equation(s):
// \register_file1|Mux14~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux14~0_combout  & ((\register_file1|memory[29][17]~regout ))) # (!\register_file1|Mux14~0_combout  & 
// (\register_file1|memory[21][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux14~0_combout ))))

	.dataa(\register_file1|memory[21][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux14~0_combout ),
	.datad(\register_file1|memory[29][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~2 (
// Equation(s):
// \register_file1|Mux14~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~3 (
// Equation(s):
// \register_file1|Mux14~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux14~2_combout  & ((\register_file1|memory[30][17]~regout ))) # (!\register_file1|Mux14~2_combout  & 
// (\register_file1|memory[26][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux14~2_combout ))))

	.dataa(\register_file1|memory[26][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux14~2_combout ),
	.datad(\register_file1|memory[30][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~4 (
// Equation(s):
// \register_file1|Mux14~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~5 (
// Equation(s):
// \register_file1|Mux14~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux14~4_combout  & ((\register_file1|memory[28][17]~regout ))) # (!\register_file1|Mux14~4_combout  & 
// (\register_file1|memory[24][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux14~4_combout ))))

	.dataa(\register_file1|memory[24][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux14~4_combout ),
	.datad(\register_file1|memory[28][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~6 (
// Equation(s):
// \register_file1|Mux14~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux14~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux14~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux14~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux14~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~7 (
// Equation(s):
// \register_file1|Mux14~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~8 (
// Equation(s):
// \register_file1|Mux14~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux14~7_combout  & ((\register_file1|memory[31][17]~regout ))) # (!\register_file1|Mux14~7_combout  & 
// (\register_file1|memory[23][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux14~7_combout ))))

	.dataa(\register_file1|memory[23][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux14~7_combout ),
	.datad(\register_file1|memory[31][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~9 (
// Equation(s):
// \register_file1|Mux14~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux14~6_combout  & ((\register_file1|Mux14~8_combout ))) # (!\register_file1|Mux14~6_combout  & (\register_file1|Mux14~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux14~6_combout ))))

	.dataa(\register_file1|Mux14~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux14~6_combout ),
	.datad(\register_file1|Mux14~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~10 (
// Equation(s):
// \register_file1|Mux14~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~11 (
// Equation(s):
// \register_file1|Mux14~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux14~10_combout  & ((\register_file1|memory[7][17]~regout ))) # (!\register_file1|Mux14~10_combout  & 
// (\register_file1|memory[5][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux14~10_combout ))))

	.dataa(\register_file1|memory[5][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux14~10_combout ),
	.datad(\register_file1|memory[7][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~0 (
// Equation(s):
// \register_file1|Mux45~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~1 (
// Equation(s):
// \register_file1|Mux45~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux45~0_combout  & ((\register_file1|memory[30][18]~regout ))) # (!\register_file1|Mux45~0_combout  & 
// (\register_file1|memory[26][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux45~0_combout ))))

	.dataa(\register_file1|memory[26][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux45~0_combout ),
	.datad(\register_file1|memory[30][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~2 (
// Equation(s):
// \register_file1|Mux45~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~3 (
// Equation(s):
// \register_file1|Mux45~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux45~2_combout  & ((\register_file1|memory[29][18]~regout ))) # (!\register_file1|Mux45~2_combout  & 
// (\register_file1|memory[21][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux45~2_combout ))))

	.dataa(\register_file1|memory[21][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux45~2_combout ),
	.datad(\register_file1|memory[29][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~4 (
// Equation(s):
// \register_file1|Mux45~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~5 (
// Equation(s):
// \register_file1|Mux45~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux45~4_combout  & ((\register_file1|memory[28][18]~regout ))) # (!\register_file1|Mux45~4_combout  & 
// (\register_file1|memory[24][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux45~4_combout ))))

	.dataa(\register_file1|memory[24][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux45~4_combout ),
	.datad(\register_file1|memory[28][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~6 (
// Equation(s):
// \register_file1|Mux45~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux45~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux45~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux45~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux45~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~7 (
// Equation(s):
// \register_file1|Mux45~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~8 (
// Equation(s):
// \register_file1|Mux45~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux45~7_combout  & ((\register_file1|memory[31][18]~regout ))) # (!\register_file1|Mux45~7_combout  & 
// (\register_file1|memory[23][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux45~7_combout ))))

	.dataa(\register_file1|memory[23][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux45~7_combout ),
	.datad(\register_file1|memory[31][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~9 (
// Equation(s):
// \register_file1|Mux45~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux45~6_combout  & ((\register_file1|Mux45~8_combout ))) # (!\register_file1|Mux45~6_combout  & (\register_file1|Mux45~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux45~6_combout ))))

	.dataa(\register_file1|Mux45~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux45~6_combout ),
	.datad(\register_file1|Mux45~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~10 (
// Equation(s):
// \register_file1|Mux45~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~11 (
// Equation(s):
// \register_file1|Mux45~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux45~10_combout  & ((\register_file1|memory[11][18]~regout ))) # (!\register_file1|Mux45~10_combout  & 
// (\register_file1|memory[9][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux45~10_combout ))))

	.dataa(\register_file1|memory[9][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux45~10_combout ),
	.datad(\register_file1|memory[11][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~12 (
// Equation(s):
// \register_file1|Mux45~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~13 (
// Equation(s):
// \register_file1|Mux45~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux45~12_combout  & ((\register_file1|memory[7][18]~regout ))) # (!\register_file1|Mux45~12_combout  & 
// (\register_file1|memory[6][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux45~12_combout ))))

	.dataa(\register_file1|memory[6][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux45~12_combout ),
	.datad(\register_file1|memory[7][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~14 (
// Equation(s):
// \register_file1|Mux45~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][18]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][18]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~15 (
// Equation(s):
// \register_file1|Mux45~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux45~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux45~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux45~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux45~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux45~16 (
// Equation(s):
// \register_file1|Mux45~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~17 (
// Equation(s):
// \register_file1|Mux45~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux45~16_combout  & ((\register_file1|memory[15][18]~regout ))) # (!\register_file1|Mux45~16_combout  & 
// (\register_file1|memory[14][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux45~16_combout ))))

	.dataa(\register_file1|memory[14][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux45~16_combout ),
	.datad(\register_file1|memory[15][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~18 (
// Equation(s):
// \register_file1|Mux45~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux45~15_combout  & ((\register_file1|Mux45~17_combout ))) # (!\register_file1|Mux45~15_combout  & (\register_file1|Mux45~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux45~15_combout ))))

	.dataa(\register_file1|Mux45~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux45~15_combout ),
	.datad(\register_file1|Mux45~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux45~19 (
// Equation(s):
// \register_file1|Mux45~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux45~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux45~18_combout )))

	.dataa(\register_file1|Mux45~9_combout ),
	.datab(\register_file1|Mux45~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux45~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~0 (
// Equation(s):
// \register_file1|Mux13~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~1 (
// Equation(s):
// \register_file1|Mux13~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux13~0_combout  & ((\register_file1|memory[30][18]~regout ))) # (!\register_file1|Mux13~0_combout  & 
// (\register_file1|memory[26][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux13~0_combout ))))

	.dataa(\register_file1|memory[26][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux13~0_combout ),
	.datad(\register_file1|memory[30][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~2 (
// Equation(s):
// \register_file1|Mux13~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~3 (
// Equation(s):
// \register_file1|Mux13~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux13~2_combout  & ((\register_file1|memory[29][18]~regout ))) # (!\register_file1|Mux13~2_combout  & 
// (\register_file1|memory[21][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux13~2_combout ))))

	.dataa(\register_file1|memory[21][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux13~2_combout ),
	.datad(\register_file1|memory[29][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~4 (
// Equation(s):
// \register_file1|Mux13~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~5 (
// Equation(s):
// \register_file1|Mux13~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux13~4_combout  & ((\register_file1|memory[28][18]~regout ))) # (!\register_file1|Mux13~4_combout  & 
// (\register_file1|memory[24][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux13~4_combout ))))

	.dataa(\register_file1|memory[24][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux13~4_combout ),
	.datad(\register_file1|memory[28][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~6 (
// Equation(s):
// \register_file1|Mux13~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux13~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux13~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux13~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux13~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~7 (
// Equation(s):
// \register_file1|Mux13~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~8 (
// Equation(s):
// \register_file1|Mux13~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux13~7_combout  & ((\register_file1|memory[31][18]~regout ))) # (!\register_file1|Mux13~7_combout  & 
// (\register_file1|memory[23][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux13~7_combout ))))

	.dataa(\register_file1|memory[23][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux13~7_combout ),
	.datad(\register_file1|memory[31][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~9 (
// Equation(s):
// \register_file1|Mux13~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux13~6_combout  & ((\register_file1|Mux13~8_combout ))) # (!\register_file1|Mux13~6_combout  & (\register_file1|Mux13~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux13~6_combout ))))

	.dataa(\register_file1|Mux13~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux13~6_combout ),
	.datad(\register_file1|Mux13~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~10 (
// Equation(s):
// \register_file1|Mux13~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~11 (
// Equation(s):
// \register_file1|Mux13~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux13~10_combout  & ((\register_file1|memory[11][18]~regout ))) # (!\register_file1|Mux13~10_combout  & 
// (\register_file1|memory[9][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux13~10_combout ))))

	.dataa(\register_file1|memory[9][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux13~10_combout ),
	.datad(\register_file1|memory[11][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~0 (
// Equation(s):
// \register_file1|Mux44~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~1 (
// Equation(s):
// \register_file1|Mux44~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux44~0_combout  & ((\register_file1|memory[29][19]~regout ))) # (!\register_file1|Mux44~0_combout  & 
// (\register_file1|memory[21][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux44~0_combout ))))

	.dataa(\register_file1|memory[21][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux44~0_combout ),
	.datad(\register_file1|memory[29][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~2 (
// Equation(s):
// \register_file1|Mux44~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~3 (
// Equation(s):
// \register_file1|Mux44~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux44~2_combout  & ((\register_file1|memory[30][19]~regout ))) # (!\register_file1|Mux44~2_combout  & 
// (\register_file1|memory[26][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux44~2_combout ))))

	.dataa(\register_file1|memory[26][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux44~2_combout ),
	.datad(\register_file1|memory[30][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~4 (
// Equation(s):
// \register_file1|Mux44~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~5 (
// Equation(s):
// \register_file1|Mux44~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux44~4_combout  & ((\register_file1|memory[28][19]~regout ))) # (!\register_file1|Mux44~4_combout  & 
// (\register_file1|memory[24][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux44~4_combout ))))

	.dataa(\register_file1|memory[24][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux44~4_combout ),
	.datad(\register_file1|memory[28][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~6 (
// Equation(s):
// \register_file1|Mux44~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux44~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux44~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux44~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux44~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~7 (
// Equation(s):
// \register_file1|Mux44~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~8 (
// Equation(s):
// \register_file1|Mux44~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux44~7_combout  & ((\register_file1|memory[31][19]~regout ))) # (!\register_file1|Mux44~7_combout  & 
// (\register_file1|memory[23][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux44~7_combout ))))

	.dataa(\register_file1|memory[23][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux44~7_combout ),
	.datad(\register_file1|memory[31][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~9 (
// Equation(s):
// \register_file1|Mux44~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux44~6_combout  & ((\register_file1|Mux44~8_combout ))) # (!\register_file1|Mux44~6_combout  & (\register_file1|Mux44~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux44~6_combout ))))

	.dataa(\register_file1|Mux44~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux44~6_combout ),
	.datad(\register_file1|Mux44~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~10 (
// Equation(s):
// \register_file1|Mux44~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~11 (
// Equation(s):
// \register_file1|Mux44~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux44~10_combout  & ((\register_file1|memory[7][19]~regout ))) # (!\register_file1|Mux44~10_combout  & 
// (\register_file1|memory[5][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux44~10_combout ))))

	.dataa(\register_file1|memory[5][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux44~10_combout ),
	.datad(\register_file1|memory[7][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~12 (
// Equation(s):
// \register_file1|Mux44~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~13 (
// Equation(s):
// \register_file1|Mux44~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux44~12_combout  & ((\register_file1|memory[11][19]~regout ))) # (!\register_file1|Mux44~12_combout  & 
// (\register_file1|memory[10][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux44~12_combout ))))

	.dataa(\register_file1|memory[10][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux44~12_combout ),
	.datad(\register_file1|memory[11][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~14 (
// Equation(s):
// \register_file1|Mux44~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][19]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][19]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~15 (
// Equation(s):
// \register_file1|Mux44~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux44~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux44~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux44~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux44~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux44~16 (
// Equation(s):
// \register_file1|Mux44~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~17 (
// Equation(s):
// \register_file1|Mux44~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux44~16_combout  & ((\register_file1|memory[15][19]~regout ))) # (!\register_file1|Mux44~16_combout  & 
// (\register_file1|memory[13][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux44~16_combout ))))

	.dataa(\register_file1|memory[13][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux44~16_combout ),
	.datad(\register_file1|memory[15][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~18 (
// Equation(s):
// \register_file1|Mux44~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux44~15_combout  & ((\register_file1|Mux44~17_combout ))) # (!\register_file1|Mux44~15_combout  & (\register_file1|Mux44~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux44~15_combout ))))

	.dataa(\register_file1|Mux44~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux44~15_combout ),
	.datad(\register_file1|Mux44~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux44~19 (
// Equation(s):
// \register_file1|Mux44~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux44~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux44~18_combout )))

	.dataa(\register_file1|Mux44~9_combout ),
	.datab(\register_file1|Mux44~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux44~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~0 (
// Equation(s):
// \register_file1|Mux12~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~1 (
// Equation(s):
// \register_file1|Mux12~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux12~0_combout  & ((\register_file1|memory[29][19]~regout ))) # (!\register_file1|Mux12~0_combout  & 
// (\register_file1|memory[21][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux12~0_combout ))))

	.dataa(\register_file1|memory[21][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux12~0_combout ),
	.datad(\register_file1|memory[29][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~2 (
// Equation(s):
// \register_file1|Mux12~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~3 (
// Equation(s):
// \register_file1|Mux12~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux12~2_combout  & ((\register_file1|memory[30][19]~regout ))) # (!\register_file1|Mux12~2_combout  & 
// (\register_file1|memory[26][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux12~2_combout ))))

	.dataa(\register_file1|memory[26][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux12~2_combout ),
	.datad(\register_file1|memory[30][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~4 (
// Equation(s):
// \register_file1|Mux12~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~5 (
// Equation(s):
// \register_file1|Mux12~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux12~4_combout  & ((\register_file1|memory[28][19]~regout ))) # (!\register_file1|Mux12~4_combout  & 
// (\register_file1|memory[24][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux12~4_combout ))))

	.dataa(\register_file1|memory[24][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux12~4_combout ),
	.datad(\register_file1|memory[28][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~6 (
// Equation(s):
// \register_file1|Mux12~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux12~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux12~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux12~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux12~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~7 (
// Equation(s):
// \register_file1|Mux12~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~8 (
// Equation(s):
// \register_file1|Mux12~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux12~7_combout  & ((\register_file1|memory[31][19]~regout ))) # (!\register_file1|Mux12~7_combout  & 
// (\register_file1|memory[23][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux12~7_combout ))))

	.dataa(\register_file1|memory[23][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux12~7_combout ),
	.datad(\register_file1|memory[31][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~9 (
// Equation(s):
// \register_file1|Mux12~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux12~6_combout  & ((\register_file1|Mux12~8_combout ))) # (!\register_file1|Mux12~6_combout  & (\register_file1|Mux12~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux12~6_combout ))))

	.dataa(\register_file1|Mux12~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux12~6_combout ),
	.datad(\register_file1|Mux12~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~10 (
// Equation(s):
// \register_file1|Mux12~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~11 (
// Equation(s):
// \register_file1|Mux12~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux12~10_combout  & ((\register_file1|memory[7][19]~regout ))) # (!\register_file1|Mux12~10_combout  & 
// (\register_file1|memory[5][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux12~10_combout ))))

	.dataa(\register_file1|memory[5][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux12~10_combout ),
	.datad(\register_file1|memory[7][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~0 (
// Equation(s):
// \register_file1|Mux43~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~1 (
// Equation(s):
// \register_file1|Mux43~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux43~0_combout  & ((\register_file1|memory[30][20]~regout ))) # (!\register_file1|Mux43~0_combout  & 
// (\register_file1|memory[26][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux43~0_combout ))))

	.dataa(\register_file1|memory[26][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux43~0_combout ),
	.datad(\register_file1|memory[30][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~2 (
// Equation(s):
// \register_file1|Mux43~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~3 (
// Equation(s):
// \register_file1|Mux43~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux43~2_combout  & ((\register_file1|memory[29][20]~regout ))) # (!\register_file1|Mux43~2_combout  & 
// (\register_file1|memory[21][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux43~2_combout ))))

	.dataa(\register_file1|memory[21][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux43~2_combout ),
	.datad(\register_file1|memory[29][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~4 (
// Equation(s):
// \register_file1|Mux43~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~5 (
// Equation(s):
// \register_file1|Mux43~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux43~4_combout  & ((\register_file1|memory[28][20]~regout ))) # (!\register_file1|Mux43~4_combout  & 
// (\register_file1|memory[24][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux43~4_combout ))))

	.dataa(\register_file1|memory[24][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux43~4_combout ),
	.datad(\register_file1|memory[28][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~6 (
// Equation(s):
// \register_file1|Mux43~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux43~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux43~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux43~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux43~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~7 (
// Equation(s):
// \register_file1|Mux43~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~8 (
// Equation(s):
// \register_file1|Mux43~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux43~7_combout  & ((\register_file1|memory[31][20]~regout ))) # (!\register_file1|Mux43~7_combout  & 
// (\register_file1|memory[23][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux43~7_combout ))))

	.dataa(\register_file1|memory[23][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux43~7_combout ),
	.datad(\register_file1|memory[31][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~9 (
// Equation(s):
// \register_file1|Mux43~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux43~6_combout  & ((\register_file1|Mux43~8_combout ))) # (!\register_file1|Mux43~6_combout  & (\register_file1|Mux43~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux43~6_combout ))))

	.dataa(\register_file1|Mux43~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux43~6_combout ),
	.datad(\register_file1|Mux43~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~10 (
// Equation(s):
// \register_file1|Mux43~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~11 (
// Equation(s):
// \register_file1|Mux43~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux43~10_combout  & ((\register_file1|memory[11][20]~regout ))) # (!\register_file1|Mux43~10_combout  & 
// (\register_file1|memory[9][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux43~10_combout ))))

	.dataa(\register_file1|memory[9][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux43~10_combout ),
	.datad(\register_file1|memory[11][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~12 (
// Equation(s):
// \register_file1|Mux43~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~13 (
// Equation(s):
// \register_file1|Mux43~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux43~12_combout  & ((\register_file1|memory[7][20]~regout ))) # (!\register_file1|Mux43~12_combout  & 
// (\register_file1|memory[6][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux43~12_combout ))))

	.dataa(\register_file1|memory[6][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux43~12_combout ),
	.datad(\register_file1|memory[7][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~14 (
// Equation(s):
// \register_file1|Mux43~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][20]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][20]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~15 (
// Equation(s):
// \register_file1|Mux43~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux43~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux43~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux43~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux43~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux43~16 (
// Equation(s):
// \register_file1|Mux43~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~17 (
// Equation(s):
// \register_file1|Mux43~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux43~16_combout  & ((\register_file1|memory[15][20]~regout ))) # (!\register_file1|Mux43~16_combout  & 
// (\register_file1|memory[14][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux43~16_combout ))))

	.dataa(\register_file1|memory[14][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux43~16_combout ),
	.datad(\register_file1|memory[15][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~18 (
// Equation(s):
// \register_file1|Mux43~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux43~15_combout  & ((\register_file1|Mux43~17_combout ))) # (!\register_file1|Mux43~15_combout  & (\register_file1|Mux43~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux43~15_combout ))))

	.dataa(\register_file1|Mux43~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux43~15_combout ),
	.datad(\register_file1|Mux43~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux43~19 (
// Equation(s):
// \register_file1|Mux43~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux43~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux43~18_combout )))

	.dataa(\register_file1|Mux43~9_combout ),
	.datab(\register_file1|Mux43~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux43~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~0 (
// Equation(s):
// \register_file1|Mux11~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~1 (
// Equation(s):
// \register_file1|Mux11~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux11~0_combout  & ((\register_file1|memory[30][20]~regout ))) # (!\register_file1|Mux11~0_combout  & 
// (\register_file1|memory[26][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux11~0_combout ))))

	.dataa(\register_file1|memory[26][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux11~0_combout ),
	.datad(\register_file1|memory[30][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~2 (
// Equation(s):
// \register_file1|Mux11~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~3 (
// Equation(s):
// \register_file1|Mux11~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux11~2_combout  & ((\register_file1|memory[29][20]~regout ))) # (!\register_file1|Mux11~2_combout  & 
// (\register_file1|memory[21][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux11~2_combout ))))

	.dataa(\register_file1|memory[21][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux11~2_combout ),
	.datad(\register_file1|memory[29][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~4 (
// Equation(s):
// \register_file1|Mux11~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~5 (
// Equation(s):
// \register_file1|Mux11~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux11~4_combout  & ((\register_file1|memory[28][20]~regout ))) # (!\register_file1|Mux11~4_combout  & 
// (\register_file1|memory[24][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux11~4_combout ))))

	.dataa(\register_file1|memory[24][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux11~4_combout ),
	.datad(\register_file1|memory[28][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~6 (
// Equation(s):
// \register_file1|Mux11~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux11~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux11~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux11~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~7 (
// Equation(s):
// \register_file1|Mux11~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~8 (
// Equation(s):
// \register_file1|Mux11~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux11~7_combout  & ((\register_file1|memory[31][20]~regout ))) # (!\register_file1|Mux11~7_combout  & 
// (\register_file1|memory[23][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux11~7_combout ))))

	.dataa(\register_file1|memory[23][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux11~7_combout ),
	.datad(\register_file1|memory[31][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~9 (
// Equation(s):
// \register_file1|Mux11~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux11~6_combout  & ((\register_file1|Mux11~8_combout ))) # (!\register_file1|Mux11~6_combout  & (\register_file1|Mux11~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux11~6_combout ))))

	.dataa(\register_file1|Mux11~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux11~6_combout ),
	.datad(\register_file1|Mux11~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~10 (
// Equation(s):
// \register_file1|Mux11~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~11 (
// Equation(s):
// \register_file1|Mux11~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux11~10_combout  & ((\register_file1|memory[11][20]~regout ))) # (!\register_file1|Mux11~10_combout  & 
// (\register_file1|memory[9][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux11~10_combout ))))

	.dataa(\register_file1|memory[9][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux11~10_combout ),
	.datad(\register_file1|memory[11][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~0 (
// Equation(s):
// \register_file1|Mux42~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~1 (
// Equation(s):
// \register_file1|Mux42~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux42~0_combout  & ((\register_file1|memory[29][21]~regout ))) # (!\register_file1|Mux42~0_combout  & 
// (\register_file1|memory[21][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux42~0_combout ))))

	.dataa(\register_file1|memory[21][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux42~0_combout ),
	.datad(\register_file1|memory[29][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~2 (
// Equation(s):
// \register_file1|Mux42~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~3 (
// Equation(s):
// \register_file1|Mux42~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux42~2_combout  & ((\register_file1|memory[30][21]~regout ))) # (!\register_file1|Mux42~2_combout  & 
// (\register_file1|memory[26][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux42~2_combout ))))

	.dataa(\register_file1|memory[26][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux42~2_combout ),
	.datad(\register_file1|memory[30][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~4 (
// Equation(s):
// \register_file1|Mux42~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~5 (
// Equation(s):
// \register_file1|Mux42~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux42~4_combout  & ((\register_file1|memory[28][21]~regout ))) # (!\register_file1|Mux42~4_combout  & 
// (\register_file1|memory[24][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux42~4_combout ))))

	.dataa(\register_file1|memory[24][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux42~4_combout ),
	.datad(\register_file1|memory[28][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~6 (
// Equation(s):
// \register_file1|Mux42~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux42~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux42~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux42~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux42~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~7 (
// Equation(s):
// \register_file1|Mux42~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~8 (
// Equation(s):
// \register_file1|Mux42~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux42~7_combout  & ((\register_file1|memory[31][21]~regout ))) # (!\register_file1|Mux42~7_combout  & 
// (\register_file1|memory[23][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux42~7_combout ))))

	.dataa(\register_file1|memory[23][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux42~7_combout ),
	.datad(\register_file1|memory[31][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~9 (
// Equation(s):
// \register_file1|Mux42~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux42~6_combout  & ((\register_file1|Mux42~8_combout ))) # (!\register_file1|Mux42~6_combout  & (\register_file1|Mux42~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux42~6_combout ))))

	.dataa(\register_file1|Mux42~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux42~6_combout ),
	.datad(\register_file1|Mux42~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~10 (
// Equation(s):
// \register_file1|Mux42~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~11 (
// Equation(s):
// \register_file1|Mux42~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux42~10_combout  & ((\register_file1|memory[7][21]~regout ))) # (!\register_file1|Mux42~10_combout  & 
// (\register_file1|memory[5][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux42~10_combout ))))

	.dataa(\register_file1|memory[5][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux42~10_combout ),
	.datad(\register_file1|memory[7][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~12 (
// Equation(s):
// \register_file1|Mux42~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~13 (
// Equation(s):
// \register_file1|Mux42~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux42~12_combout  & ((\register_file1|memory[11][21]~regout ))) # (!\register_file1|Mux42~12_combout  & 
// (\register_file1|memory[10][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux42~12_combout ))))

	.dataa(\register_file1|memory[10][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux42~12_combout ),
	.datad(\register_file1|memory[11][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~14 (
// Equation(s):
// \register_file1|Mux42~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][21]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][21]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~15 (
// Equation(s):
// \register_file1|Mux42~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux42~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux42~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux42~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux42~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux42~16 (
// Equation(s):
// \register_file1|Mux42~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~17 (
// Equation(s):
// \register_file1|Mux42~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux42~16_combout  & ((\register_file1|memory[15][21]~regout ))) # (!\register_file1|Mux42~16_combout  & 
// (\register_file1|memory[13][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux42~16_combout ))))

	.dataa(\register_file1|memory[13][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux42~16_combout ),
	.datad(\register_file1|memory[15][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~18 (
// Equation(s):
// \register_file1|Mux42~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux42~15_combout  & ((\register_file1|Mux42~17_combout ))) # (!\register_file1|Mux42~15_combout  & (\register_file1|Mux42~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux42~15_combout ))))

	.dataa(\register_file1|Mux42~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux42~15_combout ),
	.datad(\register_file1|Mux42~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux42~19 (
// Equation(s):
// \register_file1|Mux42~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux42~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux42~18_combout )))

	.dataa(\register_file1|Mux42~9_combout ),
	.datab(\register_file1|Mux42~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux42~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~0 (
// Equation(s):
// \register_file1|Mux10~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~1 (
// Equation(s):
// \register_file1|Mux10~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux10~0_combout  & ((\register_file1|memory[29][21]~regout ))) # (!\register_file1|Mux10~0_combout  & 
// (\register_file1|memory[21][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux10~0_combout ))))

	.dataa(\register_file1|memory[21][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux10~0_combout ),
	.datad(\register_file1|memory[29][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~2 (
// Equation(s):
// \register_file1|Mux10~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~3 (
// Equation(s):
// \register_file1|Mux10~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux10~2_combout  & ((\register_file1|memory[30][21]~regout ))) # (!\register_file1|Mux10~2_combout  & 
// (\register_file1|memory[26][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux10~2_combout ))))

	.dataa(\register_file1|memory[26][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux10~2_combout ),
	.datad(\register_file1|memory[30][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~4 (
// Equation(s):
// \register_file1|Mux10~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~5 (
// Equation(s):
// \register_file1|Mux10~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux10~4_combout  & ((\register_file1|memory[28][21]~regout ))) # (!\register_file1|Mux10~4_combout  & 
// (\register_file1|memory[24][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux10~4_combout ))))

	.dataa(\register_file1|memory[24][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux10~4_combout ),
	.datad(\register_file1|memory[28][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~6 (
// Equation(s):
// \register_file1|Mux10~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux10~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux10~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux10~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux10~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~7 (
// Equation(s):
// \register_file1|Mux10~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~8 (
// Equation(s):
// \register_file1|Mux10~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux10~7_combout  & ((\register_file1|memory[31][21]~regout ))) # (!\register_file1|Mux10~7_combout  & 
// (\register_file1|memory[23][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux10~7_combout ))))

	.dataa(\register_file1|memory[23][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux10~7_combout ),
	.datad(\register_file1|memory[31][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~9 (
// Equation(s):
// \register_file1|Mux10~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux10~6_combout  & ((\register_file1|Mux10~8_combout ))) # (!\register_file1|Mux10~6_combout  & (\register_file1|Mux10~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux10~6_combout ))))

	.dataa(\register_file1|Mux10~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux10~6_combout ),
	.datad(\register_file1|Mux10~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~10 (
// Equation(s):
// \register_file1|Mux10~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~11 (
// Equation(s):
// \register_file1|Mux10~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux10~10_combout  & ((\register_file1|memory[7][21]~regout ))) # (!\register_file1|Mux10~10_combout  & 
// (\register_file1|memory[5][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux10~10_combout ))))

	.dataa(\register_file1|memory[5][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux10~10_combout ),
	.datad(\register_file1|memory[7][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~0 (
// Equation(s):
// \register_file1|Mux41~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[25][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[24][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[25][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[24][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~1 (
// Equation(s):
// \register_file1|Mux41~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux41~0_combout  & ((\register_file1|memory[27][22]~regout ))) # (!\register_file1|Mux41~0_combout  & 
// (\register_file1|memory[26][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux41~0_combout ))))

	.dataa(\register_file1|memory[26][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux41~0_combout ),
	.datad(\register_file1|memory[27][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~2 (
// Equation(s):
// \register_file1|Mux41~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[22][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[20][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[22][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[20][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~3 (
// Equation(s):
// \register_file1|Mux41~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux41~2_combout  & ((\register_file1|memory[23][22]~regout ))) # (!\register_file1|Mux41~2_combout  & 
// (\register_file1|memory[21][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux41~2_combout ))))

	.dataa(\register_file1|memory[21][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux41~2_combout ),
	.datad(\register_file1|memory[23][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[18][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~4 (
// Equation(s):
// \register_file1|Mux41~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[17][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[16][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[17][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[16][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[19][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~5 (
// Equation(s):
// \register_file1|Mux41~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux41~4_combout  & ((\register_file1|memory[19][22]~regout ))) # (!\register_file1|Mux41~4_combout  & 
// (\register_file1|memory[18][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux41~4_combout ))))

	.dataa(\register_file1|memory[18][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux41~4_combout ),
	.datad(\register_file1|memory[19][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~6 (
// Equation(s):
// \register_file1|Mux41~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux41~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux41~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux41~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux41~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[30][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[28][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~7 (
// Equation(s):
// \register_file1|Mux41~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[30][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[28][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[30][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[28][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~8 (
// Equation(s):
// \register_file1|Mux41~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux41~7_combout  & ((\register_file1|memory[31][22]~regout ))) # (!\register_file1|Mux41~7_combout  & 
// (\register_file1|memory[29][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux41~7_combout ))))

	.dataa(\register_file1|memory[29][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux41~7_combout ),
	.datad(\register_file1|memory[31][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~9 (
// Equation(s):
// \register_file1|Mux41~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux41~6_combout  & ((\register_file1|Mux41~8_combout ))) # (!\register_file1|Mux41~6_combout  & (\register_file1|Mux41~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux41~6_combout ))))

	.dataa(\register_file1|Mux41~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux41~6_combout ),
	.datad(\register_file1|Mux41~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~10 (
// Equation(s):
// \register_file1|Mux41~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~11 (
// Equation(s):
// \register_file1|Mux41~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux41~10_combout  & ((\register_file1|memory[11][22]~regout ))) # (!\register_file1|Mux41~10_combout  & 
// (\register_file1|memory[9][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux41~10_combout ))))

	.dataa(\register_file1|memory[9][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux41~10_combout ),
	.datad(\register_file1|memory[11][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~12 (
// Equation(s):
// \register_file1|Mux41~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~13 (
// Equation(s):
// \register_file1|Mux41~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux41~12_combout  & ((\register_file1|memory[7][22]~regout ))) # (!\register_file1|Mux41~12_combout  & 
// (\register_file1|memory[6][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux41~12_combout ))))

	.dataa(\register_file1|memory[6][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux41~12_combout ),
	.datad(\register_file1|memory[7][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~14 (
// Equation(s):
// \register_file1|Mux41~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][22]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][22]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~15 (
// Equation(s):
// \register_file1|Mux41~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux41~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux41~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux41~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux41~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux41~16 (
// Equation(s):
// \register_file1|Mux41~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~17 (
// Equation(s):
// \register_file1|Mux41~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux41~16_combout  & ((\register_file1|memory[15][22]~regout ))) # (!\register_file1|Mux41~16_combout  & 
// (\register_file1|memory[14][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux41~16_combout ))))

	.dataa(\register_file1|memory[14][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux41~16_combout ),
	.datad(\register_file1|memory[15][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~18 (
// Equation(s):
// \register_file1|Mux41~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux41~15_combout  & ((\register_file1|Mux41~17_combout ))) # (!\register_file1|Mux41~15_combout  & (\register_file1|Mux41~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux41~15_combout ))))

	.dataa(\register_file1|Mux41~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux41~15_combout ),
	.datad(\register_file1|Mux41~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux41~19 (
// Equation(s):
// \register_file1|Mux41~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux41~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux41~18_combout )))

	.dataa(\register_file1|Mux41~9_combout ),
	.datab(\register_file1|Mux41~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux41~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~0 (
// Equation(s):
// \register_file1|Mux9~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[25][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[24][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[25][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[24][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~1 (
// Equation(s):
// \register_file1|Mux9~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux9~0_combout  & ((\register_file1|memory[27][22]~regout ))) # (!\register_file1|Mux9~0_combout  & (\register_file1|memory[26][22]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux9~0_combout ))))

	.dataa(\register_file1|memory[26][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux9~0_combout ),
	.datad(\register_file1|memory[27][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~2 (
// Equation(s):
// \register_file1|Mux9~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[22][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[20][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[22][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[20][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~3 (
// Equation(s):
// \register_file1|Mux9~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux9~2_combout  & ((\register_file1|memory[23][22]~regout ))) # (!\register_file1|Mux9~2_combout  & (\register_file1|memory[21][22]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux9~2_combout ))))

	.dataa(\register_file1|memory[21][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux9~2_combout ),
	.datad(\register_file1|memory[23][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~4 (
// Equation(s):
// \register_file1|Mux9~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[17][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[16][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[17][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[16][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~5 (
// Equation(s):
// \register_file1|Mux9~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux9~4_combout  & ((\register_file1|memory[19][22]~regout ))) # (!\register_file1|Mux9~4_combout  & (\register_file1|memory[18][22]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux9~4_combout ))))

	.dataa(\register_file1|memory[18][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux9~4_combout ),
	.datad(\register_file1|memory[19][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~6 (
// Equation(s):
// \register_file1|Mux9~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux9~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux9~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux9~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux9~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~7 (
// Equation(s):
// \register_file1|Mux9~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[30][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[28][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[30][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[28][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~8 (
// Equation(s):
// \register_file1|Mux9~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux9~7_combout  & ((\register_file1|memory[31][22]~regout ))) # (!\register_file1|Mux9~7_combout  & (\register_file1|memory[29][22]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux9~7_combout ))))

	.dataa(\register_file1|memory[29][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux9~7_combout ),
	.datad(\register_file1|memory[31][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~9 (
// Equation(s):
// \register_file1|Mux9~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux9~6_combout  & ((\register_file1|Mux9~8_combout ))) # (!\register_file1|Mux9~6_combout  & (\register_file1|Mux9~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux9~6_combout ))))

	.dataa(\register_file1|Mux9~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux9~6_combout ),
	.datad(\register_file1|Mux9~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~10 (
// Equation(s):
// \register_file1|Mux9~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~11 (
// Equation(s):
// \register_file1|Mux9~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux9~10_combout  & ((\register_file1|memory[11][22]~regout ))) # (!\register_file1|Mux9~10_combout  & 
// (\register_file1|memory[9][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux9~10_combout ))))

	.dataa(\register_file1|memory[9][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux9~10_combout ),
	.datad(\register_file1|memory[11][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[22][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[26][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~0 (
// Equation(s):
// \register_file1|Mux40~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[26][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[18][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[26][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[18][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~1 (
// Equation(s):
// \register_file1|Mux40~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux40~0_combout  & ((\register_file1|memory[30][23]~regout ))) # (!\register_file1|Mux40~0_combout  & 
// (\register_file1|memory[22][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux40~0_combout ))))

	.dataa(\register_file1|memory[22][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux40~0_combout ),
	.datad(\register_file1|memory[30][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[25][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[21][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~2 (
// Equation(s):
// \register_file1|Mux40~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[21][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[17][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[21][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[17][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~3 (
// Equation(s):
// \register_file1|Mux40~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux40~2_combout  & ((\register_file1|memory[29][23]~regout ))) # (!\register_file1|Mux40~2_combout  & 
// (\register_file1|memory[25][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux40~2_combout ))))

	.dataa(\register_file1|memory[25][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux40~2_combout ),
	.datad(\register_file1|memory[29][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[20][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~4 (
// Equation(s):
// \register_file1|Mux40~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[24][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[16][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[24][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[16][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~5 (
// Equation(s):
// \register_file1|Mux40~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux40~4_combout  & ((\register_file1|memory[28][23]~regout ))) # (!\register_file1|Mux40~4_combout  & 
// (\register_file1|memory[20][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux40~4_combout ))))

	.dataa(\register_file1|memory[20][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux40~4_combout ),
	.datad(\register_file1|memory[28][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~6 (
// Equation(s):
// \register_file1|Mux40~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux40~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux40~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux40~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux40~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[23][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~7 (
// Equation(s):
// \register_file1|Mux40~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[23][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[19][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[23][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[19][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~8 (
// Equation(s):
// \register_file1|Mux40~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux40~7_combout  & ((\register_file1|memory[31][23]~regout ))) # (!\register_file1|Mux40~7_combout  & 
// (\register_file1|memory[27][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux40~7_combout ))))

	.dataa(\register_file1|memory[27][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux40~7_combout ),
	.datad(\register_file1|memory[31][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~9 (
// Equation(s):
// \register_file1|Mux40~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux40~6_combout  & ((\register_file1|Mux40~8_combout ))) # (!\register_file1|Mux40~6_combout  & (\register_file1|Mux40~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux40~6_combout ))))

	.dataa(\register_file1|Mux40~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux40~6_combout ),
	.datad(\register_file1|Mux40~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~10 (
// Equation(s):
// \register_file1|Mux40~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~11 (
// Equation(s):
// \register_file1|Mux40~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux40~10_combout  & ((\register_file1|memory[7][23]~regout ))) # (!\register_file1|Mux40~10_combout  & 
// (\register_file1|memory[5][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux40~10_combout ))))

	.dataa(\register_file1|memory[5][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux40~10_combout ),
	.datad(\register_file1|memory[7][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~12 (
// Equation(s):
// \register_file1|Mux40~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~13 (
// Equation(s):
// \register_file1|Mux40~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux40~12_combout  & ((\register_file1|memory[11][23]~regout ))) # (!\register_file1|Mux40~12_combout  & 
// (\register_file1|memory[10][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux40~12_combout ))))

	.dataa(\register_file1|memory[10][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux40~12_combout ),
	.datad(\register_file1|memory[11][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~14 (
// Equation(s):
// \register_file1|Mux40~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][23]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][23]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~15 (
// Equation(s):
// \register_file1|Mux40~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux40~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux40~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux40~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux40~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux40~16 (
// Equation(s):
// \register_file1|Mux40~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~17 (
// Equation(s):
// \register_file1|Mux40~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux40~16_combout  & ((\register_file1|memory[15][23]~regout ))) # (!\register_file1|Mux40~16_combout  & 
// (\register_file1|memory[13][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux40~16_combout ))))

	.dataa(\register_file1|memory[13][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux40~16_combout ),
	.datad(\register_file1|memory[15][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~18 (
// Equation(s):
// \register_file1|Mux40~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux40~15_combout  & ((\register_file1|Mux40~17_combout ))) # (!\register_file1|Mux40~15_combout  & (\register_file1|Mux40~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux40~15_combout ))))

	.dataa(\register_file1|Mux40~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux40~15_combout ),
	.datad(\register_file1|Mux40~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux40~19 (
// Equation(s):
// \register_file1|Mux40~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux40~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux40~18_combout )))

	.dataa(\register_file1|Mux40~9_combout ),
	.datab(\register_file1|Mux40~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux40~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~0 (
// Equation(s):
// \register_file1|Mux8~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[26][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[18][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[26][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[18][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~1 (
// Equation(s):
// \register_file1|Mux8~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux8~0_combout  & ((\register_file1|memory[30][23]~regout ))) # (!\register_file1|Mux8~0_combout  & (\register_file1|memory[22][23]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux8~0_combout ))))

	.dataa(\register_file1|memory[22][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux8~0_combout ),
	.datad(\register_file1|memory[30][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~2 (
// Equation(s):
// \register_file1|Mux8~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[21][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[17][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[21][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[17][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~3 (
// Equation(s):
// \register_file1|Mux8~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux8~2_combout  & ((\register_file1|memory[29][23]~regout ))) # (!\register_file1|Mux8~2_combout  & (\register_file1|memory[25][23]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux8~2_combout ))))

	.dataa(\register_file1|memory[25][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux8~2_combout ),
	.datad(\register_file1|memory[29][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~4 (
// Equation(s):
// \register_file1|Mux8~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[24][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[16][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[24][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[16][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~5 (
// Equation(s):
// \register_file1|Mux8~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux8~4_combout  & ((\register_file1|memory[28][23]~regout ))) # (!\register_file1|Mux8~4_combout  & (\register_file1|memory[20][23]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux8~4_combout ))))

	.dataa(\register_file1|memory[20][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux8~4_combout ),
	.datad(\register_file1|memory[28][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~6 (
// Equation(s):
// \register_file1|Mux8~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux8~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux8~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux8~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~7 (
// Equation(s):
// \register_file1|Mux8~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[23][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[19][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[23][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[19][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~8 (
// Equation(s):
// \register_file1|Mux8~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux8~7_combout  & ((\register_file1|memory[31][23]~regout ))) # (!\register_file1|Mux8~7_combout  & (\register_file1|memory[27][23]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux8~7_combout ))))

	.dataa(\register_file1|memory[27][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux8~7_combout ),
	.datad(\register_file1|memory[31][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~9 (
// Equation(s):
// \register_file1|Mux8~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux8~6_combout  & ((\register_file1|Mux8~8_combout ))) # (!\register_file1|Mux8~6_combout  & (\register_file1|Mux8~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux8~6_combout ))))

	.dataa(\register_file1|Mux8~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux8~6_combout ),
	.datad(\register_file1|Mux8~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~10 (
// Equation(s):
// \register_file1|Mux8~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~11 (
// Equation(s):
// \register_file1|Mux8~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux8~10_combout  & ((\register_file1|memory[7][23]~regout ))) # (!\register_file1|Mux8~10_combout  & 
// (\register_file1|memory[5][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux8~10_combout ))))

	.dataa(\register_file1|memory[5][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux8~10_combout ),
	.datad(\register_file1|memory[7][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[22][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[21][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~0 (
// Equation(s):
// \register_file1|Mux39~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[21][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[20][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[21][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[20][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~1 (
// Equation(s):
// \register_file1|Mux39~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux39~0_combout  & ((\register_file1|memory[23][24]~regout ))) # (!\register_file1|Mux39~0_combout  & 
// (\register_file1|memory[22][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux39~0_combout ))))

	.dataa(\register_file1|memory[22][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux39~0_combout ),
	.datad(\register_file1|memory[23][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[25][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[26][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~2 (
// Equation(s):
// \register_file1|Mux39~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[26][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[24][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[26][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[24][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~3 (
// Equation(s):
// \register_file1|Mux39~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux39~2_combout  & ((\register_file1|memory[27][24]~regout ))) # (!\register_file1|Mux39~2_combout  & 
// (\register_file1|memory[25][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux39~2_combout ))))

	.dataa(\register_file1|memory[25][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux39~2_combout ),
	.datad(\register_file1|memory[27][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[17][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~4 (
// Equation(s):
// \register_file1|Mux39~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[18][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[16][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[18][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[16][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[19][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~5 (
// Equation(s):
// \register_file1|Mux39~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux39~4_combout  & ((\register_file1|memory[19][24]~regout ))) # (!\register_file1|Mux39~4_combout  & 
// (\register_file1|memory[17][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux39~4_combout ))))

	.dataa(\register_file1|memory[17][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux39~4_combout ),
	.datad(\register_file1|memory[19][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~6 (
// Equation(s):
// \register_file1|Mux39~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux39~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux39~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux39~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux39~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[29][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[28][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~7 (
// Equation(s):
// \register_file1|Mux39~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[29][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[28][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[29][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[28][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~8 (
// Equation(s):
// \register_file1|Mux39~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux39~7_combout  & ((\register_file1|memory[31][24]~regout ))) # (!\register_file1|Mux39~7_combout  & 
// (\register_file1|memory[30][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux39~7_combout ))))

	.dataa(\register_file1|memory[30][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux39~7_combout ),
	.datad(\register_file1|memory[31][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~9 (
// Equation(s):
// \register_file1|Mux39~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux39~6_combout  & ((\register_file1|Mux39~8_combout ))) # (!\register_file1|Mux39~6_combout  & (\register_file1|Mux39~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux39~6_combout ))))

	.dataa(\register_file1|Mux39~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux39~6_combout ),
	.datad(\register_file1|Mux39~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~10 (
// Equation(s):
// \register_file1|Mux39~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~11 (
// Equation(s):
// \register_file1|Mux39~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux39~10_combout  & ((\register_file1|memory[11][24]~regout ))) # (!\register_file1|Mux39~10_combout  & 
// (\register_file1|memory[9][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux39~10_combout ))))

	.dataa(\register_file1|memory[9][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux39~10_combout ),
	.datad(\register_file1|memory[11][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~12 (
// Equation(s):
// \register_file1|Mux39~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~13 (
// Equation(s):
// \register_file1|Mux39~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux39~12_combout  & ((\register_file1|memory[7][24]~regout ))) # (!\register_file1|Mux39~12_combout  & 
// (\register_file1|memory[6][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux39~12_combout ))))

	.dataa(\register_file1|memory[6][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux39~12_combout ),
	.datad(\register_file1|memory[7][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~14 (
// Equation(s):
// \register_file1|Mux39~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][24]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][24]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~15 (
// Equation(s):
// \register_file1|Mux39~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux39~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux39~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux39~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux39~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux39~16 (
// Equation(s):
// \register_file1|Mux39~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~17 (
// Equation(s):
// \register_file1|Mux39~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux39~16_combout  & ((\register_file1|memory[15][24]~regout ))) # (!\register_file1|Mux39~16_combout  & 
// (\register_file1|memory[14][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux39~16_combout ))))

	.dataa(\register_file1|memory[14][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux39~16_combout ),
	.datad(\register_file1|memory[15][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~18 (
// Equation(s):
// \register_file1|Mux39~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux39~15_combout  & ((\register_file1|Mux39~17_combout ))) # (!\register_file1|Mux39~15_combout  & (\register_file1|Mux39~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux39~15_combout ))))

	.dataa(\register_file1|Mux39~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux39~15_combout ),
	.datad(\register_file1|Mux39~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux39~19 (
// Equation(s):
// \register_file1|Mux39~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux39~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux39~18_combout )))

	.dataa(\register_file1|Mux39~9_combout ),
	.datab(\register_file1|Mux39~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux39~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~0 (
// Equation(s):
// \register_file1|Mux7~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[21][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[20][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[21][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[20][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~1 (
// Equation(s):
// \register_file1|Mux7~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux7~0_combout  & ((\register_file1|memory[23][24]~regout ))) # (!\register_file1|Mux7~0_combout  & (\register_file1|memory[22][24]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux7~0_combout ))))

	.dataa(\register_file1|memory[22][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux7~0_combout ),
	.datad(\register_file1|memory[23][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~2 (
// Equation(s):
// \register_file1|Mux7~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[26][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[24][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[26][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[24][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~3 (
// Equation(s):
// \register_file1|Mux7~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux7~2_combout  & ((\register_file1|memory[27][24]~regout ))) # (!\register_file1|Mux7~2_combout  & (\register_file1|memory[25][24]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux7~2_combout ))))

	.dataa(\register_file1|memory[25][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux7~2_combout ),
	.datad(\register_file1|memory[27][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~4 (
// Equation(s):
// \register_file1|Mux7~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[18][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[16][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[18][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[16][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~5 (
// Equation(s):
// \register_file1|Mux7~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux7~4_combout  & ((\register_file1|memory[19][24]~regout ))) # (!\register_file1|Mux7~4_combout  & (\register_file1|memory[17][24]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux7~4_combout ))))

	.dataa(\register_file1|memory[17][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux7~4_combout ),
	.datad(\register_file1|memory[19][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~6 (
// Equation(s):
// \register_file1|Mux7~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux7~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux7~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux7~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~7 (
// Equation(s):
// \register_file1|Mux7~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[29][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[28][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[29][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[28][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~8 (
// Equation(s):
// \register_file1|Mux7~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux7~7_combout  & ((\register_file1|memory[31][24]~regout ))) # (!\register_file1|Mux7~7_combout  & (\register_file1|memory[30][24]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux7~7_combout ))))

	.dataa(\register_file1|memory[30][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux7~7_combout ),
	.datad(\register_file1|memory[31][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~9 (
// Equation(s):
// \register_file1|Mux7~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux7~6_combout  & ((\register_file1|Mux7~8_combout ))) # (!\register_file1|Mux7~6_combout  & (\register_file1|Mux7~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux7~6_combout ))))

	.dataa(\register_file1|Mux7~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux7~6_combout ),
	.datad(\register_file1|Mux7~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~10 (
// Equation(s):
// \register_file1|Mux7~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~11 (
// Equation(s):
// \register_file1|Mux7~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux7~10_combout  & ((\register_file1|memory[11][24]~regout ))) # (!\register_file1|Mux7~10_combout  & 
// (\register_file1|memory[9][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux7~10_combout ))))

	.dataa(\register_file1|memory[9][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux7~10_combout ),
	.datad(\register_file1|memory[11][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~0 (
// Equation(s):
// \register_file1|Mux38~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~1 (
// Equation(s):
// \register_file1|Mux38~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux38~0_combout  & ((\register_file1|memory[29][25]~regout ))) # (!\register_file1|Mux38~0_combout  & 
// (\register_file1|memory[21][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux38~0_combout ))))

	.dataa(\register_file1|memory[21][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux38~0_combout ),
	.datad(\register_file1|memory[29][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~2 (
// Equation(s):
// \register_file1|Mux38~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~3 (
// Equation(s):
// \register_file1|Mux38~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux38~2_combout  & ((\register_file1|memory[30][25]~regout ))) # (!\register_file1|Mux38~2_combout  & 
// (\register_file1|memory[26][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux38~2_combout ))))

	.dataa(\register_file1|memory[26][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux38~2_combout ),
	.datad(\register_file1|memory[30][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~4 (
// Equation(s):
// \register_file1|Mux38~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~5 (
// Equation(s):
// \register_file1|Mux38~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux38~4_combout  & ((\register_file1|memory[28][25]~regout ))) # (!\register_file1|Mux38~4_combout  & 
// (\register_file1|memory[24][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux38~4_combout ))))

	.dataa(\register_file1|memory[24][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux38~4_combout ),
	.datad(\register_file1|memory[28][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~6 (
// Equation(s):
// \register_file1|Mux38~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux38~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux38~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux38~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux38~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~7 (
// Equation(s):
// \register_file1|Mux38~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~8 (
// Equation(s):
// \register_file1|Mux38~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux38~7_combout  & ((\register_file1|memory[31][25]~regout ))) # (!\register_file1|Mux38~7_combout  & 
// (\register_file1|memory[23][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux38~7_combout ))))

	.dataa(\register_file1|memory[23][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux38~7_combout ),
	.datad(\register_file1|memory[31][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~9 (
// Equation(s):
// \register_file1|Mux38~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux38~6_combout  & ((\register_file1|Mux38~8_combout ))) # (!\register_file1|Mux38~6_combout  & (\register_file1|Mux38~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux38~6_combout ))))

	.dataa(\register_file1|Mux38~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux38~6_combout ),
	.datad(\register_file1|Mux38~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~10 (
// Equation(s):
// \register_file1|Mux38~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~11 (
// Equation(s):
// \register_file1|Mux38~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux38~10_combout  & ((\register_file1|memory[7][25]~regout ))) # (!\register_file1|Mux38~10_combout  & 
// (\register_file1|memory[5][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux38~10_combout ))))

	.dataa(\register_file1|memory[5][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux38~10_combout ),
	.datad(\register_file1|memory[7][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~12 (
// Equation(s):
// \register_file1|Mux38~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~13 (
// Equation(s):
// \register_file1|Mux38~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux38~12_combout  & ((\register_file1|memory[11][25]~regout ))) # (!\register_file1|Mux38~12_combout  & 
// (\register_file1|memory[10][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux38~12_combout ))))

	.dataa(\register_file1|memory[10][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux38~12_combout ),
	.datad(\register_file1|memory[11][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~14 (
// Equation(s):
// \register_file1|Mux38~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][25]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][25]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~15 (
// Equation(s):
// \register_file1|Mux38~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux38~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux38~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux38~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux38~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux38~16 (
// Equation(s):
// \register_file1|Mux38~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~17 (
// Equation(s):
// \register_file1|Mux38~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux38~16_combout  & ((\register_file1|memory[15][25]~regout ))) # (!\register_file1|Mux38~16_combout  & 
// (\register_file1|memory[13][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux38~16_combout ))))

	.dataa(\register_file1|memory[13][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux38~16_combout ),
	.datad(\register_file1|memory[15][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~18 (
// Equation(s):
// \register_file1|Mux38~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux38~15_combout  & ((\register_file1|Mux38~17_combout ))) # (!\register_file1|Mux38~15_combout  & (\register_file1|Mux38~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux38~15_combout ))))

	.dataa(\register_file1|Mux38~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux38~15_combout ),
	.datad(\register_file1|Mux38~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux38~19 (
// Equation(s):
// \register_file1|Mux38~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux38~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux38~18_combout )))

	.dataa(\register_file1|Mux38~9_combout ),
	.datab(\register_file1|Mux38~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux38~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~0 (
// Equation(s):
// \register_file1|Mux6~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~1 (
// Equation(s):
// \register_file1|Mux6~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux6~0_combout  & ((\register_file1|memory[29][25]~regout ))) # (!\register_file1|Mux6~0_combout  & (\register_file1|memory[21][25]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux6~0_combout ))))

	.dataa(\register_file1|memory[21][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux6~0_combout ),
	.datad(\register_file1|memory[29][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~2 (
// Equation(s):
// \register_file1|Mux6~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~3 (
// Equation(s):
// \register_file1|Mux6~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux6~2_combout  & ((\register_file1|memory[30][25]~regout ))) # (!\register_file1|Mux6~2_combout  & (\register_file1|memory[26][25]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux6~2_combout ))))

	.dataa(\register_file1|memory[26][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux6~2_combout ),
	.datad(\register_file1|memory[30][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~4 (
// Equation(s):
// \register_file1|Mux6~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~5 (
// Equation(s):
// \register_file1|Mux6~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux6~4_combout  & ((\register_file1|memory[28][25]~regout ))) # (!\register_file1|Mux6~4_combout  & (\register_file1|memory[24][25]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux6~4_combout ))))

	.dataa(\register_file1|memory[24][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux6~4_combout ),
	.datad(\register_file1|memory[28][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~6 (
// Equation(s):
// \register_file1|Mux6~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux6~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux6~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux6~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux6~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~7 (
// Equation(s):
// \register_file1|Mux6~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~8 (
// Equation(s):
// \register_file1|Mux6~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux6~7_combout  & ((\register_file1|memory[31][25]~regout ))) # (!\register_file1|Mux6~7_combout  & (\register_file1|memory[23][25]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux6~7_combout ))))

	.dataa(\register_file1|memory[23][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux6~7_combout ),
	.datad(\register_file1|memory[31][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~9 (
// Equation(s):
// \register_file1|Mux6~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux6~6_combout  & ((\register_file1|Mux6~8_combout ))) # (!\register_file1|Mux6~6_combout  & (\register_file1|Mux6~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux6~6_combout ))))

	.dataa(\register_file1|Mux6~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux6~6_combout ),
	.datad(\register_file1|Mux6~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~10 (
// Equation(s):
// \register_file1|Mux6~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~11 (
// Equation(s):
// \register_file1|Mux6~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux6~10_combout  & ((\register_file1|memory[7][25]~regout ))) # (!\register_file1|Mux6~10_combout  & 
// (\register_file1|memory[5][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux6~10_combout ))))

	.dataa(\register_file1|memory[5][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux6~10_combout ),
	.datad(\register_file1|memory[7][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~0 (
// Equation(s):
// \register_file1|Mux37~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[25][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[24][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[25][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[24][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~1 (
// Equation(s):
// \register_file1|Mux37~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux37~0_combout  & ((\register_file1|memory[27][26]~regout ))) # (!\register_file1|Mux37~0_combout  & 
// (\register_file1|memory[26][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux37~0_combout ))))

	.dataa(\register_file1|memory[26][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux37~0_combout ),
	.datad(\register_file1|memory[27][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~2 (
// Equation(s):
// \register_file1|Mux37~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[22][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[20][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[22][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[20][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~3 (
// Equation(s):
// \register_file1|Mux37~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux37~2_combout  & ((\register_file1|memory[23][26]~regout ))) # (!\register_file1|Mux37~2_combout  & 
// (\register_file1|memory[21][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux37~2_combout ))))

	.dataa(\register_file1|memory[21][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux37~2_combout ),
	.datad(\register_file1|memory[23][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[18][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~4 (
// Equation(s):
// \register_file1|Mux37~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[17][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[16][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[17][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[16][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[19][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~5 (
// Equation(s):
// \register_file1|Mux37~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux37~4_combout  & ((\register_file1|memory[19][26]~regout ))) # (!\register_file1|Mux37~4_combout  & 
// (\register_file1|memory[18][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux37~4_combout ))))

	.dataa(\register_file1|memory[18][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux37~4_combout ),
	.datad(\register_file1|memory[19][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~6 (
// Equation(s):
// \register_file1|Mux37~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux37~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux37~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux37~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux37~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[30][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[28][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~7 (
// Equation(s):
// \register_file1|Mux37~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[30][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[28][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[30][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[28][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~8 (
// Equation(s):
// \register_file1|Mux37~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux37~7_combout  & ((\register_file1|memory[31][26]~regout ))) # (!\register_file1|Mux37~7_combout  & 
// (\register_file1|memory[29][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux37~7_combout ))))

	.dataa(\register_file1|memory[29][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux37~7_combout ),
	.datad(\register_file1|memory[31][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~9 (
// Equation(s):
// \register_file1|Mux37~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux37~6_combout  & ((\register_file1|Mux37~8_combout ))) # (!\register_file1|Mux37~6_combout  & (\register_file1|Mux37~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux37~6_combout ))))

	.dataa(\register_file1|Mux37~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux37~6_combout ),
	.datad(\register_file1|Mux37~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~10 (
// Equation(s):
// \register_file1|Mux37~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~11 (
// Equation(s):
// \register_file1|Mux37~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux37~10_combout  & ((\register_file1|memory[11][26]~regout ))) # (!\register_file1|Mux37~10_combout  & 
// (\register_file1|memory[9][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux37~10_combout ))))

	.dataa(\register_file1|memory[9][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux37~10_combout ),
	.datad(\register_file1|memory[11][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~12 (
// Equation(s):
// \register_file1|Mux37~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~13 (
// Equation(s):
// \register_file1|Mux37~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux37~12_combout  & ((\register_file1|memory[7][26]~regout ))) # (!\register_file1|Mux37~12_combout  & 
// (\register_file1|memory[6][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux37~12_combout ))))

	.dataa(\register_file1|memory[6][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux37~12_combout ),
	.datad(\register_file1|memory[7][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~14 (
// Equation(s):
// \register_file1|Mux37~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][26]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][26]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~15 (
// Equation(s):
// \register_file1|Mux37~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux37~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux37~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux37~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux37~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux37~16 (
// Equation(s):
// \register_file1|Mux37~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~17 (
// Equation(s):
// \register_file1|Mux37~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux37~16_combout  & ((\register_file1|memory[15][26]~regout ))) # (!\register_file1|Mux37~16_combout  & 
// (\register_file1|memory[14][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux37~16_combout ))))

	.dataa(\register_file1|memory[14][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux37~16_combout ),
	.datad(\register_file1|memory[15][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~18 (
// Equation(s):
// \register_file1|Mux37~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux37~15_combout  & ((\register_file1|Mux37~17_combout ))) # (!\register_file1|Mux37~15_combout  & (\register_file1|Mux37~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux37~15_combout ))))

	.dataa(\register_file1|Mux37~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux37~15_combout ),
	.datad(\register_file1|Mux37~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux37~19 (
// Equation(s):
// \register_file1|Mux37~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux37~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux37~18_combout )))

	.dataa(\register_file1|Mux37~9_combout ),
	.datab(\register_file1|Mux37~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux37~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~0 (
// Equation(s):
// \register_file1|Mux5~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[25][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[24][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[25][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[24][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~1 (
// Equation(s):
// \register_file1|Mux5~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux5~0_combout  & ((\register_file1|memory[27][26]~regout ))) # (!\register_file1|Mux5~0_combout  & (\register_file1|memory[26][26]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux5~0_combout ))))

	.dataa(\register_file1|memory[26][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux5~0_combout ),
	.datad(\register_file1|memory[27][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~2 (
// Equation(s):
// \register_file1|Mux5~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[22][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[20][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[22][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[20][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~3 (
// Equation(s):
// \register_file1|Mux5~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux5~2_combout  & ((\register_file1|memory[23][26]~regout ))) # (!\register_file1|Mux5~2_combout  & (\register_file1|memory[21][26]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux5~2_combout ))))

	.dataa(\register_file1|memory[21][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux5~2_combout ),
	.datad(\register_file1|memory[23][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~4 (
// Equation(s):
// \register_file1|Mux5~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[17][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[16][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[17][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[16][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~5 (
// Equation(s):
// \register_file1|Mux5~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux5~4_combout  & ((\register_file1|memory[19][26]~regout ))) # (!\register_file1|Mux5~4_combout  & (\register_file1|memory[18][26]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux5~4_combout ))))

	.dataa(\register_file1|memory[18][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux5~4_combout ),
	.datad(\register_file1|memory[19][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~6 (
// Equation(s):
// \register_file1|Mux5~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux5~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux5~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux5~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~7 (
// Equation(s):
// \register_file1|Mux5~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[30][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[28][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[30][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[28][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~8 (
// Equation(s):
// \register_file1|Mux5~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux5~7_combout  & ((\register_file1|memory[31][26]~regout ))) # (!\register_file1|Mux5~7_combout  & (\register_file1|memory[29][26]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux5~7_combout ))))

	.dataa(\register_file1|memory[29][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux5~7_combout ),
	.datad(\register_file1|memory[31][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~9 (
// Equation(s):
// \register_file1|Mux5~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux5~6_combout  & ((\register_file1|Mux5~8_combout ))) # (!\register_file1|Mux5~6_combout  & (\register_file1|Mux5~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux5~6_combout ))))

	.dataa(\register_file1|Mux5~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux5~6_combout ),
	.datad(\register_file1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~10 (
// Equation(s):
// \register_file1|Mux5~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~11 (
// Equation(s):
// \register_file1|Mux5~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux5~10_combout  & ((\register_file1|memory[11][26]~regout ))) # (!\register_file1|Mux5~10_combout  & 
// (\register_file1|memory[9][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux5~10_combout ))))

	.dataa(\register_file1|memory[9][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux5~10_combout ),
	.datad(\register_file1|memory[11][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[22][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[26][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~0 (
// Equation(s):
// \register_file1|Mux36~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[26][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[18][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[26][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[18][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~1 (
// Equation(s):
// \register_file1|Mux36~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux36~0_combout  & ((\register_file1|memory[30][27]~regout ))) # (!\register_file1|Mux36~0_combout  & 
// (\register_file1|memory[22][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux36~0_combout ))))

	.dataa(\register_file1|memory[22][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux36~0_combout ),
	.datad(\register_file1|memory[30][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[25][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[21][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~2 (
// Equation(s):
// \register_file1|Mux36~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[21][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[17][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[21][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[17][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~3 (
// Equation(s):
// \register_file1|Mux36~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux36~2_combout  & ((\register_file1|memory[29][27]~regout ))) # (!\register_file1|Mux36~2_combout  & 
// (\register_file1|memory[25][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux36~2_combout ))))

	.dataa(\register_file1|memory[25][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux36~2_combout ),
	.datad(\register_file1|memory[29][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[20][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~4 (
// Equation(s):
// \register_file1|Mux36~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[24][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[16][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[24][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[16][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~5 (
// Equation(s):
// \register_file1|Mux36~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux36~4_combout  & ((\register_file1|memory[28][27]~regout ))) # (!\register_file1|Mux36~4_combout  & 
// (\register_file1|memory[20][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux36~4_combout ))))

	.dataa(\register_file1|memory[20][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux36~4_combout ),
	.datad(\register_file1|memory[28][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~6 (
// Equation(s):
// \register_file1|Mux36~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux36~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux36~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux36~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux36~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[23][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~7 (
// Equation(s):
// \register_file1|Mux36~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[23][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[19][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[23][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[19][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~8 (
// Equation(s):
// \register_file1|Mux36~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux36~7_combout  & ((\register_file1|memory[31][27]~regout ))) # (!\register_file1|Mux36~7_combout  & 
// (\register_file1|memory[27][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux36~7_combout ))))

	.dataa(\register_file1|memory[27][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux36~7_combout ),
	.datad(\register_file1|memory[31][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~9 (
// Equation(s):
// \register_file1|Mux36~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux36~6_combout  & ((\register_file1|Mux36~8_combout ))) # (!\register_file1|Mux36~6_combout  & (\register_file1|Mux36~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux36~6_combout ))))

	.dataa(\register_file1|Mux36~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux36~6_combout ),
	.datad(\register_file1|Mux36~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~10 (
// Equation(s):
// \register_file1|Mux36~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~11 (
// Equation(s):
// \register_file1|Mux36~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux36~10_combout  & ((\register_file1|memory[7][27]~regout ))) # (!\register_file1|Mux36~10_combout  & 
// (\register_file1|memory[5][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux36~10_combout ))))

	.dataa(\register_file1|memory[5][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux36~10_combout ),
	.datad(\register_file1|memory[7][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~12 (
// Equation(s):
// \register_file1|Mux36~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~13 (
// Equation(s):
// \register_file1|Mux36~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux36~12_combout  & ((\register_file1|memory[11][27]~regout ))) # (!\register_file1|Mux36~12_combout  & 
// (\register_file1|memory[10][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux36~12_combout ))))

	.dataa(\register_file1|memory[10][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux36~12_combout ),
	.datad(\register_file1|memory[11][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~14 (
// Equation(s):
// \register_file1|Mux36~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][27]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][27]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~15 (
// Equation(s):
// \register_file1|Mux36~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux36~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux36~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux36~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux36~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux36~16 (
// Equation(s):
// \register_file1|Mux36~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~17 (
// Equation(s):
// \register_file1|Mux36~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux36~16_combout  & ((\register_file1|memory[15][27]~regout ))) # (!\register_file1|Mux36~16_combout  & 
// (\register_file1|memory[13][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux36~16_combout ))))

	.dataa(\register_file1|memory[13][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux36~16_combout ),
	.datad(\register_file1|memory[15][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~18 (
// Equation(s):
// \register_file1|Mux36~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux36~15_combout  & ((\register_file1|Mux36~17_combout ))) # (!\register_file1|Mux36~15_combout  & (\register_file1|Mux36~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux36~15_combout ))))

	.dataa(\register_file1|Mux36~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux36~15_combout ),
	.datad(\register_file1|Mux36~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux36~19 (
// Equation(s):
// \register_file1|Mux36~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux36~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux36~18_combout )))

	.dataa(\register_file1|Mux36~9_combout ),
	.datab(\register_file1|Mux36~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux36~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~0 (
// Equation(s):
// \register_file1|Mux4~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[26][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[18][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[26][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[18][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~1 (
// Equation(s):
// \register_file1|Mux4~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux4~0_combout  & ((\register_file1|memory[30][27]~regout ))) # (!\register_file1|Mux4~0_combout  & (\register_file1|memory[22][27]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux4~0_combout ))))

	.dataa(\register_file1|memory[22][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux4~0_combout ),
	.datad(\register_file1|memory[30][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~2 (
// Equation(s):
// \register_file1|Mux4~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[21][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[17][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[21][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[17][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~3 (
// Equation(s):
// \register_file1|Mux4~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux4~2_combout  & ((\register_file1|memory[29][27]~regout ))) # (!\register_file1|Mux4~2_combout  & (\register_file1|memory[25][27]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux4~2_combout ))))

	.dataa(\register_file1|memory[25][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux4~2_combout ),
	.datad(\register_file1|memory[29][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~4 (
// Equation(s):
// \register_file1|Mux4~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[24][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[16][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[24][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[16][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~5 (
// Equation(s):
// \register_file1|Mux4~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux4~4_combout  & ((\register_file1|memory[28][27]~regout ))) # (!\register_file1|Mux4~4_combout  & (\register_file1|memory[20][27]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux4~4_combout ))))

	.dataa(\register_file1|memory[20][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux4~4_combout ),
	.datad(\register_file1|memory[28][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~6 (
// Equation(s):
// \register_file1|Mux4~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux4~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux4~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux4~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux4~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~7 (
// Equation(s):
// \register_file1|Mux4~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[23][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[19][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[23][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[19][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~8 (
// Equation(s):
// \register_file1|Mux4~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux4~7_combout  & ((\register_file1|memory[31][27]~regout ))) # (!\register_file1|Mux4~7_combout  & (\register_file1|memory[27][27]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux4~7_combout ))))

	.dataa(\register_file1|memory[27][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux4~7_combout ),
	.datad(\register_file1|memory[31][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~9 (
// Equation(s):
// \register_file1|Mux4~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux4~6_combout  & ((\register_file1|Mux4~8_combout ))) # (!\register_file1|Mux4~6_combout  & (\register_file1|Mux4~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux4~6_combout ))))

	.dataa(\register_file1|Mux4~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux4~6_combout ),
	.datad(\register_file1|Mux4~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~10 (
// Equation(s):
// \register_file1|Mux4~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~11 (
// Equation(s):
// \register_file1|Mux4~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux4~10_combout  & ((\register_file1|memory[7][27]~regout ))) # (!\register_file1|Mux4~10_combout  & 
// (\register_file1|memory[5][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux4~10_combout ))))

	.dataa(\register_file1|memory[5][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux4~10_combout ),
	.datad(\register_file1|memory[7][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[22][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[21][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~0 (
// Equation(s):
// \register_file1|Mux35~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[21][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[20][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[21][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[20][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~1 (
// Equation(s):
// \register_file1|Mux35~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux35~0_combout  & ((\register_file1|memory[23][28]~regout ))) # (!\register_file1|Mux35~0_combout  & 
// (\register_file1|memory[22][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux35~0_combout ))))

	.dataa(\register_file1|memory[22][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux35~0_combout ),
	.datad(\register_file1|memory[23][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[25][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[26][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~2 (
// Equation(s):
// \register_file1|Mux35~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[26][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[24][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[26][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[24][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~3 (
// Equation(s):
// \register_file1|Mux35~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux35~2_combout  & ((\register_file1|memory[27][28]~regout ))) # (!\register_file1|Mux35~2_combout  & 
// (\register_file1|memory[25][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux35~2_combout ))))

	.dataa(\register_file1|memory[25][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux35~2_combout ),
	.datad(\register_file1|memory[27][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[17][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~4 (
// Equation(s):
// \register_file1|Mux35~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[18][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[16][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[18][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[16][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[19][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~5 (
// Equation(s):
// \register_file1|Mux35~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux35~4_combout  & ((\register_file1|memory[19][28]~regout ))) # (!\register_file1|Mux35~4_combout  & 
// (\register_file1|memory[17][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux35~4_combout ))))

	.dataa(\register_file1|memory[17][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux35~4_combout ),
	.datad(\register_file1|memory[19][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~6 (
// Equation(s):
// \register_file1|Mux35~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux35~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux35~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux35~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux35~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[29][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[28][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~7 (
// Equation(s):
// \register_file1|Mux35~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[29][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[28][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[29][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[28][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~8 (
// Equation(s):
// \register_file1|Mux35~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux35~7_combout  & ((\register_file1|memory[31][28]~regout ))) # (!\register_file1|Mux35~7_combout  & 
// (\register_file1|memory[30][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux35~7_combout ))))

	.dataa(\register_file1|memory[30][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux35~7_combout ),
	.datad(\register_file1|memory[31][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~9 (
// Equation(s):
// \register_file1|Mux35~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux35~6_combout  & ((\register_file1|Mux35~8_combout ))) # (!\register_file1|Mux35~6_combout  & (\register_file1|Mux35~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux35~6_combout ))))

	.dataa(\register_file1|Mux35~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux35~6_combout ),
	.datad(\register_file1|Mux35~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~10 (
// Equation(s):
// \register_file1|Mux35~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~11 (
// Equation(s):
// \register_file1|Mux35~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux35~10_combout  & ((\register_file1|memory[11][28]~regout ))) # (!\register_file1|Mux35~10_combout  & 
// (\register_file1|memory[9][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux35~10_combout ))))

	.dataa(\register_file1|memory[9][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux35~10_combout ),
	.datad(\register_file1|memory[11][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~12 (
// Equation(s):
// \register_file1|Mux35~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~13 (
// Equation(s):
// \register_file1|Mux35~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux35~12_combout  & ((\register_file1|memory[7][28]~regout ))) # (!\register_file1|Mux35~12_combout  & 
// (\register_file1|memory[6][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux35~12_combout ))))

	.dataa(\register_file1|memory[6][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux35~12_combout ),
	.datad(\register_file1|memory[7][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~14 (
// Equation(s):
// \register_file1|Mux35~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][28]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][28]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~15 (
// Equation(s):
// \register_file1|Mux35~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux35~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux35~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux35~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux35~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux35~16 (
// Equation(s):
// \register_file1|Mux35~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~17 (
// Equation(s):
// \register_file1|Mux35~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux35~16_combout  & ((\register_file1|memory[15][28]~regout ))) # (!\register_file1|Mux35~16_combout  & 
// (\register_file1|memory[14][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux35~16_combout ))))

	.dataa(\register_file1|memory[14][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux35~16_combout ),
	.datad(\register_file1|memory[15][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~18 (
// Equation(s):
// \register_file1|Mux35~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux35~15_combout  & ((\register_file1|Mux35~17_combout ))) # (!\register_file1|Mux35~15_combout  & (\register_file1|Mux35~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux35~15_combout ))))

	.dataa(\register_file1|Mux35~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux35~15_combout ),
	.datad(\register_file1|Mux35~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux35~19 (
// Equation(s):
// \register_file1|Mux35~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux35~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux35~18_combout )))

	.dataa(\register_file1|Mux35~9_combout ),
	.datab(\register_file1|Mux35~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux35~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~0 (
// Equation(s):
// \register_file1|Mux3~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[21][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[20][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[21][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[20][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~1 (
// Equation(s):
// \register_file1|Mux3~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux3~0_combout  & ((\register_file1|memory[23][28]~regout ))) # (!\register_file1|Mux3~0_combout  & (\register_file1|memory[22][28]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux3~0_combout ))))

	.dataa(\register_file1|memory[22][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux3~0_combout ),
	.datad(\register_file1|memory[23][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~2 (
// Equation(s):
// \register_file1|Mux3~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[26][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[24][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[26][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[24][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~3 (
// Equation(s):
// \register_file1|Mux3~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux3~2_combout  & ((\register_file1|memory[27][28]~regout ))) # (!\register_file1|Mux3~2_combout  & (\register_file1|memory[25][28]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux3~2_combout ))))

	.dataa(\register_file1|memory[25][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux3~2_combout ),
	.datad(\register_file1|memory[27][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~4 (
// Equation(s):
// \register_file1|Mux3~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[18][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[16][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[18][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[16][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~5 (
// Equation(s):
// \register_file1|Mux3~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux3~4_combout  & ((\register_file1|memory[19][28]~regout ))) # (!\register_file1|Mux3~4_combout  & (\register_file1|memory[17][28]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux3~4_combout ))))

	.dataa(\register_file1|memory[17][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux3~4_combout ),
	.datad(\register_file1|memory[19][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~6 (
// Equation(s):
// \register_file1|Mux3~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux3~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux3~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux3~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux3~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~7 (
// Equation(s):
// \register_file1|Mux3~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[29][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[28][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[29][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[28][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~8 (
// Equation(s):
// \register_file1|Mux3~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux3~7_combout  & ((\register_file1|memory[31][28]~regout ))) # (!\register_file1|Mux3~7_combout  & (\register_file1|memory[30][28]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux3~7_combout ))))

	.dataa(\register_file1|memory[30][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux3~7_combout ),
	.datad(\register_file1|memory[31][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~9 (
// Equation(s):
// \register_file1|Mux3~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux3~6_combout  & ((\register_file1|Mux3~8_combout ))) # (!\register_file1|Mux3~6_combout  & (\register_file1|Mux3~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux3~6_combout ))))

	.dataa(\register_file1|Mux3~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux3~6_combout ),
	.datad(\register_file1|Mux3~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~10 (
// Equation(s):
// \register_file1|Mux3~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~11 (
// Equation(s):
// \register_file1|Mux3~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux3~10_combout  & ((\register_file1|memory[11][28]~regout ))) # (!\register_file1|Mux3~10_combout  & 
// (\register_file1|memory[9][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux3~10_combout ))))

	.dataa(\register_file1|memory[9][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux3~10_combout ),
	.datad(\register_file1|memory[11][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~0 (
// Equation(s):
// \register_file1|Mux34~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[25][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[17][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[25][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[17][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~1 (
// Equation(s):
// \register_file1|Mux34~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux34~0_combout  & ((\register_file1|memory[29][29]~regout ))) # (!\register_file1|Mux34~0_combout  & 
// (\register_file1|memory[21][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux34~0_combout ))))

	.dataa(\register_file1|memory[21][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux34~0_combout ),
	.datad(\register_file1|memory[29][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~2 (
// Equation(s):
// \register_file1|Mux34~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[22][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[18][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[22][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[18][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~3 (
// Equation(s):
// \register_file1|Mux34~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux34~2_combout  & ((\register_file1|memory[30][29]~regout ))) # (!\register_file1|Mux34~2_combout  & 
// (\register_file1|memory[26][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux34~2_combout ))))

	.dataa(\register_file1|memory[26][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux34~2_combout ),
	.datad(\register_file1|memory[30][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[24][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~4 (
// Equation(s):
// \register_file1|Mux34~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[20][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[16][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[20][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[16][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~5 (
// Equation(s):
// \register_file1|Mux34~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux34~4_combout  & ((\register_file1|memory[28][29]~regout ))) # (!\register_file1|Mux34~4_combout  & 
// (\register_file1|memory[24][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux34~4_combout ))))

	.dataa(\register_file1|memory[24][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux34~4_combout ),
	.datad(\register_file1|memory[28][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~6 (
// Equation(s):
// \register_file1|Mux34~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|Mux34~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux34~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|Mux34~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|Mux34~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[27][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~7 (
// Equation(s):
// \register_file1|Mux34~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[27][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[19][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[27][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[19][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~8 (
// Equation(s):
// \register_file1|Mux34~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux34~7_combout  & ((\register_file1|memory[31][29]~regout ))) # (!\register_file1|Mux34~7_combout  & 
// (\register_file1|memory[23][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux34~7_combout ))))

	.dataa(\register_file1|memory[23][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux34~7_combout ),
	.datad(\register_file1|memory[31][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~9 (
// Equation(s):
// \register_file1|Mux34~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux34~6_combout  & ((\register_file1|Mux34~8_combout ))) # (!\register_file1|Mux34~6_combout  & (\register_file1|Mux34~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux34~6_combout ))))

	.dataa(\register_file1|Mux34~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux34~6_combout ),
	.datad(\register_file1|Mux34~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~10 (
// Equation(s):
// \register_file1|Mux34~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~11 (
// Equation(s):
// \register_file1|Mux34~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux34~10_combout  & ((\register_file1|memory[7][29]~regout ))) # (!\register_file1|Mux34~10_combout  & 
// (\register_file1|memory[5][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux34~10_combout ))))

	.dataa(\register_file1|memory[5][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux34~10_combout ),
	.datad(\register_file1|memory[7][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~12 (
// Equation(s):
// \register_file1|Mux34~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~13 (
// Equation(s):
// \register_file1|Mux34~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux34~12_combout  & ((\register_file1|memory[11][29]~regout ))) # (!\register_file1|Mux34~12_combout  & 
// (\register_file1|memory[10][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux34~12_combout ))))

	.dataa(\register_file1|memory[10][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux34~12_combout ),
	.datad(\register_file1|memory[11][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~14 (
// Equation(s):
// \register_file1|Mux34~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][29]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][29]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~15 (
// Equation(s):
// \register_file1|Mux34~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux34~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux34~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux34~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux34~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux34~16 (
// Equation(s):
// \register_file1|Mux34~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~17 (
// Equation(s):
// \register_file1|Mux34~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux34~16_combout  & ((\register_file1|memory[15][29]~regout ))) # (!\register_file1|Mux34~16_combout  & 
// (\register_file1|memory[13][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux34~16_combout ))))

	.dataa(\register_file1|memory[13][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux34~16_combout ),
	.datad(\register_file1|memory[15][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~18 (
// Equation(s):
// \register_file1|Mux34~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux34~15_combout  & ((\register_file1|Mux34~17_combout ))) # (!\register_file1|Mux34~15_combout  & (\register_file1|Mux34~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux34~15_combout ))))

	.dataa(\register_file1|Mux34~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux34~15_combout ),
	.datad(\register_file1|Mux34~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux34~19 (
// Equation(s):
// \register_file1|Mux34~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux34~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux34~18_combout )))

	.dataa(\register_file1|Mux34~9_combout ),
	.datab(\register_file1|Mux34~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux34~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~0 (
// Equation(s):
// \register_file1|Mux2~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[25][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[17][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[25][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[17][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~1 (
// Equation(s):
// \register_file1|Mux2~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux2~0_combout  & ((\register_file1|memory[29][29]~regout ))) # (!\register_file1|Mux2~0_combout  & (\register_file1|memory[21][29]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux2~0_combout ))))

	.dataa(\register_file1|memory[21][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux2~0_combout ),
	.datad(\register_file1|memory[29][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~2 (
// Equation(s):
// \register_file1|Mux2~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[22][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[18][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[22][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[18][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~3 (
// Equation(s):
// \register_file1|Mux2~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux2~2_combout  & ((\register_file1|memory[30][29]~regout ))) # (!\register_file1|Mux2~2_combout  & (\register_file1|memory[26][29]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux2~2_combout ))))

	.dataa(\register_file1|memory[26][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux2~2_combout ),
	.datad(\register_file1|memory[30][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~4 (
// Equation(s):
// \register_file1|Mux2~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[20][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[16][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[20][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[16][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~5 (
// Equation(s):
// \register_file1|Mux2~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux2~4_combout  & ((\register_file1|memory[28][29]~regout ))) # (!\register_file1|Mux2~4_combout  & (\register_file1|memory[24][29]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux2~4_combout ))))

	.dataa(\register_file1|memory[24][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux2~4_combout ),
	.datad(\register_file1|memory[28][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~6 (
// Equation(s):
// \register_file1|Mux2~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|Mux2~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux2~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|Mux2~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~7 (
// Equation(s):
// \register_file1|Mux2~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[27][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[19][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[27][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[19][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~8 (
// Equation(s):
// \register_file1|Mux2~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux2~7_combout  & ((\register_file1|memory[31][29]~regout ))) # (!\register_file1|Mux2~7_combout  & (\register_file1|memory[23][29]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux2~7_combout ))))

	.dataa(\register_file1|memory[23][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux2~7_combout ),
	.datad(\register_file1|memory[31][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~9 (
// Equation(s):
// \register_file1|Mux2~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux2~6_combout  & ((\register_file1|Mux2~8_combout ))) # (!\register_file1|Mux2~6_combout  & (\register_file1|Mux2~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux2~6_combout ))))

	.dataa(\register_file1|Mux2~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux2~6_combout ),
	.datad(\register_file1|Mux2~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~10 (
// Equation(s):
// \register_file1|Mux2~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~11 (
// Equation(s):
// \register_file1|Mux2~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux2~10_combout  & ((\register_file1|memory[7][29]~regout ))) # (!\register_file1|Mux2~10_combout  & 
// (\register_file1|memory[5][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux2~10_combout ))))

	.dataa(\register_file1|memory[5][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux2~10_combout ),
	.datad(\register_file1|memory[7][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[26][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[25][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~0 (
// Equation(s):
// \register_file1|Mux33~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[25][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[24][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[25][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[24][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~1 (
// Equation(s):
// \register_file1|Mux33~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux33~0_combout  & ((\register_file1|memory[27][30]~regout ))) # (!\register_file1|Mux33~0_combout  & 
// (\register_file1|memory[26][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux33~0_combout ))))

	.dataa(\register_file1|memory[26][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux33~0_combout ),
	.datad(\register_file1|memory[27][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[21][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[22][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[20][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~2 (
// Equation(s):
// \register_file1|Mux33~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[22][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[20][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[22][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[20][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[23][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~3 (
// Equation(s):
// \register_file1|Mux33~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux33~2_combout  & ((\register_file1|memory[23][30]~regout ))) # (!\register_file1|Mux33~2_combout  & 
// (\register_file1|memory[21][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux33~2_combout ))))

	.dataa(\register_file1|memory[21][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux33~2_combout ),
	.datad(\register_file1|memory[23][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[18][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~4 (
// Equation(s):
// \register_file1|Mux33~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[17][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[16][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[17][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[16][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[19][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~5 (
// Equation(s):
// \register_file1|Mux33~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux33~4_combout  & ((\register_file1|memory[19][30]~regout ))) # (!\register_file1|Mux33~4_combout  & 
// (\register_file1|memory[18][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux33~4_combout ))))

	.dataa(\register_file1|memory[18][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux33~4_combout ),
	.datad(\register_file1|memory[19][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~6 (
// Equation(s):
// \register_file1|Mux33~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux33~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux33~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux33~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux33~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[30][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[28][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~7 (
// Equation(s):
// \register_file1|Mux33~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[30][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[28][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[30][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[28][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~8 (
// Equation(s):
// \register_file1|Mux33~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux33~7_combout  & ((\register_file1|memory[31][30]~regout ))) # (!\register_file1|Mux33~7_combout  & 
// (\register_file1|memory[29][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux33~7_combout ))))

	.dataa(\register_file1|memory[29][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux33~7_combout ),
	.datad(\register_file1|memory[31][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~9 (
// Equation(s):
// \register_file1|Mux33~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux33~6_combout  & ((\register_file1|Mux33~8_combout ))) # (!\register_file1|Mux33~6_combout  & (\register_file1|Mux33~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux33~6_combout ))))

	.dataa(\register_file1|Mux33~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux33~6_combout ),
	.datad(\register_file1|Mux33~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[10][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~10 (
// Equation(s):
// \register_file1|Mux33~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[10][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[8][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[10][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[8][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~11 (
// Equation(s):
// \register_file1|Mux33~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux33~10_combout  & ((\register_file1|memory[11][30]~regout ))) # (!\register_file1|Mux33~10_combout  & 
// (\register_file1|memory[9][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux33~10_combout ))))

	.dataa(\register_file1|memory[9][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux33~10_combout ),
	.datad(\register_file1|memory[11][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[6][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~12 (
// Equation(s):
// \register_file1|Mux33~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~13 (
// Equation(s):
// \register_file1|Mux33~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux33~12_combout  & ((\register_file1|memory[7][30]~regout ))) # (!\register_file1|Mux33~12_combout  & 
// (\register_file1|memory[6][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux33~12_combout ))))

	.dataa(\register_file1|memory[6][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux33~12_combout ),
	.datad(\register_file1|memory[7][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~14 (
// Equation(s):
// \register_file1|Mux33~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][30]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][30]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~15 (
// Equation(s):
// \register_file1|Mux33~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux33~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux33~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux33~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux33~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux33~16 (
// Equation(s):
// \register_file1|Mux33~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~17 (
// Equation(s):
// \register_file1|Mux33~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux33~16_combout  & ((\register_file1|memory[15][30]~regout ))) # (!\register_file1|Mux33~16_combout  & 
// (\register_file1|memory[14][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux33~16_combout ))))

	.dataa(\register_file1|memory[14][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux33~16_combout ),
	.datad(\register_file1|memory[15][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~18 (
// Equation(s):
// \register_file1|Mux33~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux33~15_combout  & ((\register_file1|Mux33~17_combout ))) # (!\register_file1|Mux33~15_combout  & (\register_file1|Mux33~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux33~15_combout ))))

	.dataa(\register_file1|Mux33~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux33~15_combout ),
	.datad(\register_file1|Mux33~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux33~19 (
// Equation(s):
// \register_file1|Mux33~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux33~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux33~18_combout )))

	.dataa(\register_file1|Mux33~9_combout ),
	.datab(\register_file1|Mux33~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux33~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~0 (
// Equation(s):
// \register_file1|Mux1~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[25][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[24][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[25][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[24][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~1 (
// Equation(s):
// \register_file1|Mux1~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux1~0_combout  & ((\register_file1|memory[27][30]~regout ))) # (!\register_file1|Mux1~0_combout  & (\register_file1|memory[26][30]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux1~0_combout ))))

	.dataa(\register_file1|memory[26][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux1~0_combout ),
	.datad(\register_file1|memory[27][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~2 (
// Equation(s):
// \register_file1|Mux1~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[22][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[20][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[22][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[20][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~3 (
// Equation(s):
// \register_file1|Mux1~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux1~2_combout  & ((\register_file1|memory[23][30]~regout ))) # (!\register_file1|Mux1~2_combout  & (\register_file1|memory[21][30]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux1~2_combout ))))

	.dataa(\register_file1|memory[21][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux1~2_combout ),
	.datad(\register_file1|memory[23][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~4 (
// Equation(s):
// \register_file1|Mux1~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[17][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[16][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[17][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[16][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~5 (
// Equation(s):
// \register_file1|Mux1~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux1~4_combout  & ((\register_file1|memory[19][30]~regout ))) # (!\register_file1|Mux1~4_combout  & (\register_file1|memory[18][30]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux1~4_combout ))))

	.dataa(\register_file1|memory[18][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux1~4_combout ),
	.datad(\register_file1|memory[19][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~6 (
// Equation(s):
// \register_file1|Mux1~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux1~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux1~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux1~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux1~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~7 (
// Equation(s):
// \register_file1|Mux1~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[30][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[28][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[30][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[28][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~8 (
// Equation(s):
// \register_file1|Mux1~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux1~7_combout  & ((\register_file1|memory[31][30]~regout ))) # (!\register_file1|Mux1~7_combout  & (\register_file1|memory[29][30]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux1~7_combout ))))

	.dataa(\register_file1|memory[29][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux1~7_combout ),
	.datad(\register_file1|memory[31][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~9 (
// Equation(s):
// \register_file1|Mux1~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux1~6_combout  & ((\register_file1|Mux1~8_combout ))) # (!\register_file1|Mux1~6_combout  & (\register_file1|Mux1~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux1~6_combout ))))

	.dataa(\register_file1|Mux1~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux1~6_combout ),
	.datad(\register_file1|Mux1~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~10 (
// Equation(s):
// \register_file1|Mux1~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[10][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[8][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[10][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[8][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~11 (
// Equation(s):
// \register_file1|Mux1~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux1~10_combout  & ((\register_file1|memory[11][30]~regout ))) # (!\register_file1|Mux1~10_combout  & 
// (\register_file1|memory[9][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux1~10_combout ))))

	.dataa(\register_file1|memory[9][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux1~10_combout ),
	.datad(\register_file1|memory[11][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[22][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[22][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[26][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[26][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[18][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[18][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~0 (
// Equation(s):
// \register_file1|Mux32~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[26][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[18][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[26][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[18][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[30][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[30][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~1 (
// Equation(s):
// \register_file1|Mux32~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux32~0_combout  & ((\register_file1|memory[30][31]~regout ))) # (!\register_file1|Mux32~0_combout  & 
// (\register_file1|memory[22][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux32~0_combout ))))

	.dataa(\register_file1|memory[22][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux32~0_combout ),
	.datad(\register_file1|memory[30][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[25][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[25][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[21][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[21][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[17][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[17][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~2 (
// Equation(s):
// \register_file1|Mux32~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[21][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[17][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[21][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[17][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[29][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[29][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~3 (
// Equation(s):
// \register_file1|Mux32~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux32~2_combout  & ((\register_file1|memory[29][31]~regout ))) # (!\register_file1|Mux32~2_combout  & 
// (\register_file1|memory[25][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux32~2_combout ))))

	.dataa(\register_file1|memory[25][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux32~2_combout ),
	.datad(\register_file1|memory[29][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[20][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[20][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[24][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[24][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[16][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[16][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~4 (
// Equation(s):
// \register_file1|Mux32~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|memory[24][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|memory[16][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|memory[24][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|memory[16][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[28][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[28][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~5 (
// Equation(s):
// \register_file1|Mux32~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux32~4_combout  & ((\register_file1|memory[28][31]~regout ))) # (!\register_file1|Mux32~4_combout  & 
// (\register_file1|memory[20][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux32~4_combout ))))

	.dataa(\register_file1|memory[20][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux32~4_combout ),
	.datad(\register_file1|memory[28][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~6 (
// Equation(s):
// \register_file1|Mux32~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|Mux32~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux32~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|Mux32~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|Mux32~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[27][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[27][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[23][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[23][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[19][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[19][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~7 (
// Equation(s):
// \register_file1|Mux32~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|memory[23][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|memory[19][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|memory[23][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|memory[19][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[31][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[31][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~8 (
// Equation(s):
// \register_file1|Mux32~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux32~7_combout  & ((\register_file1|memory[31][31]~regout ))) # (!\register_file1|Mux32~7_combout  & 
// (\register_file1|memory[27][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux32~7_combout ))))

	.dataa(\register_file1|memory[27][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux32~7_combout ),
	.datad(\register_file1|memory[31][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~9 (
// Equation(s):
// \register_file1|Mux32~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux32~6_combout  & ((\register_file1|Mux32~8_combout ))) # (!\register_file1|Mux32~6_combout  & (\register_file1|Mux32~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux32~6_combout ))))

	.dataa(\register_file1|Mux32~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux32~6_combout ),
	.datad(\register_file1|Mux32~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[6][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[6][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~10 (
// Equation(s):
// \register_file1|Mux32~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[6][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[4][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[6][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[4][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~11 (
// Equation(s):
// \register_file1|Mux32~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux32~10_combout  & ((\register_file1|memory[7][31]~regout ))) # (!\register_file1|Mux32~10_combout  & 
// (\register_file1|memory[5][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux32~10_combout ))))

	.dataa(\register_file1|memory[5][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux32~10_combout ),
	.datad(\register_file1|memory[7][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[10][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[10][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~12 (
// Equation(s):
// \register_file1|Mux32~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~13 (
// Equation(s):
// \register_file1|Mux32~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux32~12_combout  & ((\register_file1|memory[11][31]~regout ))) # (!\register_file1|Mux32~12_combout  & 
// (\register_file1|memory[10][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux32~12_combout ))))

	.dataa(\register_file1|memory[10][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux32~12_combout ),
	.datad(\register_file1|memory[11][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~14 (
// Equation(s):
// \register_file1|Mux32~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][31]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][31]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~15 (
// Equation(s):
// \register_file1|Mux32~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux32~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux32~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux32~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux32~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux32~16 (
// Equation(s):
// \register_file1|Mux32~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~17 (
// Equation(s):
// \register_file1|Mux32~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux32~16_combout  & ((\register_file1|memory[15][31]~regout ))) # (!\register_file1|Mux32~16_combout  & 
// (\register_file1|memory[13][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux32~16_combout ))))

	.dataa(\register_file1|memory[13][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux32~16_combout ),
	.datad(\register_file1|memory[15][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~18 (
// Equation(s):
// \register_file1|Mux32~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux32~15_combout  & ((\register_file1|Mux32~17_combout ))) # (!\register_file1|Mux32~15_combout  & (\register_file1|Mux32~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux32~15_combout ))))

	.dataa(\register_file1|Mux32~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux32~15_combout ),
	.datad(\register_file1|Mux32~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux32~19 (
// Equation(s):
// \register_file1|Mux32~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux32~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux32~18_combout )))

	.dataa(\register_file1|Mux32~9_combout ),
	.datab(\register_file1|Mux32~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux32~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~0 (
// Equation(s):
// \register_file1|Mux0~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[26][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[18][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[26][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[18][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~0 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~1 (
// Equation(s):
// \register_file1|Mux0~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux0~0_combout  & ((\register_file1|memory[30][31]~regout ))) # (!\register_file1|Mux0~0_combout  & (\register_file1|memory[22][31]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux0~0_combout ))))

	.dataa(\register_file1|memory[22][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux0~0_combout ),
	.datad(\register_file1|memory[30][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~1 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~2 (
// Equation(s):
// \register_file1|Mux0~2_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[21][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[17][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[21][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[17][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~2 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~3 (
// Equation(s):
// \register_file1|Mux0~3_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux0~2_combout  & ((\register_file1|memory[29][31]~regout ))) # (!\register_file1|Mux0~2_combout  & (\register_file1|memory[25][31]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux0~2_combout ))))

	.dataa(\register_file1|memory[25][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux0~2_combout ),
	.datad(\register_file1|memory[29][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~3 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~4 (
// Equation(s):
// \register_file1|Mux0~4_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|memory[24][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|memory[16][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|memory[24][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|memory[16][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~4 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~5 (
// Equation(s):
// \register_file1|Mux0~5_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux0~4_combout  & ((\register_file1|memory[28][31]~regout ))) # (!\register_file1|Mux0~4_combout  & (\register_file1|memory[20][31]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux0~4_combout ))))

	.dataa(\register_file1|memory[20][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux0~4_combout ),
	.datad(\register_file1|memory[28][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~5 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~6 (
// Equation(s):
// \register_file1|Mux0~6_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|Mux0~3_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux0~5_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|Mux0~3_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~6 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~7 (
// Equation(s):
// \register_file1|Mux0~7_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|memory[23][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|memory[19][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|memory[23][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|memory[19][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~7 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~8 (
// Equation(s):
// \register_file1|Mux0~8_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux0~7_combout  & ((\register_file1|memory[31][31]~regout ))) # (!\register_file1|Mux0~7_combout  & (\register_file1|memory[27][31]~regout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux0~7_combout ))))

	.dataa(\register_file1|memory[27][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux0~7_combout ),
	.datad(\register_file1|memory[31][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~8 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~9 (
// Equation(s):
// \register_file1|Mux0~9_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux0~6_combout  & ((\register_file1|Mux0~8_combout ))) # (!\register_file1|Mux0~6_combout  & (\register_file1|Mux0~1_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux0~6_combout ))))

	.dataa(\register_file1|Mux0~1_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux0~6_combout ),
	.datad(\register_file1|Mux0~8_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~9 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~10 (
// Equation(s):
// \register_file1|Mux0~10_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[6][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[4][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[6][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[4][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~10 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~11 (
// Equation(s):
// \register_file1|Mux0~11_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux0~10_combout  & ((\register_file1|memory[7][31]~regout ))) # (!\register_file1|Mux0~10_combout  & 
// (\register_file1|memory[5][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux0~10_combout ))))

	.dataa(\register_file1|memory[5][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux0~10_combout ),
	.datad(\register_file1|memory[7][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~11 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~12 (
// Equation(s):
// \register_file1|Decoder0~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\program_memory1|altsyncram_component|auto_generated|q_a [11] & \w_rd~combout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\w_rd~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~12 .lut_mask = 16'h8080;
defparam \register_file1|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~13 (
// Equation(s):
// \register_file1|Decoder0~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~12_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\register_file1|Decoder0~12_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~13 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~14 (
// Equation(s):
// \register_file1|Decoder0~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\register_file1|Decoder0~12_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\register_file1|Decoder0~12_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~14 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~15 (
// Equation(s):
// \register_file1|Decoder0~15_combout  = (\register_file1|Decoder0~12_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & (!\program_memory1|altsyncram_component|auto_generated|q_a [9] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\register_file1|Decoder0~12_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~15 .lut_mask = 16'h0002;
defparam \register_file1|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~16 (
// Equation(s):
// \register_file1|Decoder0~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~12_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\register_file1|Decoder0~12_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~16 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~17 (
// Equation(s):
// \register_file1|Decoder0~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\program_memory1|altsyncram_component|auto_generated|q_a [11] & \w_rd~combout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\w_rd~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~17 .lut_mask = 16'h8080;
defparam \register_file1|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~18 (
// Equation(s):
// \register_file1|Decoder0~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\register_file1|Decoder0~17_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\register_file1|Decoder0~17_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~18 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~19 (
// Equation(s):
// \register_file1|Decoder0~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & !\program_memory1|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~19 .lut_mask = 16'h0088;
defparam \register_file1|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~20 (
// Equation(s):
// \register_file1|Decoder0~20_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [11] & (\w_rd~combout  & (\register_file1|Decoder0~19_combout  & !\program_memory1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\w_rd~combout ),
	.datac(\register_file1|Decoder0~19_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~20 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~21 (
// Equation(s):
// \register_file1|Decoder0~21_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [11] & (\register_file1|Equal0~0_combout  & \w_rd~combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\register_file1|Equal0~0_combout ),
	.datad(\w_rd~combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~21 .lut_mask = 16'h8000;
defparam \register_file1|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~22 (
// Equation(s):
// \register_file1|Decoder0~22_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [11] & (\w_rd~combout  & !\program_memory1|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\w_rd~combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~22 .lut_mask = 16'h0088;
defparam \register_file1|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~23 (
// Equation(s):
// \register_file1|Decoder0~23_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~22_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\register_file1|Decoder0~22_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~23 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~24 (
// Equation(s):
// \register_file1|Decoder0~24_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\register_file1|Decoder0~22_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\register_file1|Decoder0~22_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~24 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~25 (
// Equation(s):
// \register_file1|Decoder0~25_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~22_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\register_file1|Decoder0~22_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~25 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~26 (
// Equation(s):
// \register_file1|Decoder0~26_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\register_file1|Decoder0~12_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\register_file1|Decoder0~12_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~26 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~27 (
// Equation(s):
// \register_file1|Decoder0~27_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~12_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\register_file1|Decoder0~12_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~27 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~28 (
// Equation(s):
// \register_file1|Decoder0~28_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\register_file1|Decoder0~12_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [9] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\register_file1|Decoder0~12_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~28 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~29 (
// Equation(s):
// \register_file1|Decoder0~29_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & 
// \register_file1|Decoder0~12_combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\register_file1|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~29 .lut_mask = 16'h8000;
defparam \register_file1|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~32 (
// Equation(s):
// \register_file1|Decoder0~32_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~30_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\register_file1|Decoder0~30_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~32 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~36 (
// Equation(s):
// \register_file1|Decoder0~36_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\register_file1|Decoder0~35_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\register_file1|Decoder0~35_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~36 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~44 (
// Equation(s):
// \register_file1|Decoder0~44_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\program_memory1|altsyncram_component|auto_generated|q_a [11] & (\w_rd~combout  & \register_file1|Decoder0~19_combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datac(\w_rd~combout ),
	.datad(\register_file1|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~44 .lut_mask = 16'h8000;
defparam \register_file1|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~45 (
// Equation(s):
// \register_file1|Decoder0~45_combout  = (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & (!\program_memory1|altsyncram_component|auto_generated|q_a [9] & (!\program_memory1|altsyncram_component|auto_generated|q_a [10] & 
// \register_file1|Decoder0~22_combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\register_file1|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~45 .lut_mask = 16'h0100;
defparam \register_file1|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \r_rs2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\r_rs2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_rs2));
// synopsys translate_off
defparam \r_rs2~I .input_async_reset = "none";
defparam \r_rs2~I .input_power_up = "low";
defparam \r_rs2~I .input_register_mode = "none";
defparam \r_rs2~I .input_sync_reset = "none";
defparam \r_rs2~I .oe_async_reset = "none";
defparam \r_rs2~I .oe_power_up = "low";
defparam \r_rs2~I .oe_register_mode = "none";
defparam \r_rs2~I .oe_sync_reset = "none";
defparam \r_rs2~I .operation_mode = "input";
defparam \r_rs2~I .output_async_reset = "none";
defparam \r_rs2~I .output_power_up = "low";
defparam \r_rs2~I .output_register_mode = "none";
defparam \r_rs2~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \r_rs1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\r_rs1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r_rs1));
// synopsys translate_off
defparam \r_rs1~I .input_async_reset = "none";
defparam \r_rs1~I .input_power_up = "low";
defparam \r_rs1~I .input_register_mode = "none";
defparam \r_rs1~I .input_sync_reset = "none";
defparam \r_rs1~I .oe_async_reset = "none";
defparam \r_rs1~I .oe_power_up = "low";
defparam \r_rs1~I .oe_register_mode = "none";
defparam \r_rs1~I .oe_sync_reset = "none";
defparam \r_rs1~I .operation_mode = "input";
defparam \r_rs1~I .output_async_reset = "none";
defparam \r_rs1~I .output_power_up = "low";
defparam \r_rs1~I .output_register_mode = "none";
defparam \r_rs1~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \enable_pc~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\enable_pc~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enable_pc));
// synopsys translate_off
defparam \enable_pc~I .input_async_reset = "none";
defparam \enable_pc~I .input_power_up = "low";
defparam \enable_pc~I .input_register_mode = "none";
defparam \enable_pc~I .input_sync_reset = "none";
defparam \enable_pc~I .oe_async_reset = "none";
defparam \enable_pc~I .oe_power_up = "low";
defparam \enable_pc~I .oe_register_mode = "none";
defparam \enable_pc~I .oe_sync_reset = "none";
defparam \enable_pc~I .operation_mode = "input";
defparam \enable_pc~I .output_async_reset = "none";
defparam \enable_pc~I .output_power_up = "low";
defparam \enable_pc~I .output_register_mode = "none";
defparam \enable_pc~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_comb \pc1|temp[2]~9 (
// Equation(s):
// \pc1|temp[2]~9_combout  = \pc1|temp [2] $ (\enable_pc~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc1|temp [2]),
	.datad(\enable_pc~combout ),
	.cin(gnd),
	.combout(\pc1|temp[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|temp[2]~9 .lut_mask = 16'h0FF0;
defparam \pc1|temp[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[2] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[2]~9_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [2]));

cycloneii_lcell_comb \pc1|temp[3]~10 (
// Equation(s):
// \pc1|temp[3]~10_combout  = (\pc1|temp [2] & (\pc1|temp [3] $ (VCC))) # (!\pc1|temp [2] & (\pc1|temp [3] & VCC))
// \pc1|temp[3]~11  = CARRY((\pc1|temp [2] & \pc1|temp [3]))

	.dataa(\pc1|temp [2]),
	.datab(\pc1|temp [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc1|temp[3]~10_combout ),
	.cout(\pc1|temp[3]~11 ));
// synopsys translate_off
defparam \pc1|temp[3]~10 .lut_mask = 16'h6688;
defparam \pc1|temp[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[3] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[3]~10_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [3]));

cycloneii_lcell_comb \pc1|temp[4]~12 (
// Equation(s):
// \pc1|temp[4]~12_combout  = (\pc1|temp [4] & (!\pc1|temp[3]~11 )) # (!\pc1|temp [4] & ((\pc1|temp[3]~11 ) # (GND)))
// \pc1|temp[4]~13  = CARRY((!\pc1|temp[3]~11 ) # (!\pc1|temp [4]))

	.dataa(\pc1|temp [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[3]~11 ),
	.combout(\pc1|temp[4]~12_combout ),
	.cout(\pc1|temp[4]~13 ));
// synopsys translate_off
defparam \pc1|temp[4]~12 .lut_mask = 16'h5A5F;
defparam \pc1|temp[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[4] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[4]~12_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [4]));

cycloneii_lcell_comb \pc1|temp[5]~14 (
// Equation(s):
// \pc1|temp[5]~14_combout  = (\pc1|temp [5] & (\pc1|temp[4]~13  $ (GND))) # (!\pc1|temp [5] & (!\pc1|temp[4]~13  & VCC))
// \pc1|temp[5]~15  = CARRY((\pc1|temp [5] & !\pc1|temp[4]~13 ))

	.dataa(\pc1|temp [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[4]~13 ),
	.combout(\pc1|temp[5]~14_combout ),
	.cout(\pc1|temp[5]~15 ));
// synopsys translate_off
defparam \pc1|temp[5]~14 .lut_mask = 16'hA50A;
defparam \pc1|temp[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[5] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[5]~14_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [5]));

cycloneii_lcell_comb \pc1|temp[6]~16 (
// Equation(s):
// \pc1|temp[6]~16_combout  = (\pc1|temp [6] & (!\pc1|temp[5]~15 )) # (!\pc1|temp [6] & ((\pc1|temp[5]~15 ) # (GND)))
// \pc1|temp[6]~17  = CARRY((!\pc1|temp[5]~15 ) # (!\pc1|temp [6]))

	.dataa(\pc1|temp [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[5]~15 ),
	.combout(\pc1|temp[6]~16_combout ),
	.cout(\pc1|temp[6]~17 ));
// synopsys translate_off
defparam \pc1|temp[6]~16 .lut_mask = 16'h5A5F;
defparam \pc1|temp[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[6] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[6]~16_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [6]));

cycloneii_lcell_comb \pc1|temp[7]~18 (
// Equation(s):
// \pc1|temp[7]~18_combout  = (\pc1|temp [7] & (\pc1|temp[6]~17  $ (GND))) # (!\pc1|temp [7] & (!\pc1|temp[6]~17  & VCC))
// \pc1|temp[7]~19  = CARRY((\pc1|temp [7] & !\pc1|temp[6]~17 ))

	.dataa(\pc1|temp [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[6]~17 ),
	.combout(\pc1|temp[7]~18_combout ),
	.cout(\pc1|temp[7]~19 ));
// synopsys translate_off
defparam \pc1|temp[7]~18 .lut_mask = 16'hA50A;
defparam \pc1|temp[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[7] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[7]~18_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [7]));

cycloneii_lcell_comb \pc1|temp[8]~20 (
// Equation(s):
// \pc1|temp[8]~20_combout  = (\pc1|temp [8] & (!\pc1|temp[7]~19 )) # (!\pc1|temp [8] & ((\pc1|temp[7]~19 ) # (GND)))
// \pc1|temp[8]~21  = CARRY((!\pc1|temp[7]~19 ) # (!\pc1|temp [8]))

	.dataa(\pc1|temp [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[7]~19 ),
	.combout(\pc1|temp[8]~20_combout ),
	.cout(\pc1|temp[8]~21 ));
// synopsys translate_off
defparam \pc1|temp[8]~20 .lut_mask = 16'h5A5F;
defparam \pc1|temp[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[8] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[8]~20_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [8]));

cycloneii_lcell_comb \pc1|temp[9]~22 (
// Equation(s):
// \pc1|temp[9]~22_combout  = (\pc1|temp [9] & (\pc1|temp[8]~21  $ (GND))) # (!\pc1|temp [9] & (!\pc1|temp[8]~21  & VCC))
// \pc1|temp[9]~23  = CARRY((\pc1|temp [9] & !\pc1|temp[8]~21 ))

	.dataa(\pc1|temp [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[8]~21 ),
	.combout(\pc1|temp[9]~22_combout ),
	.cout(\pc1|temp[9]~23 ));
// synopsys translate_off
defparam \pc1|temp[9]~22 .lut_mask = 16'hA50A;
defparam \pc1|temp[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[9] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[9]~22_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [9]));

cycloneii_lcell_comb \pc1|temp[10]~24 (
// Equation(s):
// \pc1|temp[10]~24_combout  = (\pc1|temp [10] & (!\pc1|temp[9]~23 )) # (!\pc1|temp [10] & ((\pc1|temp[9]~23 ) # (GND)))
// \pc1|temp[10]~25  = CARRY((!\pc1|temp[9]~23 ) # (!\pc1|temp [10]))

	.dataa(\pc1|temp [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[9]~23 ),
	.combout(\pc1|temp[10]~24_combout ),
	.cout(\pc1|temp[10]~25 ));
// synopsys translate_off
defparam \pc1|temp[10]~24 .lut_mask = 16'h5A5F;
defparam \pc1|temp[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[10] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[10]~24_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [10]));

cycloneii_lcell_comb \pc1|temp[11]~26 (
// Equation(s):
// \pc1|temp[11]~26_combout  = \pc1|temp [11] $ (!\pc1|temp[10]~25 )

	.dataa(\pc1|temp [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pc1|temp[10]~25 ),
	.combout(\pc1|temp[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|temp[11]~26 .lut_mask = 16'hA5A5;
defparam \pc1|temp[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_ff \pc1|temp[11] (
	.clk(\clock~combout ),
	.datain(\pc1|temp[11]~26_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable_pc~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc1|temp [11]));

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux14~0 (
// Equation(s):
// \alu1|Mux14~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [14] & ((\program_memory1|altsyncram_component|auto_generated|q_a [12]) # (!\program_memory1|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [12]),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux14~0 .lut_mask = 16'h88AA;
defparam \alu1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_io \w_rd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_rd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_rd));
// synopsys translate_off
defparam \w_rd~I .input_async_reset = "none";
defparam \w_rd~I .input_power_up = "low";
defparam \w_rd~I .input_register_mode = "none";
defparam \w_rd~I .input_sync_reset = "none";
defparam \w_rd~I .oe_async_reset = "none";
defparam \w_rd~I .oe_power_up = "low";
defparam \w_rd~I .oe_register_mode = "none";
defparam \w_rd~I .oe_sync_reset = "none";
defparam \w_rd~I .operation_mode = "input";
defparam \w_rd~I .output_async_reset = "none";
defparam \w_rd~I .output_power_up = "low";
defparam \w_rd~I .output_register_mode = "none";
defparam \w_rd~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~35 (
// Equation(s):
// \register_file1|Decoder0~35_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [9] & (\w_rd~combout  & !\program_memory1|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datab(\w_rd~combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~35 .lut_mask = 16'h0088;
defparam \register_file1|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~37 (
// Equation(s):
// \register_file1|Decoder0~37_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\register_file1|Decoder0~35_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\register_file1|Decoder0~35_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~37 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][0]~regout ));

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~38 (
// Equation(s):
// \register_file1|Decoder0~38_combout  = (\register_file1|Decoder0~35_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\register_file1|Decoder0~35_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~38 .lut_mask = 16'h0002;
defparam \register_file1|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[4][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux31~12 (
// Equation(s):
// \register_file1|Mux31~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~39 (
// Equation(s):
// \register_file1|Decoder0~39_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\register_file1|Decoder0~35_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\register_file1|Decoder0~35_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~39 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux31~13 (
// Equation(s):
// \register_file1|Mux31~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux31~12_combout  & ((\register_file1|memory[7][0]~regout ))) # (!\register_file1|Mux31~12_combout  & 
// (\register_file1|memory[6][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux31~12_combout ))))

	.dataa(\register_file1|memory[6][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux31~12_combout ),
	.datad(\register_file1|memory[7][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~14 (
// Equation(s):
// \register_file1|Mux31~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[3][0]~regout ) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16]))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\program_memory1|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\register_file1|memory[3][0]~regout ),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\register_file1|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~14 .lut_mask = 16'hAFF0;
defparam \register_file1|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~15 (
// Equation(s):
// \register_file1|Mux31~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux31~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux31~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux31~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux31~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~46 (
// Equation(s):
// \register_file1|Decoder0~46_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & 
// \register_file1|Decoder0~35_combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datad(\register_file1|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~46 .lut_mask = 16'h0800;
defparam \register_file1|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][0]~regout ));

cycloneii_lcell_comb \register_file1|Decoder0~42 (
// Equation(s):
// \register_file1|Decoder0~42_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~35_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\register_file1|Decoder0~35_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~42 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[12][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux31~16 (
// Equation(s):
// \register_file1|Mux31~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~43 (
// Equation(s):
// \register_file1|Decoder0~43_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & 
// \register_file1|Decoder0~35_combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\register_file1|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~43 .lut_mask = 16'h8000;
defparam \register_file1|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][0] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][0]~regout ));

cycloneii_lcell_comb \register_file1|Mux31~17 (
// Equation(s):
// \register_file1|Mux31~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux31~16_combout  & ((\register_file1|memory[15][0]~regout ))) # (!\register_file1|Mux31~16_combout  & 
// (\register_file1|memory[14][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux31~16_combout ))))

	.dataa(\register_file1|memory[14][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux31~16_combout ),
	.datad(\register_file1|memory[15][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~18 (
// Equation(s):
// \register_file1|Mux31~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux31~15_combout  & ((\register_file1|Mux31~17_combout ))) # (!\register_file1|Mux31~15_combout  & (\register_file1|Mux31~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux31~15_combout ))))

	.dataa(\register_file1|Mux31~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux31~15_combout ),
	.datad(\register_file1|Mux31~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux31~19 (
// Equation(s):
// \register_file1|Mux31~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux31~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux31~18_combout )))

	.dataa(\register_file1|Mux31~9_combout ),
	.datab(\register_file1|Mux31~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux31~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Equal0~0 (
// Equation(s):
// \register_file1|Equal0~0_combout  = (!\program_memory1|altsyncram_component|auto_generated|q_a [8] & (!\program_memory1|altsyncram_component|auto_generated|q_a [9] & !\program_memory1|altsyncram_component|auto_generated|q_a [10]))

	.dataa(vcc),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Equal0~0 .lut_mask = 16'h0003;
defparam \register_file1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|rs1[0]~0 (
// Equation(s):
// \register_file1|rs1[0]~0_combout  = (\r_rs1~combout  & ((\program_memory1|altsyncram_component|auto_generated|q_a [7]) # ((\program_memory1|altsyncram_component|auto_generated|q_a [11]) # (!\register_file1|Equal0~0_combout ))))

	.dataa(\r_rs1~combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datad(\register_file1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\register_file1|rs1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|rs1[0]~0 .lut_mask = 16'hA8AA;
defparam \register_file1|rs1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[0] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux31~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [0]));

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~12 (
// Equation(s):
// \register_file1|Mux63~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~13 (
// Equation(s):
// \register_file1|Mux63~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux63~12_combout  & ((\register_file1|memory[7][0]~regout ))) # (!\register_file1|Mux63~12_combout  & 
// (\register_file1|memory[6][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux63~12_combout ))))

	.dataa(\register_file1|memory[6][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux63~12_combout ),
	.datad(\register_file1|memory[7][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~14 (
// Equation(s):
// \register_file1|Mux63~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[3][0]~regout ) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21]))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\program_memory1|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\register_file1|memory[3][0]~regout ),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\register_file1|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~14 .lut_mask = 16'hAFF0;
defparam \register_file1|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~15 (
// Equation(s):
// \register_file1|Mux63~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux63~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux63~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux63~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux63~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~16 (
// Equation(s):
// \register_file1|Mux63~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][0]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][0]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][0]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~17 (
// Equation(s):
// \register_file1|Mux63~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux63~16_combout  & ((\register_file1|memory[15][0]~regout ))) # (!\register_file1|Mux63~16_combout  & 
// (\register_file1|memory[14][0]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux63~16_combout ))))

	.dataa(\register_file1|memory[14][0]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux63~16_combout ),
	.datad(\register_file1|memory[15][0]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~18 (
// Equation(s):
// \register_file1|Mux63~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux63~15_combout  & ((\register_file1|Mux63~17_combout ))) # (!\register_file1|Mux63~15_combout  & (\register_file1|Mux63~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux63~15_combout ))))

	.dataa(\register_file1|Mux63~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux63~15_combout ),
	.datad(\register_file1|Mux63~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux63~19 (
// Equation(s):
// \register_file1|Mux63~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux63~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux63~18_combout )))

	.dataa(\register_file1|Mux63~9_combout ),
	.datab(\register_file1|Mux63~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux63~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|rs2[0]~0 (
// Equation(s):
// \register_file1|rs2[0]~0_combout  = (\r_rs2~combout  & ((\program_memory1|altsyncram_component|auto_generated|q_a [7]) # ((\program_memory1|altsyncram_component|auto_generated|q_a [11]) # (!\register_file1|Equal0~0_combout ))))

	.dataa(\r_rs2~combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.datad(\register_file1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\register_file1|rs2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|rs2[0]~0 .lut_mask = 16'hA8AA;
defparam \register_file1|rs2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[0] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux63~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [0]));

cycloneii_lcell_comb \alu1|Mux0~0 (
// Equation(s):
// \alu1|Mux0~0_combout  = (\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & (\register_file1|rs1 [0] & \register_file1|rs2 [0])) # (!\alu1|Mux14~0_combout  & ((\register_file1|rs1 [0]) # (\register_file1|rs2 [0]))))) # (!\alu1|Mux14~1_combout  & 
// ((\register_file1|rs1 [0] $ (\register_file1|rs2 [0])) # (!\alu1|Mux14~0_combout )))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\register_file1|rs1 [0]),
	.datad(\register_file1|rs2 [0]),
	.cin(gnd),
	.combout(\alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux0~0 .lut_mask = 16'hB771;
defparam \alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~2 (
// Equation(s):
// \alu1|Add0~2_cout  = CARRY(\program_memory1|altsyncram_component|auto_generated|q_a [30])

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu1|Add0~2_cout ));
// synopsys translate_off
defparam \alu1|Add0~2 .lut_mask = 16'h00AA;
defparam \alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~3 (
// Equation(s):
// \alu1|Add0~3_combout  = (\alu1|Add0~0_combout  & ((\register_file1|rs1 [0] & (\alu1|Add0~2_cout  & VCC)) # (!\register_file1|rs1 [0] & (!\alu1|Add0~2_cout )))) # (!\alu1|Add0~0_combout  & ((\register_file1|rs1 [0] & (!\alu1|Add0~2_cout )) # 
// (!\register_file1|rs1 [0] & ((\alu1|Add0~2_cout ) # (GND)))))
// \alu1|Add0~4  = CARRY((\alu1|Add0~0_combout  & (!\register_file1|rs1 [0] & !\alu1|Add0~2_cout )) # (!\alu1|Add0~0_combout  & ((!\alu1|Add0~2_cout ) # (!\register_file1|rs1 [0]))))

	.dataa(\alu1|Add0~0_combout ),
	.datab(\register_file1|rs1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~2_cout ),
	.combout(\alu1|Add0~3_combout ),
	.cout(\alu1|Add0~4 ));
// synopsys translate_off
defparam \alu1|Add0~3 .lut_mask = 16'h9617;
defparam \alu1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux0~1 (
// Equation(s):
// \alu1|Mux0~1_combout  = (\alu1|Mux0~0_combout  & ((\alu1|Mux14~1_combout ) # ((\alu1|Mux14~0_combout ) # (\alu1|Add0~3_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux0~0_combout ),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Add0~3_combout ),
	.cin(gnd),
	.combout(\alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux0~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux32~0 (
// Equation(s):
// \alu1|Mux32~0_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [13] & (((\program_memory1|altsyncram_component|auto_generated|q_a [30]) # (!\program_memory1|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [13] & ((\program_memory1|altsyncram_component|auto_generated|q_a [12]) # ((\program_memory1|altsyncram_component|auto_generated|q_a [14] & \program_memory1|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [13]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [14]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\alu1|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux32~0 .lut_mask = 16'hFE2E;
defparam \alu1|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[0] (
// Equation(s):
// \alu1|out_alu [0] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [0]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux0~1_combout ),
	.datac(\alu1|out_alu [0]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [0]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[0] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux14~1 (
// Equation(s):
// \alu1|Mux14~1_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [13] & \program_memory1|altsyncram_component|auto_generated|q_a [14])

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux14~1 .lut_mask = 16'h8888;
defparam \alu1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~30 (
// Equation(s):
// \register_file1|Decoder0~30_combout  = (\w_rd~combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [9] & !\program_memory1|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\w_rd~combout ),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~30 .lut_mask = 16'h000A;
defparam \register_file1|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~31 (
// Equation(s):
// \register_file1|Decoder0~31_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~30_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\register_file1|Decoder0~30_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~31 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][1]~regout ));

cycloneii_lcell_comb \register_file1|Decoder0~33 (
// Equation(s):
// \register_file1|Decoder0~33_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~30_combout  & (!\program_memory1|altsyncram_component|auto_generated|q_a [7] & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\register_file1|Decoder0~30_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~33 .lut_mask = 16'h0008;
defparam \register_file1|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[8][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux30~12 (
// Equation(s):
// \register_file1|Mux30~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~34 (
// Equation(s):
// \register_file1|Decoder0~34_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & 
// \register_file1|Decoder0~30_combout )))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datad(\register_file1|Decoder0~30_combout ),
	.cin(gnd),
	.combout(\register_file1|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~34 .lut_mask = 16'h8000;
defparam \register_file1|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux30~13 (
// Equation(s):
// \register_file1|Mux30~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux30~12_combout  & ((\register_file1|memory[11][1]~regout ))) # (!\register_file1|Mux30~12_combout  & 
// (\register_file1|memory[10][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux30~12_combout ))))

	.dataa(\register_file1|memory[10][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux30~12_combout ),
	.datad(\register_file1|memory[11][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~14 (
// Equation(s):
// \register_file1|Mux30~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[3][1]~regout ) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16]))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\program_memory1|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\register_file1|memory[3][1]~regout ),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\register_file1|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~14 .lut_mask = 16'hAFF0;
defparam \register_file1|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~15 (
// Equation(s):
// \register_file1|Mux30~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux30~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux30~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux30~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux30~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~41 (
// Equation(s):
// \register_file1|Decoder0~41_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\program_memory1|altsyncram_component|auto_generated|q_a [10] & (\register_file1|Decoder0~35_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\register_file1|Decoder0~35_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~41 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][1]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux30~16 (
// Equation(s):
// \register_file1|Mux30~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][1] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][1]~regout ));

cycloneii_lcell_comb \register_file1|Mux30~17 (
// Equation(s):
// \register_file1|Mux30~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux30~16_combout  & ((\register_file1|memory[15][1]~regout ))) # (!\register_file1|Mux30~16_combout  & 
// (\register_file1|memory[13][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux30~16_combout ))))

	.dataa(\register_file1|memory[13][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux30~16_combout ),
	.datad(\register_file1|memory[15][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~18 (
// Equation(s):
// \register_file1|Mux30~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux30~15_combout  & ((\register_file1|Mux30~17_combout ))) # (!\register_file1|Mux30~15_combout  & (\register_file1|Mux30~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux30~15_combout ))))

	.dataa(\register_file1|Mux30~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux30~15_combout ),
	.datad(\register_file1|Mux30~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux30~19 (
// Equation(s):
// \register_file1|Mux30~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux30~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux30~18_combout )))

	.dataa(\register_file1|Mux30~9_combout ),
	.datab(\register_file1|Mux30~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux30~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[1] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux30~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [1]));

cycloneii_lcell_comb \register_file1|Mux62~12 (
// Equation(s):
// \register_file1|Mux62~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~13 (
// Equation(s):
// \register_file1|Mux62~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux62~12_combout  & ((\register_file1|memory[11][1]~regout ))) # (!\register_file1|Mux62~12_combout  & 
// (\register_file1|memory[10][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux62~12_combout ))))

	.dataa(\register_file1|memory[10][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux62~12_combout ),
	.datad(\register_file1|memory[11][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~14 (
// Equation(s):
// \register_file1|Mux62~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[3][1]~regout ) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21]))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\program_memory1|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\register_file1|memory[3][1]~regout ),
	.datab(vcc),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\register_file1|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~14 .lut_mask = 16'hAFF0;
defparam \register_file1|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~15 (
// Equation(s):
// \register_file1|Mux62~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux62~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux62~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux62~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux62~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~16 (
// Equation(s):
// \register_file1|Mux62~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][1]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][1]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][1]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~17 (
// Equation(s):
// \register_file1|Mux62~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux62~16_combout  & ((\register_file1|memory[15][1]~regout ))) # (!\register_file1|Mux62~16_combout  & 
// (\register_file1|memory[13][1]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux62~16_combout ))))

	.dataa(\register_file1|memory[13][1]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux62~16_combout ),
	.datad(\register_file1|memory[15][1]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~18 (
// Equation(s):
// \register_file1|Mux62~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux62~15_combout  & ((\register_file1|Mux62~17_combout ))) # (!\register_file1|Mux62~15_combout  & (\register_file1|Mux62~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux62~15_combout ))))

	.dataa(\register_file1|Mux62~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux62~15_combout ),
	.datad(\register_file1|Mux62~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux62~19 (
// Equation(s):
// \register_file1|Mux62~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux62~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux62~18_combout )))

	.dataa(\register_file1|Mux62~9_combout ),
	.datab(\register_file1|Mux62~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux62~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[1] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux62~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [1]));

cycloneii_lcell_comb \alu1|Mux1~0 (
// Equation(s):
// \alu1|Mux1~0_combout  = (\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & (\register_file1|rs1 [1] & \register_file1|rs2 [1])) # (!\alu1|Mux14~1_combout  & (\register_file1|rs1 [1] $ (\register_file1|rs2 [1]))))) # (!\alu1|Mux14~0_combout  & 
// (((\register_file1|rs1 [1]) # (\register_file1|rs2 [1])) # (!\alu1|Mux14~1_combout )))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\register_file1|rs1 [1]),
	.datad(\register_file1|rs2 [1]),
	.cin(gnd),
	.combout(\alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux1~0 .lut_mask = 16'hD771;
defparam \alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~6 (
// Equation(s):
// \alu1|Add0~6_combout  = ((\alu1|Add0~5_combout  $ (\register_file1|rs1 [1] $ (!\alu1|Add0~4 )))) # (GND)
// \alu1|Add0~7  = CARRY((\alu1|Add0~5_combout  & ((\register_file1|rs1 [1]) # (!\alu1|Add0~4 ))) # (!\alu1|Add0~5_combout  & (\register_file1|rs1 [1] & !\alu1|Add0~4 )))

	.dataa(\alu1|Add0~5_combout ),
	.datab(\register_file1|rs1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~4 ),
	.combout(\alu1|Add0~6_combout ),
	.cout(\alu1|Add0~7 ));
// synopsys translate_off
defparam \alu1|Add0~6 .lut_mask = 16'h698E;
defparam \alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux1~1 (
// Equation(s):
// \alu1|Mux1~1_combout  = (\alu1|Mux1~0_combout  & ((\alu1|Mux14~0_combout ) # ((\alu1|Mux14~1_combout ) # (\alu1|Add0~6_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux1~0_combout ),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux1~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[1] (
// Equation(s):
// \alu1|out_alu [1] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [1]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux1~1_combout ),
	.datac(\alu1|out_alu [1]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [1]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[1] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux29~12 (
// Equation(s):
// \register_file1|Mux29~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux29~13 (
// Equation(s):
// \register_file1|Mux29~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux29~12_combout  & ((\register_file1|memory[7][2]~regout ))) # (!\register_file1|Mux29~12_combout  & 
// (\register_file1|memory[6][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux29~12_combout ))))

	.dataa(\register_file1|memory[6][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux29~12_combout ),
	.datad(\register_file1|memory[7][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Decoder0~40 (
// Equation(s):
// \register_file1|Decoder0~40_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [7] & (\program_memory1|altsyncram_component|auto_generated|q_a [8] & (\register_file1|Decoder0~30_combout  & 
// !\program_memory1|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\register_file1|Decoder0~30_combout ),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\register_file1|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Decoder0~40 .lut_mask = 16'h0080;
defparam \register_file1|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux29~14 (
// Equation(s):
// \register_file1|Mux29~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][2]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~15 (
// Equation(s):
// \register_file1|Mux29~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux29~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux29~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux29~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux29~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][2]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux29~16 (
// Equation(s):
// \register_file1|Mux29~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][2] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][2]~regout ));

cycloneii_lcell_comb \register_file1|Mux29~17 (
// Equation(s):
// \register_file1|Mux29~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux29~16_combout  & ((\register_file1|memory[15][2]~regout ))) # (!\register_file1|Mux29~16_combout  & 
// (\register_file1|memory[14][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux29~16_combout ))))

	.dataa(\register_file1|memory[14][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux29~16_combout ),
	.datad(\register_file1|memory[15][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~18 (
// Equation(s):
// \register_file1|Mux29~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux29~15_combout  & ((\register_file1|Mux29~17_combout ))) # (!\register_file1|Mux29~15_combout  & (\register_file1|Mux29~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux29~15_combout ))))

	.dataa(\register_file1|Mux29~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux29~15_combout ),
	.datad(\register_file1|Mux29~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux29~19 (
// Equation(s):
// \register_file1|Mux29~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux29~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux29~18_combout )))

	.dataa(\register_file1|Mux29~9_combout ),
	.datab(\register_file1|Mux29~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux29~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[2] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux29~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [2]));

cycloneii_lcell_comb \register_file1|Mux61~12 (
// Equation(s):
// \register_file1|Mux61~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~13 (
// Equation(s):
// \register_file1|Mux61~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux61~12_combout  & ((\register_file1|memory[7][2]~regout ))) # (!\register_file1|Mux61~12_combout  & 
// (\register_file1|memory[6][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux61~12_combout ))))

	.dataa(\register_file1|memory[6][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux61~12_combout ),
	.datad(\register_file1|memory[7][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~14 (
// Equation(s):
// \register_file1|Mux61~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][2]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~15 (
// Equation(s):
// \register_file1|Mux61~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux61~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux61~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux61~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux61~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~16 (
// Equation(s):
// \register_file1|Mux61~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][2]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][2]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][2]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~17 (
// Equation(s):
// \register_file1|Mux61~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux61~16_combout  & ((\register_file1|memory[15][2]~regout ))) # (!\register_file1|Mux61~16_combout  & 
// (\register_file1|memory[14][2]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux61~16_combout ))))

	.dataa(\register_file1|memory[14][2]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux61~16_combout ),
	.datad(\register_file1|memory[15][2]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~18 (
// Equation(s):
// \register_file1|Mux61~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux61~15_combout  & ((\register_file1|Mux61~17_combout ))) # (!\register_file1|Mux61~15_combout  & (\register_file1|Mux61~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux61~15_combout ))))

	.dataa(\register_file1|Mux61~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux61~15_combout ),
	.datad(\register_file1|Mux61~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux61~19 (
// Equation(s):
// \register_file1|Mux61~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux61~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux61~18_combout )))

	.dataa(\register_file1|Mux61~9_combout ),
	.datab(\register_file1|Mux61~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux61~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[2] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux61~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [2]));

cycloneii_lcell_comb \alu1|Mux2~0 (
// Equation(s):
// \alu1|Mux2~0_combout  = (\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & (\register_file1|rs1 [2] & \register_file1|rs2 [2])) # (!\alu1|Mux14~0_combout  & ((\register_file1|rs1 [2]) # (\register_file1|rs2 [2]))))) # (!\alu1|Mux14~1_combout  & 
// ((\register_file1|rs1 [2] $ (\register_file1|rs2 [2])) # (!\alu1|Mux14~0_combout )))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\register_file1|rs1 [2]),
	.datad(\register_file1|rs2 [2]),
	.cin(gnd),
	.combout(\alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux2~0 .lut_mask = 16'hB771;
defparam \alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~9 (
// Equation(s):
// \alu1|Add0~9_combout  = (\alu1|Add0~8_combout  & ((\register_file1|rs1 [2] & (\alu1|Add0~7  & VCC)) # (!\register_file1|rs1 [2] & (!\alu1|Add0~7 )))) # (!\alu1|Add0~8_combout  & ((\register_file1|rs1 [2] & (!\alu1|Add0~7 )) # (!\register_file1|rs1 [2] & 
// ((\alu1|Add0~7 ) # (GND)))))
// \alu1|Add0~10  = CARRY((\alu1|Add0~8_combout  & (!\register_file1|rs1 [2] & !\alu1|Add0~7 )) # (!\alu1|Add0~8_combout  & ((!\alu1|Add0~7 ) # (!\register_file1|rs1 [2]))))

	.dataa(\alu1|Add0~8_combout ),
	.datab(\register_file1|rs1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~7 ),
	.combout(\alu1|Add0~9_combout ),
	.cout(\alu1|Add0~10 ));
// synopsys translate_off
defparam \alu1|Add0~9 .lut_mask = 16'h9617;
defparam \alu1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux2~1 (
// Equation(s):
// \alu1|Mux2~1_combout  = (\alu1|Mux2~0_combout  & ((\alu1|Mux14~1_combout ) # ((\alu1|Mux14~0_combout ) # (\alu1|Add0~9_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux2~0_combout ),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Add0~9_combout ),
	.cin(gnd),
	.combout(\alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux2~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[2] (
// Equation(s):
// \alu1|out_alu [2] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [2]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux2~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux2~1_combout ),
	.datac(\alu1|out_alu [2]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [2]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[2] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux28~12 (
// Equation(s):
// \register_file1|Mux28~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux28~13 (
// Equation(s):
// \register_file1|Mux28~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux28~12_combout  & ((\register_file1|memory[11][3]~regout ))) # (!\register_file1|Mux28~12_combout  & 
// (\register_file1|memory[10][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux28~12_combout ))))

	.dataa(\register_file1|memory[10][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux28~12_combout ),
	.datad(\register_file1|memory[11][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux28~14 (
// Equation(s):
// \register_file1|Mux28~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][3]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~15 (
// Equation(s):
// \register_file1|Mux28~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux28~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux28~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux28~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux28~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][3]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux28~16 (
// Equation(s):
// \register_file1|Mux28~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][3] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][3]~regout ));

cycloneii_lcell_comb \register_file1|Mux28~17 (
// Equation(s):
// \register_file1|Mux28~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux28~16_combout  & ((\register_file1|memory[15][3]~regout ))) # (!\register_file1|Mux28~16_combout  & 
// (\register_file1|memory[13][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux28~16_combout ))))

	.dataa(\register_file1|memory[13][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux28~16_combout ),
	.datad(\register_file1|memory[15][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~18 (
// Equation(s):
// \register_file1|Mux28~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux28~15_combout  & ((\register_file1|Mux28~17_combout ))) # (!\register_file1|Mux28~15_combout  & (\register_file1|Mux28~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux28~15_combout ))))

	.dataa(\register_file1|Mux28~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux28~15_combout ),
	.datad(\register_file1|Mux28~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux28~19 (
// Equation(s):
// \register_file1|Mux28~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux28~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux28~18_combout )))

	.dataa(\register_file1|Mux28~9_combout ),
	.datab(\register_file1|Mux28~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux28~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[3] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux28~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [3]));

cycloneii_lcell_comb \register_file1|Mux60~12 (
// Equation(s):
// \register_file1|Mux60~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~13 (
// Equation(s):
// \register_file1|Mux60~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux60~12_combout  & ((\register_file1|memory[11][3]~regout ))) # (!\register_file1|Mux60~12_combout  & 
// (\register_file1|memory[10][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux60~12_combout ))))

	.dataa(\register_file1|memory[10][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux60~12_combout ),
	.datad(\register_file1|memory[11][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~14 (
// Equation(s):
// \register_file1|Mux60~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][3]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~15 (
// Equation(s):
// \register_file1|Mux60~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux60~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux60~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux60~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux60~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~16 (
// Equation(s):
// \register_file1|Mux60~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][3]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][3]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][3]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~17 (
// Equation(s):
// \register_file1|Mux60~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux60~16_combout  & ((\register_file1|memory[15][3]~regout ))) # (!\register_file1|Mux60~16_combout  & 
// (\register_file1|memory[13][3]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux60~16_combout ))))

	.dataa(\register_file1|memory[13][3]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux60~16_combout ),
	.datad(\register_file1|memory[15][3]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~18 (
// Equation(s):
// \register_file1|Mux60~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux60~15_combout  & ((\register_file1|Mux60~17_combout ))) # (!\register_file1|Mux60~15_combout  & (\register_file1|Mux60~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux60~15_combout ))))

	.dataa(\register_file1|Mux60~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux60~15_combout ),
	.datad(\register_file1|Mux60~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux60~19 (
// Equation(s):
// \register_file1|Mux60~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux60~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux60~18_combout )))

	.dataa(\register_file1|Mux60~9_combout ),
	.datab(\register_file1|Mux60~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux60~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[3] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux60~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [3]));

cycloneii_lcell_comb \alu1|Mux3~0 (
// Equation(s):
// \alu1|Mux3~0_combout  = (\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & (\register_file1|rs1 [3] & \register_file1|rs2 [3])) # (!\alu1|Mux14~1_combout  & (\register_file1|rs1 [3] $ (\register_file1|rs2 [3]))))) # (!\alu1|Mux14~0_combout  & 
// (((\register_file1|rs1 [3]) # (\register_file1|rs2 [3])) # (!\alu1|Mux14~1_combout )))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\register_file1|rs1 [3]),
	.datad(\register_file1|rs2 [3]),
	.cin(gnd),
	.combout(\alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~0 .lut_mask = 16'hD771;
defparam \alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~12 (
// Equation(s):
// \alu1|Add0~12_combout  = ((\alu1|Add0~11_combout  $ (\register_file1|rs1 [3] $ (!\alu1|Add0~10 )))) # (GND)
// \alu1|Add0~13  = CARRY((\alu1|Add0~11_combout  & ((\register_file1|rs1 [3]) # (!\alu1|Add0~10 ))) # (!\alu1|Add0~11_combout  & (\register_file1|rs1 [3] & !\alu1|Add0~10 )))

	.dataa(\alu1|Add0~11_combout ),
	.datab(\register_file1|rs1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~10 ),
	.combout(\alu1|Add0~12_combout ),
	.cout(\alu1|Add0~13 ));
// synopsys translate_off
defparam \alu1|Add0~12 .lut_mask = 16'h698E;
defparam \alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux3~1 (
// Equation(s):
// \alu1|Mux3~1_combout  = (\alu1|Mux3~0_combout  & ((\alu1|Mux14~0_combout ) # ((\alu1|Mux14~1_combout ) # (\alu1|Add0~12_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux3~0_combout ),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[3] (
// Equation(s):
// \alu1|out_alu [3] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [3]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux3~1_combout ),
	.datac(\alu1|out_alu [3]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [3]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[3] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux27~12 (
// Equation(s):
// \register_file1|Mux27~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux27~13 (
// Equation(s):
// \register_file1|Mux27~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux27~12_combout  & ((\register_file1|memory[7][4]~regout ))) # (!\register_file1|Mux27~12_combout  & 
// (\register_file1|memory[6][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux27~12_combout ))))

	.dataa(\register_file1|memory[6][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux27~12_combout ),
	.datad(\register_file1|memory[7][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux27~14 (
// Equation(s):
// \register_file1|Mux27~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][4]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~15 (
// Equation(s):
// \register_file1|Mux27~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux27~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux27~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux27~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux27~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][4]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux27~16 (
// Equation(s):
// \register_file1|Mux27~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][4] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][4]~regout ));

cycloneii_lcell_comb \register_file1|Mux27~17 (
// Equation(s):
// \register_file1|Mux27~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux27~16_combout  & ((\register_file1|memory[15][4]~regout ))) # (!\register_file1|Mux27~16_combout  & 
// (\register_file1|memory[14][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux27~16_combout ))))

	.dataa(\register_file1|memory[14][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux27~16_combout ),
	.datad(\register_file1|memory[15][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~18 (
// Equation(s):
// \register_file1|Mux27~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux27~15_combout  & ((\register_file1|Mux27~17_combout ))) # (!\register_file1|Mux27~15_combout  & (\register_file1|Mux27~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux27~15_combout ))))

	.dataa(\register_file1|Mux27~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux27~15_combout ),
	.datad(\register_file1|Mux27~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux27~19 (
// Equation(s):
// \register_file1|Mux27~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux27~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux27~18_combout )))

	.dataa(\register_file1|Mux27~9_combout ),
	.datab(\register_file1|Mux27~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux27~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[4] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux27~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [4]));

cycloneii_lcell_comb \register_file1|Mux59~12 (
// Equation(s):
// \register_file1|Mux59~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~13 (
// Equation(s):
// \register_file1|Mux59~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux59~12_combout  & ((\register_file1|memory[7][4]~regout ))) # (!\register_file1|Mux59~12_combout  & 
// (\register_file1|memory[6][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux59~12_combout ))))

	.dataa(\register_file1|memory[6][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux59~12_combout ),
	.datad(\register_file1|memory[7][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~14 (
// Equation(s):
// \register_file1|Mux59~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][4]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~15 (
// Equation(s):
// \register_file1|Mux59~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux59~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux59~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux59~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux59~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~16 (
// Equation(s):
// \register_file1|Mux59~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][4]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][4]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][4]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~17 (
// Equation(s):
// \register_file1|Mux59~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux59~16_combout  & ((\register_file1|memory[15][4]~regout ))) # (!\register_file1|Mux59~16_combout  & 
// (\register_file1|memory[14][4]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux59~16_combout ))))

	.dataa(\register_file1|memory[14][4]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux59~16_combout ),
	.datad(\register_file1|memory[15][4]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~18 (
// Equation(s):
// \register_file1|Mux59~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux59~15_combout  & ((\register_file1|Mux59~17_combout ))) # (!\register_file1|Mux59~15_combout  & (\register_file1|Mux59~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux59~15_combout ))))

	.dataa(\register_file1|Mux59~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux59~15_combout ),
	.datad(\register_file1|Mux59~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux59~19 (
// Equation(s):
// \register_file1|Mux59~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux59~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux59~18_combout )))

	.dataa(\register_file1|Mux59~9_combout ),
	.datab(\register_file1|Mux59~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux59~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[4] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux59~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [4]));

cycloneii_lcell_comb \alu1|Mux4~0 (
// Equation(s):
// \alu1|Mux4~0_combout  = (\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & (\register_file1|rs1 [4] & \register_file1|rs2 [4])) # (!\alu1|Mux14~0_combout  & ((\register_file1|rs1 [4]) # (\register_file1|rs2 [4]))))) # (!\alu1|Mux14~1_combout  & 
// ((\register_file1|rs1 [4] $ (\register_file1|rs2 [4])) # (!\alu1|Mux14~0_combout )))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\register_file1|rs1 [4]),
	.datad(\register_file1|rs2 [4]),
	.cin(gnd),
	.combout(\alu1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux4~0 .lut_mask = 16'hB771;
defparam \alu1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~15 (
// Equation(s):
// \alu1|Add0~15_combout  = (\alu1|Add0~14_combout  & ((\register_file1|rs1 [4] & (\alu1|Add0~13  & VCC)) # (!\register_file1|rs1 [4] & (!\alu1|Add0~13 )))) # (!\alu1|Add0~14_combout  & ((\register_file1|rs1 [4] & (!\alu1|Add0~13 )) # (!\register_file1|rs1 
// [4] & ((\alu1|Add0~13 ) # (GND)))))
// \alu1|Add0~16  = CARRY((\alu1|Add0~14_combout  & (!\register_file1|rs1 [4] & !\alu1|Add0~13 )) # (!\alu1|Add0~14_combout  & ((!\alu1|Add0~13 ) # (!\register_file1|rs1 [4]))))

	.dataa(\alu1|Add0~14_combout ),
	.datab(\register_file1|rs1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~13 ),
	.combout(\alu1|Add0~15_combout ),
	.cout(\alu1|Add0~16 ));
// synopsys translate_off
defparam \alu1|Add0~15 .lut_mask = 16'h9617;
defparam \alu1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux4~1 (
// Equation(s):
// \alu1|Mux4~1_combout  = (\alu1|Mux4~0_combout  & ((\alu1|Mux14~1_combout ) # ((\alu1|Mux14~0_combout ) # (\alu1|Add0~15_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux4~0_combout ),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Add0~15_combout ),
	.cin(gnd),
	.combout(\alu1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux4~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[4] (
// Equation(s):
// \alu1|out_alu [4] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [4]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux4~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux4~1_combout ),
	.datac(\alu1|out_alu [4]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [4]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[4] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux26~12 (
// Equation(s):
// \register_file1|Mux26~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux26~13 (
// Equation(s):
// \register_file1|Mux26~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux26~12_combout  & ((\register_file1|memory[11][5]~regout ))) # (!\register_file1|Mux26~12_combout  & 
// (\register_file1|memory[10][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux26~12_combout ))))

	.dataa(\register_file1|memory[10][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux26~12_combout ),
	.datad(\register_file1|memory[11][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux26~14 (
// Equation(s):
// \register_file1|Mux26~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][5]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~15 (
// Equation(s):
// \register_file1|Mux26~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux26~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux26~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux26~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux26~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][5]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux26~16 (
// Equation(s):
// \register_file1|Mux26~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][5] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][5]~regout ));

cycloneii_lcell_comb \register_file1|Mux26~17 (
// Equation(s):
// \register_file1|Mux26~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux26~16_combout  & ((\register_file1|memory[15][5]~regout ))) # (!\register_file1|Mux26~16_combout  & 
// (\register_file1|memory[13][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux26~16_combout ))))

	.dataa(\register_file1|memory[13][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux26~16_combout ),
	.datad(\register_file1|memory[15][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~18 (
// Equation(s):
// \register_file1|Mux26~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux26~15_combout  & ((\register_file1|Mux26~17_combout ))) # (!\register_file1|Mux26~15_combout  & (\register_file1|Mux26~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux26~15_combout ))))

	.dataa(\register_file1|Mux26~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux26~15_combout ),
	.datad(\register_file1|Mux26~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux26~19 (
// Equation(s):
// \register_file1|Mux26~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux26~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux26~18_combout )))

	.dataa(\register_file1|Mux26~9_combout ),
	.datab(\register_file1|Mux26~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux26~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[5] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux26~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [5]));

cycloneii_lcell_comb \register_file1|Mux58~12 (
// Equation(s):
// \register_file1|Mux58~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~13 (
// Equation(s):
// \register_file1|Mux58~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux58~12_combout  & ((\register_file1|memory[11][5]~regout ))) # (!\register_file1|Mux58~12_combout  & 
// (\register_file1|memory[10][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux58~12_combout ))))

	.dataa(\register_file1|memory[10][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux58~12_combout ),
	.datad(\register_file1|memory[11][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~14 (
// Equation(s):
// \register_file1|Mux58~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][5]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~15 (
// Equation(s):
// \register_file1|Mux58~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux58~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux58~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux58~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux58~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~16 (
// Equation(s):
// \register_file1|Mux58~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][5]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][5]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][5]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~17 (
// Equation(s):
// \register_file1|Mux58~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux58~16_combout  & ((\register_file1|memory[15][5]~regout ))) # (!\register_file1|Mux58~16_combout  & 
// (\register_file1|memory[13][5]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux58~16_combout ))))

	.dataa(\register_file1|memory[13][5]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux58~16_combout ),
	.datad(\register_file1|memory[15][5]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~18 (
// Equation(s):
// \register_file1|Mux58~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux58~15_combout  & ((\register_file1|Mux58~17_combout ))) # (!\register_file1|Mux58~15_combout  & (\register_file1|Mux58~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux58~15_combout ))))

	.dataa(\register_file1|Mux58~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux58~15_combout ),
	.datad(\register_file1|Mux58~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux58~19 (
// Equation(s):
// \register_file1|Mux58~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux58~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux58~18_combout )))

	.dataa(\register_file1|Mux58~9_combout ),
	.datab(\register_file1|Mux58~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux58~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[5] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux58~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [5]));

cycloneii_lcell_comb \alu1|Mux5~0 (
// Equation(s):
// \alu1|Mux5~0_combout  = (\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & (\register_file1|rs1 [5] & \register_file1|rs2 [5])) # (!\alu1|Mux14~1_combout  & (\register_file1|rs1 [5] $ (\register_file1|rs2 [5]))))) # (!\alu1|Mux14~0_combout  & 
// (((\register_file1|rs1 [5]) # (\register_file1|rs2 [5])) # (!\alu1|Mux14~1_combout )))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\register_file1|rs1 [5]),
	.datad(\register_file1|rs2 [5]),
	.cin(gnd),
	.combout(\alu1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux5~0 .lut_mask = 16'hD771;
defparam \alu1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~18 (
// Equation(s):
// \alu1|Add0~18_combout  = ((\alu1|Add0~17_combout  $ (\register_file1|rs1 [5] $ (!\alu1|Add0~16 )))) # (GND)
// \alu1|Add0~19  = CARRY((\alu1|Add0~17_combout  & ((\register_file1|rs1 [5]) # (!\alu1|Add0~16 ))) # (!\alu1|Add0~17_combout  & (\register_file1|rs1 [5] & !\alu1|Add0~16 )))

	.dataa(\alu1|Add0~17_combout ),
	.datab(\register_file1|rs1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~16 ),
	.combout(\alu1|Add0~18_combout ),
	.cout(\alu1|Add0~19 ));
// synopsys translate_off
defparam \alu1|Add0~18 .lut_mask = 16'h698E;
defparam \alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux5~1 (
// Equation(s):
// \alu1|Mux5~1_combout  = (\alu1|Mux5~0_combout  & ((\alu1|Mux14~0_combout ) # ((\alu1|Mux14~1_combout ) # (\alu1|Add0~18_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux5~0_combout ),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux5~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[5] (
// Equation(s):
// \alu1|out_alu [5] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [5]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux5~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux5~1_combout ),
	.datac(\alu1|out_alu [5]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [5]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[5] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux25~12 (
// Equation(s):
// \register_file1|Mux25~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux25~13 (
// Equation(s):
// \register_file1|Mux25~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux25~12_combout  & ((\register_file1|memory[7][6]~regout ))) # (!\register_file1|Mux25~12_combout  & 
// (\register_file1|memory[6][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux25~12_combout ))))

	.dataa(\register_file1|memory[6][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux25~12_combout ),
	.datad(\register_file1|memory[7][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux25~14 (
// Equation(s):
// \register_file1|Mux25~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][6]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][6]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~15 (
// Equation(s):
// \register_file1|Mux25~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux25~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux25~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux25~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux25~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][6]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux25~16 (
// Equation(s):
// \register_file1|Mux25~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][6] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][6]~regout ));

cycloneii_lcell_comb \register_file1|Mux25~17 (
// Equation(s):
// \register_file1|Mux25~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux25~16_combout  & ((\register_file1|memory[15][6]~regout ))) # (!\register_file1|Mux25~16_combout  & 
// (\register_file1|memory[14][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux25~16_combout ))))

	.dataa(\register_file1|memory[14][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux25~16_combout ),
	.datad(\register_file1|memory[15][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~18 (
// Equation(s):
// \register_file1|Mux25~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux25~15_combout  & ((\register_file1|Mux25~17_combout ))) # (!\register_file1|Mux25~15_combout  & (\register_file1|Mux25~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux25~15_combout ))))

	.dataa(\register_file1|Mux25~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux25~15_combout ),
	.datad(\register_file1|Mux25~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux25~19 (
// Equation(s):
// \register_file1|Mux25~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux25~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux25~18_combout )))

	.dataa(\register_file1|Mux25~9_combout ),
	.datab(\register_file1|Mux25~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux25~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[6] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux25~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [6]));

cycloneii_lcell_comb \register_file1|Mux57~12 (
// Equation(s):
// \register_file1|Mux57~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~13 (
// Equation(s):
// \register_file1|Mux57~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux57~12_combout  & ((\register_file1|memory[7][6]~regout ))) # (!\register_file1|Mux57~12_combout  & 
// (\register_file1|memory[6][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux57~12_combout ))))

	.dataa(\register_file1|memory[6][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux57~12_combout ),
	.datad(\register_file1|memory[7][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~14 (
// Equation(s):
// \register_file1|Mux57~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][6]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][6]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~15 (
// Equation(s):
// \register_file1|Mux57~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux57~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux57~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux57~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux57~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~16 (
// Equation(s):
// \register_file1|Mux57~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][6]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][6]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][6]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~17 (
// Equation(s):
// \register_file1|Mux57~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux57~16_combout  & ((\register_file1|memory[15][6]~regout ))) # (!\register_file1|Mux57~16_combout  & 
// (\register_file1|memory[14][6]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux57~16_combout ))))

	.dataa(\register_file1|memory[14][6]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux57~16_combout ),
	.datad(\register_file1|memory[15][6]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~18 (
// Equation(s):
// \register_file1|Mux57~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux57~15_combout  & ((\register_file1|Mux57~17_combout ))) # (!\register_file1|Mux57~15_combout  & (\register_file1|Mux57~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux57~15_combout ))))

	.dataa(\register_file1|Mux57~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux57~15_combout ),
	.datad(\register_file1|Mux57~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux57~19 (
// Equation(s):
// \register_file1|Mux57~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux57~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux57~18_combout )))

	.dataa(\register_file1|Mux57~9_combout ),
	.datab(\register_file1|Mux57~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux57~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[6] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux57~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [6]));

cycloneii_lcell_comb \alu1|Mux6~0 (
// Equation(s):
// \alu1|Mux6~0_combout  = (\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & (\register_file1|rs1 [6] & \register_file1|rs2 [6])) # (!\alu1|Mux14~0_combout  & ((\register_file1|rs1 [6]) # (\register_file1|rs2 [6]))))) # (!\alu1|Mux14~1_combout  & 
// ((\register_file1|rs1 [6] $ (\register_file1|rs2 [6])) # (!\alu1|Mux14~0_combout )))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\register_file1|rs1 [6]),
	.datad(\register_file1|rs2 [6]),
	.cin(gnd),
	.combout(\alu1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux6~0 .lut_mask = 16'hB771;
defparam \alu1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~21 (
// Equation(s):
// \alu1|Add0~21_combout  = (\alu1|Add0~20_combout  & ((\register_file1|rs1 [6] & (\alu1|Add0~19  & VCC)) # (!\register_file1|rs1 [6] & (!\alu1|Add0~19 )))) # (!\alu1|Add0~20_combout  & ((\register_file1|rs1 [6] & (!\alu1|Add0~19 )) # (!\register_file1|rs1 
// [6] & ((\alu1|Add0~19 ) # (GND)))))
// \alu1|Add0~22  = CARRY((\alu1|Add0~20_combout  & (!\register_file1|rs1 [6] & !\alu1|Add0~19 )) # (!\alu1|Add0~20_combout  & ((!\alu1|Add0~19 ) # (!\register_file1|rs1 [6]))))

	.dataa(\alu1|Add0~20_combout ),
	.datab(\register_file1|rs1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~19 ),
	.combout(\alu1|Add0~21_combout ),
	.cout(\alu1|Add0~22 ));
// synopsys translate_off
defparam \alu1|Add0~21 .lut_mask = 16'h9617;
defparam \alu1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux6~1 (
// Equation(s):
// \alu1|Mux6~1_combout  = (\alu1|Mux6~0_combout  & ((\alu1|Mux14~1_combout ) # ((\alu1|Mux14~0_combout ) # (\alu1|Add0~21_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux6~0_combout ),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Add0~21_combout ),
	.cin(gnd),
	.combout(\alu1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux6~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[6] (
// Equation(s):
// \alu1|out_alu [6] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [6]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux6~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux6~1_combout ),
	.datac(\alu1|out_alu [6]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [6]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[6] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux24~12 (
// Equation(s):
// \register_file1|Mux24~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux24~13 (
// Equation(s):
// \register_file1|Mux24~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux24~12_combout  & ((\register_file1|memory[11][7]~regout ))) # (!\register_file1|Mux24~12_combout  & 
// (\register_file1|memory[10][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux24~12_combout ))))

	.dataa(\register_file1|memory[10][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux24~12_combout ),
	.datad(\register_file1|memory[11][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux24~14 (
// Equation(s):
// \register_file1|Mux24~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][7]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][7]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~15 (
// Equation(s):
// \register_file1|Mux24~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux24~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux24~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux24~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux24~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][7]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux24~16 (
// Equation(s):
// \register_file1|Mux24~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][7] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][7]~regout ));

cycloneii_lcell_comb \register_file1|Mux24~17 (
// Equation(s):
// \register_file1|Mux24~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux24~16_combout  & ((\register_file1|memory[15][7]~regout ))) # (!\register_file1|Mux24~16_combout  & 
// (\register_file1|memory[13][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux24~16_combout ))))

	.dataa(\register_file1|memory[13][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux24~16_combout ),
	.datad(\register_file1|memory[15][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~18 (
// Equation(s):
// \register_file1|Mux24~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux24~15_combout  & ((\register_file1|Mux24~17_combout ))) # (!\register_file1|Mux24~15_combout  & (\register_file1|Mux24~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux24~15_combout ))))

	.dataa(\register_file1|Mux24~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux24~15_combout ),
	.datad(\register_file1|Mux24~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux24~19 (
// Equation(s):
// \register_file1|Mux24~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux24~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux24~18_combout )))

	.dataa(\register_file1|Mux24~9_combout ),
	.datab(\register_file1|Mux24~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux24~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[7] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux24~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [7]));

cycloneii_lcell_comb \register_file1|Mux56~12 (
// Equation(s):
// \register_file1|Mux56~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~13 (
// Equation(s):
// \register_file1|Mux56~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux56~12_combout  & ((\register_file1|memory[11][7]~regout ))) # (!\register_file1|Mux56~12_combout  & 
// (\register_file1|memory[10][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux56~12_combout ))))

	.dataa(\register_file1|memory[10][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux56~12_combout ),
	.datad(\register_file1|memory[11][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~14 (
// Equation(s):
// \register_file1|Mux56~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][7]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][7]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~15 (
// Equation(s):
// \register_file1|Mux56~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux56~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux56~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux56~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux56~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~16 (
// Equation(s):
// \register_file1|Mux56~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][7]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][7]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][7]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~17 (
// Equation(s):
// \register_file1|Mux56~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux56~16_combout  & ((\register_file1|memory[15][7]~regout ))) # (!\register_file1|Mux56~16_combout  & 
// (\register_file1|memory[13][7]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux56~16_combout ))))

	.dataa(\register_file1|memory[13][7]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux56~16_combout ),
	.datad(\register_file1|memory[15][7]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~18 (
// Equation(s):
// \register_file1|Mux56~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux56~15_combout  & ((\register_file1|Mux56~17_combout ))) # (!\register_file1|Mux56~15_combout  & (\register_file1|Mux56~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux56~15_combout ))))

	.dataa(\register_file1|Mux56~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux56~15_combout ),
	.datad(\register_file1|Mux56~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux56~19 (
// Equation(s):
// \register_file1|Mux56~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux56~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux56~18_combout )))

	.dataa(\register_file1|Mux56~9_combout ),
	.datab(\register_file1|Mux56~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux56~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[7] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux56~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [7]));

cycloneii_lcell_comb \alu1|Mux7~0 (
// Equation(s):
// \alu1|Mux7~0_combout  = (\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & (\register_file1|rs1 [7] & \register_file1|rs2 [7])) # (!\alu1|Mux14~1_combout  & (\register_file1|rs1 [7] $ (\register_file1|rs2 [7]))))) # (!\alu1|Mux14~0_combout  & 
// (((\register_file1|rs1 [7]) # (\register_file1|rs2 [7])) # (!\alu1|Mux14~1_combout )))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\register_file1|rs1 [7]),
	.datad(\register_file1|rs2 [7]),
	.cin(gnd),
	.combout(\alu1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux7~0 .lut_mask = 16'hD771;
defparam \alu1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~24 (
// Equation(s):
// \alu1|Add0~24_combout  = ((\alu1|Add0~23_combout  $ (\register_file1|rs1 [7] $ (!\alu1|Add0~22 )))) # (GND)
// \alu1|Add0~25  = CARRY((\alu1|Add0~23_combout  & ((\register_file1|rs1 [7]) # (!\alu1|Add0~22 ))) # (!\alu1|Add0~23_combout  & (\register_file1|rs1 [7] & !\alu1|Add0~22 )))

	.dataa(\alu1|Add0~23_combout ),
	.datab(\register_file1|rs1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~22 ),
	.combout(\alu1|Add0~24_combout ),
	.cout(\alu1|Add0~25 ));
// synopsys translate_off
defparam \alu1|Add0~24 .lut_mask = 16'h698E;
defparam \alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux7~1 (
// Equation(s):
// \alu1|Mux7~1_combout  = (\alu1|Mux7~0_combout  & ((\alu1|Mux14~0_combout ) # ((\alu1|Mux14~1_combout ) # (\alu1|Add0~24_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux7~0_combout ),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux7~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[7] (
// Equation(s):
// \alu1|out_alu [7] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [7]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux7~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux7~1_combout ),
	.datac(\alu1|out_alu [7]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [7]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[7] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux23~12 (
// Equation(s):
// \register_file1|Mux23~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux23~13 (
// Equation(s):
// \register_file1|Mux23~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux23~12_combout  & ((\register_file1|memory[7][8]~regout ))) # (!\register_file1|Mux23~12_combout  & 
// (\register_file1|memory[6][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux23~12_combout ))))

	.dataa(\register_file1|memory[6][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux23~12_combout ),
	.datad(\register_file1|memory[7][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux23~14 (
// Equation(s):
// \register_file1|Mux23~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][8]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][8]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~15 (
// Equation(s):
// \register_file1|Mux23~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux23~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux23~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux23~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][8]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux23~16 (
// Equation(s):
// \register_file1|Mux23~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][8] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][8]~regout ));

cycloneii_lcell_comb \register_file1|Mux23~17 (
// Equation(s):
// \register_file1|Mux23~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux23~16_combout  & ((\register_file1|memory[15][8]~regout ))) # (!\register_file1|Mux23~16_combout  & 
// (\register_file1|memory[14][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux23~16_combout ))))

	.dataa(\register_file1|memory[14][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux23~16_combout ),
	.datad(\register_file1|memory[15][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~18 (
// Equation(s):
// \register_file1|Mux23~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux23~15_combout  & ((\register_file1|Mux23~17_combout ))) # (!\register_file1|Mux23~15_combout  & (\register_file1|Mux23~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux23~15_combout ))))

	.dataa(\register_file1|Mux23~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux23~15_combout ),
	.datad(\register_file1|Mux23~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux23~19 (
// Equation(s):
// \register_file1|Mux23~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux23~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux23~18_combout )))

	.dataa(\register_file1|Mux23~9_combout ),
	.datab(\register_file1|Mux23~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux23~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[8] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux23~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [8]));

cycloneii_lcell_comb \register_file1|Mux55~12 (
// Equation(s):
// \register_file1|Mux55~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~13 (
// Equation(s):
// \register_file1|Mux55~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux55~12_combout  & ((\register_file1|memory[7][8]~regout ))) # (!\register_file1|Mux55~12_combout  & 
// (\register_file1|memory[6][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux55~12_combout ))))

	.dataa(\register_file1|memory[6][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux55~12_combout ),
	.datad(\register_file1|memory[7][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~14 (
// Equation(s):
// \register_file1|Mux55~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][8]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][8]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~15 (
// Equation(s):
// \register_file1|Mux55~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux55~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux55~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux55~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux55~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~16 (
// Equation(s):
// \register_file1|Mux55~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][8]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][8]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][8]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~17 (
// Equation(s):
// \register_file1|Mux55~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux55~16_combout  & ((\register_file1|memory[15][8]~regout ))) # (!\register_file1|Mux55~16_combout  & 
// (\register_file1|memory[14][8]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux55~16_combout ))))

	.dataa(\register_file1|memory[14][8]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux55~16_combout ),
	.datad(\register_file1|memory[15][8]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~18 (
// Equation(s):
// \register_file1|Mux55~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux55~15_combout  & ((\register_file1|Mux55~17_combout ))) # (!\register_file1|Mux55~15_combout  & (\register_file1|Mux55~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux55~15_combout ))))

	.dataa(\register_file1|Mux55~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux55~15_combout ),
	.datad(\register_file1|Mux55~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux55~19 (
// Equation(s):
// \register_file1|Mux55~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux55~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux55~18_combout )))

	.dataa(\register_file1|Mux55~9_combout ),
	.datab(\register_file1|Mux55~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux55~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[8] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux55~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [8]));

cycloneii_lcell_comb \alu1|Mux8~0 (
// Equation(s):
// \alu1|Mux8~0_combout  = (\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & (\register_file1|rs1 [8] & \register_file1|rs2 [8])) # (!\alu1|Mux14~0_combout  & ((\register_file1|rs1 [8]) # (\register_file1|rs2 [8]))))) # (!\alu1|Mux14~1_combout  & 
// ((\register_file1|rs1 [8] $ (\register_file1|rs2 [8])) # (!\alu1|Mux14~0_combout )))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\register_file1|rs1 [8]),
	.datad(\register_file1|rs2 [8]),
	.cin(gnd),
	.combout(\alu1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux8~0 .lut_mask = 16'hB771;
defparam \alu1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~27 (
// Equation(s):
// \alu1|Add0~27_combout  = (\alu1|Add0~26_combout  & ((\register_file1|rs1 [8] & (\alu1|Add0~25  & VCC)) # (!\register_file1|rs1 [8] & (!\alu1|Add0~25 )))) # (!\alu1|Add0~26_combout  & ((\register_file1|rs1 [8] & (!\alu1|Add0~25 )) # (!\register_file1|rs1 
// [8] & ((\alu1|Add0~25 ) # (GND)))))
// \alu1|Add0~28  = CARRY((\alu1|Add0~26_combout  & (!\register_file1|rs1 [8] & !\alu1|Add0~25 )) # (!\alu1|Add0~26_combout  & ((!\alu1|Add0~25 ) # (!\register_file1|rs1 [8]))))

	.dataa(\alu1|Add0~26_combout ),
	.datab(\register_file1|rs1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~25 ),
	.combout(\alu1|Add0~27_combout ),
	.cout(\alu1|Add0~28 ));
// synopsys translate_off
defparam \alu1|Add0~27 .lut_mask = 16'h9617;
defparam \alu1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux8~1 (
// Equation(s):
// \alu1|Mux8~1_combout  = (\alu1|Mux8~0_combout  & ((\alu1|Mux14~1_combout ) # ((\alu1|Mux14~0_combout ) # (\alu1|Add0~27_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux8~0_combout ),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Add0~27_combout ),
	.cin(gnd),
	.combout(\alu1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux8~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[8] (
// Equation(s):
// \alu1|out_alu [8] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [8]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux8~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux8~1_combout ),
	.datac(\alu1|out_alu [8]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [8]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[8] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux22~12 (
// Equation(s):
// \register_file1|Mux22~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux22~13 (
// Equation(s):
// \register_file1|Mux22~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux22~12_combout  & ((\register_file1|memory[11][9]~regout ))) # (!\register_file1|Mux22~12_combout  & 
// (\register_file1|memory[10][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux22~12_combout ))))

	.dataa(\register_file1|memory[10][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux22~12_combout ),
	.datad(\register_file1|memory[11][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux22~14 (
// Equation(s):
// \register_file1|Mux22~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][9]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][9]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~15 (
// Equation(s):
// \register_file1|Mux22~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux22~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux22~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux22~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux22~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][9]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux22~16 (
// Equation(s):
// \register_file1|Mux22~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][9] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][9]~regout ));

cycloneii_lcell_comb \register_file1|Mux22~17 (
// Equation(s):
// \register_file1|Mux22~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux22~16_combout  & ((\register_file1|memory[15][9]~regout ))) # (!\register_file1|Mux22~16_combout  & 
// (\register_file1|memory[13][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux22~16_combout ))))

	.dataa(\register_file1|memory[13][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux22~16_combout ),
	.datad(\register_file1|memory[15][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~18 (
// Equation(s):
// \register_file1|Mux22~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux22~15_combout  & ((\register_file1|Mux22~17_combout ))) # (!\register_file1|Mux22~15_combout  & (\register_file1|Mux22~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux22~15_combout ))))

	.dataa(\register_file1|Mux22~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux22~15_combout ),
	.datad(\register_file1|Mux22~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux22~19 (
// Equation(s):
// \register_file1|Mux22~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux22~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux22~18_combout )))

	.dataa(\register_file1|Mux22~9_combout ),
	.datab(\register_file1|Mux22~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux22~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[9] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux22~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [9]));

cycloneii_lcell_comb \register_file1|Mux54~12 (
// Equation(s):
// \register_file1|Mux54~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[9][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[8][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[9][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[8][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~13 (
// Equation(s):
// \register_file1|Mux54~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux54~12_combout  & ((\register_file1|memory[11][9]~regout ))) # (!\register_file1|Mux54~12_combout  & 
// (\register_file1|memory[10][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux54~12_combout ))))

	.dataa(\register_file1|memory[10][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux54~12_combout ),
	.datad(\register_file1|memory[11][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~14 (
// Equation(s):
// \register_file1|Mux54~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][9]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][9]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~15 (
// Equation(s):
// \register_file1|Mux54~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\program_memory1|altsyncram_component|auto_generated|q_a [23])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [23] & (\register_file1|Mux54~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux54~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datab(\register_file1|Mux54~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datad(\register_file1|Mux54~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~16 (
// Equation(s):
// \register_file1|Mux54~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\program_memory1|altsyncram_component|auto_generated|q_a [21])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [21] & (\register_file1|memory[14][9]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|memory[12][9]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\register_file1|memory[14][9]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datad(\register_file1|memory[12][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~17 (
// Equation(s):
// \register_file1|Mux54~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|Mux54~16_combout  & ((\register_file1|memory[15][9]~regout ))) # (!\register_file1|Mux54~16_combout  & 
// (\register_file1|memory[13][9]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & (((\register_file1|Mux54~16_combout ))))

	.dataa(\register_file1|memory[13][9]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datac(\register_file1|Mux54~16_combout ),
	.datad(\register_file1|memory[15][9]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~18 (
// Equation(s):
// \register_file1|Mux54~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux54~15_combout  & ((\register_file1|Mux54~17_combout ))) # (!\register_file1|Mux54~15_combout  & (\register_file1|Mux54~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & (((\register_file1|Mux54~15_combout ))))

	.dataa(\register_file1|Mux54~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datac(\register_file1|Mux54~15_combout ),
	.datad(\register_file1|Mux54~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux54~19 (
// Equation(s):
// \register_file1|Mux54~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux54~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux54~18_combout )))

	.dataa(\register_file1|Mux54~9_combout ),
	.datab(\register_file1|Mux54~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux54~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[9] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux54~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [9]));

cycloneii_lcell_comb \alu1|Mux9~0 (
// Equation(s):
// \alu1|Mux9~0_combout  = (\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & (\register_file1|rs1 [9] & \register_file1|rs2 [9])) # (!\alu1|Mux14~1_combout  & (\register_file1|rs1 [9] $ (\register_file1|rs2 [9]))))) # (!\alu1|Mux14~0_combout  & 
// (((\register_file1|rs1 [9]) # (\register_file1|rs2 [9])) # (!\alu1|Mux14~1_combout )))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\register_file1|rs1 [9]),
	.datad(\register_file1|rs2 [9]),
	.cin(gnd),
	.combout(\alu1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux9~0 .lut_mask = 16'hD771;
defparam \alu1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~30 (
// Equation(s):
// \alu1|Add0~30_combout  = ((\alu1|Add0~29_combout  $ (\register_file1|rs1 [9] $ (!\alu1|Add0~28 )))) # (GND)
// \alu1|Add0~31  = CARRY((\alu1|Add0~29_combout  & ((\register_file1|rs1 [9]) # (!\alu1|Add0~28 ))) # (!\alu1|Add0~29_combout  & (\register_file1|rs1 [9] & !\alu1|Add0~28 )))

	.dataa(\alu1|Add0~29_combout ),
	.datab(\register_file1|rs1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~28 ),
	.combout(\alu1|Add0~30_combout ),
	.cout(\alu1|Add0~31 ));
// synopsys translate_off
defparam \alu1|Add0~30 .lut_mask = 16'h698E;
defparam \alu1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux9~1 (
// Equation(s):
// \alu1|Mux9~1_combout  = (\alu1|Mux9~0_combout  & ((\alu1|Mux14~0_combout ) # ((\alu1|Mux14~1_combout ) # (\alu1|Add0~30_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux9~0_combout ),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux9~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[9] (
// Equation(s):
// \alu1|out_alu [9] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [9]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux9~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux9~1_combout ),
	.datac(\alu1|out_alu [9]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [9]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[9] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[9] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux21~12 (
// Equation(s):
// \register_file1|Mux21~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux21~13 (
// Equation(s):
// \register_file1|Mux21~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux21~12_combout  & ((\register_file1|memory[7][10]~regout ))) # (!\register_file1|Mux21~12_combout  & 
// (\register_file1|memory[6][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux21~12_combout ))))

	.dataa(\register_file1|memory[6][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux21~12_combout ),
	.datad(\register_file1|memory[7][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux21~14 (
// Equation(s):
// \register_file1|Mux21~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][10]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][10]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~15 (
// Equation(s):
// \register_file1|Mux21~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux21~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux21~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux21~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux21~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][10]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux21~16 (
// Equation(s):
// \register_file1|Mux21~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][10] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][10]~regout ));

cycloneii_lcell_comb \register_file1|Mux21~17 (
// Equation(s):
// \register_file1|Mux21~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux21~16_combout  & ((\register_file1|memory[15][10]~regout ))) # (!\register_file1|Mux21~16_combout  & 
// (\register_file1|memory[14][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux21~16_combout ))))

	.dataa(\register_file1|memory[14][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux21~16_combout ),
	.datad(\register_file1|memory[15][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~18 (
// Equation(s):
// \register_file1|Mux21~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux21~15_combout  & ((\register_file1|Mux21~17_combout ))) # (!\register_file1|Mux21~15_combout  & (\register_file1|Mux21~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux21~15_combout ))))

	.dataa(\register_file1|Mux21~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux21~15_combout ),
	.datad(\register_file1|Mux21~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux21~19 (
// Equation(s):
// \register_file1|Mux21~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux21~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux21~18_combout )))

	.dataa(\register_file1|Mux21~9_combout ),
	.datab(\register_file1|Mux21~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux21~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[10] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux21~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [10]));

cycloneii_lcell_comb \register_file1|Mux53~12 (
// Equation(s):
// \register_file1|Mux53~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[5][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[4][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[5][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[4][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~13 (
// Equation(s):
// \register_file1|Mux53~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux53~12_combout  & ((\register_file1|memory[7][10]~regout ))) # (!\register_file1|Mux53~12_combout  & 
// (\register_file1|memory[6][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux53~12_combout ))))

	.dataa(\register_file1|memory[6][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux53~12_combout ),
	.datad(\register_file1|memory[7][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~14 (
// Equation(s):
// \register_file1|Mux53~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\program_memory1|altsyncram_component|auto_generated|q_a [21] & \register_file1|memory[3][10]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|memory[3][10]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~15 (
// Equation(s):
// \register_file1|Mux53~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\program_memory1|altsyncram_component|auto_generated|q_a [22])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [22] & (\register_file1|Mux53~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [22] & ((\register_file1|Mux53~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datab(\register_file1|Mux53~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.datad(\register_file1|Mux53~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~16 (
// Equation(s):
// \register_file1|Mux53~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\program_memory1|altsyncram_component|auto_generated|q_a [20])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [20] & (\register_file1|memory[13][10]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [20] & ((\register_file1|memory[12][10]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datab(\register_file1|memory[13][10]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.datad(\register_file1|memory[12][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~17 (
// Equation(s):
// \register_file1|Mux53~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [21] & ((\register_file1|Mux53~16_combout  & ((\register_file1|memory[15][10]~regout ))) # (!\register_file1|Mux53~16_combout  & 
// (\register_file1|memory[14][10]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [21] & (((\register_file1|Mux53~16_combout ))))

	.dataa(\register_file1|memory[14][10]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.datac(\register_file1|Mux53~16_combout ),
	.datad(\register_file1|memory[15][10]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~18 (
// Equation(s):
// \register_file1|Mux53~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [23] & ((\register_file1|Mux53~15_combout  & ((\register_file1|Mux53~17_combout ))) # (!\register_file1|Mux53~15_combout  & (\register_file1|Mux53~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [23] & (((\register_file1|Mux53~15_combout ))))

	.dataa(\register_file1|Mux53~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.datac(\register_file1|Mux53~15_combout ),
	.datad(\register_file1|Mux53~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux53~19 (
// Equation(s):
// \register_file1|Mux53~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [24] & (\register_file1|Mux53~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [24] & ((\register_file1|Mux53~18_combout )))

	.dataa(\register_file1|Mux53~9_combout ),
	.datab(\register_file1|Mux53~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\register_file1|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux53~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs2[10] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux53~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs2 [10]));

cycloneii_lcell_comb \alu1|Mux10~0 (
// Equation(s):
// \alu1|Mux10~0_combout  = (\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & (\register_file1|rs1 [10] & \register_file1|rs2 [10])) # (!\alu1|Mux14~0_combout  & ((\register_file1|rs1 [10]) # (\register_file1|rs2 [10]))))) # (!\alu1|Mux14~1_combout  & 
// ((\register_file1|rs1 [10] $ (\register_file1|rs2 [10])) # (!\alu1|Mux14~0_combout )))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\register_file1|rs1 [10]),
	.datad(\register_file1|rs2 [10]),
	.cin(gnd),
	.combout(\alu1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux10~0 .lut_mask = 16'hB771;
defparam \alu1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Add0~33 (
// Equation(s):
// \alu1|Add0~33_combout  = (\alu1|Add0~32_combout  & ((\register_file1|rs1 [10] & (\alu1|Add0~31  & VCC)) # (!\register_file1|rs1 [10] & (!\alu1|Add0~31 )))) # (!\alu1|Add0~32_combout  & ((\register_file1|rs1 [10] & (!\alu1|Add0~31 )) # 
// (!\register_file1|rs1 [10] & ((\alu1|Add0~31 ) # (GND)))))
// \alu1|Add0~34  = CARRY((\alu1|Add0~32_combout  & (!\register_file1|rs1 [10] & !\alu1|Add0~31 )) # (!\alu1|Add0~32_combout  & ((!\alu1|Add0~31 ) # (!\register_file1|rs1 [10]))))

	.dataa(\alu1|Add0~32_combout ),
	.datab(\register_file1|rs1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~31 ),
	.combout(\alu1|Add0~33_combout ),
	.cout(\alu1|Add0~34 ));
// synopsys translate_off
defparam \alu1|Add0~33 .lut_mask = 16'h9617;
defparam \alu1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux10~1 (
// Equation(s):
// \alu1|Mux10~1_combout  = (\alu1|Mux10~0_combout  & ((\alu1|Mux14~1_combout ) # ((\alu1|Mux14~0_combout ) # (\alu1|Add0~33_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux10~0_combout ),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Add0~33_combout ),
	.cin(gnd),
	.combout(\alu1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux10~1 .lut_mask = 16'hCCC8;
defparam \alu1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[10] (
// Equation(s):
// \alu1|out_alu [10] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [10]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux10~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux10~1_combout ),
	.datac(\alu1|out_alu [10]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [10]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[10] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[10] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux20~12 (
// Equation(s):
// \register_file1|Mux20~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux20~13 (
// Equation(s):
// \register_file1|Mux20~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux20~12_combout  & ((\register_file1|memory[11][11]~regout ))) # (!\register_file1|Mux20~12_combout  & 
// (\register_file1|memory[10][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux20~12_combout ))))

	.dataa(\register_file1|memory[10][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux20~12_combout ),
	.datad(\register_file1|memory[11][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux20~14 (
// Equation(s):
// \register_file1|Mux20~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][11]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][11]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~15 (
// Equation(s):
// \register_file1|Mux20~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux20~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux20~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux20~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux20~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][11]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux20~16 (
// Equation(s):
// \register_file1|Mux20~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][11]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][11]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][11]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][11] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][11]~regout ));

cycloneii_lcell_comb \register_file1|Mux20~17 (
// Equation(s):
// \register_file1|Mux20~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux20~16_combout  & ((\register_file1|memory[15][11]~regout ))) # (!\register_file1|Mux20~16_combout  & 
// (\register_file1|memory[13][11]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux20~16_combout ))))

	.dataa(\register_file1|memory[13][11]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux20~16_combout ),
	.datad(\register_file1|memory[15][11]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~18 (
// Equation(s):
// \register_file1|Mux20~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux20~15_combout  & ((\register_file1|Mux20~17_combout ))) # (!\register_file1|Mux20~15_combout  & (\register_file1|Mux20~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux20~15_combout ))))

	.dataa(\register_file1|Mux20~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux20~15_combout ),
	.datad(\register_file1|Mux20~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux20~19 (
// Equation(s):
// \register_file1|Mux20~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux20~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux20~18_combout )))

	.dataa(\register_file1|Mux20~9_combout ),
	.datab(\register_file1|Mux20~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux20~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[11] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux20~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [11]));

cycloneii_lcell_comb \alu1|Add0~36 (
// Equation(s):
// \alu1|Add0~36_combout  = ((\alu1|Add0~35_combout  $ (\register_file1|rs1 [11] $ (!\alu1|Add0~34 )))) # (GND)
// \alu1|Add0~37  = CARRY((\alu1|Add0~35_combout  & ((\register_file1|rs1 [11]) # (!\alu1|Add0~34 ))) # (!\alu1|Add0~35_combout  & (\register_file1|rs1 [11] & !\alu1|Add0~34 )))

	.dataa(\alu1|Add0~35_combout ),
	.datab(\register_file1|rs1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~34 ),
	.combout(\alu1|Add0~36_combout ),
	.cout(\alu1|Add0~37 ));
// synopsys translate_off
defparam \alu1|Add0~36 .lut_mask = 16'h698E;
defparam \alu1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux11~0 (
// Equation(s):
// \alu1|Mux11~0_combout  = (\register_file1|rs2 [11] & ((\register_file1|rs1 [11] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [11] & ((\register_file1|rs1 [11] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [11] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [11]),
	.datab(\register_file1|rs1 [11]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux11~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux11~1 (
// Equation(s):
// \alu1|Mux11~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux11~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux11~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~36_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~36_combout ),
	.datad(\alu1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux11~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[11] (
// Equation(s):
// \alu1|out_alu [11] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [11]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux11~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux11~1_combout ),
	.datac(\alu1|out_alu [11]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [11]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[11] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[11] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux19~12 (
// Equation(s):
// \register_file1|Mux19~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux19~13 (
// Equation(s):
// \register_file1|Mux19~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux19~12_combout  & ((\register_file1|memory[7][12]~regout ))) # (!\register_file1|Mux19~12_combout  & 
// (\register_file1|memory[6][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux19~12_combout ))))

	.dataa(\register_file1|memory[6][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux19~12_combout ),
	.datad(\register_file1|memory[7][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux19~14 (
// Equation(s):
// \register_file1|Mux19~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][12]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][12]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~15 (
// Equation(s):
// \register_file1|Mux19~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux19~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux19~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux19~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux19~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][12]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux19~16 (
// Equation(s):
// \register_file1|Mux19~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][12]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][12]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][12]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][12] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][12]~regout ));

cycloneii_lcell_comb \register_file1|Mux19~17 (
// Equation(s):
// \register_file1|Mux19~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux19~16_combout  & ((\register_file1|memory[15][12]~regout ))) # (!\register_file1|Mux19~16_combout  & 
// (\register_file1|memory[14][12]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux19~16_combout ))))

	.dataa(\register_file1|memory[14][12]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux19~16_combout ),
	.datad(\register_file1|memory[15][12]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~18 (
// Equation(s):
// \register_file1|Mux19~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux19~15_combout  & ((\register_file1|Mux19~17_combout ))) # (!\register_file1|Mux19~15_combout  & (\register_file1|Mux19~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux19~15_combout ))))

	.dataa(\register_file1|Mux19~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux19~15_combout ),
	.datad(\register_file1|Mux19~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux19~19 (
// Equation(s):
// \register_file1|Mux19~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux19~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux19~18_combout )))

	.dataa(\register_file1|Mux19~9_combout ),
	.datab(\register_file1|Mux19~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux19~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[12] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux19~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [12]));

cycloneii_lcell_comb \alu1|Add0~39 (
// Equation(s):
// \alu1|Add0~39_combout  = (\alu1|Add0~38_combout  & ((\register_file1|rs1 [12] & (\alu1|Add0~37  & VCC)) # (!\register_file1|rs1 [12] & (!\alu1|Add0~37 )))) # (!\alu1|Add0~38_combout  & ((\register_file1|rs1 [12] & (!\alu1|Add0~37 )) # 
// (!\register_file1|rs1 [12] & ((\alu1|Add0~37 ) # (GND)))))
// \alu1|Add0~40  = CARRY((\alu1|Add0~38_combout  & (!\register_file1|rs1 [12] & !\alu1|Add0~37 )) # (!\alu1|Add0~38_combout  & ((!\alu1|Add0~37 ) # (!\register_file1|rs1 [12]))))

	.dataa(\alu1|Add0~38_combout ),
	.datab(\register_file1|rs1 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~37 ),
	.combout(\alu1|Add0~39_combout ),
	.cout(\alu1|Add0~40 ));
// synopsys translate_off
defparam \alu1|Add0~39 .lut_mask = 16'h9617;
defparam \alu1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux12~0 (
// Equation(s):
// \alu1|Mux12~0_combout  = (\register_file1|rs2 [12] & ((\register_file1|rs1 [12] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [12] & ((\register_file1|rs1 [12] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [12] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [12]),
	.datab(\register_file1|rs1 [12]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux12~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux12~1 (
// Equation(s):
// \alu1|Mux12~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux12~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux12~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~39_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~39_combout ),
	.datad(\alu1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux12~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[12] (
// Equation(s):
// \alu1|out_alu [12] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [12]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux12~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux12~1_combout ),
	.datac(\alu1|out_alu [12]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [12]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[12] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[12] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux18~12 (
// Equation(s):
// \register_file1|Mux18~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux18~13 (
// Equation(s):
// \register_file1|Mux18~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux18~12_combout  & ((\register_file1|memory[11][13]~regout ))) # (!\register_file1|Mux18~12_combout  & 
// (\register_file1|memory[10][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux18~12_combout ))))

	.dataa(\register_file1|memory[10][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux18~12_combout ),
	.datad(\register_file1|memory[11][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux18~14 (
// Equation(s):
// \register_file1|Mux18~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][13]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][13]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~15 (
// Equation(s):
// \register_file1|Mux18~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux18~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux18~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux18~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux18~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][13]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux18~16 (
// Equation(s):
// \register_file1|Mux18~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][13]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][13]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][13]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][13] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][13]~regout ));

cycloneii_lcell_comb \register_file1|Mux18~17 (
// Equation(s):
// \register_file1|Mux18~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux18~16_combout  & ((\register_file1|memory[15][13]~regout ))) # (!\register_file1|Mux18~16_combout  & 
// (\register_file1|memory[13][13]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux18~16_combout ))))

	.dataa(\register_file1|memory[13][13]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux18~16_combout ),
	.datad(\register_file1|memory[15][13]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~18 (
// Equation(s):
// \register_file1|Mux18~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux18~15_combout  & ((\register_file1|Mux18~17_combout ))) # (!\register_file1|Mux18~15_combout  & (\register_file1|Mux18~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux18~15_combout ))))

	.dataa(\register_file1|Mux18~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux18~15_combout ),
	.datad(\register_file1|Mux18~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux18~19 (
// Equation(s):
// \register_file1|Mux18~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux18~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux18~18_combout )))

	.dataa(\register_file1|Mux18~9_combout ),
	.datab(\register_file1|Mux18~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux18~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[13] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux18~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [13]));

cycloneii_lcell_comb \alu1|Add0~42 (
// Equation(s):
// \alu1|Add0~42_combout  = ((\alu1|Add0~41_combout  $ (\register_file1|rs1 [13] $ (!\alu1|Add0~40 )))) # (GND)
// \alu1|Add0~43  = CARRY((\alu1|Add0~41_combout  & ((\register_file1|rs1 [13]) # (!\alu1|Add0~40 ))) # (!\alu1|Add0~41_combout  & (\register_file1|rs1 [13] & !\alu1|Add0~40 )))

	.dataa(\alu1|Add0~41_combout ),
	.datab(\register_file1|rs1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~40 ),
	.combout(\alu1|Add0~42_combout ),
	.cout(\alu1|Add0~43 ));
// synopsys translate_off
defparam \alu1|Add0~42 .lut_mask = 16'h698E;
defparam \alu1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux13~0 (
// Equation(s):
// \alu1|Mux13~0_combout  = (\register_file1|rs2 [13] & ((\register_file1|rs1 [13] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [13] & ((\register_file1|rs1 [13] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [13] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [13]),
	.datab(\register_file1|rs1 [13]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux13~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux13~1 (
// Equation(s):
// \alu1|Mux13~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux13~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux13~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~42_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~42_combout ),
	.datad(\alu1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux13~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[13] (
// Equation(s):
// \alu1|out_alu [13] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [13]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux13~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux13~1_combout ),
	.datac(\alu1|out_alu [13]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [13]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[13] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[13] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux17~12 (
// Equation(s):
// \register_file1|Mux17~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux17~13 (
// Equation(s):
// \register_file1|Mux17~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux17~12_combout  & ((\register_file1|memory[7][14]~regout ))) # (!\register_file1|Mux17~12_combout  & 
// (\register_file1|memory[6][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux17~12_combout ))))

	.dataa(\register_file1|memory[6][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux17~12_combout ),
	.datad(\register_file1|memory[7][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux17~14 (
// Equation(s):
// \register_file1|Mux17~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][14]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][14]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~15 (
// Equation(s):
// \register_file1|Mux17~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux17~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux17~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux17~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux17~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][14]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux17~16 (
// Equation(s):
// \register_file1|Mux17~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][14]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][14]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][14]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][14] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][14]~regout ));

cycloneii_lcell_comb \register_file1|Mux17~17 (
// Equation(s):
// \register_file1|Mux17~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux17~16_combout  & ((\register_file1|memory[15][14]~regout ))) # (!\register_file1|Mux17~16_combout  & 
// (\register_file1|memory[14][14]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux17~16_combout ))))

	.dataa(\register_file1|memory[14][14]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux17~16_combout ),
	.datad(\register_file1|memory[15][14]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~18 (
// Equation(s):
// \register_file1|Mux17~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux17~15_combout  & ((\register_file1|Mux17~17_combout ))) # (!\register_file1|Mux17~15_combout  & (\register_file1|Mux17~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux17~15_combout ))))

	.dataa(\register_file1|Mux17~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux17~15_combout ),
	.datad(\register_file1|Mux17~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux17~19 (
// Equation(s):
// \register_file1|Mux17~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux17~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux17~18_combout )))

	.dataa(\register_file1|Mux17~9_combout ),
	.datab(\register_file1|Mux17~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux17~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[14] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux17~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [14]));

cycloneii_lcell_comb \alu1|Add0~45 (
// Equation(s):
// \alu1|Add0~45_combout  = (\alu1|Add0~44_combout  & ((\register_file1|rs1 [14] & (\alu1|Add0~43  & VCC)) # (!\register_file1|rs1 [14] & (!\alu1|Add0~43 )))) # (!\alu1|Add0~44_combout  & ((\register_file1|rs1 [14] & (!\alu1|Add0~43 )) # 
// (!\register_file1|rs1 [14] & ((\alu1|Add0~43 ) # (GND)))))
// \alu1|Add0~46  = CARRY((\alu1|Add0~44_combout  & (!\register_file1|rs1 [14] & !\alu1|Add0~43 )) # (!\alu1|Add0~44_combout  & ((!\alu1|Add0~43 ) # (!\register_file1|rs1 [14]))))

	.dataa(\alu1|Add0~44_combout ),
	.datab(\register_file1|rs1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~43 ),
	.combout(\alu1|Add0~45_combout ),
	.cout(\alu1|Add0~46 ));
// synopsys translate_off
defparam \alu1|Add0~45 .lut_mask = 16'h9617;
defparam \alu1|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux14~2 (
// Equation(s):
// \alu1|Mux14~2_combout  = (\register_file1|rs2 [14] & ((\register_file1|rs1 [14] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [14] & ((\register_file1|rs1 [14] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [14] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [14]),
	.datab(\register_file1|rs1 [14]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux14~2 .lut_mask = 16'h8E6F;
defparam \alu1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux14~3 (
// Equation(s):
// \alu1|Mux14~3_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux14~2_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux14~2_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~45_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~45_combout ),
	.datad(\alu1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\alu1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux14~3 .lut_mask = 16'hFE10;
defparam \alu1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[14] (
// Equation(s):
// \alu1|out_alu [14] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [14]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux14~3_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux14~3_combout ),
	.datac(\alu1|out_alu [14]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [14]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[14] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[14] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux16~12 (
// Equation(s):
// \register_file1|Mux16~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux16~13 (
// Equation(s):
// \register_file1|Mux16~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux16~12_combout  & ((\register_file1|memory[11][15]~regout ))) # (!\register_file1|Mux16~12_combout  & 
// (\register_file1|memory[10][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux16~12_combout ))))

	.dataa(\register_file1|memory[10][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux16~12_combout ),
	.datad(\register_file1|memory[11][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux16~14 (
// Equation(s):
// \register_file1|Mux16~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][15]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][15]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~15 (
// Equation(s):
// \register_file1|Mux16~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux16~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux16~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux16~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux16~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][15]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux16~16 (
// Equation(s):
// \register_file1|Mux16~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][15]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][15]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][15]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][15] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][15]~regout ));

cycloneii_lcell_comb \register_file1|Mux16~17 (
// Equation(s):
// \register_file1|Mux16~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux16~16_combout  & ((\register_file1|memory[15][15]~regout ))) # (!\register_file1|Mux16~16_combout  & 
// (\register_file1|memory[13][15]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux16~16_combout ))))

	.dataa(\register_file1|memory[13][15]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux16~16_combout ),
	.datad(\register_file1|memory[15][15]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~18 (
// Equation(s):
// \register_file1|Mux16~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux16~15_combout  & ((\register_file1|Mux16~17_combout ))) # (!\register_file1|Mux16~15_combout  & (\register_file1|Mux16~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux16~15_combout ))))

	.dataa(\register_file1|Mux16~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux16~15_combout ),
	.datad(\register_file1|Mux16~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux16~19 (
// Equation(s):
// \register_file1|Mux16~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux16~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux16~18_combout )))

	.dataa(\register_file1|Mux16~9_combout ),
	.datab(\register_file1|Mux16~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux16~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[15] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux16~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [15]));

cycloneii_lcell_comb \alu1|Add0~48 (
// Equation(s):
// \alu1|Add0~48_combout  = ((\alu1|Add0~47_combout  $ (\register_file1|rs1 [15] $ (!\alu1|Add0~46 )))) # (GND)
// \alu1|Add0~49  = CARRY((\alu1|Add0~47_combout  & ((\register_file1|rs1 [15]) # (!\alu1|Add0~46 ))) # (!\alu1|Add0~47_combout  & (\register_file1|rs1 [15] & !\alu1|Add0~46 )))

	.dataa(\alu1|Add0~47_combout ),
	.datab(\register_file1|rs1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~46 ),
	.combout(\alu1|Add0~48_combout ),
	.cout(\alu1|Add0~49 ));
// synopsys translate_off
defparam \alu1|Add0~48 .lut_mask = 16'h698E;
defparam \alu1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux15~0 (
// Equation(s):
// \alu1|Mux15~0_combout  = (\register_file1|rs2 [15] & ((\register_file1|rs1 [15] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [15] & ((\register_file1|rs1 [15] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [15] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [15]),
	.datab(\register_file1|rs1 [15]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux15~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux15~1 (
// Equation(s):
// \alu1|Mux15~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux15~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux15~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~48_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~48_combout ),
	.datad(\alu1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux15~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[15] (
// Equation(s):
// \alu1|out_alu [15] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [15]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux15~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux15~1_combout ),
	.datac(\alu1|out_alu [15]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [15]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[15] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[15] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux15~12 (
// Equation(s):
// \register_file1|Mux15~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux15~13 (
// Equation(s):
// \register_file1|Mux15~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux15~12_combout  & ((\register_file1|memory[7][16]~regout ))) # (!\register_file1|Mux15~12_combout  & 
// (\register_file1|memory[6][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux15~12_combout ))))

	.dataa(\register_file1|memory[6][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux15~12_combout ),
	.datad(\register_file1|memory[7][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux15~14 (
// Equation(s):
// \register_file1|Mux15~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][16]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][16]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~15 (
// Equation(s):
// \register_file1|Mux15~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux15~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux15~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux15~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux15~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][16]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux15~16 (
// Equation(s):
// \register_file1|Mux15~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][16]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][16]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][16]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][16] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [16]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][16]~regout ));

cycloneii_lcell_comb \register_file1|Mux15~17 (
// Equation(s):
// \register_file1|Mux15~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux15~16_combout  & ((\register_file1|memory[15][16]~regout ))) # (!\register_file1|Mux15~16_combout  & 
// (\register_file1|memory[14][16]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux15~16_combout ))))

	.dataa(\register_file1|memory[14][16]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux15~16_combout ),
	.datad(\register_file1|memory[15][16]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~18 (
// Equation(s):
// \register_file1|Mux15~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux15~15_combout  & ((\register_file1|Mux15~17_combout ))) # (!\register_file1|Mux15~15_combout  & (\register_file1|Mux15~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux15~15_combout ))))

	.dataa(\register_file1|Mux15~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux15~15_combout ),
	.datad(\register_file1|Mux15~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux15~19 (
// Equation(s):
// \register_file1|Mux15~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux15~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux15~18_combout )))

	.dataa(\register_file1|Mux15~9_combout ),
	.datab(\register_file1|Mux15~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux15~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[16] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux15~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [16]));

cycloneii_lcell_comb \alu1|Add0~51 (
// Equation(s):
// \alu1|Add0~51_combout  = (\alu1|Add0~50_combout  & ((\register_file1|rs1 [16] & (\alu1|Add0~49  & VCC)) # (!\register_file1|rs1 [16] & (!\alu1|Add0~49 )))) # (!\alu1|Add0~50_combout  & ((\register_file1|rs1 [16] & (!\alu1|Add0~49 )) # 
// (!\register_file1|rs1 [16] & ((\alu1|Add0~49 ) # (GND)))))
// \alu1|Add0~52  = CARRY((\alu1|Add0~50_combout  & (!\register_file1|rs1 [16] & !\alu1|Add0~49 )) # (!\alu1|Add0~50_combout  & ((!\alu1|Add0~49 ) # (!\register_file1|rs1 [16]))))

	.dataa(\alu1|Add0~50_combout ),
	.datab(\register_file1|rs1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~49 ),
	.combout(\alu1|Add0~51_combout ),
	.cout(\alu1|Add0~52 ));
// synopsys translate_off
defparam \alu1|Add0~51 .lut_mask = 16'h9617;
defparam \alu1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux16~0 (
// Equation(s):
// \alu1|Mux16~0_combout  = (\register_file1|rs2 [16] & ((\register_file1|rs1 [16] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [16] & ((\register_file1|rs1 [16] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [16] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [16]),
	.datab(\register_file1|rs1 [16]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux16~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux16~1 (
// Equation(s):
// \alu1|Mux16~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux16~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux16~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~51_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~51_combout ),
	.datad(\alu1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux16~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[16] (
// Equation(s):
// \alu1|out_alu [16] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [16]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux16~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux16~1_combout ),
	.datac(\alu1|out_alu [16]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [16]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[16] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[16] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux14~12 (
// Equation(s):
// \register_file1|Mux14~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux14~13 (
// Equation(s):
// \register_file1|Mux14~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux14~12_combout  & ((\register_file1|memory[11][17]~regout ))) # (!\register_file1|Mux14~12_combout  & 
// (\register_file1|memory[10][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux14~12_combout ))))

	.dataa(\register_file1|memory[10][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux14~12_combout ),
	.datad(\register_file1|memory[11][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux14~14 (
// Equation(s):
// \register_file1|Mux14~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][17]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][17]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~15 (
// Equation(s):
// \register_file1|Mux14~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux14~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux14~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux14~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux14~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][17]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux14~16 (
// Equation(s):
// \register_file1|Mux14~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][17]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][17]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][17]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][17] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [17]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][17]~regout ));

cycloneii_lcell_comb \register_file1|Mux14~17 (
// Equation(s):
// \register_file1|Mux14~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux14~16_combout  & ((\register_file1|memory[15][17]~regout ))) # (!\register_file1|Mux14~16_combout  & 
// (\register_file1|memory[13][17]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux14~16_combout ))))

	.dataa(\register_file1|memory[13][17]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux14~16_combout ),
	.datad(\register_file1|memory[15][17]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~18 (
// Equation(s):
// \register_file1|Mux14~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux14~15_combout  & ((\register_file1|Mux14~17_combout ))) # (!\register_file1|Mux14~15_combout  & (\register_file1|Mux14~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux14~15_combout ))))

	.dataa(\register_file1|Mux14~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux14~15_combout ),
	.datad(\register_file1|Mux14~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux14~19 (
// Equation(s):
// \register_file1|Mux14~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux14~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux14~18_combout )))

	.dataa(\register_file1|Mux14~9_combout ),
	.datab(\register_file1|Mux14~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux14~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[17] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux14~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [17]));

cycloneii_lcell_comb \alu1|Add0~54 (
// Equation(s):
// \alu1|Add0~54_combout  = ((\alu1|Add0~53_combout  $ (\register_file1|rs1 [17] $ (!\alu1|Add0~52 )))) # (GND)
// \alu1|Add0~55  = CARRY((\alu1|Add0~53_combout  & ((\register_file1|rs1 [17]) # (!\alu1|Add0~52 ))) # (!\alu1|Add0~53_combout  & (\register_file1|rs1 [17] & !\alu1|Add0~52 )))

	.dataa(\alu1|Add0~53_combout ),
	.datab(\register_file1|rs1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~52 ),
	.combout(\alu1|Add0~54_combout ),
	.cout(\alu1|Add0~55 ));
// synopsys translate_off
defparam \alu1|Add0~54 .lut_mask = 16'h698E;
defparam \alu1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux17~0 (
// Equation(s):
// \alu1|Mux17~0_combout  = (\register_file1|rs2 [17] & ((\register_file1|rs1 [17] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [17] & ((\register_file1|rs1 [17] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [17] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [17]),
	.datab(\register_file1|rs1 [17]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux17~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux17~1 (
// Equation(s):
// \alu1|Mux17~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux17~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux17~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~54_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~54_combout ),
	.datad(\alu1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux17~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[17] (
// Equation(s):
// \alu1|out_alu [17] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [17]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux17~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux17~1_combout ),
	.datac(\alu1|out_alu [17]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [17]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[17] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[17] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux13~12 (
// Equation(s):
// \register_file1|Mux13~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux13~13 (
// Equation(s):
// \register_file1|Mux13~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux13~12_combout  & ((\register_file1|memory[7][18]~regout ))) # (!\register_file1|Mux13~12_combout  & 
// (\register_file1|memory[6][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux13~12_combout ))))

	.dataa(\register_file1|memory[6][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux13~12_combout ),
	.datad(\register_file1|memory[7][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux13~14 (
// Equation(s):
// \register_file1|Mux13~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][18]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][18]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~15 (
// Equation(s):
// \register_file1|Mux13~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux13~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux13~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux13~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux13~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][18]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux13~16 (
// Equation(s):
// \register_file1|Mux13~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][18]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][18]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][18]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][18] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [18]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][18]~regout ));

cycloneii_lcell_comb \register_file1|Mux13~17 (
// Equation(s):
// \register_file1|Mux13~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux13~16_combout  & ((\register_file1|memory[15][18]~regout ))) # (!\register_file1|Mux13~16_combout  & 
// (\register_file1|memory[14][18]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux13~16_combout ))))

	.dataa(\register_file1|memory[14][18]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux13~16_combout ),
	.datad(\register_file1|memory[15][18]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~18 (
// Equation(s):
// \register_file1|Mux13~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux13~15_combout  & ((\register_file1|Mux13~17_combout ))) # (!\register_file1|Mux13~15_combout  & (\register_file1|Mux13~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux13~15_combout ))))

	.dataa(\register_file1|Mux13~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux13~15_combout ),
	.datad(\register_file1|Mux13~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux13~19 (
// Equation(s):
// \register_file1|Mux13~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux13~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux13~18_combout )))

	.dataa(\register_file1|Mux13~9_combout ),
	.datab(\register_file1|Mux13~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux13~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[18] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux13~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [18]));

cycloneii_lcell_comb \alu1|Add0~57 (
// Equation(s):
// \alu1|Add0~57_combout  = (\alu1|Add0~56_combout  & ((\register_file1|rs1 [18] & (\alu1|Add0~55  & VCC)) # (!\register_file1|rs1 [18] & (!\alu1|Add0~55 )))) # (!\alu1|Add0~56_combout  & ((\register_file1|rs1 [18] & (!\alu1|Add0~55 )) # 
// (!\register_file1|rs1 [18] & ((\alu1|Add0~55 ) # (GND)))))
// \alu1|Add0~58  = CARRY((\alu1|Add0~56_combout  & (!\register_file1|rs1 [18] & !\alu1|Add0~55 )) # (!\alu1|Add0~56_combout  & ((!\alu1|Add0~55 ) # (!\register_file1|rs1 [18]))))

	.dataa(\alu1|Add0~56_combout ),
	.datab(\register_file1|rs1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~55 ),
	.combout(\alu1|Add0~57_combout ),
	.cout(\alu1|Add0~58 ));
// synopsys translate_off
defparam \alu1|Add0~57 .lut_mask = 16'h9617;
defparam \alu1|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux18~0 (
// Equation(s):
// \alu1|Mux18~0_combout  = (\register_file1|rs2 [18] & ((\register_file1|rs1 [18] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [18] & ((\register_file1|rs1 [18] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [18] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [18]),
	.datab(\register_file1|rs1 [18]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux18~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux18~1 (
// Equation(s):
// \alu1|Mux18~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux18~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux18~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~57_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~57_combout ),
	.datad(\alu1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux18~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[18] (
// Equation(s):
// \alu1|out_alu [18] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [18]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux18~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux18~1_combout ),
	.datac(\alu1|out_alu [18]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [18]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[18] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[18] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux12~12 (
// Equation(s):
// \register_file1|Mux12~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux12~13 (
// Equation(s):
// \register_file1|Mux12~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux12~12_combout  & ((\register_file1|memory[11][19]~regout ))) # (!\register_file1|Mux12~12_combout  & 
// (\register_file1|memory[10][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux12~12_combout ))))

	.dataa(\register_file1|memory[10][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux12~12_combout ),
	.datad(\register_file1|memory[11][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux12~14 (
// Equation(s):
// \register_file1|Mux12~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][19]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][19]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~15 (
// Equation(s):
// \register_file1|Mux12~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux12~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux12~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux12~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux12~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][19]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux12~16 (
// Equation(s):
// \register_file1|Mux12~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][19]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][19]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][19]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][19] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [19]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][19]~regout ));

cycloneii_lcell_comb \register_file1|Mux12~17 (
// Equation(s):
// \register_file1|Mux12~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux12~16_combout  & ((\register_file1|memory[15][19]~regout ))) # (!\register_file1|Mux12~16_combout  & 
// (\register_file1|memory[13][19]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux12~16_combout ))))

	.dataa(\register_file1|memory[13][19]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux12~16_combout ),
	.datad(\register_file1|memory[15][19]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~18 (
// Equation(s):
// \register_file1|Mux12~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux12~15_combout  & ((\register_file1|Mux12~17_combout ))) # (!\register_file1|Mux12~15_combout  & (\register_file1|Mux12~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux12~15_combout ))))

	.dataa(\register_file1|Mux12~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux12~15_combout ),
	.datad(\register_file1|Mux12~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux12~19 (
// Equation(s):
// \register_file1|Mux12~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux12~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux12~18_combout )))

	.dataa(\register_file1|Mux12~9_combout ),
	.datab(\register_file1|Mux12~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux12~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[19] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux12~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [19]));

cycloneii_lcell_comb \alu1|Add0~60 (
// Equation(s):
// \alu1|Add0~60_combout  = ((\alu1|Add0~59_combout  $ (\register_file1|rs1 [19] $ (!\alu1|Add0~58 )))) # (GND)
// \alu1|Add0~61  = CARRY((\alu1|Add0~59_combout  & ((\register_file1|rs1 [19]) # (!\alu1|Add0~58 ))) # (!\alu1|Add0~59_combout  & (\register_file1|rs1 [19] & !\alu1|Add0~58 )))

	.dataa(\alu1|Add0~59_combout ),
	.datab(\register_file1|rs1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~58 ),
	.combout(\alu1|Add0~60_combout ),
	.cout(\alu1|Add0~61 ));
// synopsys translate_off
defparam \alu1|Add0~60 .lut_mask = 16'h698E;
defparam \alu1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux19~0 (
// Equation(s):
// \alu1|Mux19~0_combout  = (\register_file1|rs2 [19] & ((\register_file1|rs1 [19] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [19] & ((\register_file1|rs1 [19] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [19] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [19]),
	.datab(\register_file1|rs1 [19]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux19~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux19~1 (
// Equation(s):
// \alu1|Mux19~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux19~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux19~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~60_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~60_combout ),
	.datad(\alu1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux19~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[19] (
// Equation(s):
// \alu1|out_alu [19] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [19]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux19~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux19~1_combout ),
	.datac(\alu1|out_alu [19]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [19]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[19] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[19] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux11~12 (
// Equation(s):
// \register_file1|Mux11~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux11~13 (
// Equation(s):
// \register_file1|Mux11~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux11~12_combout  & ((\register_file1|memory[7][20]~regout ))) # (!\register_file1|Mux11~12_combout  & 
// (\register_file1|memory[6][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux11~12_combout ))))

	.dataa(\register_file1|memory[6][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux11~12_combout ),
	.datad(\register_file1|memory[7][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux11~14 (
// Equation(s):
// \register_file1|Mux11~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][20]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][20]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~15 (
// Equation(s):
// \register_file1|Mux11~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux11~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux11~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux11~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux11~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][20]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux11~16 (
// Equation(s):
// \register_file1|Mux11~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][20]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][20]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][20]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][20] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [20]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][20]~regout ));

cycloneii_lcell_comb \register_file1|Mux11~17 (
// Equation(s):
// \register_file1|Mux11~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux11~16_combout  & ((\register_file1|memory[15][20]~regout ))) # (!\register_file1|Mux11~16_combout  & 
// (\register_file1|memory[14][20]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux11~16_combout ))))

	.dataa(\register_file1|memory[14][20]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux11~16_combout ),
	.datad(\register_file1|memory[15][20]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~18 (
// Equation(s):
// \register_file1|Mux11~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux11~15_combout  & ((\register_file1|Mux11~17_combout ))) # (!\register_file1|Mux11~15_combout  & (\register_file1|Mux11~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux11~15_combout ))))

	.dataa(\register_file1|Mux11~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux11~15_combout ),
	.datad(\register_file1|Mux11~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux11~19 (
// Equation(s):
// \register_file1|Mux11~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux11~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux11~18_combout )))

	.dataa(\register_file1|Mux11~9_combout ),
	.datab(\register_file1|Mux11~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux11~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[20] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux11~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [20]));

cycloneii_lcell_comb \alu1|Add0~63 (
// Equation(s):
// \alu1|Add0~63_combout  = (\alu1|Add0~62_combout  & ((\register_file1|rs1 [20] & (\alu1|Add0~61  & VCC)) # (!\register_file1|rs1 [20] & (!\alu1|Add0~61 )))) # (!\alu1|Add0~62_combout  & ((\register_file1|rs1 [20] & (!\alu1|Add0~61 )) # 
// (!\register_file1|rs1 [20] & ((\alu1|Add0~61 ) # (GND)))))
// \alu1|Add0~64  = CARRY((\alu1|Add0~62_combout  & (!\register_file1|rs1 [20] & !\alu1|Add0~61 )) # (!\alu1|Add0~62_combout  & ((!\alu1|Add0~61 ) # (!\register_file1|rs1 [20]))))

	.dataa(\alu1|Add0~62_combout ),
	.datab(\register_file1|rs1 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~61 ),
	.combout(\alu1|Add0~63_combout ),
	.cout(\alu1|Add0~64 ));
// synopsys translate_off
defparam \alu1|Add0~63 .lut_mask = 16'h9617;
defparam \alu1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux20~0 (
// Equation(s):
// \alu1|Mux20~0_combout  = (\register_file1|rs2 [20] & ((\register_file1|rs1 [20] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [20] & ((\register_file1|rs1 [20] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [20] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [20]),
	.datab(\register_file1|rs1 [20]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux20~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux20~1 (
// Equation(s):
// \alu1|Mux20~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux20~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux20~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~63_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~63_combout ),
	.datad(\alu1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux20~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[20] (
// Equation(s):
// \alu1|out_alu [20] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [20]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux20~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux20~1_combout ),
	.datac(\alu1|out_alu [20]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [20]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[20] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[20] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux10~12 (
// Equation(s):
// \register_file1|Mux10~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux10~13 (
// Equation(s):
// \register_file1|Mux10~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux10~12_combout  & ((\register_file1|memory[11][21]~regout ))) # (!\register_file1|Mux10~12_combout  & 
// (\register_file1|memory[10][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux10~12_combout ))))

	.dataa(\register_file1|memory[10][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux10~12_combout ),
	.datad(\register_file1|memory[11][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux10~14 (
// Equation(s):
// \register_file1|Mux10~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][21]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][21]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~15 (
// Equation(s):
// \register_file1|Mux10~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux10~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux10~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux10~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux10~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][21]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux10~16 (
// Equation(s):
// \register_file1|Mux10~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][21]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][21]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][21]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][21] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [21]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][21]~regout ));

cycloneii_lcell_comb \register_file1|Mux10~17 (
// Equation(s):
// \register_file1|Mux10~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux10~16_combout  & ((\register_file1|memory[15][21]~regout ))) # (!\register_file1|Mux10~16_combout  & 
// (\register_file1|memory[13][21]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux10~16_combout ))))

	.dataa(\register_file1|memory[13][21]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux10~16_combout ),
	.datad(\register_file1|memory[15][21]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~18 (
// Equation(s):
// \register_file1|Mux10~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux10~15_combout  & ((\register_file1|Mux10~17_combout ))) # (!\register_file1|Mux10~15_combout  & (\register_file1|Mux10~11_combout 
// )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux10~15_combout ))))

	.dataa(\register_file1|Mux10~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux10~15_combout ),
	.datad(\register_file1|Mux10~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux10~19 (
// Equation(s):
// \register_file1|Mux10~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux10~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux10~18_combout )))

	.dataa(\register_file1|Mux10~9_combout ),
	.datab(\register_file1|Mux10~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux10~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[21] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux10~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [21]));

cycloneii_lcell_comb \alu1|Add0~66 (
// Equation(s):
// \alu1|Add0~66_combout  = ((\alu1|Add0~65_combout  $ (\register_file1|rs1 [21] $ (!\alu1|Add0~64 )))) # (GND)
// \alu1|Add0~67  = CARRY((\alu1|Add0~65_combout  & ((\register_file1|rs1 [21]) # (!\alu1|Add0~64 ))) # (!\alu1|Add0~65_combout  & (\register_file1|rs1 [21] & !\alu1|Add0~64 )))

	.dataa(\alu1|Add0~65_combout ),
	.datab(\register_file1|rs1 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~64 ),
	.combout(\alu1|Add0~66_combout ),
	.cout(\alu1|Add0~67 ));
// synopsys translate_off
defparam \alu1|Add0~66 .lut_mask = 16'h698E;
defparam \alu1|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux21~0 (
// Equation(s):
// \alu1|Mux21~0_combout  = (\register_file1|rs2 [21] & ((\register_file1|rs1 [21] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [21] & ((\register_file1|rs1 [21] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [21] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [21]),
	.datab(\register_file1|rs1 [21]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux21~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux21~1 (
// Equation(s):
// \alu1|Mux21~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux21~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux21~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~66_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~66_combout ),
	.datad(\alu1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux21~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[21] (
// Equation(s):
// \alu1|out_alu [21] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [21]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux21~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux21~1_combout ),
	.datac(\alu1|out_alu [21]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [21]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[21] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[21] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux9~12 (
// Equation(s):
// \register_file1|Mux9~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux9~13 (
// Equation(s):
// \register_file1|Mux9~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux9~12_combout  & ((\register_file1|memory[7][22]~regout ))) # (!\register_file1|Mux9~12_combout  & 
// (\register_file1|memory[6][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux9~12_combout ))))

	.dataa(\register_file1|memory[6][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux9~12_combout ),
	.datad(\register_file1|memory[7][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux9~14 (
// Equation(s):
// \register_file1|Mux9~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][22]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][22]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~15 (
// Equation(s):
// \register_file1|Mux9~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux9~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux9~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux9~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux9~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][22]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux9~16 (
// Equation(s):
// \register_file1|Mux9~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][22]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][22]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][22]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][22] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [22]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][22]~regout ));

cycloneii_lcell_comb \register_file1|Mux9~17 (
// Equation(s):
// \register_file1|Mux9~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux9~16_combout  & ((\register_file1|memory[15][22]~regout ))) # (!\register_file1|Mux9~16_combout  & 
// (\register_file1|memory[14][22]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux9~16_combout ))))

	.dataa(\register_file1|memory[14][22]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux9~16_combout ),
	.datad(\register_file1|memory[15][22]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~18 (
// Equation(s):
// \register_file1|Mux9~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux9~15_combout  & ((\register_file1|Mux9~17_combout ))) # (!\register_file1|Mux9~15_combout  & (\register_file1|Mux9~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux9~15_combout ))))

	.dataa(\register_file1|Mux9~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux9~15_combout ),
	.datad(\register_file1|Mux9~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux9~19 (
// Equation(s):
// \register_file1|Mux9~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux9~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux9~18_combout )))

	.dataa(\register_file1|Mux9~9_combout ),
	.datab(\register_file1|Mux9~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux9~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[22] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux9~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [22]));

cycloneii_lcell_comb \alu1|Add0~69 (
// Equation(s):
// \alu1|Add0~69_combout  = (\alu1|Add0~68_combout  & ((\register_file1|rs1 [22] & (\alu1|Add0~67  & VCC)) # (!\register_file1|rs1 [22] & (!\alu1|Add0~67 )))) # (!\alu1|Add0~68_combout  & ((\register_file1|rs1 [22] & (!\alu1|Add0~67 )) # 
// (!\register_file1|rs1 [22] & ((\alu1|Add0~67 ) # (GND)))))
// \alu1|Add0~70  = CARRY((\alu1|Add0~68_combout  & (!\register_file1|rs1 [22] & !\alu1|Add0~67 )) # (!\alu1|Add0~68_combout  & ((!\alu1|Add0~67 ) # (!\register_file1|rs1 [22]))))

	.dataa(\alu1|Add0~68_combout ),
	.datab(\register_file1|rs1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~67 ),
	.combout(\alu1|Add0~69_combout ),
	.cout(\alu1|Add0~70 ));
// synopsys translate_off
defparam \alu1|Add0~69 .lut_mask = 16'h9617;
defparam \alu1|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux22~0 (
// Equation(s):
// \alu1|Mux22~0_combout  = (\register_file1|rs2 [22] & ((\register_file1|rs1 [22] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [22] & ((\register_file1|rs1 [22] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [22] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [22]),
	.datab(\register_file1|rs1 [22]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux22~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux22~1 (
// Equation(s):
// \alu1|Mux22~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux22~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux22~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~69_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~69_combout ),
	.datad(\alu1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux22~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[22] (
// Equation(s):
// \alu1|out_alu [22] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [22]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux22~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux22~1_combout ),
	.datac(\alu1|out_alu [22]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [22]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[22] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[22] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux8~12 (
// Equation(s):
// \register_file1|Mux8~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux8~13 (
// Equation(s):
// \register_file1|Mux8~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux8~12_combout  & ((\register_file1|memory[11][23]~regout ))) # (!\register_file1|Mux8~12_combout  & 
// (\register_file1|memory[10][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux8~12_combout ))))

	.dataa(\register_file1|memory[10][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux8~12_combout ),
	.datad(\register_file1|memory[11][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux8~14 (
// Equation(s):
// \register_file1|Mux8~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][23]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][23]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~15 (
// Equation(s):
// \register_file1|Mux8~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux8~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux8~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux8~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux8~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][23]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux8~16 (
// Equation(s):
// \register_file1|Mux8~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][23]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][23]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][23]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][23] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [23]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][23]~regout ));

cycloneii_lcell_comb \register_file1|Mux8~17 (
// Equation(s):
// \register_file1|Mux8~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux8~16_combout  & ((\register_file1|memory[15][23]~regout ))) # (!\register_file1|Mux8~16_combout  & 
// (\register_file1|memory[13][23]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux8~16_combout ))))

	.dataa(\register_file1|memory[13][23]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux8~16_combout ),
	.datad(\register_file1|memory[15][23]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~18 (
// Equation(s):
// \register_file1|Mux8~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux8~15_combout  & ((\register_file1|Mux8~17_combout ))) # (!\register_file1|Mux8~15_combout  & (\register_file1|Mux8~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux8~15_combout ))))

	.dataa(\register_file1|Mux8~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux8~15_combout ),
	.datad(\register_file1|Mux8~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux8~19 (
// Equation(s):
// \register_file1|Mux8~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux8~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux8~18_combout )))

	.dataa(\register_file1|Mux8~9_combout ),
	.datab(\register_file1|Mux8~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux8~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[23] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux8~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [23]));

cycloneii_lcell_comb \alu1|Add0~72 (
// Equation(s):
// \alu1|Add0~72_combout  = ((\alu1|Add0~71_combout  $ (\register_file1|rs1 [23] $ (!\alu1|Add0~70 )))) # (GND)
// \alu1|Add0~73  = CARRY((\alu1|Add0~71_combout  & ((\register_file1|rs1 [23]) # (!\alu1|Add0~70 ))) # (!\alu1|Add0~71_combout  & (\register_file1|rs1 [23] & !\alu1|Add0~70 )))

	.dataa(\alu1|Add0~71_combout ),
	.datab(\register_file1|rs1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~70 ),
	.combout(\alu1|Add0~72_combout ),
	.cout(\alu1|Add0~73 ));
// synopsys translate_off
defparam \alu1|Add0~72 .lut_mask = 16'h698E;
defparam \alu1|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux23~0 (
// Equation(s):
// \alu1|Mux23~0_combout  = (\register_file1|rs2 [23] & ((\register_file1|rs1 [23] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [23] & ((\register_file1|rs1 [23] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [23] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [23]),
	.datab(\register_file1|rs1 [23]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux23~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux23~1 (
// Equation(s):
// \alu1|Mux23~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux23~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux23~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~72_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~72_combout ),
	.datad(\alu1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux23~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[23] (
// Equation(s):
// \alu1|out_alu [23] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [23]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux23~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux23~1_combout ),
	.datac(\alu1|out_alu [23]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [23]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[23] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[23] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux7~12 (
// Equation(s):
// \register_file1|Mux7~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux7~13 (
// Equation(s):
// \register_file1|Mux7~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux7~12_combout  & ((\register_file1|memory[7][24]~regout ))) # (!\register_file1|Mux7~12_combout  & 
// (\register_file1|memory[6][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux7~12_combout ))))

	.dataa(\register_file1|memory[6][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux7~12_combout ),
	.datad(\register_file1|memory[7][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux7~14 (
// Equation(s):
// \register_file1|Mux7~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][24]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][24]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~15 (
// Equation(s):
// \register_file1|Mux7~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux7~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux7~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux7~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux7~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][24]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux7~16 (
// Equation(s):
// \register_file1|Mux7~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][24]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][24]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][24]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][24] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [24]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][24]~regout ));

cycloneii_lcell_comb \register_file1|Mux7~17 (
// Equation(s):
// \register_file1|Mux7~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux7~16_combout  & ((\register_file1|memory[15][24]~regout ))) # (!\register_file1|Mux7~16_combout  & 
// (\register_file1|memory[14][24]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux7~16_combout ))))

	.dataa(\register_file1|memory[14][24]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux7~16_combout ),
	.datad(\register_file1|memory[15][24]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~18 (
// Equation(s):
// \register_file1|Mux7~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux7~15_combout  & ((\register_file1|Mux7~17_combout ))) # (!\register_file1|Mux7~15_combout  & (\register_file1|Mux7~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux7~15_combout ))))

	.dataa(\register_file1|Mux7~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux7~15_combout ),
	.datad(\register_file1|Mux7~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux7~19 (
// Equation(s):
// \register_file1|Mux7~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux7~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux7~18_combout )))

	.dataa(\register_file1|Mux7~9_combout ),
	.datab(\register_file1|Mux7~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux7~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[24] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux7~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [24]));

cycloneii_lcell_comb \alu1|Add0~75 (
// Equation(s):
// \alu1|Add0~75_combout  = (\alu1|Add0~74_combout  & ((\register_file1|rs1 [24] & (\alu1|Add0~73  & VCC)) # (!\register_file1|rs1 [24] & (!\alu1|Add0~73 )))) # (!\alu1|Add0~74_combout  & ((\register_file1|rs1 [24] & (!\alu1|Add0~73 )) # 
// (!\register_file1|rs1 [24] & ((\alu1|Add0~73 ) # (GND)))))
// \alu1|Add0~76  = CARRY((\alu1|Add0~74_combout  & (!\register_file1|rs1 [24] & !\alu1|Add0~73 )) # (!\alu1|Add0~74_combout  & ((!\alu1|Add0~73 ) # (!\register_file1|rs1 [24]))))

	.dataa(\alu1|Add0~74_combout ),
	.datab(\register_file1|rs1 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~73 ),
	.combout(\alu1|Add0~75_combout ),
	.cout(\alu1|Add0~76 ));
// synopsys translate_off
defparam \alu1|Add0~75 .lut_mask = 16'h9617;
defparam \alu1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux24~0 (
// Equation(s):
// \alu1|Mux24~0_combout  = (\register_file1|rs2 [24] & ((\register_file1|rs1 [24] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [24] & ((\register_file1|rs1 [24] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [24] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [24]),
	.datab(\register_file1|rs1 [24]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux24~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux24~1 (
// Equation(s):
// \alu1|Mux24~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux24~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux24~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~75_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~75_combout ),
	.datad(\alu1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux24~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[24] (
// Equation(s):
// \alu1|out_alu [24] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [24]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux24~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux24~1_combout ),
	.datac(\alu1|out_alu [24]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [24]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[24] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[24] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux6~12 (
// Equation(s):
// \register_file1|Mux6~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux6~13 (
// Equation(s):
// \register_file1|Mux6~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux6~12_combout  & ((\register_file1|memory[11][25]~regout ))) # (!\register_file1|Mux6~12_combout  & 
// (\register_file1|memory[10][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux6~12_combout ))))

	.dataa(\register_file1|memory[10][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux6~12_combout ),
	.datad(\register_file1|memory[11][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux6~14 (
// Equation(s):
// \register_file1|Mux6~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][25]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][25]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~15 (
// Equation(s):
// \register_file1|Mux6~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux6~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux6~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux6~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux6~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][25]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux6~16 (
// Equation(s):
// \register_file1|Mux6~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][25]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][25]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][25]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][25] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [25]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][25]~regout ));

cycloneii_lcell_comb \register_file1|Mux6~17 (
// Equation(s):
// \register_file1|Mux6~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux6~16_combout  & ((\register_file1|memory[15][25]~regout ))) # (!\register_file1|Mux6~16_combout  & 
// (\register_file1|memory[13][25]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux6~16_combout ))))

	.dataa(\register_file1|memory[13][25]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux6~16_combout ),
	.datad(\register_file1|memory[15][25]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~18 (
// Equation(s):
// \register_file1|Mux6~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux6~15_combout  & ((\register_file1|Mux6~17_combout ))) # (!\register_file1|Mux6~15_combout  & (\register_file1|Mux6~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux6~15_combout ))))

	.dataa(\register_file1|Mux6~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux6~15_combout ),
	.datad(\register_file1|Mux6~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux6~19 (
// Equation(s):
// \register_file1|Mux6~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux6~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux6~18_combout )))

	.dataa(\register_file1|Mux6~9_combout ),
	.datab(\register_file1|Mux6~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux6~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[25] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux6~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [25]));

cycloneii_lcell_comb \alu1|Add0~78 (
// Equation(s):
// \alu1|Add0~78_combout  = ((\alu1|Add0~77_combout  $ (\register_file1|rs1 [25] $ (!\alu1|Add0~76 )))) # (GND)
// \alu1|Add0~79  = CARRY((\alu1|Add0~77_combout  & ((\register_file1|rs1 [25]) # (!\alu1|Add0~76 ))) # (!\alu1|Add0~77_combout  & (\register_file1|rs1 [25] & !\alu1|Add0~76 )))

	.dataa(\alu1|Add0~77_combout ),
	.datab(\register_file1|rs1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~76 ),
	.combout(\alu1|Add0~78_combout ),
	.cout(\alu1|Add0~79 ));
// synopsys translate_off
defparam \alu1|Add0~78 .lut_mask = 16'h698E;
defparam \alu1|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux25~0 (
// Equation(s):
// \alu1|Mux25~0_combout  = (\register_file1|rs2 [25] & ((\register_file1|rs1 [25] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [25] & ((\register_file1|rs1 [25] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [25] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [25]),
	.datab(\register_file1|rs1 [25]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux25~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux25~1 (
// Equation(s):
// \alu1|Mux25~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux25~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux25~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~78_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~78_combout ),
	.datad(\alu1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux25~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[25] (
// Equation(s):
// \alu1|out_alu [25] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [25]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux25~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux25~1_combout ),
	.datac(\alu1|out_alu [25]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [25]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[25] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[25] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux5~12 (
// Equation(s):
// \register_file1|Mux5~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux5~13 (
// Equation(s):
// \register_file1|Mux5~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux5~12_combout  & ((\register_file1|memory[7][26]~regout ))) # (!\register_file1|Mux5~12_combout  & 
// (\register_file1|memory[6][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux5~12_combout ))))

	.dataa(\register_file1|memory[6][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux5~12_combout ),
	.datad(\register_file1|memory[7][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux5~14 (
// Equation(s):
// \register_file1|Mux5~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][26]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][26]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~15 (
// Equation(s):
// \register_file1|Mux5~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux5~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux5~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux5~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux5~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][26]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux5~16 (
// Equation(s):
// \register_file1|Mux5~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][26]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][26]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][26]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][26] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [26]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][26]~regout ));

cycloneii_lcell_comb \register_file1|Mux5~17 (
// Equation(s):
// \register_file1|Mux5~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux5~16_combout  & ((\register_file1|memory[15][26]~regout ))) # (!\register_file1|Mux5~16_combout  & 
// (\register_file1|memory[14][26]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux5~16_combout ))))

	.dataa(\register_file1|memory[14][26]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux5~16_combout ),
	.datad(\register_file1|memory[15][26]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~18 (
// Equation(s):
// \register_file1|Mux5~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux5~15_combout  & ((\register_file1|Mux5~17_combout ))) # (!\register_file1|Mux5~15_combout  & (\register_file1|Mux5~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux5~15_combout ))))

	.dataa(\register_file1|Mux5~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux5~15_combout ),
	.datad(\register_file1|Mux5~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux5~19 (
// Equation(s):
// \register_file1|Mux5~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux5~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux5~18_combout )))

	.dataa(\register_file1|Mux5~9_combout ),
	.datab(\register_file1|Mux5~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux5~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[26] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux5~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [26]));

cycloneii_lcell_comb \alu1|Add0~81 (
// Equation(s):
// \alu1|Add0~81_combout  = (\alu1|Add0~80_combout  & ((\register_file1|rs1 [26] & (\alu1|Add0~79  & VCC)) # (!\register_file1|rs1 [26] & (!\alu1|Add0~79 )))) # (!\alu1|Add0~80_combout  & ((\register_file1|rs1 [26] & (!\alu1|Add0~79 )) # 
// (!\register_file1|rs1 [26] & ((\alu1|Add0~79 ) # (GND)))))
// \alu1|Add0~82  = CARRY((\alu1|Add0~80_combout  & (!\register_file1|rs1 [26] & !\alu1|Add0~79 )) # (!\alu1|Add0~80_combout  & ((!\alu1|Add0~79 ) # (!\register_file1|rs1 [26]))))

	.dataa(\alu1|Add0~80_combout ),
	.datab(\register_file1|rs1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~79 ),
	.combout(\alu1|Add0~81_combout ),
	.cout(\alu1|Add0~82 ));
// synopsys translate_off
defparam \alu1|Add0~81 .lut_mask = 16'h9617;
defparam \alu1|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux26~0 (
// Equation(s):
// \alu1|Mux26~0_combout  = (\register_file1|rs2 [26] & ((\register_file1|rs1 [26] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [26] & ((\register_file1|rs1 [26] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [26] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [26]),
	.datab(\register_file1|rs1 [26]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux26~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux26~1 (
// Equation(s):
// \alu1|Mux26~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux26~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux26~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~81_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~81_combout ),
	.datad(\alu1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux26~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[26] (
// Equation(s):
// \alu1|out_alu [26] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [26]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux26~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux26~1_combout ),
	.datac(\alu1|out_alu [26]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [26]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[26] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[26] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux4~12 (
// Equation(s):
// \register_file1|Mux4~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux4~13 (
// Equation(s):
// \register_file1|Mux4~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux4~12_combout  & ((\register_file1|memory[11][27]~regout ))) # (!\register_file1|Mux4~12_combout  & 
// (\register_file1|memory[10][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux4~12_combout ))))

	.dataa(\register_file1|memory[10][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux4~12_combout ),
	.datad(\register_file1|memory[11][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux4~14 (
// Equation(s):
// \register_file1|Mux4~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][27]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][27]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~15 (
// Equation(s):
// \register_file1|Mux4~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux4~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux4~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux4~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux4~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][27]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux4~16 (
// Equation(s):
// \register_file1|Mux4~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][27]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][27]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][27]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][27] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [27]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][27]~regout ));

cycloneii_lcell_comb \register_file1|Mux4~17 (
// Equation(s):
// \register_file1|Mux4~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux4~16_combout  & ((\register_file1|memory[15][27]~regout ))) # (!\register_file1|Mux4~16_combout  & 
// (\register_file1|memory[13][27]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux4~16_combout ))))

	.dataa(\register_file1|memory[13][27]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux4~16_combout ),
	.datad(\register_file1|memory[15][27]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~18 (
// Equation(s):
// \register_file1|Mux4~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux4~15_combout  & ((\register_file1|Mux4~17_combout ))) # (!\register_file1|Mux4~15_combout  & (\register_file1|Mux4~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux4~15_combout ))))

	.dataa(\register_file1|Mux4~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux4~15_combout ),
	.datad(\register_file1|Mux4~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux4~19 (
// Equation(s):
// \register_file1|Mux4~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux4~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux4~18_combout )))

	.dataa(\register_file1|Mux4~9_combout ),
	.datab(\register_file1|Mux4~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux4~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[27] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux4~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [27]));

cycloneii_lcell_comb \alu1|Add0~84 (
// Equation(s):
// \alu1|Add0~84_combout  = ((\alu1|Add0~83_combout  $ (\register_file1|rs1 [27] $ (!\alu1|Add0~82 )))) # (GND)
// \alu1|Add0~85  = CARRY((\alu1|Add0~83_combout  & ((\register_file1|rs1 [27]) # (!\alu1|Add0~82 ))) # (!\alu1|Add0~83_combout  & (\register_file1|rs1 [27] & !\alu1|Add0~82 )))

	.dataa(\alu1|Add0~83_combout ),
	.datab(\register_file1|rs1 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~82 ),
	.combout(\alu1|Add0~84_combout ),
	.cout(\alu1|Add0~85 ));
// synopsys translate_off
defparam \alu1|Add0~84 .lut_mask = 16'h698E;
defparam \alu1|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux27~0 (
// Equation(s):
// \alu1|Mux27~0_combout  = (\register_file1|rs2 [27] & ((\register_file1|rs1 [27] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [27] & ((\register_file1|rs1 [27] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [27] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [27]),
	.datab(\register_file1|rs1 [27]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux27~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux27~1 (
// Equation(s):
// \alu1|Mux27~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux27~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux27~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~84_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~84_combout ),
	.datad(\alu1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux27~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[27] (
// Equation(s):
// \alu1|out_alu [27] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [27]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux27~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux27~1_combout ),
	.datac(\alu1|out_alu [27]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [27]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[27] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[27] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux3~12 (
// Equation(s):
// \register_file1|Mux3~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux3~13 (
// Equation(s):
// \register_file1|Mux3~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux3~12_combout  & ((\register_file1|memory[7][28]~regout ))) # (!\register_file1|Mux3~12_combout  & 
// (\register_file1|memory[6][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux3~12_combout ))))

	.dataa(\register_file1|memory[6][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux3~12_combout ),
	.datad(\register_file1|memory[7][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux3~14 (
// Equation(s):
// \register_file1|Mux3~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][28]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][28]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~15 (
// Equation(s):
// \register_file1|Mux3~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux3~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux3~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux3~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux3~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][28]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux3~16 (
// Equation(s):
// \register_file1|Mux3~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][28]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][28]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][28]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][28] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [28]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][28]~regout ));

cycloneii_lcell_comb \register_file1|Mux3~17 (
// Equation(s):
// \register_file1|Mux3~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux3~16_combout  & ((\register_file1|memory[15][28]~regout ))) # (!\register_file1|Mux3~16_combout  & 
// (\register_file1|memory[14][28]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux3~16_combout ))))

	.dataa(\register_file1|memory[14][28]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux3~16_combout ),
	.datad(\register_file1|memory[15][28]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~18 (
// Equation(s):
// \register_file1|Mux3~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux3~15_combout  & ((\register_file1|Mux3~17_combout ))) # (!\register_file1|Mux3~15_combout  & (\register_file1|Mux3~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux3~15_combout ))))

	.dataa(\register_file1|Mux3~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux3~15_combout ),
	.datad(\register_file1|Mux3~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux3~19 (
// Equation(s):
// \register_file1|Mux3~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux3~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux3~18_combout )))

	.dataa(\register_file1|Mux3~9_combout ),
	.datab(\register_file1|Mux3~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux3~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[28] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux3~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [28]));

cycloneii_lcell_comb \alu1|Add0~87 (
// Equation(s):
// \alu1|Add0~87_combout  = (\alu1|Add0~86_combout  & ((\register_file1|rs1 [28] & (\alu1|Add0~85  & VCC)) # (!\register_file1|rs1 [28] & (!\alu1|Add0~85 )))) # (!\alu1|Add0~86_combout  & ((\register_file1|rs1 [28] & (!\alu1|Add0~85 )) # 
// (!\register_file1|rs1 [28] & ((\alu1|Add0~85 ) # (GND)))))
// \alu1|Add0~88  = CARRY((\alu1|Add0~86_combout  & (!\register_file1|rs1 [28] & !\alu1|Add0~85 )) # (!\alu1|Add0~86_combout  & ((!\alu1|Add0~85 ) # (!\register_file1|rs1 [28]))))

	.dataa(\alu1|Add0~86_combout ),
	.datab(\register_file1|rs1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~85 ),
	.combout(\alu1|Add0~87_combout ),
	.cout(\alu1|Add0~88 ));
// synopsys translate_off
defparam \alu1|Add0~87 .lut_mask = 16'h9617;
defparam \alu1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux28~0 (
// Equation(s):
// \alu1|Mux28~0_combout  = (\register_file1|rs2 [28] & ((\register_file1|rs1 [28] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [28] & ((\register_file1|rs1 [28] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [28] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [28]),
	.datab(\register_file1|rs1 [28]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux28~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux28~1 (
// Equation(s):
// \alu1|Mux28~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux28~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux28~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~87_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~87_combout ),
	.datad(\alu1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux28~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[28] (
// Equation(s):
// \alu1|out_alu [28] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [28]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux28~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux28~1_combout ),
	.datac(\alu1|out_alu [28]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [28]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[28] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[28] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux2~12 (
// Equation(s):
// \register_file1|Mux2~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux2~13 (
// Equation(s):
// \register_file1|Mux2~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux2~12_combout  & ((\register_file1|memory[11][29]~regout ))) # (!\register_file1|Mux2~12_combout  & 
// (\register_file1|memory[10][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux2~12_combout ))))

	.dataa(\register_file1|memory[10][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux2~12_combout ),
	.datad(\register_file1|memory[11][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux2~14 (
// Equation(s):
// \register_file1|Mux2~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][29]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][29]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~15 (
// Equation(s):
// \register_file1|Mux2~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux2~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux2~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux2~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux2~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][29]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux2~16 (
// Equation(s):
// \register_file1|Mux2~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][29]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][29]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][29]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][29] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [29]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][29]~regout ));

cycloneii_lcell_comb \register_file1|Mux2~17 (
// Equation(s):
// \register_file1|Mux2~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux2~16_combout  & ((\register_file1|memory[15][29]~regout ))) # (!\register_file1|Mux2~16_combout  & 
// (\register_file1|memory[13][29]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux2~16_combout ))))

	.dataa(\register_file1|memory[13][29]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux2~16_combout ),
	.datad(\register_file1|memory[15][29]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~18 (
// Equation(s):
// \register_file1|Mux2~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux2~15_combout  & ((\register_file1|Mux2~17_combout ))) # (!\register_file1|Mux2~15_combout  & (\register_file1|Mux2~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux2~15_combout ))))

	.dataa(\register_file1|Mux2~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux2~15_combout ),
	.datad(\register_file1|Mux2~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux2~19 (
// Equation(s):
// \register_file1|Mux2~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux2~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux2~18_combout )))

	.dataa(\register_file1|Mux2~9_combout ),
	.datab(\register_file1|Mux2~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux2~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[29] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux2~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [29]));

cycloneii_lcell_comb \alu1|Add0~90 (
// Equation(s):
// \alu1|Add0~90_combout  = ((\alu1|Add0~89_combout  $ (\register_file1|rs1 [29] $ (!\alu1|Add0~88 )))) # (GND)
// \alu1|Add0~91  = CARRY((\alu1|Add0~89_combout  & ((\register_file1|rs1 [29]) # (!\alu1|Add0~88 ))) # (!\alu1|Add0~89_combout  & (\register_file1|rs1 [29] & !\alu1|Add0~88 )))

	.dataa(\alu1|Add0~89_combout ),
	.datab(\register_file1|rs1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~88 ),
	.combout(\alu1|Add0~90_combout ),
	.cout(\alu1|Add0~91 ));
// synopsys translate_off
defparam \alu1|Add0~90 .lut_mask = 16'h698E;
defparam \alu1|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux29~0 (
// Equation(s):
// \alu1|Mux29~0_combout  = (\register_file1|rs2 [29] & ((\register_file1|rs1 [29] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [29] & ((\register_file1|rs1 [29] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [29] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [29]),
	.datab(\register_file1|rs1 [29]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux29~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux29~1 (
// Equation(s):
// \alu1|Mux29~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux29~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux29~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~90_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~90_combout ),
	.datad(\alu1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux29~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[29] (
// Equation(s):
// \alu1|out_alu [29] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [29]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux29~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux29~1_combout ),
	.datac(\alu1|out_alu [29]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [29]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[29] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[29] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[5][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[5][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[4][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[4][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux1~12 (
// Equation(s):
// \register_file1|Mux1~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[5][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[4][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[5][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[4][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[7][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[7][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux1~13 (
// Equation(s):
// \register_file1|Mux1~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux1~12_combout  & ((\register_file1|memory[7][30]~regout ))) # (!\register_file1|Mux1~12_combout  & 
// (\register_file1|memory[6][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux1~12_combout ))))

	.dataa(\register_file1|memory[6][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux1~12_combout ),
	.datad(\register_file1|memory[7][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux1~14 (
// Equation(s):
// \register_file1|Mux1~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][30]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][30]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~15 (
// Equation(s):
// \register_file1|Mux1~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\program_memory1|altsyncram_component|auto_generated|q_a [17])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [17] & (\register_file1|Mux1~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux1~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datab(\register_file1|Mux1~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datad(\register_file1|Mux1~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[13][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[13][30]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux1~16 (
// Equation(s):
// \register_file1|Mux1~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[13][30]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[12][30]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[13][30]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[12][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][30] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [30]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][30]~regout ));

cycloneii_lcell_comb \register_file1|Mux1~17 (
// Equation(s):
// \register_file1|Mux1~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux1~16_combout  & ((\register_file1|memory[15][30]~regout ))) # (!\register_file1|Mux1~16_combout  & 
// (\register_file1|memory[14][30]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux1~16_combout ))))

	.dataa(\register_file1|memory[14][30]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux1~16_combout ),
	.datad(\register_file1|memory[15][30]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~18 (
// Equation(s):
// \register_file1|Mux1~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux1~15_combout  & ((\register_file1|Mux1~17_combout ))) # (!\register_file1|Mux1~15_combout  & (\register_file1|Mux1~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & (((\register_file1|Mux1~15_combout ))))

	.dataa(\register_file1|Mux1~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datac(\register_file1|Mux1~15_combout ),
	.datad(\register_file1|Mux1~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux1~19 (
// Equation(s):
// \register_file1|Mux1~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux1~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux1~18_combout )))

	.dataa(\register_file1|Mux1~9_combout ),
	.datab(\register_file1|Mux1~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux1~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[30] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux1~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [30]));

cycloneii_lcell_comb \alu1|Add0~93 (
// Equation(s):
// \alu1|Add0~93_combout  = (\alu1|Add0~92_combout  & ((\register_file1|rs1 [30] & (\alu1|Add0~91  & VCC)) # (!\register_file1|rs1 [30] & (!\alu1|Add0~91 )))) # (!\alu1|Add0~92_combout  & ((\register_file1|rs1 [30] & (!\alu1|Add0~91 )) # 
// (!\register_file1|rs1 [30] & ((\alu1|Add0~91 ) # (GND)))))
// \alu1|Add0~94  = CARRY((\alu1|Add0~92_combout  & (!\register_file1|rs1 [30] & !\alu1|Add0~91 )) # (!\alu1|Add0~92_combout  & ((!\alu1|Add0~91 ) # (!\register_file1|rs1 [30]))))

	.dataa(\alu1|Add0~92_combout ),
	.datab(\register_file1|rs1 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~91 ),
	.combout(\alu1|Add0~93_combout ),
	.cout(\alu1|Add0~94 ));
// synopsys translate_off
defparam \alu1|Add0~93 .lut_mask = 16'h9617;
defparam \alu1|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux30~0 (
// Equation(s):
// \alu1|Mux30~0_combout  = (\register_file1|rs2 [30] & ((\register_file1|rs1 [30] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [30] & ((\register_file1|rs1 [30] & ((!\alu1|Mux14~1_combout ) # (!\alu1|Mux14~0_combout ))) 
// # (!\register_file1|rs1 [30] & (!\alu1|Mux14~0_combout  & !\alu1|Mux14~1_combout ))))

	.dataa(\register_file1|rs2 [30]),
	.datab(\register_file1|rs1 [30]),
	.datac(\alu1|Mux14~0_combout ),
	.datad(\alu1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux30~0 .lut_mask = 16'h8E6F;
defparam \alu1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux30~1 (
// Equation(s):
// \alu1|Mux30~1_combout  = (\alu1|Mux14~0_combout  & (((\alu1|Mux30~0_combout )))) # (!\alu1|Mux14~0_combout  & ((\alu1|Mux14~1_combout  & ((\alu1|Mux30~0_combout ))) # (!\alu1|Mux14~1_combout  & (\alu1|Add0~93_combout ))))

	.dataa(\alu1|Mux14~0_combout ),
	.datab(\alu1|Mux14~1_combout ),
	.datac(\alu1|Add0~93_combout ),
	.datad(\alu1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux30~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[30] (
// Equation(s):
// \alu1|out_alu [30] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [30]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux30~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux30~1_combout ),
	.datac(\alu1|out_alu [30]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [30]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[30] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[30] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[9][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[9][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[8][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[8][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux0~12 (
// Equation(s):
// \register_file1|Mux0~12_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\program_memory1|altsyncram_component|auto_generated|q_a [15])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\register_file1|memory[9][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|memory[8][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datab(\register_file1|memory[9][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datad(\register_file1|memory[8][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~12 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[11][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[11][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux0~13 (
// Equation(s):
// \register_file1|Mux0~13_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|Mux0~12_combout  & ((\register_file1|memory[11][31]~regout ))) # (!\register_file1|Mux0~12_combout  & 
// (\register_file1|memory[10][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & (((\register_file1|Mux0~12_combout ))))

	.dataa(\register_file1|memory[10][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|Mux0~12_combout ),
	.datad(\register_file1|memory[11][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~13 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[3][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[3][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux0~14 (
// Equation(s):
// \register_file1|Mux0~14_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (\program_memory1|altsyncram_component|auto_generated|q_a [16] & \register_file1|memory[3][31]~regout ))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datac(\register_file1|memory[3][31]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_file1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~14 .lut_mask = 16'h8080;
defparam \register_file1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~15 (
// Equation(s):
// \register_file1|Mux0~15_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\program_memory1|altsyncram_component|auto_generated|q_a [18])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [18] & (\register_file1|Mux0~13_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [18] & ((\register_file1|Mux0~14_combout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datab(\register_file1|Mux0~13_combout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.datad(\register_file1|Mux0~14_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~15 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[14][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[14][31]~regout ));

cycloneii_lcell_ff \register_file1|memory[12][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[12][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux0~16 (
// Equation(s):
// \register_file1|Mux0~16_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\program_memory1|altsyncram_component|auto_generated|q_a [16])))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & 
// ((\program_memory1|altsyncram_component|auto_generated|q_a [16] & (\register_file1|memory[14][31]~regout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [16] & ((\register_file1|memory[12][31]~regout )))))

	.dataa(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datab(\register_file1|memory[14][31]~regout ),
	.datac(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.datad(\register_file1|memory[12][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~16 .lut_mask = 16'hE5E0;
defparam \register_file1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|memory[15][31] (
	.clk(\clock~combout ),
	.datain(\alu1|out_alu [31]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|memory[15][31]~regout ));

cycloneii_lcell_comb \register_file1|Mux0~17 (
// Equation(s):
// \register_file1|Mux0~17_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [15] & ((\register_file1|Mux0~16_combout  & ((\register_file1|memory[15][31]~regout ))) # (!\register_file1|Mux0~16_combout  & 
// (\register_file1|memory[13][31]~regout )))) # (!\program_memory1|altsyncram_component|auto_generated|q_a [15] & (((\register_file1|Mux0~16_combout ))))

	.dataa(\register_file1|memory[13][31]~regout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\register_file1|Mux0~16_combout ),
	.datad(\register_file1|memory[15][31]~regout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~17 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~18 (
// Equation(s):
// \register_file1|Mux0~18_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [17] & ((\register_file1|Mux0~15_combout  & ((\register_file1|Mux0~17_combout ))) # (!\register_file1|Mux0~15_combout  & (\register_file1|Mux0~11_combout )))) # 
// (!\program_memory1|altsyncram_component|auto_generated|q_a [17] & (((\register_file1|Mux0~15_combout ))))

	.dataa(\register_file1|Mux0~11_combout ),
	.datab(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.datac(\register_file1|Mux0~15_combout ),
	.datad(\register_file1|Mux0~17_combout ),
	.cin(gnd),
	.combout(\register_file1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~18 .lut_mask = 16'hF838;
defparam \register_file1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \register_file1|Mux0~19 (
// Equation(s):
// \register_file1|Mux0~19_combout  = (\program_memory1|altsyncram_component|auto_generated|q_a [19] & (\register_file1|Mux0~9_combout )) # (!\program_memory1|altsyncram_component|auto_generated|q_a [19] & ((\register_file1|Mux0~18_combout )))

	.dataa(\register_file1|Mux0~9_combout ),
	.datab(\register_file1|Mux0~18_combout ),
	.datac(vcc),
	.datad(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\register_file1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \register_file1|Mux0~19 .lut_mask = 16'hAACC;
defparam \register_file1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_ff \register_file1|rs1[31] (
	.clk(\clock~combout ),
	.datain(\register_file1|Mux0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register_file1|rs1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register_file1|rs1 [31]));

cycloneii_lcell_comb \alu1|Add0~96 (
// Equation(s):
// \alu1|Add0~96_combout  = \alu1|Add0~95_combout  $ (\register_file1|rs1 [31] $ (!\alu1|Add0~94 ))

	.dataa(\alu1|Add0~95_combout ),
	.datab(\register_file1|rs1 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~94 ),
	.combout(\alu1|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~96 .lut_mask = 16'h6969;
defparam \alu1|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux31~0 (
// Equation(s):
// \alu1|Mux31~0_combout  = (\register_file1|rs2 [31] & ((\register_file1|rs1 [31] $ (!\alu1|Mux14~1_combout )) # (!\alu1|Mux14~0_combout ))) # (!\register_file1|rs2 [31] & ((\register_file1|rs1 [31] & ((!\alu1|Mux14~0_combout ) # (!\alu1|Mux14~1_combout ))) 
// # (!\register_file1|rs1 [31] & (!\alu1|Mux14~1_combout  & !\alu1|Mux14~0_combout ))))

	.dataa(\register_file1|rs2 [31]),
	.datab(\register_file1|rs1 [31]),
	.datac(\alu1|Mux14~1_combout ),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux31~0 .lut_mask = 16'h86EF;
defparam \alu1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|Mux31~1 (
// Equation(s):
// \alu1|Mux31~1_combout  = (\alu1|Mux14~1_combout  & (((\alu1|Mux31~0_combout )))) # (!\alu1|Mux14~1_combout  & ((\alu1|Mux14~0_combout  & ((\alu1|Mux31~0_combout ))) # (!\alu1|Mux14~0_combout  & (\alu1|Add0~96_combout ))))

	.dataa(\alu1|Mux14~1_combout ),
	.datab(\alu1|Mux14~0_combout ),
	.datac(\alu1|Add0~96_combout ),
	.datad(\alu1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux31~1 .lut_mask = 16'hFE10;
defparam \alu1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_lcell_comb \alu1|out_alu[31] (
// Equation(s):
// \alu1|out_alu [31] = (\alu1|Mux32~0_combout  & ((\alu1|out_alu [31]))) # (!\alu1|Mux32~0_combout  & (\alu1|Mux31~1_combout ))

	.dataa(vcc),
	.datab(\alu1|Mux31~1_combout ),
	.datac(\alu1|out_alu [31]),
	.datad(\alu1|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu1|out_alu [31]),
	.cout());
// synopsys translate_off
defparam \alu1|out_alu[31] .lut_mask = 16'hF0CC;
defparam \alu1|out_alu[31] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_ram_block \program_memory1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\pc1|temp [11],\pc1|temp [10],\pc1|temp [9],\pc1|temp [8],\pc1|temp [7],\pc1|temp [6],\pc1|temp [5],\pc1|temp [4],\pc1|temp [3],\pc1|temp [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\program_memory1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "rv32i.hex";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "progam_memory:program_memory1|altsyncram:altsyncram_component|altsyncram_ao71:auto_generated|ALTSYNCRAM";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \program_memory1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneii_io \load_pc~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(load_pc));
// synopsys translate_off
defparam \load_pc~I .input_async_reset = "none";
defparam \load_pc~I .input_power_up = "low";
defparam \load_pc~I .input_register_mode = "none";
defparam \load_pc~I .input_sync_reset = "none";
defparam \load_pc~I .oe_async_reset = "none";
defparam \load_pc~I .oe_power_up = "low";
defparam \load_pc~I .oe_register_mode = "none";
defparam \load_pc~I .oe_sync_reset = "none";
defparam \load_pc~I .operation_mode = "input";
defparam \load_pc~I .output_async_reset = "none";
defparam \load_pc~I .output_power_up = "low";
defparam \load_pc~I .output_register_mode = "none";
defparam \load_pc~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[0]~I (
	.datain(\alu1|out_alu [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[0]));
// synopsys translate_off
defparam \saida_teste[0]~I .input_async_reset = "none";
defparam \saida_teste[0]~I .input_power_up = "low";
defparam \saida_teste[0]~I .input_register_mode = "none";
defparam \saida_teste[0]~I .input_sync_reset = "none";
defparam \saida_teste[0]~I .oe_async_reset = "none";
defparam \saida_teste[0]~I .oe_power_up = "low";
defparam \saida_teste[0]~I .oe_register_mode = "none";
defparam \saida_teste[0]~I .oe_sync_reset = "none";
defparam \saida_teste[0]~I .operation_mode = "output";
defparam \saida_teste[0]~I .output_async_reset = "none";
defparam \saida_teste[0]~I .output_power_up = "low";
defparam \saida_teste[0]~I .output_register_mode = "none";
defparam \saida_teste[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[1]~I (
	.datain(\alu1|out_alu [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[1]));
// synopsys translate_off
defparam \saida_teste[1]~I .input_async_reset = "none";
defparam \saida_teste[1]~I .input_power_up = "low";
defparam \saida_teste[1]~I .input_register_mode = "none";
defparam \saida_teste[1]~I .input_sync_reset = "none";
defparam \saida_teste[1]~I .oe_async_reset = "none";
defparam \saida_teste[1]~I .oe_power_up = "low";
defparam \saida_teste[1]~I .oe_register_mode = "none";
defparam \saida_teste[1]~I .oe_sync_reset = "none";
defparam \saida_teste[1]~I .operation_mode = "output";
defparam \saida_teste[1]~I .output_async_reset = "none";
defparam \saida_teste[1]~I .output_power_up = "low";
defparam \saida_teste[1]~I .output_register_mode = "none";
defparam \saida_teste[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[2]~I (
	.datain(\alu1|out_alu [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[2]));
// synopsys translate_off
defparam \saida_teste[2]~I .input_async_reset = "none";
defparam \saida_teste[2]~I .input_power_up = "low";
defparam \saida_teste[2]~I .input_register_mode = "none";
defparam \saida_teste[2]~I .input_sync_reset = "none";
defparam \saida_teste[2]~I .oe_async_reset = "none";
defparam \saida_teste[2]~I .oe_power_up = "low";
defparam \saida_teste[2]~I .oe_register_mode = "none";
defparam \saida_teste[2]~I .oe_sync_reset = "none";
defparam \saida_teste[2]~I .operation_mode = "output";
defparam \saida_teste[2]~I .output_async_reset = "none";
defparam \saida_teste[2]~I .output_power_up = "low";
defparam \saida_teste[2]~I .output_register_mode = "none";
defparam \saida_teste[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[3]~I (
	.datain(\alu1|out_alu [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[3]));
// synopsys translate_off
defparam \saida_teste[3]~I .input_async_reset = "none";
defparam \saida_teste[3]~I .input_power_up = "low";
defparam \saida_teste[3]~I .input_register_mode = "none";
defparam \saida_teste[3]~I .input_sync_reset = "none";
defparam \saida_teste[3]~I .oe_async_reset = "none";
defparam \saida_teste[3]~I .oe_power_up = "low";
defparam \saida_teste[3]~I .oe_register_mode = "none";
defparam \saida_teste[3]~I .oe_sync_reset = "none";
defparam \saida_teste[3]~I .operation_mode = "output";
defparam \saida_teste[3]~I .output_async_reset = "none";
defparam \saida_teste[3]~I .output_power_up = "low";
defparam \saida_teste[3]~I .output_register_mode = "none";
defparam \saida_teste[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[4]~I (
	.datain(\alu1|out_alu [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[4]));
// synopsys translate_off
defparam \saida_teste[4]~I .input_async_reset = "none";
defparam \saida_teste[4]~I .input_power_up = "low";
defparam \saida_teste[4]~I .input_register_mode = "none";
defparam \saida_teste[4]~I .input_sync_reset = "none";
defparam \saida_teste[4]~I .oe_async_reset = "none";
defparam \saida_teste[4]~I .oe_power_up = "low";
defparam \saida_teste[4]~I .oe_register_mode = "none";
defparam \saida_teste[4]~I .oe_sync_reset = "none";
defparam \saida_teste[4]~I .operation_mode = "output";
defparam \saida_teste[4]~I .output_async_reset = "none";
defparam \saida_teste[4]~I .output_power_up = "low";
defparam \saida_teste[4]~I .output_register_mode = "none";
defparam \saida_teste[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[5]~I (
	.datain(\alu1|out_alu [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[5]));
// synopsys translate_off
defparam \saida_teste[5]~I .input_async_reset = "none";
defparam \saida_teste[5]~I .input_power_up = "low";
defparam \saida_teste[5]~I .input_register_mode = "none";
defparam \saida_teste[5]~I .input_sync_reset = "none";
defparam \saida_teste[5]~I .oe_async_reset = "none";
defparam \saida_teste[5]~I .oe_power_up = "low";
defparam \saida_teste[5]~I .oe_register_mode = "none";
defparam \saida_teste[5]~I .oe_sync_reset = "none";
defparam \saida_teste[5]~I .operation_mode = "output";
defparam \saida_teste[5]~I .output_async_reset = "none";
defparam \saida_teste[5]~I .output_power_up = "low";
defparam \saida_teste[5]~I .output_register_mode = "none";
defparam \saida_teste[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[6]~I (
	.datain(\alu1|out_alu [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[6]));
// synopsys translate_off
defparam \saida_teste[6]~I .input_async_reset = "none";
defparam \saida_teste[6]~I .input_power_up = "low";
defparam \saida_teste[6]~I .input_register_mode = "none";
defparam \saida_teste[6]~I .input_sync_reset = "none";
defparam \saida_teste[6]~I .oe_async_reset = "none";
defparam \saida_teste[6]~I .oe_power_up = "low";
defparam \saida_teste[6]~I .oe_register_mode = "none";
defparam \saida_teste[6]~I .oe_sync_reset = "none";
defparam \saida_teste[6]~I .operation_mode = "output";
defparam \saida_teste[6]~I .output_async_reset = "none";
defparam \saida_teste[6]~I .output_power_up = "low";
defparam \saida_teste[6]~I .output_register_mode = "none";
defparam \saida_teste[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[7]~I (
	.datain(\alu1|out_alu [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[7]));
// synopsys translate_off
defparam \saida_teste[7]~I .input_async_reset = "none";
defparam \saida_teste[7]~I .input_power_up = "low";
defparam \saida_teste[7]~I .input_register_mode = "none";
defparam \saida_teste[7]~I .input_sync_reset = "none";
defparam \saida_teste[7]~I .oe_async_reset = "none";
defparam \saida_teste[7]~I .oe_power_up = "low";
defparam \saida_teste[7]~I .oe_register_mode = "none";
defparam \saida_teste[7]~I .oe_sync_reset = "none";
defparam \saida_teste[7]~I .operation_mode = "output";
defparam \saida_teste[7]~I .output_async_reset = "none";
defparam \saida_teste[7]~I .output_power_up = "low";
defparam \saida_teste[7]~I .output_register_mode = "none";
defparam \saida_teste[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[8]~I (
	.datain(\alu1|out_alu [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[8]));
// synopsys translate_off
defparam \saida_teste[8]~I .input_async_reset = "none";
defparam \saida_teste[8]~I .input_power_up = "low";
defparam \saida_teste[8]~I .input_register_mode = "none";
defparam \saida_teste[8]~I .input_sync_reset = "none";
defparam \saida_teste[8]~I .oe_async_reset = "none";
defparam \saida_teste[8]~I .oe_power_up = "low";
defparam \saida_teste[8]~I .oe_register_mode = "none";
defparam \saida_teste[8]~I .oe_sync_reset = "none";
defparam \saida_teste[8]~I .operation_mode = "output";
defparam \saida_teste[8]~I .output_async_reset = "none";
defparam \saida_teste[8]~I .output_power_up = "low";
defparam \saida_teste[8]~I .output_register_mode = "none";
defparam \saida_teste[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[9]~I (
	.datain(\alu1|out_alu [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[9]));
// synopsys translate_off
defparam \saida_teste[9]~I .input_async_reset = "none";
defparam \saida_teste[9]~I .input_power_up = "low";
defparam \saida_teste[9]~I .input_register_mode = "none";
defparam \saida_teste[9]~I .input_sync_reset = "none";
defparam \saida_teste[9]~I .oe_async_reset = "none";
defparam \saida_teste[9]~I .oe_power_up = "low";
defparam \saida_teste[9]~I .oe_register_mode = "none";
defparam \saida_teste[9]~I .oe_sync_reset = "none";
defparam \saida_teste[9]~I .operation_mode = "output";
defparam \saida_teste[9]~I .output_async_reset = "none";
defparam \saida_teste[9]~I .output_power_up = "low";
defparam \saida_teste[9]~I .output_register_mode = "none";
defparam \saida_teste[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[10]~I (
	.datain(\alu1|out_alu [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[10]));
// synopsys translate_off
defparam \saida_teste[10]~I .input_async_reset = "none";
defparam \saida_teste[10]~I .input_power_up = "low";
defparam \saida_teste[10]~I .input_register_mode = "none";
defparam \saida_teste[10]~I .input_sync_reset = "none";
defparam \saida_teste[10]~I .oe_async_reset = "none";
defparam \saida_teste[10]~I .oe_power_up = "low";
defparam \saida_teste[10]~I .oe_register_mode = "none";
defparam \saida_teste[10]~I .oe_sync_reset = "none";
defparam \saida_teste[10]~I .operation_mode = "output";
defparam \saida_teste[10]~I .output_async_reset = "none";
defparam \saida_teste[10]~I .output_power_up = "low";
defparam \saida_teste[10]~I .output_register_mode = "none";
defparam \saida_teste[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[11]~I (
	.datain(\alu1|out_alu [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[11]));
// synopsys translate_off
defparam \saida_teste[11]~I .input_async_reset = "none";
defparam \saida_teste[11]~I .input_power_up = "low";
defparam \saida_teste[11]~I .input_register_mode = "none";
defparam \saida_teste[11]~I .input_sync_reset = "none";
defparam \saida_teste[11]~I .oe_async_reset = "none";
defparam \saida_teste[11]~I .oe_power_up = "low";
defparam \saida_teste[11]~I .oe_register_mode = "none";
defparam \saida_teste[11]~I .oe_sync_reset = "none";
defparam \saida_teste[11]~I .operation_mode = "output";
defparam \saida_teste[11]~I .output_async_reset = "none";
defparam \saida_teste[11]~I .output_power_up = "low";
defparam \saida_teste[11]~I .output_register_mode = "none";
defparam \saida_teste[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[12]~I (
	.datain(\alu1|out_alu [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[12]));
// synopsys translate_off
defparam \saida_teste[12]~I .input_async_reset = "none";
defparam \saida_teste[12]~I .input_power_up = "low";
defparam \saida_teste[12]~I .input_register_mode = "none";
defparam \saida_teste[12]~I .input_sync_reset = "none";
defparam \saida_teste[12]~I .oe_async_reset = "none";
defparam \saida_teste[12]~I .oe_power_up = "low";
defparam \saida_teste[12]~I .oe_register_mode = "none";
defparam \saida_teste[12]~I .oe_sync_reset = "none";
defparam \saida_teste[12]~I .operation_mode = "output";
defparam \saida_teste[12]~I .output_async_reset = "none";
defparam \saida_teste[12]~I .output_power_up = "low";
defparam \saida_teste[12]~I .output_register_mode = "none";
defparam \saida_teste[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[13]~I (
	.datain(\alu1|out_alu [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[13]));
// synopsys translate_off
defparam \saida_teste[13]~I .input_async_reset = "none";
defparam \saida_teste[13]~I .input_power_up = "low";
defparam \saida_teste[13]~I .input_register_mode = "none";
defparam \saida_teste[13]~I .input_sync_reset = "none";
defparam \saida_teste[13]~I .oe_async_reset = "none";
defparam \saida_teste[13]~I .oe_power_up = "low";
defparam \saida_teste[13]~I .oe_register_mode = "none";
defparam \saida_teste[13]~I .oe_sync_reset = "none";
defparam \saida_teste[13]~I .operation_mode = "output";
defparam \saida_teste[13]~I .output_async_reset = "none";
defparam \saida_teste[13]~I .output_power_up = "low";
defparam \saida_teste[13]~I .output_register_mode = "none";
defparam \saida_teste[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[14]~I (
	.datain(\alu1|out_alu [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[14]));
// synopsys translate_off
defparam \saida_teste[14]~I .input_async_reset = "none";
defparam \saida_teste[14]~I .input_power_up = "low";
defparam \saida_teste[14]~I .input_register_mode = "none";
defparam \saida_teste[14]~I .input_sync_reset = "none";
defparam \saida_teste[14]~I .oe_async_reset = "none";
defparam \saida_teste[14]~I .oe_power_up = "low";
defparam \saida_teste[14]~I .oe_register_mode = "none";
defparam \saida_teste[14]~I .oe_sync_reset = "none";
defparam \saida_teste[14]~I .operation_mode = "output";
defparam \saida_teste[14]~I .output_async_reset = "none";
defparam \saida_teste[14]~I .output_power_up = "low";
defparam \saida_teste[14]~I .output_register_mode = "none";
defparam \saida_teste[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[15]~I (
	.datain(\alu1|out_alu [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[15]));
// synopsys translate_off
defparam \saida_teste[15]~I .input_async_reset = "none";
defparam \saida_teste[15]~I .input_power_up = "low";
defparam \saida_teste[15]~I .input_register_mode = "none";
defparam \saida_teste[15]~I .input_sync_reset = "none";
defparam \saida_teste[15]~I .oe_async_reset = "none";
defparam \saida_teste[15]~I .oe_power_up = "low";
defparam \saida_teste[15]~I .oe_register_mode = "none";
defparam \saida_teste[15]~I .oe_sync_reset = "none";
defparam \saida_teste[15]~I .operation_mode = "output";
defparam \saida_teste[15]~I .output_async_reset = "none";
defparam \saida_teste[15]~I .output_power_up = "low";
defparam \saida_teste[15]~I .output_register_mode = "none";
defparam \saida_teste[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[16]~I (
	.datain(\alu1|out_alu [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[16]));
// synopsys translate_off
defparam \saida_teste[16]~I .input_async_reset = "none";
defparam \saida_teste[16]~I .input_power_up = "low";
defparam \saida_teste[16]~I .input_register_mode = "none";
defparam \saida_teste[16]~I .input_sync_reset = "none";
defparam \saida_teste[16]~I .oe_async_reset = "none";
defparam \saida_teste[16]~I .oe_power_up = "low";
defparam \saida_teste[16]~I .oe_register_mode = "none";
defparam \saida_teste[16]~I .oe_sync_reset = "none";
defparam \saida_teste[16]~I .operation_mode = "output";
defparam \saida_teste[16]~I .output_async_reset = "none";
defparam \saida_teste[16]~I .output_power_up = "low";
defparam \saida_teste[16]~I .output_register_mode = "none";
defparam \saida_teste[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[17]~I (
	.datain(\alu1|out_alu [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[17]));
// synopsys translate_off
defparam \saida_teste[17]~I .input_async_reset = "none";
defparam \saida_teste[17]~I .input_power_up = "low";
defparam \saida_teste[17]~I .input_register_mode = "none";
defparam \saida_teste[17]~I .input_sync_reset = "none";
defparam \saida_teste[17]~I .oe_async_reset = "none";
defparam \saida_teste[17]~I .oe_power_up = "low";
defparam \saida_teste[17]~I .oe_register_mode = "none";
defparam \saida_teste[17]~I .oe_sync_reset = "none";
defparam \saida_teste[17]~I .operation_mode = "output";
defparam \saida_teste[17]~I .output_async_reset = "none";
defparam \saida_teste[17]~I .output_power_up = "low";
defparam \saida_teste[17]~I .output_register_mode = "none";
defparam \saida_teste[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[18]~I (
	.datain(\alu1|out_alu [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[18]));
// synopsys translate_off
defparam \saida_teste[18]~I .input_async_reset = "none";
defparam \saida_teste[18]~I .input_power_up = "low";
defparam \saida_teste[18]~I .input_register_mode = "none";
defparam \saida_teste[18]~I .input_sync_reset = "none";
defparam \saida_teste[18]~I .oe_async_reset = "none";
defparam \saida_teste[18]~I .oe_power_up = "low";
defparam \saida_teste[18]~I .oe_register_mode = "none";
defparam \saida_teste[18]~I .oe_sync_reset = "none";
defparam \saida_teste[18]~I .operation_mode = "output";
defparam \saida_teste[18]~I .output_async_reset = "none";
defparam \saida_teste[18]~I .output_power_up = "low";
defparam \saida_teste[18]~I .output_register_mode = "none";
defparam \saida_teste[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[19]~I (
	.datain(\alu1|out_alu [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[19]));
// synopsys translate_off
defparam \saida_teste[19]~I .input_async_reset = "none";
defparam \saida_teste[19]~I .input_power_up = "low";
defparam \saida_teste[19]~I .input_register_mode = "none";
defparam \saida_teste[19]~I .input_sync_reset = "none";
defparam \saida_teste[19]~I .oe_async_reset = "none";
defparam \saida_teste[19]~I .oe_power_up = "low";
defparam \saida_teste[19]~I .oe_register_mode = "none";
defparam \saida_teste[19]~I .oe_sync_reset = "none";
defparam \saida_teste[19]~I .operation_mode = "output";
defparam \saida_teste[19]~I .output_async_reset = "none";
defparam \saida_teste[19]~I .output_power_up = "low";
defparam \saida_teste[19]~I .output_register_mode = "none";
defparam \saida_teste[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[20]~I (
	.datain(\alu1|out_alu [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[20]));
// synopsys translate_off
defparam \saida_teste[20]~I .input_async_reset = "none";
defparam \saida_teste[20]~I .input_power_up = "low";
defparam \saida_teste[20]~I .input_register_mode = "none";
defparam \saida_teste[20]~I .input_sync_reset = "none";
defparam \saida_teste[20]~I .oe_async_reset = "none";
defparam \saida_teste[20]~I .oe_power_up = "low";
defparam \saida_teste[20]~I .oe_register_mode = "none";
defparam \saida_teste[20]~I .oe_sync_reset = "none";
defparam \saida_teste[20]~I .operation_mode = "output";
defparam \saida_teste[20]~I .output_async_reset = "none";
defparam \saida_teste[20]~I .output_power_up = "low";
defparam \saida_teste[20]~I .output_register_mode = "none";
defparam \saida_teste[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[21]~I (
	.datain(\alu1|out_alu [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[21]));
// synopsys translate_off
defparam \saida_teste[21]~I .input_async_reset = "none";
defparam \saida_teste[21]~I .input_power_up = "low";
defparam \saida_teste[21]~I .input_register_mode = "none";
defparam \saida_teste[21]~I .input_sync_reset = "none";
defparam \saida_teste[21]~I .oe_async_reset = "none";
defparam \saida_teste[21]~I .oe_power_up = "low";
defparam \saida_teste[21]~I .oe_register_mode = "none";
defparam \saida_teste[21]~I .oe_sync_reset = "none";
defparam \saida_teste[21]~I .operation_mode = "output";
defparam \saida_teste[21]~I .output_async_reset = "none";
defparam \saida_teste[21]~I .output_power_up = "low";
defparam \saida_teste[21]~I .output_register_mode = "none";
defparam \saida_teste[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[22]~I (
	.datain(\alu1|out_alu [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[22]));
// synopsys translate_off
defparam \saida_teste[22]~I .input_async_reset = "none";
defparam \saida_teste[22]~I .input_power_up = "low";
defparam \saida_teste[22]~I .input_register_mode = "none";
defparam \saida_teste[22]~I .input_sync_reset = "none";
defparam \saida_teste[22]~I .oe_async_reset = "none";
defparam \saida_teste[22]~I .oe_power_up = "low";
defparam \saida_teste[22]~I .oe_register_mode = "none";
defparam \saida_teste[22]~I .oe_sync_reset = "none";
defparam \saida_teste[22]~I .operation_mode = "output";
defparam \saida_teste[22]~I .output_async_reset = "none";
defparam \saida_teste[22]~I .output_power_up = "low";
defparam \saida_teste[22]~I .output_register_mode = "none";
defparam \saida_teste[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[23]~I (
	.datain(\alu1|out_alu [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[23]));
// synopsys translate_off
defparam \saida_teste[23]~I .input_async_reset = "none";
defparam \saida_teste[23]~I .input_power_up = "low";
defparam \saida_teste[23]~I .input_register_mode = "none";
defparam \saida_teste[23]~I .input_sync_reset = "none";
defparam \saida_teste[23]~I .oe_async_reset = "none";
defparam \saida_teste[23]~I .oe_power_up = "low";
defparam \saida_teste[23]~I .oe_register_mode = "none";
defparam \saida_teste[23]~I .oe_sync_reset = "none";
defparam \saida_teste[23]~I .operation_mode = "output";
defparam \saida_teste[23]~I .output_async_reset = "none";
defparam \saida_teste[23]~I .output_power_up = "low";
defparam \saida_teste[23]~I .output_register_mode = "none";
defparam \saida_teste[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[24]~I (
	.datain(\alu1|out_alu [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[24]));
// synopsys translate_off
defparam \saida_teste[24]~I .input_async_reset = "none";
defparam \saida_teste[24]~I .input_power_up = "low";
defparam \saida_teste[24]~I .input_register_mode = "none";
defparam \saida_teste[24]~I .input_sync_reset = "none";
defparam \saida_teste[24]~I .oe_async_reset = "none";
defparam \saida_teste[24]~I .oe_power_up = "low";
defparam \saida_teste[24]~I .oe_register_mode = "none";
defparam \saida_teste[24]~I .oe_sync_reset = "none";
defparam \saida_teste[24]~I .operation_mode = "output";
defparam \saida_teste[24]~I .output_async_reset = "none";
defparam \saida_teste[24]~I .output_power_up = "low";
defparam \saida_teste[24]~I .output_register_mode = "none";
defparam \saida_teste[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[25]~I (
	.datain(\alu1|out_alu [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[25]));
// synopsys translate_off
defparam \saida_teste[25]~I .input_async_reset = "none";
defparam \saida_teste[25]~I .input_power_up = "low";
defparam \saida_teste[25]~I .input_register_mode = "none";
defparam \saida_teste[25]~I .input_sync_reset = "none";
defparam \saida_teste[25]~I .oe_async_reset = "none";
defparam \saida_teste[25]~I .oe_power_up = "low";
defparam \saida_teste[25]~I .oe_register_mode = "none";
defparam \saida_teste[25]~I .oe_sync_reset = "none";
defparam \saida_teste[25]~I .operation_mode = "output";
defparam \saida_teste[25]~I .output_async_reset = "none";
defparam \saida_teste[25]~I .output_power_up = "low";
defparam \saida_teste[25]~I .output_register_mode = "none";
defparam \saida_teste[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[26]~I (
	.datain(\alu1|out_alu [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[26]));
// synopsys translate_off
defparam \saida_teste[26]~I .input_async_reset = "none";
defparam \saida_teste[26]~I .input_power_up = "low";
defparam \saida_teste[26]~I .input_register_mode = "none";
defparam \saida_teste[26]~I .input_sync_reset = "none";
defparam \saida_teste[26]~I .oe_async_reset = "none";
defparam \saida_teste[26]~I .oe_power_up = "low";
defparam \saida_teste[26]~I .oe_register_mode = "none";
defparam \saida_teste[26]~I .oe_sync_reset = "none";
defparam \saida_teste[26]~I .operation_mode = "output";
defparam \saida_teste[26]~I .output_async_reset = "none";
defparam \saida_teste[26]~I .output_power_up = "low";
defparam \saida_teste[26]~I .output_register_mode = "none";
defparam \saida_teste[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[27]~I (
	.datain(\alu1|out_alu [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[27]));
// synopsys translate_off
defparam \saida_teste[27]~I .input_async_reset = "none";
defparam \saida_teste[27]~I .input_power_up = "low";
defparam \saida_teste[27]~I .input_register_mode = "none";
defparam \saida_teste[27]~I .input_sync_reset = "none";
defparam \saida_teste[27]~I .oe_async_reset = "none";
defparam \saida_teste[27]~I .oe_power_up = "low";
defparam \saida_teste[27]~I .oe_register_mode = "none";
defparam \saida_teste[27]~I .oe_sync_reset = "none";
defparam \saida_teste[27]~I .operation_mode = "output";
defparam \saida_teste[27]~I .output_async_reset = "none";
defparam \saida_teste[27]~I .output_power_up = "low";
defparam \saida_teste[27]~I .output_register_mode = "none";
defparam \saida_teste[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[28]~I (
	.datain(\alu1|out_alu [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[28]));
// synopsys translate_off
defparam \saida_teste[28]~I .input_async_reset = "none";
defparam \saida_teste[28]~I .input_power_up = "low";
defparam \saida_teste[28]~I .input_register_mode = "none";
defparam \saida_teste[28]~I .input_sync_reset = "none";
defparam \saida_teste[28]~I .oe_async_reset = "none";
defparam \saida_teste[28]~I .oe_power_up = "low";
defparam \saida_teste[28]~I .oe_register_mode = "none";
defparam \saida_teste[28]~I .oe_sync_reset = "none";
defparam \saida_teste[28]~I .operation_mode = "output";
defparam \saida_teste[28]~I .output_async_reset = "none";
defparam \saida_teste[28]~I .output_power_up = "low";
defparam \saida_teste[28]~I .output_register_mode = "none";
defparam \saida_teste[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[29]~I (
	.datain(\alu1|out_alu [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[29]));
// synopsys translate_off
defparam \saida_teste[29]~I .input_async_reset = "none";
defparam \saida_teste[29]~I .input_power_up = "low";
defparam \saida_teste[29]~I .input_register_mode = "none";
defparam \saida_teste[29]~I .input_sync_reset = "none";
defparam \saida_teste[29]~I .oe_async_reset = "none";
defparam \saida_teste[29]~I .oe_power_up = "low";
defparam \saida_teste[29]~I .oe_register_mode = "none";
defparam \saida_teste[29]~I .oe_sync_reset = "none";
defparam \saida_teste[29]~I .operation_mode = "output";
defparam \saida_teste[29]~I .output_async_reset = "none";
defparam \saida_teste[29]~I .output_power_up = "low";
defparam \saida_teste[29]~I .output_register_mode = "none";
defparam \saida_teste[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[30]~I (
	.datain(\alu1|out_alu [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[30]));
// synopsys translate_off
defparam \saida_teste[30]~I .input_async_reset = "none";
defparam \saida_teste[30]~I .input_power_up = "low";
defparam \saida_teste[30]~I .input_register_mode = "none";
defparam \saida_teste[30]~I .input_sync_reset = "none";
defparam \saida_teste[30]~I .oe_async_reset = "none";
defparam \saida_teste[30]~I .oe_power_up = "low";
defparam \saida_teste[30]~I .oe_register_mode = "none";
defparam \saida_teste[30]~I .oe_sync_reset = "none";
defparam \saida_teste[30]~I .operation_mode = "output";
defparam \saida_teste[30]~I .output_async_reset = "none";
defparam \saida_teste[30]~I .output_power_up = "low";
defparam \saida_teste[30]~I .output_register_mode = "none";
defparam \saida_teste[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste[31]~I (
	.datain(\alu1|out_alu [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste[31]));
// synopsys translate_off
defparam \saida_teste[31]~I .input_async_reset = "none";
defparam \saida_teste[31]~I .input_power_up = "low";
defparam \saida_teste[31]~I .input_register_mode = "none";
defparam \saida_teste[31]~I .input_sync_reset = "none";
defparam \saida_teste[31]~I .oe_async_reset = "none";
defparam \saida_teste[31]~I .oe_power_up = "low";
defparam \saida_teste[31]~I .oe_register_mode = "none";
defparam \saida_teste[31]~I .oe_sync_reset = "none";
defparam \saida_teste[31]~I .operation_mode = "output";
defparam \saida_teste[31]~I .output_async_reset = "none";
defparam \saida_teste[31]~I .output_power_up = "low";
defparam \saida_teste[31]~I .output_register_mode = "none";
defparam \saida_teste[31]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_sel_alu[0]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_sel_alu[0]));
// synopsys translate_off
defparam \saida_teste_sel_alu[0]~I .input_async_reset = "none";
defparam \saida_teste_sel_alu[0]~I .input_power_up = "low";
defparam \saida_teste_sel_alu[0]~I .input_register_mode = "none";
defparam \saida_teste_sel_alu[0]~I .input_sync_reset = "none";
defparam \saida_teste_sel_alu[0]~I .oe_async_reset = "none";
defparam \saida_teste_sel_alu[0]~I .oe_power_up = "low";
defparam \saida_teste_sel_alu[0]~I .oe_register_mode = "none";
defparam \saida_teste_sel_alu[0]~I .oe_sync_reset = "none";
defparam \saida_teste_sel_alu[0]~I .operation_mode = "output";
defparam \saida_teste_sel_alu[0]~I .output_async_reset = "none";
defparam \saida_teste_sel_alu[0]~I .output_power_up = "low";
defparam \saida_teste_sel_alu[0]~I .output_register_mode = "none";
defparam \saida_teste_sel_alu[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_sel_alu[1]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_sel_alu[1]));
// synopsys translate_off
defparam \saida_teste_sel_alu[1]~I .input_async_reset = "none";
defparam \saida_teste_sel_alu[1]~I .input_power_up = "low";
defparam \saida_teste_sel_alu[1]~I .input_register_mode = "none";
defparam \saida_teste_sel_alu[1]~I .input_sync_reset = "none";
defparam \saida_teste_sel_alu[1]~I .oe_async_reset = "none";
defparam \saida_teste_sel_alu[1]~I .oe_power_up = "low";
defparam \saida_teste_sel_alu[1]~I .oe_register_mode = "none";
defparam \saida_teste_sel_alu[1]~I .oe_sync_reset = "none";
defparam \saida_teste_sel_alu[1]~I .operation_mode = "output";
defparam \saida_teste_sel_alu[1]~I .output_async_reset = "none";
defparam \saida_teste_sel_alu[1]~I .output_power_up = "low";
defparam \saida_teste_sel_alu[1]~I .output_register_mode = "none";
defparam \saida_teste_sel_alu[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_sel_alu[2]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_sel_alu[2]));
// synopsys translate_off
defparam \saida_teste_sel_alu[2]~I .input_async_reset = "none";
defparam \saida_teste_sel_alu[2]~I .input_power_up = "low";
defparam \saida_teste_sel_alu[2]~I .input_register_mode = "none";
defparam \saida_teste_sel_alu[2]~I .input_sync_reset = "none";
defparam \saida_teste_sel_alu[2]~I .oe_async_reset = "none";
defparam \saida_teste_sel_alu[2]~I .oe_power_up = "low";
defparam \saida_teste_sel_alu[2]~I .oe_register_mode = "none";
defparam \saida_teste_sel_alu[2]~I .oe_sync_reset = "none";
defparam \saida_teste_sel_alu[2]~I .operation_mode = "output";
defparam \saida_teste_sel_alu[2]~I .output_async_reset = "none";
defparam \saida_teste_sel_alu[2]~I .output_power_up = "low";
defparam \saida_teste_sel_alu[2]~I .output_register_mode = "none";
defparam \saida_teste_sel_alu[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_sel_alu[3]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_sel_alu[3]));
// synopsys translate_off
defparam \saida_teste_sel_alu[3]~I .input_async_reset = "none";
defparam \saida_teste_sel_alu[3]~I .input_power_up = "low";
defparam \saida_teste_sel_alu[3]~I .input_register_mode = "none";
defparam \saida_teste_sel_alu[3]~I .input_sync_reset = "none";
defparam \saida_teste_sel_alu[3]~I .oe_async_reset = "none";
defparam \saida_teste_sel_alu[3]~I .oe_power_up = "low";
defparam \saida_teste_sel_alu[3]~I .oe_register_mode = "none";
defparam \saida_teste_sel_alu[3]~I .oe_sync_reset = "none";
defparam \saida_teste_sel_alu[3]~I .operation_mode = "output";
defparam \saida_teste_sel_alu[3]~I .output_async_reset = "none";
defparam \saida_teste_sel_alu[3]~I .output_power_up = "low";
defparam \saida_teste_sel_alu[3]~I .output_register_mode = "none";
defparam \saida_teste_sel_alu[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[0]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[0]));
// synopsys translate_off
defparam \saida_teste_instrucao[0]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[0]~I .input_power_up = "low";
defparam \saida_teste_instrucao[0]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[0]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[0]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[0]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[0]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[0]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[0]~I .operation_mode = "output";
defparam \saida_teste_instrucao[0]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[0]~I .output_power_up = "low";
defparam \saida_teste_instrucao[0]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[1]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[1]));
// synopsys translate_off
defparam \saida_teste_instrucao[1]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[1]~I .input_power_up = "low";
defparam \saida_teste_instrucao[1]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[1]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[1]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[1]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[1]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[1]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[1]~I .operation_mode = "output";
defparam \saida_teste_instrucao[1]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[1]~I .output_power_up = "low";
defparam \saida_teste_instrucao[1]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[2]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[2]));
// synopsys translate_off
defparam \saida_teste_instrucao[2]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[2]~I .input_power_up = "low";
defparam \saida_teste_instrucao[2]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[2]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[2]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[2]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[2]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[2]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[2]~I .operation_mode = "output";
defparam \saida_teste_instrucao[2]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[2]~I .output_power_up = "low";
defparam \saida_teste_instrucao[2]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[3]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[3]));
// synopsys translate_off
defparam \saida_teste_instrucao[3]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[3]~I .input_power_up = "low";
defparam \saida_teste_instrucao[3]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[3]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[3]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[3]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[3]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[3]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[3]~I .operation_mode = "output";
defparam \saida_teste_instrucao[3]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[3]~I .output_power_up = "low";
defparam \saida_teste_instrucao[3]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[4]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[4]));
// synopsys translate_off
defparam \saida_teste_instrucao[4]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[4]~I .input_power_up = "low";
defparam \saida_teste_instrucao[4]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[4]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[4]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[4]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[4]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[4]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[4]~I .operation_mode = "output";
defparam \saida_teste_instrucao[4]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[4]~I .output_power_up = "low";
defparam \saida_teste_instrucao[4]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[5]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[5]));
// synopsys translate_off
defparam \saida_teste_instrucao[5]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[5]~I .input_power_up = "low";
defparam \saida_teste_instrucao[5]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[5]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[5]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[5]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[5]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[5]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[5]~I .operation_mode = "output";
defparam \saida_teste_instrucao[5]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[5]~I .output_power_up = "low";
defparam \saida_teste_instrucao[5]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[6]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[6]));
// synopsys translate_off
defparam \saida_teste_instrucao[6]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[6]~I .input_power_up = "low";
defparam \saida_teste_instrucao[6]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[6]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[6]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[6]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[6]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[6]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[6]~I .operation_mode = "output";
defparam \saida_teste_instrucao[6]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[6]~I .output_power_up = "low";
defparam \saida_teste_instrucao[6]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[7]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[7]));
// synopsys translate_off
defparam \saida_teste_instrucao[7]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[7]~I .input_power_up = "low";
defparam \saida_teste_instrucao[7]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[7]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[7]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[7]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[7]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[7]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[7]~I .operation_mode = "output";
defparam \saida_teste_instrucao[7]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[7]~I .output_power_up = "low";
defparam \saida_teste_instrucao[7]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[8]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[8]));
// synopsys translate_off
defparam \saida_teste_instrucao[8]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[8]~I .input_power_up = "low";
defparam \saida_teste_instrucao[8]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[8]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[8]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[8]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[8]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[8]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[8]~I .operation_mode = "output";
defparam \saida_teste_instrucao[8]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[8]~I .output_power_up = "low";
defparam \saida_teste_instrucao[8]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[9]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[9]));
// synopsys translate_off
defparam \saida_teste_instrucao[9]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[9]~I .input_power_up = "low";
defparam \saida_teste_instrucao[9]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[9]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[9]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[9]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[9]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[9]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[9]~I .operation_mode = "output";
defparam \saida_teste_instrucao[9]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[9]~I .output_power_up = "low";
defparam \saida_teste_instrucao[9]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[10]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[10]));
// synopsys translate_off
defparam \saida_teste_instrucao[10]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[10]~I .input_power_up = "low";
defparam \saida_teste_instrucao[10]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[10]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[10]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[10]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[10]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[10]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[10]~I .operation_mode = "output";
defparam \saida_teste_instrucao[10]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[10]~I .output_power_up = "low";
defparam \saida_teste_instrucao[10]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[11]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[11]));
// synopsys translate_off
defparam \saida_teste_instrucao[11]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[11]~I .input_power_up = "low";
defparam \saida_teste_instrucao[11]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[11]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[11]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[11]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[11]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[11]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[11]~I .operation_mode = "output";
defparam \saida_teste_instrucao[11]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[11]~I .output_power_up = "low";
defparam \saida_teste_instrucao[11]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[12]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[12]));
// synopsys translate_off
defparam \saida_teste_instrucao[12]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[12]~I .input_power_up = "low";
defparam \saida_teste_instrucao[12]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[12]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[12]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[12]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[12]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[12]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[12]~I .operation_mode = "output";
defparam \saida_teste_instrucao[12]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[12]~I .output_power_up = "low";
defparam \saida_teste_instrucao[12]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[13]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[13]));
// synopsys translate_off
defparam \saida_teste_instrucao[13]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[13]~I .input_power_up = "low";
defparam \saida_teste_instrucao[13]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[13]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[13]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[13]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[13]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[13]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[13]~I .operation_mode = "output";
defparam \saida_teste_instrucao[13]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[13]~I .output_power_up = "low";
defparam \saida_teste_instrucao[13]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[14]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[14]));
// synopsys translate_off
defparam \saida_teste_instrucao[14]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[14]~I .input_power_up = "low";
defparam \saida_teste_instrucao[14]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[14]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[14]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[14]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[14]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[14]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[14]~I .operation_mode = "output";
defparam \saida_teste_instrucao[14]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[14]~I .output_power_up = "low";
defparam \saida_teste_instrucao[14]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[15]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[15]));
// synopsys translate_off
defparam \saida_teste_instrucao[15]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[15]~I .input_power_up = "low";
defparam \saida_teste_instrucao[15]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[15]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[15]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[15]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[15]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[15]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[15]~I .operation_mode = "output";
defparam \saida_teste_instrucao[15]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[15]~I .output_power_up = "low";
defparam \saida_teste_instrucao[15]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[16]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[16]));
// synopsys translate_off
defparam \saida_teste_instrucao[16]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[16]~I .input_power_up = "low";
defparam \saida_teste_instrucao[16]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[16]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[16]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[16]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[16]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[16]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[16]~I .operation_mode = "output";
defparam \saida_teste_instrucao[16]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[16]~I .output_power_up = "low";
defparam \saida_teste_instrucao[16]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[16]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[17]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[17]));
// synopsys translate_off
defparam \saida_teste_instrucao[17]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[17]~I .input_power_up = "low";
defparam \saida_teste_instrucao[17]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[17]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[17]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[17]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[17]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[17]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[17]~I .operation_mode = "output";
defparam \saida_teste_instrucao[17]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[17]~I .output_power_up = "low";
defparam \saida_teste_instrucao[17]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[17]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[18]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[18]));
// synopsys translate_off
defparam \saida_teste_instrucao[18]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[18]~I .input_power_up = "low";
defparam \saida_teste_instrucao[18]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[18]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[18]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[18]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[18]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[18]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[18]~I .operation_mode = "output";
defparam \saida_teste_instrucao[18]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[18]~I .output_power_up = "low";
defparam \saida_teste_instrucao[18]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[18]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[19]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[19]));
// synopsys translate_off
defparam \saida_teste_instrucao[19]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[19]~I .input_power_up = "low";
defparam \saida_teste_instrucao[19]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[19]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[19]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[19]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[19]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[19]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[19]~I .operation_mode = "output";
defparam \saida_teste_instrucao[19]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[19]~I .output_power_up = "low";
defparam \saida_teste_instrucao[19]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[19]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[20]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[20]));
// synopsys translate_off
defparam \saida_teste_instrucao[20]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[20]~I .input_power_up = "low";
defparam \saida_teste_instrucao[20]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[20]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[20]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[20]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[20]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[20]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[20]~I .operation_mode = "output";
defparam \saida_teste_instrucao[20]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[20]~I .output_power_up = "low";
defparam \saida_teste_instrucao[20]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[20]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[21]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[21]));
// synopsys translate_off
defparam \saida_teste_instrucao[21]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[21]~I .input_power_up = "low";
defparam \saida_teste_instrucao[21]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[21]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[21]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[21]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[21]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[21]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[21]~I .operation_mode = "output";
defparam \saida_teste_instrucao[21]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[21]~I .output_power_up = "low";
defparam \saida_teste_instrucao[21]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[21]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[22]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[22]));
// synopsys translate_off
defparam \saida_teste_instrucao[22]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[22]~I .input_power_up = "low";
defparam \saida_teste_instrucao[22]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[22]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[22]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[22]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[22]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[22]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[22]~I .operation_mode = "output";
defparam \saida_teste_instrucao[22]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[22]~I .output_power_up = "low";
defparam \saida_teste_instrucao[22]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[22]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[23]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[23]));
// synopsys translate_off
defparam \saida_teste_instrucao[23]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[23]~I .input_power_up = "low";
defparam \saida_teste_instrucao[23]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[23]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[23]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[23]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[23]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[23]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[23]~I .operation_mode = "output";
defparam \saida_teste_instrucao[23]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[23]~I .output_power_up = "low";
defparam \saida_teste_instrucao[23]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[23]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[24]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[24]));
// synopsys translate_off
defparam \saida_teste_instrucao[24]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[24]~I .input_power_up = "low";
defparam \saida_teste_instrucao[24]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[24]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[24]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[24]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[24]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[24]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[24]~I .operation_mode = "output";
defparam \saida_teste_instrucao[24]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[24]~I .output_power_up = "low";
defparam \saida_teste_instrucao[24]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[24]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[25]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[25]));
// synopsys translate_off
defparam \saida_teste_instrucao[25]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[25]~I .input_power_up = "low";
defparam \saida_teste_instrucao[25]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[25]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[25]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[25]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[25]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[25]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[25]~I .operation_mode = "output";
defparam \saida_teste_instrucao[25]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[25]~I .output_power_up = "low";
defparam \saida_teste_instrucao[25]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[25]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[26]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[26]));
// synopsys translate_off
defparam \saida_teste_instrucao[26]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[26]~I .input_power_up = "low";
defparam \saida_teste_instrucao[26]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[26]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[26]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[26]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[26]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[26]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[26]~I .operation_mode = "output";
defparam \saida_teste_instrucao[26]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[26]~I .output_power_up = "low";
defparam \saida_teste_instrucao[26]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[26]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[27]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[27]));
// synopsys translate_off
defparam \saida_teste_instrucao[27]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[27]~I .input_power_up = "low";
defparam \saida_teste_instrucao[27]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[27]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[27]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[27]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[27]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[27]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[27]~I .operation_mode = "output";
defparam \saida_teste_instrucao[27]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[27]~I .output_power_up = "low";
defparam \saida_teste_instrucao[27]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[27]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[28]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[28]));
// synopsys translate_off
defparam \saida_teste_instrucao[28]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[28]~I .input_power_up = "low";
defparam \saida_teste_instrucao[28]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[28]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[28]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[28]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[28]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[28]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[28]~I .operation_mode = "output";
defparam \saida_teste_instrucao[28]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[28]~I .output_power_up = "low";
defparam \saida_teste_instrucao[28]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[28]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[29]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[29]));
// synopsys translate_off
defparam \saida_teste_instrucao[29]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[29]~I .input_power_up = "low";
defparam \saida_teste_instrucao[29]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[29]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[29]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[29]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[29]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[29]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[29]~I .operation_mode = "output";
defparam \saida_teste_instrucao[29]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[29]~I .output_power_up = "low";
defparam \saida_teste_instrucao[29]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[29]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[30]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[30]));
// synopsys translate_off
defparam \saida_teste_instrucao[30]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[30]~I .input_power_up = "low";
defparam \saida_teste_instrucao[30]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[30]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[30]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[30]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[30]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[30]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[30]~I .operation_mode = "output";
defparam \saida_teste_instrucao[30]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[30]~I .output_power_up = "low";
defparam \saida_teste_instrucao[30]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[30]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \saida_teste_instrucao[31]~I (
	.datain(\program_memory1|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida_teste_instrucao[31]));
// synopsys translate_off
defparam \saida_teste_instrucao[31]~I .input_async_reset = "none";
defparam \saida_teste_instrucao[31]~I .input_power_up = "low";
defparam \saida_teste_instrucao[31]~I .input_register_mode = "none";
defparam \saida_teste_instrucao[31]~I .input_sync_reset = "none";
defparam \saida_teste_instrucao[31]~I .oe_async_reset = "none";
defparam \saida_teste_instrucao[31]~I .oe_power_up = "low";
defparam \saida_teste_instrucao[31]~I .oe_register_mode = "none";
defparam \saida_teste_instrucao[31]~I .oe_sync_reset = "none";
defparam \saida_teste_instrucao[31]~I .operation_mode = "output";
defparam \saida_teste_instrucao[31]~I .output_async_reset = "none";
defparam \saida_teste_instrucao[31]~I .output_power_up = "low";
defparam \saida_teste_instrucao[31]~I .output_register_mode = "none";
defparam \saida_teste_instrucao[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
