 ****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
  Copyright (C) 2014 Synopsys, Inc. All Rights Reserved.                        
  Unpublished-rights reserved under US copyright laws.
  This program is protected by law and is subject to the
  terms and conditions of the license agreement from Synopsys.
  Use of this program is your acceptance to be bound by the
  license agreement. HSPICE is the trademark of Synopsys, Inc.
  Input File: four-bit-comparator.sp                                            
  Command line options: -mt 14 -hpp -i four-bit-comparator.sp -o four-bit-comparator.lis
  lic:  
  lic: FLEXlm: v10.9.8 
  lic: USER:   User                 HOSTNAME: LAPTOP-HIOSMBNM 
  lic: HOSTID: "a036bc64ac5e 009337e9bab9 005056c00001 005056c00008 009337e9bab5
  009337e9bab6 029337e
  lic: Using FLEXlm license file: 
  lic: 27000@LAPTOP-HIOSMBNM 
  lic: Checkout 1 hspice 
  lic: License/Maintenance for hspice will expire on 30-dec-2030/2029.2029 
  lic: 1(in_use)/99(total) FLOATING license(s) on SERVER 27000@LAPTOP-HIOSMBNM 
  lic:   
 Init: read install configuration file: C:\synopsys\Hspice_J-2014.09-2\meta.cfg
 
 ****** Advanced Analog Library - J-2014.09-2 (Oct 22 2014) ****** 
  **warning** (four-bit-comparator.sp:12) Global net name, "vdd", in subckt pin list. The pin will be connected to the local net. Recommend to not use global net names in subckt pin lists.
1****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
 ******  
 four-bit-comparator

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 xh1.                            comp1              1.00 
        2 xh1.xg1.                        comp               1.00 
        3 xh1.xg2.                        comp               1.00 
        4 xh1.xg3.                        back               1.00 
        5 xh1.xg1.xa1.                    inv1               1.00 
        6 xh1.xg1.xa2.                    inv1               1.00 
        7 xh1.xg1.xa3.                    inv1               1.00 
        8 xh1.xg1.xa4.                    inv1               1.00 
        9 xh1.xg1.xb1.                    nor1               1.00 
       10 xh1.xg1.xb2.                    nand1              1.00 
       11 xh1.xg1.xb3.                    nand1              1.00 
       12 xh1.xg1.xb4.                    nand1              1.00 
       13 xh1.xg1.xb5.                    nand1              1.00 
       14 xh1.xg1.xb6.                    nor1               1.00 
       15 xh1.xg1.xc1.                    nor1               1.00 
       16 xh1.xg1.xc2.                    inv1               1.00 
       17 xh1.xg1.xc3.                    nor1               1.00 
       18 xh1.xg1.xc4.                    inv1               1.00 
       19 xh1.xg1.xd1.                    nand1              1.00 
       20 xh1.xg1.xd2.                    nand1              1.00 
       21 xh1.xg1.xe1.                    nor1               1.00 
       22 xh1.xg2.xa1.                    inv1               1.00 
       23 xh1.xg2.xa2.                    inv1               1.00 
       24 xh1.xg2.xa3.                    inv1               1.00 
       25 xh1.xg2.xa4.                    inv1               1.00 
       26 xh1.xg2.xb1.                    nor1               1.00 
       27 xh1.xg2.xb2.                    nand1              1.00 
       28 xh1.xg2.xb3.                    nand1              1.00 
       29 xh1.xg2.xb4.                    nand1              1.00 
       30 xh1.xg2.xb5.                    nand1              1.00 
       31 xh1.xg2.xb6.                    nor1               1.00 
       32 xh1.xg2.xc1.                    nor1               1.00 
       33 xh1.xg2.xc2.                    inv1               1.00 
       34 xh1.xg2.xc3.                    nor1               1.00 
       35 xh1.xg2.xc4.                    inv1               1.00 
       36 xh1.xg2.xd1.                    nand1              1.00 
       37 xh1.xg2.xd2.                    nand1              1.00 
       38 xh1.xg2.xe1.                    nor1               1.00 
       39 xh1.xg3.xf1.                    inv1               1.00 
       40 xh1.xg3.xf2.                    inv1               1.00 
       41 xh1.xg3.xf3.                    inv1               1.00 
       42 xh1.xg3.xf4.                    nand1              1.00 
       43 xh1.xg3.xf5.                    nand1              1.00 
       44 xh1.xg3.xf6.                    nand1              1.00 
       45 xh1.xg3.xf7.                    nor1               1.00 
       46 xh1.xg3.xf8.                    nand1              1.00 
       47 xh1.xg3.xf9.                    inv1               1.00 
  **info** (four-bit-comparator.sp:74) DC voltage reset to initial transient source value              in source        0:va0                 new dc=  0.1800D+01
  **warning** (four-bit-comparator.sp:9) Both nodes of element vgnd are connected together; Line ignored.
 

  
      
 **info** set option symb=1 internally to help for convergence.
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2         
  Opening plot unit= 79
 file=four-bit-comparator.pa0

 **info** dc convergence successful at Newton-Raphson method 
1****** HSPICE -- J-2014.09-2 64-BIT (Oct 22 2014) win64 ******                 
 ******  
 four-bit-comparator

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is all       simulation time is     0.     
     node    =voltage       node    =voltage       node    =voltage

 + 0:a0      =   1.8000   0:a1      =   1.8000   0:a2      =   1.8000 
 + 0:a3      =   1.8000   0:b0      =   1.8000   0:b1      =   1.8000 
 + 0:b2      =   1.8000   0:b3      =   1.8000   0:eq      =   1.8000 
 + 0:gt      =  32.4458n  0:lt      =  32.4458n  0:vdd     =   1.8000 
 + 1:eq1     =   1.8000   1:eq2     =   1.8000   1:gt1     =  32.4458n
 + 1:gt2     =  32.4458n  1:lt1     =  32.4458n  1:lt2     =  32.4458n
 + 2:a0out   =  10.9565n  2:a1out   =  10.9565n  2:b0out   =  10.9565n
 + 2:b1out   =  10.9565n  2:n1      =   8.1114n  2:n10     =   1.8000 
 + 2:n2      =   1.8000   2:n3      =   1.8000   2:n4      =   1.8000 
 + 2:n5      =   1.8000   2:n6      =   8.4485n  2:n7      =   8.1114n
 + 2:n8      =   8.4485n  2:n9      =   1.8000   3:a0out   =  10.9565n
 + 3:a1out   =  10.9565n  3:b0out   =  10.9565n  3:b1out   =  10.9565n
 + 3:n1      =   8.1114n  3:n10     =   1.8000   3:n2      =   1.8000 
 + 3:n3      =   1.8000   3:n4      =   1.8000   3:n5      =   1.8000 
 + 3:n6      =   8.4485n  3:n7      =   8.1114n  3:n8      =   8.4485n
