{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706214779861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706214779861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 21:32:59 2024 " "Processing started: Thu Jan 25 21:32:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706214779861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214779861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214779861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706214780143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706214780143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_xy_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_xy_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xy_register_tb-testbench " "Found design unit 1: CPU_xy_register_tb-testbench" {  } { { "../testbench/CPU_xy_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_xy_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789152 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xy_register_tb " "Found entity 1: CPU_xy_register_tb" {  } { { "../testbench/CPU_xy_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_xy_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_ac_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_ac_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUACRegister_tb-testbench " "Found design unit 1: CPUACRegister_tb-testbench" {  } { { "../testbench/CPU_ac_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_ac_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789154 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUACRegister_tb " "Found entity 1: CPUACRegister_tb" {  } { { "../testbench/CPU_ac_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_ac_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_xy_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xy_register-Behavioral " "Found design unit 1: CPU_xy_register-Behavioral" {  } { { "../CPU_xy_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789155 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xy_register " "Found entity 1: CPU_xy_register" {  } { { "../CPU_xy_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_stack_pointer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_stack_pointer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_stack_pointer-Behavioral " "Found design unit 1: CPU_stack_pointer-Behavioral" {  } { { "../CPU_stack_pointer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789156 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_stack_pointer " "Found entity 1: CPU_stack_pointer" {  } { { "../CPU_stack_pointer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_random_control_logic_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_random_control_logic_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_random_control_logic_test-Dataflow " "Found design unit 1: CPU_random_control_logic_test-Dataflow" {  } { { "../CPU_random_control_logic_test.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789157 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_random_control_logic_test " "Found entity 1: CPU_random_control_logic_test" {  } { { "../CPU_random_control_logic_test.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_low.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_low.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_program_counter_low-Behavioral " "Found design unit 1: CPU_program_counter_low-Behavioral" {  } { { "../CPU_program_counter_low.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789159 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_program_counter_low " "Found entity 1: CPU_program_counter_low" {  } { { "../CPU_program_counter_low.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_high.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_program_counter_high.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_program_counter_high-Behavioral " "Found design unit 1: CPU_program_counter_high-Behavioral" {  } { { "../CPU_program_counter_high.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789160 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_program_counter_high " "Found entity 1: CPU_program_counter_high" {  } { { "../CPU_program_counter_high.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_p_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_p_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_p_register-Behavioral " "Found design unit 1: CPU_p_register-Behavioral" {  } { { "../CPU_p_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789161 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_p_register " "Found entity 1: CPU_p_register" {  } { { "../CPU_p_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_input_data_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_input_data_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_input_data_latch-Behavioral " "Found design unit 1: CPU_input_data_latch-Behavioral" {  } { { "../CPU_input_data_latch.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789162 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_input_data_latch " "Found entity 1: CPU_input_data_latch" {  } { { "../CPU_input_data_latch.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_data_output_register_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_data_output_register_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_data_output_register_buffer-Behavioral " "Found design unit 1: CPU_data_output_register_buffer-Behavioral" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789163 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_data_output_register_buffer " "Found entity 1: CPU_data_output_register_buffer" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_clock_generator-Behavioral " "Found design unit 1: CPU_clock_generator-Behavioral" {  } { { "../CPU_clock_generator.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789164 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_generator " "Found entity 1: CPU_clock_generator" {  } { { "../CPU_clock_generator.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_b_input_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_b_input_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_b_input_register-Behavioral " "Found design unit 1: CPU_b_input_register-Behavioral" {  } { { "../CPU_b_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789166 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_b_input_register " "Found entity 1: CPU_b_input_register" {  } { { "../CPU_b_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-Behavioral " "Found design unit 1: CPU_ALU-Behavioral" {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789167 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Found entity 1: CPU_ALU" {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_address_bus_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_address_bus_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_address_bus_register-Behavioral " "Found design unit 1: CPU_address_bus_register-Behavioral" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789168 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_address_bus_register " "Found entity 1: CPU_address_bus_register" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_adder_hold_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_adder_hold_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_adder_hold_register-Behavioral " "Found design unit 1: CPU_adder_hold_register-Behavioral" {  } { { "../CPU_adder_hold_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789169 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_adder_hold_register " "Found entity 1: CPU_adder_hold_register" {  } { { "../CPU_adder_hold_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_ac_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ac_register-Behavioral " "Found design unit 1: CPU_ac_register-Behavioral" {  } { { "../CPU_ac_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789170 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ac_register " "Found entity 1: CPU_ac_register" {  } { { "../CPU_ac_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_a_input_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu_a_input_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_a_input_register-Behavioral " "Found design unit 1: CPU_a_input_register-Behavioral" {  } { { "../CPU_a_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789171 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_a_input_register " "Found entity 1: CPU_a_input_register" {  } { { "../CPU_a_input_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789172 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_clock_generator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_clock_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_clock_generator_tb-testbench " "Found design unit 1: CPU_clock_generator_tb-testbench" {  } { { "../testbench/CPU_clock_generator_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_clock_generator_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789174 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_clock_generator_tb " "Found entity 1: CPU_clock_generator_tb" {  } { { "../testbench/CPU_clock_generator_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_clock_generator_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_address_bus_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /git/projet/2324_projet2a_nes/software/vhdl/cpu/testbench/cpu_address_bus_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_address_bus_register_tb-testbench " "Found design unit 1: CPU_address_bus_register_tb-testbench" {  } { { "../testbench/CPU_address_bus_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_address_bus_register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789175 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_address_bus_register_tb " "Found entity 1: CPU_address_bus_register_tb" {  } { { "../testbench/CPU_address_bus_register_tb.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/testbench/CPU_address_bus_register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706214789175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214789175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706214789203 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ir5 CPU.vhd(25) " "VHDL Signal Declaration warning at CPU.vhd(25): used explicit default value for signal \"ir5\" because signal was never assigned a value" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1706214789204 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hc CPU.vhd(26) " "Verilog HDL or VHDL warning at CPU.vhd(26): object \"hc\" assigned a value but never read" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706214789204 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_a_input_register CPU_a_input_register:a_input_register " "Elaborating entity \"CPU_a_input_register\" for hierarchy \"CPU_a_input_register:a_input_register\"" {  } { { "../CPU.vhd" "a_input_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ac_register CPU_ac_register:ac_register " "Elaborating entity \"CPU_ac_register\" for hierarchy \"CPU_ac_register:ac_register\"" {  } { { "../CPU.vhd" "ac_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_adder_hold_register CPU_adder_hold_register:adder_hold_register " "Elaborating entity \"CPU_adder_hold_register\" for hierarchy \"CPU_adder_hold_register:adder_hold_register\"" {  } { { "../CPU.vhd" "adder_hold_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_address_bus_register CPU_address_bus_register:address_bus_high_register " "Elaborating entity \"CPU_address_bus_register\" for hierarchy \"CPU_address_bus_register:address_bus_high_register\"" {  } { { "../CPU.vhd" "address_bus_high_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU CPU_ALU:alu " "Elaborating entity \"CPU_ALU\" for hierarchy \"CPU_ALU:alu\"" {  } { { "../CPU.vhd" "alu" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789210 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_output CPU_ALU.vhd(16) " "VHDL Signal Declaration warning at CPU_ALU.vhd(16): used implicit default value for signal \"o_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706214789211 "|CPU|CPU_ALU:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_half_carry CPU_ALU.vhd(17) " "VHDL Signal Declaration warning at CPU_ALU.vhd(17): used implicit default value for signal \"o_half_carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706214789211 "|CPU|CPU_ALU:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_carry CPU_ALU.vhd(18) " "VHDL Signal Declaration warning at CPU_ALU.vhd(18): used implicit default value for signal \"o_carry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706214789211 "|CPU|CPU_ALU:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_overflow CPU_ALU.vhd(19) " "VHDL Signal Declaration warning at CPU_ALU.vhd(19): used implicit default value for signal \"o_overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CPU_ALU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706214789211 "|CPU|CPU_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_b_input_register CPU_b_input_register:b_input_register " "Elaborating entity \"CPU_b_input_register\" for hierarchy \"CPU_b_input_register:b_input_register\"" {  } { { "../CPU.vhd" "b_input_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_clock_generator CPU_clock_generator:clock_generator " "Elaborating entity \"CPU_clock_generator\" for hierarchy \"CPU_clock_generator:clock_generator\"" {  } { { "../CPU.vhd" "clock_generator" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_data_output_register_buffer CPU_data_output_register_buffer:data_output_register_buffer " "Elaborating entity \"CPU_data_output_register_buffer\" for hierarchy \"CPU_data_output_register_buffer:data_output_register_buffer\"" {  } { { "../CPU.vhd" "data_output_register_buffer" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_input_data_latch CPU_input_data_latch:input_data_latch " "Elaborating entity \"CPU_input_data_latch\" for hierarchy \"CPU_input_data_latch:input_data_latch\"" {  } { { "../CPU.vhd" "input_data_latch" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_p_register CPU_p_register:p_register " "Elaborating entity \"CPU_p_register\" for hierarchy \"CPU_p_register:p_register\"" {  } { { "../CPU.vhd" "p_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_program_counter_low CPU_program_counter_low:program_counter_low " "Elaborating entity \"CPU_program_counter_low\" for hierarchy \"CPU_program_counter_low:program_counter_low\"" {  } { { "../CPU.vhd" "program_counter_low" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_program_counter_high CPU_program_counter_high:program_counter_high " "Elaborating entity \"CPU_program_counter_high\" for hierarchy \"CPU_program_counter_high:program_counter_high\"" {  } { { "../CPU.vhd" "program_counter_high" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_random_control_logic_test CPU_random_control_logic_test:random_control_logic " "Elaborating entity \"CPU_random_control_logic_test\" for hierarchy \"CPU_random_control_logic_test:random_control_logic\"" {  } { { "../CPU.vhd" "random_control_logic" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_stack_pointer CPU_stack_pointer:stack_pointer " "Elaborating entity \"CPU_stack_pointer\" for hierarchy \"CPU_stack_pointer:stack_pointer\"" {  } { { "../CPU.vhd" "stack_pointer" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_xy_register CPU_xy_register:x_register " "Elaborating entity \"CPU_xy_register\" for hierarchy \"CPU_xy_register:x_register\"" {  } { { "../CPU.vhd" "x_register" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214789222 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[7\]\" " "Converted tri-state node feeding \"adh_bus\[7\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[6\]\" " "Converted tri-state node feeding \"adh_bus\[6\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[5\]\" " "Converted tri-state node feeding \"adh_bus\[5\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[4\]\" " "Converted tri-state node feeding \"adh_bus\[4\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[3\]\" " "Converted tri-state node feeding \"adh_bus\[3\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[2\]\" " "Converted tri-state node feeding \"adh_bus\[2\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[1\]\" " "Converted tri-state node feeding \"adh_bus\[1\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"adh_bus\[0\]\" " "Converted tri-state node feeding \"adh_bus\[0\]\" into a selector" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 146 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[7\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[7\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[6\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[6\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[5\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[5\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[4\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[4\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[3\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[3\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[2\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[2\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[1\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[1\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[0\]\" " "Converted tri-state node feeding \"CPU_data_output_register_buffer:data_output_register_buffer\|reg_data_out\[0\]\" into a selector" {  } { { "../CPU_data_output_register_buffer.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[7\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[7\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[6\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[6\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[5\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[5\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[4\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[4\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[3\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[3\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[2\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[2\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[1\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[1\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[0\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_low_register\|reg_ablh\[0\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[7\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[7\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[6\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[6\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[5\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[5\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[4\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[4\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[3\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[3\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[2\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[2\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[1\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[1\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[0\]\" " "Converted tri-state node feeding \"CPU_address_bus_register:address_bus_high_register\|reg_ablh\[0\]\" into a selector" {  } { { "../CPU_address_bus_register.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1706214790929 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1706214790929 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706214791077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706214791212 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706214791480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706214792255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706214792255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_irq " "No output dependent on input pin \"i_irq\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_irq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ready " "No output dependent on input pin \"i_ready\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_ready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[21\] " "No output dependent on input pin \"i_test_vector\[21\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[22\] " "No output dependent on input pin \"i_test_vector\[22\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[23\] " "No output dependent on input pin \"i_test_vector\[23\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[24\] " "No output dependent on input pin \"i_test_vector\[24\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[25\] " "No output dependent on input pin \"i_test_vector\[25\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[26\] " "No output dependent on input pin \"i_test_vector\[26\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[27\] " "No output dependent on input pin \"i_test_vector\[27\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[28\] " "No output dependent on input pin \"i_test_vector\[28\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[29\] " "No output dependent on input pin \"i_test_vector\[29\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[30\] " "No output dependent on input pin \"i_test_vector\[30\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[31\] " "No output dependent on input pin \"i_test_vector\[31\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[32\] " "No output dependent on input pin \"i_test_vector\[32\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[33\] " "No output dependent on input pin \"i_test_vector\[33\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[37\] " "No output dependent on input pin \"i_test_vector\[37\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[38\] " "No output dependent on input pin \"i_test_vector\[38\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[35\] " "No output dependent on input pin \"i_test_vector\[35\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[34\] " "No output dependent on input pin \"i_test_vector\[34\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[3\] " "No output dependent on input pin \"i_test_vector\[3\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_test_vector\[36\] " "No output dependent on input pin \"i_test_vector\[36\]\"" {  } { { "../CPU.vhd" "" { Text "D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706214792572 "|CPU|i_test_vector[36]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706214792572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706214792573 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706214792573 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1706214792573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706214792573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706214792573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706214792590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 21:33:12 2024 " "Processing ended: Thu Jan 25 21:33:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706214792590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706214792590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706214792590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706214792590 ""}
