
---------- Begin Simulation Statistics ----------
final_tick                                 3253851500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 904944                       # Number of bytes of host memory used
host_op_rate                                   175070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.39                       # Real time elapsed on the host
host_tick_rate                               50536791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11272041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003254                       # Number of seconds simulated
sim_ticks                                  3253851500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.665354                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1247285                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1251473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19565                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1888089                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              99566                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          100524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              958                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2913698                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  382625                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          525                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5062533                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3960627                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             17887                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2769411                       # Number of branches committed
system.cpu.commit.bw_lim_events                452623                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          585979                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003358                       # Number of instructions committed
system.cpu.commit.committedOps               11275399                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6218956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.813069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.390616                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2742786     44.10%     44.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1029054     16.55%     60.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       831070     13.36%     74.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       334797      5.38%     79.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       430229      6.92%     86.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       203217      3.27%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       144431      2.32%     91.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50749      0.82%     92.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       452623      7.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6218956                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               374505                       # Number of function calls committed.
system.cpu.commit.int_insts                   9770223                       # Number of committed integer instructions.
system.cpu.commit.loads                       1155697                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9136842     81.03%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      0.36%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1155697     10.25%     91.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         942590      8.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11275399                       # Class of committed instruction
system.cpu.commit.refs                        2098287                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11272041                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.650771                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.650771                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                649492                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1686                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1236466                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11986397                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2665189                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2915351                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17975                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7490                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52048                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2913698                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2493780                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3492768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6438                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10673277                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   39306                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.447730                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2787634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1729476                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.640098                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6300055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.914462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.594718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3258322     51.72%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   356349      5.66%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   842471     13.37%     70.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   478903      7.60%     78.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   326047      5.18%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   132456      2.10%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   199439      3.17%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   228429      3.63%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   477639      7.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6300055                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       106462                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       586983                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       804582                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          555                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       7193783                       # number of prefetches that crossed the page
system.cpu.idleCycles                          207650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19931                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2842082                       # Number of branches executed
system.cpu.iew.exec_nop                          4048                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.822123                       # Inst execution rate
system.cpu.iew.exec_refs                      2307354                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1011213                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  302048                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216571                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                587                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               465                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1026434                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11861852                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1296141                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23779                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11857841                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1413                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   640                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17975                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4993                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             9833                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        86243                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        60873                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        83844                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14155                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5776                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10921635                       # num instructions consuming a value
system.cpu.iew.wb_count                      11758205                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.504403                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5508904                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.806813                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11763809                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13399003                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8695176                       # number of integer regfile writes
system.cpu.ipc                               1.536640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.536640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9529257     80.20%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40058      0.34%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   48      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   61      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  50      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1297713     10.92%     91.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1014334      8.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11881623                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       35851                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003017                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25895     72.23%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     72.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.01%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     72.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1628      4.54%     76.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8323     23.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11916521                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30097505                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11757393                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12442187                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11857217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11881623                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 587                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          585751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       138550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6300055                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.885955                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.808123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1651042     26.21%     26.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1489276     23.64%     49.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1324901     21.03%     70.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              803757     12.76%     83.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              359747      5.71%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              346900      5.51%     94.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              177649      2.82%     97.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               82372      1.31%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               64411      1.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6300055                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.825778                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    938                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1925                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          812                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1417                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             28224                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            68113                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1026434                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8224592                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          6507705                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  454447                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12203023                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 118419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2688162                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3302                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5151                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18662777                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11946503                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12844153                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2936897                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  12948                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17975                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                151660                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   641109                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13522484                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          50914                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2104                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    215377                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            588                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1235                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17627061                       # The number of ROB reads
system.cpu.rob.rob_writes                    23803878                       # The number of ROB writes
system.cpu.timesIdled                           10892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      922                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     261                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8246                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5677                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2413                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5677                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       517760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  517760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8246                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9855500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42699000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             90960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        60781                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2449                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         60845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          157                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       182471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        97139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                279610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7784064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2615616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10399680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            93566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019612                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93530     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          164194797                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49059729                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          91267500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                10581                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25995                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        48743                       # number of demand (read+write) hits
system.l2.demand_hits::total                    85319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               10581                       # number of overall hits
system.l2.overall_hits::.cpu.data               25995                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        48743                       # number of overall hits
system.l2.overall_hits::total                   85319                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6569                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8090                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1521                       # number of overall misses
system.l2.overall_misses::.cpu.data              6569                       # number of overall misses
system.l2.overall_misses::total                  8090                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    495120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        613715000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    495120000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       613715000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            12102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        48743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           12102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        48743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.125682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086608                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.125682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086608                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77971.729126                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75372.202771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75860.939431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77971.729126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75372.202771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75860.939431                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    429430000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    532815000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    429430000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    532815000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.125682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086608                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.125682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086608                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67971.729126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65372.202771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65860.939431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67971.729126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65372.202771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65860.939431                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8305                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        60745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            60745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        60745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        60745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    184896500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     184896500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.985300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76625.155408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76625.155408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    160766500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    160766500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.985300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66625.155408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66625.155408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          10581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        48743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              59324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        12102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        48743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          60845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.125682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77971.729126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77971.729126                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.125682                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67971.729126                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67971.729126                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    310223500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    310223500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74644.730510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74644.730510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    268663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.138004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64644.730510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64644.730510                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          156                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             156                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          157                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           157                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993631                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993631                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3229000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993631                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20698.717949                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20698.717949                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7035.805281                       # Cycle average of tags in use
system.l2.tags.total_refs                      185852                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8247                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.535710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     140.650829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1451.819659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5443.334792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.053679                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062912                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1496311                       # Number of tag accesses
system.l2.tags.data_accesses                  1496311                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          97344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         420416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             517760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8090                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29916547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         129205651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159122197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29916547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29916547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29916547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        129205651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            159122197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000660000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16945                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     49285250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               200972750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6092.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24842.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7089                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    517.242757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   331.335975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.988970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          180     17.98%     17.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          203     20.28%     38.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99      9.89%     48.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      6.99%     55.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      4.50%     59.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      3.20%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.60%     65.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      2.80%     68.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          318     31.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1001                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 517760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  517760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       159.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1527301500                       # Total gap between requests
system.mem_ctrls.avgGap                     188788.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        97344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       420416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 29916546.591016829014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129205650.595916867256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40820750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    160152000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26838.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24379.97                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3391500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1802625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            27089160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     256304880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        308353470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        989813280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1586754915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        487.654374                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2569450000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    108420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    575981500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3755640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1996170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            30673440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     256304880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        366368640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        940958400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1600057170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.742530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2441672500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    108420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    703759000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2478300                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2478300                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2478300                       # number of overall hits
system.cpu.icache.overall_hits::total         2478300                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15480                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15480                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15480                       # number of overall misses
system.cpu.icache.overall_misses::total         15480                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    357076000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    357076000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    357076000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    357076000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2493780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2493780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2493780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2493780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23066.925065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23066.925065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23066.925065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23066.925065                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             40201                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        60781                       # number of writebacks
system.cpu.icache.writebacks::total             60781                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3378                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        12102                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12102                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12102                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        48743                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        60845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    282800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    282800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    282800000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    894130822                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1176930822                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004853                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004853                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024399                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23368.038341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23368.038341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23368.038341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18343.779045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19343.098398                       # average overall mshr miss latency
system.cpu.icache.replacements                  60781                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2478300                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2478300                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15480                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15480                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    357076000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    357076000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2493780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2493780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23066.925065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23066.925065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12102                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    282800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    282800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004853                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23368.038341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23368.038341                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        48743                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        48743                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    894130822                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    894130822                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18343.779045                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18343.779045                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.945332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2539145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             60845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.731367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    34.720539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    29.224792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.542508                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.456637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5048405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5048405                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2075409                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2075409                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2075419                       # number of overall hits
system.cpu.dcache.overall_hits::total         2075419                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        63814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63814                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        63816                       # number of overall misses
system.cpu.dcache.overall_misses::total         63816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2073955500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2073955500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2073955500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2073955500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2139223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2139223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2139235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2139235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32500.007835                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32500.007835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32498.989282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32498.989282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8305                       # number of writebacks
system.cpu.dcache.writebacks::total              8305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31098                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31098                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    824009500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    824009500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    824195500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824195500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015294                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25186.743489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25186.743489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25190.888807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25190.888807                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31697                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1142550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1142550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1576519500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1576519500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1197150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1197150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28873.983516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28873.983516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        30110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    628189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    628189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20863.151777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20863.151777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       932847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         932847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9075                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    492651000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    492651000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       941922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       941922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54286.611570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54286.611570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6608                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6608                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    191174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    191174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77492.501013                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77492.501013                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       186000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       186000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        93000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        93000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4785000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4785000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34424.460432                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34424.460432                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4646000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4646000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 33424.460432                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33424.460432                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007181                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007181                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.077048                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2109223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32721                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.460836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   977.077048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.954177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4313365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4313365                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3253851500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3253851500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
