<?xml version="1.0"?>
<block name="counter.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:f7f28206eb4bf8af5140e212a2d0116953beca2842dfe7493fe8c1f21faa86c6" atom_netlist_id="SHA256:98c605855682df3411075f36f70f68c3987737d9e86ce86320e281eb6f935f01">
	<inputs>clk rst</inputs>
	<outputs>out:q[0] out:q[1] out:q[2] out:q[3] out:q[4] out:q[5] out:q[6] out:q[7]</outputs>
	<clocks>clk</clocks>
	<block name="n22" instance="clb[0]" mode="default">
		<inputs>
			<port name="I0">$abc$215$new_n28_ rst</port>
			<port name="I0i">q[6] open</port>
			<port name="I1">$abc$215$new_n25_ q[5]</port>
			<port name="I1i">q[4] open</port>
			<port name="I2">rst q[1]</port>
			<port name="I2i">q[0] open</port>
			<port name="I3">rst q[1]</port>
			<port name="I3i">q[0] q[2]</port>
			<port name="I4">rst q[3]</port>
			<port name="I4i">$abc$215$new_n23_ open</port>
			<port name="I5">rst q[4]</port>
			<port name="I5i">$abc$215$new_n25_ open</port>
			<port name="I6">q[1] q[0]</port>
			<port name="I6i">q[2] q[3]</port>
			<port name="I7">q[4] q[5]</port>
			<port name="I7i">$abc$215$new_n25_ rst</port>
			<port name="reg_in">open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[1]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts1 open fle[2].out[1]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 fle[4].out[1]-&gt;clbouts2 open fle[5].out[1]-&gt;clbouts2 open open fle[6].out[0]-&gt;clbouts2 open fle[7].out[0]-&gt;clbouts2</port>
			<port name="reg_out">open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="n26" instance="fle[0]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I0[0]-&gt;direct_fle0 clb.I0[1]-&gt;direct_fle0 clb.I0i[0]-&gt;direct_fle0i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n26" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble3[0]" />
				<block name="n26" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">lut3inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n26" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="n26" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n26</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="q[6]" instance="ff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">lut3[0].out[0]-&gt;direct2</port>
						</inputs>
						<outputs>
							<port name="Q">q[6]</port>
						</outputs>
						<clocks>
							<port name="clk">ble3.clk[0]-&gt;direct3</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$215$new_n28_" instance="fle[1]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I1[0]-&gt;direct_fle1 clb.I1[1]-&gt;direct_fle1 clb.I1i[0]-&gt;direct_fle1i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$215$new_n28_" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble3[0]" />
				<block name="$abc$215$new_n28_" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut3[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$215$new_n28_" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="$abc$215$new_n28_" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$215$new_n28_</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="n38" instance="fle[2]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I2[0]-&gt;direct_fle2 clb.I2[1]-&gt;direct_fle2 clb.I2i[0]-&gt;direct_fle2i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">lut3inter[0].out[0]-&gt;direct2 lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n38" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble3[0].out[0]-&gt;direct3 ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n34" instance="ble3[0]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct1 open lut3inter.in[2]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">lut3inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n34" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 open ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="n34" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 open lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n34</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="q[0]" instance="ff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">lut3[0].out[0]-&gt;direct2</port>
						</inputs>
						<outputs>
							<port name="Q">q[0]</port>
						</outputs>
						<clocks>
							<port name="clk">ble3.clk[0]-&gt;direct3</port>
						</clocks>
					</block>
				</block>
				<block name="n38" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">lut3inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n38" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="n38" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n38</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="q[1]" instance="ff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">lut3[0].out[0]-&gt;direct2</port>
						</inputs>
						<outputs>
							<port name="Q">q[1]</port>
						</outputs>
						<clocks>
							<port name="clk">ble3.clk[0]-&gt;direct3</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n42" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I3[0]-&gt;direct_fle3 clb.I3[1]-&gt;direct_fle3 clb.I3i[0]-&gt;direct_fle3i clb.I3i[1]-&gt;direct_fle3i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n42" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n42" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n42" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n42</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="q[2]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">q[2]</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n46" instance="fle[4]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I4[0]-&gt;direct_fle4 clb.I4[1]-&gt;direct_fle4 clb.I4i[0]-&gt;direct_fle4i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n46" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble3[0]" />
				<block name="n46" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">lut3inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n46" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="n46" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n46</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="q[3]" instance="ff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">lut3[0].out[0]-&gt;direct2</port>
						</inputs>
						<outputs>
							<port name="Q">q[3]</port>
						</outputs>
						<clocks>
							<port name="clk">ble3.clk[0]-&gt;direct3</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="n50" instance="fle[5]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I5[0]-&gt;direct_fle5 clb.I5[1]-&gt;direct_fle5 clb.I5i[0]-&gt;direct_fle5i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n50" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble3[0]" />
				<block name="n50" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">lut3inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n50" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="n50" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">0 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n50</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="q[4]" instance="ff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">lut3[0].out[0]-&gt;direct2</port>
						</inputs>
						<outputs>
							<port name="Q">q[4]</port>
						</outputs>
						<clocks>
							<port name="clk">ble3.clk[0]-&gt;direct3</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$215$new_n25_" instance="fle[6]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I6[0]-&gt;direct_fle6 clb.I6[1]-&gt;direct_fle6 clb.I6i[0]-&gt;direct_fle6i clb.I6i[1]-&gt;direct_fle6i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$215$new_n25_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$215$new_n25_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$215$new_n25_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$215$new_n25_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n22" instance="fle[7]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I7[0]-&gt;direct_fle7 clb.I7[1]-&gt;direct_fle7 clb.I7i[0]-&gt;direct_fle7i clb.I7i[1]-&gt;direct_fle7i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n22" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n22" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n22" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n22</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="q[5]" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">q[5]</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n30" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">open open</port>
			<port name="I0i">open open</port>
			<port name="I1">open open</port>
			<port name="I1i">open open</port>
			<port name="I2">open open</port>
			<port name="I2i">open open</port>
			<port name="I3">open open</port>
			<port name="I3i">open open</port>
			<port name="I4">open open</port>
			<port name="I4i">open open</port>
			<port name="I5">q[0] q[1]</port>
			<port name="I5i">q[2] open</port>
			<port name="I6">q[4] $abc$215$new_n25_</port>
			<port name="I6i">q[6] q[5]</port>
			<port name="I7">$abc$215$new_n30_ rst</port>
			<port name="I7i">q[7] open</port>
			<port name="reg_in">open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open open fle[5].out[1]-&gt;clbouts2 open open fle[6].out[0]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open</port>
			<port name="reg_out">open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="$abc$215$new_n23_" instance="fle[5]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I5[0]-&gt;direct_fle5 clb.I5[1]-&gt;direct_fle5 clb.I5i[0]-&gt;direct_fle5i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$215$new_n23_" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="open" instance="ble3[0]" />
				<block name="$abc$215$new_n23_" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">lut3[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$215$new_n23_" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="$abc$215$new_n23_" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$215$new_n23_</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
		<block name="$abc$215$new_n30_" instance="fle[6]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I6[0]-&gt;direct_fle6 clb.I6[1]-&gt;direct_fle6 clb.I6i[0]-&gt;direct_fle6i clb.I6i[1]-&gt;direct_fle6i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$215$new_n30_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$215$new_n30_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$215$new_n30_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$215$new_n30_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n30" instance="fle[7]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I7[0]-&gt;direct_fle7 clb.I7[1]-&gt;direct_fle7 clb.I7i[0]-&gt;direct_fle7i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">open lut3inter[0].out[1]-&gt;direct2</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n30" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">open ble3[1].out[0]-&gt;direct3</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="ble3[0]" />
				<block name="n30" instance="ble3[1]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct2 lut3inter.in[1]-&gt;direct2 lut3inter.in[2]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">lut3inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="n30" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="n30" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">n30</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="q[7]" instance="ff[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="D">lut3[0].out[0]-&gt;direct2</port>
						</inputs>
						<outputs>
							<port name="Q">q[7]</port>
						</outputs>
						<clocks>
							<port name="clk">ble3.clk[0]-&gt;direct3</port>
						</clocks>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:q[0]" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">q[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[1]" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">q[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[2]" instance="io[4]" mode="outpad">
		<inputs>
			<port name="outpad">q[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[3]" instance="io[5]" mode="outpad">
		<inputs>
			<port name="outpad">q[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[4]" instance="io[6]" mode="outpad">
		<inputs>
			<port name="outpad">q[4]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[4]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[5]" instance="io[7]" mode="outpad">
		<inputs>
			<port name="outpad">q[5]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[5]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[6]" instance="io[8]" mode="outpad">
		<inputs>
			<port name="outpad">q[6]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[6]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:q[7]" instance="io[9]" mode="outpad">
		<inputs>
			<port name="outpad">q[7]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:q[7]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="clk" instance="io[10]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="rst" instance="io[11]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="rst" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">rst</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
