Package `filter_blocks`
=======================
This package provides fixpoint descriptions for various
filter topologies. The filter blocks can be simulated and converted
to Verilog and VHDL netlists.

Filter Blocks - Details
=======================

:class:`pyfda.filter_blocks.fda.fir.FilterFIR`
----------------------------------------------

.. autoclass:: pyfda.filter_blocks.fda.fir.FilterFIR
    :show-inheritance:
    :members:

:class:`pyfda.filter_blocks.fda.iir.FilterIIR`
----------------------------------------------

.. autoclass:: pyfda.filter_blocks.fda.iir.FilterIIR
    :show-inheritance:
    :members: