###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       620292   # Number of WRITE/WRITEP commands
num_reads_done                 =      1536034   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1201458   # Number of read row buffer hits
num_read_cmds                  =      1536029   # Number of READ/READP commands
num_writes_done                =       620310   # Number of read requests issued
num_write_row_hits             =       545671   # Number of write row buffer hits
num_act_cmds                   =       413241   # Number of ACT commands
num_pre_cmds                   =       413212   # Number of PRE commands
num_ondemand_pres              =       385071   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646493   # Cyles of rank active rank.0
rank_active_cycles.1           =      9610608   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353507   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       389392   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2092136   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31477   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4689   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2942   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2442   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1728   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1265   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1012   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          831   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          745   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17118   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          139   # Write cmd latency (cycles)
write_latency[20-39]           =         1342   # Write cmd latency (cycles)
write_latency[40-59]           =         1676   # Write cmd latency (cycles)
write_latency[60-79]           =         2722   # Write cmd latency (cycles)
write_latency[80-99]           =         3606   # Write cmd latency (cycles)
write_latency[100-119]         =         4514   # Write cmd latency (cycles)
write_latency[120-139]         =         5284   # Write cmd latency (cycles)
write_latency[140-159]         =         6020   # Write cmd latency (cycles)
write_latency[160-179]         =         6841   # Write cmd latency (cycles)
write_latency[180-199]         =         7767   # Write cmd latency (cycles)
write_latency[200-]            =       580381   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       213278   # Read request latency (cycles)
read_latency[40-59]            =       108573   # Read request latency (cycles)
read_latency[60-79]            =       118363   # Read request latency (cycles)
read_latency[80-99]            =        88620   # Read request latency (cycles)
read_latency[100-119]          =        77559   # Read request latency (cycles)
read_latency[120-139]          =        71479   # Read request latency (cycles)
read_latency[140-159]          =        62586   # Read request latency (cycles)
read_latency[160-179]          =        55869   # Read request latency (cycles)
read_latency[180-199]          =        49892   # Read request latency (cycles)
read_latency[200-]             =       689805   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.0965e+09   # Write energy
read_energy                    =  6.19327e+09   # Read energy
act_energy                     =  1.13063e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69683e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.86908e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01941e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99702e+09   # Active standby energy rank.1
average_read_latency           =      307.928   # Average read request latency (cycles)
average_interarrival           =       4.6373   # Average request interarrival latency (cycles)
total_energy                   =  2.34981e+10   # Total energy (pJ)
average_power                  =      2349.81   # Average power (mW)
average_bandwidth              =      18.4008   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       625010   # Number of WRITE/WRITEP commands
num_reads_done                 =      1536750   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1181965   # Number of read row buffer hits
num_read_cmds                  =      1536743   # Number of READ/READP commands
num_writes_done                =       625056   # Number of read requests issued
num_write_row_hits             =       525005   # Number of write row buffer hits
num_act_cmds                   =       459551   # Number of ACT commands
num_pre_cmds                   =       459524   # Number of PRE commands
num_ondemand_pres              =       432679   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644018   # Cyles of rank active rank.0
rank_active_cycles.1           =      9632557   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355982   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       367443   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2097791   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31579   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4595   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2879   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2453   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1692   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1245   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          993   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          846   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          752   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17035   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          160   # Write cmd latency (cycles)
write_latency[20-39]           =         1581   # Write cmd latency (cycles)
write_latency[40-59]           =         1704   # Write cmd latency (cycles)
write_latency[60-79]           =         2652   # Write cmd latency (cycles)
write_latency[80-99]           =         3294   # Write cmd latency (cycles)
write_latency[100-119]         =         4000   # Write cmd latency (cycles)
write_latency[120-139]         =         4729   # Write cmd latency (cycles)
write_latency[140-159]         =         5602   # Write cmd latency (cycles)
write_latency[160-179]         =         6492   # Write cmd latency (cycles)
write_latency[180-199]         =         7887   # Write cmd latency (cycles)
write_latency[200-]            =       586909   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       193469   # Read request latency (cycles)
read_latency[40-59]            =       102351   # Read request latency (cycles)
read_latency[60-79]            =       111327   # Read request latency (cycles)
read_latency[80-99]            =        85972   # Read request latency (cycles)
read_latency[100-119]          =        76058   # Read request latency (cycles)
read_latency[120-139]          =        70572   # Read request latency (cycles)
read_latency[140-159]          =        62017   # Read request latency (cycles)
read_latency[160-179]          =        54722   # Read request latency (cycles)
read_latency[180-199]          =        48979   # Read request latency (cycles)
read_latency[200-]             =       731273   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.12005e+09   # Write energy
read_energy                    =  6.19615e+09   # Read energy
act_energy                     =  1.25733e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70871e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76373e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01787e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01072e+09   # Active standby energy rank.1
average_read_latency           =      339.932   # Average read request latency (cycles)
average_interarrival           =      4.62556   # Average request interarrival latency (cycles)
total_energy                   =   2.3654e+10   # Total energy (pJ)
average_power                  =       2365.4   # Average power (mW)
average_bandwidth              =      18.4474   # Average bandwidth
