ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB39:
  26              		.file 2 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.9
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     21. August 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 2


  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 3


  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 4


 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 5


 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 6


 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 7


 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 8


 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 9


 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 10


 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 11


 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 12


 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 13


 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 14


 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 15


 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 16


 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 855:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 857:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 858:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 859:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 860:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 861:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 862:Drivers/CMSIS/Include/core_cm0plus.h **** }
 863:Drivers/CMSIS/Include/core_cm0plus.h **** 
 864:Drivers/CMSIS/Include/core_cm0plus.h **** 
 865:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 866:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 869:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:Drivers/CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 874:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:Drivers/CMSIS/Include/core_cm0plus.h **** {
 876:Drivers/CMSIS/Include/core_cm0plus.h **** 
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 879:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 881:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 882:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 883:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 885:Drivers/CMSIS/Include/core_cm0plus.h **** }
 886:Drivers/CMSIS/Include/core_cm0plus.h **** 
 887:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 17


 888:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 889:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Encode Priority
 890:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 899:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:Drivers/CMSIS/Include/core_cm0plus.h **** {
 901:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:Drivers/CMSIS/Include/core_cm0plus.h **** 
 905:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:Drivers/CMSIS/Include/core_cm0plus.h **** 
 908:Drivers/CMSIS/Include/core_cm0plus.h ****   return (
 909:Drivers/CMSIS/Include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:Drivers/CMSIS/Include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:Drivers/CMSIS/Include/core_cm0plus.h ****          );
 912:Drivers/CMSIS/Include/core_cm0plus.h **** }
 913:Drivers/CMSIS/Include/core_cm0plus.h **** 
 914:Drivers/CMSIS/Include/core_cm0plus.h **** 
 915:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 916:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Decode Priority
 917:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 926:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:Drivers/CMSIS/Include/core_cm0plus.h **** {
 928:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:Drivers/CMSIS/Include/core_cm0plus.h **** 
 932:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:Drivers/CMSIS/Include/core_cm0plus.h **** 
 935:Drivers/CMSIS/Include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:Drivers/CMSIS/Include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:Drivers/CMSIS/Include/core_cm0plus.h **** }
 938:Drivers/CMSIS/Include/core_cm0plus.h **** 
 939:Drivers/CMSIS/Include/core_cm0plus.h **** 
 940:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 941:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 18


 945:Drivers/CMSIS/Include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:Drivers/CMSIS/Include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 950:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:Drivers/CMSIS/Include/core_cm0plus.h **** {
 952:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 954:Drivers/CMSIS/Include/core_cm0plus.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 955:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 956:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 957:Drivers/CMSIS/Include/core_cm0plus.h ****   *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to ac
 958:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 959:Drivers/CMSIS/Include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 960:Drivers/CMSIS/Include/core_cm0plus.h **** }
 961:Drivers/CMSIS/Include/core_cm0plus.h **** 
 962:Drivers/CMSIS/Include/core_cm0plus.h **** 
 963:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 964:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 965:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 966:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 967:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 968:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 969:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 970:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 971:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 972:Drivers/CMSIS/Include/core_cm0plus.h **** {
 973:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 974:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 975:Drivers/CMSIS/Include/core_cm0plus.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 976:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 977:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 978:Drivers/CMSIS/Include/core_cm0plus.h ****   return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to ac
 979:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 980:Drivers/CMSIS/Include/core_cm0plus.h **** }
 981:Drivers/CMSIS/Include/core_cm0plus.h **** 
 982:Drivers/CMSIS/Include/core_cm0plus.h **** 
 983:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 984:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 985:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 986:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 987:Drivers/CMSIS/Include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 988:Drivers/CMSIS/Include/core_cm0plus.h **** {
  27              		.loc 2 988 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 989:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
  33              		.loc 2 989 3 view .LVU1
  34              	.LBB8:
  35              	.LBI8:
  36              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 19


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 20


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 21


 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 22


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 23


 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  37              		.loc 3 269 27 view .LVU2
  38              	.LBB9:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 3 271 3 view .LVU3
  40              		.syntax divided
  41              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE9:
  47              	.LBE8:
 990:Drivers/CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 991:Drivers/CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  48              		.loc 2 991 3 view .LVU4
  49              		.loc 2 991 15 is_stmt 0 view .LVU5
  50 0004 034B     		ldr	r3, .L3
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 24


  51 0006 044A     		ldr	r2, .L3+4
  52 0008 DA60     		str	r2, [r3, #12]
 992:Drivers/CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
  53              		.loc 2 993 3 is_stmt 1 view .LVU6
  54              	.LBB10:
  55              	.LBI10:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  56              		.loc 3 269 27 view .LVU7
  57              	.LBB11:
  58              		.loc 3 271 3 view .LVU8
  59              		.syntax divided
  60              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  61 000a BFF34F8F 		dsb 0xF
  62              	@ 0 "" 2
  63              		.thumb
  64              		.syntax unified
  65              	.L2:
  66              	.LBE11:
  67              	.LBE10:
 994:Drivers/CMSIS/Include/core_cm0plus.h **** 
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
  68              		.loc 2 995 3 view .LVU9
 996:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 997:Drivers/CMSIS/Include/core_cm0plus.h ****     __NOP();
  69              		.loc 2 997 5 discriminator 1 view .LVU10
  70              		.syntax divided
  71              	@ 997 "Drivers/CMSIS/Include/core_cm0plus.h" 1
  72 000e C046     		nop
  73              	@ 0 "" 2
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   {
  74              		.loc 2 995 3 view .LVU11
  75              		.thumb
  76              		.syntax unified
  77 0010 FDE7     		b	.L2
  78              	.L4:
  79 0012 C046     		.align	2
  80              	.L3:
  81 0014 00ED00E0 		.word	-536810240
  82 0018 0400FA05 		.word	100270084
  83              		.cfi_endproc
  84              	.LFE39:
  86              		.section	.text.MX_GPIO_Init,"ax",%progbits
  87              		.align	1
  88              		.syntax unified
  89              		.code	16
  90              		.thumb_func
  92              	MX_GPIO_Init:
  93              	.LFB352:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 25


   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <string.h>
  26:Core/Src/main.c **** #include <stdlib.h>  
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define USER_BUTTON_Pin       GPIO_PIN_13  //USER BUTTON PIN NUMBER
  37:Core/Src/main.c **** #define USER_BUTTON_GPIO_Port GPIOC        //PORT FOR USER BOTTON
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** #define LED_GREEN_Pin GPIO_PIN_5
  40:Core/Src/main.c **** #define LED_GREEN_GPIO_Port GPIOA
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef huart2;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** #define MA_SIZE 150           // BUFFER FOR MOVING AVERAGE AND INDEX
  57:Core/Src/main.c **** #define POT_THRESHOLD 2000    // Threshold for WARNING
  58:Core/Src/main.c **** #define POT_THRESHOLDERROR 3000  // Threshold for ERROR
  59:Core/Src/main.c **** uint32_t adcBuffer[MA_SIZE] = {0};  // Circular buffer for MA
  60:Core/Src/main.c **** uint16_t bufferIndex = 0;        // Index in circular buffer
  61:Core/Src/main.c **** uint8_t buttonPrevState = GPIO_PIN_SET; // Previous button state, default not pressed
  62:Core/Src/main.c **** volatile uint8_t buttonPressed = 0;  // 0 = released, 1 = pressed
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** // Seleziona il tipo di filtro: RAW, MOVING_AVERAGE, RANDOM_NOISE
  65:Core/Src/main.c **** typedef enum { RAW, MOVING_AVERAGE, RANDOM_NOISE } FilterMode;
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 26


  66:Core/Src/main.c **** FilterMode currentMode = RAW;  // RAW default
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** // -------------------- STATE MACHINE --------------------
  70:Core/Src/main.c **** typedef enum {
  71:Core/Src/main.c ****     STATE_INIT,
  72:Core/Src/main.c ****     STATE_WAIT_REQUEST,
  73:Core/Src/main.c ****     STATE_LISTENING,
  74:Core/Src/main.c ****     STATE_PAUSE,
  75:Core/Src/main.c ****     STATE_WARNING,
  76:Core/Src/main.c ****     STATE_ERROR
  77:Core/Src/main.c **** } SystemState;
  78:Core/Src/main.c **** SystemState currentState = STATE_INIT;// Current system state
  79:Core/Src/main.c **** /* USER CODE END PV */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  82:Core/Src/main.c **** void SystemClock_Config(void);
  83:Core/Src/main.c **** static void MX_GPIO_Init(void);
  84:Core/Src/main.c **** static void MX_DMA_Init(void);
  85:Core/Src/main.c **** static void MX_ADC1_Init(void);
  86:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  87:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* USER CODE END PFP */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  92:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** // FUNCTION TO COMPUTE MOVING AVERAGE
  95:Core/Src/main.c **** uint32_t computeMovingAverage(uint32_t newSample) {
  96:Core/Src/main.c ****     static uint64_t sum = 0;
  97:Core/Src/main.c ****     sum -= adcBuffer[bufferIndex];     // SUBTRACT THE OLD VALUE FROM SUM
  98:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
  99:Core/Src/main.c ****     sum += newSample;
 100:Core/Src/main.c ****     bufferIndex = (bufferIndex + 1) % MA_SIZE;      // ADVANCE BUFFER INDEX IN CIRCULAR MANNER
 101:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 102:Core/Src/main.c **** }
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** // FUNCTION TO ADD RANDOM NOISE
 105:Core/Src/main.c **** uint32_t addRandomNoise(uint32_t value) {
 106:Core/Src/main.c ****     int32_t noise = (rand()%40)+250;  // Random noise between 250 and 289
 107:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 108:Core/Src/main.c ****     if (result < 0) result = 0;
 109:Core/Src/main.c ****     if (result > 4095) result = 4095;
 110:Core/Src/main.c ****     return (uint32_t)result;
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /* USER CODE END 0 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /**
 116:Core/Src/main.c ****   * @brief  The application entry point.
 117:Core/Src/main.c ****   * @retval int
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c **** int main(void)
 120:Core/Src/main.c **** {
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 27


 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE END 1 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 129:Core/Src/main.c ****   HAL_Init();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END Init */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Configure the system clock */
 136:Core/Src/main.c ****   SystemClock_Config();
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE END SysInit */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Initialize all configured peripherals */
 143:Core/Src/main.c ****   MX_GPIO_Init();
 144:Core/Src/main.c ****   MX_DMA_Init();
 145:Core/Src/main.c ****   MX_ADC1_Init();
 146:Core/Src/main.c ****   MX_USART2_UART_Init();
 147:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 148:Core/Src/main.c ****   /* Initialize LEDs */
 149:Core/Src/main.c ****   /* USER CODE END 2 */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* Infinite loop */
 152:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 153:Core/Src/main.c **** while (1)
 154:Core/Src/main.c **** {
 155:Core/Src/main.c ****     if (buttonPressed) //interrupt
 156:Core/Src/main.c ****     {
 157:Core/Src/main.c ****       char msg[50];
 158:Core/Src/main.c ****       sprintf(msg, "Button pressed!\r\n");
 159:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 160:Core/Src/main.c ****       buttonPressed = 0;  // reset flag
 161:Core/Src/main.c ****     }
 162:Core/Src/main.c ****     // --- READ BUTTON AND DETECT FALLING EDGE ---
 163:Core/Src/main.c ****     uint8_t buttonState = HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin);
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****     if(buttonPrevState == GPIO_PIN_SET && buttonState == GPIO_PIN_RESET) // CHECK IF BUTTON WAS JUS
 166:Core/Src/main.c ****     {
 167:Core/Src/main.c ****         if(currentState == STATE_WAIT_REQUEST)
 168:Core/Src/main.c ****             currentState = STATE_LISTENING;
 169:Core/Src/main.c ****         else if(currentState == STATE_LISTENING)
 170:Core/Src/main.c ****             currentState = STATE_PAUSE;
 171:Core/Src/main.c ****         else if(currentState == STATE_PAUSE)
 172:Core/Src/main.c ****             currentState = STATE_LISTENING;
 173:Core/Src/main.c ****         else if(currentState == STATE_WARNING)
 174:Core/Src/main.c ****             currentState = STATE_WAIT_REQUEST;
 175:Core/Src/main.c ****         else if(currentState == STATE_ERROR)
 176:Core/Src/main.c ****             NVIC_SystemReset(); // RESET MCU IN CASE OF ERROR
 177:Core/Src/main.c ****     }
 178:Core/Src/main.c ****     buttonPrevState = buttonState; // UPDATE BUTTON STATE
 179:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 28


 180:Core/Src/main.c ****     // --- STATE MACHINE HANDLER ---
 181:Core/Src/main.c ****     switch(currentState)
 182:Core/Src/main.c ****     {
 183:Core/Src/main.c ****         case STATE_INIT:
 184:Core/Src/main.c ****             currentState = STATE_WAIT_REQUEST;  // IMMEDIATELY TRANSITION TO WAIT_REQUEST
 185:Core/Src/main.c ****             break;
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****         case STATE_WAIT_REQUEST:
 188:Core/Src/main.c **** HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);            HAL_Delay(100);
 189:Core/Src/main.c ****             break;
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****         case STATE_LISTENING:
 192:Core/Src/main.c ****        {
 193:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET); // LED ON
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     //START ADC CONVERSION
 196:Core/Src/main.c ****     HAL_ADC_Start(&hadc1);
 197:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 198:Core/Src/main.c ****     uint32_t rawValue = HAL_ADC_GetValue(&hadc1);
 199:Core/Src/main.c ****     HAL_ADC_Stop(&hadc1);
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****     uint32_t maValue = computeMovingAverage(rawValue);
 202:Core/Src/main.c ****     uint32_t noiseValue = addRandomNoise(rawValue);
 203:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 204:Core/Src/main.c ****     uint32_t raw_mv   = (rawValue   * 3300) / 4095;
 205:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 206:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****     char msg[100];
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     // SEND RAW VALUE OVER UART
 211:Core/Src/main.c ****     sprintf(msg, "Mode=RAW | ADC=%lu -> %lu mV\r\n", rawValue, raw_mv);
 212:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****     // SEND MOVING AVERAGE VALUE OVER UART
 215:Core/Src/main.c ****     sprintf(msg, "Mode=MA | ADC=%lu -> %lu mV\r\n", maValue, ma_mv);
 216:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****     // SEND NOISE VALUE OVER UART
 219:Core/Src/main.c ****     sprintf(msg, "Mode=NOISE | ADC=%lu -> %lu mV\r\n", noiseValue, noise_mv);
 220:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****     // CHECK THRESHOLDS
 223:Core/Src/main.c ****     static uint32_t highStart = 0;
 224:Core/Src/main.c ****     if(rawValue > POT_THRESHOLDERROR)
 225:Core/Src/main.c ****     {
 226:Core/Src/main.c ****         currentState = STATE_ERROR; // TRANSITION TO ERROR
 227:Core/Src/main.c ****     }
 228:Core/Src/main.c ****     else if(rawValue > POT_THRESHOLD)
 229:Core/Src/main.c ****     {
 230:Core/Src/main.c ****         if(highStart == 0) highStart = HAL_GetTick();
 231:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 232:Core/Src/main.c ****         {
 233:Core/Src/main.c ****             currentState = STATE_WARNING;  // TRANSITION TO WARNING
 234:Core/Src/main.c ****             highStart = 0;
 235:Core/Src/main.c ****         }
 236:Core/Src/main.c ****     }
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 29


 237:Core/Src/main.c ****     else highStart = 0;
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****     HAL_Delay(100);
 240:Core/Src/main.c **** }
 241:Core/Src/main.c **** break;
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****         case STATE_PAUSE:
 244:Core/Src/main.c ****             HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);            HAL_Delay(500); // 5
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****             break;
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****         case STATE_WARNING:
 249:Core/Src/main.c ****             HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);//LED OFF
 250:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 251:Core/Src/main.c ****             HAL_Delay(200);
 252:Core/Src/main.c ****             break;
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****         case STATE_ERROR:
 255:Core/Src/main.c ****             HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);            HAL_UART_Transmit(&h
 256:Core/Src/main.c ****             HAL_Delay(200);
 257:Core/Src/main.c ****             break;
 258:Core/Src/main.c ****     }
 259:Core/Src/main.c **** }
 260:Core/Src/main.c ****     /* USER CODE END WHILE */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 263:Core/Src/main.c ****   /* USER CODE END 3 */
 264:Core/Src/main.c **** }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /**
 267:Core/Src/main.c ****   * @brief System Clock Configuration
 268:Core/Src/main.c ****   * @retval None
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c **** void SystemClock_Config(void)
 271:Core/Src/main.c **** {
 272:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 273:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 278:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 279:Core/Src/main.c ****   */
 280:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 281:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 282:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 290:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 291:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 293:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 30


 294:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 297:Core/Src/main.c ****   {
 298:Core/Src/main.c ****     Error_Handler();
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c **** }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /**
 303:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 304:Core/Src/main.c ****   * @param None
 305:Core/Src/main.c ****   * @retval None
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c **** static void MX_ADC1_Init(void)
 308:Core/Src/main.c **** {
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 321:Core/Src/main.c ****   */
 322:Core/Src/main.c ****   hadc1.Instance = ADC1;
 323:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 324:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 325:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 326:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 327:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 328:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 329:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 330:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 331:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 332:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 333:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 334:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 335:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 336:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 337:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 338:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 339:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 340:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 341:Core/Src/main.c ****   {
 342:Core/Src/main.c ****     Error_Handler();
 343:Core/Src/main.c ****   }
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /** Configure Regular Channel
 346:Core/Src/main.c ****   */
 347:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 348:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 349:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 350:Core/Src/main.c ****   {
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 31


 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /**
 360:Core/Src/main.c ****   * @brief USART2 Initialization Function
 361:Core/Src/main.c ****   * @param None
 362:Core/Src/main.c ****   * @retval None
 363:Core/Src/main.c ****   */
 364:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 365:Core/Src/main.c **** {
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 374:Core/Src/main.c ****   huart2.Instance = USART2;
 375:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 376:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 377:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 378:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 379:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 380:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 381:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 382:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 383:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 384:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 385:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 386:Core/Src/main.c ****   {
 387:Core/Src/main.c ****     Error_Handler();
 388:Core/Src/main.c ****   }
 389:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** }
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** /**
 396:Core/Src/main.c ****   * Enable DMA controller clock
 397:Core/Src/main.c ****   */
 398:Core/Src/main.c **** static void MX_DMA_Init(void)
 399:Core/Src/main.c **** {
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* DMA controller clock enable */
 402:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* DMA interrupt init */
 405:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 406:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 407:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 32


 408:Core/Src/main.c **** 
 409:Core/Src/main.c **** }
 410:Core/Src/main.c **** 
 411:Core/Src/main.c **** /**
 412:Core/Src/main.c ****   * @brief GPIO Initialization Function
 413:Core/Src/main.c ****   * @param None
 414:Core/Src/main.c ****   * @retval None
 415:Core/Src/main.c ****   */
 416:Core/Src/main.c **** static void MX_GPIO_Init(void)
 417:Core/Src/main.c **** {
  94              		.loc 1 417 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 70B5     		push	{r4, r5, r6, lr}
  99              		.cfi_def_cfa_offset 16
 100              		.cfi_offset 4, -16
 101              		.cfi_offset 5, -12
 102              		.cfi_offset 6, -8
 103              		.cfi_offset 14, -4
 104 0002 88B0     		sub	sp, sp, #32
 105              		.cfi_def_cfa_offset 48
 418:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 106              		.loc 1 418 3 view .LVU13
 107              		.loc 1 418 20 is_stmt 0 view .LVU14
 108 0004 03AC     		add	r4, sp, #12
 109 0006 1422     		movs	r2, #20
 110 0008 0021     		movs	r1, #0
 111 000a 2000     		movs	r0, r4
 112 000c FFF7FEFF 		bl	memset
 113              	.LVL0:
 419:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 424:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 114              		.loc 1 424 3 is_stmt 1 view .LVU15
 115              	.LBB12:
 116              		.loc 1 424 3 view .LVU16
 117              		.loc 1 424 3 view .LVU17
 118 0010 1F4B     		ldr	r3, .L6
 119 0012 596B     		ldr	r1, [r3, #52]
 120 0014 0422     		movs	r2, #4
 121 0016 1143     		orrs	r1, r2
 122 0018 5963     		str	r1, [r3, #52]
 123              		.loc 1 424 3 view .LVU18
 124 001a 596B     		ldr	r1, [r3, #52]
 125 001c 0A40     		ands	r2, r1
 126 001e 0092     		str	r2, [sp]
 127              		.loc 1 424 3 view .LVU19
 128 0020 009A     		ldr	r2, [sp]
 129              	.LBE12:
 130              		.loc 1 424 3 view .LVU20
 425:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 131              		.loc 1 425 3 view .LVU21
 132              	.LBB13:
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 33


 133              		.loc 1 425 3 view .LVU22
 134              		.loc 1 425 3 view .LVU23
 135 0022 5A6B     		ldr	r2, [r3, #52]
 136 0024 2026     		movs	r6, #32
 137 0026 3243     		orrs	r2, r6
 138 0028 5A63     		str	r2, [r3, #52]
 139              		.loc 1 425 3 view .LVU24
 140 002a 5A6B     		ldr	r2, [r3, #52]
 141 002c 3240     		ands	r2, r6
 142 002e 0192     		str	r2, [sp, #4]
 143              		.loc 1 425 3 view .LVU25
 144 0030 019A     		ldr	r2, [sp, #4]
 145              	.LBE13:
 146              		.loc 1 425 3 view .LVU26
 426:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 147              		.loc 1 426 3 view .LVU27
 148              	.LBB14:
 149              		.loc 1 426 3 view .LVU28
 150              		.loc 1 426 3 view .LVU29
 151 0032 5A6B     		ldr	r2, [r3, #52]
 152 0034 0125     		movs	r5, #1
 153 0036 2A43     		orrs	r2, r5
 154 0038 5A63     		str	r2, [r3, #52]
 155              		.loc 1 426 3 view .LVU30
 156 003a 5B6B     		ldr	r3, [r3, #52]
 157 003c 2B40     		ands	r3, r5
 158 003e 0293     		str	r3, [sp, #8]
 159              		.loc 1 426 3 view .LVU31
 160 0040 029B     		ldr	r3, [sp, #8]
 161              	.LBE14:
 162              		.loc 1 426 3 view .LVU32
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 429:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 163              		.loc 1 429 3 view .LVU33
 164              		.loc 1 429 23 is_stmt 0 view .LVU34
 165 0042 8023     		movs	r3, #128
 166 0044 9B01     		lsls	r3, r3, #6
 167 0046 0393     		str	r3, [sp, #12]
 430:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 168              		.loc 1 430 3 is_stmt 1 view .LVU35
 169              		.loc 1 430 24 is_stmt 0 view .LVU36
 170 0048 124B     		ldr	r3, .L6+4
 171 004a 0493     		str	r3, [sp, #16]
 431:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 431 3 is_stmt 1 view .LVU37
 432:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 173              		.loc 1 432 3 view .LVU38
 174 004c 2100     		movs	r1, r4
 175 004e 1248     		ldr	r0, .L6+8
 176 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL1:
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* Configure GPIO pin : PA5 (LED) */
 435:Core/Src/main.c **** GPIO_InitStruct.Pin = LED_GREEN_Pin;
 178              		.loc 1 435 1 view .LVU39
 179              		.loc 1 435 21 is_stmt 0 view .LVU40
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 34


 180 0054 0396     		str	r6, [sp, #12]
 436:Core/Src/main.c **** GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 181              		.loc 1 436 1 is_stmt 1 view .LVU41
 182              		.loc 1 436 22 is_stmt 0 view .LVU42
 183 0056 0495     		str	r5, [sp, #16]
 437:Core/Src/main.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 437 1 is_stmt 1 view .LVU43
 185              		.loc 1 437 22 is_stmt 0 view .LVU44
 186 0058 0023     		movs	r3, #0
 187 005a 0593     		str	r3, [sp, #20]
 438:Core/Src/main.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 188              		.loc 1 438 1 is_stmt 1 view .LVU45
 189              		.loc 1 438 23 is_stmt 0 view .LVU46
 190 005c 0693     		str	r3, [sp, #24]
 439:Core/Src/main.c **** HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 191              		.loc 1 439 1 is_stmt 1 view .LVU47
 192 005e A026     		movs	r6, #160
 193 0060 F605     		lsls	r6, r6, #23
 194 0062 2100     		movs	r1, r4
 195 0064 3000     		movs	r0, r6
 196 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL2:
 440:Core/Src/main.c **** 
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 443:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 198              		.loc 1 443 3 view .LVU48
 199              		.loc 1 443 23 is_stmt 0 view .LVU49
 200 006a 0223     		movs	r3, #2
 201 006c 0393     		str	r3, [sp, #12]
 444:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 202              		.loc 1 444 3 is_stmt 1 view .LVU50
 203              		.loc 1 444 24 is_stmt 0 view .LVU51
 204 006e 0B4B     		ldr	r3, .L6+12
 205 0070 0493     		str	r3, [sp, #16]
 445:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 206              		.loc 1 445 3 is_stmt 1 view .LVU52
 207              		.loc 1 445 24 is_stmt 0 view .LVU53
 208 0072 0595     		str	r5, [sp, #20]
 446:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 446 3 is_stmt 1 view .LVU54
 210 0074 2100     		movs	r1, r4
 211 0076 3000     		movs	r0, r6
 212 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL3:
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 449:Core/Src/main.c **** /* Enable EXTI line 0 and 1 interrupts */
 450:Core/Src/main.c **** HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 214              		.loc 1 450 1 view .LVU55
 215 007c 0022     		movs	r2, #0
 216 007e 0121     		movs	r1, #1
 217 0080 0520     		movs	r0, #5
 218 0082 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 219              	.LVL4:
 451:Core/Src/main.c **** HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 220              		.loc 1 451 1 view .LVU56
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 35


 221 0086 0520     		movs	r0, #5
 222 0088 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 223              	.LVL5:
 452:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 453:Core/Src/main.c **** }
 224              		.loc 1 453 1 is_stmt 0 view .LVU57
 225 008c 08B0     		add	sp, sp, #32
 226              		@ sp needed
 227 008e 70BD     		pop	{r4, r5, r6, pc}
 228              	.L7:
 229              		.align	2
 230              	.L6:
 231 0090 00100240 		.word	1073876992
 232 0094 00001110 		.word	269549568
 233 0098 00080050 		.word	1342179328
 234 009c 00002110 		.word	270598144
 235              		.cfi_endproc
 236              	.LFE352:
 238              		.section	.text.MX_DMA_Init,"ax",%progbits
 239              		.align	1
 240              		.syntax unified
 241              		.code	16
 242              		.thumb_func
 244              	MX_DMA_Init:
 245              	.LFB351:
 399:Core/Src/main.c **** 
 246              		.loc 1 399 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 8
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250 0000 00B5     		push	{lr}
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 14, -4
 253 0002 83B0     		sub	sp, sp, #12
 254              		.cfi_def_cfa_offset 16
 402:Core/Src/main.c **** 
 255              		.loc 1 402 3 view .LVU59
 256              	.LBB15:
 402:Core/Src/main.c **** 
 257              		.loc 1 402 3 view .LVU60
 402:Core/Src/main.c **** 
 258              		.loc 1 402 3 view .LVU61
 259 0004 094A     		ldr	r2, .L9
 260 0006 916B     		ldr	r1, [r2, #56]
 261 0008 0123     		movs	r3, #1
 262 000a 1943     		orrs	r1, r3
 263 000c 9163     		str	r1, [r2, #56]
 402:Core/Src/main.c **** 
 264              		.loc 1 402 3 view .LVU62
 265 000e 926B     		ldr	r2, [r2, #56]
 266 0010 1340     		ands	r3, r2
 267 0012 0193     		str	r3, [sp, #4]
 402:Core/Src/main.c **** 
 268              		.loc 1 402 3 view .LVU63
 269 0014 019B     		ldr	r3, [sp, #4]
 270              	.LBE15:
 402:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 36


 271              		.loc 1 402 3 view .LVU64
 406:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 272              		.loc 1 406 3 view .LVU65
 273 0016 0022     		movs	r2, #0
 274 0018 0021     		movs	r1, #0
 275 001a 0920     		movs	r0, #9
 276 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 277              	.LVL6:
 407:Core/Src/main.c **** 
 278              		.loc 1 407 3 view .LVU66
 279 0020 0920     		movs	r0, #9
 280 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 281              	.LVL7:
 409:Core/Src/main.c **** 
 282              		.loc 1 409 1 is_stmt 0 view .LVU67
 283 0026 03B0     		add	sp, sp, #12
 284              		@ sp needed
 285 0028 00BD     		pop	{pc}
 286              	.L10:
 287 002a C046     		.align	2
 288              	.L9:
 289 002c 00100240 		.word	1073876992
 290              		.cfi_endproc
 291              	.LFE351:
 293              		.section	.text.computeMovingAverage,"ax",%progbits
 294              		.align	1
 295              		.global	computeMovingAverage
 296              		.syntax unified
 297              		.code	16
 298              		.thumb_func
 300              	computeMovingAverage:
 301              	.LVL8:
 302              	.LFB345:
  95:Core/Src/main.c ****     static uint64_t sum = 0;
 303              		.loc 1 95 51 is_stmt 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 8
 306              		@ frame_needed = 0, uses_anonymous_args = 0
  95:Core/Src/main.c ****     static uint64_t sum = 0;
 307              		.loc 1 95 51 is_stmt 0 view .LVU69
 308 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 309              		.cfi_def_cfa_offset 20
 310              		.cfi_offset 4, -20
 311              		.cfi_offset 5, -16
 312              		.cfi_offset 6, -12
 313              		.cfi_offset 7, -8
 314              		.cfi_offset 14, -4
 315 0002 C646     		mov	lr, r8
 316 0004 00B5     		push	{lr}
 317              		.cfi_def_cfa_offset 24
 318              		.cfi_offset 8, -24
 319 0006 82B0     		sub	sp, sp, #8
 320              		.cfi_def_cfa_offset 32
 321 0008 0190     		str	r0, [sp, #4]
  96:Core/Src/main.c ****     sum -= adcBuffer[bufferIndex];     // SUBTRACT THE OLD VALUE FROM SUM
 322              		.loc 1 96 5 is_stmt 1 view .LVU70
  97:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 37


 323              		.loc 1 97 5 view .LVU71
  97:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 324              		.loc 1 97 21 is_stmt 0 view .LVU72
 325 000a 134F     		ldr	r7, .L12
 326 000c 3888     		ldrh	r0, [r7]
 327              	.LVL9:
  97:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 328              		.loc 1 97 21 view .LVU73
 329 000e 134E     		ldr	r6, .L12+4
 330 0010 8200     		lsls	r2, r0, #2
 331 0012 9046     		mov	r8, r2
 332 0014 B258     		ldr	r2, [r6, r2]
 333 0016 0023     		movs	r3, #0
  97:Core/Src/main.c ****     adcBuffer[bufferIndex] = newSample;      // ADD THE NEW VALUE INTO BUFFER AND SUM
 334              		.loc 1 97 9 view .LVU74
 335 0018 1149     		ldr	r1, .L12+8
 336 001a 0C68     		ldr	r4, [r1]
 337 001c 4D68     		ldr	r5, [r1, #4]
 338 001e A41A     		subs	r4, r4, r2
 339 0020 9D41     		sbcs	r5, r5, r3
 340 0022 0C60     		str	r4, [r1]
 341 0024 4D60     		str	r5, [r1, #4]
  98:Core/Src/main.c ****     sum += newSample;
 342              		.loc 1 98 5 is_stmt 1 view .LVU75
  98:Core/Src/main.c ****     sum += newSample;
 343              		.loc 1 98 28 is_stmt 0 view .LVU76
 344 0026 4246     		mov	r2, r8
 345 0028 019B     		ldr	r3, [sp, #4]
 346 002a 9351     		str	r3, [r2, r6]
  99:Core/Src/main.c ****     bufferIndex = (bufferIndex + 1) % MA_SIZE;      // ADVANCE BUFFER INDEX IN CIRCULAR MANNER
 347              		.loc 1 99 5 is_stmt 1 view .LVU77
  99:Core/Src/main.c ****     bufferIndex = (bufferIndex + 1) % MA_SIZE;      // ADVANCE BUFFER INDEX IN CIRCULAR MANNER
 348              		.loc 1 99 9 is_stmt 0 view .LVU78
 349 002c 019A     		ldr	r2, [sp, #4]
 350 002e 0023     		movs	r3, #0
 351 0030 A418     		adds	r4, r4, r2
 352 0032 5D41     		adcs	r5, r5, r3
 353 0034 0C60     		str	r4, [r1]
 354 0036 4D60     		str	r5, [r1, #4]
 100:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 355              		.loc 1 100 5 is_stmt 1 view .LVU79
 100:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 356              		.loc 1 100 32 is_stmt 0 view .LVU80
 357 0038 0130     		adds	r0, r0, #1
 100:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 358              		.loc 1 100 37 view .LVU81
 359 003a 9621     		movs	r1, #150
 360 003c FFF7FEFF 		bl	__aeabi_idivmod
 361              	.LVL10:
 100:Core/Src/main.c ****     return (uint32_t)(sum / MA_SIZE);
 362              		.loc 1 100 17 view .LVU82
 363 0040 3980     		strh	r1, [r7]
 101:Core/Src/main.c **** }
 364              		.loc 1 101 5 is_stmt 1 view .LVU83
 101:Core/Src/main.c **** }
 365              		.loc 1 101 27 is_stmt 0 view .LVU84
 366 0042 9622     		movs	r2, #150
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 38


 367 0044 0023     		movs	r3, #0
 368 0046 2000     		movs	r0, r4
 369 0048 2900     		movs	r1, r5
 370 004a FFF7FEFF 		bl	__aeabi_uldivmod
 371              	.LVL11:
 102:Core/Src/main.c **** 
 372              		.loc 1 102 1 view .LVU85
 373 004e 02B0     		add	sp, sp, #8
 374              		@ sp needed
 375 0050 80BC     		pop	{r7}
 376 0052 B846     		mov	r8, r7
 377 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 378              	.L13:
 379 0056 C046     		.align	2
 380              	.L12:
 381 0058 00000000 		.word	bufferIndex
 382 005c 00000000 		.word	adcBuffer
 383 0060 00000000 		.word	sum.1
 384              		.cfi_endproc
 385              	.LFE345:
 387              		.section	.text.addRandomNoise,"ax",%progbits
 388              		.align	1
 389              		.global	addRandomNoise
 390              		.syntax unified
 391              		.code	16
 392              		.thumb_func
 394              	addRandomNoise:
 395              	.LVL12:
 396              	.LFB346:
 105:Core/Src/main.c ****     int32_t noise = (rand()%40)+250;  // Random noise between 250 and 289
 397              		.loc 1 105 41 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 105:Core/Src/main.c ****     int32_t noise = (rand()%40)+250;  // Random noise between 250 and 289
 401              		.loc 1 105 41 is_stmt 0 view .LVU87
 402 0000 10B5     		push	{r4, lr}
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 4, -8
 405              		.cfi_offset 14, -4
 406 0002 0400     		movs	r4, r0
 106:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 407              		.loc 1 106 5 is_stmt 1 view .LVU88
 106:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 408              		.loc 1 106 22 is_stmt 0 view .LVU89
 409 0004 FFF7FEFF 		bl	rand
 410              	.LVL13:
 106:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 411              		.loc 1 106 28 discriminator 1 view .LVU90
 412 0008 2821     		movs	r1, #40
 413 000a FFF7FEFF 		bl	__aeabi_idivmod
 414              	.LVL14:
 106:Core/Src/main.c ****     int32_t result = (int32_t)value + noise;
 415              		.loc 1 106 13 discriminator 1 view .LVU91
 416 000e FA31     		adds	r1, r1, #250
 417              	.LVL15:
 107:Core/Src/main.c ****     if (result < 0) result = 0;
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 39


 418              		.loc 1 107 5 is_stmt 1 view .LVU92
 108:Core/Src/main.c ****     if (result > 4095) result = 4095;
 419              		.loc 1 108 5 view .LVU93
 108:Core/Src/main.c ****     if (result > 4095) result = 4095;
 420              		.loc 1 108 8 is_stmt 0 view .LVU94
 421 0010 6018     		adds	r0, r4, r1
 422 0012 05D4     		bmi	.L16
 423              	.LVL16:
 109:Core/Src/main.c ****     return (uint32_t)result;
 424              		.loc 1 109 5 is_stmt 1 view .LVU95
 109:Core/Src/main.c ****     return (uint32_t)result;
 425              		.loc 1 109 8 is_stmt 0 view .LVU96
 426 0014 8023     		movs	r3, #128
 427 0016 5B01     		lsls	r3, r3, #5
 428 0018 9842     		cmp	r0, r3
 429 001a 02DB     		blt	.L15
 109:Core/Src/main.c ****     return (uint32_t)result;
 430              		.loc 1 109 31 discriminator 1 view .LVU97
 431 001c 0148     		ldr	r0, .L18
 432              	.LVL17:
 109:Core/Src/main.c ****     return (uint32_t)result;
 433              		.loc 1 109 31 discriminator 1 view .LVU98
 434 001e 00E0     		b	.L15
 435              	.LVL18:
 436              	.L16:
 108:Core/Src/main.c ****     if (result > 4095) result = 4095;
 437              		.loc 1 108 28 discriminator 1 view .LVU99
 438 0020 0020     		movs	r0, #0
 439              	.LVL19:
 440              	.L15:
 110:Core/Src/main.c **** }
 441              		.loc 1 110 5 is_stmt 1 view .LVU100
 111:Core/Src/main.c **** 
 442              		.loc 1 111 1 is_stmt 0 view .LVU101
 443              		@ sp needed
 444              	.LVL20:
 111:Core/Src/main.c **** 
 445              		.loc 1 111 1 view .LVU102
 446 0022 10BD     		pop	{r4, pc}
 447              	.L19:
 448              		.align	2
 449              	.L18:
 450 0024 FF0F0000 		.word	4095
 451              		.cfi_endproc
 452              	.LFE346:
 454              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 455              		.align	1
 456              		.global	HAL_GPIO_EXTI_Callback
 457              		.syntax unified
 458              		.code	16
 459              		.thumb_func
 461              	HAL_GPIO_EXTI_Callback:
 462              	.LVL21:
 463              	.LFB353:
 454:Core/Src/main.c **** 
 455:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 456:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 40


 457:Core/Src/main.c **** {
 464              		.loc 1 457 1 is_stmt 1 view -0
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 0
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 468              		@ link register save eliminated.
 458:Core/Src/main.c ****     if (GPIO_Pin == GPIO_PIN_1)
 469              		.loc 1 458 5 view .LVU104
 470              		.loc 1 458 8 is_stmt 0 view .LVU105
 471 0000 0228     		cmp	r0, #2
 472 0002 00D0     		beq	.L22
 473              	.L20:
 459:Core/Src/main.c ****     {
 460:Core/Src/main.c ****         buttonPressed = 1; //BUTTON PRESSED INTERRUPT
 461:Core/Src/main.c ****      }
 462:Core/Src/main.c **** }
 474              		.loc 1 462 1 view .LVU106
 475              		@ sp needed
 476 0004 7047     		bx	lr
 477              	.L22:
 460:Core/Src/main.c ****      }
 478              		.loc 1 460 9 is_stmt 1 view .LVU107
 460:Core/Src/main.c ****      }
 479              		.loc 1 460 23 is_stmt 0 view .LVU108
 480 0006 024B     		ldr	r3, .L23
 481 0008 0122     		movs	r2, #1
 482 000a 1A70     		strb	r2, [r3]
 483              		.loc 1 462 1 view .LVU109
 484 000c FAE7     		b	.L20
 485              	.L24:
 486 000e C046     		.align	2
 487              	.L23:
 488 0010 00000000 		.word	buttonPressed
 489              		.cfi_endproc
 490              	.LFE353:
 492              		.section	.text.Error_Handler,"ax",%progbits
 493              		.align	1
 494              		.global	Error_Handler
 495              		.syntax unified
 496              		.code	16
 497              		.thumb_func
 499              	Error_Handler:
 500              	.LFB354:
 463:Core/Src/main.c **** /* USER CODE END 4 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** /**
 466:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 467:Core/Src/main.c ****   * @retval None
 468:Core/Src/main.c ****   */
 469:Core/Src/main.c **** void Error_Handler(void)
 470:Core/Src/main.c **** {
 501              		.loc 1 470 1 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ Volatile: function does not return.
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506              		@ link register save eliminated.
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 41


 471:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 472:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 473:Core/Src/main.c ****   __disable_irq();
 507              		.loc 1 473 3 view .LVU111
 508              	.LBB16:
 509              	.LBI16:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 42


 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 43


 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 44


 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 45


 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 46


 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 47


 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 48


 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 49


 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 50


 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 51


 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 52


 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 53


 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 510              		.loc 3 960 27 view .LVU112
 511              	.LBB17:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 512              		.loc 3 962 3 view .LVU113
 513              		.syntax divided
 514              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 515 0000 72B6     		cpsid i
 516              	@ 0 "" 2
 517              		.thumb
 518              		.syntax unified
 519              	.L26:
 520              	.LBE17:
 521              	.LBE16:
 474:Core/Src/main.c ****   while (1)
 522              		.loc 1 474 3 view .LVU114
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****   }
 523              		.loc 1 476 3 view .LVU115
 474:Core/Src/main.c ****   while (1)
 524              		.loc 1 474 9 view .LVU116
 525 0002 FEE7     		b	.L26
 526              		.cfi_endproc
 527              	.LFE354:
 529              		.section	.text.MX_ADC1_Init,"ax",%progbits
 530              		.align	1
 531              		.syntax unified
 532              		.code	16
 533              		.thumb_func
 535              	MX_ADC1_Init:
 536              	.LFB349:
 308:Core/Src/main.c **** 
 537              		.loc 1 308 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 16
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541 0000 00B5     		push	{lr}
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 14, -4
 544 0002 85B0     		sub	sp, sp, #20
 545              		.cfi_def_cfa_offset 24
 314:Core/Src/main.c **** 
 546              		.loc 1 314 3 view .LVU118
 314:Core/Src/main.c **** 
 547              		.loc 1 314 26 is_stmt 0 view .LVU119
 548 0004 0C22     		movs	r2, #12
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 54


 549 0006 0021     		movs	r1, #0
 550 0008 01A8     		add	r0, sp, #4
 551 000a FFF7FEFF 		bl	memset
 552              	.LVL22:
 322:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 553              		.loc 1 322 3 is_stmt 1 view .LVU120
 322:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 554              		.loc 1 322 18 is_stmt 0 view .LVU121
 555 000e 1948     		ldr	r0, .L32
 556 0010 194B     		ldr	r3, .L32+4
 557 0012 0360     		str	r3, [r0]
 323:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 558              		.loc 1 323 3 is_stmt 1 view .LVU122
 323:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 559              		.loc 1 323 29 is_stmt 0 view .LVU123
 560 0014 8023     		movs	r3, #128
 561 0016 DB05     		lsls	r3, r3, #23
 562 0018 4360     		str	r3, [r0, #4]
 324:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 563              		.loc 1 324 3 is_stmt 1 view .LVU124
 324:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 564              		.loc 1 324 25 is_stmt 0 view .LVU125
 565 001a 0023     		movs	r3, #0
 566 001c 8360     		str	r3, [r0, #8]
 325:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 567              		.loc 1 325 3 is_stmt 1 view .LVU126
 325:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 568              		.loc 1 325 24 is_stmt 0 view .LVU127
 569 001e C360     		str	r3, [r0, #12]
 326:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 570              		.loc 1 326 3 is_stmt 1 view .LVU128
 326:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 571              		.loc 1 326 27 is_stmt 0 view .LVU129
 572 0020 8022     		movs	r2, #128
 573 0022 1206     		lsls	r2, r2, #24
 574 0024 0261     		str	r2, [r0, #16]
 327:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 575              		.loc 1 327 3 is_stmt 1 view .LVU130
 327:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 576              		.loc 1 327 27 is_stmt 0 view .LVU131
 577 0026 0422     		movs	r2, #4
 578 0028 4261     		str	r2, [r0, #20]
 328:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 579              		.loc 1 328 3 is_stmt 1 view .LVU132
 328:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 580              		.loc 1 328 31 is_stmt 0 view .LVU133
 581 002a 0376     		strb	r3, [r0, #24]
 329:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 582              		.loc 1 329 3 is_stmt 1 view .LVU134
 329:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 583              		.loc 1 329 35 is_stmt 0 view .LVU135
 584 002c 4376     		strb	r3, [r0, #25]
 330:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 585              		.loc 1 330 3 is_stmt 1 view .LVU136
 330:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 586              		.loc 1 330 33 is_stmt 0 view .LVU137
 587 002e 8376     		strb	r3, [r0, #26]
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 55


 331:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 588              		.loc 1 331 3 is_stmt 1 view .LVU138
 331:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 589              		.loc 1 331 30 is_stmt 0 view .LVU139
 590 0030 033A     		subs	r2, r2, #3
 591 0032 C261     		str	r2, [r0, #28]
 332:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 592              		.loc 1 332 3 is_stmt 1 view .LVU140
 332:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 593              		.loc 1 332 36 is_stmt 0 view .LVU141
 594 0034 1F32     		adds	r2, r2, #31
 595 0036 8354     		strb	r3, [r0, r2]
 333:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 596              		.loc 1 333 3 is_stmt 1 view .LVU142
 333:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 597              		.loc 1 333 31 is_stmt 0 view .LVU143
 598 0038 4362     		str	r3, [r0, #36]
 334:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 599              		.loc 1 334 3 is_stmt 1 view .LVU144
 334:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 600              		.loc 1 334 35 is_stmt 0 view .LVU145
 601 003a 8362     		str	r3, [r0, #40]
 335:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 602              		.loc 1 335 3 is_stmt 1 view .LVU146
 335:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 603              		.loc 1 335 36 is_stmt 0 view .LVU147
 604 003c 0C32     		adds	r2, r2, #12
 605 003e 8354     		strb	r3, [r0, r2]
 336:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 606              		.loc 1 336 3 is_stmt 1 view .LVU148
 336:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 607              		.loc 1 336 22 is_stmt 0 view .LVU149
 608 0040 0363     		str	r3, [r0, #48]
 337:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 609              		.loc 1 337 3 is_stmt 1 view .LVU150
 337:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 610              		.loc 1 337 34 is_stmt 0 view .LVU151
 611 0042 4363     		str	r3, [r0, #52]
 338:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 612              		.loc 1 338 3 is_stmt 1 view .LVU152
 338:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 613              		.loc 1 338 31 is_stmt 0 view .LVU153
 614 0044 1032     		adds	r2, r2, #16
 615 0046 8354     		strb	r3, [r0, r2]
 339:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 616              		.loc 1 339 3 is_stmt 1 view .LVU154
 339:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 617              		.loc 1 339 35 is_stmt 0 view .LVU155
 618 0048 C364     		str	r3, [r0, #76]
 340:Core/Src/main.c ****   {
 619              		.loc 1 340 3 is_stmt 1 view .LVU156
 340:Core/Src/main.c ****   {
 620              		.loc 1 340 7 is_stmt 0 view .LVU157
 621 004a FFF7FEFF 		bl	HAL_ADC_Init
 622              	.LVL23:
 340:Core/Src/main.c ****   {
 623              		.loc 1 340 6 discriminator 1 view .LVU158
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 56


 624 004e 0028     		cmp	r0, #0
 625 0050 0BD1     		bne	.L30
 347:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 626              		.loc 1 347 3 is_stmt 1 view .LVU159
 347:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 627              		.loc 1 347 19 is_stmt 0 view .LVU160
 628 0052 01A9     		add	r1, sp, #4
 629 0054 094B     		ldr	r3, .L32+8
 630 0056 0193     		str	r3, [sp, #4]
 348:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 631              		.loc 1 348 3 is_stmt 1 view .LVU161
 348:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 632              		.loc 1 348 16 is_stmt 0 view .LVU162
 633 0058 0123     		movs	r3, #1
 634 005a 4B60     		str	r3, [r1, #4]
 349:Core/Src/main.c ****   {
 635              		.loc 1 349 3 is_stmt 1 view .LVU163
 349:Core/Src/main.c ****   {
 636              		.loc 1 349 7 is_stmt 0 view .LVU164
 637 005c 0548     		ldr	r0, .L32
 638 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 639              	.LVL24:
 349:Core/Src/main.c ****   {
 640              		.loc 1 349 6 discriminator 1 view .LVU165
 641 0062 0028     		cmp	r0, #0
 642 0064 03D1     		bne	.L31
 357:Core/Src/main.c **** 
 643              		.loc 1 357 1 view .LVU166
 644 0066 05B0     		add	sp, sp, #20
 645              		@ sp needed
 646 0068 00BD     		pop	{pc}
 647              	.L30:
 342:Core/Src/main.c ****   }
 648              		.loc 1 342 5 is_stmt 1 view .LVU167
 649 006a FFF7FEFF 		bl	Error_Handler
 650              	.LVL25:
 651              	.L31:
 351:Core/Src/main.c ****   }
 652              		.loc 1 351 5 view .LVU168
 653 006e FFF7FEFF 		bl	Error_Handler
 654              	.LVL26:
 655              	.L33:
 656 0072 C046     		.align	2
 657              	.L32:
 658 0074 00000000 		.word	hadc1
 659 0078 00240140 		.word	1073816576
 660 007c 10000010 		.word	268435472
 661              		.cfi_endproc
 662              	.LFE349:
 664              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 665              		.align	1
 666              		.syntax unified
 667              		.code	16
 668              		.thumb_func
 670              	MX_USART2_UART_Init:
 671              	.LFB350:
 365:Core/Src/main.c **** 
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 57


 672              		.loc 1 365 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676 0000 10B5     		push	{r4, lr}
 677              		.cfi_def_cfa_offset 8
 678              		.cfi_offset 4, -8
 679              		.cfi_offset 14, -4
 374:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 680              		.loc 1 374 3 view .LVU170
 374:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 681              		.loc 1 374 19 is_stmt 0 view .LVU171
 682 0002 0C48     		ldr	r0, .L37
 683 0004 0C4B     		ldr	r3, .L37+4
 684 0006 0360     		str	r3, [r0]
 375:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 685              		.loc 1 375 3 is_stmt 1 view .LVU172
 375:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 686              		.loc 1 375 24 is_stmt 0 view .LVU173
 687 0008 E123     		movs	r3, #225
 688 000a 5B02     		lsls	r3, r3, #9
 689 000c 4360     		str	r3, [r0, #4]
 376:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 690              		.loc 1 376 3 is_stmt 1 view .LVU174
 376:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 691              		.loc 1 376 26 is_stmt 0 view .LVU175
 692 000e 0023     		movs	r3, #0
 693 0010 8360     		str	r3, [r0, #8]
 377:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 694              		.loc 1 377 3 is_stmt 1 view .LVU176
 377:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 695              		.loc 1 377 24 is_stmt 0 view .LVU177
 696 0012 C360     		str	r3, [r0, #12]
 378:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 697              		.loc 1 378 3 is_stmt 1 view .LVU178
 378:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 698              		.loc 1 378 22 is_stmt 0 view .LVU179
 699 0014 0361     		str	r3, [r0, #16]
 379:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 700              		.loc 1 379 3 is_stmt 1 view .LVU180
 379:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 701              		.loc 1 379 20 is_stmt 0 view .LVU181
 702 0016 0C22     		movs	r2, #12
 703 0018 4261     		str	r2, [r0, #20]
 380:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 704              		.loc 1 380 3 is_stmt 1 view .LVU182
 380:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 705              		.loc 1 380 25 is_stmt 0 view .LVU183
 706 001a 8361     		str	r3, [r0, #24]
 381:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 707              		.loc 1 381 3 is_stmt 1 view .LVU184
 381:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 708              		.loc 1 381 28 is_stmt 0 view .LVU185
 709 001c C361     		str	r3, [r0, #28]
 382:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 710              		.loc 1 382 3 is_stmt 1 view .LVU186
 382:Core/Src/main.c ****   huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 58


 711              		.loc 1 382 30 is_stmt 0 view .LVU187
 712 001e 0362     		str	r3, [r0, #32]
 383:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 713              		.loc 1 383 3 is_stmt 1 view .LVU188
 383:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 714              		.loc 1 383 30 is_stmt 0 view .LVU189
 715 0020 4362     		str	r3, [r0, #36]
 384:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 716              		.loc 1 384 3 is_stmt 1 view .LVU190
 384:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 717              		.loc 1 384 38 is_stmt 0 view .LVU191
 718 0022 8362     		str	r3, [r0, #40]
 385:Core/Src/main.c ****   {
 719              		.loc 1 385 3 is_stmt 1 view .LVU192
 385:Core/Src/main.c ****   {
 720              		.loc 1 385 7 is_stmt 0 view .LVU193
 721 0024 FFF7FEFF 		bl	HAL_UART_Init
 722              	.LVL27:
 385:Core/Src/main.c ****   {
 723              		.loc 1 385 6 discriminator 1 view .LVU194
 724 0028 0028     		cmp	r0, #0
 725 002a 00D1     		bne	.L36
 393:Core/Src/main.c **** 
 726              		.loc 1 393 1 view .LVU195
 727              		@ sp needed
 728 002c 10BD     		pop	{r4, pc}
 729              	.L36:
 387:Core/Src/main.c ****   }
 730              		.loc 1 387 5 is_stmt 1 view .LVU196
 731 002e FFF7FEFF 		bl	Error_Handler
 732              	.LVL28:
 733              	.L38:
 734 0032 C046     		.align	2
 735              	.L37:
 736 0034 00000000 		.word	huart2
 737 0038 00440040 		.word	1073759232
 738              		.cfi_endproc
 739              	.LFE350:
 741              		.section	.text.SystemClock_Config,"ax",%progbits
 742              		.align	1
 743              		.global	SystemClock_Config
 744              		.syntax unified
 745              		.code	16
 746              		.thumb_func
 748              	SystemClock_Config:
 749              	.LFB348:
 271:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 750              		.loc 1 271 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 48
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754 0000 10B5     		push	{r4, lr}
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 4, -8
 757              		.cfi_offset 14, -4
 758 0002 8CB0     		sub	sp, sp, #48
 759              		.cfi_def_cfa_offset 56
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 59


 272:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 760              		.loc 1 272 3 view .LVU198
 272:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 761              		.loc 1 272 22 is_stmt 0 view .LVU199
 762 0004 05AC     		add	r4, sp, #20
 763 0006 1C22     		movs	r2, #28
 764 0008 0021     		movs	r1, #0
 765 000a 2000     		movs	r0, r4
 766 000c FFF7FEFF 		bl	memset
 767              	.LVL29:
 273:Core/Src/main.c **** 
 768              		.loc 1 273 3 is_stmt 1 view .LVU200
 273:Core/Src/main.c **** 
 769              		.loc 1 273 22 is_stmt 0 view .LVU201
 770 0010 1422     		movs	r2, #20
 771 0012 0021     		movs	r1, #0
 772 0014 6846     		mov	r0, sp
 773 0016 FFF7FEFF 		bl	memset
 774              	.LVL30:
 275:Core/Src/main.c **** 
 775              		.loc 1 275 3 is_stmt 1 view .LVU202
 776 001a 1249     		ldr	r1, .L44
 777 001c 0B68     		ldr	r3, [r1]
 778 001e 0722     		movs	r2, #7
 779 0020 9343     		bics	r3, r2
 780 0022 063A     		subs	r2, r2, #6
 781 0024 1343     		orrs	r3, r2
 782 0026 0B60     		str	r3, [r1]
 280:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 783              		.loc 1 280 3 view .LVU203
 280:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 784              		.loc 1 280 36 is_stmt 0 view .LVU204
 785 0028 0592     		str	r2, [sp, #20]
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 786              		.loc 1 281 3 is_stmt 1 view .LVU205
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 787              		.loc 1 281 30 is_stmt 0 view .LVU206
 788 002a 8023     		movs	r3, #128
 789 002c 5B02     		lsls	r3, r3, #9
 790 002e 0693     		str	r3, [sp, #24]
 282:Core/Src/main.c ****   {
 791              		.loc 1 282 3 is_stmt 1 view .LVU207
 282:Core/Src/main.c ****   {
 792              		.loc 1 282 7 is_stmt 0 view .LVU208
 793 0030 2000     		movs	r0, r4
 794 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 795              	.LVL31:
 282:Core/Src/main.c ****   {
 796              		.loc 1 282 6 discriminator 1 view .LVU209
 797 0036 0028     		cmp	r0, #0
 798 0038 0FD1     		bne	.L42
 289:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 799              		.loc 1 289 3 is_stmt 1 view .LVU210
 289:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 800              		.loc 1 289 31 is_stmt 0 view .LVU211
 801 003a 6846     		mov	r0, sp
 802 003c 0723     		movs	r3, #7
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 60


 803 003e 0093     		str	r3, [sp]
 291:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 804              		.loc 1 291 3 is_stmt 1 view .LVU212
 291:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 805              		.loc 1 291 34 is_stmt 0 view .LVU213
 806 0040 063B     		subs	r3, r3, #6
 807 0042 0193     		str	r3, [sp, #4]
 292:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 808              		.loc 1 292 3 is_stmt 1 view .LVU214
 292:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 809              		.loc 1 292 35 is_stmt 0 view .LVU215
 810 0044 0023     		movs	r3, #0
 811 0046 0293     		str	r3, [sp, #8]
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 812              		.loc 1 293 3 is_stmt 1 view .LVU216
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 813              		.loc 1 293 35 is_stmt 0 view .LVU217
 814 0048 0393     		str	r3, [sp, #12]
 294:Core/Src/main.c **** 
 815              		.loc 1 294 3 is_stmt 1 view .LVU218
 294:Core/Src/main.c **** 
 816              		.loc 1 294 36 is_stmt 0 view .LVU219
 817 004a 0493     		str	r3, [sp, #16]
 296:Core/Src/main.c ****   {
 818              		.loc 1 296 3 is_stmt 1 view .LVU220
 296:Core/Src/main.c ****   {
 819              		.loc 1 296 7 is_stmt 0 view .LVU221
 820 004c 0121     		movs	r1, #1
 821 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 822              	.LVL32:
 296:Core/Src/main.c ****   {
 823              		.loc 1 296 6 discriminator 1 view .LVU222
 824 0052 0028     		cmp	r0, #0
 825 0054 03D1     		bne	.L43
 300:Core/Src/main.c **** 
 826              		.loc 1 300 1 view .LVU223
 827 0056 0CB0     		add	sp, sp, #48
 828              		@ sp needed
 829 0058 10BD     		pop	{r4, pc}
 830              	.L42:
 284:Core/Src/main.c ****   }
 831              		.loc 1 284 5 is_stmt 1 view .LVU224
 832 005a FFF7FEFF 		bl	Error_Handler
 833              	.LVL33:
 834              	.L43:
 298:Core/Src/main.c ****   }
 835              		.loc 1 298 5 view .LVU225
 836 005e FFF7FEFF 		bl	Error_Handler
 837              	.LVL34:
 838              	.L45:
 839 0062 C046     		.align	2
 840              	.L44:
 841 0064 00200240 		.word	1073881088
 842              		.cfi_endproc
 843              	.LFE348:
 845              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 846              		.align	2
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 61


 847              	.LC7:
 848 0000 42757474 		.ascii	"Button pressed!\015\012\000"
 848      6F6E2070 
 848      72657373 
 848      6564210D 
 848      0A00
 849 0012 0000     		.align	2
 850              	.LC15:
 851 0014 4D6F6465 		.ascii	"Mode=RAW | ADC=%lu -> %lu mV\015\012\000"
 851      3D524157 
 851      207C2041 
 851      44433D25 
 851      6C75202D 
 852 0033 00       		.align	2
 853              	.LC17:
 854 0034 4D6F6465 		.ascii	"Mode=MA | ADC=%lu -> %lu mV\015\012\000"
 854      3D4D4120 
 854      7C204144 
 854      433D256C 
 854      75202D3E 
 855 0052 0000     		.align	2
 856              	.LC19:
 857 0054 4D6F6465 		.ascii	"Mode=NOISE | ADC=%lu -> %lu mV\015\012\000"
 857      3D4E4F49 
 857      5345207C 
 857      20414443 
 857      3D256C75 
 858 0075 000000   		.align	2
 859              	.LC22:
 860 0078 5741524E 		.ascii	"WARNING\015\012\000"
 860      494E470D 
 860      0A00
 861 0082 0000     		.align	2
 862              	.LC24:
 863 0084 4552524F 		.ascii	"ERROR\015\012\000"
 863      520D0A00 
 864              		.section	.text.main,"ax",%progbits
 865              		.align	1
 866              		.global	main
 867              		.syntax unified
 868              		.code	16
 869              		.thumb_func
 871              	main:
 872              	.LFB347:
 120:Core/Src/main.c **** 
 873              		.loc 1 120 1 view -0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 104
 876              		@ frame_needed = 0, uses_anonymous_args = 0
 877 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 878              		.cfi_def_cfa_offset 20
 879              		.cfi_offset 4, -20
 880              		.cfi_offset 5, -16
 881              		.cfi_offset 6, -12
 882              		.cfi_offset 7, -8
 883              		.cfi_offset 14, -4
 884 0002 DE46     		mov	lr, fp
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 62


 885 0004 5746     		mov	r7, r10
 886 0006 4E46     		mov	r6, r9
 887 0008 4546     		mov	r5, r8
 888 000a E0B5     		push	{r5, r6, r7, lr}
 889              		.cfi_def_cfa_offset 36
 890              		.cfi_offset 8, -36
 891              		.cfi_offset 9, -32
 892              		.cfi_offset 10, -28
 893              		.cfi_offset 11, -24
 894 000c 9BB0     		sub	sp, sp, #108
 895              		.cfi_def_cfa_offset 144
 129:Core/Src/main.c **** 
 896              		.loc 1 129 3 view .LVU227
 897 000e FFF7FEFF 		bl	HAL_Init
 898              	.LVL35:
 136:Core/Src/main.c **** 
 899              		.loc 1 136 3 view .LVU228
 900 0012 FFF7FEFF 		bl	SystemClock_Config
 901              	.LVL36:
 143:Core/Src/main.c ****   MX_DMA_Init();
 902              		.loc 1 143 3 view .LVU229
 903 0016 FFF7FEFF 		bl	MX_GPIO_Init
 904              	.LVL37:
 144:Core/Src/main.c ****   MX_ADC1_Init();
 905              		.loc 1 144 3 view .LVU230
 906 001a FFF7FEFF 		bl	MX_DMA_Init
 907              	.LVL38:
 145:Core/Src/main.c ****   MX_USART2_UART_Init();
 908              		.loc 1 145 3 view .LVU231
 909 001e FFF7FEFF 		bl	MX_ADC1_Init
 910              	.LVL39:
 146:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 911              		.loc 1 146 3 view .LVU232
 912 0022 FFF7FEFF 		bl	MX_USART2_UART_Init
 913              	.LVL40:
 914 0026 34E0     		b	.L48
 915              	.L69:
 916              	.LBB18:
 917              	.LBB19:
 157:Core/Src/main.c ****       sprintf(msg, "Button pressed!\r\n");
 918              		.loc 1 157 7 view .LVU233
 158:Core/Src/main.c ****       HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 919              		.loc 1 158 7 view .LVU234
 920 0028 01AC     		add	r4, sp, #4
 921 002a 854B     		ldr	r3, .L71
 922 002c 2200     		movs	r2, r4
 923 002e 23CB     		ldmia	r3!, {r0, r1, r5}
 924 0030 23C2     		stmia	r2!, {r0, r1, r5}
 925 0032 1968     		ldr	r1, [r3]
 926 0034 1160     		str	r1, [r2]
 927 0036 9B88     		ldrh	r3, [r3, #4]
 928 0038 9380     		strh	r3, [r2, #4]
 159:Core/Src/main.c ****       buttonPressed = 0;  // reset flag
 929              		.loc 1 159 7 view .LVU235
 159:Core/Src/main.c ****       buttonPressed = 0;  // reset flag
 930              		.loc 1 159 49 is_stmt 0 view .LVU236
 931 003a 2000     		movs	r0, r4
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 63


 932 003c FFF7FEFF 		bl	strlen
 933              	.LVL41:
 159:Core/Src/main.c ****       buttonPressed = 0;  // reset flag
 934              		.loc 1 159 7 discriminator 1 view .LVU237
 935 0040 82B2     		uxth	r2, r0
 936 0042 8048     		ldr	r0, .L71+4
 937 0044 0A23     		movs	r3, #10
 938 0046 2100     		movs	r1, r4
 939 0048 FFF7FEFF 		bl	HAL_UART_Transmit
 940              	.LVL42:
 160:Core/Src/main.c ****     }
 941              		.loc 1 160 7 is_stmt 1 view .LVU238
 160:Core/Src/main.c ****     }
 942              		.loc 1 160 21 is_stmt 0 view .LVU239
 943 004c 7E4B     		ldr	r3, .L71+8
 944 004e 0022     		movs	r2, #0
 945 0050 1A70     		strb	r2, [r3]
 946 0052 22E0     		b	.L49
 947              	.LVL43:
 948              	.L70:
 160:Core/Src/main.c ****     }
 949              		.loc 1 160 21 view .LVU240
 950              	.LBE19:
 165:Core/Src/main.c ****     {
 951              		.loc 1 165 40 discriminator 1 view .LVU241
 952 0054 0028     		cmp	r0, #0
 953 0056 29D1     		bne	.L50
 167:Core/Src/main.c ****             currentState = STATE_LISTENING;
 954              		.loc 1 167 9 is_stmt 1 view .LVU242
 167:Core/Src/main.c ****             currentState = STATE_LISTENING;
 955              		.loc 1 167 25 is_stmt 0 view .LVU243
 956 0058 7C4B     		ldr	r3, .L71+12
 957 005a 1B78     		ldrb	r3, [r3]
 958 005c 052B     		cmp	r3, #5
 959 005e 25D8     		bhi	.L50
 960 0060 9B00     		lsls	r3, r3, #2
 961 0062 7B4A     		ldr	r2, .L71+16
 962 0064 D358     		ldr	r3, [r2, r3]
 963 0066 9F46     		mov	pc, r3
 964              		.section	.rodata.main,"a",%progbits
 965              		.align	2
 966              	.L52:
 967 0000 AC000000 		.word	.L50
 968 0004 68000000 		.word	.L56
 969 0008 70000000 		.word	.L55
 970 000c 78000000 		.word	.L54
 971 0010 80000000 		.word	.L53
 972 0014 88000000 		.word	.L51
 973              		.section	.text.main
 974              	.L56:
 168:Core/Src/main.c ****         else if(currentState == STATE_LISTENING)
 975              		.loc 1 168 13 is_stmt 1 view .LVU244
 168:Core/Src/main.c ****         else if(currentState == STATE_LISTENING)
 976              		.loc 1 168 26 is_stmt 0 view .LVU245
 977 0068 784B     		ldr	r3, .L71+12
 978 006a 0222     		movs	r2, #2
 979 006c 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 64


 980 006e 1DE0     		b	.L50
 981              	.L55:
 170:Core/Src/main.c ****         else if(currentState == STATE_PAUSE)
 982              		.loc 1 170 13 is_stmt 1 view .LVU246
 170:Core/Src/main.c ****         else if(currentState == STATE_PAUSE)
 983              		.loc 1 170 26 is_stmt 0 view .LVU247
 984 0070 764B     		ldr	r3, .L71+12
 985 0072 0322     		movs	r2, #3
 986 0074 1A70     		strb	r2, [r3]
 987 0076 19E0     		b	.L50
 988              	.L54:
 172:Core/Src/main.c ****         else if(currentState == STATE_WARNING)
 989              		.loc 1 172 13 is_stmt 1 view .LVU248
 172:Core/Src/main.c ****         else if(currentState == STATE_WARNING)
 990              		.loc 1 172 26 is_stmt 0 view .LVU249
 991 0078 744B     		ldr	r3, .L71+12
 992 007a 0222     		movs	r2, #2
 993 007c 1A70     		strb	r2, [r3]
 994 007e 15E0     		b	.L50
 995              	.L53:
 174:Core/Src/main.c ****         else if(currentState == STATE_ERROR)
 996              		.loc 1 174 13 is_stmt 1 view .LVU250
 174:Core/Src/main.c ****         else if(currentState == STATE_ERROR)
 997              		.loc 1 174 26 is_stmt 0 view .LVU251
 998 0080 724B     		ldr	r3, .L71+12
 999 0082 0122     		movs	r2, #1
 1000 0084 1A70     		strb	r2, [r3]
 1001 0086 11E0     		b	.L50
 1002              	.L51:
 176:Core/Src/main.c ****     }
 1003              		.loc 1 176 13 is_stmt 1 view .LVU252
 1004 0088 FFF7FEFF 		bl	__NVIC_SystemReset
 1005              	.LVL44:
 1006              	.L63:
 184:Core/Src/main.c ****             break;
 1007              		.loc 1 184 13 view .LVU253
 184:Core/Src/main.c ****             break;
 1008              		.loc 1 184 26 is_stmt 0 view .LVU254
 1009 008c 6F4B     		ldr	r3, .L71+12
 1010 008e 0122     		movs	r2, #1
 1011 0090 1A70     		strb	r2, [r3]
 185:Core/Src/main.c **** 
 1012              		.loc 1 185 13 is_stmt 1 view .LVU255
 1013              	.LVL45:
 1014              	.L48:
 185:Core/Src/main.c **** 
 1015              		.loc 1 185 13 is_stmt 0 view .LVU256
 1016              	.LBE18:
 153:Core/Src/main.c **** {
 1017              		.loc 1 153 1 is_stmt 1 view .LVU257
 1018              	.LBB22:
 155:Core/Src/main.c ****     {
 1019              		.loc 1 155 5 view .LVU258
 155:Core/Src/main.c ****     {
 1020              		.loc 1 155 9 is_stmt 0 view .LVU259
 1021 0092 6D4B     		ldr	r3, .L71+8
 1022 0094 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 65


 155:Core/Src/main.c ****     {
 1023              		.loc 1 155 8 view .LVU260
 1024 0096 002B     		cmp	r3, #0
 1025 0098 C6D1     		bne	.L69
 1026              	.L49:
 163:Core/Src/main.c **** 
 1027              		.loc 1 163 5 is_stmt 1 view .LVU261
 163:Core/Src/main.c **** 
 1028              		.loc 1 163 27 is_stmt 0 view .LVU262
 1029 009a 8021     		movs	r1, #128
 1030 009c 8901     		lsls	r1, r1, #6
 1031 009e 6D48     		ldr	r0, .L71+20
 1032 00a0 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1033              	.LVL46:
 165:Core/Src/main.c ****     {
 1034              		.loc 1 165 5 is_stmt 1 view .LVU263
 165:Core/Src/main.c ****     {
 1035              		.loc 1 165 24 is_stmt 0 view .LVU264
 1036 00a4 6C4B     		ldr	r3, .L71+24
 1037 00a6 1B78     		ldrb	r3, [r3]
 165:Core/Src/main.c ****     {
 1038              		.loc 1 165 7 view .LVU265
 1039 00a8 012B     		cmp	r3, #1
 1040 00aa D3D0     		beq	.L70
 1041              	.L50:
 178:Core/Src/main.c **** 
 1042              		.loc 1 178 5 is_stmt 1 view .LVU266
 178:Core/Src/main.c **** 
 1043              		.loc 1 178 21 is_stmt 0 view .LVU267
 1044 00ac 6A4B     		ldr	r3, .L71+24
 1045 00ae 1870     		strb	r0, [r3]
 181:Core/Src/main.c ****     {
 1046              		.loc 1 181 5 is_stmt 1 view .LVU268
 1047 00b0 664B     		ldr	r3, .L71+12
 1048 00b2 1A78     		ldrb	r2, [r3]
 1049 00b4 052A     		cmp	r2, #5
 1050 00b6 ECD8     		bhi	.L48
 181:Core/Src/main.c ****     {
 1051              		.loc 1 181 5 is_stmt 0 view .LVU269
 1052 00b8 9300     		lsls	r3, r2, #2
 1053 00ba 684A     		ldr	r2, .L71+28
 1054 00bc D358     		ldr	r3, [r2, r3]
 1055 00be 9F46     		mov	pc, r3
 1056              		.section	.rodata.main
 1057              		.align	2
 1058              	.L58:
 1059 0018 8C000000 		.word	.L63
 1060 001c C0000000 		.word	.L62
 1061 0020 D4000000 		.word	.L61
 1062 0024 EA010000 		.word	.L60
 1063 0028 FE010000 		.word	.L59
 1064 002c 20020000 		.word	.L57
 1065              		.section	.text.main
 1066              	.L62:
 188:Core/Src/main.c ****             break;
 1067              		.loc 1 188 1 is_stmt 1 view .LVU270
 1068 00c0 A020     		movs	r0, #160
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 66


 1069              	.LVL47:
 188:Core/Src/main.c ****             break;
 1070              		.loc 1 188 1 is_stmt 0 view .LVU271
 1071 00c2 0022     		movs	r2, #0
 1072 00c4 2021     		movs	r1, #32
 1073 00c6 C005     		lsls	r0, r0, #23
 1074 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1075              	.LVL48:
 188:Core/Src/main.c ****             break;
 1076              		.loc 1 188 83 is_stmt 1 discriminator 1 view .LVU272
 1077 00cc 6420     		movs	r0, #100
 1078 00ce FFF7FEFF 		bl	HAL_Delay
 1079              	.LVL49:
 189:Core/Src/main.c **** 
 1080              		.loc 1 189 13 view .LVU273
 1081 00d2 DEE7     		b	.L48
 1082              	.LVL50:
 1083              	.L61:
 1084              	.LBB20:
 193:Core/Src/main.c **** 
 1085              		.loc 1 193 5 view .LVU274
 1086 00d4 A020     		movs	r0, #160
 1087              	.LVL51:
 193:Core/Src/main.c **** 
 1088              		.loc 1 193 5 is_stmt 0 view .LVU275
 1089 00d6 0122     		movs	r2, #1
 1090 00d8 2021     		movs	r1, #32
 1091 00da C005     		lsls	r0, r0, #23
 1092 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 1093              	.LVL52:
 196:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 1094              		.loc 1 196 5 is_stmt 1 view .LVU276
 1095 00e0 5F4C     		ldr	r4, .L71+32
 1096 00e2 2000     		movs	r0, r4
 1097 00e4 FFF7FEFF 		bl	HAL_ADC_Start
 1098              	.LVL53:
 197:Core/Src/main.c ****     uint32_t rawValue = HAL_ADC_GetValue(&hadc1);
 1099              		.loc 1 197 5 view .LVU277
 1100 00e8 0127     		movs	r7, #1
 1101 00ea 7F42     		rsbs	r7, r7, #0
 1102 00ec 3900     		movs	r1, r7
 1103 00ee 2000     		movs	r0, r4
 1104 00f0 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 1105              	.LVL54:
 198:Core/Src/main.c ****     HAL_ADC_Stop(&hadc1);
 1106              		.loc 1 198 5 view .LVU278
 198:Core/Src/main.c ****     HAL_ADC_Stop(&hadc1);
 1107              		.loc 1 198 25 is_stmt 0 view .LVU279
 1108 00f4 2000     		movs	r0, r4
 1109 00f6 FFF7FEFF 		bl	HAL_ADC_GetValue
 1110              	.LVL55:
 1111 00fa 0500     		movs	r5, r0
 1112              	.LVL56:
 199:Core/Src/main.c **** 
 1113              		.loc 1 199 5 is_stmt 1 view .LVU280
 1114 00fc 2000     		movs	r0, r4
 1115              	.LVL57:
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 67


 199:Core/Src/main.c **** 
 1116              		.loc 1 199 5 is_stmt 0 view .LVU281
 1117 00fe FFF7FEFF 		bl	HAL_ADC_Stop
 1118              	.LVL58:
 201:Core/Src/main.c ****     uint32_t noiseValue = addRandomNoise(rawValue);
 1119              		.loc 1 201 5 is_stmt 1 view .LVU282
 201:Core/Src/main.c ****     uint32_t noiseValue = addRandomNoise(rawValue);
 1120              		.loc 1 201 24 is_stmt 0 view .LVU283
 1121 0102 2800     		movs	r0, r5
 1122 0104 FFF7FEFF 		bl	computeMovingAverage
 1123              	.LVL59:
 1124 0108 8146     		mov	r9, r0
 1125              	.LVL60:
 202:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 1126              		.loc 1 202 5 is_stmt 1 view .LVU284
 202:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 1127              		.loc 1 202 27 is_stmt 0 view .LVU285
 1128 010a 2800     		movs	r0, r5
 1129              	.LVL61:
 202:Core/Src/main.c ****     // CONVERT TO MILLIVOLTS
 1130              		.loc 1 202 27 view .LVU286
 1131 010c FFF7FEFF 		bl	addRandomNoise
 1132              	.LVL62:
 1133 0110 8046     		mov	r8, r0
 1134              	.LVL63:
 204:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1135              		.loc 1 204 5 is_stmt 1 view .LVU287
 204:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1136              		.loc 1 204 37 is_stmt 0 view .LVU288
 1137 0112 544C     		ldr	r4, .L71+36
 1138 0114 2000     		movs	r0, r4
 1139              	.LVL64:
 204:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1140              		.loc 1 204 37 view .LVU289
 1141 0116 6843     		muls	r0, r5
 204:Core/Src/main.c ****     uint32_t ma_mv    = (maValue    * 3300) / 4095;
 1142              		.loc 1 204 14 view .LVU290
 1143 0118 5349     		ldr	r1, .L71+40
 1144 011a FFF7FEFF 		bl	__aeabi_uidiv
 1145              	.LVL65:
 1146 011e 0600     		movs	r6, r0
 1147              	.LVL66:
 205:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1148              		.loc 1 205 5 is_stmt 1 view .LVU291
 205:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1149              		.loc 1 205 37 is_stmt 0 view .LVU292
 1150 0120 4846     		mov	r0, r9
 1151              	.LVL67:
 205:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1152              		.loc 1 205 37 view .LVU293
 1153 0122 6043     		muls	r0, r4
 205:Core/Src/main.c ****     uint32_t noise_mv = (noiseValue * 3300) / 4095;
 1154              		.loc 1 205 14 view .LVU294
 1155 0124 5049     		ldr	r1, .L71+40
 1156 0126 FFF7FEFF 		bl	__aeabi_uidiv
 1157              	.LVL68:
 1158 012a 8346     		mov	fp, r0
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 68


 1159              	.LVL69:
 206:Core/Src/main.c **** 
 1160              		.loc 1 206 5 is_stmt 1 view .LVU295
 206:Core/Src/main.c **** 
 1161              		.loc 1 206 37 is_stmt 0 view .LVU296
 1162 012c 4046     		mov	r0, r8
 1163              	.LVL70:
 206:Core/Src/main.c **** 
 1164              		.loc 1 206 37 view .LVU297
 1165 012e 6043     		muls	r0, r4
 206:Core/Src/main.c **** 
 1166              		.loc 1 206 14 view .LVU298
 1167 0130 4D49     		ldr	r1, .L71+40
 1168 0132 FFF7FEFF 		bl	__aeabi_uidiv
 1169              	.LVL71:
 1170 0136 8246     		mov	r10, r0
 1171              	.LVL72:
 208:Core/Src/main.c **** 
 1172              		.loc 1 208 5 is_stmt 1 view .LVU299
 211:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1173              		.loc 1 211 5 view .LVU300
 1174 0138 4C49     		ldr	r1, .L71+44
 1175 013a 01AC     		add	r4, sp, #4
 1176 013c 3300     		movs	r3, r6
 1177 013e 2A00     		movs	r2, r5
 1178 0140 2000     		movs	r0, r4
 1179              	.LVL73:
 211:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1180              		.loc 1 211 5 is_stmt 0 view .LVU301
 1181 0142 FFF7FEFF 		bl	sprintf
 1182              	.LVL74:
 212:Core/Src/main.c **** 
 1183              		.loc 1 212 5 is_stmt 1 view .LVU302
 212:Core/Src/main.c **** 
 1184              		.loc 1 212 47 is_stmt 0 view .LVU303
 1185 0146 2000     		movs	r0, r4
 1186 0148 FFF7FEFF 		bl	strlen
 1187              	.LVL75:
 212:Core/Src/main.c **** 
 1188              		.loc 1 212 5 discriminator 1 view .LVU304
 1189 014c 82B2     		uxth	r2, r0
 1190 014e 3D4E     		ldr	r6, .L71+4
 1191              	.LVL76:
 212:Core/Src/main.c **** 
 1192              		.loc 1 212 5 discriminator 1 view .LVU305
 1193 0150 3B00     		movs	r3, r7
 1194 0152 2100     		movs	r1, r4
 1195 0154 3000     		movs	r0, r6
 1196 0156 FFF7FEFF 		bl	HAL_UART_Transmit
 1197              	.LVL77:
 215:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1198              		.loc 1 215 5 is_stmt 1 view .LVU306
 1199 015a 4549     		ldr	r1, .L71+48
 1200 015c 5B46     		mov	r3, fp
 1201 015e 4A46     		mov	r2, r9
 1202 0160 2000     		movs	r0, r4
 1203 0162 FFF7FEFF 		bl	sprintf
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 69


 1204              	.LVL78:
 216:Core/Src/main.c **** 
 1205              		.loc 1 216 5 view .LVU307
 216:Core/Src/main.c **** 
 1206              		.loc 1 216 47 is_stmt 0 view .LVU308
 1207 0166 2000     		movs	r0, r4
 1208 0168 FFF7FEFF 		bl	strlen
 1209              	.LVL79:
 216:Core/Src/main.c **** 
 1210              		.loc 1 216 5 discriminator 1 view .LVU309
 1211 016c 82B2     		uxth	r2, r0
 1212 016e 3B00     		movs	r3, r7
 1213 0170 2100     		movs	r1, r4
 1214 0172 3000     		movs	r0, r6
 1215 0174 FFF7FEFF 		bl	HAL_UART_Transmit
 1216              	.LVL80:
 219:Core/Src/main.c ****     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 1217              		.loc 1 219 5 is_stmt 1 view .LVU310
 1218 0178 3E49     		ldr	r1, .L71+52
 1219 017a 5346     		mov	r3, r10
 1220 017c 4246     		mov	r2, r8
 1221 017e 2000     		movs	r0, r4
 1222 0180 FFF7FEFF 		bl	sprintf
 1223              	.LVL81:
 220:Core/Src/main.c **** 
 1224              		.loc 1 220 5 view .LVU311
 220:Core/Src/main.c **** 
 1225              		.loc 1 220 47 is_stmt 0 view .LVU312
 1226 0184 2000     		movs	r0, r4
 1227 0186 FFF7FEFF 		bl	strlen
 1228              	.LVL82:
 220:Core/Src/main.c **** 
 1229              		.loc 1 220 5 discriminator 1 view .LVU313
 1230 018a 82B2     		uxth	r2, r0
 1231 018c 3B00     		movs	r3, r7
 1232 018e 2100     		movs	r1, r4
 1233 0190 3000     		movs	r0, r6
 1234 0192 FFF7FEFF 		bl	HAL_UART_Transmit
 1235              	.LVL83:
 223:Core/Src/main.c ****     if(rawValue > POT_THRESHOLDERROR)
 1236              		.loc 1 223 5 is_stmt 1 view .LVU314
 224:Core/Src/main.c ****     {
 1237              		.loc 1 224 5 view .LVU315
 224:Core/Src/main.c ****     {
 1238              		.loc 1 224 7 is_stmt 0 view .LVU316
 1239 0196 384B     		ldr	r3, .L71+56
 1240 0198 9D42     		cmp	r5, r3
 1241 019a 06D9     		bls	.L65
 226:Core/Src/main.c ****     }
 1242              		.loc 1 226 9 is_stmt 1 view .LVU317
 226:Core/Src/main.c ****     }
 1243              		.loc 1 226 22 is_stmt 0 view .LVU318
 1244 019c 2B4B     		ldr	r3, .L71+12
 1245 019e 0522     		movs	r2, #5
 1246 01a0 1A70     		strb	r2, [r3]
 1247              	.L66:
 239:Core/Src/main.c **** }
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 70


 1248              		.loc 1 239 5 is_stmt 1 view .LVU319
 1249 01a2 6420     		movs	r0, #100
 1250 01a4 FFF7FEFF 		bl	HAL_Delay
 1251              	.LVL84:
 1252              	.LBE20:
 241:Core/Src/main.c **** 
 1253              		.loc 1 241 1 view .LVU320
 1254 01a8 73E7     		b	.L48
 1255              	.L65:
 1256              	.LBB21:
 228:Core/Src/main.c ****     {
 1257              		.loc 1 228 10 view .LVU321
 228:Core/Src/main.c ****     {
 1258              		.loc 1 228 12 is_stmt 0 view .LVU322
 1259 01aa FA23     		movs	r3, #250
 1260 01ac DB00     		lsls	r3, r3, #3
 1261 01ae 9D42     		cmp	r5, r3
 1262 01b0 17D9     		bls	.L67
 230:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1263              		.loc 1 230 9 is_stmt 1 view .LVU323
 230:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1264              		.loc 1 230 22 is_stmt 0 view .LVU324
 1265 01b2 324B     		ldr	r3, .L71+60
 1266 01b4 1B68     		ldr	r3, [r3]
 230:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1267              		.loc 1 230 11 view .LVU325
 1268 01b6 002B     		cmp	r3, #0
 1269 01b8 04D1     		bne	.L68
 230:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1270              		.loc 1 230 28 is_stmt 1 discriminator 1 view .LVU326
 230:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1271              		.loc 1 230 40 is_stmt 0 discriminator 1 view .LVU327
 1272 01ba FFF7FEFF 		bl	HAL_GetTick
 1273              	.LVL85:
 230:Core/Src/main.c ****         else if(HAL_GetTick() - highStart >= 5000)
 1274              		.loc 1 230 38 discriminator 1 view .LVU328
 1275 01be 2F4B     		ldr	r3, .L71+60
 1276 01c0 1860     		str	r0, [r3]
 1277 01c2 EEE7     		b	.L66
 1278              	.L68:
 231:Core/Src/main.c ****         {
 1279              		.loc 1 231 14 is_stmt 1 view .LVU329
 231:Core/Src/main.c ****         {
 1280              		.loc 1 231 17 is_stmt 0 view .LVU330
 1281 01c4 FFF7FEFF 		bl	HAL_GetTick
 1282              	.LVL86:
 231:Core/Src/main.c ****         {
 1283              		.loc 1 231 31 discriminator 1 view .LVU331
 1284 01c8 2C4B     		ldr	r3, .L71+60
 1285 01ca 1B68     		ldr	r3, [r3]
 1286 01cc C01A     		subs	r0, r0, r3
 231:Core/Src/main.c ****         {
 1287              		.loc 1 231 16 discriminator 1 view .LVU332
 1288 01ce 2C4B     		ldr	r3, .L71+64
 1289 01d0 9842     		cmp	r0, r3
 1290 01d2 E6D9     		bls	.L66
 233:Core/Src/main.c ****             highStart = 0;
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 71


 1291              		.loc 1 233 13 is_stmt 1 view .LVU333
 233:Core/Src/main.c ****             highStart = 0;
 1292              		.loc 1 233 26 is_stmt 0 view .LVU334
 1293 01d4 1D4B     		ldr	r3, .L71+12
 1294 01d6 0422     		movs	r2, #4
 1295 01d8 1A70     		strb	r2, [r3]
 234:Core/Src/main.c ****         }
 1296              		.loc 1 234 13 is_stmt 1 view .LVU335
 234:Core/Src/main.c ****         }
 1297              		.loc 1 234 23 is_stmt 0 view .LVU336
 1298 01da 284B     		ldr	r3, .L71+60
 1299 01dc 0022     		movs	r2, #0
 1300 01de 1A60     		str	r2, [r3]
 1301 01e0 DFE7     		b	.L66
 1302              	.L67:
 237:Core/Src/main.c **** 
 1303              		.loc 1 237 10 is_stmt 1 view .LVU337
 237:Core/Src/main.c **** 
 1304              		.loc 1 237 20 is_stmt 0 view .LVU338
 1305 01e2 264B     		ldr	r3, .L71+60
 1306 01e4 0022     		movs	r2, #0
 1307 01e6 1A60     		str	r2, [r3]
 1308 01e8 DBE7     		b	.L66
 1309              	.LVL87:
 1310              	.L60:
 237:Core/Src/main.c **** 
 1311              		.loc 1 237 20 view .LVU339
 1312              	.LBE21:
 244:Core/Src/main.c **** 
 1313              		.loc 1 244 13 is_stmt 1 view .LVU340
 1314 01ea A020     		movs	r0, #160
 1315              	.LVL88:
 244:Core/Src/main.c **** 
 1316              		.loc 1 244 13 is_stmt 0 view .LVU341
 1317 01ec 2021     		movs	r1, #32
 1318 01ee C005     		lsls	r0, r0, #23
 1319 01f0 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1320              	.LVL89:
 244:Core/Src/main.c **** 
 1321              		.loc 1 244 80 is_stmt 1 discriminator 1 view .LVU342
 1322 01f4 FA20     		movs	r0, #250
 1323 01f6 4000     		lsls	r0, r0, #1
 1324 01f8 FFF7FEFF 		bl	HAL_Delay
 1325              	.LVL90:
 246:Core/Src/main.c **** 
 1326              		.loc 1 246 13 view .LVU343
 1327 01fc 49E7     		b	.L48
 1328              	.LVL91:
 1329              	.L59:
 249:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 1330              		.loc 1 249 13 view .LVU344
 1331 01fe A020     		movs	r0, #160
 1332              	.LVL92:
 249:Core/Src/main.c ****             HAL_UART_Transmit(&huart2, (uint8_t*)"WARNING\r\n", 9, HAL_MAX_DELAY);
 1333              		.loc 1 249 13 is_stmt 0 view .LVU345
 1334 0200 0022     		movs	r2, #0
 1335 0202 2021     		movs	r1, #32
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 72


 1336 0204 C005     		lsls	r0, r0, #23
 1337 0206 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1338              	.LVL93:
 250:Core/Src/main.c ****             HAL_Delay(200);
 1339              		.loc 1 250 13 is_stmt 1 view .LVU346
 1340 020a 0123     		movs	r3, #1
 1341 020c 1D49     		ldr	r1, .L71+68
 1342 020e 0D48     		ldr	r0, .L71+4
 1343 0210 5B42     		rsbs	r3, r3, #0
 1344 0212 0922     		movs	r2, #9
 1345 0214 FFF7FEFF 		bl	HAL_UART_Transmit
 1346              	.LVL94:
 251:Core/Src/main.c ****             break;
 1347              		.loc 1 251 13 view .LVU347
 1348 0218 C820     		movs	r0, #200
 1349 021a FFF7FEFF 		bl	HAL_Delay
 1350              	.LVL95:
 252:Core/Src/main.c **** 
 1351              		.loc 1 252 13 view .LVU348
 1352 021e 38E7     		b	.L48
 1353              	.LVL96:
 1354              	.L57:
 255:Core/Src/main.c ****             HAL_Delay(200);
 1355              		.loc 1 255 13 view .LVU349
 1356 0220 A020     		movs	r0, #160
 1357              	.LVL97:
 255:Core/Src/main.c ****             HAL_Delay(200);
 1358              		.loc 1 255 13 is_stmt 0 view .LVU350
 1359 0222 2021     		movs	r1, #32
 1360 0224 C005     		lsls	r0, r0, #23
 1361 0226 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1362              	.LVL98:
 255:Core/Src/main.c ****             HAL_Delay(200);
 1363              		.loc 1 255 80 is_stmt 1 discriminator 1 view .LVU351
 1364 022a 0123     		movs	r3, #1
 1365 022c 1649     		ldr	r1, .L71+72
 1366 022e 0548     		ldr	r0, .L71+4
 1367 0230 5B42     		rsbs	r3, r3, #0
 1368 0232 0722     		movs	r2, #7
 1369 0234 FFF7FEFF 		bl	HAL_UART_Transmit
 1370              	.LVL99:
 256:Core/Src/main.c ****             break;
 1371              		.loc 1 256 13 view .LVU352
 1372 0238 C820     		movs	r0, #200
 1373 023a FFF7FEFF 		bl	HAL_Delay
 1374              	.LVL100:
 257:Core/Src/main.c ****     }
 1375              		.loc 1 257 13 view .LVU353
 1376 023e 28E7     		b	.L48
 1377              	.L72:
 1378              		.align	2
 1379              	.L71:
 1380 0240 00000000 		.word	.LC7
 1381 0244 00000000 		.word	huart2
 1382 0248 00000000 		.word	buttonPressed
 1383 024c 00000000 		.word	currentState
 1384 0250 00000000 		.word	.L52
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 73


 1385 0254 00080050 		.word	1342179328
 1386 0258 00000000 		.word	buttonPrevState
 1387 025c 18000000 		.word	.L58
 1388 0260 00000000 		.word	hadc1
 1389 0264 E40C0000 		.word	3300
 1390 0268 FF0F0000 		.word	4095
 1391 026c 14000000 		.word	.LC15
 1392 0270 34000000 		.word	.LC17
 1393 0274 54000000 		.word	.LC19
 1394 0278 B80B0000 		.word	3000
 1395 027c 00000000 		.word	highStart.0
 1396 0280 87130000 		.word	4999
 1397 0284 78000000 		.word	.LC22
 1398 0288 84000000 		.word	.LC24
 1399              	.LBE22:
 1400              		.cfi_endproc
 1401              	.LFE347:
 1403              		.section	.bss.highStart.0,"aw",%nobits
 1404              		.align	2
 1407              	highStart.0:
 1408 0000 00000000 		.space	4
 1409              		.section	.bss.sum.1,"aw",%nobits
 1410              		.align	3
 1413              	sum.1:
 1414 0000 00000000 		.space	8
 1414      00000000 
 1415              		.global	currentState
 1416              		.section	.bss.currentState,"aw",%nobits
 1419              	currentState:
 1420 0000 00       		.space	1
 1421              		.global	currentMode
 1422              		.section	.bss.currentMode,"aw",%nobits
 1425              	currentMode:
 1426 0000 00       		.space	1
 1427              		.global	buttonPressed
 1428              		.section	.bss.buttonPressed,"aw",%nobits
 1431              	buttonPressed:
 1432 0000 00       		.space	1
 1433              		.global	buttonPrevState
 1434              		.section	.data.buttonPrevState,"aw"
 1437              	buttonPrevState:
 1438 0000 01       		.byte	1
 1439              		.global	bufferIndex
 1440              		.section	.bss.bufferIndex,"aw",%nobits
 1441              		.align	1
 1444              	bufferIndex:
 1445 0000 0000     		.space	2
 1446              		.global	adcBuffer
 1447              		.section	.bss.adcBuffer,"aw",%nobits
 1448              		.align	2
 1451              	adcBuffer:
 1452 0000 00000000 		.space	600
 1452      00000000 
 1452      00000000 
 1452      00000000 
 1452      00000000 
 1453              		.global	huart2
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 74


 1454              		.section	.bss.huart2,"aw",%nobits
 1455              		.align	2
 1458              	huart2:
 1459 0000 00000000 		.space	148
 1459      00000000 
 1459      00000000 
 1459      00000000 
 1459      00000000 
 1460              		.global	hdma_adc1
 1461              		.section	.bss.hdma_adc1,"aw",%nobits
 1462              		.align	2
 1465              	hdma_adc1:
 1466 0000 00000000 		.space	92
 1466      00000000 
 1466      00000000 
 1466      00000000 
 1466      00000000 
 1467              		.global	hadc1
 1468              		.section	.bss.hadc1,"aw",%nobits
 1469              		.align	2
 1472              	hadc1:
 1473 0000 00000000 		.space	100
 1473      00000000 
 1473      00000000 
 1473      00000000 
 1473      00000000 
 1474              		.text
 1475              	.Letext0:
 1476              		.file 4 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c031xx.h"
 1477              		.file 5 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1478              		.file 6 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1479              		.file 7 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 1480              		.file 8 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1481              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 1482              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc.h"
 1483              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 1484              		.file 12 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 1485              		.file 13 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 1486              		.file 14 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_uart.h"
 1487              		.file 15 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_cortex.h"
 1488              		.file 16 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal.h"
 1489              		.file 17 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1490              		.file 18 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1491              		.file 19 "C:/Users/micha/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-t
 1492              		.file 20 "<built-in>"
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 75


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:19     .text.__NVIC_SystemReset:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:81     .text.__NVIC_SystemReset:00000014 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:87     .text.MX_GPIO_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:92     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:231    .text.MX_GPIO_Init:00000090 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:239    .text.MX_DMA_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:244    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:289    .text.MX_DMA_Init:0000002c $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:294    .text.computeMovingAverage:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:300    .text.computeMovingAverage:00000000 computeMovingAverage
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:381    .text.computeMovingAverage:00000058 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1444   .bss.bufferIndex:00000000 bufferIndex
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1451   .bss.adcBuffer:00000000 adcBuffer
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1413   .bss.sum.1:00000000 sum.1
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:388    .text.addRandomNoise:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:394    .text.addRandomNoise:00000000 addRandomNoise
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:450    .text.addRandomNoise:00000024 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:455    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:461    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:488    .text.HAL_GPIO_EXTI_Callback:00000010 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1431   .bss.buttonPressed:00000000 buttonPressed
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:493    .text.Error_Handler:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:499    .text.Error_Handler:00000000 Error_Handler
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:530    .text.MX_ADC1_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:535    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:658    .text.MX_ADC1_Init:00000074 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1472   .bss.hadc1:00000000 hadc1
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:665    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:670    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:736    .text.MX_USART2_UART_Init:00000034 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1458   .bss.huart2:00000000 huart2
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:742    .text.SystemClock_Config:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:748    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:841    .text.SystemClock_Config:00000064 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:846    .rodata.main.str1.4:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:865    .text.main:00000000 $t
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:871    .text.main:00000000 main
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:965    .rodata.main:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1380   .text.main:00000240 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1419   .bss.currentState:00000000 currentState
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1437   .data.buttonPrevState:00000000 buttonPrevState
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1407   .bss.highStart.0:00000000 highStart.0
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1404   .bss.highStart.0:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1410   .bss.sum.1:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1420   .bss.currentState:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1425   .bss.currentMode:00000000 currentMode
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1426   .bss.currentMode:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1432   .bss.buttonPressed:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1441   .bss.bufferIndex:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1448   .bss.adcBuffer:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1455   .bss.huart2:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1465   .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1462   .bss.hdma_adc1:00000000 $d
C:\Users\micha\AppData\Local\Temp\cc0y27dg.s:1469   .bss.hadc1:00000000 $d
ARM GAS  C:\Users\micha\AppData\Local\Temp\cc0y27dg.s 			page 76



UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__aeabi_idivmod
__aeabi_uldivmod
rand
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
strlen
HAL_UART_Transmit
HAL_GPIO_ReadPin
HAL_GPIO_WritePin
HAL_Delay
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
__aeabi_uidiv
sprintf
HAL_GetTick
HAL_GPIO_TogglePin
