#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 12 00:21:59 2018
# Process ID: 4576
# Log file: E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/vivado.log
# Journal file: E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 708.797 ; gain = 80.082
file mkdir E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sim_1/new/Adapt_tb.v w ]
add_files -fileset sim_1 E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sim_1/new/Adapt_tb.v
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Video_Out_to_VGA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:33 ; elapsed = 00:05:07 . Memory (MB): peak = 754.586 ; gain = 578.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Video_Out_to_VGA' [E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sources_1/new/Video_Out_to_VGA.v:23]
	Parameter component_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Video_Out_to_VGA' (1#1) [E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sources_1/new/Video_Out_to_VGA.v:23]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[19]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[18]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[17]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[16]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[11]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[10]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[9]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[8]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[3]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[2]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[1]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[0]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_field_id
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_hblank
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_vblank
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:34 ; elapsed = 00:05:09 . Memory (MB): peak = 773.910 ; gain = 597.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:34 ; elapsed = 00:05:10 . Memory (MB): peak = 773.910 ; gain = 597.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 14 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:14 ; elapsed = 00:05:42 . Memory (MB): peak = 1082.031 ; gain = 905.664
7 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1082.031 ; gain = 330.602
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 12 00:30:01 2018...
