Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 19:20:39 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mandelbrot_top_control_sets_placed.rpt
| Design       : mandelbrot_top
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              47 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             110 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  i_clk_wiz_0/inst/clk_out1 |                                                |                  |                4 |              8 |         2.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/YCntxDP[9]_i_1_n_0                | RSTxRI_IBUF      |                4 |             10 |         2.50 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/IterxDP[11]_i_1_n_0               | RSTxRI_IBUF      |                4 |             12 |         3.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_vga_controller/VCntxDP                       | RSTxRI_IBUF      |                3 |             12 |         4.00 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/FSM_onehot_FsmStatexDP[1]_i_1_n_0 | RSTxRI_IBUF      |               11 |             36 |         3.27 |
|  i_clk_wiz_0/inst/clk_out1 | i_mandelbrot/cComplexCntxDN                    | RSTxRI_IBUF      |               12 |             40 |         3.33 |
|  i_clk_wiz_0/inst/clk_out1 |                                                | RSTxRI_IBUF      |               17 |             47 |         2.76 |
+----------------------------+------------------------------------------------+------------------+------------------+----------------+--------------+


