// Seed: 2837666245
module module_0 (
    input  wor   id_0
    , id_4,
    output uwire id_1,
    output wor   id_2
);
  parameter id_5 = "";
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd80,
    parameter id_6 = 32'd31
) (
    input tri id_0,
    output tri0 _id_1,
    output tri id_2,
    output wor id_3,
    input wand id_4,
    output supply1 id_5,
    input supply1 _id_6,
    input wand id_7,
    output tri id_8
);
  logic [id_1 : id_6] id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5
  );
endmodule
module module_2 (
    output uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2
);
  assign id_0 = -1 !== -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
