Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 11 17:27:32 2016
| Host         : RODRIGOCUNH821E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex3_wrapper_timing_summary_routed.rpt -rpx ex3_wrapper_timing_summary_routed.rpx
| Design       : ex3_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.527        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.527        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.543ns (62.426%)  route 0.929ns (37.574%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.330 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.553 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.553    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]_i_1_n_7
    SLICE_X86Y71         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.600    14.786    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y71         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/C
                         clock pessimism              0.268    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.062    15.080    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.540ns (62.380%)  route 0.929ns (37.620%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.550 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.550    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1_n_6
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.519ns (62.057%)  route 0.929ns (37.943%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.529 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.529    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1_n_4
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.445ns (60.875%)  route 0.929ns (39.125%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.455 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.455    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1_n_5
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.429ns (60.609%)  route 0.929ns (39.391%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.216 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.216    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.439 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.439    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1_n_7
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.426ns (60.559%)  route 0.929ns (39.441%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.436    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_6
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[9]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.405ns (60.204%)  route 0.929ns (39.796%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.415 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.415    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_4
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.331ns (58.901%)  route 0.929ns (41.099%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.341 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.341    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_5
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.315ns (58.608%)  route 0.929ns (41.392%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.102 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.102    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.325 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.325    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_7
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    14.787    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/C
                         clock pessimism              0.268    15.055    
                         clock uncertainty           -0.035    15.019    
    SLICE_X86Y69         FDRE (Setup_fdre_C_D)        0.062    15.081    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.312ns (58.552%)  route 0.929ns (41.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.723     5.082    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.929     6.466    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[2]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.988 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.988    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.322 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.322    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_6
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    14.788    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]/C
                         clock pessimism              0.268    15.056    
                         clock uncertainty           -0.035    15.020    
    SLICE_X86Y68         FDRE (Setup_fdre_C_D)        0.062    15.082    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.601     1.434    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.748    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[0]
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  ex3_i/EightDisplayControl32inputs_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.793    ex3_i/EightDisplayControl32inputs_0/U0/div[0]_i_5_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.863 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.863    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_7
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     1.940    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X86Y67         FDRE (Hold_fdre_C_D)         0.105     1.539    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.432    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.183     1.756    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[11]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_4
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     1.938    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X86Y69         FDRE (Hold_fdre_C_D)         0.105     1.537    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.601     1.434    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.183     1.758    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[3]
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_4
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     1.940    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X86Y67         FDRE (Hold_fdre_C_D)         0.105     1.539    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.433    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.176     1.751    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[4]
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.866 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.866    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_7
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     1.939    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.105     1.538    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.601     1.434    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.173     1.748    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[0]
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  ex3_i/EightDisplayControl32inputs_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.793    ex3_i/EightDisplayControl32inputs_0/U0/div[0]_i_5_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.899 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.899    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]_i_1_n_6
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.871     1.940    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y67         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[1]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X86Y67         FDRE (Hold_fdre_C_D)         0.105     1.539    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.433    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]/Q
                         net (fo=1, routed)           0.176     1.751    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[4]
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.902 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.902    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_6
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     1.939    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.105     1.538    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.256ns (54.595%)  route 0.213ns (45.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.430    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y71         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/Q
                         net (fo=13, routed)          0.213     1.784    ex3_i/EightDisplayControl32inputs_0/U0/sel0[2]
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]_i_1_n_7
    SLICE_X86Y71         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.867     1.936    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y71         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/C
                         clock pessimism             -0.505     1.430    
    SLICE_X86Y71         FDRE (Hold_fdre_C_D)         0.105     1.535    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.431    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/Q
                         net (fo=1, routed)           0.232     1.805    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[12]
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]_i_1_n_7
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     1.937    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y70         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X86Y70         FDRE (Hold_fdre_C_D)         0.105     1.536    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.432    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/Q
                         net (fo=1, routed)           0.232     1.806    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[8]
    SLICE_X86Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]_i_1_n_7
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     1.938    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y69         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X86Y69         FDRE (Hold_fdre_C_D)         0.105     1.537    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.249ns (50.987%)  route 0.239ns (49.013%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.600     1.433    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.239     1.814    ex3_i/EightDisplayControl32inputs_0/U0/div_reg_n_0_[7]
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.922 r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[4]_i_1_n_4
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.870     1.939    ex3_i/EightDisplayControl32inputs_0/U0/clk
    SLICE_X86Y68         FDRE                                         r  ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X86Y68         FDRE (Hold_fdre_C_D)         0.105     1.538    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28    ex3_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28    ex3_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y67    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y71    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y71    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y69    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y70    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y67    ex3_i/EightDisplayControl32inputs_0/U0/div_reg[2]/C



