

================================================================
== Vitis HLS Report for 'data_transfer'
================================================================
* Date:           Wed Jan  4 15:00:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        data_trans_speed_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     270|    253|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     270|    253|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  270|  253|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  270|  253|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|         array|
|s_axi_control_AWADDR   |   in|    7|       s_axi|        control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|         array|
|s_axi_control_ARADDR   |   in|    7|       s_axi|        control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  data_transfer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  data_transfer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  data_transfer|  return value|
+-----------------------+-----+-----+------------+---------------+--------------+

