C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis"   -part M2GL025  -package VF400  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\report\Top_Level_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  Top_Level  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -ovm  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.vm"   -freq 100.000   -tcl  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc"  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_prem.srd"  -sap  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap"  -otap  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.tap"  -omap  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.map"  -devicelib  C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v  -sap  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap"  -ologparam  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\syntmp\Top_Level.plg"  -osyn  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srm"  -prjdir  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\"  -prjname  Top_Level_syn  -log  "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr"  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis" -part M2GL025 -package VF400 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\report\Top_Level_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module Top_Level -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\scratchproject.prs" -implementation synthesis -multisrs -ovm "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.vm" -freq 100.000 -tcl "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc" "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_prem.srd" -sap "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap" -otap "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.tap" -omap "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.map" -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v -sap "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap" -ologparam "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\syntmp\Top_Level.plg" -osyn "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.srm" -prjdir "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\" -prjname Top_Level_syn -log "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr" -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:80
file:..\scratchproject.prs|io:o|time:1611795410|size:35793|exec:0|csum:
file:..\Top_Level.vm|io:o|time:1611802454|size:5589183|exec:0|csum:
file:..\..\designer\Top_Level\synthesis.fdc|io:i|time:1611802370|size:3614|exec:0|csum:A3173237BAE85AAD6C1382FF227A95DE
file:..\synwork\Top_Level_prem.srd|io:i|time:1611802374|size:1404340|exec:0|csum:FCFEAE271D5EFF91265627591E4B9917
file:..\Top_Level.sap|io:o|time:1611802377|size:26627|exec:0|csum:
file:..\Top_Level.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Top_Level.map|io:o|time:1611802456|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v|io:i|time:1562075649|size:16445|exec:0|csum:0C1A855CE2A914A7AF1E723A1690BFF3
file:..\Top_Level.sap|io:o|time:1611802377|size:26627|exec:0|csum:
file:"C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB Testing\IGL2_MiV_FreeRTOS_Demo\synthesis\syntmp\Top_Level.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\Top_Level.srm|io:o|time:1611802452|size:42576|exec:0|csum:
file:..\synlog\Top_Level_fpga_mapper.srr|io:o|time:1611802456|size:308441|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
