verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../negative_exponential.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../negative_exponential.gen/sources_1/bd/design_1/ipshared/86fe/hdl" --include "../../../../negative_exponential.gen/sources_1/bd/design_1/ip/design_1_overall_axi_1_0/src/clk_wiz_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_overall_axi_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_overall_axi_1_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/design_1/ipshared/4b27/hdl/overall_axi_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/4b27/src/exp_imp_v2.v" \
"../../../bd/design_1/ipshared/4b27/src/overall_main_veri.v" \
"../../../bd/design_1/ipshared/4b27/hdl/overall_axi_v1_0.v" \
"../../../bd/design_1/ip/design_1_overall_axi_1_0/sim/design_1_overall_axi_1_0.v" \
"../../../bd/design_1/ip/design_1_ps7_0_axi_periph_imp_auto_pc_0/sim/design_1_ps7_0_axi_periph_imp_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
