#define SCI_REG_int_time 0x00340028
#define SCI_REG_pre_int 0x00340029
#define SCI_REG_baseline 0x0034002A
#define SCI_REG_write 0x0034002B
#define SCI_REG_read 0x0034002C
#define SCI_REG_stopwrite 0x0034002D
#define SCI_REG_gate_l 0x0034002E
#define SCI_REG_gate_u 0x0034002F
#define SCI_REG_inhib 0x00340030
#define SCI_REG_delay 0x00340031
#define SCI_REG_polarity 0x00340032
#define SCI_REG_skip 0x00340033
#define SCI_REG_full 0x00340034
#define SCI_REG_timestamp 0x00340035
#define SCI_REG_trigger_code 0x00340036
#define SCI_REG_reset 0x00340037
#define SCI_REG_len 0x00340038
#define SCI_REG_count 0x00340039
#define SCI_REG_RateMeter_NoSkip_FIFOADDRESS 0xB0000

#define SCI_REG_RateMeter_0_FIFOADDRESS 0x50000

#define SCI_REG_Spectrum_1_FIFOADDRESS 0x70000
#define SCI_REG_Spectrum_1_STATUS 0x80000
#define SCI_REG_Spectrum_1_CONFIG 0x80001
#define SCI_REG_Spectrum_1_CONFIG_LIMIT 0x80002
#define SCI_REG_Spectrum_1_CONFIG_REBIN 0x80003
#define SCI_REG_Spectrum_1_CONFIG_MIN 0x80004
#define SCI_REG_Spectrum_1_CONFIG_MAX 0x80005

#define SCI_REG_Spectrum_2_FIFOADDRESS 0xD0000
#define SCI_REG_Spectrum_2_STATUS 0xE0000
#define SCI_REG_Spectrum_2_CONFIG 0xE0001
#define SCI_REG_Spectrum_2_CONFIG_LIMIT 0xE0002
#define SCI_REG_Spectrum_2_CONFIG_REBIN 0xE0003
#define SCI_REG_Spectrum_2_CONFIG_MIN 0xE0004
#define SCI_REG_Spectrum_2_CONFIG_MAX 0xE0005

#define SCI_REG_Spectrum_3_FIFOADDRESS 0x110000
#define SCI_REG_Spectrum_3_STATUS 0x120000
#define SCI_REG_Spectrum_3_CONFIG 0x120001
#define SCI_REG_Spectrum_3_CONFIG_LIMIT 0x120002
#define SCI_REG_Spectrum_3_CONFIG_REBIN 0x120003
#define SCI_REG_Spectrum_3_CONFIG_MIN 0x120004
#define SCI_REG_Spectrum_3_CONFIG_MAX 0x120005

#define SCI_REG_Spectrum_4_FIFOADDRESS 0x150000
#define SCI_REG_Spectrum_4_STATUS 0x160000
#define SCI_REG_Spectrum_4_CONFIG 0x160001
#define SCI_REG_Spectrum_4_CONFIG_LIMIT 0x160002
#define SCI_REG_Spectrum_4_CONFIG_REBIN 0x160003
#define SCI_REG_Spectrum_4_CONFIG_MIN 0x160004
#define SCI_REG_Spectrum_4_CONFIG_MAX 0x160005

#define SCI_REG_Spectrum_5_FIFOADDRESS 0x190000
#define SCI_REG_Spectrum_5_STATUS 0x1A0000
#define SCI_REG_Spectrum_5_CONFIG 0x1A0001
#define SCI_REG_Spectrum_5_CONFIG_LIMIT 0x1A0002
#define SCI_REG_Spectrum_5_CONFIG_REBIN 0x1A0003
#define SCI_REG_Spectrum_5_CONFIG_MIN 0x1A0004
#define SCI_REG_Spectrum_5_CONFIG_MAX 0x1A0005

#define SCI_REG_Spectrum_6_FIFOADDRESS 0x1D0000
#define SCI_REG_Spectrum_6_STATUS 0x1E0000
#define SCI_REG_Spectrum_6_CONFIG 0x1E0001
#define SCI_REG_Spectrum_6_CONFIG_LIMIT 0x1E0002
#define SCI_REG_Spectrum_6_CONFIG_REBIN 0x1E0003
#define SCI_REG_Spectrum_6_CONFIG_MIN 0x1E0004
#define SCI_REG_Spectrum_6_CONFIG_MAX 0x1E0005

#define SCI_REG_Spectrum_7_FIFOADDRESS 0x210000
#define SCI_REG_Spectrum_7_STATUS 0x220000
#define SCI_REG_Spectrum_7_CONFIG 0x220001
#define SCI_REG_Spectrum_7_CONFIG_LIMIT 0x220002
#define SCI_REG_Spectrum_7_CONFIG_REBIN 0x220003
#define SCI_REG_Spectrum_7_CONFIG_MIN 0x220004
#define SCI_REG_Spectrum_7_CONFIG_MAX 0x220005

#define SCI_REG_Spectrum_8_FIFOADDRESS 0x250000
#define SCI_REG_Spectrum_8_STATUS 0x260000
#define SCI_REG_Spectrum_8_CONFIG 0x260001
#define SCI_REG_Spectrum_8_CONFIG_LIMIT 0x260002
#define SCI_REG_Spectrum_8_CONFIG_REBIN 0x260003
#define SCI_REG_Spectrum_8_CONFIG_MIN 0x260004
#define SCI_REG_Spectrum_8_CONFIG_MAX 0x260005

#define SCI_REG_Spectrum_9_FIFOADDRESS 0x290000
#define SCI_REG_Spectrum_9_STATUS 0x2A0000
#define SCI_REG_Spectrum_9_CONFIG 0x2A0001
#define SCI_REG_Spectrum_9_CONFIG_LIMIT 0x2A0002
#define SCI_REG_Spectrum_9_CONFIG_REBIN 0x2A0003
#define SCI_REG_Spectrum_9_CONFIG_MIN 0x2A0004
#define SCI_REG_Spectrum_9_CONFIG_MAX 0x2A0005

#define SCI_REG_Spectrum_10_FIFOADDRESS 0x2D0000
#define SCI_REG_Spectrum_10_STATUS 0x2E0000
#define SCI_REG_Spectrum_10_CONFIG 0x2E0001
#define SCI_REG_Spectrum_10_CONFIG_LIMIT 0x2E0002
#define SCI_REG_Spectrum_10_CONFIG_REBIN 0x2E0003
#define SCI_REG_Spectrum_10_CONFIG_MIN 0x2E0004
#define SCI_REG_Spectrum_10_CONFIG_MAX 0x2E0005

#define SCI_REG_Spectrum_11_FIFOADDRESS 0x310000
#define SCI_REG_Spectrum_11_STATUS 0x320000
#define SCI_REG_Spectrum_11_CONFIG 0x320001
#define SCI_REG_Spectrum_11_CONFIG_LIMIT 0x320002
#define SCI_REG_Spectrum_11_CONFIG_REBIN 0x320003
#define SCI_REG_Spectrum_11_CONFIG_MIN 0x320004
#define SCI_REG_Spectrum_11_CONFIG_MAX 0x320005

#define SCI_REG_Spectrum_12_FIFOADDRESS 0x30000
#define SCI_REG_Spectrum_12_STATUS 0x40000
#define SCI_REG_Spectrum_12_CONFIG 0x40001
#define SCI_REG_Spectrum_12_CONFIG_LIMIT 0x40002
#define SCI_REG_Spectrum_12_CONFIG_REBIN 0x40003
#define SCI_REG_Spectrum_12_CONFIG_MIN 0x40004
#define SCI_REG_Spectrum_12_CONFIG_MAX 0x40005

#define SCI_REG_Spectrum_13_FIFOADDRESS 0x90000
#define SCI_REG_Spectrum_13_STATUS 0xA0000
#define SCI_REG_Spectrum_13_CONFIG 0xA0001
#define SCI_REG_Spectrum_13_CONFIG_LIMIT 0xA0002
#define SCI_REG_Spectrum_13_CONFIG_REBIN 0xA0003
#define SCI_REG_Spectrum_13_CONFIG_MIN 0xA0004
#define SCI_REG_Spectrum_13_CONFIG_MAX 0xA0005

#define SCI_REG_Spectrum_14_FIFOADDRESS 0xF0000
#define SCI_REG_Spectrum_14_STATUS 0x100000
#define SCI_REG_Spectrum_14_CONFIG 0x100001
#define SCI_REG_Spectrum_14_CONFIG_LIMIT 0x100002
#define SCI_REG_Spectrum_14_CONFIG_REBIN 0x100003
#define SCI_REG_Spectrum_14_CONFIG_MIN 0x100004
#define SCI_REG_Spectrum_14_CONFIG_MAX 0x100005

#define SCI_REG_Spectrum_15_FIFOADDRESS 0x130000
#define SCI_REG_Spectrum_15_STATUS 0x140000
#define SCI_REG_Spectrum_15_CONFIG 0x140001
#define SCI_REG_Spectrum_15_CONFIG_LIMIT 0x140002
#define SCI_REG_Spectrum_15_CONFIG_REBIN 0x140003
#define SCI_REG_Spectrum_15_CONFIG_MIN 0x140004
#define SCI_REG_Spectrum_15_CONFIG_MAX 0x140005

#define SCI_REG_Spectrum_16_FIFOADDRESS 0x170000
#define SCI_REG_Spectrum_16_STATUS 0x180000
#define SCI_REG_Spectrum_16_CONFIG 0x180001
#define SCI_REG_Spectrum_16_CONFIG_LIMIT 0x180002
#define SCI_REG_Spectrum_16_CONFIG_REBIN 0x180003
#define SCI_REG_Spectrum_16_CONFIG_MIN 0x180004
#define SCI_REG_Spectrum_16_CONFIG_MAX 0x180005

#define SCI_REG_Spectrum_17_FIFOADDRESS 0x1B0000
#define SCI_REG_Spectrum_17_STATUS 0x1C0000
#define SCI_REG_Spectrum_17_CONFIG 0x1C0001
#define SCI_REG_Spectrum_17_CONFIG_LIMIT 0x1C0002
#define SCI_REG_Spectrum_17_CONFIG_REBIN 0x1C0003
#define SCI_REG_Spectrum_17_CONFIG_MIN 0x1C0004
#define SCI_REG_Spectrum_17_CONFIG_MAX 0x1C0005

#define SCI_REG_Spectrum_18_FIFOADDRESS 0x1F0000
#define SCI_REG_Spectrum_18_STATUS 0x200000
#define SCI_REG_Spectrum_18_CONFIG 0x200001
#define SCI_REG_Spectrum_18_CONFIG_LIMIT 0x200002
#define SCI_REG_Spectrum_18_CONFIG_REBIN 0x200003
#define SCI_REG_Spectrum_18_CONFIG_MIN 0x200004
#define SCI_REG_Spectrum_18_CONFIG_MAX 0x200005

#define SCI_REG_Spectrum_19_FIFOADDRESS 0x230000
#define SCI_REG_Spectrum_19_STATUS 0x240000
#define SCI_REG_Spectrum_19_CONFIG 0x240001
#define SCI_REG_Spectrum_19_CONFIG_LIMIT 0x240002
#define SCI_REG_Spectrum_19_CONFIG_REBIN 0x240003
#define SCI_REG_Spectrum_19_CONFIG_MIN 0x240004
#define SCI_REG_Spectrum_19_CONFIG_MAX 0x240005

#define SCI_REG_Spectrum_20_FIFOADDRESS 0x270000
#define SCI_REG_Spectrum_20_STATUS 0x280000
#define SCI_REG_Spectrum_20_CONFIG 0x280001
#define SCI_REG_Spectrum_20_CONFIG_LIMIT 0x280002
#define SCI_REG_Spectrum_20_CONFIG_REBIN 0x280003
#define SCI_REG_Spectrum_20_CONFIG_MIN 0x280004
#define SCI_REG_Spectrum_20_CONFIG_MAX 0x280005

#define SCI_REG_Spectrum_21_FIFOADDRESS 0x2B0000
#define SCI_REG_Spectrum_21_STATUS 0x2C0000
#define SCI_REG_Spectrum_21_CONFIG 0x2C0001
#define SCI_REG_Spectrum_21_CONFIG_LIMIT 0x2C0002
#define SCI_REG_Spectrum_21_CONFIG_REBIN 0x2C0003
#define SCI_REG_Spectrum_21_CONFIG_MIN 0x2C0004
#define SCI_REG_Spectrum_21_CONFIG_MAX 0x2C0005

#define SCI_REG_Spectrum_22_FIFOADDRESS 0x2F0000
#define SCI_REG_Spectrum_22_STATUS 0x300000
#define SCI_REG_Spectrum_22_CONFIG 0x300001
#define SCI_REG_Spectrum_22_CONFIG_LIMIT 0x300002
#define SCI_REG_Spectrum_22_CONFIG_REBIN 0x300003
#define SCI_REG_Spectrum_22_CONFIG_MIN 0x300004
#define SCI_REG_Spectrum_22_CONFIG_MAX 0x300005

#define SCI_REG_Spectrum_23_FIFOADDRESS 0x330000
#define SCI_REG_Spectrum_23_STATUS 0x340000
#define SCI_REG_Spectrum_23_CONFIG 0x340001
#define SCI_REG_Spectrum_23_CONFIG_LIMIT 0x340002
#define SCI_REG_Spectrum_23_CONFIG_REBIN 0x340003
#define SCI_REG_Spectrum_23_CONFIG_MIN 0x340004
#define SCI_REG_Spectrum_23_CONFIG_MAX 0x340005

#define SCI_REG_Spectrum_0_FIFOADDRESS 0x10000
#define SCI_REG_Spectrum_0_STATUS 0x20000
#define SCI_REG_Spectrum_0_CONFIG 0x20001
#define SCI_REG_Spectrum_0_CONFIG_LIMIT 0x20002
#define SCI_REG_Spectrum_0_CONFIG_REBIN 0x20003
#define SCI_REG_Spectrum_0_CONFIG_MIN 0x20004
#define SCI_REG_Spectrum_0_CONFIG_MAX 0x20005

#define SCI_REG_Oscilloscope_0_FIFOADDRESS 0x0
#define SCI_REG_Oscilloscope_0_READ_STATUS 0x8000
#define SCI_REG_Oscilloscope_0_READ_POSITION 0x8001
#define SCI_REG_Oscilloscope_0_CONFIG_TRIGGER_MODE 0x8002
#define SCI_REG_Oscilloscope_0_CONFIG_PRETRIGGER 0x8003
#define SCI_REG_Oscilloscope_0_CONFIG_TRIGGER_LEVEL 0x8004
#define SCI_REG_Oscilloscope_0_CONFIG_ARM 0x8005
#define SCI_REG_Oscilloscope_0_CONFIG_DECIMATOR 0x8006

#define SCI_REG_thrsh_0 0x20008
#define SCI_REG_thrsh_1 0x20009
#define SCI_REG_thrsh_2 0x2000A
#define SCI_REG_thrsh_3 0x2000B
#define SCI_REG_thrsh_4 0x2000C
#define SCI_REG_thrsh_5 0x2000D
#define SCI_REG_thrsh_6 0x2000E
#define SCI_REG_thrsh_7 0x2000F
#define SCI_REG_thrsh_8 0x20010
#define SCI_REG_thrsh_9 0x20011
#define SCI_REG_thrsh_10 0x20012
#define SCI_REG_thrsh_11 0x20013
#define SCI_REG_thrsh_12 0x20014
#define SCI_REG_thrsh_13 0x20015
#define SCI_REG_thrsh_14 0x20016
#define SCI_REG_thrsh_15 0x20017
#define SCI_REG_thrsh_16 0x20018
#define SCI_REG_thrsh_17 0x20019
#define SCI_REG_thrsh_18 0x2001A
#define SCI_REG_thrsh_19 0x2001B
#define SCI_REG_thrsh_20 0x2001C
#define SCI_REG_thrsh_21 0x2001D
#define SCI_REG_thrsh_22 0x2001E
#define SCI_REG_thrsh_23 0x2001F
#define SCI_REG_thrsh_24 0x20020
#define SCI_REG_thrsh_25 0x20021
#define SCI_REG_thrsh_26 0x20022
#define SCI_REG_thrsh_27 0x20023
#define SCI_REG_thrsh_28 0x20024
#define SCI_REG_thrsh_29 0x20025
#define SCI_REG_thrsh_30 0x20026
#define SCI_REG_thrsh_31 0x20027

#define SCI_REG_disable_det_0 0x200008
#define SCI_REG_disable_det_1 0x200009
#define SCI_REG_disable_det_2 0x20000A
#define SCI_REG_disable_det_3 0x20000B
#define SCI_REG_disable_det_4 0x20000C
#define SCI_REG_disable_det_5 0x20000D
#define SCI_REG_disable_det_6 0x20000E
#define SCI_REG_disable_det_7 0x20000F
#define SCI_REG_disable_det_8 0x200010
#define SCI_REG_disable_det_9 0x200011
#define SCI_REG_disable_det_10 0x200012
#define SCI_REG_disable_det_11 0x200013
#define SCI_REG_disable_det_12 0x200014
#define SCI_REG_disable_det_13 0x200015
#define SCI_REG_disable_det_14 0x200016
#define SCI_REG_disable_det_15 0x200017
#define SCI_REG_disable_det_16 0x200018
#define SCI_REG_disable_det_17 0x200019
#define SCI_REG_disable_det_18 0x20001A
#define SCI_REG_disable_det_19 0x20001B
#define SCI_REG_disable_det_20 0x20001C
#define SCI_REG_disable_det_21 0x20001D
#define SCI_REG_disable_det_22 0x20001E
#define SCI_REG_disable_det_23 0x20001F
#define SCI_REG_disable_det_24 0x200020
#define SCI_REG_disable_det_25 0x200021
#define SCI_REG_disable_det_26 0x200022
#define SCI_REG_disable_det_27 0x200023
#define SCI_REG_disable_det_28 0x200024
#define SCI_REG_disable_det_29 0x200025
#define SCI_REG_disable_det_30 0x200026
#define SCI_REG_disable_det_31 0x200027

#define SCI_REG_top_0 0x1C0008
#define SCI_REG_top_1 0x1C0009
#define SCI_REG_top_2 0x1C000A
#define SCI_REG_top_3 0x1C000B
#define SCI_REG_top_4 0x1C000C
#define SCI_REG_top_5 0x1C000D
#define SCI_REG_top_6 0x1C000E
#define SCI_REG_top_7 0x1C000F
#define SCI_REG_top_8 0x1C0010
#define SCI_REG_top_9 0x1C0011
#define SCI_REG_top_10 0x1C0012
#define SCI_REG_top_11 0x1C0013
#define SCI_REG_top_12 0x1C0014
#define SCI_REG_top_13 0x1C0015
#define SCI_REG_top_14 0x1C0016
#define SCI_REG_top_15 0x1C0017
#define SCI_REG_top_16 0x1C0018
#define SCI_REG_top_17 0x1C0019
#define SCI_REG_top_18 0x1C001A
#define SCI_REG_top_19 0x1C001B
#define SCI_REG_top_20 0x1C001C
#define SCI_REG_top_21 0x1C001D
#define SCI_REG_top_22 0x1C001E
#define SCI_REG_top_23 0x1C001F
#define SCI_REG_top_24 0x1C0020
#define SCI_REG_top_25 0x1C0021
#define SCI_REG_top_26 0x1C0022
#define SCI_REG_top_27 0x1C0023
#define SCI_REG_top_28 0x1C0024
#define SCI_REG_top_29 0x1C0025
#define SCI_REG_top_30 0x1C0026
#define SCI_REG_top_31 0x1C0027

#define SCI_REG_base_0 0x340008
#define SCI_REG_base_1 0x340009
#define SCI_REG_base_2 0x34000A
#define SCI_REG_base_3 0x34000B
#define SCI_REG_base_4 0x34000C
#define SCI_REG_base_5 0x34000D
#define SCI_REG_base_6 0x34000E
#define SCI_REG_base_7 0x34000F
#define SCI_REG_base_8 0x340010
#define SCI_REG_base_9 0x340011
#define SCI_REG_base_10 0x340012
#define SCI_REG_base_11 0x340013
#define SCI_REG_base_12 0x340014
#define SCI_REG_base_13 0x340015
#define SCI_REG_base_14 0x340016
#define SCI_REG_base_15 0x340017
#define SCI_REG_base_16 0x340018
#define SCI_REG_base_17 0x340019
#define SCI_REG_base_18 0x34001A
#define SCI_REG_base_19 0x34001B
#define SCI_REG_base_20 0x34001C
#define SCI_REG_base_21 0x34001D
#define SCI_REG_base_22 0x34001E
#define SCI_REG_base_23 0x34001F
#define SCI_REG_base_24 0x340020
#define SCI_REG_base_25 0x340021
#define SCI_REG_base_26 0x340022
#define SCI_REG_base_27 0x340023
#define SCI_REG_base_28 0x340024
#define SCI_REG_base_29 0x340025
#define SCI_REG_base_30 0x340026
#define SCI_REG_base_31 0x340027

#define SCI_REG_All_Energies_FIFOADDRESS 0x34003B
#define SCI_REG_All_Energies_READ_STATUS 0x34003C
#define SCI_REG_All_Energies_READ_VALID_WORDS 0x34003D
#define SCI_REG_All_Energies_CONFIG 0x34003E

