#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 23 15:06:50 2023
# Process ID: 12200
# Current directory: C:/Users/kbastola1/Desktop/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11388 C:\Users\kbastola1\Desktop\Lab5\Lab5.xpr
# Log file: C:/Users/kbastola1/Desktop/Lab5/vivado.log
# Journal file: C:/Users/kbastola1/Desktop/Lab5\vivado.jou
#-----------------------------------------------------------
start_guiopen_project C:/Users/kbastola1/Desktop/Lab5/Lab5.xpr
update_compile_order -fileset sources_1
update_compile_ordeupdate_compile_order update_compile_order -fileset sources_1
close_project
create_project {Top Module} {C:/Users/kbastola1/Desktop/Top Module} -part xc7a100tcsg324-1
import_files -norecurse C:/Users/kbastola1/Desktop/Counter/Counter.srcs/sources_1/new/Counter.vhd
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/kbastola1/Desktop/DisplayDigits/DisplayDigits.srcs/sources_1/new/displayDigits.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new
file mkdir {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new}
close [ open {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new/top_Module.vhd} w ]
add_files {{C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sources_1/new/top_Module.vhd}}
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/kbastola1/Desktop/FrequencyDivider/FrequencyDivider.srcs/sources_1/new/FrequencyDivider.vhd
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/kbastola1/Desktop/Lab_4B/Lab_4B.srcs/sources_1/new/Lab_4B.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source top_Module.tcl
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new
file mkdir {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new}
close [ open {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new/Top Module_bench.vhd} w ]
add_files -fileset sim_1 {{C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new/Top Module_bench.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new/Top Module_bench.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new/Top Module_bench.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new/topModule_bench.vhd} w ]
add_files -fileset sim_1 {{C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/sim_1/new/topModule_bench.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source topModule_bench.tcl
open_run synth_1 -name synth_1
place_ports {Anode_7SD[7]} K2
set_property package_pin "" [get_ports [list  {Anode_7SD[6]}]]
place_ports {Anode_7SD[7]} U13
place_ports {Anode_7SD[6]} K2
place_ports {Anode_7SD[5]} T14
place_ports {Anode_7SD[4]} P14
place_ports {Anode_7SD[3]} J14
place_ports {Anode_7SD[2]} T9
place_ports {Anode_7SD[1]} J18
place_ports {Anode_7SD[0]} J17
place_ports {Cathode_7SD[7]} T10
place_ports {Cathode_7SD[6]} R10
place_ports {Cathode_7SD[5]} K16
place_ports {Cathode_7SD[4]} K13
place_ports {Cathode_7SD[3]} P15
place_ports {Cathode_7SD[2]} T11
place_ports {Cathode_7SD[1]} L18
place_ports {Cathode_7SD[0]} H15
set_property package_pin "" [get_ports [list  Reset]]
place_ports Clock_System E3
place_ports Reset J15
file mkdir {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new}
close [ open {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new/Top_module_constrain.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new/Top_module_constrain.xdc}}
set_property target_constrs_file {C:/Users/kbastola1/Desktop/Top Module/Top Module.srcs/constrs_1/new/Top_module_constrain.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {Anode_7SD[7]} {Anode_7SD[6]} {Anode_7SD[5]} {Anode_7SD[4]} {Anode_7SD[3]} {Anode_7SD[2]} {Anode_7SD[1]} {Anode_7SD[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Cathode_7SD[7]} {Cathode_7SD[6]} {Cathode_7SD[5]} {Cathode_7SD[4]} {Cathode_7SD[3]} {Cathode_7SD[2]} {Cathode_7SD[1]} {Cathode_7SD[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Clock_System]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/kbastola1/Desktop/Top Module/Top Module.runs/impl_1/top_Module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/kbastola1/Desktop/Top Module/Top Module.runs/impl_1/top_Module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_design
open_run synth_1 -name synth_1
close_sim
close_design
launch_simulation
source topModule_bench.tcl
close_sim
