#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	OSCCLK_RCO_APM = FIXED_RATE_TYPE,
	CLK_DLL_DCO,
	OSCCLK_APM,
	CLK_RCO_APM__ALV,
	OSCCLK_RCO_I3C_PMIC,
	OSCCLK_AUD,
	IOCLK_AUDIOCDCLK0,
	IOCLK_AUDIOCDCLK1,
	TICK_USB,
	IOCLK_AUDIOCDCLK2,
	IOCLK_AUDIOCDCLK3,
	IOCLK_AUDIOCDCLK4,
	IOCLK_AUDIOCDCLK5,
	IOCLK_AUDIOCDCLK6,
	OSCCLK_RCO_CHUB__ALV,
	RTCCLK_CHUB__ALV,
	CLK_RCO_CHUB__ALV,
	OSCCLK_RCO_CMGP,
	OSCCLK_CMGP,
	CLK_RCO_CMGP,
	OSCCLK_TOP,
	OSCCLK_CORE,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL1,
	OSCCLK_DPU,
	OSCCLK_G3D,
	OSCCLK_HSI,
	RTCCLK_HSI,
	OSCCLK_IS,
	OSCCLK_MFCMSCL,
	OSCCLK_MIF,
	OSCCLK_MIF1,
	OSCCLK_PERI,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLKCMU_OTP = FIXED_FACTOR_TYPE,
	CLK_MIF_BUSD,
	MUX_MIF1_BUSD,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	PLL_AUD = PLL_TYPE,
	PLL_SHARED0,
	PLL_SHARED1,
	PLL_MMC,
	PLL_CPUCL0,
	PLL_CPUCL1,
	PLL_G3D,
	PLL_MIF,
	PLL_MIF1,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	MUX_CLK_APM_BUS = MUX_TYPE,
	MUX_CLKCMU_CHUB_BUS,
	MUX_CLK_APM_I3C,
	MUX_CLK_AUD_CPU,
	MUX_CLK_AUD_CPU_HCH,
	MUX_CLK_AUD_UAIF0,
	MUX_CLK_AUD_UAIF1,
	MUX_CLK_AUD_FM,
	MUX_CLK_AUD_UAIF2,
	MUX_CLK_AUD_UAIF3,
	MUX_CLK_AUD_UAIF4,
	MUX_CLK_AUD_UAIF5,
	MUX_CLK_AUD_UAIF6,
	MUX_CLK_CHUB_BUS,
	MUX_CLK_CHUB_TIMER_FCLK,
	CLK_CMGP_ADC,
	MUX_CLK_CMGP_USI_CMGP0,
	MUX_CLK_CMGP_USI_CMGP1,
	MUX_CLKCMU_HSI_BUS,
	MUX_CLKCMU_PERI_BUS,
	MUX_CLKCMU_PERI_IP,
	MUX_CLKCMU_HSI_MMC_CARD,
	MUX_CLKCMU_CIS_CLK0,
	MUX_CLKCMU_CIS_CLK1,
	MUX_CMU_CMUREF,
	MUX_CLK_CMU_CMUREF,
	MUX_CLKCMU_APM_BUS,
	MUX_CLKCMU_MIF_BUSP,
	MUX_CLKCMU_HSI_USB20DRD,
	MUX_CLKCMU_IS_BUS,
	MUX_CLKCMU_IS_VRA,
	MUX_CLKCMU_CPUCL0_SWITCH,
	MUX_CLKCMU_G3D_SWITCH,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_CPUCL0_DBG,
	MUX_CLKCMU_MFCMSCL_MFC,
	MUX_CLKCMU_MFCMSCL_M2M,
	MUX_CLKCMU_PERI_UART,
	MUX_CLKCMU_CORE_BUS,
	MUX_CLKCMU_DPU,
	MUX_CLKCMU_AUD,
	MUX_CLKCMU_CORE_MMC_EMBD,
	MUX_CLKCMU_CORE_SSS,
	MUX_CLKCMU_MFCMSCL_MCSC,
	MUX_CLKCMU_IS_ITP,
	MUX_CLKCMU_MFCMSCL_JPEG,
	MUX_CLKCMU_CIS_CLK2,
	MUX_CLKCMU_CORE_CCI,
	MUX_CLKCMU_CPUCL1_SWITCH,
	MUX_CLKCMU_CPUCL1_DBG,
	MUX_CLKCMU_IS_GDC,
	MUX_CLK_CORE_GIC,
	MUX_CLK_CPUCL0_PLL,
	MUX_CLK_CPUCL1_PLL,
	MUX_CLK_G3D_BUSD,
	MUX_CLK_HSI_RTC,
	MUX_CLK_MIF_DDRPHY_CLK2X,
	MUX_MIF_CMUREF,
	MUX_MIF1_CMUREF,
	MUX_CLK_MIF1_DDRPHY_CLK2X,
	APM_CMU_APM_CLKOUT,
	AUD_CMU_AUD_CLKOUT,
	CHUB_CMU_CHUB_CLKOUT,
	CMGP_CMU_CMGP_CLKOUT,
	CMU_CMU_TOP_CLKOUT,
	CORE_CMU_CORE_CLKOUT,
	CPUCL0_CMU_CPUCL0_CLKOUT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT,
	CPUCL1_CMU_CPUCL1_CLKOUT,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CLKOUT,
	DPU_CMU_DPU_CLKOUT,
	G3D_CMU_G3D_CLKOUT,
	HSI_CMU_HSI_CLKOUT,
	IS_CMU_IS_CLKOUT,
	MFCMSCL_CMU_MFCMSCL_CLKOUT,
	MIF_CMU_MIF_CLKOUT,
	MIF1_CMU_MIF1_CLKOUT,
	PERI_CMU_PERI_CLKOUT,
	MUX_CLKCMU_APM_BUS_USER = ((MASK_OF_ID & PERI_CMU_PERI_CLKOUT) | USER_MUX_TYPE) + 1,
	MUX_DLL_USER,
	MUX_CLK_RCO_APM_USER,
	MUX_CLK_RCO_APM_I3C_USER,
	MUX_CLKCMU_AUD_CPU_USER,
	MUX_TICK_USB_USER,
	MUX_CLKCMU_CHUB_BUS_USER,
	MUX_CLK_RCO_CHUB_USER,
	MUX_CLKCMU_CORE_BUS_USER,
	MUX_CLKCMU_CORE_MMC_EMBD_USER,
	MUX_CLKCMU_CORE_SSS_USER,
	MUX_CLKCMU_CORE_CCI_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_USER,
	MUX_CLKCMU_CPUCL1_DBG_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	MUX_CLKCMU_DPU_USER,
	MUX_CLKCMU_G3D_SWITCH_USER,
	MUX_CLKCMU_HSI_BUS_USER,
	MUX_CLKCMU_HSI_MMC_CARD_USER,
	MUX_CLKCMU_HSI_USB20DRD_USER,
	MUX_CLKCMU_IS_BUS_USER,
	MUX_CLKCMU_IS_VRA_USER,
	MUX_CLKCMU_IS_ITP_USER,
	MUX_CLKCMU_IS_GDC_USER,
	MUX_CLKCMU_MFCMSCL_M2M_USER,
	MUX_CLKCMU_MFCMSCL_MFC_USER,
	MUX_CLKCMU_MFCMSCL_MCSC_USER,
	MUX_CLKCMU_MFCMSCL_JPEG_USER,
	MUX_CLKCMU_MIF_BUSP_USER,
	MUX_CLKCMU_MIF1_BUSP_USER,
	MUX_CLKCMU_PERI_BUS_USER,
	MUX_CLKCMU_PERI_HSI2C_USER,
	MUX_CLKCMU_PERI_UART_USER,
	MUX_CLKCMU_PERI_SPI_USER,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	DIV_CLK_APM_BUS = DIV_TYPE,
	CLKCMU_CHUB_BUS,
	DIV_CLK_APM_I3C,
	DIV_CLK_AUD_CPU,
	DIV_CLK_AUD_CPU_ACLK,
	DIV_CLK_AUD_CPU_PCLKDBG,
	DIV_CLK_AUD_BUSD,
	DIV_CLK_AUD_AUDIF,
	CLK_AUD_MCLK,
	DIV_CLK_AUD_UAIF0,
	DIV_CLK_AUD_UAIF1,
	DIV_CLK_AUD_FM_SPDY,
	DIV_CLK_AUD_FM,
	DIV_CLK_AUD_BUSP,
	DIV_CLK_AUD_UAIF2,
	DIV_CLK_AUD_CNT,
	DIV_CLK_AUD_UAIF3,
	DIV_CLK_AUD_UAIF4,
	DIV_CLK_AUD_UAIF5,
	DIV_CLK_AUD_UAIF6,
	DIV_CLK_CHUB_BUS,
	DIV_CLK_CHUB_DMIC_IF,
	DIV_CLK_CHUB_DMIC_IF_DIV2,
	DIV_CLK_CHUB_DMIC,
	DIV_CLK_CMGP_ADC,
	DIV_CLK_CMGP_USI_CMGP0,
	DIV_CLK_CMGP_USI_CMGP1,
	CLKCMU_HSI_BUS,
	AP2CP_SHARED0_PLL_CLK,
	CLKCMU_PERI_BUS,
	CLKCMU_PERI_IP,
	CLKCMU_APM_BUS,
	CLKCMU_HSI_MMC_CARD,
	CLKCMU_CIS_CLK0,
	CLKCMU_CIS_CLK1,
	AP2CP_SHARED1_PLL_CLK,
	DIV_CLK_CMU_CMUREF,
	PLL_SHARED0_DIV3,
	CLKCMU_CPUCL0_DBG,
	PLL_SHARED0_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV2,
	PLL_SHARED1_DIV4,
	CLKCMU_MIF_BUSP,
	PLL_SHARED1_DIV3,
	CLKCMU_HSI_USB20DRD,
	CLKCMU_IS_BUS,
	CLKCMU_IS_VRA,
	CLKCMU_CPUCL0_SWITCH,
	CLKCMU_G3D_SWITCH,
	CLKCMU_MFCMSCL_MFC,
	CLKCMU_MFCMSCL_M2M,
	CLKCMU_PERI_UART,
	CLKCMU_CORE_BUS,
	AP2CP_SHARED2_PLL_CLK,
	CLKCMU_DPU,
	CLKCMU_AUD,
	CLKCMU_CORE_MMC_EMBD,
	CLKCMU_CORE_SSS,
	CLKCMU_MFCMSCL_MCSC,
	CLKCMU_IS_ITP,
	CLKCMU_MFCMSCL_JPEG,
	CLKCMU_CIS_CLK2,
	CLKCMU_CORE_CCI,
	CLKCMU_CPUCL1_SWITCH,
	CLKCMU_CPUCL1_DBG,
	CLKCMU_IS_GDC,
	DIV_CLK_CORE_BUSP,
	DIV_CLK_CPUCL0_PCLK,
	DIV_CLK_CPUCL0_CMUREF,
	DIV_CLK_CLUSTER0_ACLK,
	DIV_CLK_CLUSTER0_ATCLK,
	DIV_CLK_CLUSTER0_PCLKDBG,
	DIV_CLK_CLUSTER0_PERIPHCLK,
	DIV_CLK_CPUCL1_PCLK,
	DIV_CLK_CPUCL1_CMUREF,
	DIV_CLK_CLUSTER1_ACLK,
	DIV_CLK_CLUSTER1_PERIPHCLK,
	DIV_CLK_CLUSTER1_PCLKDBG,
	DIV_CLK_CLUSTER1_ATCLK,
	DIV_CLK_DPU_BUSP,
	DIV_CLK_G3D_BUSP,
	DIV_CLK_IS_BUSP,
	DIV_CLK_MFCMSCL_BUSP,
	DIV_CLK_PERI_HSI2C_0,
	DIV_CLK_PERI_SPI_0,
	DIV_CLK_PERI_HSI2C_1,
	DIV_CLK_PERI_HSI2C_2,
	DIV_CLK_CPUCL0_CPU = ((MASK_OF_ID & DIV_CLK_PERI_HSI2C_2) | CONST_DIV_TYPE) + 1,
	DIV_CLK_CPUCL1_CPU,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK = GATE_TYPE,
	GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	GATE_CLKCMU_CHUB_BUS,
	CLKCMU_CMGP_BUS,
	GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK,
	CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
	GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK,
	GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
	GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_FCLK_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_XHB_P_CHUB_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_XHB_LP_CHUB_IPCLKPORT_CLK,
	GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_PCLK,
	GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_CLK,
	GOUT_BLK_CHUB_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0,
	GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_DMIC_IF_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP0_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP1_IPCLKPORT_CLK,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	GATE_CLKCMU_HSI_BUS,
	GATE_CLKCMU_MODEM_SHARED0,
	GATE_CLKCMU_PERI_BUS,
	GATE_CLKCMU_PERI_IP,
	GATE_CLKCMU_APM_BUS,
	GATE_CLKCMU_HSI_MMC_CARD,
	GATE_CLKCMU_CIS_CLK0,
	GATE_CLKCMU_CIS_CLK1,
	GATE_CLKCMU_MODEM_SHARED1,
	GATE_CLKCMU_CPUCL0_DBG,
	GATE_CLKCMU_MIF_BUSP,
	GATE_CLKCMU_IS_BUS,
	GATE_CLKCMU_IS_VRA,
	GATE_CLKCMU_CPUCL0_SWITCH,
	GATE_CLKCMU_G3D_SWITCH,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFCMSCL_MFC,
	GATE_CLKCMU_MFCMSCL_M2M,
	GATE_CLKCMU_PERI_UART,
	CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK,
	GATE_CLKCMU_CORE_BUS,
	GATE_CLKCMU_HSI_USB20DRD,
	GATE_CLKCMU_MODEM_SHARED2,
	GATE_CLKCMU_DPU,
	GATE_CLKCMU_AUD,
	GATE_CLKCMU_CORE_MMC_EMBD,
	GATE_CLKCMU_CORE_SSS,
	GATE_CLKCMU_MFCMSCL_MCSC,
	GATE_CLKCMU_IS_ITP,
	GATE_CLKCMU_MFCMSCL_JPEG,
	GATE_CLKCMU_CIS_CLK2,
	GATE_CLKCMU_CORE_CCI,
	GATE_CLKCMU_CPUCL1_DBG,
	GATE_CLKCMU_CPUCL1_SWITCH,
	GATE_CLKCMU_IS_GDC,
	GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_GIC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D0_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_PCORE,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_PCORE,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_AXI_D1_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_GPIO_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKM,
	GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_PCORE,
	GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CP_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKS,
	GATE_CLK_CPUCL0_CPU,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS,
	GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKS,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_CORE_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_DBG_IPCLKPORT_CLK,
	GATE_CLK_CPUCL1_CPU,
	CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DBG_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL1_UID_ADM_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKM,
	CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SMMU_DPU_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON0,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_LHS_AXI_INT_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LHM_AXI_INT_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_BUS_IPCLKPORT_CLK,
	GOUT_BLK_HSI_UID_GPIO_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_LHM_AXI_P_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI_UID_LHS_AXI_D_HSI_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK,
	GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK,
	CLK_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI_UID_XIU_D_HSI_IPCLKPORT_ACLK,
	GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK,
	GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20,
	GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_HSI_UID_US_64TO128_HSI_IPCLKPORT_ACLK,
	CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50,
	CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_BLK_HSI_UID_HSI_CMU_HSI_IPCLKPORT_PCLK,
	CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_RTC_CLK__ALV,
	CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_IS_UID_LHS_AXI_D0_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_XIU_D0_IS_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_PCLK,
	GOUT_BLK_IS_UID_LHS_AXI_D1_IS_IPCLKPORT_I_CLK,
	GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_SYSMMU_IS0_IPCLKPORT_CLK_S1,
	GOUT_BLK_IS_UID_SYSMMU_IS1_IPCLKPORT_CLK_S1,
	GOUT_BLK_IS_UID_CSIS0_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_CSIS1_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_CSIS2_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_CSIS_DMA,
	GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_IPP,
	GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_ITP,
	GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_MCSC,
	GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_VRA,
	GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_ITP_IPCLKPORT_CLK,
	GOUT_BLK_IS_UID_XIU_D1_IS_IPCLKPORT_ACLK,
	GOUT_BLK_IS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_CSIS1_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_CSIS2_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_S_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_S_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_AD_AXI_VRA_IPCLKPORT_ACLKM,
	GOUT_BLK_IS_UID_AD_APB_GDC_IPCLKPORT_PCLKM,
	GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_GDC,
	GOUT_BLK_IS_UID_AD_AXI_GDC_IPCLKPORT_ACLKM,
	GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_GDC_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_M2M_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS,
	GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKM,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKS,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKM,
	GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKS,
	GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_JPEG_IPCLKPORT_CLK,
	GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK,
	CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK,
	GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK,
	GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CP_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK,
	GOUT_BLK_MIF1_UID_DDR_PHY1_IPCLKPORT_PCLK,
	CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_ACLK,
	GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PF,
	GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PPMPU,
	GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_SECURE,
	GOUT_BLK_MIF1_UID_D_TZPC_MIF1_IPCLKPORT_PCLK,
	CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_CPU_IPCLKPORT_I_CLK,
	CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_NRT_IPCLKPORT_I_CLK,
	CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_RT_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_ACLK,
	GOUT_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_PCLK,
	CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSP_IPCLKPORT_CLK,
	CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DDR_PHY1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_PPMPU_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_SECURE_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_PF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK,
	CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK,
	CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_WDT_0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0,
	GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_UART_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK,
	GATE_CLK_PERI_HSI2C_0,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_0_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_UART_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	GATE_CLK_PERI_HSI2C_1,
	GATE_CLK_PERI_HSI2C_2,
	GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_IPCLK,
	GOUT_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_4_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_WDT_1_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_1_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_2_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_4_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_5_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_6_IPCLKPORT_CLK,
	GOUT_BLK_PERI_UID_I2C_5_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_I2C_6_IPCLKPORT_PCLK,
	GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_0_IPCLKPORT_CLK,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
