Winter 2024/2025 final project from Northwestern's COMP_ENG_387 Real time design and verification with FPGAs. Professor David Zaretsky. Teammate William Covington.

System architecture: 
<img width="1266" height="343" alt="Screenshot 2025-09-26 104948" src="https://github.com/user-attachments/assets/650dbc41-3f7b-4386-834d-8fb59b17ed5a" />
