mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave': File exists
> Benchmarks for snap-beta.18: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593060.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 78s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           594,201   36

 Performance counter stats for './snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/WarmUp.2593060.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,254,737,372 cache-misses                                                  (21.36%)
S0       16  1,232,551,689,482 cycles                    #    0.000 GHz                      (21.49%)
S0       16    535,451,417,966 instructions              #    7.02  insns per cycle        
                                             #    0.04  stalled cycles per insn  (27.07%)
S0       16            111,421 cs                                                            (100.00%)
S0       16              1,737 migrations                                                    (100.00%)
S0       16            364,369 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    223,411,759,289 idle-cycles-frontend      #  293.10% frontend cycles idle     (16.80%)
S0       16    278,597,450,848 idle-cycles-backend       #  365.50% backend  cycles idle     (17.49%)
S0       16    243,119,797,609 L1-dcache-loads                                               (23.30%)
S0       16      3,719,804,584 L1-dcache-load-misses     #   24.45% of all L1-dcache hits    (27.52%)
S0       16      4,267,865,316 L1-dcache-stores                                              (27.96%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.75%)
S0       16      1,946,889,199 L1-icache-load-misses                                         (28.52%)
S0       16      6,372,277,154 LLC-loads                                                     (12.34%)
S0       16      1,639,628,914 LLC-stores                                                    (10.97%)
S0       16    <not supported> LLC-prefetches          
S0       16    264,153,974,255 dTLB-loads                                                    (16.51%)
S0       16        165,865,553 dTLB-load-misses          #    0.99% of all dTLB cache hits   (16.39%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    228,317,897,551 iTLB-loads                                                    (15.83%)
S0       16          1,761,443 iTLB-load-misses          #    0.01% of all iTLB cache hits   (11.08%)
S0       16     79,773,156,911 branch-loads                                                  (16.40%)
S0       16      6,478,112,049 branch-load-misses                                            (21.51%)
S1       16      1,281,889,813 cache-misses                                                  (20.76%)
S1       16  1,174,800,902,640 cycles                    #    0.000 GHz                      (19.99%)
S1       16    523,910,894,209 instructions              #    0.00  insns per cycle          (27.69%)
S1       16             59,413 cs                                                            (100.00%)
S1       16                291 migrations                                                    (100.00%)
S1       16            384,636 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    163,364,779,543 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.83%)
S1       16    261,986,817,912 idle-cycles-backend       #    0.00% backend  cycles idle     (18.54%)
S1       16    236,703,615,890 L1-dcache-loads                                               (23.19%)
S1       16      3,064,589,606 L1-dcache-load-misses                                         (28.92%)
S1       16      3,482,191,995 L1-dcache-stores                                              (28.01%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (24.86%)
S1       16      1,228,273,624 L1-icache-load-misses                                         (24.52%)
S1       16      4,738,414,469 LLC-loads                                                     (13.32%)
S1       16      1,378,612,612 LLC-stores                                                    (13.80%)
S1       16    <not supported> LLC-prefetches          
S1       16    257,656,593,700 dTLB-loads                                                    (18.78%)
S1       16        169,260,445 dTLB-load-misses                                              (17.53%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    217,780,358,031 iTLB-loads                                                    (16.34%)
S1       16          1,778,581 iTLB-load-misses                                              (10.54%)
S1       16     81,091,474,748 branch-loads                                                  (15.69%)
S1       16      6,910,421,626 branch-load-misses                                            (20.66%)
S2       16      1,302,580,486 cache-misses                                                  (20.01%)
S2       16  1,160,200,455,204 cycles                    #    0.000 GHz                      (20.03%)
S2       16    541,578,723,922 instructions              #    0.00  insns per cycle          (27.26%)
S2       16            106,740 cs                                                            (100.00%)
S2       16              3,250 migrations                                                    (100.00%)
S2       16            378,633 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    190,398,374,054 idle-cycles-frontend      #    0.00% frontend cycles idle     (22.21%)
S2       16    260,138,832,094 idle-cycles-backend       #    0.00% backend  cycles idle     (17.95%)
S2       16    233,626,017,431 L1-dcache-loads                                               (24.70%)
S2       16      3,150,809,749 L1-dcache-load-misses                                         (27.74%)
S2       16      3,446,345,982 L1-dcache-stores                                              (28.67%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.88%)
S2       16      1,195,175,674 L1-icache-load-misses                                         (25.49%)
S2       16      4,993,989,716 LLC-loads                                                     (13.96%)
S2       16      1,423,125,774 LLC-stores                                                    (11.85%)
S2       16    <not supported> LLC-prefetches          
S2       16    264,774,063,151 dTLB-loads                                                    (17.84%)
S2       16        176,981,128 dTLB-load-misses                                              (16.07%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    225,146,482,339 iTLB-loads                                                    (15.56%)
S2       16          1,682,455 iTLB-load-misses                                              (10.82%)
S2       16     79,787,347,713 branch-loads                                                  (16.04%)
S2       16      6,662,478,443 branch-load-misses                                            (21.43%)
S3       16      1,243,454,481 cache-misses                                                  (21.86%)
S3       16  1,310,695,731,693 cycles                    #    0.000 GHz                      (22.74%)
S3       16    563,959,755,363 instructions              #    0.00  insns per cycle          (28.36%)
S3       16             99,399 cs                                                            (100.00%)
S3       16                674 migrations                                                    (100.00%)
S3       16            372,406 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    396,619,163,016 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.00%)
S3       16    431,849,864,666 idle-cycles-backend       #    0.00% backend  cycles idle     (17.51%)
S3       16    260,381,397,593 L1-dcache-loads                                               (23.49%)
S3       16      4,233,721,961 L1-dcache-load-misses                                         (29.16%)
S3       16      7,294,718,830 L1-dcache-stores                                              (29.23%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.46%)
S3       16      1,178,514,204 L1-icache-load-misses                                         (27.73%)
S3       16      8,808,154,688 LLC-loads                                                     (10.87%)
S3       16      4,655,484,657 LLC-stores                                                    (10.73%)
S3       16    <not supported> LLC-prefetches          
S3       16    286,688,092,300 dTLB-loads                                                    (15.58%)
S3       16        169,989,305 dTLB-load-misses                                              (15.48%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    238,790,892,198 iTLB-loads                                                    (15.40%)
S3       16          1,857,473 iTLB-load-misses                                              (10.24%)
S3       16     92,736,472,423 branch-loads                                                  (15.53%)
S3       16      6,506,724,367 branch-load-misses                                            (20.90%)

     115.289021175 seconds time elapsed

#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593060.SNAP-Interleave.catwoman.t8
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 2141s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           165,960   130

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-7 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 8 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593060.SNAP-Interleave.catwoman.t8.sam':

S0       16      8,435,031,312 cache-misses                                                  (22.20%)
S0       16  7,672,084,491,119 cycles                    #    0.000 GHz                      (21.60%)
S0       16  5,963,979,423,936 instructions              #   47.73  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.88%)
S0       16            891,931 cs                                                            (100.00%)
S0       16              7,854 migrations                                                    (100.00%)
S0       16          1,467,623 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  6,328,295,233,542 idle-cycles-frontend      #  5064.07% frontend cycles idle     (17.98%)
S0       16  3,632,189,730,848 idle-cycles-backend       #  2906.57% backend  cycles idle     (16.22%)
S0       16  2,607,403,550,274 L1-dcache-loads                                               (21.86%)
S0       16     53,033,438,750 L1-dcache-load-misses     #  127.25% of all L1-dcache hits    (27.47%)
S0       16     60,132,366,915 L1-dcache-stores                                              (27.74%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.86%)
S0       16      8,396,890,140 L1-icache-load-misses                                         (27.89%)
S0       16     68,391,281,095 LLC-loads                                                     (11.23%)
S0       16      9,356,832,448 LLC-stores                                                    (10.97%)
S0       16    <not supported> LLC-prefetches          
S0       16  2,624,855,392,963 dTLB-loads                                                    (16.50%)
S0       16        565,314,934 dTLB-load-misses          #    1.35% of all dTLB cache hits   (16.47%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,624,075,954,055 iTLB-loads                                                    (16.38%)
S0       16          1,029,897 iTLB-load-misses          #    0.00% of all iTLB cache hits   (11.20%)
S0       16    948,566,422,535 branch-loads                                                  (16.70%)
S0       16     27,556,618,636 branch-load-misses                                            (22.10%)
S1       16        285,216,729 cache-misses                                                  (21.84%)
S1       16     95,520,017,001 cycles                    #    0.000 GHz                      (22.19%)
S1       16     17,477,581,122 instructions              #    0.00  insns per cycle          (27.84%)
S1       16            221,267 cs                                                            (100.00%)
S1       16              4,710 migrations                                                    (100.00%)
S1       16            110,929 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    814,582,431,271 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.61%)
S1       16     25,625,316,869 idle-cycles-backend       #    0.00% backend  cycles idle     (17.03%)
S1       16      8,561,764,533 L1-dcache-loads                                               (22.61%)
S1       16        392,071,233 L1-dcache-load-misses                                         (28.18%)
S1       16        443,109,467 L1-dcache-stores                                              (28.09%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.92%)
S1       16        289,835,750 L1-icache-load-misses                                         (27.78%)
S1       16        745,336,051 LLC-loads                                                     (10.99%)
S1       16        478,201,039 LLC-stores                                                    (10.96%)
S1       16    <not supported> LLC-prefetches          
S1       16      8,607,096,726 dTLB-loads                                                    (16.44%)
S1       16            388,972 dTLB-load-misses                                              (16.45%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,585,039,236 iTLB-loads                                                    (16.15%)
S1       16            296,189 iTLB-load-misses                                              (11.08%)
S1       16      3,111,590,897 branch-loads                                                  (16.58%)
S1       16         46,680,747 branch-load-misses                                            (22.14%)
S2       16        292,141,909 cache-misses                                                  (22.18%)
S2       16     78,234,186,821 cycles                    #    0.000 GHz                      (20.65%)
S2       16     17,640,384,527 instructions              #    0.00  insns per cycle          (27.64%)
S2       16            191,152 cs                                                            (100.00%)
S2       16             12,883 migrations                                                    (100.00%)
S2       16            104,210 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    624,692,736,573 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.97%)
S2       16     23,494,004,411 idle-cycles-backend       #    0.00% backend  cycles idle     (16.85%)
S2       16      8,767,437,496 L1-dcache-loads                                               (23.26%)
S2       16        412,456,156 L1-dcache-load-misses                                         (26.86%)
S2       16        447,735,554 L1-dcache-stores                                              (28.16%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.18%)
S2       16        292,510,494 L1-icache-load-misses                                         (26.76%)
S2       16        734,913,508 LLC-loads                                                     (13.18%)
S2       16        418,474,675 LLC-stores                                                    (11.08%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,996,697,992 dTLB-loads                                                    (17.16%)
S2       16            349,248 dTLB-load-misses                                              (17.16%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      5,063,164,475 iTLB-loads                                                    (16.36%)
S2       16            272,763 iTLB-load-misses                                              (10.98%)
S2       16      3,073,331,197 branch-loads                                                  (16.58%)
S2       16         55,545,422 branch-load-misses                                            (22.12%)
S3       16      1,637,895,595 cache-misses                                                  (21.66%)
S3       16    151,903,794,529 cycles                    #    0.000 GHz                      (21.99%)
S3       16     76,485,095,791 instructions              #    0.00  insns per cycle          (27.61%)
S3       16            160,327 cs                                                            (100.00%)
S3       16              4,947 migrations                                                    (100.00%)
S3       16            153,462 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    836,307,248,697 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.50%)
S3       16     40,923,806,973 idle-cycles-backend       #    0.00% backend  cycles idle     (16.42%)
S3       16     42,529,095,702 L1-dcache-loads                                               (22.67%)
S3       16      1,958,689,077 L1-dcache-load-misses                                         (27.13%)
S3       16      2,048,034,905 L1-dcache-stores                                              (27.75%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.66%)
S3       16      1,496,170,355 L1-icache-load-misses                                         (27.60%)
S3       16      3,601,867,649 LLC-loads                                                     (12.19%)
S3       16        453,766,273 LLC-stores                                                    (11.18%)
S3       16    <not supported> LLC-prefetches          
S3       16     44,427,355,130 dTLB-loads                                                    (16.88%)
S3       16          3,215,849 dTLB-load-misses                                              (16.82%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     27,181,741,057 iTLB-loads                                                    (16.48%)
S3       16          2,143,488 iTLB-load-misses                                              (11.16%)
S3       16     14,346,915,696 branch-loads                                                  (16.81%)
S3       16        590,432,299 branch-load-misses                                            (22.76%)

    2271.631297189 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593060.SNAP-Interleave.catwoman.t16
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 751s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           250,018   86

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 16 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593060.SNAP-Interleave.catwoman.t16.sam':

S0       16      6,482,696,401 cache-misses                                                  (22.11%)
S0       16  4,476,634,033,446 cycles                    #    0.000 GHz                      (21.86%)
S0       16  3,138,218,166,167 instructions              #   43.01  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.68%)
S0       16            939,663 cs                                                            (100.00%)
S0       16              3,246 migrations                                                    (100.00%)
S0       16          1,445,211 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,035,134,655,960 idle-cycles-frontend      #  4159.71% frontend cycles idle     (17.37%)
S0       16  1,335,361,217,753 idle-cycles-backend       #  1830.14% backend  cycles idle     (16.78%)
S0       16  1,458,182,390,518 L1-dcache-loads                                               (22.77%)
S0       16     27,612,669,355 L1-dcache-load-misses     #  118.97% of all L1-dcache hits    (27.60%)
S0       16     32,226,177,066 L1-dcache-stores                                              (27.76%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.88%)
S0       16      6,386,499,976 L1-icache-load-misses                                         (27.31%)
S0       16     38,253,678,055 LLC-loads                                                     (12.06%)
S0       16     10,142,723,988 LLC-stores                                                    (11.43%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,490,753,243,184 dTLB-loads                                                    (17.08%)
S0       16        621,027,883 dTLB-load-misses          #    2.62% of all dTLB cache hits   (16.65%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,073,767,037,875 iTLB-loads                                                    (16.52%)
S0       16          1,829,256 iTLB-load-misses          #    0.01% of all iTLB cache hits   (11.05%)
S0       16    484,014,815,222 branch-loads                                                  (16.79%)
S0       16     25,840,105,724 branch-load-misses                                            (22.28%)
S1       16        191,188,656 cache-misses                                                  (22.65%)
S1       16     50,136,998,810 cycles                    #    0.000 GHz                      (22.65%)
S1       16      9,909,855,463 instructions              #    0.00  insns per cycle          (28.39%)
S1       16             89,105 cs                                                            (100.00%)
S1       16              1,350 migrations                                                    (100.00%)
S1       16             47,213 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    471,889,896,302 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.17%)
S1       16     15,854,582,143 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S1       16      4,866,475,874 L1-dcache-loads                                               (22.87%)
S1       16        244,477,410 L1-dcache-load-misses                                         (28.40%)
S1       16        266,963,457 L1-dcache-stores                                              (28.26%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.97%)
S1       16        158,735,059 L1-icache-load-misses                                         (27.61%)
S1       16        352,165,802 LLC-loads                                                     (10.84%)
S1       16        201,646,369 LLC-stores                                                    (10.97%)
S1       16    <not supported> LLC-prefetches          
S1       16      4,524,017,313 dTLB-loads                                                    (16.20%)
S1       16            230,496 dTLB-load-misses                                              (15.94%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      2,938,227,089 iTLB-loads                                                    (16.01%)
S1       16            193,743 iTLB-load-misses                                              (11.07%)
S1       16      2,502,948,205 branch-loads                                                  (16.68%)
S1       16         38,529,311 branch-load-misses                                            (22.34%)
S2       16        176,633,235 cache-misses                                                  (22.80%)
S2       16     55,806,542,985 cycles                    #    0.000 GHz                      (21.42%)
S2       16     13,350,571,063 instructions              #    0.00  insns per cycle          (27.40%)
S2       16            112,698 cs                                                            (100.00%)
S2       16              9,659 migrations                                                    (100.00%)
S2       16             39,726 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    429,308,979,215 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.59%)
S2       16     17,254,465,798 idle-cycles-backend       #    0.00% backend  cycles idle     (16.55%)
S2       16      5,928,033,523 L1-dcache-loads                                               (22.95%)
S2       16        278,567,762 L1-dcache-load-misses                                         (26.68%)
S2       16        302,944,337 L1-dcache-stores                                              (27.82%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.75%)
S2       16        205,112,671 L1-icache-load-misses                                         (26.67%)
S2       16        458,089,237 LLC-loads                                                     (12.91%)
S2       16        222,328,133 LLC-stores                                                    (11.06%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,098,217,595 dTLB-loads                                                    (17.39%)
S2       16            172,676 dTLB-load-misses                                              (17.34%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,129,453,302 iTLB-loads                                                    (16.37%)
S2       16            135,905 iTLB-load-misses                                              (10.97%)
S2       16      2,003,589,983 branch-loads                                                  (16.32%)
S2       16         28,576,545 branch-load-misses                                            (22.27%)
S3       16        694,627,412 cache-misses                                                  (21.20%)
S3       16     87,180,504,441 cycles                    #    0.000 GHz                      (21.43%)
S3       16     33,803,571,786 instructions              #    0.00  insns per cycle          (27.37%)
S3       16             84,171 cs                                                            (100.00%)
S3       16              1,793 migrations                                                    (100.00%)
S3       16             61,403 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    465,624,279,915 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.22%)
S3       16     22,485,275,877 idle-cycles-backend       #    0.00% backend  cycles idle     (16.05%)
S3       16     16,499,829,056 L1-dcache-loads                                               (22.64%)
S3       16        759,851,828 L1-dcache-load-misses                                         (27.83%)
S3       16        761,854,102 L1-dcache-stores                                              (27.99%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.31%)
S3       16        488,812,962 L1-icache-load-misses                                         (28.27%)
S3       16      1,339,761,175 LLC-loads                                                     (12.05%)
S3       16        282,499,152 LLC-stores                                                    (12.00%)
S3       16    <not supported> LLC-prefetches          
S3       16     18,478,627,070 dTLB-loads                                                    (17.82%)
S3       16          1,068,242 dTLB-load-misses                                              (17.33%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     12,183,124,113 iTLB-loads                                                    (16.59%)
S3       16            840,779 iTLB-load-misses                                              (10.55%)
S3       16      6,375,832,340 branch-loads                                                  (15.96%)
S3       16        249,841,338 branch-load-misses                                            (21.40%)

     838.097139660 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593060.SNAP-Interleave.catwoman.t32
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 204s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           434,305   50

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 32 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593060.SNAP-Interleave.catwoman.t32.sam':

S0       16      3,507,164,132 cache-misses                                                  (21.58%)
S0       16  1,497,384,823,329 cycles                    #    0.000 GHz                      (22.40%)
S0       16  1,054,146,152,063 instructions              #   21.17  insns per cycle        
                                             #    0.03  stalled cycles per insn  (28.00%)
S0       16            123,043 cs                                                            (100.00%)
S0       16                917 migrations                                                    (100.00%)
S0       16            708,266 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    767,152,382,362 idle-cycles-frontend      #  1540.61% frontend cycles idle     (16.73%)
S0       16    170,533,412,061 idle-cycles-backend       #  342.47% backend  cycles idle     (16.61%)
S0       16    482,206,941,547 L1-dcache-loads                                               (22.56%)
S0       16      7,063,074,152 L1-dcache-load-misses     #   46.45% of all L1-dcache hits    (28.06%)
S0       16      7,920,679,990 L1-dcache-stores                                              (28.20%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.31%)
S0       16      3,111,787,139 L1-icache-load-misses                                         (28.19%)
S0       16     11,499,046,364 LLC-loads                                                     (11.05%)
S0       16      2,945,509,571 LLC-stores                                                    (11.33%)
S0       16    <not supported> LLC-prefetches          
S0       16    498,079,333,230 dTLB-loads                                                    (16.52%)
S0       16        340,159,285 dTLB-load-misses          #    2.15% of all dTLB cache hits   (16.71%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    418,768,693,054 iTLB-loads                                                    (16.59%)
S0       16          2,429,217 iTLB-load-misses          #    0.02% of all iTLB cache hits   (10.51%)
S0       16    164,026,884,459 branch-loads                                                  (15.82%)
S0       16     12,928,295,145 branch-load-misses                                            (21.42%)
S1       16      2,688,069,730 cache-misses                                                  (21.99%)
S1       16  1,610,905,077,221 cycles                    #    0.000 GHz                      (22.25%)
S1       16  1,049,796,308,016 instructions              #    0.00  insns per cycle          (27.94%)
S1       16            819,965 cs                                                            (100.00%)
S1       16                327 migrations                                                    (100.00%)
S1       16            727,023 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    803,143,579,739 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.13%)
S1       16    240,560,136,918 idle-cycles-backend       #    0.00% backend  cycles idle     (16.98%)
S1       16    481,103,144,977 L1-dcache-loads                                               (22.75%)
S1       16      6,778,003,685 L1-dcache-load-misses                                         (28.04%)
S1       16      8,642,554,726 L1-dcache-stores                                              (27.95%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.90%)
S1       16      2,591,363,631 L1-icache-load-misses                                         (27.44%)
S1       16     11,732,929,221 LLC-loads                                                     (10.84%)
S1       16      4,210,493,282 LLC-stores                                                    (11.28%)
S1       16    <not supported> LLC-prefetches          
S1       16    499,786,730,085 dTLB-loads                                                    (16.53%)
S1       16        343,331,321 dTLB-load-misses                                              (16.42%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    421,102,369,411 iTLB-loads                                                    (16.52%)
S1       16          2,036,393 iTLB-load-misses                                              (11.27%)
S1       16    152,524,067,160 branch-loads                                                  (16.75%)
S1       16     12,649,691,197 branch-load-misses                                            (22.20%)
S2       16        121,744,638 cache-misses                                                  (21.12%)
S2       16     40,320,246,694 cycles                    #    0.000 GHz                      (20.43%)
S2       16      8,529,765,127 instructions              #    0.00  insns per cycle          (26.95%)
S2       16             95,806 cs                                                            (100.00%)
S2       16              8,875 migrations                                                    (100.00%)
S2       16              8,949 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    271,541,755,138 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.45%)
S2       16     15,066,918,844 idle-cycles-backend       #    0.00% backend  cycles idle     (16.82%)
S2       16      4,166,209,088 L1-dcache-loads                                               (23.23%)
S2       16        233,394,376 L1-dcache-load-misses                                         (28.93%)
S2       16        236,676,196 L1-dcache-stores                                              (28.49%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.50%)
S2       16        127,073,619 L1-icache-load-misses                                         (28.07%)
S2       16        347,298,309 LLC-loads                                                     (12.05%)
S2       16        211,395,867 LLC-stores                                                    (11.99%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,300,302,841 dTLB-loads                                                    (17.19%)
S2       16             96,108 dTLB-load-misses                                              (16.73%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,286,029,124 iTLB-loads                                                    (16.50%)
S2       16             76,218 iTLB-load-misses                                              (10.61%)
S2       16      1,417,888,408 branch-loads                                                  (15.81%)
S2       16         17,115,535 branch-load-misses                                            (21.24%)
S3       16        213,708,621 cache-misses                                                  (21.12%)
S3       16     38,283,047,635 cycles                    #    0.000 GHz                      (21.21%)
S3       16     11,216,676,650 instructions              #    0.00  insns per cycle          (26.60%)
S3       16             44,080 cs                                                            (100.00%)
S3       16                561 migrations                                                    (100.00%)
S3       16             17,587 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    230,370,431,061 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.44%)
S3       16     13,928,671,041 idle-cycles-backend       #    0.00% backend  cycles idle     (16.60%)
S3       16      5,760,283,086 L1-dcache-loads                                               (22.78%)
S3       16        302,294,486 L1-dcache-load-misses                                         (28.52%)
S3       16        317,199,128 L1-dcache-stores                                              (28.77%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.74%)
S3       16        183,376,427 L1-icache-load-misses                                         (28.88%)
S3       16        547,164,502 LLC-loads                                                     (11.59%)
S3       16        144,292,421 LLC-stores                                                    (11.18%)
S3       16    <not supported> LLC-prefetches          
S3       16      7,660,602,459 dTLB-loads                                                    (16.65%)
S3       16            458,633 dTLB-load-misses                                              (16.25%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,741,617,457 iTLB-loads                                                    (16.66%)
S3       16            280,874 iTLB-load-misses                                              (11.33%)
S3       16      2,482,677,639 branch-loads                                                  (16.22%)
S3       16         73,969,915 branch-load-misses                                            (21.65%)

     253.860363764 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593060.SNAP-Interleave.catwoman.t48
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 90s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           542,745   40

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 48 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593060.SNAP-Interleave.catwoman.t48.sam':

S0       16      1,529,283,780 cache-misses                                                  (21.30%)
S0       16  1,260,211,260,524 cycles                    #    0.000 GHz                      (21.95%)
S0       16    711,704,639,566 instructions              #   11.73  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.78%)
S0       16            100,224 cs                                                            (100.00%)
S0       16                353 migrations                                                    (100.00%)
S0       16            501,192 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    284,621,055,973 idle-cycles-frontend      #  469.17% frontend cycles idle     (18.01%)
S0       16    198,536,705,110 idle-cycles-backend       #  327.27% backend  cycles idle     (17.81%)
S0       16    315,783,727,440 L1-dcache-loads                                               (23.49%)
S0       16      3,988,247,117 L1-dcache-load-misses     #   26.93% of all L1-dcache hits    (29.40%)
S0       16      4,493,149,868 L1-dcache-stores                                              (28.89%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.13%)
S0       16      1,463,405,495 L1-icache-load-misses                                         (27.78%)
S0       16      6,392,969,975 LLC-loads                                                     (10.87%)
S0       16      1,721,445,595 LLC-stores                                                    (11.08%)
S0       16    <not supported> LLC-prefetches          
S0       16    325,048,855,065 dTLB-loads                                                    (16.87%)
S0       16        236,706,960 dTLB-load-misses          #    1.53% of all dTLB cache hits   (16.38%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    296,548,199,584 iTLB-loads                                                    (16.09%)
S0       16          1,305,168 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.61%)
S0       16    107,679,472,527 branch-loads                                                  (15.87%)
S0       16      9,064,528,180 branch-load-misses                                            (21.19%)
S1       16      2,332,856,425 cache-misses                                                  (21.15%)
S1       16  1,270,073,903,286 cycles                    #    0.000 GHz                      (22.01%)
S1       16    656,950,560,841 instructions              #    0.00  insns per cycle          (28.42%)
S1       16             40,394 cs                                                            (100.00%)
S1       16                194 migrations                                                    (100.00%)
S1       16            452,186 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    203,182,637,169 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.53%)
S1       16    220,816,809,480 idle-cycles-backend       #    0.00% backend  cycles idle     (18.06%)
S1       16    298,082,970,240 L1-dcache-loads                                               (23.58%)
S1       16      4,288,634,233 L1-dcache-load-misses                                         (29.48%)
S1       16      4,932,225,476 L1-dcache-stores                                              (28.79%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.01%)
S1       16      2,121,604,816 L1-icache-load-misses                                         (27.96%)
S1       16      8,007,211,684 LLC-loads                                                     (10.62%)
S1       16      2,084,059,440 LLC-stores                                                    (10.46%)
S1       16    <not supported> LLC-prefetches          
S1       16    325,980,564,665 dTLB-loads                                                    (16.32%)
S1       16        212,704,827 dTLB-load-misses                                              (16.54%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    275,334,412,191 iTLB-loads                                                    (16.32%)
S1       16          1,310,552 iTLB-load-misses                                              (10.34%)
S1       16    104,614,131,252 branch-loads                                                  (15.62%)
S1       16      8,627,045,578 branch-load-misses                                            (20.76%)
S2       16      1,748,512,667 cache-misses                                                  (22.19%)
S2       16  1,317,352,362,237 cycles                    #    0.000 GHz                      (20.89%)
S2       16    691,141,704,445 instructions              #    0.00  insns per cycle          (26.99%)
S2       16            313,993 cs                                                            (100.00%)
S2       16              3,180 migrations                                                    (100.00%)
S2       16            498,791 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    407,759,752,091 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.48%)
S2       16    257,888,628,159 idle-cycles-backend       #    0.00% backend  cycles idle     (16.46%)
S2       16    329,006,993,426 L1-dcache-loads                                               (24.08%)
S2       16      4,405,994,357 L1-dcache-load-misses                                         (25.90%)
S2       16      6,350,152,185 L1-dcache-stores                                              (27.77%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.75%)
S2       16      1,834,612,518 L1-icache-load-misses                                         (26.90%)
S2       16      8,450,240,732 LLC-loads                                                     (14.64%)
S2       16      3,269,372,030 LLC-stores                                                    (11.32%)
S2       16    <not supported> LLC-prefetches          
S2       16    332,246,640,413 dTLB-loads                                                    (18.33%)
S2       16        226,930,491 dTLB-load-misses                                              (17.90%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    284,046,468,808 iTLB-loads                                                    (16.34%)
S2       16          1,427,471 iTLB-load-misses                                              (10.69%)
S2       16    105,140,357,282 branch-loads                                                  (16.11%)
S2       16      8,666,559,192 branch-load-misses                                            (23.03%)
S3       16        113,811,605 cache-misses                                                  (21.97%)
S3       16     34,896,108,390 cycles                    #    0.000 GHz                      (22.43%)
S3       16      9,016,790,129 instructions              #    0.00  insns per cycle          (27.76%)
S3       16             49,747 cs                                                            (100.00%)
S3       16                812 migrations                                                    (100.00%)
S3       16             14,243 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    198,713,410,680 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.85%)
S3       16     16,380,799,777 idle-cycles-backend       #    0.00% backend  cycles idle     (17.07%)
S3       16      4,835,086,241 L1-dcache-loads                                               (22.79%)
S3       16        252,554,061 L1-dcache-load-misses                                         (28.62%)
S3       16        256,121,745 L1-dcache-stores                                              (28.97%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.68%)
S3       16        125,561,651 L1-icache-load-misses                                         (27.88%)
S3       16        382,984,042 LLC-loads                                                     (11.26%)
S3       16        159,841,707 LLC-stores                                                    (11.17%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,673,555,081 dTLB-loads                                                    (16.14%)
S3       16            181,814 dTLB-load-misses                                              (16.02%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,493,752,193 iTLB-loads                                                    (16.05%)
S3       16            133,149 iTLB-load-misses                                              (10.64%)
S3       16      1,580,624,114 branch-loads                                                  (15.85%)
S3       16         32,925,145 branch-load-misses                                            (21.63%)

     130.569012284 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593060.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 28s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           554,755   39

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593060.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,043,245,211 cache-misses                                                  (20.74%)
S0       16  1,276,254,965,531 cycles                    #    0.000 GHz                      (20.94%)
S0       16    569,114,999,300 instructions              #    7.45  insns per cycle        
                                             #    0.03  stalled cycles per insn  (26.53%)
S0       16             84,542 cs                                                            (100.00%)
S0       16                255 migrations                                                    (100.00%)
S0       16            362,077 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    145,825,785,520 idle-cycles-frontend      #  190.94% frontend cycles idle     (17.70%)
S0       16    258,216,873,415 idle-cycles-backend       #  338.10% backend  cycles idle     (17.69%)
S0       16    254,266,787,749 L1-dcache-loads                                               (22.47%)
S0       16      3,870,656,370 L1-dcache-load-misses     #   25.73% of all L1-dcache hits    (27.83%)
S0       16      4,299,388,065 L1-dcache-stores                                              (27.94%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.48%)
S0       16      2,086,551,843 L1-icache-load-misses                                         (26.72%)
S0       16      6,587,483,656 LLC-loads                                                     (11.07%)
S0       16      1,548,681,786 LLC-stores                                                    (11.56%)
S0       16    <not supported> LLC-prefetches          
S0       16    250,828,678,679 dTLB-loads                                                    (17.30%)
S0       16        157,615,202 dTLB-load-misses          #    0.98% of all dTLB cache hits   (17.34%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    212,404,124,911 iTLB-loads                                                    (17.29%)
S0       16          1,452,308 iTLB-load-misses          #    0.01% of all iTLB cache hits   (11.51%)
S0       16     80,011,388,507 branch-loads                                                  (16.64%)
S0       16      6,835,694,210 branch-load-misses                                            (20.83%)
S1       16      1,163,497,248 cache-misses                                                  (21.01%)
S1       16  1,226,552,965,686 cycles                    #    0.000 GHz                      (21.73%)
S1       16    505,189,441,953 instructions              #    0.00  insns per cycle          (27.12%)
S1       16             45,294 cs                                                            (100.00%)
S1       16                126 migrations                                                    (100.00%)
S1       16            345,339 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    132,803,320,098 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.34%)
S1       16    292,789,110,334 idle-cycles-backend       #    0.00% backend  cycles idle     (17.29%)
S1       16    227,190,416,538 L1-dcache-loads                                               (23.48%)
S1       16      2,840,720,545 L1-dcache-load-misses                                         (29.03%)
S1       16      3,014,931,926 L1-dcache-stores                                              (29.83%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (29.14%)
S1       16      1,068,194,953 L1-icache-load-misses                                         (28.33%)
S1       16      4,569,528,982 LLC-loads                                                     (10.63%)
S1       16      1,267,161,749 LLC-stores                                                    (10.47%)
S1       16    <not supported> LLC-prefetches          
S1       16    248,697,525,058 dTLB-loads                                                    (15.59%)
S1       16        165,823,194 dTLB-load-misses                                              (16.26%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    199,866,638,176 iTLB-loads                                                    (16.78%)
S1       16          1,523,688 iTLB-load-misses                                              (11.04%)
S1       16     73,689,982,407 branch-loads                                                  (16.09%)
S1       16      6,617,489,361 branch-load-misses                                            (20.51%)
S2       16      1,289,253,003 cache-misses                                                  (21.00%)
S2       16  1,200,348,082,872 cycles                    #    0.000 GHz                      (22.07%)
S2       16    527,563,468,891 instructions              #    0.00  insns per cycle          (28.29%)
S2       16            127,611 cs                                                            (100.00%)
S2       16              4,149 migrations                                                    (100.00%)
S2       16            384,534 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    219,090,364,616 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.98%)
S2       16    312,286,435,413 idle-cycles-backend       #    0.00% backend  cycles idle     (16.09%)
S2       16    248,779,374,189 L1-dcache-loads                                               (24.38%)
S2       16      3,332,348,575 L1-dcache-load-misses                                         (28.83%)
S2       16      5,113,116,166 L1-dcache-stores                                              (28.63%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.68%)
S2       16      1,226,809,211 L1-icache-load-misses                                         (27.49%)
S2       16      6,705,796,714 LLC-loads                                                     (12.46%)
S2       16      2,676,841,953 LLC-stores                                                    (12.65%)
S2       16    <not supported> LLC-prefetches          
S2       16    279,109,775,589 dTLB-loads                                                    (17.54%)
S2       16        167,378,818 dTLB-load-misses                                              (16.97%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    218,963,730,076 iTLB-loads                                                    (15.86%)
S2       16          1,649,983 iTLB-load-misses                                              (10.79%)
S2       16     77,855,822,671 branch-loads                                                  (16.44%)
S2       16      6,567,538,436 branch-load-misses                                            (21.76%)
S3       16      1,220,229,397 cache-misses                                                  (20.32%)
S3       16  1,184,739,915,641 cycles                    #    0.000 GHz                      (22.43%)
S3       16    519,041,529,488 instructions              #    0.00  insns per cycle          (28.47%)
S3       16             69,869 cs                                                            (100.00%)
S3       16                542 migrations                                                    (100.00%)
S3       16            370,106 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    131,175,927,738 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.79%)
S3       16    251,020,687,361 idle-cycles-backend       #    0.00% backend  cycles idle     (17.92%)
S3       16    232,439,873,612 L1-dcache-loads                                               (23.57%)
S3       16      3,066,431,887 L1-dcache-load-misses                                         (29.06%)
S3       16      3,486,702,718 L1-dcache-stores                                              (29.05%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.61%)
S3       16      1,188,025,174 L1-icache-load-misses                                         (28.16%)
S3       16      4,828,259,192 LLC-loads                                                     (11.41%)
S3       16      1,371,455,324 LLC-stores                                                    (10.82%)
S3       16    <not supported> LLC-prefetches          
S3       16    255,261,353,306 dTLB-loads                                                    (16.04%)
S3       16        173,092,079 dTLB-load-misses                                              (15.63%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    228,829,731,674 iTLB-loads                                                    (15.89%)
S3       16          1,822,916 iTLB-load-misses                                              (10.05%)
S3       16     88,989,151,275 branch-loads                                                  (14.67%)
S3       16      7,323,922,028 branch-load-misses                                            (20.12%)

      67.011975914 seconds time elapsed

#################################################################
#################################################################
