#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 12 16:14:02 2023
# Process ID: 12336
# Current directory: C:/Users/86183/Desktop/Final Project/VGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2824 C:\Users\86183\Desktop\Final Project\VGA_1\VGA_1.xpr
# Log file: C:/Users/86183/Desktop/Final Project/VGA_1/vivado.log
# Journal file: C:/Users/86183/Desktop/Final Project/VGA_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 870.531 ; gain = 194.699
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1821.824 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1821.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1821.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1990.238 ; gain = 1061.590
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_syncIndex' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/image.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/flower.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/img.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/image.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/imgx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_syncIndex_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image
INFO: [VRFC 10-311] analyzing module image_bindec
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2155.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
"xelab -wto d00b9652711349f6bc91de77b4496a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_syncIndex_behav xil_defaultlib.vga_syncIndex xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d00b9652711349f6bc91de77b4496a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_syncIndex_behav xil_defaultlib.vga_syncIndex xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.image_bindec
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.image_blk_mem_gen_mux
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_02=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.image_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.image_blk_mem_gen_top
Compiling module xil_defaultlib.image_blk_mem_gen_v8_4_3_synth
Compiling module xil_defaultlib.image_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.image
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_syncIndex_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2155.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_syncIndex_behav -key {Behavioral:sim_1:Functional:vga_syncIndex} -tclbatch {vga_syncIndex.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vga_syncIndex.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_syncIndex_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2176.441 ; gain = 21.172
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Jun 12 22:18:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Jun 12 22:19:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2181.617 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2181.617 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun 12 22:20:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A4C4A
set_property PROGRAM.FILE {C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/86183/Desktop/Final Project/VGA_1/VGA_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/86183/Desktop/Final Project/VGA_1/imgx.coe' provided. It will be converted relative to IP Instance files '../../../../imgx.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/86183/Desktop/Final Project/imgx.coe' provided. It will be converted relative to IP Instance files '../../../../../imgx.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
copy_ip -name image_1 -dir C:/Users/86183/Desktop/snake/snake.srcs/sources_1 [get_ips  image]
CRITICAL WARNING: [IP_Flow 19-1673] Failed to find file 'image.mem' while importing IP 'image_1'. This is a mandatory source file and must exist for import to be successful. Please ensure this file exists.
copy_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3762.680 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files c:/Users/86183/Desktop/snake/snake.srcs/sources_1/image_1/image_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/86183/Desktop/snake/snake.srcs/sources_1/image_1/image_1.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 00:17:58 2023...
