/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  reg [12:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [22:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((in_data[178] | celloutsig_1_0z) & celloutsig_1_1z[1]);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[0] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_6z[6]) & celloutsig_0_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_12z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_4z | celloutsig_1_8z[2];
  assign celloutsig_1_15z = ~(celloutsig_1_2z[2] ^ celloutsig_1_14z);
  assign celloutsig_1_17z = { in_data[191], celloutsig_1_0z, celloutsig_1_9z } + celloutsig_1_8z[7:5];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } & celloutsig_1_1z[4:0];
  assign celloutsig_1_6z = { celloutsig_1_2z[1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } & { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[34:28] >= in_data[57:51];
  assign celloutsig_0_1z = in_data[72:70] <= { in_data[87:86], celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_6z[3] ? { celloutsig_1_1z[5:4], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z } : in_data[155:145];
  assign celloutsig_0_20z = celloutsig_0_0z ? { celloutsig_0_5z[3:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_6z } : { in_data[91:77], celloutsig_0_13z, celloutsig_0_3z, 1'h0 };
  assign celloutsig_0_30z = celloutsig_0_12z ? { celloutsig_0_18z[2:1], celloutsig_0_13z } : { celloutsig_0_18z[1:0], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[170:166] != in_data[108:104];
  assign celloutsig_0_9z = celloutsig_0_5z[6:0] != { celloutsig_0_6z[9:8], celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[31:20], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } != in_data[83:69];
  assign celloutsig_1_1z = ~ in_data[186:181];
  assign celloutsig_1_7z = in_data[114] & celloutsig_1_4z;
  assign celloutsig_0_12z = ~^ { celloutsig_0_4z[4:2], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_14z = ^ { celloutsig_1_8z[0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = ^ in_data[36:27];
  assign celloutsig_0_11z = ^ { celloutsig_0_5z[10:8], celloutsig_0_0z };
  assign celloutsig_0_19z = ^ celloutsig_0_6z[7:3];
  assign celloutsig_0_31z = ^ { celloutsig_0_20z[11:9], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_5z[4:1], celloutsig_0_2z } << { celloutsig_0_4z[4:1], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[189:188], celloutsig_1_0z } >> in_data[101:99];
  assign celloutsig_0_5z = { celloutsig_0_4z[4:0], celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_4z[5:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_3z[2], celloutsig_0_3z } >> { celloutsig_0_5z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[15], celloutsig_0_1z, celloutsig_0_2z } >>> { in_data[17:16], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[62:57] ~^ { in_data[43:42], celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 23'h000000;
    else if (!clkin_data[32]) celloutsig_1_19z = { in_data[109:107], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_5z[11], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign { out_data[128], out_data[118:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
