---
collection: chip
permalink: /chip/
author_profile: false
---

* **49 JSSC Papers (20 are Invited Papers)**

* **39 ISSCC Papers (10 are Highlight Papers, 5 Live Demos)**

* **4 SSCL Papers**

* **32 Papers in VLSI/A-SSCC/CICC/ESSCIRC/RFIC**

* **7 SSCS Predoctoral Achievement Awards**

* **4 ISSCC Awards (Top Paper Contributors, Silkroad, Student Research Preview, Student Design Contest)**

* **1 A-SSCC Distinguished Design Award**

* **1 RFIC Student Paper Award**


<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片1-A 90.7-nW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 90.7-nW Vibration-Based Condition Monitoring Chip Featuring a Digital Compute-in-Memory-Based DNN Accelerator Using an Ultra-Low-Power 13T-SRAM Cell</strong></p>
    <p>Z. Zhang, W.-H. Yu, Z. Yang, K.-F. Un, J. Yin, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片2-A 16-MHz.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 16-MHz Crystal Oscillator with 17.5-μs Startup Time under 10 4 -ppm-∆F Injection Using Automatic Phase-Error Correction</strong></p>
    <p>Z. Wang, X. Wang, K.-M. Lei, W. Zhang, Y. Yin, T. Xu, Z. Cai, Y. Guo, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片3-A 28-nm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 28-nm 18.7 TOPS/mm 2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-memory Macro with Bit-wise Sparsity Aware and Kernel-wise Weight Update/Refresh</strong></p>
    <p>Y. Zhan, W.-H. Yu, K.-F. Un, R. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片4-A 24 V-Input.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 24 V-Input 1-to-3.5 V-Output Interleaved-Inductor Multiple Step-Down Hybrid DC-DC Converter with Enhanced Power Density </strong></p>
    <p>X. Zhang, A. Zhao, Q. Ma, Y. Jiang, M.-K. Law, R. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片5-FLEX-CIM.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>FLEX-CIM: A Flexible Kernel Size 1-GHz 181.6-TOPS/W 25.6-TOPS/mm2 Analog Compute-in-Memory Macro</strong></p>
    <p>Y. Fu, W.-H. Yu, K.-F. Un, C.-H. Chan, Y. Zhu, M. Zhang, R. P. Martins and P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片6-A Cross-Coupled.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Cross-Coupled Hybrid Switched-Capacitor Buck Converter with Extended Conversion Range and Enhanced DCR Loss Reduction</strong></p>
    <p>Q. Ma, H. Li, X. Zhang, Y. Jiang, R. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'23] [Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片7-A BW-Extended.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A BW-Extended 4th-Order Gain-Boosted N-Path Filter Employing a Switched gm-C Network</strong></p>
    <p>G. Qi, H. Guo, Y. Li, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'23] [Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片8-A 167uW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 167μW 71.7dB-SFDR 2.4GHz BLE Receiver Using a Passive Quadrature-Front-End, a Double-Sided Double-Balanced Cascaded Mixer and a Dual-Transformer-Coupled Class-D VCO</strong></p>
    <p>H. Shao, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24] [Invited JSSC'24]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片9-A FAR.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 1.8% FAR, 2ms Decision Latency, 1.73nJ/Decision Keywords Spotting (KWS) Chip Incorporating Transfer-Computing Speaker Verification, Hybrid-Domain Computing and Scalable 5T-SRAM</strong></p>
    <p>F. Tan, W.-H. Yu, J. Lin, K.-F. Un, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片10-A Miniature.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Miniature Multi-Nuclei NMR/MRI Platform with a High-Voltage SOI ASIC Achieving a 134.4dB Image SNR with a 173×250×103µm3 Resolution</strong></p>
    <p>S. Fan, Q. Zhou, K.-M. Lei, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片11-A 05V.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.5V 6.14μW Trimming-Free Single-XO Dual-Output Frequency Reference with [5.1nJ, 120μs] XO Startup and [8.1nJ, 200μs] Successive-Approximation-Based RTC Calibration</strong></p>
    <p>R. Luo, K.-M. Lei, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
      <li>ISSCC Live Demo</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片12-A 12-28V.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 12-28V to 0.6-1.8V Ratio-Regulatable Dickson SC Converter with Dual-Mode Phase Misalignment Operations Achieving 93.1% Efficiency and 6A Output</strong></p>
    <p>Q. Ma, Y. Jiang, H. Li, X. Zhang, M.-K. Law, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片13-A 233-to-26GHz.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 23.2-to-26GHz Subsampling PLL Achieving 48.3fsrms Jitter, -253.5dB FoMJ, and 0.55μs-Locking-Time Based on Function-Reused VCO-Buffer and Type-I FLL with Rapid Phase Alignment</strong></p>
    <p>H. Li, T. Xu, X. Meng, J. Yin, R. P. Martins, P. I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
      <li>[Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片14-A 0027mm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.027mm<sup>2</sup> 5.6-7.8GHz Ring-Oscillator-Based Ping-Pong Sampling PLL Scoring 220.3fsrms Jitter and −74.2dBc Reference Spur</strong></p>
    <p>Y. Huang, Y. Chen, Z. Yang, R. P. Martins, and P-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片15-A 28nm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 28nm 72.12-TFLOPS/W Hybrid-Domain Outer-Product Based Floating-Point SRAM Computing-in-Memory Macro with Logarithm Bit-Width Folding ADC</strong></p>
    <p>Y. Yuan, Y. Yang, X. Wang, X. Li, C. Ma, Q. Chen, M. Tang, X. Wei, Z. Hou, J. Zhu, H. Wu, Q. Ren, G. Xing, P-I. Mak, F. Zhang</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
      <li>ISSCC Live Demo</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片16-A 007mm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.07mm<sup>2</sup> 20-to-23.8GHz 8-phase Oscillator Incorporating Magnetic + Dual-Injection Coupling Achieving 189.2dBc/Hz FoM<sub>@10MHz</sub> and 200.7dBc/Hz FoM<sub>A</sub> in 65nm CMOS</strong></p>
    <p>Y. Zhao, C. Fan, Q. Fang, G. Zhang, J. Yin, P-I. Mak, L. Geng</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片17-An Outphase.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>An Outphase-Interleaved Switched-Capacitor Hybrid Buck Converter with Relieved Capacitor Inrush Current and C<sub>OUT</sub>-Free Operations</strong></p>
    <p>X. Zhang, Q. Ma, A. Zhao, Y. Jiang, M.-K. Law, R. P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[VLSI'23]</li>
      <li>[Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片18-A 1024-Channel.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 1024-Channel 268 nW/pixel 36×36 µm2/channel Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces</strong></p>
    <p>M. Jang, M. Hays, W.-H. Yu, C. Lee, P. Caragiulo, A. Ramkaj, P. Wang, N. Vitale, P. Tandon, P. Yan, P.-I. Mak, Y. Chae, E.J. Chichilnisky, B. Murmann, and D. G. Muratore</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[VLSI'23]</li>
      <li>[Invited JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片19-A 934.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 93.4% Peak Efficiency C<sub>LOAD</sub>-free Multi-Phase Switched-Capacitor DC-DC Converter Achieving a Fast DVS up to 222.5mV/ns</strong></p>
    <p>F. Li, Q. Fang, J. Wu, Y. Jiang, P.-I. Mak, R. P. Martins, M.-K. Law</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片20-A 005mm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.05-mm<sup>2</sup> 2.91-nJ/Decision Keyword-Spotting (KWS) Chip Featuring an Always-Retention 5T-SRAM in 28-nm CMOS</strong></p>
    <p>F. Tan, W.-H. Yu, K.-F. Un, R.P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'24]</li>
    </ul>
  </div>
</div>


<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片21-A 04V 00294.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.4-V 0.0294-mm<sup>2</sup> Resistor-Based Temperature Sensor Achieving ±0.24 °C p2p Inaccuracy From −40 °C to 125 °C and 385 fJ·K<sup>2</sup> Resolution FoM in 65-nm CMOS</strong></p>
    <p>D. Shi, K.-M. Lei, R.P. Martins, P.-I. Mak</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'23]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片22-A 47nW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 47nW Mixed-Signal Voice Activity Detector (VAD) Featuring a Non-Volatile Capacitor-ROM, a Short-Time CNN Feature Extractor and an RNN Classifier</strong></p>
    <p>J. Lin, K.-F. Un, W.-H. Yu, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'23]</li>
      <li>[Invited JSSC'23]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片23-An 833.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>An 83.3-to-104.7GHz Harmonic-Extraction VCO Incorporating Multi-resonance, Multi-core and Multi-mode (3M) Techniques Achieving -124dBc/Hz Absolute PN and 190.7dBc/Hz FOM<sub>T</sub></strong></p>
    <p>H. Guo, Y. Chen, Y. Huang, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'23]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片24-A 224.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 22.4-to-26.8GHz Dual-Path-Synchronized Quad-Core Oscillator Achieving −138dBc/Hz PN and 193.3dBc/Hz FoM at 10MHz Offset from 25.8GHz</strong></p>
    <p>X. Zhan, J. Yin, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'23]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片25-A 12.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 12/13.56MHz Crystal Oscillator with Binary-Search-Assisted Two-Step Injection Achieving 5.0nJ Startup Energy and 45.8μs Startup Time</strong></p>
    <p>H. Li, K.-M. Lei, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'23][JSSC'24]</li>
      <li>ISSCC Live Demo</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片26-A ULP.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A ULP Long-Range Active-RF Tag with Automatic Antenna-Interface Calibration Achieving 20.5% TX Efficiency at -22dBm EIRP and -60.4dBm Sensitivity at 17.8nW RX Power</strong></p>
    <p>Z. Yang, J. Yin, W.-H. Yu, H. Zhang, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'23][JSSC'24]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片27-A Miniaturized.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Miniaturized 3D-MRI Scanner Featuring a HV-SOI CMOS ASIC and Achieving a 10×8×8 mm<sup>3</sup> Field-of-View</strong></p>
    <p>S. Fan, Q. Zhou, K.-M. Lei, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'23]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片28-An Arithmetic.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>An Arithmetic Progression Switched-Capacitor DC-DC Converter with Soft VCR Transitions Achieving 93.7% Peak Efficiency and 400 mA Output Current</strong></p>
    <p>Y. Jiang, M.-K. Law, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'21] [Invited JSSC'22]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片29-A 266uW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 266µW Bluetooth Low-Energy (BLE) Receiver Featuring an N-Path Passive Balun-LNA and a Pipeline Down-Mixing BB-Extraction Scheme Achieving 77dB SFDR and -3dBm OOB-B<sub>-1dB</sub></strong></p>
    <p>H. Shao, P.-I. Mak, G. Qi, and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'22] [Invited JSSC'22]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片30-A 108nW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 108nW 0.8mm<sup>2</sup> Analog Voice Activity Detector (VAD) Featuring a Time-Domain CNN as a Programmable Feature Extractor and a Sparsity-Aware Computational Scheme in 28nm CMOS</strong></p>
    <p>F. Chen, K.-F. Un, W.-H. Yu, P.-I. Mak, and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'22] [Invited JSSC'22]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片31-A Sub-025.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Sub-0.25pJ/bit 47.6-to-58.8Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR with a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28nm CMOS</strong></p>
    <p>X. Zhao, Y. Chen, L. Wang, P.-I. Mak, F. Maloberti and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[RFIC'21] [RFIC'21 Student Paper Award] [Invited JSSC'22]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片32-A 1736.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 1.7-3.6-GHz 20-MHz-Bandwidth Channel-Selection N-Path Passive-LNA Achieving 23.5dBm OB-IIP3 and 3.4-4.8dB NF</strong></p>
    <p>H. Shao, G. Qi, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'22]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片33-A 00285-mm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.0285-mm<sup>2</sup> 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR without Reference and Separate FD Pulling off an 8.2-(Gb/s)/µs Acquisition Speed of PAM-4 Input in 28-nm CMOS</strong></p>
    <p>X. Zhao, Y. Chen, P.-I. Mak, and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[CICC'20] [JSSC'22]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片34-A 035-V.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.35-V 5,200-µm<sup>2</sup> 2.1-MHz Temperature-Resilient Relaxation Oscillator with 667fJ/cycle Energy Efficiency Using an Asymmetric Swing-Boosted RC Network and a Dual-Path Comparator</strong></p>
    <p>K-M. Lei, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'21]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片35-A 50.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 5.0-to-6.36GHz Wideband-Harmonic-Shaping VCO Achieving 196.9dBc/Hz Peak FoM and 90-to-180kHz 1/f<sup>3</sup> PN Corner Without Harmonic Tuning</strong></p>
    <p>H. Guo, Y. Chen, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'21]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片36-A Single-Pin.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Single-Pin Antenna Interface RF Front-End using a Single-MOS DCO-PA and a Push-Pull LNA</strong></p>
    <p>K. Xu, J. Yin, P.-I. Mak, R. B. Staszewski, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'18] [JSSC'20]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片37-A 1427.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 1.4-to-2.7GHz FDD SAW-less Transmitter for 5G-NR Using a BW-Extended N-Path Filter-Modulator, an Isolated-BB Input and a Wideband TIA-Based PA Driver Achieving <-157.5dBc/Hz OB Noise</strong></p>
    <p>G. Qi, H. Shao, P.-I. Mak, J. Yin, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'20] [Invited JSSC'20]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片38-A 9mW.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 9mW 54.9-to-63.5GHz Current-Reuse LO Generator with a 186.7dBc/Hz-FoM by Unifying a 20GHz 3<sup>rd</sup>-Harmonic-Rich Current-Output VCO, a Harmonic-Current Filter and a 60GHz TIA</strong></p>
    <p>C. Fan, J. Yin, C.-C. Lim, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'20]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片39-Algebraic.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>Algebraic Series-Parallel-Based Switched-Capacitor DC–DC Boost Converter With Wide Input Voltage Range and Enhanced Power Density</strong></p>
    <p>Y. Jiang, M.-K. Law, Z. Chen, P.-I. Mak, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'19]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片40-A Piezoelectric.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Piezoelectric Energy-Harvesting Interface using Split-Phase Flipping-Capacitor Rectifier (FCR) and Capacitor Reuse Multiple-VCR SC DC-DC Achieving 9.3x Energy-Extraction Improvement</strong></p>
    <p>Z. Chen, Y. Jiang, M.-K. Law, P.-I. Mak, X. Zeng, R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'19] [JSSC'20]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片41-A 254.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 25.4-to-29.5GHz 10.2mW Isolated-Sub-Sampling PLL (iSS-PLL) Achieving -252.9dB Jitter-power FOM and -63dBc Reference Spur</strong></p>
    <p>Z. Yang, Y. Chen, S. Yang, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'19]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片42-A 008mm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.08mm<sup>2</sup> 25.5-to-29.9GHz Multi-Resonant-RLCM-Tank VCO Using a Single-Turn Multi-Tap Inductor and CM-Only Capacitors Achieving 191.6-dBc/Hz FOM and 130kHz 1/f<sup>3</sup> PN Corner</strong></p>
    <p>H. Guo, Y. Chen, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'19]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片43-Low-Phase-Noise.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>Low-Phase-Noise Wideband Mode-Switching Quad-Core-Coupled mm-Wave VCO using a Single-Center-Tapped Switched Inductor</strong></p>
    <p>Y. Peng, J. Yin, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'18]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片44-A 02V.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.2V Energy-Harvesting BLE Transmitter with a Micropower Manager Achieving 25% System Efficiency at 0dBm Output and 5.2nW Sleep Power in 28nm CMOS</strong></p>
    <p>J. Yin, S. Yang, H. Yi, W.-H. Yu , P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'18] [JSSC'19]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片45-A 022.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.22-to-2.4V-Input Fine-Grained Fully Integrated Rational Buck-Boost SC DC-DC Converter Using Algorithmic Voltage-Feed-In (AVFI) Topology Achieving 84.1% Peak Efficiency at 13.2mW/mm<sup>2</sup></strong></p>
    <p>Y. Jiang, M.-K. Law, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'18]  [Invited JSSC'18]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片46-A Regulation-Free.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Regulation-Free Sub-0.5V 16/24MHz Crystal Oscillator for Energy-Harvesting BLE Radios with 14.2nJ Startup Energy and 31.8µW Steady-State Power</strong></p>
    <p>K.-M. Lei, P.-I. Mak, M.-K. Law and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'18] [JSSC'18]</li>
      <li>ISSCC Live Demo</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片47-A 00056mm.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.0056mm<sup>2</sup> All-Digital MDLL Using Edge Re-Extraction, Dual-Ring VCOs and a 0.3mW Block-Sharing Frequency Tracking Loop Achieving 292fsrms Jitter and -249dB FOM</strong></p>
    <p>S. Yang, J. Yin, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'18] [Invited JSSC'19]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片48-An Inverse.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>An Inverse-Class-F CMOS VCO with Intrinsic-High-Q 1st- and 2nd-Harmonic Resonances for 1/f<sup>2</sup>-to-1/f<sup>3</sup> Phase-Noise Suppression Achieving 196.2dBc/Hz FOM</strong></p>
    <p>C.-C. Lim, J. Yin, P.-I. Mak, H. Ramiah and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'18] [Invited JSSC'18]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片49-A SAW-Less.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A SAW-Less Tunable RF Front-End for FDD and IBFD Combining an Electrical-Balance Duplexer and a Switched-LC N-Path LNA </strong></p>
    <p>G. Qi, B. v. Liempd, P.-I. Mak, R. P. Martins and J. Craninckx</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'18]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片50-A 018V.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.18V 382µW Bluetooth Low-Energy (BLE) Receiver Front-End with 1.33nW Sleep Power for Energy-Harvesting Applications in 28nm CMOS </strong></p>
    <p>H. Yi, W.-H. Yu , P.-I. Mak, J. Yin and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'17] [JSSC'18]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片51-Fully-Integrated.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>Fully-Integrated Inductor-less Flipping-Capacitor Rectifier (FCR) for Piezoelectric Energy Harvesting</strong></p>
    <p>Z. Chen, M.-K. Law, P.-I. Mak, W.-H. Ki  and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'17] [Invited JSSC'17]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片52-A 24-GHz.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 2.4-GHz ZigBee Transmitter Using a Function-Reuse Class-F DCO-PA and an ADPLL Achieving 22.6% (14.5%) System Efficiency at 6-dBm (0-dBm) P<sub>out</sub></strong></p>
    <p>X. Peng, J. Yin, P.-I. Mak, W.-H. Yu and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'17] </li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片53-A Handheld.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Handheld High-Sensitivity Micro-NMR CMOS Platform with B-Field Stabilization for Multi-Type Biological/Chemical Assays</strong></p>
    <p>K.-M. Lei, H. Heidari, P.-I. Mak, M.-K. Law, F. Maloberti and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'16] [Invited JSSC'17]</li>
      <li>ISSCC Highlight Paper and Live Demo</li>
      <li>ISSCC Silkroad Award</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片54-A 0038.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.038mm<sup>2</sup> SAW-less Multi-Band Transceiver Using an N-Path SC Gain Loop</strong></p>
    <p>G. Qi, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'16] [JSSC'17]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片55-A Time.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Time-Interleaved Ring-VCO with Reduced 1/f<sup>3</sup> Phase Noise Corner, Extended Tuning Range and Inherent Divided Output</strong></p>
    <p>J. Yin, P.-I. Mak, F. Maloberti and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'16] [Invited JSSC'16]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片56-A 0028.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.028mm<sup>2</sup> 11mW Single-Mixing Blocker-Tolerant Receiver with Double-RF N-Path Filtering, S<sub>11</sub> Centering, +13dBm OB-IIP3 and 1.5-to-2.9dB NF</strong></p>
    <p>Z. Lin, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'15]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片57-A 002.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.02-mm<sup>2</sup> 59.2-dB SFDR 4th-Order SC LPF with 0.5-to-10 MHz Bandwidth Scalability Exploiting a Recycling SC-Buffer Biquad</strong></p>
    <p>Y. Zhao, P.-I. Mak, R. P. Martins and F. Maloberti</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'15]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片58-A .png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A μNMR CMOS Transceiver Using a Butterfly-Coil Input for Integration with a Digital Microfluidic Device inside a Portable Magnet</strong></p>
    <p>K.-M. Lei, P.-I. Mak, M.-K. Law and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[A-SSCC'15] [Invited JSSC'16]</li>
      <li>A-SSCC Distinguished Design Award</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片59-An RF.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>An RF-to-BB-Current-Reuse Wideband Receiver with Parallel N-Path Active/ Passive Mixers and a Single-MOS Pole-Zero LPF</strong></p>
    <p>F. Lin, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'14] [JSSC'14]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片60-A Sub.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A Sub-GHz Multi-ISM-Band ZigBee Receiver Using Function-Reuse and Gain-Boosted N-Path Techniques for IoT Applications</strong></p>
    <p>Z. Lin, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'14] [Invited JSSC'14]</li>
      <li>ISSCC Highlight Paper</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片61-Nested.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>Nested-Current-Mirror Rail-to-Rail-Output Single-Stage Amplifier with Enhancements of DC Gain, GBW and Slew Rate</strong></p>
    <p>Z. Yan, P.-I. Mak, M.-K. Law, R. P. Martins and F. Maloberti</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'14] [JSSC'15]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片62-A 24.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 2.4-GHz ZigBee Receiver Exploiting an RF-to-BB-Current-Reuse Blixer + Hybrid Filter Topology in 65-nm CMOS</strong></p>
    <p>Z. Lin, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'13] [JSSC'14]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片63-A 53.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 53-to-75 mW, 59.3-dB HRR, TV-Band White-Space Transmitter Using a Low-Frequency Reference LO in 65-nm CMOS</strong></p>
    <p>K-F. Un, P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[JSSC'13]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片64-A 0016.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.016mm<sup>2</sup> 144µW Three-Stage Amplifier Capable of Driving 1-to-15nF Capacitive Load with >0.95MHz GBW</strong></p>
    <p>Z. Yan, P.-I. Mak, M.-K. Law and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'12] [JSSC'13]</li>
    </ul>
  </div>
</div>

<div style="display: flex; align-items: flex-start; margin-bottom: 20px;">
  <img style="margin-right: 10px;" src="图片65-A 0046.png" alt="Description" width="350"/>
  <div style="margin: 0;">
    <p><strong>A 0.46-mm<sup>2</sup> 4-dB NF Unified Receiver Front-End for Full-Band Mobile TV in 65-nm CMOS </strong></p>
    <p>P.-I. Mak and R. P. Martins</p>
    <ul style="list-style-type: disc; margin: 0; padding-left: 20px;">
      <li>[ISSCC'11] [JSSC'11]</li>
      <li>National Science & Technology Progress Award (2nd Class)</li>
    </ul>
  </div>
</div>

