
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidd_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401be0 <.init>:
  401be0:	stp	x29, x30, [sp, #-16]!
  401be4:	mov	x29, sp
  401be8:	bl	4035a8 <ferror@plt+0x1428>
  401bec:	ldp	x29, x30, [sp], #16
  401bf0:	ret

Disassembly of section .plt:

0000000000401c00 <memcpy@plt-0x20>:
  401c00:	stp	x16, x30, [sp, #-16]!
  401c04:	adrp	x16, 417000 <ferror@plt+0x14e80>
  401c08:	ldr	x17, [x16, #4088]
  401c0c:	add	x16, x16, #0xff8
  401c10:	br	x17
  401c14:	nop
  401c18:	nop
  401c1c:	nop

0000000000401c20 <memcpy@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c24:	ldr	x17, [x16]
  401c28:	add	x16, x16, #0x0
  401c2c:	br	x17

0000000000401c30 <_exit@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c34:	ldr	x17, [x16, #8]
  401c38:	add	x16, x16, #0x8
  401c3c:	br	x17

0000000000401c40 <strtoul@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c44:	ldr	x17, [x16, #16]
  401c48:	add	x16, x16, #0x10
  401c4c:	br	x17

0000000000401c50 <strlen@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c54:	ldr	x17, [x16, #24]
  401c58:	add	x16, x16, #0x18
  401c5c:	br	x17

0000000000401c60 <fputs@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c64:	ldr	x17, [x16, #32]
  401c68:	add	x16, x16, #0x20
  401c6c:	br	x17

0000000000401c70 <exit@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c74:	ldr	x17, [x16, #40]
  401c78:	add	x16, x16, #0x28
  401c7c:	br	x17

0000000000401c80 <dup@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c84:	ldr	x17, [x16, #48]
  401c88:	add	x16, x16, #0x30
  401c8c:	br	x17

0000000000401c90 <uuid_unparse@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c94:	ldr	x17, [x16, #56]
  401c98:	add	x16, x16, #0x38
  401c9c:	br	x17

0000000000401ca0 <signalfd@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ca4:	ldr	x17, [x16, #64]
  401ca8:	add	x16, x16, #0x40
  401cac:	br	x17

0000000000401cb0 <listen@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cb4:	ldr	x17, [x16, #72]
  401cb8:	add	x16, x16, #0x48
  401cbc:	br	x17

0000000000401cc0 <sigprocmask@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cc4:	ldr	x17, [x16, #80]
  401cc8:	add	x16, x16, #0x50
  401ccc:	br	x17

0000000000401cd0 <daemon@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cd4:	ldr	x17, [x16, #88]
  401cd8:	add	x16, x16, #0x58
  401cdc:	br	x17

0000000000401ce0 <strtod@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ce4:	ldr	x17, [x16, #96]
  401ce8:	add	x16, x16, #0x60
  401cec:	br	x17

0000000000401cf0 <geteuid@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cf4:	ldr	x17, [x16, #104]
  401cf8:	add	x16, x16, #0x68
  401cfc:	br	x17

0000000000401d00 <sysinfo@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d04:	ldr	x17, [x16, #112]
  401d08:	add	x16, x16, #0x70
  401d0c:	br	x17

0000000000401d10 <bind@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d14:	ldr	x17, [x16, #120]
  401d18:	add	x16, x16, #0x78
  401d1c:	br	x17

0000000000401d20 <sprintf@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d24:	ldr	x17, [x16, #128]
  401d28:	add	x16, x16, #0x80
  401d2c:	br	x17

0000000000401d30 <__cxa_atexit@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d34:	ldr	x17, [x16, #136]
  401d38:	add	x16, x16, #0x88
  401d3c:	br	x17

0000000000401d40 <fputc@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d44:	ldr	x17, [x16, #144]
  401d48:	add	x16, x16, #0x90
  401d4c:	br	x17

0000000000401d50 <__uuid_generate_time@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d54:	ldr	x17, [x16, #152]
  401d58:	add	x16, x16, #0x98
  401d5c:	br	x17

0000000000401d60 <clock_gettime@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d64:	ldr	x17, [x16, #160]
  401d68:	add	x16, x16, #0xa0
  401d6c:	br	x17

0000000000401d70 <kill@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d74:	ldr	x17, [x16, #168]
  401d78:	add	x16, x16, #0xa8
  401d7c:	br	x17

0000000000401d80 <snprintf@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d84:	ldr	x17, [x16, #176]
  401d88:	add	x16, x16, #0xb0
  401d8c:	br	x17

0000000000401d90 <localeconv@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d94:	ldr	x17, [x16, #184]
  401d98:	add	x16, x16, #0xb8
  401d9c:	br	x17

0000000000401da0 <fileno@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401da4:	ldr	x17, [x16, #192]
  401da8:	add	x16, x16, #0xc0
  401dac:	br	x17

0000000000401db0 <fsync@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401db4:	ldr	x17, [x16, #200]
  401db8:	add	x16, x16, #0xc8
  401dbc:	br	x17

0000000000401dc0 <getpid@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401dc4:	ldr	x17, [x16, #208]
  401dc8:	add	x16, x16, #0xd0
  401dcc:	br	x17

0000000000401dd0 <timer_settime@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401dd4:	ldr	x17, [x16, #216]
  401dd8:	add	x16, x16, #0xd8
  401ddc:	br	x17

0000000000401de0 <malloc@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401de4:	ldr	x17, [x16, #224]
  401de8:	add	x16, x16, #0xe0
  401dec:	br	x17

0000000000401df0 <open@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401df4:	ldr	x17, [x16, #232]
  401df8:	add	x16, x16, #0xe8
  401dfc:	br	x17

0000000000401e00 <poll@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e04:	ldr	x17, [x16, #240]
  401e08:	add	x16, x16, #0xf0
  401e0c:	br	x17

0000000000401e10 <sd_listen_fds@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e14:	ldr	x17, [x16, #248]
  401e18:	add	x16, x16, #0xf8
  401e1c:	br	x17

0000000000401e20 <__strtol_internal@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e24:	ldr	x17, [x16, #256]
  401e28:	add	x16, x16, #0x100
  401e2c:	br	x17

0000000000401e30 <sigemptyset@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e34:	ldr	x17, [x16, #264]
  401e38:	add	x16, x16, #0x108
  401e3c:	br	x17

0000000000401e40 <strncmp@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e44:	ldr	x17, [x16, #272]
  401e48:	add	x16, x16, #0x110
  401e4c:	br	x17

0000000000401e50 <bindtextdomain@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e54:	ldr	x17, [x16, #280]
  401e58:	add	x16, x16, #0x118
  401e5c:	br	x17

0000000000401e60 <__libc_start_main@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e64:	ldr	x17, [x16, #288]
  401e68:	add	x16, x16, #0x120
  401e6c:	br	x17

0000000000401e70 <fgetc@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e74:	ldr	x17, [x16, #296]
  401e78:	add	x16, x16, #0x128
  401e7c:	br	x17

0000000000401e80 <memset@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e84:	ldr	x17, [x16, #304]
  401e88:	add	x16, x16, #0x130
  401e8c:	br	x17

0000000000401e90 <gettimeofday@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e94:	ldr	x17, [x16, #312]
  401e98:	add	x16, x16, #0x138
  401e9c:	br	x17

0000000000401ea0 <accept@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ea4:	ldr	x17, [x16, #320]
  401ea8:	add	x16, x16, #0x140
  401eac:	br	x17

0000000000401eb0 <__strtoul_internal@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401eb4:	ldr	x17, [x16, #328]
  401eb8:	add	x16, x16, #0x148
  401ebc:	br	x17

0000000000401ec0 <strdup@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ec4:	ldr	x17, [x16, #336]
  401ec8:	add	x16, x16, #0x150
  401ecc:	br	x17

0000000000401ed0 <close@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ed4:	ldr	x17, [x16, #344]
  401ed8:	add	x16, x16, #0x158
  401edc:	br	x17

0000000000401ee0 <sigaction@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ee4:	ldr	x17, [x16, #352]
  401ee8:	add	x16, x16, #0x160
  401eec:	br	x17

0000000000401ef0 <__gmon_start__@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ef4:	ldr	x17, [x16, #360]
  401ef8:	add	x16, x16, #0x168
  401efc:	br	x17

0000000000401f00 <write@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f04:	ldr	x17, [x16, #368]
  401f08:	add	x16, x16, #0x170
  401f0c:	br	x17

0000000000401f10 <abort@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f14:	ldr	x17, [x16, #376]
  401f18:	add	x16, x16, #0x178
  401f1c:	br	x17

0000000000401f20 <timer_create@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f24:	ldr	x17, [x16, #384]
  401f28:	add	x16, x16, #0x180
  401f2c:	br	x17

0000000000401f30 <puts@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f34:	ldr	x17, [x16, #392]
  401f38:	add	x16, x16, #0x188
  401f3c:	br	x17

0000000000401f40 <textdomain@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f44:	ldr	x17, [x16, #400]
  401f48:	add	x16, x16, #0x190
  401f4c:	br	x17

0000000000401f50 <getopt_long@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f54:	ldr	x17, [x16, #408]
  401f58:	add	x16, x16, #0x198
  401f5c:	br	x17

0000000000401f60 <strcmp@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f64:	ldr	x17, [x16, #416]
  401f68:	add	x16, x16, #0x1a0
  401f6c:	br	x17

0000000000401f70 <warn@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f74:	ldr	x17, [x16, #424]
  401f78:	add	x16, x16, #0x1a8
  401f7c:	br	x17

0000000000401f80 <__ctype_b_loc@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f84:	ldr	x17, [x16, #432]
  401f88:	add	x16, x16, #0x1b0
  401f8c:	br	x17

0000000000401f90 <strtol@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f94:	ldr	x17, [x16, #440]
  401f98:	add	x16, x16, #0x1b8
  401f9c:	br	x17

0000000000401fa0 <setreuid@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fa4:	ldr	x17, [x16, #448]
  401fa8:	add	x16, x16, #0x1c0
  401fac:	br	x17

0000000000401fb0 <free@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fb4:	ldr	x17, [x16, #456]
  401fb8:	add	x16, x16, #0x1c8
  401fbc:	br	x17

0000000000401fc0 <timer_delete@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fc4:	ldr	x17, [x16, #464]
  401fc8:	add	x16, x16, #0x1d0
  401fcc:	br	x17

0000000000401fd0 <nanosleep@plt>:
  401fd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fd4:	ldr	x17, [x16, #472]
  401fd8:	add	x16, x16, #0x1d8
  401fdc:	br	x17

0000000000401fe0 <vasprintf@plt>:
  401fe0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fe4:	ldr	x17, [x16, #480]
  401fe8:	add	x16, x16, #0x1e0
  401fec:	br	x17

0000000000401ff0 <connect@plt>:
  401ff0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ff4:	ldr	x17, [x16, #488]
  401ff8:	add	x16, x16, #0x1e8
  401ffc:	br	x17

0000000000402000 <strndup@plt>:
  402000:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402004:	ldr	x17, [x16, #496]
  402008:	add	x16, x16, #0x1f0
  40200c:	br	x17

0000000000402010 <strspn@plt>:
  402010:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402014:	ldr	x17, [x16, #504]
  402018:	add	x16, x16, #0x1f8
  40201c:	br	x17

0000000000402020 <strchr@plt>:
  402020:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402024:	ldr	x17, [x16, #512]
  402028:	add	x16, x16, #0x200
  40202c:	br	x17

0000000000402030 <fcntl@plt>:
  402030:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402034:	ldr	x17, [x16, #520]
  402038:	add	x16, x16, #0x208
  40203c:	br	x17

0000000000402040 <dcngettext@plt>:
  402040:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402044:	ldr	x17, [x16, #528]
  402048:	add	x16, x16, #0x210
  40204c:	br	x17

0000000000402050 <socket@plt>:
  402050:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402054:	ldr	x17, [x16, #536]
  402058:	add	x16, x16, #0x218
  40205c:	br	x17

0000000000402060 <fflush@plt>:
  402060:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402064:	ldr	x17, [x16, #544]
  402068:	add	x16, x16, #0x220
  40206c:	br	x17

0000000000402070 <__uuid_generate_random@plt>:
  402070:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402074:	ldr	x17, [x16, #552]
  402078:	add	x16, x16, #0x228
  40207c:	br	x17

0000000000402080 <warnx@plt>:
  402080:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402084:	ldr	x17, [x16, #560]
  402088:	add	x16, x16, #0x230
  40208c:	br	x17

0000000000402090 <read@plt>:
  402090:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402094:	ldr	x17, [x16, #568]
  402098:	add	x16, x16, #0x238
  40209c:	br	x17

00000000004020a0 <dcgettext@plt>:
  4020a0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020a4:	ldr	x17, [x16, #576]
  4020a8:	add	x16, x16, #0x240
  4020ac:	br	x17

00000000004020b0 <ftruncate@plt>:
  4020b0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020b4:	ldr	x17, [x16, #584]
  4020b8:	add	x16, x16, #0x248
  4020bc:	br	x17

00000000004020c0 <strncpy@plt>:
  4020c0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020c4:	ldr	x17, [x16, #592]
  4020c8:	add	x16, x16, #0x250
  4020cc:	br	x17

00000000004020d0 <errx@plt>:
  4020d0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020d4:	ldr	x17, [x16, #600]
  4020d8:	add	x16, x16, #0x258
  4020dc:	br	x17

00000000004020e0 <sigaddset@plt>:
  4020e0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020e4:	ldr	x17, [x16, #608]
  4020e8:	add	x16, x16, #0x260
  4020ec:	br	x17

00000000004020f0 <umask@plt>:
  4020f0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020f4:	ldr	x17, [x16, #616]
  4020f8:	add	x16, x16, #0x268
  4020fc:	br	x17

0000000000402100 <strcspn@plt>:
  402100:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402104:	ldr	x17, [x16, #624]
  402108:	add	x16, x16, #0x270
  40210c:	br	x17

0000000000402110 <printf@plt>:
  402110:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402114:	ldr	x17, [x16, #632]
  402118:	add	x16, x16, #0x278
  40211c:	br	x17

0000000000402120 <__assert_fail@plt>:
  402120:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402124:	ldr	x17, [x16, #640]
  402128:	add	x16, x16, #0x280
  40212c:	br	x17

0000000000402130 <__errno_location@plt>:
  402130:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402134:	ldr	x17, [x16, #648]
  402138:	add	x16, x16, #0x288
  40213c:	br	x17

0000000000402140 <unlink@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402144:	ldr	x17, [x16, #656]
  402148:	add	x16, x16, #0x290
  40214c:	br	x17

0000000000402150 <fprintf@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402154:	ldr	x17, [x16, #664]
  402158:	add	x16, x16, #0x298
  40215c:	br	x17

0000000000402160 <err@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402164:	ldr	x17, [x16, #672]
  402168:	add	x16, x16, #0x2a0
  40216c:	br	x17

0000000000402170 <setlocale@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402174:	ldr	x17, [x16, #680]
  402178:	add	x16, x16, #0x2a8
  40217c:	br	x17

0000000000402180 <ferror@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402184:	ldr	x17, [x16, #688]
  402188:	add	x16, x16, #0x2b0
  40218c:	br	x17

Disassembly of section .text:

0000000000402190 <.text>:
  402190:	sub	sp, sp, #0x680
  402194:	stp	x29, x30, [sp]
  402198:	mov	x29, sp
  40219c:	stp	x19, x20, [sp, #16]
  4021a0:	adrp	x20, 405000 <ferror@plt+0x2e80>
  4021a4:	add	x20, x20, #0xb58
  4021a8:	stp	x21, x22, [sp, #32]
  4021ac:	mov	x22, x1
  4021b0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4021b4:	add	x1, x1, #0xe0
  4021b8:	stp	x23, x24, [sp, #48]
  4021bc:	mov	w23, w0
  4021c0:	mov	w0, #0x6                   	// #6
  4021c4:	stp	x25, x26, [sp, #64]
  4021c8:	adrp	x21, 405000 <ferror@plt+0x2e80>
  4021cc:	stp	x27, x28, [sp, #80]
  4021d0:	adrp	x26, 405000 <ferror@plt+0x2e80>
  4021d4:	adrp	x27, 405000 <ferror@plt+0x2e80>
  4021d8:	str	xzr, [sp, #96]
  4021dc:	add	x26, x26, #0xb00
  4021e0:	str	wzr, [sp, #108]
  4021e4:	add	x21, x21, #0xf88
  4021e8:	str	wzr, [sp, #136]
  4021ec:	add	x27, x27, #0xb98
  4021f0:	str	xzr, [sp, #152]
  4021f4:	mov	w25, #0x0                   	// #0
  4021f8:	stp	xzr, xzr, [sp, #160]
  4021fc:	mov	w28, #0x0                   	// #0
  402200:	mov	w19, #0x0                   	// #0
  402204:	stp	xzr, xzr, [sp, #208]
  402208:	str	xzr, [sp, #224]
  40220c:	bl	402170 <setlocale@plt>
  402210:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402214:	add	x1, x1, #0xb40
  402218:	mov	x0, x20
  40221c:	bl	401e50 <bindtextdomain@plt>
  402220:	mov	x0, x20
  402224:	adrp	x20, 406000 <ferror@plt+0x3e80>
  402228:	bl	401f40 <textdomain@plt>
  40222c:	add	x20, x20, #0x4e0
  402230:	adrp	x0, 403000 <ferror@plt+0xe80>
  402234:	add	x24, x20, #0x10
  402238:	add	x0, x0, #0xbc8
  40223c:	bl	4059e8 <ferror@plt+0x3868>
  402240:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402244:	add	x0, x0, #0xbb0
  402248:	str	x0, [sp, #112]
  40224c:	nop
  402250:	mov	x3, x24
  402254:	mov	x2, x21
  402258:	mov	x1, x22
  40225c:	mov	w0, w23
  402260:	mov	x4, #0x0                   	// #0
  402264:	bl	401f50 <getopt_long@plt>
  402268:	cmn	w0, #0x1
  40226c:	b.eq	40231c <ferror@plt+0x19c>  // b.none
  402270:	cmp	w0, #0x4f
  402274:	b.le	4022c4 <ferror@plt+0x144>
  402278:	add	x2, sp, #0xa0
  40227c:	add	x3, x20, #0x1f0
  402280:	mov	w1, #0x50                  	// #80
  402284:	nop
  402288:	cmp	w0, w1
  40228c:	mov	x4, x3
  402290:	b.lt	4022b0 <ferror@plt+0x130>  // b.tstop
  402294:	cmp	w0, w1
  402298:	b.eq	4023f8 <ferror@plt+0x278>  // b.none
  40229c:	ldr	w1, [x4, #4]!
  4022a0:	cmp	w1, #0x0
  4022a4:	ccmp	w0, w1, #0x1, ne  // ne = any
  4022a8:	b.ge	402294 <ferror@plt+0x114>  // b.tcont
  4022ac:	nop
  4022b0:	ldr	w1, [x3, #64]!
  4022b4:	add	x2, x2, #0x4
  4022b8:	cmp	w1, #0x0
  4022bc:	ccmp	w0, w1, #0x1, ne  // ne = any
  4022c0:	b.ge	402288 <ferror@plt+0x108>  // b.tcont
  4022c4:	cmp	w0, #0x6b
  4022c8:	b.eq	402848 <ferror@plt+0x6c8>  // b.none
  4022cc:	b.gt	402500 <ferror@plt+0x380>
  4022d0:	cmp	w0, #0x54
  4022d4:	b.eq	402860 <ferror@plt+0x6e0>  // b.none
  4022d8:	b.gt	4024e8 <ferror@plt+0x368>
  4022dc:	cmp	w0, #0x50
  4022e0:	b.eq	402838 <ferror@plt+0x6b8>  // b.none
  4022e4:	cmp	w0, #0x53
  4022e8:	b.ne	4024d0 <ferror@plt+0x350>  // b.any
  4022ec:	ldrb	w0, [sp, #228]
  4022f0:	mov	x3, x24
  4022f4:	mov	x2, x21
  4022f8:	mov	x1, x22
  4022fc:	orr	w0, w0, #0xc
  402300:	mov	x4, #0x0                   	// #0
  402304:	mov	w25, #0x1                   	// #1
  402308:	strb	w0, [sp, #228]
  40230c:	mov	w0, w23
  402310:	bl	401f50 <getopt_long@plt>
  402314:	cmn	w0, #0x1
  402318:	b.ne	402270 <ferror@plt+0xf0>  // b.any
  40231c:	mov	x0, x26
  402320:	bl	401c50 <strlen@plt>
  402324:	cmp	x0, #0x6b
  402328:	b.hi	402b34 <ferror@plt+0x9b4>  // b.pmore
  40232c:	ldr	x1, [sp, #96]
  402330:	eor	w0, w25, #0x1
  402334:	cmp	x1, #0x0
  402338:	csel	w0, w0, wzr, eq  // eq = none
  40233c:	cbz	w0, 40234c <ferror@plt+0x1cc>
  402340:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402344:	add	x0, x0, #0xb20
  402348:	str	x0, [sp, #96]
  40234c:	ldr	w0, [sp, #108]
  402350:	cbz	w0, 402368 <ferror@plt+0x1e8>
  402354:	ldrb	w1, [sp, #228]
  402358:	mov	w0, #0xa                   	// #10
  40235c:	and	w0, w0, w1
  402360:	cmp	w0, #0x8
  402364:	b.eq	4029ec <ferror@plt+0x86c>  // b.none
  402368:	ldr	w0, [sp, #136]
  40236c:	cmp	w0, #0x0
  402370:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  402374:	b.ne	402894 <ferror@plt+0x714>  // b.any
  402378:	cbnz	w19, 4029a8 <ferror@plt+0x828>
  40237c:	cbz	w28, 402ae8 <ferror@plt+0x968>
  402380:	mov	x0, x26
  402384:	add	x2, sp, #0x280
  402388:	mov	x5, #0x0                   	// #0
  40238c:	mov	x4, #0x0                   	// #0
  402390:	mov	x3, #0x400                 	// #1024
  402394:	mov	w1, #0x0                   	// #0
  402398:	bl	403888 <ferror@plt+0x1708>
  40239c:	cmp	w0, #0x0
  4023a0:	b.le	402980 <ferror@plt+0x800>
  4023a4:	add	x0, sp, #0x280
  4023a8:	mov	w2, #0xa                   	// #10
  4023ac:	mov	x1, #0x0                   	// #0
  4023b0:	bl	401f90 <strtol@plt>
  4023b4:	mov	x20, x0
  4023b8:	cmp	w0, #0x0
  4023bc:	b.le	402980 <ferror@plt+0x800>
  4023c0:	mov	w1, #0xf                   	// #15
  4023c4:	bl	401d70 <kill@plt>
  4023c8:	ldrb	w1, [sp, #228]
  4023cc:	and	w1, w1, #0x2
  4023d0:	tbnz	w0, #31, 402a30 <ferror@plt+0x8b0>
  4023d4:	cbnz	w1, 402980 <ferror@plt+0x800>
  4023d8:	mov	w2, #0x5                   	// #5
  4023dc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4023e0:	mov	x0, #0x0                   	// #0
  4023e4:	add	x1, x1, #0xc0
  4023e8:	bl	4020a0 <dcgettext@plt>
  4023ec:	mov	w1, w20
  4023f0:	bl	402110 <printf@plt>
  4023f4:	b	402984 <ferror@plt+0x804>
  4023f8:	ldr	w1, [x2]
  4023fc:	cbnz	w1, 40241c <ferror@plt+0x29c>
  402400:	ldr	w1, [x3, #64]!
  402404:	add	x2, x2, #0x4
  402408:	stur	w0, [x2, #-4]
  40240c:	cmp	w1, #0x0
  402410:	ccmp	w0, w1, #0x1, ne  // ne = any
  402414:	b.ge	402288 <ferror@plt+0x108>  // b.tcont
  402418:	b	4022c4 <ferror@plt+0x144>
  40241c:	cmp	w0, w1
  402420:	b.eq	4022b0 <ferror@plt+0x130>  // b.none
  402424:	adrp	x19, 418000 <ferror@plt+0x15e80>
  402428:	mov	w2, #0x5                   	// #5
  40242c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402430:	mov	x0, #0x0                   	// #0
  402434:	ldr	x21, [x19, #784]
  402438:	add	x1, x1, #0xb68
  40243c:	str	x3, [sp, #96]
  402440:	bl	4020a0 <dcgettext@plt>
  402444:	adrp	x2, 418000 <ferror@plt+0x15e80>
  402448:	mov	x1, x0
  40244c:	mov	x0, x21
  402450:	adrp	x22, 406000 <ferror@plt+0x3e80>
  402454:	ldr	x2, [x2, #808]
  402458:	adrp	x21, 405000 <ferror@plt+0x2e80>
  40245c:	add	x22, x22, #0x438
  402460:	add	x21, x21, #0xaf8
  402464:	mov	x24, #0x0                   	// #0
  402468:	adrp	x23, 405000 <ferror@plt+0x2e80>
  40246c:	bl	402150 <fprintf@plt>
  402470:	ldr	x3, [sp, #96]
  402474:	ldr	w4, [x3, x24]
  402478:	cbz	w4, 4024bc <ferror@plt+0x33c>
  40247c:	mov	x2, x21
  402480:	add	x0, x20, #0x10
  402484:	b	402490 <ferror@plt+0x310>
  402488:	ldr	x2, [x0, #32]!
  40248c:	cbz	x2, 402a08 <ferror@plt+0x888>
  402490:	ldr	w1, [x0, #24]
  402494:	cmp	w4, w1
  402498:	b.ne	402488 <ferror@plt+0x308>  // b.any
  40249c:	ldr	x0, [x19, #784]
  4024a0:	mov	x1, x22
  4024a4:	str	x3, [sp, #96]
  4024a8:	bl	402150 <fprintf@plt>
  4024ac:	ldr	x3, [sp, #96]
  4024b0:	add	x24, x24, #0x4
  4024b4:	cmp	x24, #0x3c
  4024b8:	b.ne	402474 <ferror@plt+0x2f4>  // b.any
  4024bc:	ldr	x1, [x19, #784]
  4024c0:	mov	w0, #0xa                   	// #10
  4024c4:	bl	401d40 <fputc@plt>
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	401c70 <exit@plt>
  4024d0:	cmp	w0, #0x46
  4024d4:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  4024d8:	ldrb	w0, [sp, #228]
  4024dc:	orr	w0, w0, #0x4
  4024e0:	strb	w0, [sp, #228]
  4024e4:	b	402250 <ferror@plt+0xd0>
  4024e8:	cmp	w0, #0x64
  4024ec:	b.ne	40252c <ferror@plt+0x3ac>  // b.any
  4024f0:	ldrb	w0, [sp, #228]
  4024f4:	orr	w0, w0, #0x1
  4024f8:	strb	w0, [sp, #228]
  4024fc:	b	402250 <ferror@plt+0xd0>
  402500:	cmp	w0, #0x72
  402504:	b.eq	402840 <ferror@plt+0x6c0>  // b.none
  402508:	b.gt	4027d4 <ferror@plt+0x654>
  40250c:	cmp	w0, #0x70
  402510:	b.eq	402850 <ferror@plt+0x6d0>  // b.none
  402514:	cmp	w0, #0x71
  402518:	b.ne	402798 <ferror@plt+0x618>  // b.any
  40251c:	ldrb	w0, [sp, #228]
  402520:	orr	w0, w0, #0x2
  402524:	strb	w0, [sp, #228]
  402528:	b	402250 <ferror@plt+0xd0>
  40252c:	cmp	w0, #0x68
  402530:	b.ne	4027f0 <ferror@plt+0x670>  // b.any
  402534:	adrp	x3, 418000 <ferror@plt+0x15e80>
  402538:	mov	w2, #0x5                   	// #5
  40253c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402540:	mov	x0, #0x0                   	// #0
  402544:	ldr	x19, [x3, #800]
  402548:	add	x1, x1, #0xbf8
  40254c:	bl	4020a0 <dcgettext@plt>
  402550:	mov	x1, x19
  402554:	bl	401c60 <fputs@plt>
  402558:	mov	w2, #0x5                   	// #5
  40255c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402560:	mov	x0, #0x0                   	// #0
  402564:	add	x1, x1, #0xc08
  402568:	bl	4020a0 <dcgettext@plt>
  40256c:	mov	x1, x0
  402570:	adrp	x2, 418000 <ferror@plt+0x15e80>
  402574:	mov	x0, x19
  402578:	ldr	x2, [x2, #808]
  40257c:	bl	402150 <fprintf@plt>
  402580:	mov	x1, x19
  402584:	mov	w0, #0xa                   	// #10
  402588:	bl	401d40 <fputc@plt>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402594:	mov	x0, #0x0                   	// #0
  402598:	add	x1, x1, #0xc18
  40259c:	bl	4020a0 <dcgettext@plt>
  4025a0:	mov	x1, x19
  4025a4:	bl	401c60 <fputs@plt>
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4025b0:	mov	x0, #0x0                   	// #0
  4025b4:	add	x1, x1, #0xc38
  4025b8:	bl	4020a0 <dcgettext@plt>
  4025bc:	mov	x1, x19
  4025c0:	bl	401c60 <fputs@plt>
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4025cc:	mov	x0, #0x0                   	// #0
  4025d0:	add	x1, x1, #0xc48
  4025d4:	bl	4020a0 <dcgettext@plt>
  4025d8:	mov	x1, x19
  4025dc:	bl	401c60 <fputs@plt>
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4025e8:	mov	x0, #0x0                   	// #0
  4025ec:	add	x1, x1, #0xc78
  4025f0:	bl	4020a0 <dcgettext@plt>
  4025f4:	mov	x1, x19
  4025f8:	bl	401c60 <fputs@plt>
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402604:	mov	x0, #0x0                   	// #0
  402608:	add	x1, x1, #0xca8
  40260c:	bl	4020a0 <dcgettext@plt>
  402610:	mov	x1, x19
  402614:	bl	401c60 <fputs@plt>
  402618:	mov	w2, #0x5                   	// #5
  40261c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402620:	mov	x0, #0x0                   	// #0
  402624:	add	x1, x1, #0xce0
  402628:	bl	4020a0 <dcgettext@plt>
  40262c:	mov	x1, x19
  402630:	bl	401c60 <fputs@plt>
  402634:	mov	w2, #0x5                   	// #5
  402638:	adrp	x1, 405000 <ferror@plt+0x2e80>
  40263c:	mov	x0, #0x0                   	// #0
  402640:	add	x1, x1, #0xd10
  402644:	bl	4020a0 <dcgettext@plt>
  402648:	mov	x1, x19
  40264c:	bl	401c60 <fputs@plt>
  402650:	mov	w2, #0x5                   	// #5
  402654:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402658:	mov	x0, #0x0                   	// #0
  40265c:	add	x1, x1, #0xd48
  402660:	bl	4020a0 <dcgettext@plt>
  402664:	mov	x1, x19
  402668:	bl	401c60 <fputs@plt>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402674:	mov	x0, #0x0                   	// #0
  402678:	add	x1, x1, #0xd80
  40267c:	bl	4020a0 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	401c60 <fputs@plt>
  402688:	mov	w2, #0x5                   	// #5
  40268c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402690:	mov	x0, #0x0                   	// #0
  402694:	add	x1, x1, #0xdb8
  402698:	bl	4020a0 <dcgettext@plt>
  40269c:	mov	x1, x19
  4026a0:	bl	401c60 <fputs@plt>
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4026ac:	mov	x0, #0x0                   	// #0
  4026b0:	add	x1, x1, #0xdf0
  4026b4:	bl	4020a0 <dcgettext@plt>
  4026b8:	mov	x1, x19
  4026bc:	bl	401c60 <fputs@plt>
  4026c0:	mov	w2, #0x5                   	// #5
  4026c4:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4026c8:	mov	x0, #0x0                   	// #0
  4026cc:	add	x1, x1, #0xe30
  4026d0:	bl	4020a0 <dcgettext@plt>
  4026d4:	mov	x1, x19
  4026d8:	bl	401c60 <fputs@plt>
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4026e4:	mov	x0, #0x0                   	// #0
  4026e8:	add	x1, x1, #0xe70
  4026ec:	bl	4020a0 <dcgettext@plt>
  4026f0:	mov	x1, x19
  4026f4:	bl	401c60 <fputs@plt>
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402700:	mov	x0, #0x0                   	// #0
  402704:	add	x1, x1, #0xea0
  402708:	bl	4020a0 <dcgettext@plt>
  40270c:	mov	x1, x19
  402710:	bl	401c60 <fputs@plt>
  402714:	mov	x1, x19
  402718:	mov	w0, #0xa                   	// #10
  40271c:	bl	401d40 <fputc@plt>
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402728:	mov	x0, #0x0                   	// #0
  40272c:	add	x1, x1, #0xed0
  402730:	bl	4020a0 <dcgettext@plt>
  402734:	mov	x19, x0
  402738:	mov	w2, #0x5                   	// #5
  40273c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402740:	mov	x0, #0x0                   	// #0
  402744:	add	x1, x1, #0xee8
  402748:	bl	4020a0 <dcgettext@plt>
  40274c:	mov	x4, x0
  402750:	adrp	x3, 405000 <ferror@plt+0x2e80>
  402754:	add	x3, x3, #0xef8
  402758:	mov	x2, x19
  40275c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402760:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402764:	add	x1, x1, #0xf08
  402768:	add	x0, x0, #0xf18
  40276c:	bl	402110 <printf@plt>
  402770:	mov	w2, #0x5                   	// #5
  402774:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402778:	mov	x0, #0x0                   	// #0
  40277c:	add	x1, x1, #0xf30
  402780:	bl	4020a0 <dcgettext@plt>
  402784:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402788:	add	x1, x1, #0xf50
  40278c:	bl	402110 <printf@plt>
  402790:	mov	w0, #0x0                   	// #0
  402794:	bl	401c70 <exit@plt>
  402798:	cmp	w0, #0x6e
  40279c:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  4027a0:	adrp	x3, 418000 <ferror@plt+0x15e80>
  4027a4:	mov	x1, x27
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	mov	x0, #0x0                   	// #0
  4027b0:	ldr	x3, [x3, #792]
  4027b4:	str	x3, [sp, #120]
  4027b8:	bl	4020a0 <dcgettext@plt>
  4027bc:	mov	x1, x0
  4027c0:	ldr	x3, [sp, #120]
  4027c4:	mov	x0, x3
  4027c8:	bl	404810 <ferror@plt+0x2690>
  4027cc:	str	w0, [sp, #136]
  4027d0:	b	402250 <ferror@plt+0xd0>
  4027d4:	cmp	w0, #0x73
  4027d8:	b.ne	402828 <ferror@plt+0x6a8>  // b.any
  4027dc:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4027e0:	mov	w1, #0x1                   	// #1
  4027e4:	str	w1, [sp, #108]
  4027e8:	ldr	x26, [x0, #792]
  4027ec:	b	402250 <ferror@plt+0xd0>
  4027f0:	cmp	w0, #0x56
  4027f4:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402800:	mov	x0, #0x0                   	// #0
  402804:	add	x1, x1, #0xbd0
  402808:	bl	4020a0 <dcgettext@plt>
  40280c:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402810:	adrp	x2, 405000 <ferror@plt+0x2e80>
  402814:	add	x2, x2, #0xbe0
  402818:	ldr	x1, [x1, #808]
  40281c:	bl	402110 <printf@plt>
  402820:	mov	w0, #0x0                   	// #0
  402824:	bl	401c70 <exit@plt>
  402828:	cmp	w0, #0x74
  40282c:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  402830:	mov	w19, #0x2                   	// #2
  402834:	b	402250 <ferror@plt+0xd0>
  402838:	mov	w25, #0x1                   	// #1
  40283c:	b	402250 <ferror@plt+0xd0>
  402840:	mov	w19, #0x3                   	// #3
  402844:	b	402250 <ferror@plt+0xd0>
  402848:	add	w28, w28, #0x1
  40284c:	b	402250 <ferror@plt+0xd0>
  402850:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402854:	ldr	x0, [x0, #792]
  402858:	str	x0, [sp, #96]
  40285c:	b	402250 <ferror@plt+0xd0>
  402860:	adrp	x3, 418000 <ferror@plt+0x15e80>
  402864:	mov	w2, #0x5                   	// #5
  402868:	ldr	x1, [sp, #112]
  40286c:	mov	x0, #0x0                   	// #0
  402870:	ldr	x3, [x3, #792]
  402874:	str	x3, [sp, #120]
  402878:	bl	4020a0 <dcgettext@plt>
  40287c:	mov	x1, x0
  402880:	ldr	x3, [sp, #120]
  402884:	mov	x0, x3
  402888:	bl	404810 <ferror@plt+0x2690>
  40288c:	str	w0, [sp, #224]
  402890:	b	402250 <ferror@plt+0xd0>
  402894:	mov	x0, x26
  402898:	add	x2, sp, #0x280
  40289c:	add	x5, sp, #0x98
  4028a0:	add	x4, sp, #0x88
  4028a4:	add	w1, w19, #0x2
  4028a8:	mov	x3, #0x400                 	// #1024
  4028ac:	bl	403888 <ferror@plt+0x1708>
  4028b0:	mov	w20, w0
  4028b4:	tbnz	w0, #31, 402aa0 <ferror@plt+0x920>
  4028b8:	cmp	w19, #0x2
  4028bc:	b.ne	402914 <ferror@plt+0x794>  // b.any
  4028c0:	cmp	w0, #0x14
  4028c4:	b.ne	402a9c <ferror@plt+0x91c>  // b.any
  4028c8:	add	x0, sp, #0x280
  4028cc:	add	x1, sp, #0x200
  4028d0:	bl	401c90 <uuid_unparse@plt>
  4028d4:	mov	w19, #0x0                   	// #0
  4028d8:	ldr	w3, [sp, #136]
  4028dc:	mov	w4, #0x5                   	// #5
  4028e0:	adrp	x2, 406000 <ferror@plt+0x3e80>
  4028e4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4028e8:	sub	w3, w3, #0x1
  4028ec:	add	x2, x2, #0x40
  4028f0:	add	x1, x1, #0x60
  4028f4:	mov	x0, #0x0                   	// #0
  4028f8:	sxtw	x3, w3
  4028fc:	bl	402040 <dcngettext@plt>
  402900:	ldr	w2, [sp, #136]
  402904:	add	x1, sp, #0x200
  402908:	sub	w2, w2, #0x1
  40290c:	bl	402110 <printf@plt>
  402910:	b	402984 <ferror@plt+0x804>
  402914:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402918:	add	x1, x1, #0x80
  40291c:	mov	w2, #0x5                   	// #5
  402920:	mov	x0, #0x0                   	// #0
  402924:	bl	4020a0 <dcgettext@plt>
  402928:	bl	402110 <printf@plt>
  40292c:	ldrsw	x0, [sp, #136]
  402930:	lsl	w0, w0, #4
  402934:	add	w0, w0, #0x4
  402938:	cmp	w0, w20
  40293c:	b.ne	402a98 <ferror@plt+0x918>  // b.any
  402940:	adrp	x21, 406000 <ferror@plt+0x3e80>
  402944:	add	x19, sp, #0x284
  402948:	add	x21, x21, #0x90
  40294c:	mov	w20, #0x0                   	// #0
  402950:	b	402974 <ferror@plt+0x7f4>
  402954:	mov	x0, x19
  402958:	add	x1, sp, #0x200
  40295c:	bl	401c90 <uuid_unparse@plt>
  402960:	add	w20, w20, #0x1
  402964:	add	x19, x19, #0x10
  402968:	add	x1, sp, #0x200
  40296c:	mov	x0, x21
  402970:	bl	402110 <printf@plt>
  402974:	ldr	w0, [sp, #136]
  402978:	cmp	w0, w20
  40297c:	b.gt	402954 <ferror@plt+0x7d4>
  402980:	mov	w19, #0x0                   	// #0
  402984:	mov	w0, w19
  402988:	ldp	x29, x30, [sp]
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x21, x22, [sp, #32]
  402994:	ldp	x23, x24, [sp, #48]
  402998:	ldp	x25, x26, [sp, #64]
  40299c:	ldp	x27, x28, [sp, #80]
  4029a0:	add	sp, sp, #0x680
  4029a4:	ret
  4029a8:	mov	w1, w19
  4029ac:	mov	x0, x26
  4029b0:	add	x2, sp, #0x280
  4029b4:	add	x5, sp, #0x98
  4029b8:	mov	x4, #0x0                   	// #0
  4029bc:	mov	x3, #0x10                  	// #16
  4029c0:	bl	403888 <ferror@plt+0x1708>
  4029c4:	tbnz	w0, #31, 402aa0 <ferror@plt+0x920>
  4029c8:	cmp	w0, #0x10
  4029cc:	b.ne	402a9c <ferror@plt+0x91c>  // b.any
  4029d0:	add	x1, sp, #0x200
  4029d4:	add	x0, sp, #0x280
  4029d8:	bl	401c90 <uuid_unparse@plt>
  4029dc:	mov	w19, #0x0                   	// #0
  4029e0:	add	x0, sp, #0x200
  4029e4:	bl	401f30 <puts@plt>
  4029e8:	b	402984 <ferror@plt+0x804>
  4029ec:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4029f0:	add	x1, x1, #0xfc0
  4029f4:	mov	w2, #0x5                   	// #5
  4029f8:	mov	x0, #0x0                   	// #0
  4029fc:	bl	4020a0 <dcgettext@plt>
  402a00:	bl	402080 <warnx@plt>
  402a04:	b	402368 <ferror@plt+0x1e8>
  402a08:	sub	w0, w4, #0x21
  402a0c:	cmp	w0, #0x5d
  402a10:	b.hi	4024b0 <ferror@plt+0x330>  // b.pmore
  402a14:	ldr	x0, [x19, #784]
  402a18:	mov	w2, w4
  402a1c:	add	x1, x23, #0xb90
  402a20:	str	x3, [sp, #96]
  402a24:	bl	402150 <fprintf@plt>
  402a28:	ldr	x3, [sp, #96]
  402a2c:	b	4024b0 <ferror@plt+0x330>
  402a30:	cbz	w1, 402a74 <ferror@plt+0x8f4>
  402a34:	mov	w19, #0x1                   	// #1
  402a38:	b	402984 <ferror@plt+0x804>
  402a3c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402a48:	add	x1, x1, #0xf60
  402a4c:	ldr	x19, [x0, #784]
  402a50:	mov	x0, #0x0                   	// #0
  402a54:	bl	4020a0 <dcgettext@plt>
  402a58:	mov	x1, x0
  402a5c:	adrp	x2, 418000 <ferror@plt+0x15e80>
  402a60:	mov	x0, x19
  402a64:	ldr	x2, [x2, #808]
  402a68:	bl	402150 <fprintf@plt>
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	bl	401c70 <exit@plt>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	add	x1, x1, #0x98
  402a84:	bl	4020a0 <dcgettext@plt>
  402a88:	mov	w19, #0x1                   	// #1
  402a8c:	mov	w1, w20
  402a90:	bl	401f70 <warn@plt>
  402a94:	b	402984 <ferror@plt+0x804>
  402a98:	mov	w0, w20
  402a9c:	bl	403668 <ferror@plt+0x14e8>
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402aa8:	mov	x0, #0x0                   	// #0
  402aac:	add	x1, x1, #0x8
  402ab0:	bl	4020a0 <dcgettext@plt>
  402ab4:	mov	x19, x0
  402ab8:	ldr	x2, [sp, #152]
  402abc:	cbz	x2, 402acc <ferror@plt+0x94c>
  402ac0:	mov	x1, x19
  402ac4:	mov	w0, #0x1                   	// #1
  402ac8:	bl	402160 <err@plt>
  402acc:	mov	w2, #0x5                   	// #5
  402ad0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402ad4:	mov	x0, #0x0                   	// #0
  402ad8:	add	x1, x1, #0x28
  402adc:	bl	4020a0 <dcgettext@plt>
  402ae0:	mov	x2, x0
  402ae4:	b	402ac0 <ferror@plt+0x940>
  402ae8:	ldrb	w22, [sp, #228]
  402aec:	str	wzr, [sp, #144]
  402af0:	tbz	w22, #3, 403164 <ferror@plt+0xfe4>
  402af4:	mov	w0, #0x0                   	// #0
  402af8:	bl	401e10 <sd_listen_fds@plt>
  402afc:	mov	w19, w0
  402b00:	cmp	w0, #0x0
  402b04:	b.lt	403134 <ferror@plt+0xfb4>  // b.tstop
  402b08:	b.eq	403240 <ferror@plt+0x10c0>  // b.none
  402b0c:	cmp	w19, #0x1
  402b10:	b.eq	402b58 <ferror@plt+0x9d8>  // b.none
  402b14:	mov	w2, #0x5                   	// #5
  402b18:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402b1c:	mov	x0, #0x0                   	// #0
  402b20:	add	x1, x1, #0x2b0
  402b24:	bl	4020a0 <dcgettext@plt>
  402b28:	mov	x1, x0
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	bl	4020d0 <errx@plt>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402b3c:	mov	x0, #0x0                   	// #0
  402b40:	add	x1, x1, #0xfa0
  402b44:	bl	4020a0 <dcgettext@plt>
  402b48:	mov	x1, x0
  402b4c:	mov	x2, x26
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	bl	4020d0 <errx@plt>
  402b58:	mov	w21, #0x3                   	// #3
  402b5c:	add	x0, sp, #0x180
  402b60:	bl	401e30 <sigemptyset@plt>
  402b64:	mov	w1, #0x1                   	// #1
  402b68:	add	x0, sp, #0x180
  402b6c:	bl	4020e0 <sigaddset@plt>
  402b70:	mov	w1, #0x2                   	// #2
  402b74:	add	x0, sp, #0x180
  402b78:	bl	4020e0 <sigaddset@plt>
  402b7c:	mov	w1, #0xf                   	// #15
  402b80:	add	x0, sp, #0x180
  402b84:	bl	4020e0 <sigaddset@plt>
  402b88:	mov	w1, #0xe                   	// #14
  402b8c:	add	x0, sp, #0x180
  402b90:	bl	4020e0 <sigaddset@plt>
  402b94:	mov	w1, #0xd                   	// #13
  402b98:	add	x0, sp, #0x180
  402b9c:	bl	4020e0 <sigaddset@plt>
  402ba0:	add	x1, sp, #0x180
  402ba4:	mov	x2, #0x0                   	// #0
  402ba8:	mov	w0, #0x0                   	// #0
  402bac:	bl	401cc0 <sigprocmask@plt>
  402bb0:	add	x1, sp, #0x180
  402bb4:	mov	w2, #0x0                   	// #0
  402bb8:	mov	w0, #0xffffffff            	// #-1
  402bbc:	bl	401ca0 <signalfd@plt>
  402bc0:	mov	w23, w0
  402bc4:	tbnz	w0, #31, 402ca4 <ferror@plt+0xb24>
  402bc8:	adrp	x25, 406000 <ferror@plt+0x3e80>
  402bcc:	add	x26, sp, #0x284
  402bd0:	add	x25, x25, #0x90
  402bd4:	mov	w0, #0x19                  	// #25
  402bd8:	str	w23, [sp, #192]
  402bdc:	strh	w0, [sp, #196]
  402be0:	str	w21, [sp, #200]
  402be4:	strh	w0, [sp, #204]
  402be8:	ldr	w19, [sp, #224]
  402bec:	mov	w2, #0x3e8                 	// #1000
  402bf0:	add	x0, sp, #0xc0
  402bf4:	mov	x1, #0x2                   	// #2
  402bf8:	cmp	w19, #0x0
  402bfc:	mul	w2, w19, w2
  402c00:	csinv	w2, w2, wzr, ne  // ne = any
  402c04:	bl	401e00 <poll@plt>
  402c08:	cmp	w0, #0x0
  402c0c:	b.lt	402c6c <ferror@plt+0xaec>  // b.tstop
  402c10:	b.ne	402c18 <ferror@plt+0xa98>  // b.any
  402c14:	tbnz	w22, #0, 403260 <ferror@plt+0x10e0>
  402c18:	ldrsh	w0, [sp, #198]
  402c1c:	cbnz	w0, 402d08 <ferror@plt+0xb88>
  402c20:	ldrsh	w0, [sp, #206]
  402c24:	cbz	w0, 402be8 <ferror@plt+0xa68>
  402c28:	mov	w3, #0x6e                  	// #110
  402c2c:	add	x2, sp, #0x8c
  402c30:	add	x1, sp, #0x110
  402c34:	mov	w0, w21
  402c38:	str	w3, [sp, #140]
  402c3c:	bl	401ea0 <accept@plt>
  402c40:	mov	w20, w0
  402c44:	tbz	w0, #31, 402cc4 <ferror@plt+0xb44>
  402c48:	bl	402130 <__errno_location@plt>
  402c4c:	ldr	w0, [x0]
  402c50:	cmp	w0, #0xb
  402c54:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402c58:	b.eq	402be8 <ferror@plt+0xa68>  // b.none
  402c5c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402c60:	mov	w0, #0x1                   	// #1
  402c64:	add	x1, x1, #0x348
  402c68:	bl	402160 <err@plt>
  402c6c:	bl	402130 <__errno_location@plt>
  402c70:	ldr	w0, [x0]
  402c74:	cmp	w0, #0xb
  402c78:	b.eq	402be8 <ferror@plt+0xa68>  // b.none
  402c7c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402c80:	add	x1, x1, #0x308
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	mov	x0, #0x0                   	// #0
  402c8c:	bl	4020a0 <dcgettext@plt>
  402c90:	bl	401f70 <warn@plt>
  402c94:	ldr	x0, [sp, #208]
  402c98:	add	x1, sp, #0xd8
  402c9c:	mov	w2, #0x1                   	// #1
  402ca0:	bl	403b98 <ferror@plt+0x1a18>
  402ca4:	mov	w2, #0x5                   	// #5
  402ca8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402cac:	mov	x0, #0x0                   	// #0
  402cb0:	add	x1, x1, #0x2e8
  402cb4:	bl	4020a0 <dcgettext@plt>
  402cb8:	mov	x1, x0
  402cbc:	mov	w0, #0x1                   	// #1
  402cc0:	bl	402160 <err@plt>
  402cc4:	add	x1, sp, #0x87
  402cc8:	mov	x2, #0x1                   	// #1
  402ccc:	bl	402090 <read@plt>
  402cd0:	mov	x19, x0
  402cd4:	cmp	w0, #0x1
  402cd8:	b.eq	402d78 <ferror@plt+0xbf8>  // b.none
  402cdc:	tbnz	w0, #31, 402d5c <ferror@plt+0xbdc>
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402ce8:	mov	x0, #0x0                   	// #0
  402cec:	add	x1, x1, #0x360
  402cf0:	bl	4020a0 <dcgettext@plt>
  402cf4:	mov	w1, w19
  402cf8:	bl	402080 <warnx@plt>
  402cfc:	mov	w0, w20
  402d00:	bl	401ed0 <close@plt>
  402d04:	b	402be8 <ferror@plt+0xa68>
  402d08:	add	x1, sp, #0x200
  402d0c:	mov	w0, w23
  402d10:	mov	x2, #0x80                  	// #128
  402d14:	bl	402090 <read@plt>
  402d18:	cmp	x0, #0x80
  402d1c:	b.eq	402e04 <ferror@plt+0xc84>  // b.none
  402d20:	bl	402130 <__errno_location@plt>
  402d24:	ldr	w0, [x0]
  402d28:	cmp	w0, #0xb
  402d2c:	b.eq	402c20 <ferror@plt+0xaa0>  // b.none
  402d30:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d34:	add	x1, x1, #0x330
  402d38:	mov	w2, #0x5                   	// #5
  402d3c:	mov	x0, #0x0                   	// #0
  402d40:	bl	4020a0 <dcgettext@plt>
  402d44:	bl	401f70 <warn@plt>
  402d48:	str	wzr, [sp, #512]
  402d4c:	ldr	x0, [sp, #208]
  402d50:	add	x1, sp, #0xd8
  402d54:	mov	w2, #0x0                   	// #0
  402d58:	bl	403b98 <ferror@plt+0x1a18>
  402d5c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d60:	add	x1, x1, #0x350
  402d64:	mov	w2, #0x5                   	// #5
  402d68:	mov	x0, #0x0                   	// #0
  402d6c:	bl	4020a0 <dcgettext@plt>
  402d70:	bl	401f70 <warn@plt>
  402d74:	b	402cfc <ferror@plt+0xb7c>
  402d78:	ldrb	w0, [sp, #135]
  402d7c:	sub	w0, w0, #0x4
  402d80:	and	w0, w0, #0xff
  402d84:	cmp	w0, #0x1
  402d88:	b.ls	403094 <ferror@plt+0xf14>  // b.plast
  402d8c:	and	w24, w22, #0x1
  402d90:	tbnz	w22, #0, 403014 <ferror@plt+0xe94>
  402d94:	ldrsb	w0, [sp, #135]
  402d98:	cmp	w0, #0x3
  402d9c:	b.eq	402ee0 <ferror@plt+0xd60>  // b.none
  402da0:	b.gt	402e90 <ferror@plt+0xd10>
  402da4:	cmp	w0, #0x1
  402da8:	b.eq	402e80 <ferror@plt+0xd00>  // b.none
  402dac:	cmp	w0, #0x2
  402db0:	b.ne	402e50 <ferror@plt+0xcd0>  // b.any
  402db4:	mov	w2, #0x1                   	// #1
  402db8:	add	x0, sp, #0xb0
  402dbc:	add	x1, sp, #0x94
  402dc0:	str	w2, [sp, #148]
  402dc4:	bl	401d50 <__uuid_generate_time@plt>
  402dc8:	cbnz	w24, 402e14 <ferror@plt+0xc94>
  402dcc:	mov	w2, #0x10                  	// #16
  402dd0:	str	w2, [sp, #144]
  402dd4:	add	x2, sp, #0x220
  402dd8:	ldp	x0, x1, [sp, #176]
  402ddc:	stp	x0, x1, [x2, #96]
  402de0:	add	x1, sp, #0x90
  402de4:	mov	w0, w20
  402de8:	mov	x2, #0x4                   	// #4
  402dec:	bl	4036a0 <ferror@plt+0x1520>
  402df0:	ldrsw	x2, [sp, #144]
  402df4:	add	x1, sp, #0x280
  402df8:	mov	w0, w20
  402dfc:	bl	4036a0 <ferror@plt+0x1520>
  402e00:	b	402cfc <ferror@plt+0xb7c>
  402e04:	ldr	w0, [sp, #512]
  402e08:	cmp	w0, #0xd
  402e0c:	b.eq	402c20 <ferror@plt+0xaa0>  // b.none
  402e10:	b	402d4c <ferror@plt+0xbcc>
  402e14:	add	x0, sp, #0xb0
  402e18:	add	x1, sp, #0xe8
  402e1c:	bl	401c90 <uuid_unparse@plt>
  402e20:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402e24:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402e28:	add	x1, x1, #0x3b8
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	ldr	x19, [x0, #784]
  402e34:	mov	x0, #0x0                   	// #0
  402e38:	bl	4020a0 <dcgettext@plt>
  402e3c:	mov	x1, x0
  402e40:	add	x2, sp, #0xe8
  402e44:	mov	x0, x19
  402e48:	bl	402150 <fprintf@plt>
  402e4c:	b	402dcc <ferror@plt+0xc4c>
  402e50:	cbnz	w0, 402cfc <ferror@plt+0xb7c>
  402e54:	bl	401dc0 <getpid@plt>
  402e58:	mov	w2, w0
  402e5c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402e60:	add	x1, x1, #0x3b0
  402e64:	add	x0, sp, #0x280
  402e68:	bl	401d20 <sprintf@plt>
  402e6c:	add	x0, sp, #0x280
  402e70:	bl	401c50 <strlen@plt>
  402e74:	add	w0, w0, #0x1
  402e78:	str	w0, [sp, #144]
  402e7c:	b	402de0 <ferror@plt+0xc60>
  402e80:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402e84:	mov	w2, #0x5                   	// #5
  402e88:	add	x1, x1, #0x3b0
  402e8c:	b	402e64 <ferror@plt+0xce4>
  402e90:	cmp	w0, #0x4
  402e94:	b.eq	402f94 <ferror@plt+0xe14>  // b.none
  402e98:	cmp	w0, #0x5
  402e9c:	b.ne	402cfc <ferror@plt+0xb7c>  // b.any
  402ea0:	ldr	w0, [sp, #148]
  402ea4:	tbnz	w0, #31, 402f88 <ferror@plt+0xe08>
  402ea8:	cmp	w0, #0x3e8
  402eac:	b.le	402f74 <ferror@plt+0xdf4>
  402eb0:	mov	w0, #0x3f                  	// #63
  402eb4:	str	w0, [sp, #148]
  402eb8:	add	x1, sp, #0x94
  402ebc:	mov	x0, x26
  402ec0:	bl	402070 <__uuid_generate_random@plt>
  402ec4:	cbnz	w24, 402ef8 <ferror@plt+0xd78>
  402ec8:	ldr	w0, [sp, #148]
  402ecc:	lsl	w1, w0, #4
  402ed0:	str	w0, [sp, #640]
  402ed4:	add	w0, w1, #0x4
  402ed8:	str	w0, [sp, #144]
  402edc:	b	402de0 <ferror@plt+0xc60>
  402ee0:	mov	w2, #0x1                   	// #1
  402ee4:	add	x1, sp, #0x94
  402ee8:	add	x0, sp, #0xb0
  402eec:	str	w2, [sp, #148]
  402ef0:	bl	402070 <__uuid_generate_random@plt>
  402ef4:	b	402dcc <ferror@plt+0xc4c>
  402ef8:	ldrsw	x3, [sp, #148]
  402efc:	adrp	x19, 418000 <ferror@plt+0x15e80>
  402f00:	mov	w4, #0x5                   	// #5
  402f04:	adrp	x2, 406000 <ferror@plt+0x3e80>
  402f08:	ldr	x24, [x19, #784]
  402f0c:	add	x2, x2, #0x408
  402f10:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402f14:	mov	x0, #0x0                   	// #0
  402f18:	add	x1, x1, #0x420
  402f1c:	bl	402040 <dcngettext@plt>
  402f20:	ldr	w2, [sp, #148]
  402f24:	mov	x1, x0
  402f28:	add	x19, x19, #0x310
  402f2c:	mov	x0, x24
  402f30:	mov	w27, #0x0                   	// #0
  402f34:	mov	x24, x26
  402f38:	bl	402150 <fprintf@plt>
  402f3c:	b	402f64 <ferror@plt+0xde4>
  402f40:	mov	x0, x24
  402f44:	add	x1, sp, #0xe8
  402f48:	bl	401c90 <uuid_unparse@plt>
  402f4c:	add	w27, w27, #0x1
  402f50:	ldr	x0, [x19]
  402f54:	add	x2, sp, #0xe8
  402f58:	mov	x1, x25
  402f5c:	add	x24, x24, #0x10
  402f60:	bl	402150 <fprintf@plt>
  402f64:	ldr	w0, [sp, #148]
  402f68:	cmp	w27, w0
  402f6c:	b.lt	402f40 <ferror@plt+0xdc0>  // b.tstop
  402f70:	b	402ecc <ferror@plt+0xd4c>
  402f74:	ldrsw	x0, [sp, #148]
  402f78:	lsl	x0, x0, #4
  402f7c:	cmp	x0, #0x3fc
  402f80:	b.ls	402eb8 <ferror@plt+0xd38>  // b.plast
  402f84:	b	402eb0 <ferror@plt+0xd30>
  402f88:	mov	w0, #0x1                   	// #1
  402f8c:	str	w0, [sp, #148]
  402f90:	b	402eb8 <ferror@plt+0xd38>
  402f94:	add	x1, sp, #0x94
  402f98:	add	x0, sp, #0xb0
  402f9c:	bl	401d50 <__uuid_generate_time@plt>
  402fa0:	cbz	w24, 402ff4 <ferror@plt+0xe74>
  402fa4:	add	x0, sp, #0xb0
  402fa8:	add	x1, sp, #0xe8
  402fac:	bl	401c90 <uuid_unparse@plt>
  402fb0:	ldr	w3, [sp, #148]
  402fb4:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402fb8:	adrp	x2, 406000 <ferror@plt+0x3e80>
  402fbc:	add	x2, x2, #0x3d8
  402fc0:	sub	w3, w3, #0x1
  402fc4:	mov	x1, x2
  402fc8:	ldr	x19, [x0, #784]
  402fcc:	sxtw	x3, w3
  402fd0:	mov	w4, #0x5                   	// #5
  402fd4:	mov	x0, #0x0                   	// #0
  402fd8:	bl	402040 <dcngettext@plt>
  402fdc:	mov	x1, x0
  402fe0:	ldr	w3, [sp, #148]
  402fe4:	add	x2, sp, #0xe8
  402fe8:	mov	x0, x19
  402fec:	sub	w3, w3, #0x1
  402ff0:	bl	402150 <fprintf@plt>
  402ff4:	mov	w1, #0x14                  	// #20
  402ff8:	str	w1, [sp, #144]
  402ffc:	add	x1, sp, #0x220
  403000:	ldr	w0, [sp, #148]
  403004:	ldp	x2, x3, [sp, #176]
  403008:	stp	x2, x3, [x1, #96]
  40300c:	str	w0, [sp, #656]
  403010:	b	402de0 <ferror@plt+0xc60>
  403014:	adrp	x19, 418000 <ferror@plt+0x15e80>
  403018:	mov	w2, #0x5                   	// #5
  40301c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403020:	mov	x0, #0x0                   	// #0
  403024:	ldr	x27, [x19, #784]
  403028:	add	x1, x1, #0x448
  40302c:	bl	4020a0 <dcgettext@plt>
  403030:	add	x19, x19, #0x310
  403034:	ldrsb	w2, [sp, #135]
  403038:	mov	x1, x0
  40303c:	mov	x0, x27
  403040:	bl	402150 <fprintf@plt>
  403044:	ldrsb	w0, [sp, #135]
  403048:	cmp	w0, #0x3
  40304c:	b.eq	403100 <ferror@plt+0xf80>  // b.none
  403050:	b.gt	4030ec <ferror@plt+0xf6c>
  403054:	cmp	w0, #0x1
  403058:	b.eq	402e80 <ferror@plt+0xd00>  // b.none
  40305c:	cmp	w0, #0x2
  403060:	b.eq	402db4 <ferror@plt+0xc34>  // b.none
  403064:	cbz	w0, 402e54 <ferror@plt+0xcd4>
  403068:	mov	w2, #0x5                   	// #5
  40306c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403070:	mov	x0, #0x0                   	// #0
  403074:	add	x1, x1, #0x440
  403078:	ldr	x19, [x19]
  40307c:	bl	4020a0 <dcgettext@plt>
  403080:	ldrsb	w2, [sp, #135]
  403084:	mov	x1, x0
  403088:	mov	x0, x19
  40308c:	bl	402150 <fprintf@plt>
  403090:	b	402cfc <ferror@plt+0xb7c>
  403094:	add	x1, sp, #0x94
  403098:	mov	w0, w20
  40309c:	mov	x2, #0x4                   	// #4
  4030a0:	bl	403798 <ferror@plt+0x1618>
  4030a4:	cmp	x0, #0x4
  4030a8:	b.ne	402cfc <ferror@plt+0xb7c>  // b.any
  4030ac:	and	w24, w22, #0x1
  4030b0:	tbz	w22, #0, 402d94 <ferror@plt+0xc14>
  4030b4:	adrp	x19, 418000 <ferror@plt+0x15e80>
  4030b8:	mov	w2, #0x5                   	// #5
  4030bc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4030c0:	mov	x0, #0x0                   	// #0
  4030c4:	ldr	x27, [x19, #784]
  4030c8:	add	x1, x1, #0x388
  4030cc:	bl	4020a0 <dcgettext@plt>
  4030d0:	add	x19, x19, #0x310
  4030d4:	ldrsb	w2, [sp, #135]
  4030d8:	mov	x1, x0
  4030dc:	ldr	w3, [sp, #148]
  4030e0:	mov	x0, x27
  4030e4:	bl	402150 <fprintf@plt>
  4030e8:	b	403044 <ferror@plt+0xec4>
  4030ec:	cmp	w0, #0x4
  4030f0:	b.eq	402f94 <ferror@plt+0xe14>  // b.none
  4030f4:	cmp	w0, #0x5
  4030f8:	b.eq	402ea0 <ferror@plt+0xd20>  // b.none
  4030fc:	b	403068 <ferror@plt+0xee8>
  403100:	mov	w2, #0x1                   	// #1
  403104:	add	x0, sp, #0xb0
  403108:	add	x1, sp, #0x94
  40310c:	str	w2, [sp, #148]
  403110:	bl	402070 <__uuid_generate_random@plt>
  403114:	add	x1, sp, #0xe8
  403118:	add	x0, sp, #0xb0
  40311c:	bl	401c90 <uuid_unparse@plt>
  403120:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403124:	mov	w2, #0x5                   	// #5
  403128:	add	x1, x1, #0x458
  40312c:	ldr	x19, [x19]
  403130:	b	402e34 <ferror@plt+0xcb4>
  403134:	bl	402130 <__errno_location@plt>
  403138:	mov	x3, x0
  40313c:	neg	w19, w19
  403140:	mov	w2, #0x5                   	// #5
  403144:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403148:	mov	x0, #0x0                   	// #0
  40314c:	str	w19, [x3]
  403150:	add	x1, x1, #0x250
  403154:	bl	4020a0 <dcgettext@plt>
  403158:	mov	x1, x0
  40315c:	mov	w0, #0x1                   	// #1
  403160:	bl	402160 <err@plt>
  403164:	mov	x3, #0x1e                  	// #30
  403168:	stp	xzr, xzr, [sp, #288]
  40316c:	adrp	x2, 403000 <ferror@plt+0xe80>
  403170:	add	x0, sp, #0xe8
  403174:	add	x1, sp, #0x110
  403178:	add	x2, x2, #0xb60
  40317c:	stp	xzr, xzr, [sp, #272]
  403180:	str	x3, [sp, #288]
  403184:	bl	403de0 <ferror@plt+0x1c60>
  403188:	cbnz	w0, 403400 <ferror@plt+0x1280>
  40318c:	ldr	x0, [sp, #96]
  403190:	cbz	x0, 4033f8 <ferror@plt+0x1278>
  403194:	mov	w2, #0x1b4                 	// #436
  403198:	mov	w1, #0x42                  	// #66
  40319c:	bl	401df0 <open@plt>
  4031a0:	mov	w19, w0
  4031a4:	tbnz	w0, #31, 4032c4 <ferror@plt+0x1144>
  4031a8:	ldr	x1, [sp, #96]
  4031ac:	mov	w0, #0x1                   	// #1
  4031b0:	str	x1, [sp, #208]
  4031b4:	str	w0, [sp, #384]
  4031b8:	stp	xzr, xzr, [sp, #392]
  4031bc:	str	wzr, [sp, #408]
  4031c0:	b	4031d8 <ferror@plt+0x1058>
  4031c4:	bl	402130 <__errno_location@plt>
  4031c8:	ldr	w0, [x0]
  4031cc:	cmp	w0, #0xb
  4031d0:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4031d4:	b.ne	40329c <ferror@plt+0x111c>  // b.any
  4031d8:	add	x2, sp, #0x180
  4031dc:	mov	w0, w19
  4031e0:	mov	w1, #0x7                   	// #7
  4031e4:	bl	402030 <fcntl@plt>
  4031e8:	tbnz	w0, #31, 4031c4 <ferror@plt+0x1044>
  4031ec:	add	x2, sp, #0x280
  4031f0:	mov	x5, #0x0                   	// #0
  4031f4:	mov	x4, #0x0                   	// #0
  4031f8:	mov	x3, #0x400                 	// #1024
  4031fc:	mov	w1, #0x0                   	// #0
  403200:	mov	x0, x26
  403204:	bl	403888 <ferror@plt+0x1708>
  403208:	mov	w21, w0
  40320c:	add	x0, sp, #0xe8
  403210:	bl	403ed8 <ferror@plt+0x1d58>
  403214:	cmp	w21, #0x0
  403218:	b.le	4032e8 <ferror@plt+0x1168>
  40321c:	tbnz	w22, #1, 4032bc <ferror@plt+0x113c>
  403220:	mov	w2, #0x5                   	// #5
  403224:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403228:	mov	x0, #0x0                   	// #0
  40322c:	add	x1, x1, #0x120
  403230:	bl	4020a0 <dcgettext@plt>
  403234:	add	x1, sp, #0x280
  403238:	bl	402080 <warnx@plt>
  40323c:	b	4032bc <ferror@plt+0x113c>
  403240:	mov	w2, #0x5                   	// #5
  403244:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403248:	mov	x0, #0x0                   	// #0
  40324c:	add	x1, x1, #0x268
  403250:	bl	4020a0 <dcgettext@plt>
  403254:	mov	x1, x0
  403258:	mov	w0, #0x1                   	// #1
  40325c:	bl	4020d0 <errx@plt>
  403260:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403264:	mov	w2, #0x5                   	// #5
  403268:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40326c:	add	x1, x1, #0x318
  403270:	ldr	x20, [x0, #784]
  403274:	mov	x0, #0x0                   	// #0
  403278:	bl	4020a0 <dcgettext@plt>
  40327c:	mov	x1, x0
  403280:	mov	w2, w19
  403284:	mov	x0, x20
  403288:	bl	402150 <fprintf@plt>
  40328c:	ldr	x0, [sp, #208]
  403290:	add	x1, sp, #0xd8
  403294:	mov	w2, #0x0                   	// #0
  403298:	bl	403b98 <ferror@plt+0x1a18>
  40329c:	tbnz	w22, #1, 4032bc <ferror@plt+0x113c>
  4032a0:	mov	w2, #0x5                   	// #5
  4032a4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4032a8:	mov	x0, #0x0                   	// #0
  4032ac:	add	x1, x1, #0x110
  4032b0:	bl	4020a0 <dcgettext@plt>
  4032b4:	ldr	x1, [sp, #96]
  4032b8:	bl	401f70 <warn@plt>
  4032bc:	mov	w0, #0x1                   	// #1
  4032c0:	bl	401c70 <exit@plt>
  4032c4:	tbnz	w22, #1, 4032bc <ferror@plt+0x113c>
  4032c8:	mov	w2, #0x5                   	// #5
  4032cc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4032d0:	mov	x0, #0x0                   	// #0
  4032d4:	add	x1, x1, #0x100
  4032d8:	bl	4020a0 <dcgettext@plt>
  4032dc:	ldr	x1, [sp, #96]
  4032e0:	bl	401f70 <warn@plt>
  4032e4:	b	4032bc <ferror@plt+0x113c>
  4032e8:	mov	w24, #0x5                   	// #5
  4032ec:	and	w23, w22, w24
  4032f0:	cmp	w23, w24
  4032f4:	mov	w1, #0x1                   	// #1
  4032f8:	cset	w25, ne  // ne = any
  4032fc:	mov	w0, w1
  403300:	mov	w2, #0x0                   	// #0
  403304:	bl	402050 <socket@plt>
  403308:	mov	w21, w0
  40330c:	tbz	w0, #31, 403324 <ferror@plt+0x11a4>
  403310:	b	403430 <ferror@plt+0x12b0>
  403314:	mov	w0, w21
  403318:	bl	401c80 <dup@plt>
  40331c:	mov	w21, w0
  403320:	tbnz	w0, #31, 403420 <ferror@plt+0x12a0>
  403324:	cmp	w25, #0x0
  403328:	ccmp	w21, #0x2, #0x0, ne  // ne = any
  40332c:	b.le	403314 <ferror@plt+0x1194>
  403330:	mov	w1, #0x1                   	// #1
  403334:	mov	x0, x26
  403338:	strh	w1, [sp, #512]
  40333c:	bl	401c50 <strlen@plt>
  403340:	cmp	x0, #0x6b
  403344:	b.hi	40353c <ferror@plt+0x13bc>  // b.pmore
  403348:	mov	x1, x26
  40334c:	mov	x2, #0x6b                  	// #107
  403350:	add	x0, sp, #0x202
  403354:	bl	4020c0 <strncpy@plt>
  403358:	mov	x0, x26
  40335c:	strb	wzr, [sp, #621]
  403360:	bl	402140 <unlink@plt>
  403364:	mov	w0, #0x0                   	// #0
  403368:	bl	4020f0 <umask@plt>
  40336c:	add	x1, sp, #0x200
  403370:	mov	w20, w0
  403374:	mov	w2, #0x6e                  	// #110
  403378:	mov	w0, w21
  40337c:	bl	401d10 <bind@plt>
  403380:	tbnz	w0, #31, 403518 <ferror@plt+0x1398>
  403384:	mov	w0, w20
  403388:	bl	4020f0 <umask@plt>
  40338c:	mov	w0, w21
  403390:	mov	w1, #0x1000                	// #4096
  403394:	str	x26, [sp, #216]
  403398:	bl	401cb0 <listen@plt>
  40339c:	tbnz	w0, #31, 4034e4 <ferror@plt+0x1364>
  4033a0:	cbz	w23, 4034b4 <ferror@plt+0x1334>
  4033a4:	ldr	x20, [sp, #96]
  4033a8:	cbz	x20, 402b5c <ferror@plt+0x9dc>
  4033ac:	bl	401dc0 <getpid@plt>
  4033b0:	mov	w2, w0
  4033b4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4033b8:	add	x0, sp, #0x280
  4033bc:	add	x1, x1, #0x210
  4033c0:	bl	401d20 <sprintf@plt>
  4033c4:	mov	w0, w19
  4033c8:	mov	x1, #0x0                   	// #0
  4033cc:	bl	4020b0 <ftruncate@plt>
  4033d0:	cbz	w0, 403450 <ferror@plt+0x12d0>
  4033d4:	mov	w2, #0x5                   	// #5
  4033d8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4033dc:	mov	x0, #0x0                   	// #0
  4033e0:	add	x1, x1, #0x218
  4033e4:	bl	4020a0 <dcgettext@plt>
  4033e8:	mov	x1, x0
  4033ec:	mov	x2, x20
  4033f0:	mov	w0, #0x1                   	// #1
  4033f4:	bl	402160 <err@plt>
  4033f8:	mov	w19, #0xffffffff            	// #-1
  4033fc:	b	4031ec <ferror@plt+0x106c>
  403400:	mov	w2, #0x5                   	// #5
  403404:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403408:	mov	x0, #0x0                   	// #0
  40340c:	add	x1, x1, #0xe8
  403410:	bl	4020a0 <dcgettext@plt>
  403414:	mov	x1, x0
  403418:	mov	w0, #0x1                   	// #1
  40341c:	bl	402160 <err@plt>
  403420:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403424:	mov	w0, #0x1                   	// #1
  403428:	add	x1, x1, #0x178
  40342c:	bl	402160 <err@plt>
  403430:	tbnz	w22, #1, 4032bc <ferror@plt+0x113c>
  403434:	mov	w2, w24
  403438:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40343c:	add	x1, x1, #0x150
  403440:	mov	x0, #0x0                   	// #0
  403444:	bl	4020a0 <dcgettext@plt>
  403448:	bl	401f70 <warn@plt>
  40344c:	b	4032bc <ferror@plt+0x113c>
  403450:	add	x0, sp, #0x280
  403454:	bl	401c50 <strlen@plt>
  403458:	add	x1, sp, #0x280
  40345c:	mov	x2, x0
  403460:	mov	w0, w19
  403464:	bl	4036a0 <ferror@plt+0x1520>
  403468:	cmp	w19, #0x1
  40346c:	b.le	402b5c <ferror@plt+0x9dc>
  403470:	mov	w0, w19
  403474:	bl	401db0 <fsync@plt>
  403478:	mov	w1, w0
  40347c:	mov	w0, w19
  403480:	mov	w19, w1
  403484:	bl	401ed0 <close@plt>
  403488:	orr	w19, w19, w0
  40348c:	cbz	w19, 402b5c <ferror@plt+0x9dc>
  403490:	mov	w2, #0x5                   	// #5
  403494:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403498:	mov	x0, #0x0                   	// #0
  40349c:	add	x1, x1, #0x238
  4034a0:	bl	4020a0 <dcgettext@plt>
  4034a4:	mov	x1, x0
  4034a8:	ldr	x2, [sp, #96]
  4034ac:	mov	w0, #0x1                   	// #1
  4034b0:	bl	402160 <err@plt>
  4034b4:	mov	w1, #0x0                   	// #0
  4034b8:	mov	w0, #0x0                   	// #0
  4034bc:	bl	401cd0 <daemon@plt>
  4034c0:	cbnz	w0, 403508 <ferror@plt+0x1388>
  4034c4:	bl	401cf0 <geteuid@plt>
  4034c8:	mov	w1, w0
  4034cc:	bl	401fa0 <setreuid@plt>
  4034d0:	tbz	w0, #31, 4033a4 <ferror@plt+0x1224>
  4034d4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4034d8:	mov	w0, #0x1                   	// #1
  4034dc:	add	x1, x1, #0x200
  4034e0:	bl	402160 <err@plt>
  4034e4:	tbnz	w22, #1, 4032bc <ferror@plt+0x113c>
  4034e8:	mov	w2, #0x5                   	// #5
  4034ec:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4034f0:	mov	x0, #0x0                   	// #0
  4034f4:	add	x1, x1, #0x1d0
  4034f8:	bl	4020a0 <dcgettext@plt>
  4034fc:	mov	x1, x26
  403500:	bl	401f70 <warn@plt>
  403504:	b	4032bc <ferror@plt+0x113c>
  403508:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40350c:	mov	w0, #0x1                   	// #1
  403510:	add	x1, x1, #0x1f8
  403514:	bl	402160 <err@plt>
  403518:	tbnz	w22, #1, 4032bc <ferror@plt+0x113c>
  40351c:	mov	w2, #0x5                   	// #5
  403520:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403524:	mov	x0, #0x0                   	// #0
  403528:	add	x1, x1, #0x1b0
  40352c:	bl	4020a0 <dcgettext@plt>
  403530:	mov	x1, x26
  403534:	bl	401f70 <warn@plt>
  403538:	b	4032bc <ferror@plt+0x113c>
  40353c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403540:	adrp	x0, 406000 <ferror@plt+0x3e80>
  403544:	add	x3, x20, #0x2f0
  403548:	add	x1, x1, #0xa58
  40354c:	add	x0, x0, #0x180
  403550:	mov	w2, #0xff                  	// #255
  403554:	bl	402120 <__assert_fail@plt>
  403558:	mov	x29, #0x0                   	// #0
  40355c:	mov	x30, #0x0                   	// #0
  403560:	mov	x5, x0
  403564:	ldr	x1, [sp]
  403568:	add	x2, sp, #0x8
  40356c:	mov	x6, sp
  403570:	movz	x0, #0x0, lsl #48
  403574:	movk	x0, #0x0, lsl #32
  403578:	movk	x0, #0x40, lsl #16
  40357c:	movk	x0, #0x2190
  403580:	movz	x3, #0x0, lsl #48
  403584:	movk	x3, #0x0, lsl #32
  403588:	movk	x3, #0x40, lsl #16
  40358c:	movk	x3, #0x5960
  403590:	movz	x4, #0x0, lsl #48
  403594:	movk	x4, #0x0, lsl #32
  403598:	movk	x4, #0x40, lsl #16
  40359c:	movk	x4, #0x59e0
  4035a0:	bl	401e60 <__libc_start_main@plt>
  4035a4:	bl	401f10 <abort@plt>
  4035a8:	adrp	x0, 417000 <ferror@plt+0x14e80>
  4035ac:	ldr	x0, [x0, #4064]
  4035b0:	cbz	x0, 4035b8 <ferror@plt+0x1438>
  4035b4:	b	401ef0 <__gmon_start__@plt>
  4035b8:	ret
  4035bc:	nop
  4035c0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4035c4:	add	x0, x0, #0x310
  4035c8:	adrp	x1, 418000 <ferror@plt+0x15e80>
  4035cc:	add	x1, x1, #0x310
  4035d0:	cmp	x1, x0
  4035d4:	b.eq	4035ec <ferror@plt+0x146c>  // b.none
  4035d8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4035dc:	ldr	x1, [x1, #2576]
  4035e0:	cbz	x1, 4035ec <ferror@plt+0x146c>
  4035e4:	mov	x16, x1
  4035e8:	br	x16
  4035ec:	ret
  4035f0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4035f4:	add	x0, x0, #0x310
  4035f8:	adrp	x1, 418000 <ferror@plt+0x15e80>
  4035fc:	add	x1, x1, #0x310
  403600:	sub	x1, x1, x0
  403604:	lsr	x2, x1, #63
  403608:	add	x1, x2, x1, asr #3
  40360c:	cmp	xzr, x1, asr #1
  403610:	asr	x1, x1, #1
  403614:	b.eq	40362c <ferror@plt+0x14ac>  // b.none
  403618:	adrp	x2, 405000 <ferror@plt+0x2e80>
  40361c:	ldr	x2, [x2, #2584]
  403620:	cbz	x2, 40362c <ferror@plt+0x14ac>
  403624:	mov	x16, x2
  403628:	br	x16
  40362c:	ret
  403630:	stp	x29, x30, [sp, #-32]!
  403634:	mov	x29, sp
  403638:	str	x19, [sp, #16]
  40363c:	adrp	x19, 418000 <ferror@plt+0x15e80>
  403640:	ldrb	w0, [x19, #816]
  403644:	cbnz	w0, 403654 <ferror@plt+0x14d4>
  403648:	bl	4035c0 <ferror@plt+0x1440>
  40364c:	mov	w0, #0x1                   	// #1
  403650:	strb	w0, [x19, #816]
  403654:	ldr	x19, [sp, #16]
  403658:	ldp	x29, x30, [sp], #32
  40365c:	ret
  403660:	b	4035f0 <ferror@plt+0x1470>
  403664:	nop
  403668:	stp	x29, x30, [sp, #-32]!
  40366c:	mov	w2, #0x5                   	// #5
  403670:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403674:	mov	x29, sp
  403678:	add	x1, x1, #0xa20
  40367c:	str	x19, [sp, #16]
  403680:	mov	w19, w0
  403684:	mov	x0, #0x0                   	// #0
  403688:	bl	4020a0 <dcgettext@plt>
  40368c:	mov	x1, x0
  403690:	mov	w2, w19
  403694:	mov	w0, #0x1                   	// #1
  403698:	bl	4020d0 <errx@plt>
  40369c:	nop
  4036a0:	cbz	x2, 40378c <ferror@plt+0x160c>
  4036a4:	stp	x29, x30, [sp, #-80]!
  4036a8:	mov	x29, sp
  4036ac:	stp	x19, x20, [sp, #16]
  4036b0:	mov	x20, x1
  4036b4:	mov	x19, x2
  4036b8:	stp	x21, x22, [sp, #32]
  4036bc:	mov	w22, w0
  4036c0:	str	x23, [sp, #48]
  4036c4:	mov	x23, #0xb280                	// #45696
  4036c8:	bl	402130 <__errno_location@plt>
  4036cc:	mov	x21, x0
  4036d0:	movk	x23, #0xee6, lsl #16
  4036d4:	nop
  4036d8:	str	wzr, [x21]
  4036dc:	mov	x2, x19
  4036e0:	mov	x1, x20
  4036e4:	mov	w0, w22
  4036e8:	bl	401f00 <write@plt>
  4036ec:	cmp	x0, #0x0
  4036f0:	b.le	403720 <ferror@plt+0x15a0>
  4036f4:	subs	x19, x19, x0
  4036f8:	add	x20, x20, x0
  4036fc:	ldr	w0, [x21]
  403700:	b.eq	40373c <ferror@plt+0x15bc>  // b.none
  403704:	cmp	w0, #0xb
  403708:	b.ne	4036d8 <ferror@plt+0x1558>  // b.any
  40370c:	add	x0, sp, #0x40
  403710:	mov	x1, #0x0                   	// #0
  403714:	stp	xzr, x23, [sp, #64]
  403718:	bl	401fd0 <nanosleep@plt>
  40371c:	b	4036d8 <ferror@plt+0x1558>
  403720:	ldr	w1, [x21]
  403724:	cmp	w1, #0x4
  403728:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  40372c:	b.ne	403774 <ferror@plt+0x15f4>  // b.any
  403730:	cmp	w1, #0xb
  403734:	b.ne	4036d8 <ferror@plt+0x1558>  // b.any
  403738:	b	40370c <ferror@plt+0x158c>
  40373c:	cmp	w0, #0xb
  403740:	b.ne	40375c <ferror@plt+0x15dc>  // b.any
  403744:	mov	x2, #0xb280                	// #45696
  403748:	add	x0, sp, #0x40
  40374c:	movk	x2, #0xee6, lsl #16
  403750:	mov	x1, #0x0                   	// #0
  403754:	stp	xzr, x2, [sp, #64]
  403758:	bl	401fd0 <nanosleep@plt>
  40375c:	mov	w0, #0x0                   	// #0
  403760:	ldp	x19, x20, [sp, #16]
  403764:	ldp	x21, x22, [sp, #32]
  403768:	ldr	x23, [sp, #48]
  40376c:	ldp	x29, x30, [sp], #80
  403770:	ret
  403774:	mov	w0, #0xffffffff            	// #-1
  403778:	ldp	x19, x20, [sp, #16]
  40377c:	ldp	x21, x22, [sp, #32]
  403780:	ldr	x23, [sp, #48]
  403784:	ldp	x29, x30, [sp], #80
  403788:	ret
  40378c:	mov	w0, #0x0                   	// #0
  403790:	ret
  403794:	nop
  403798:	stp	x29, x30, [sp, #-80]!
  40379c:	mov	x29, sp
  4037a0:	stp	x19, x20, [sp, #16]
  4037a4:	mov	x20, x1
  4037a8:	mov	x19, x2
  4037ac:	stp	x21, x22, [sp, #32]
  4037b0:	mov	w22, w0
  4037b4:	mov	x0, x1
  4037b8:	mov	w1, #0x0                   	// #0
  4037bc:	bl	401e80 <memset@plt>
  4037c0:	cbz	x19, 40387c <ferror@plt+0x16fc>
  4037c4:	stp	x23, x24, [sp, #48]
  4037c8:	mov	x24, #0xb280                	// #45696
  4037cc:	mov	w23, #0x0                   	// #0
  4037d0:	mov	x21, #0x0                   	// #0
  4037d4:	movk	x24, #0xee6, lsl #16
  4037d8:	mov	x2, x19
  4037dc:	mov	x1, x20
  4037e0:	mov	w0, w22
  4037e4:	bl	402090 <read@plt>
  4037e8:	cmp	x0, #0x0
  4037ec:	b.le	40381c <ferror@plt+0x169c>
  4037f0:	add	x20, x20, x0
  4037f4:	add	x21, x21, x0
  4037f8:	subs	x19, x19, x0
  4037fc:	b.eq	403874 <ferror@plt+0x16f4>  // b.none
  403800:	mov	x2, x19
  403804:	mov	x1, x20
  403808:	mov	w0, w22
  40380c:	mov	w23, #0x0                   	// #0
  403810:	bl	402090 <read@plt>
  403814:	cmp	x0, #0x0
  403818:	b.gt	4037f0 <ferror@plt+0x1670>
  40381c:	b.eq	40383c <ferror@plt+0x16bc>  // b.none
  403820:	bl	402130 <__errno_location@plt>
  403824:	ldr	w0, [x0]
  403828:	cmp	w0, #0xb
  40382c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  403830:	b.ne	40383c <ferror@plt+0x16bc>  // b.any
  403834:	cmp	w23, #0x4
  403838:	b.le	40385c <ferror@plt+0x16dc>
  40383c:	ldp	x23, x24, [sp, #48]
  403840:	cmp	x21, #0x0
  403844:	csinv	x21, x21, xzr, ne  // ne = any
  403848:	mov	x0, x21
  40384c:	ldp	x19, x20, [sp, #16]
  403850:	ldp	x21, x22, [sp, #32]
  403854:	ldp	x29, x30, [sp], #80
  403858:	ret
  40385c:	add	w23, w23, #0x1
  403860:	add	x0, sp, #0x40
  403864:	mov	x1, #0x0                   	// #0
  403868:	stp	xzr, x24, [sp, #64]
  40386c:	bl	401fd0 <nanosleep@plt>
  403870:	b	4037d8 <ferror@plt+0x1658>
  403874:	ldp	x23, x24, [sp, #48]
  403878:	b	403848 <ferror@plt+0x16c8>
  40387c:	mov	x21, #0x0                   	// #0
  403880:	b	403848 <ferror@plt+0x16c8>
  403884:	nop
  403888:	stp	x29, x30, [sp, #-208]!
  40388c:	cmp	x4, #0x0
  403890:	mov	x29, sp
  403894:	stp	x25, x26, [sp, #64]
  403898:	sub	w26, w1, #0x4
  40389c:	mov	x25, x5
  4038a0:	str	wzr, [sp, #84]
  4038a4:	ccmp	w26, #0x1, #0x2, eq  // eq = none
  4038a8:	b.ls	403b08 <ferror@plt+0x1988>  // b.plast
  4038ac:	stp	x19, x20, [sp, #16]
  4038b0:	mov	w20, w1
  4038b4:	mov	w1, #0x1                   	// #1
  4038b8:	stp	x21, x22, [sp, #32]
  4038bc:	mov	x22, x4
  4038c0:	mov	x21, x0
  4038c4:	mov	w0, w1
  4038c8:	stp	x23, x24, [sp, #48]
  4038cc:	mov	x23, x2
  4038d0:	mov	x24, x3
  4038d4:	mov	w2, #0x0                   	// #0
  4038d8:	bl	402050 <socket@plt>
  4038dc:	mov	w19, w0
  4038e0:	tbnz	w0, #31, 403a80 <ferror@plt+0x1900>
  4038e4:	mov	w1, #0x1                   	// #1
  4038e8:	mov	x0, x21
  4038ec:	strh	w1, [sp, #96]
  4038f0:	bl	401c50 <strlen@plt>
  4038f4:	cmp	x0, #0x6b
  4038f8:	b.hi	403b3c <ferror@plt+0x19bc>  // b.pmore
  4038fc:	mov	x1, x21
  403900:	mov	x2, #0x6b                  	// #107
  403904:	add	x0, sp, #0x62
  403908:	bl	4020c0 <strncpy@plt>
  40390c:	add	x1, sp, #0x60
  403910:	mov	w0, w19
  403914:	mov	w2, #0x6e                  	// #110
  403918:	strb	wzr, [sp, #205]
  40391c:	bl	401ff0 <connect@plt>
  403920:	tbnz	w0, #31, 403ab4 <ferror@plt+0x1934>
  403924:	cmp	w20, #0x5
  403928:	b.eq	403a0c <ferror@plt+0x188c>  // b.none
  40392c:	strb	w20, [sp, #88]
  403930:	cmp	w26, #0x1
  403934:	mov	x2, #0x1                   	// #1
  403938:	b.hi	403948 <ferror@plt+0x17c8>  // b.pmore
  40393c:	ldr	w0, [x22]
  403940:	mov	x2, #0x5                   	// #5
  403944:	stur	w0, [sp, #89]
  403948:	add	x1, sp, #0x58
  40394c:	mov	w0, w19
  403950:	bl	4036a0 <ferror@plt+0x1520>
  403954:	tbnz	w0, #31, 403a60 <ferror@plt+0x18e0>
  403958:	add	x1, sp, #0x54
  40395c:	mov	w0, w19
  403960:	mov	x2, #0x4                   	// #4
  403964:	bl	403798 <ferror@plt+0x1618>
  403968:	tbnz	x0, #63, 403ad4 <ferror@plt+0x1954>
  40396c:	ldr	w0, [sp, #84]
  403970:	tbnz	w0, #31, 403a28 <ferror@plt+0x18a8>
  403974:	cmp	x24, w0, sxtw
  403978:	sxtw	x2, w0
  40397c:	b.cc	403a28 <ferror@plt+0x18a8>  // b.lo, b.ul, b.last
  403980:	mov	x1, x23
  403984:	mov	w0, w19
  403988:	bl	403798 <ferror@plt+0x1618>
  40398c:	cmp	x0, #0x0
  403990:	mov	x21, x0
  403994:	cset	w0, gt
  403998:	cmp	w0, #0x0
  40399c:	ccmp	w20, #0x4, #0x0, ne  // ne = any
  4039a0:	b.eq	4039e8 <ferror@plt+0x1868>  // b.none
  4039a4:	cmp	w0, #0x0
  4039a8:	ccmp	w20, #0x5, #0x0, ne  // ne = any
  4039ac:	b.ne	4039c4 <ferror@plt+0x1844>  // b.any
  4039b0:	ldr	w0, [sp, #84]
  4039b4:	cmp	w0, #0x3
  4039b8:	b.le	403a00 <ferror@plt+0x1880>
  4039bc:	ldr	w0, [x22]
  4039c0:	str	w0, [x23]
  4039c4:	mov	w0, w19
  4039c8:	bl	401ed0 <close@plt>
  4039cc:	mov	w0, w21
  4039d0:	ldp	x19, x20, [sp, #16]
  4039d4:	ldp	x21, x22, [sp, #32]
  4039d8:	ldp	x23, x24, [sp, #48]
  4039dc:	ldp	x25, x26, [sp, #64]
  4039e0:	ldp	x29, x30, [sp], #208
  4039e4:	ret
  4039e8:	ldr	w0, [sp, #84]
  4039ec:	cmp	w0, #0x13
  4039f0:	b.le	403a00 <ferror@plt+0x1880>
  4039f4:	ldr	w0, [x22]
  4039f8:	str	w0, [x23, #16]
  4039fc:	b	4039c4 <ferror@plt+0x1844>
  403a00:	mov	w0, #0xffffffff            	// #-1
  403a04:	str	w0, [x22]
  403a08:	b	4039c4 <ferror@plt+0x1844>
  403a0c:	ldrsw	x1, [x22]
  403a10:	sub	x0, x24, #0x4
  403a14:	cmp	x0, x1, lsl #4
  403a18:	b.cs	40392c <ferror@plt+0x17ac>  // b.hs, b.nlast
  403a1c:	lsr	x0, x0, #4
  403a20:	str	w0, [x22]
  403a24:	b	40392c <ferror@plt+0x17ac>
  403a28:	cbz	x25, 403a44 <ferror@plt+0x18c4>
  403a2c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403a30:	mov	w2, #0x5                   	// #5
  403a34:	add	x1, x1, #0xac0
  403a38:	mov	x0, #0x0                   	// #0
  403a3c:	bl	4020a0 <dcgettext@plt>
  403a40:	str	x0, [x25]
  403a44:	mov	w0, w19
  403a48:	bl	401ed0 <close@plt>
  403a4c:	mov	w0, #0xffffffff            	// #-1
  403a50:	ldp	x19, x20, [sp, #16]
  403a54:	ldp	x21, x22, [sp, #32]
  403a58:	ldp	x23, x24, [sp, #48]
  403a5c:	b	4039dc <ferror@plt+0x185c>
  403a60:	cbz	x25, 403a44 <ferror@plt+0x18c4>
  403a64:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403a68:	mov	w2, #0x5                   	// #5
  403a6c:	add	x1, x1, #0xaa8
  403a70:	mov	x0, #0x0                   	// #0
  403a74:	bl	4020a0 <dcgettext@plt>
  403a78:	str	x0, [x25]
  403a7c:	b	403a44 <ferror@plt+0x18c4>
  403a80:	cbz	x25, 403af4 <ferror@plt+0x1974>
  403a84:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403a88:	mov	w2, #0x5                   	// #5
  403a8c:	add	x1, x1, #0x2e0
  403a90:	mov	x0, #0x0                   	// #0
  403a94:	bl	4020a0 <dcgettext@plt>
  403a98:	mov	x1, x0
  403a9c:	mov	w0, #0xffffffff            	// #-1
  403aa0:	ldp	x19, x20, [sp, #16]
  403aa4:	ldp	x21, x22, [sp, #32]
  403aa8:	ldp	x23, x24, [sp, #48]
  403aac:	str	x1, [x25]
  403ab0:	b	4039dc <ferror@plt+0x185c>
  403ab4:	cbz	x25, 403a44 <ferror@plt+0x18c4>
  403ab8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403abc:	mov	w2, #0x5                   	// #5
  403ac0:	add	x1, x1, #0xaa0
  403ac4:	mov	x0, #0x0                   	// #0
  403ac8:	bl	4020a0 <dcgettext@plt>
  403acc:	str	x0, [x25]
  403ad0:	b	403a44 <ferror@plt+0x18c4>
  403ad4:	cbz	x25, 403a44 <ferror@plt+0x18c4>
  403ad8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403adc:	mov	w2, #0x5                   	// #5
  403ae0:	add	x1, x1, #0xab0
  403ae4:	mov	x0, #0x0                   	// #0
  403ae8:	bl	4020a0 <dcgettext@plt>
  403aec:	str	x0, [x25]
  403af0:	b	403a44 <ferror@plt+0x18c4>
  403af4:	mov	w0, #0xffffffff            	// #-1
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldp	x21, x22, [sp, #32]
  403b00:	ldp	x23, x24, [sp, #48]
  403b04:	b	4039dc <ferror@plt+0x185c>
  403b08:	cbz	x5, 403b24 <ferror@plt+0x19a4>
  403b0c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	add	x1, x1, #0xa48
  403b18:	mov	x0, #0x0                   	// #0
  403b1c:	bl	4020a0 <dcgettext@plt>
  403b20:	str	x0, [x25]
  403b24:	bl	402130 <__errno_location@plt>
  403b28:	mov	x1, x0
  403b2c:	mov	w2, #0x16                  	// #22
  403b30:	mov	w0, #0xffffffff            	// #-1
  403b34:	str	w2, [x1]
  403b38:	b	4039dc <ferror@plt+0x185c>
  403b3c:	adrp	x3, 406000 <ferror@plt+0x3e80>
  403b40:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403b44:	adrp	x0, 405000 <ferror@plt+0x2e80>
  403b48:	add	x3, x3, #0x4e0
  403b4c:	add	x1, x1, #0xa58
  403b50:	add	x0, x0, #0xa70
  403b54:	mov	w2, #0x79                  	// #121
  403b58:	bl	402120 <__assert_fail@plt>
  403b5c:	nop
  403b60:	ldr	w0, [x1, #8]
  403b64:	cmn	w0, #0x2
  403b68:	b.eq	403b70 <ferror@plt+0x19f0>  // b.none
  403b6c:	ret
  403b70:	stp	x29, x30, [sp, #-16]!
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403b7c:	mov	x29, sp
  403b80:	add	x1, x1, #0xad8
  403b84:	mov	x0, #0x0                   	// #0
  403b88:	bl	4020a0 <dcgettext@plt>
  403b8c:	mov	x1, x0
  403b90:	mov	w0, #0x1                   	// #1
  403b94:	bl	4020d0 <errx@plt>
  403b98:	stp	x29, x30, [sp, #-32]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	mov	x20, x1
  403ba8:	mov	w19, w2
  403bac:	cbz	x0, 403bb4 <ferror@plt+0x1a34>
  403bb0:	bl	402140 <unlink@plt>
  403bb4:	ldr	x0, [x20]
  403bb8:	cbz	x0, 403bc0 <ferror@plt+0x1a40>
  403bbc:	bl	402140 <unlink@plt>
  403bc0:	mov	w0, w19
  403bc4:	bl	401c70 <exit@plt>
  403bc8:	stp	x29, x30, [sp, #-32]!
  403bcc:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403bd0:	mov	x29, sp
  403bd4:	stp	x19, x20, [sp, #16]
  403bd8:	ldr	x20, [x0, #800]
  403bdc:	bl	402130 <__errno_location@plt>
  403be0:	mov	x19, x0
  403be4:	mov	x0, x20
  403be8:	str	wzr, [x19]
  403bec:	bl	402180 <ferror@plt>
  403bf0:	cbz	w0, 403c90 <ferror@plt+0x1b10>
  403bf4:	ldr	w0, [x19]
  403bf8:	cmp	w0, #0x9
  403bfc:	b.ne	403c40 <ferror@plt+0x1ac0>  // b.any
  403c00:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403c04:	ldr	x20, [x0, #784]
  403c08:	str	wzr, [x19]
  403c0c:	mov	x0, x20
  403c10:	bl	402180 <ferror@plt>
  403c14:	cbnz	w0, 403c28 <ferror@plt+0x1aa8>
  403c18:	mov	x0, x20
  403c1c:	bl	402060 <fflush@plt>
  403c20:	cbz	w0, 403c70 <ferror@plt+0x1af0>
  403c24:	nop
  403c28:	ldr	w0, [x19]
  403c2c:	cmp	w0, #0x9
  403c30:	b.ne	403c68 <ferror@plt+0x1ae8>  // b.any
  403c34:	ldp	x19, x20, [sp, #16]
  403c38:	ldp	x29, x30, [sp], #32
  403c3c:	ret
  403c40:	cmp	w0, #0x20
  403c44:	b.eq	403c00 <ferror@plt+0x1a80>  // b.none
  403c48:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403c4c:	mov	w2, #0x5                   	// #5
  403c50:	add	x1, x1, #0xae8
  403c54:	cbz	w0, 403cbc <ferror@plt+0x1b3c>
  403c58:	mov	x0, #0x0                   	// #0
  403c5c:	bl	4020a0 <dcgettext@plt>
  403c60:	bl	401f70 <warn@plt>
  403c64:	nop
  403c68:	mov	w0, #0x1                   	// #1
  403c6c:	bl	401c30 <_exit@plt>
  403c70:	mov	x0, x20
  403c74:	bl	401da0 <fileno@plt>
  403c78:	tbnz	w0, #31, 403c28 <ferror@plt+0x1aa8>
  403c7c:	bl	401c80 <dup@plt>
  403c80:	tbnz	w0, #31, 403c28 <ferror@plt+0x1aa8>
  403c84:	bl	401ed0 <close@plt>
  403c88:	cbz	w0, 403c34 <ferror@plt+0x1ab4>
  403c8c:	b	403c28 <ferror@plt+0x1aa8>
  403c90:	mov	x0, x20
  403c94:	bl	402060 <fflush@plt>
  403c98:	cbnz	w0, 403bf4 <ferror@plt+0x1a74>
  403c9c:	mov	x0, x20
  403ca0:	bl	401da0 <fileno@plt>
  403ca4:	tbnz	w0, #31, 403bf4 <ferror@plt+0x1a74>
  403ca8:	bl	401c80 <dup@plt>
  403cac:	tbnz	w0, #31, 403bf4 <ferror@plt+0x1a74>
  403cb0:	bl	401ed0 <close@plt>
  403cb4:	cbz	w0, 403c00 <ferror@plt+0x1a80>
  403cb8:	b	403bf4 <ferror@plt+0x1a74>
  403cbc:	mov	x0, #0x0                   	// #0
  403cc0:	bl	4020a0 <dcgettext@plt>
  403cc4:	bl	402080 <warnx@plt>
  403cc8:	b	403c68 <ferror@plt+0x1ae8>
  403ccc:	nop
  403cd0:	stp	x29, x30, [sp, #-176]!
  403cd4:	mov	x1, #0x0                   	// #0
  403cd8:	mov	x29, sp
  403cdc:	str	x19, [sp, #16]
  403ce0:	mov	x19, x0
  403ce4:	add	x0, sp, #0x30
  403ce8:	bl	401e90 <gettimeofday@plt>
  403cec:	cbz	w0, 403d08 <ferror@plt+0x1b88>
  403cf0:	bl	402130 <__errno_location@plt>
  403cf4:	ldr	w0, [x0]
  403cf8:	neg	w0, w0
  403cfc:	ldr	x19, [sp, #16]
  403d00:	ldp	x29, x30, [sp], #176
  403d04:	ret
  403d08:	add	x1, sp, #0x20
  403d0c:	mov	w0, #0x7                   	// #7
  403d10:	bl	401d60 <clock_gettime@plt>
  403d14:	cbnz	w0, 403d68 <ferror@plt+0x1be8>
  403d18:	ldp	x5, x4, [sp, #32]
  403d1c:	mov	x2, #0xf7cf                	// #63439
  403d20:	movk	x2, #0xe353, lsl #16
  403d24:	movk	x2, #0x9ba5, lsl #32
  403d28:	movk	x2, #0x20c4, lsl #48
  403d2c:	ldp	x3, x1, [sp, #48]
  403d30:	smulh	x2, x4, x2
  403d34:	asr	x2, x2, #7
  403d38:	sub	x2, x2, x4, asr #63
  403d3c:	sub	x3, x3, x5
  403d40:	sub	x1, x1, x2
  403d44:	stp	x3, x1, [x19]
  403d48:	tbz	x1, #63, 403cfc <ferror@plt+0x1b7c>
  403d4c:	add	x1, x1, #0xf4, lsl #12
  403d50:	sub	x3, x3, #0x1
  403d54:	add	x1, x1, #0x240
  403d58:	stp	x3, x1, [x19]
  403d5c:	ldr	x19, [sp, #16]
  403d60:	ldp	x29, x30, [sp], #176
  403d64:	ret
  403d68:	add	x0, sp, #0x40
  403d6c:	bl	401d00 <sysinfo@plt>
  403d70:	cbnz	w0, 403cf0 <ferror@plt+0x1b70>
  403d74:	ldr	x1, [sp, #48]
  403d78:	ldr	x2, [sp, #64]
  403d7c:	sub	x1, x1, x2
  403d80:	stp	x1, xzr, [x19]
  403d84:	ldr	x19, [sp, #16]
  403d88:	ldp	x29, x30, [sp], #176
  403d8c:	ret
  403d90:	stp	x29, x30, [sp, #-48]!
  403d94:	mov	x29, sp
  403d98:	add	x1, sp, #0x20
  403d9c:	str	x19, [sp, #16]
  403da0:	mov	x19, x0
  403da4:	mov	w0, #0x4                   	// #4
  403da8:	bl	401d60 <clock_gettime@plt>
  403dac:	cbnz	w0, 403dd4 <ferror@plt+0x1c54>
  403db0:	ldp	x3, x2, [sp, #32]
  403db4:	mov	x1, #0xf7cf                	// #63439
  403db8:	movk	x1, #0xe353, lsl #16
  403dbc:	movk	x1, #0x9ba5, lsl #32
  403dc0:	movk	x1, #0x20c4, lsl #48
  403dc4:	smulh	x1, x2, x1
  403dc8:	asr	x1, x1, #7
  403dcc:	sub	x1, x1, x2, asr #63
  403dd0:	stp	x3, x1, [x19]
  403dd4:	ldr	x19, [sp, #16]
  403dd8:	ldp	x29, x30, [sp], #48
  403ddc:	ret
  403de0:	stp	x29, x30, [sp, #-224]!
  403de4:	mov	x3, #0xd70b                	// #55051
  403de8:	movk	x3, #0x70a3, lsl #16
  403dec:	mov	x29, sp
  403df0:	stp	x19, x20, [sp, #16]
  403df4:	mov	x19, x2
  403df8:	movk	x3, #0xa3d, lsl #32
  403dfc:	ldp	x2, x4, [x1, #16]
  403e00:	movk	x3, #0xa3d7, lsl #48
  403e04:	mov	x20, x0
  403e08:	smulh	x1, x2, x3
  403e0c:	add	x1, x1, x2
  403e10:	asr	x1, x1, #6
  403e14:	sub	x1, x1, x2, asr #63
  403e18:	str	x1, [sp, #40]
  403e1c:	cbz	x2, 403e6c <ferror@plt+0x1cec>
  403e20:	add	x3, x1, x1, lsl #1
  403e24:	mov	x0, #0x9680                	// #38528
  403e28:	movk	x0, #0x98, lsl #16
  403e2c:	add	x3, x1, x3, lsl #3
  403e30:	sub	x3, x2, x3, lsl #2
  403e34:	mul	x3, x3, x0
  403e38:	lsl	x1, x4, #5
  403e3c:	add	x0, sp, #0x50
  403e40:	sub	x1, x1, x4
  403e44:	stp	x3, x2, [sp, #48]
  403e48:	add	x1, x4, x1, lsl #2
  403e4c:	lsl	x1, x1, #3
  403e50:	str	x1, [sp, #64]
  403e54:	bl	401e30 <sigemptyset@plt>
  403e58:	cbz	w0, 403e78 <ferror@plt+0x1cf8>
  403e5c:	mov	w0, #0x1                   	// #1
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	ldp	x29, x30, [sp], #224
  403e68:	ret
  403e6c:	mov	x3, #0x9680                	// #38528
  403e70:	movk	x3, #0x98, lsl #16
  403e74:	b	403e38 <ferror@plt+0x1cb8>
  403e78:	mov	w3, #0x4                   	// #4
  403e7c:	add	x1, sp, #0x48
  403e80:	mov	x2, #0x0                   	// #0
  403e84:	mov	w0, #0xe                   	// #14
  403e88:	str	x19, [sp, #72]
  403e8c:	str	w3, [sp, #208]
  403e90:	bl	401ee0 <sigaction@plt>
  403e94:	cbnz	w0, 403e5c <ferror@plt+0x1cdc>
  403e98:	adrp	x1, 418000 <ferror@plt+0x15e80>
  403e9c:	mov	x2, x20
  403ea0:	add	x1, x1, #0x2c8
  403ea4:	mov	w0, #0x1                   	// #1
  403ea8:	bl	401f20 <timer_create@plt>
  403eac:	cbnz	w0, 403e5c <ferror@plt+0x1cdc>
  403eb0:	ldr	x0, [x20]
  403eb4:	add	x2, sp, #0x28
  403eb8:	mov	x3, #0x0                   	// #0
  403ebc:	mov	w1, #0x0                   	// #0
  403ec0:	bl	401dd0 <timer_settime@plt>
  403ec4:	cmp	w0, #0x0
  403ec8:	cset	w0, ne  // ne = any
  403ecc:	ldp	x19, x20, [sp, #16]
  403ed0:	ldp	x29, x30, [sp], #224
  403ed4:	ret
  403ed8:	ldr	x0, [x0]
  403edc:	b	401fc0 <timer_delete@plt>
  403ee0:	str	xzr, [x1]
  403ee4:	mov	x2, x0
  403ee8:	cbz	x0, 403f60 <ferror@plt+0x1de0>
  403eec:	ldrsb	w3, [x0]
  403ef0:	cmp	w3, #0x2f
  403ef4:	b.ne	403f4c <ferror@plt+0x1dcc>  // b.any
  403ef8:	ldrsb	w3, [x2, #1]
  403efc:	mov	x0, x2
  403f00:	add	x2, x2, #0x1
  403f04:	cmp	w3, #0x2f
  403f08:	b.eq	403ef8 <ferror@plt+0x1d78>  // b.none
  403f0c:	mov	x3, #0x1                   	// #1
  403f10:	str	x3, [x1]
  403f14:	ldrsb	w3, [x0, #1]
  403f18:	cmp	w3, #0x2f
  403f1c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403f20:	b.eq	403f48 <ferror@plt+0x1dc8>  // b.none
  403f24:	sub	x2, x2, #0x1
  403f28:	mov	x3, #0x2                   	// #2
  403f2c:	nop
  403f30:	str	x3, [x1]
  403f34:	ldrsb	w4, [x2, x3]
  403f38:	add	x3, x3, #0x1
  403f3c:	cmp	w4, #0x2f
  403f40:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403f44:	b.ne	403f30 <ferror@plt+0x1db0>  // b.any
  403f48:	ret
  403f4c:	mov	x0, #0x0                   	// #0
  403f50:	cbz	w3, 403f48 <ferror@plt+0x1dc8>
  403f54:	mov	x0, x2
  403f58:	add	x2, x2, #0x1
  403f5c:	b	403f0c <ferror@plt+0x1d8c>
  403f60:	mov	x0, #0x0                   	// #0
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-48]!
  403f6c:	mov	x29, sp
  403f70:	stp	x19, x20, [sp, #16]
  403f74:	mov	x20, x0
  403f78:	mov	w19, #0x0                   	// #0
  403f7c:	str	x21, [sp, #32]
  403f80:	mov	x21, x1
  403f84:	ldrsb	w1, [x0]
  403f88:	mov	x0, #0x0                   	// #0
  403f8c:	cbz	w1, 403fb4 <ferror@plt+0x1e34>
  403f90:	cmp	w1, #0x5c
  403f94:	b.eq	403fc4 <ferror@plt+0x1e44>  // b.none
  403f98:	mov	x0, x21
  403f9c:	bl	402020 <strchr@plt>
  403fa0:	cbnz	x0, 403ff0 <ferror@plt+0x1e70>
  403fa4:	add	w19, w19, #0x1
  403fa8:	sxtw	x0, w19
  403fac:	ldrsb	w1, [x20, w19, sxtw]
  403fb0:	cbnz	w1, 403f90 <ferror@plt+0x1e10>
  403fb4:	ldp	x19, x20, [sp, #16]
  403fb8:	ldr	x21, [sp, #32]
  403fbc:	ldp	x29, x30, [sp], #48
  403fc0:	ret
  403fc4:	add	w0, w19, #0x1
  403fc8:	ldrsb	w0, [x20, w0, sxtw]
  403fcc:	cbz	w0, 403ff0 <ferror@plt+0x1e70>
  403fd0:	add	w19, w19, #0x2
  403fd4:	sxtw	x0, w19
  403fd8:	ldrsb	w1, [x20, w19, sxtw]
  403fdc:	cbnz	w1, 403f90 <ferror@plt+0x1e10>
  403fe0:	ldp	x19, x20, [sp, #16]
  403fe4:	ldr	x21, [sp, #32]
  403fe8:	ldp	x29, x30, [sp], #48
  403fec:	ret
  403ff0:	sxtw	x0, w19
  403ff4:	ldp	x19, x20, [sp, #16]
  403ff8:	ldr	x21, [sp, #32]
  403ffc:	ldp	x29, x30, [sp], #48
  404000:	ret
  404004:	nop
  404008:	stp	x29, x30, [sp, #-80]!
  40400c:	mov	x29, sp
  404010:	stp	x19, x20, [sp, #16]
  404014:	mov	x19, x0
  404018:	stp	x21, x22, [sp, #32]
  40401c:	mov	x22, x1
  404020:	mov	w21, w2
  404024:	str	x23, [sp, #48]
  404028:	adrp	x23, 418000 <ferror@plt+0x15e80>
  40402c:	str	xzr, [sp, #72]
  404030:	bl	402130 <__errno_location@plt>
  404034:	str	wzr, [x0]
  404038:	cbz	x19, 40404c <ferror@plt+0x1ecc>
  40403c:	mov	x20, x0
  404040:	ldrsb	w0, [x19]
  404044:	adrp	x23, 418000 <ferror@plt+0x15e80>
  404048:	cbnz	w0, 404064 <ferror@plt+0x1ee4>
  40404c:	ldr	w0, [x23, #776]
  404050:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404054:	mov	x3, x19
  404058:	mov	x2, x22
  40405c:	add	x1, x1, #0x7e0
  404060:	bl	4020d0 <errx@plt>
  404064:	add	x1, sp, #0x48
  404068:	mov	w2, w21
  40406c:	mov	x0, x19
  404070:	mov	w3, #0x0                   	// #0
  404074:	bl	401eb0 <__strtoul_internal@plt>
  404078:	ldr	w1, [x20]
  40407c:	cbnz	w1, 4040ac <ferror@plt+0x1f2c>
  404080:	ldr	x1, [sp, #72]
  404084:	cmp	x1, x19
  404088:	b.eq	40404c <ferror@plt+0x1ecc>  // b.none
  40408c:	cbz	x1, 404098 <ferror@plt+0x1f18>
  404090:	ldrsb	w1, [x1]
  404094:	cbnz	w1, 40404c <ferror@plt+0x1ecc>
  404098:	ldp	x19, x20, [sp, #16]
  40409c:	ldp	x21, x22, [sp, #32]
  4040a0:	ldr	x23, [sp, #48]
  4040a4:	ldp	x29, x30, [sp], #80
  4040a8:	ret
  4040ac:	ldr	w0, [x23, #776]
  4040b0:	cmp	w1, #0x22
  4040b4:	b.ne	40404c <ferror@plt+0x1ecc>  // b.any
  4040b8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4040bc:	mov	x3, x19
  4040c0:	mov	x2, x22
  4040c4:	add	x1, x1, #0x7e0
  4040c8:	bl	402160 <err@plt>
  4040cc:	nop
  4040d0:	stp	x29, x30, [sp, #-32]!
  4040d4:	mov	x29, sp
  4040d8:	stp	x19, x20, [sp, #16]
  4040dc:	mov	x19, x1
  4040e0:	mov	x20, x0
  4040e4:	bl	402130 <__errno_location@plt>
  4040e8:	mov	x4, x0
  4040ec:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4040f0:	mov	w5, #0x22                  	// #34
  4040f4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4040f8:	mov	x3, x20
  4040fc:	ldr	w0, [x0, #776]
  404100:	mov	x2, x19
  404104:	str	w5, [x4]
  404108:	add	x1, x1, #0x7e0
  40410c:	bl	402160 <err@plt>
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	mov	x29, sp
  404118:	stp	x19, x20, [sp, #16]
  40411c:	mov	x20, x1
  404120:	mov	x19, x0
  404124:	bl	404008 <ferror@plt+0x1e88>
  404128:	mov	x1, #0xffffffff            	// #4294967295
  40412c:	cmp	x0, x1
  404130:	b.hi	404140 <ferror@plt+0x1fc0>  // b.pmore
  404134:	ldp	x19, x20, [sp, #16]
  404138:	ldp	x29, x30, [sp], #32
  40413c:	ret
  404140:	mov	x1, x20
  404144:	mov	x0, x19
  404148:	bl	4040d0 <ferror@plt+0x1f50>
  40414c:	nop
  404150:	adrp	x1, 418000 <ferror@plt+0x15e80>
  404154:	str	w0, [x1, #776]
  404158:	ret
  40415c:	nop
  404160:	stp	x29, x30, [sp, #-128]!
  404164:	mov	x29, sp
  404168:	stp	x19, x20, [sp, #16]
  40416c:	mov	x20, x0
  404170:	stp	x21, x22, [sp, #32]
  404174:	mov	x22, x1
  404178:	stp	x23, x24, [sp, #48]
  40417c:	mov	x23, x2
  404180:	str	xzr, [x1]
  404184:	bl	402130 <__errno_location@plt>
  404188:	mov	x21, x0
  40418c:	cbz	x20, 404420 <ferror@plt+0x22a0>
  404190:	ldrsb	w19, [x20]
  404194:	cbz	w19, 404420 <ferror@plt+0x22a0>
  404198:	bl	401f80 <__ctype_b_loc@plt>
  40419c:	mov	x24, x0
  4041a0:	mov	x2, x20
  4041a4:	ldr	x0, [x0]
  4041a8:	b	4041b0 <ferror@plt+0x2030>
  4041ac:	ldrsb	w19, [x2, #1]!
  4041b0:	ubfiz	x1, x19, #1, #8
  4041b4:	ldrh	w1, [x0, x1]
  4041b8:	tbnz	w1, #13, 4041ac <ferror@plt+0x202c>
  4041bc:	cmp	w19, #0x2d
  4041c0:	b.eq	404420 <ferror@plt+0x22a0>  // b.none
  4041c4:	stp	x25, x26, [sp, #64]
  4041c8:	mov	x0, x20
  4041cc:	mov	w3, #0x0                   	// #0
  4041d0:	stp	x27, x28, [sp, #80]
  4041d4:	add	x27, sp, #0x78
  4041d8:	mov	x1, x27
  4041dc:	str	wzr, [x21]
  4041e0:	mov	w2, #0x0                   	// #0
  4041e4:	str	xzr, [sp, #120]
  4041e8:	bl	401eb0 <__strtoul_internal@plt>
  4041ec:	mov	x25, x0
  4041f0:	ldr	x28, [sp, #120]
  4041f4:	ldr	w0, [x21]
  4041f8:	cmp	x28, x20
  4041fc:	b.eq	404410 <ferror@plt+0x2290>  // b.none
  404200:	cbnz	w0, 404440 <ferror@plt+0x22c0>
  404204:	cbz	x28, 4044b4 <ferror@plt+0x2334>
  404208:	ldrsb	w0, [x28]
  40420c:	mov	w20, #0x0                   	// #0
  404210:	mov	x26, #0x0                   	// #0
  404214:	cbz	w0, 4044b4 <ferror@plt+0x2334>
  404218:	ldrsb	w0, [x28, #1]
  40421c:	cmp	w0, #0x69
  404220:	b.eq	4042cc <ferror@plt+0x214c>  // b.none
  404224:	and	w1, w0, #0xffffffdf
  404228:	cmp	w1, #0x42
  40422c:	b.ne	4044a4 <ferror@plt+0x2324>  // b.any
  404230:	ldrsb	w0, [x28, #2]
  404234:	cbz	w0, 4044ec <ferror@plt+0x236c>
  404238:	bl	401d90 <localeconv@plt>
  40423c:	cbz	x0, 404418 <ferror@plt+0x2298>
  404240:	ldr	x1, [x0]
  404244:	cbz	x1, 404418 <ferror@plt+0x2298>
  404248:	mov	x0, x1
  40424c:	str	x1, [sp, #104]
  404250:	bl	401c50 <strlen@plt>
  404254:	mov	x19, x0
  404258:	cbnz	x26, 404418 <ferror@plt+0x2298>
  40425c:	ldrsb	w0, [x28]
  404260:	cbz	w0, 404418 <ferror@plt+0x2298>
  404264:	ldr	x1, [sp, #104]
  404268:	mov	x2, x19
  40426c:	mov	x0, x1
  404270:	mov	x1, x28
  404274:	bl	401e40 <strncmp@plt>
  404278:	cbnz	w0, 404418 <ferror@plt+0x2298>
  40427c:	ldrsb	w4, [x28, x19]
  404280:	add	x1, x28, x19
  404284:	cmp	w4, #0x30
  404288:	b.ne	4044c8 <ferror@plt+0x2348>  // b.any
  40428c:	add	w0, w20, #0x1
  404290:	mov	x19, x1
  404294:	nop
  404298:	sub	w3, w19, w1
  40429c:	ldrsb	w4, [x19, #1]!
  4042a0:	add	w20, w3, w0
  4042a4:	cmp	w4, #0x30
  4042a8:	b.eq	404298 <ferror@plt+0x2118>  // b.none
  4042ac:	ldr	x0, [x24]
  4042b0:	ldrh	w0, [x0, w4, sxtw #1]
  4042b4:	tbnz	w0, #11, 404454 <ferror@plt+0x22d4>
  4042b8:	mov	x28, x19
  4042bc:	str	x19, [sp, #120]
  4042c0:	ldrsb	w0, [x28, #1]
  4042c4:	cmp	w0, #0x69
  4042c8:	b.ne	404224 <ferror@plt+0x20a4>  // b.any
  4042cc:	ldrsb	w0, [x28, #2]
  4042d0:	and	w0, w0, #0xffffffdf
  4042d4:	cmp	w0, #0x42
  4042d8:	b.ne	404238 <ferror@plt+0x20b8>  // b.any
  4042dc:	ldrsb	w0, [x28, #3]
  4042e0:	cbnz	w0, 404238 <ferror@plt+0x20b8>
  4042e4:	mov	x19, #0x400                 	// #1024
  4042e8:	ldrsb	w27, [x28]
  4042ec:	adrp	x24, 406000 <ferror@plt+0x3e80>
  4042f0:	add	x24, x24, #0x7f0
  4042f4:	mov	x0, x24
  4042f8:	mov	w1, w27
  4042fc:	bl	402020 <strchr@plt>
  404300:	cbz	x0, 4044f4 <ferror@plt+0x2374>
  404304:	sub	x1, x0, x24
  404308:	add	w1, w1, #0x1
  40430c:	cbz	w1, 404510 <ferror@plt+0x2390>
  404310:	sxtw	x2, w19
  404314:	umulh	x0, x25, x2
  404318:	cbnz	x0, 4044e0 <ferror@plt+0x2360>
  40431c:	sub	w0, w1, #0x2
  404320:	b	404330 <ferror@plt+0x21b0>
  404324:	umulh	x3, x25, x2
  404328:	sub	w0, w0, #0x1
  40432c:	cbnz	x3, 4044e0 <ferror@plt+0x2360>
  404330:	mul	x25, x25, x2
  404334:	cmn	w0, #0x1
  404338:	b.ne	404324 <ferror@plt+0x21a4>  // b.any
  40433c:	mov	w0, #0x0                   	// #0
  404340:	cbz	x23, 404348 <ferror@plt+0x21c8>
  404344:	str	w1, [x23]
  404348:	cmp	x26, #0x0
  40434c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404350:	b.eq	4043fc <ferror@plt+0x227c>  // b.none
  404354:	sub	w1, w1, #0x2
  404358:	mov	x5, #0x1                   	// #1
  40435c:	b	40436c <ferror@plt+0x21ec>
  404360:	umulh	x2, x5, x19
  404364:	sub	w1, w1, #0x1
  404368:	cbnz	x2, 404378 <ferror@plt+0x21f8>
  40436c:	mul	x5, x5, x19
  404370:	cmn	w1, #0x1
  404374:	b.ne	404360 <ferror@plt+0x21e0>  // b.any
  404378:	cmp	x26, #0xa
  40437c:	mov	x1, #0xa                   	// #10
  404380:	b.ls	404398 <ferror@plt+0x2218>  // b.plast
  404384:	nop
  404388:	add	x1, x1, x1, lsl #2
  40438c:	cmp	x26, x1, lsl #1
  404390:	lsl	x1, x1, #1
  404394:	b.hi	404388 <ferror@plt+0x2208>  // b.pmore
  404398:	cbz	w20, 4043b4 <ferror@plt+0x2234>
  40439c:	mov	w2, #0x0                   	// #0
  4043a0:	add	x1, x1, x1, lsl #2
  4043a4:	add	w2, w2, #0x1
  4043a8:	cmp	w20, w2
  4043ac:	lsl	x1, x1, #1
  4043b0:	b.ne	4043a0 <ferror@plt+0x2220>  // b.any
  4043b4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4043b8:	mov	x4, #0x1                   	// #1
  4043bc:	movk	x8, #0xcccd
  4043c0:	umulh	x6, x26, x8
  4043c4:	add	x7, x4, x4, lsl #2
  4043c8:	mov	x3, x4
  4043cc:	cmp	x26, #0x9
  4043d0:	lsl	x4, x7, #1
  4043d4:	lsr	x2, x6, #3
  4043d8:	add	x2, x2, x2, lsl #2
  4043dc:	sub	x2, x26, x2, lsl #1
  4043e0:	lsr	x26, x6, #3
  4043e4:	cbz	x2, 4043f8 <ferror@plt+0x2278>
  4043e8:	udiv	x3, x1, x3
  4043ec:	udiv	x2, x3, x2
  4043f0:	udiv	x2, x5, x2
  4043f4:	add	x25, x25, x2
  4043f8:	b.hi	4043c0 <ferror@plt+0x2240>  // b.pmore
  4043fc:	str	x25, [x22]
  404400:	tbnz	w0, #31, 4044d0 <ferror@plt+0x2350>
  404404:	ldp	x25, x26, [sp, #64]
  404408:	ldp	x27, x28, [sp, #80]
  40440c:	b	40442c <ferror@plt+0x22ac>
  404410:	cbnz	w0, 40444c <ferror@plt+0x22cc>
  404414:	nop
  404418:	ldp	x25, x26, [sp, #64]
  40441c:	ldp	x27, x28, [sp, #80]
  404420:	mov	w1, #0x16                  	// #22
  404424:	mov	w0, #0xffffffea            	// #-22
  404428:	str	w1, [x21]
  40442c:	ldp	x19, x20, [sp, #16]
  404430:	ldp	x21, x22, [sp, #32]
  404434:	ldp	x23, x24, [sp, #48]
  404438:	ldp	x29, x30, [sp], #128
  40443c:	ret
  404440:	sub	x1, x25, #0x1
  404444:	cmn	x1, #0x3
  404448:	b.ls	404204 <ferror@plt+0x2084>  // b.plast
  40444c:	neg	w0, w0
  404450:	b	404400 <ferror@plt+0x2280>
  404454:	str	wzr, [x21]
  404458:	mov	x1, x27
  40445c:	mov	x0, x19
  404460:	mov	w3, #0x0                   	// #0
  404464:	mov	w2, #0x0                   	// #0
  404468:	str	xzr, [sp, #120]
  40446c:	bl	401eb0 <__strtoul_internal@plt>
  404470:	mov	x26, x0
  404474:	ldr	x28, [sp, #120]
  404478:	ldr	w0, [x21]
  40447c:	cmp	x28, x19
  404480:	b.eq	404410 <ferror@plt+0x2290>  // b.none
  404484:	cbz	w0, 4044ac <ferror@plt+0x232c>
  404488:	sub	x1, x26, #0x1
  40448c:	cmn	x1, #0x3
  404490:	b.hi	40444c <ferror@plt+0x22cc>  // b.pmore
  404494:	cbz	x28, 404418 <ferror@plt+0x2298>
  404498:	ldrsb	w0, [x28]
  40449c:	cbnz	w0, 404218 <ferror@plt+0x2098>
  4044a0:	b	404418 <ferror@plt+0x2298>
  4044a4:	cbnz	w0, 404238 <ferror@plt+0x20b8>
  4044a8:	b	4042e4 <ferror@plt+0x2164>
  4044ac:	cbnz	x26, 404494 <ferror@plt+0x2314>
  4044b0:	b	404218 <ferror@plt+0x2098>
  4044b4:	mov	w0, #0x0                   	// #0
  4044b8:	ldp	x27, x28, [sp, #80]
  4044bc:	str	x25, [x22]
  4044c0:	ldp	x25, x26, [sp, #64]
  4044c4:	b	40442c <ferror@plt+0x22ac>
  4044c8:	mov	x19, x1
  4044cc:	b	4042ac <ferror@plt+0x212c>
  4044d0:	neg	w1, w0
  4044d4:	ldp	x25, x26, [sp, #64]
  4044d8:	ldp	x27, x28, [sp, #80]
  4044dc:	b	404428 <ferror@plt+0x22a8>
  4044e0:	mov	w0, #0xffffffde            	// #-34
  4044e4:	cbnz	x23, 404344 <ferror@plt+0x21c4>
  4044e8:	b	404348 <ferror@plt+0x21c8>
  4044ec:	mov	x19, #0x3e8                 	// #1000
  4044f0:	b	4042e8 <ferror@plt+0x2168>
  4044f4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4044f8:	add	x24, x1, #0x800
  4044fc:	mov	x0, x24
  404500:	mov	w1, w27
  404504:	bl	402020 <strchr@plt>
  404508:	cbnz	x0, 404304 <ferror@plt+0x2184>
  40450c:	b	404418 <ferror@plt+0x2298>
  404510:	mov	w0, #0x0                   	// #0
  404514:	cbnz	x23, 404344 <ferror@plt+0x21c4>
  404518:	ldp	x27, x28, [sp, #80]
  40451c:	str	x25, [x22]
  404520:	ldp	x25, x26, [sp, #64]
  404524:	b	40442c <ferror@plt+0x22ac>
  404528:	mov	x2, #0x0                   	// #0
  40452c:	b	404160 <ferror@plt+0x1fe0>
  404530:	stp	x29, x30, [sp, #-48]!
  404534:	mov	x29, sp
  404538:	stp	x21, x22, [sp, #32]
  40453c:	mov	x22, x1
  404540:	cbz	x0, 4045a0 <ferror@plt+0x2420>
  404544:	mov	x21, x0
  404548:	stp	x19, x20, [sp, #16]
  40454c:	mov	x20, x0
  404550:	b	40456c <ferror@plt+0x23ec>
  404554:	bl	401f80 <__ctype_b_loc@plt>
  404558:	ubfiz	x19, x19, #1, #8
  40455c:	ldr	x2, [x0]
  404560:	ldrh	w2, [x2, x19]
  404564:	tbz	w2, #11, 404574 <ferror@plt+0x23f4>
  404568:	add	x20, x20, #0x1
  40456c:	ldrsb	w19, [x20]
  404570:	cbnz	w19, 404554 <ferror@plt+0x23d4>
  404574:	cbz	x22, 40457c <ferror@plt+0x23fc>
  404578:	str	x20, [x22]
  40457c:	cmp	x20, x21
  404580:	b.ls	4045b8 <ferror@plt+0x2438>  // b.plast
  404584:	ldrsb	w1, [x20]
  404588:	mov	w0, #0x1                   	// #1
  40458c:	ldp	x19, x20, [sp, #16]
  404590:	cbnz	w1, 4045a8 <ferror@plt+0x2428>
  404594:	ldp	x21, x22, [sp, #32]
  404598:	ldp	x29, x30, [sp], #48
  40459c:	ret
  4045a0:	cbz	x1, 4045a8 <ferror@plt+0x2428>
  4045a4:	str	xzr, [x1]
  4045a8:	mov	w0, #0x0                   	// #0
  4045ac:	ldp	x21, x22, [sp, #32]
  4045b0:	ldp	x29, x30, [sp], #48
  4045b4:	ret
  4045b8:	mov	w0, #0x0                   	// #0
  4045bc:	ldp	x19, x20, [sp, #16]
  4045c0:	b	4045ac <ferror@plt+0x242c>
  4045c4:	nop
  4045c8:	stp	x29, x30, [sp, #-48]!
  4045cc:	mov	x29, sp
  4045d0:	stp	x21, x22, [sp, #32]
  4045d4:	mov	x22, x1
  4045d8:	cbz	x0, 404638 <ferror@plt+0x24b8>
  4045dc:	mov	x21, x0
  4045e0:	stp	x19, x20, [sp, #16]
  4045e4:	mov	x20, x0
  4045e8:	b	404604 <ferror@plt+0x2484>
  4045ec:	bl	401f80 <__ctype_b_loc@plt>
  4045f0:	ubfiz	x19, x19, #1, #8
  4045f4:	ldr	x2, [x0]
  4045f8:	ldrh	w2, [x2, x19]
  4045fc:	tbz	w2, #12, 40460c <ferror@plt+0x248c>
  404600:	add	x20, x20, #0x1
  404604:	ldrsb	w19, [x20]
  404608:	cbnz	w19, 4045ec <ferror@plt+0x246c>
  40460c:	cbz	x22, 404614 <ferror@plt+0x2494>
  404610:	str	x20, [x22]
  404614:	cmp	x20, x21
  404618:	b.ls	404650 <ferror@plt+0x24d0>  // b.plast
  40461c:	ldrsb	w1, [x20]
  404620:	mov	w0, #0x1                   	// #1
  404624:	ldp	x19, x20, [sp, #16]
  404628:	cbnz	w1, 404640 <ferror@plt+0x24c0>
  40462c:	ldp	x21, x22, [sp, #32]
  404630:	ldp	x29, x30, [sp], #48
  404634:	ret
  404638:	cbz	x1, 404640 <ferror@plt+0x24c0>
  40463c:	str	xzr, [x1]
  404640:	mov	w0, #0x0                   	// #0
  404644:	ldp	x21, x22, [sp, #32]
  404648:	ldp	x29, x30, [sp], #48
  40464c:	ret
  404650:	mov	w0, #0x0                   	// #0
  404654:	ldp	x19, x20, [sp, #16]
  404658:	b	404644 <ferror@plt+0x24c4>
  40465c:	nop
  404660:	stp	x29, x30, [sp, #-128]!
  404664:	mov	x29, sp
  404668:	stp	x19, x20, [sp, #16]
  40466c:	mov	x20, x0
  404670:	mov	w0, #0xffffffd0            	// #-48
  404674:	stp	x21, x22, [sp, #32]
  404678:	mov	x21, x1
  40467c:	add	x22, sp, #0x80
  404680:	add	x1, sp, #0x50
  404684:	stp	x22, x22, [sp, #48]
  404688:	str	x1, [sp, #64]
  40468c:	stp	w0, wzr, [sp, #72]
  404690:	stp	x2, x3, [sp, #80]
  404694:	stp	x4, x5, [sp, #96]
  404698:	stp	x6, x7, [sp, #112]
  40469c:	b	4046e8 <ferror@plt+0x2568>
  4046a0:	ldr	x1, [x2]
  4046a4:	add	x0, x2, #0xf
  4046a8:	and	x0, x0, #0xfffffffffffffff8
  4046ac:	str	x0, [sp, #48]
  4046b0:	cbz	x1, 404728 <ferror@plt+0x25a8>
  4046b4:	ldr	x2, [sp, #48]
  4046b8:	add	x0, x2, #0xf
  4046bc:	and	x0, x0, #0xfffffffffffffff8
  4046c0:	str	x0, [sp, #48]
  4046c4:	ldr	x19, [x2]
  4046c8:	cbz	x19, 404728 <ferror@plt+0x25a8>
  4046cc:	mov	x0, x20
  4046d0:	bl	401f60 <strcmp@plt>
  4046d4:	cbz	w0, 404744 <ferror@plt+0x25c4>
  4046d8:	mov	x1, x19
  4046dc:	mov	x0, x20
  4046e0:	bl	401f60 <strcmp@plt>
  4046e4:	cbz	w0, 404748 <ferror@plt+0x25c8>
  4046e8:	ldr	w3, [sp, #72]
  4046ec:	ldr	x2, [sp, #48]
  4046f0:	tbz	w3, #31, 4046a0 <ferror@plt+0x2520>
  4046f4:	add	w0, w3, #0x8
  4046f8:	str	w0, [sp, #72]
  4046fc:	cmp	w0, #0x0
  404700:	b.gt	4046a0 <ferror@plt+0x2520>
  404704:	ldr	x1, [x22, w3, sxtw]
  404708:	cbz	x1, 404728 <ferror@plt+0x25a8>
  40470c:	cbz	w0, 4046b8 <ferror@plt+0x2538>
  404710:	add	w3, w3, #0x10
  404714:	str	w3, [sp, #72]
  404718:	cmp	w3, #0x0
  40471c:	b.gt	4046b8 <ferror@plt+0x2538>
  404720:	add	x2, x22, w0, sxtw
  404724:	b	4046c4 <ferror@plt+0x2544>
  404728:	adrp	x0, 418000 <ferror@plt+0x15e80>
  40472c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404730:	mov	x3, x20
  404734:	mov	x2, x21
  404738:	ldr	w0, [x0, #776]
  40473c:	add	x1, x1, #0x7e0
  404740:	bl	4020d0 <errx@plt>
  404744:	mov	w0, #0x1                   	// #1
  404748:	ldp	x19, x20, [sp, #16]
  40474c:	ldp	x21, x22, [sp, #32]
  404750:	ldp	x29, x30, [sp], #128
  404754:	ret
  404758:	cbz	x1, 404784 <ferror@plt+0x2604>
  40475c:	add	x3, x0, x1
  404760:	sxtb	w2, w2
  404764:	b	404778 <ferror@plt+0x25f8>
  404768:	b.eq	404788 <ferror@plt+0x2608>  // b.none
  40476c:	add	x0, x0, #0x1
  404770:	cmp	x3, x0
  404774:	b.eq	404784 <ferror@plt+0x2604>  // b.none
  404778:	ldrsb	w1, [x0]
  40477c:	cmp	w2, w1
  404780:	cbnz	w1, 404768 <ferror@plt+0x25e8>
  404784:	mov	x0, #0x0                   	// #0
  404788:	ret
  40478c:	nop
  404790:	stp	x29, x30, [sp, #-32]!
  404794:	mov	w2, #0xa                   	// #10
  404798:	mov	x29, sp
  40479c:	stp	x19, x20, [sp, #16]
  4047a0:	mov	x20, x1
  4047a4:	mov	x19, x0
  4047a8:	bl	404110 <ferror@plt+0x1f90>
  4047ac:	mov	w1, #0xffff                	// #65535
  4047b0:	cmp	w0, w1
  4047b4:	b.hi	4047c4 <ferror@plt+0x2644>  // b.pmore
  4047b8:	ldp	x19, x20, [sp, #16]
  4047bc:	ldp	x29, x30, [sp], #32
  4047c0:	ret
  4047c4:	mov	x1, x20
  4047c8:	mov	x0, x19
  4047cc:	bl	4040d0 <ferror@plt+0x1f50>
  4047d0:	stp	x29, x30, [sp, #-32]!
  4047d4:	mov	w2, #0x10                  	// #16
  4047d8:	mov	x29, sp
  4047dc:	stp	x19, x20, [sp, #16]
  4047e0:	mov	x20, x1
  4047e4:	mov	x19, x0
  4047e8:	bl	404110 <ferror@plt+0x1f90>
  4047ec:	mov	w1, #0xffff                	// #65535
  4047f0:	cmp	w0, w1
  4047f4:	b.hi	404804 <ferror@plt+0x2684>  // b.pmore
  4047f8:	ldp	x19, x20, [sp, #16]
  4047fc:	ldp	x29, x30, [sp], #32
  404800:	ret
  404804:	mov	x1, x20
  404808:	mov	x0, x19
  40480c:	bl	4040d0 <ferror@plt+0x1f50>
  404810:	mov	w2, #0xa                   	// #10
  404814:	b	404110 <ferror@plt+0x1f90>
  404818:	mov	w2, #0x10                  	// #16
  40481c:	b	404110 <ferror@plt+0x1f90>
  404820:	stp	x29, x30, [sp, #-64]!
  404824:	mov	x29, sp
  404828:	stp	x19, x20, [sp, #16]
  40482c:	mov	x19, x0
  404830:	stp	x21, x22, [sp, #32]
  404834:	mov	x21, x1
  404838:	adrp	x22, 418000 <ferror@plt+0x15e80>
  40483c:	str	xzr, [sp, #56]
  404840:	bl	402130 <__errno_location@plt>
  404844:	str	wzr, [x0]
  404848:	cbz	x19, 40485c <ferror@plt+0x26dc>
  40484c:	mov	x20, x0
  404850:	ldrsb	w0, [x19]
  404854:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404858:	cbnz	w0, 404874 <ferror@plt+0x26f4>
  40485c:	ldr	w0, [x22, #776]
  404860:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404864:	mov	x3, x19
  404868:	mov	x2, x21
  40486c:	add	x1, x1, #0x7e0
  404870:	bl	4020d0 <errx@plt>
  404874:	add	x1, sp, #0x38
  404878:	mov	x0, x19
  40487c:	mov	w3, #0x0                   	// #0
  404880:	mov	w2, #0xa                   	// #10
  404884:	bl	401e20 <__strtol_internal@plt>
  404888:	ldr	w1, [x20]
  40488c:	cbnz	w1, 4048b8 <ferror@plt+0x2738>
  404890:	ldr	x1, [sp, #56]
  404894:	cmp	x1, x19
  404898:	b.eq	40485c <ferror@plt+0x26dc>  // b.none
  40489c:	cbz	x1, 4048a8 <ferror@plt+0x2728>
  4048a0:	ldrsb	w1, [x1]
  4048a4:	cbnz	w1, 40485c <ferror@plt+0x26dc>
  4048a8:	ldp	x19, x20, [sp, #16]
  4048ac:	ldp	x21, x22, [sp, #32]
  4048b0:	ldp	x29, x30, [sp], #64
  4048b4:	ret
  4048b8:	ldr	w0, [x22, #776]
  4048bc:	cmp	w1, #0x22
  4048c0:	b.ne	40485c <ferror@plt+0x26dc>  // b.any
  4048c4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4048c8:	mov	x3, x19
  4048cc:	mov	x2, x21
  4048d0:	add	x1, x1, #0x7e0
  4048d4:	bl	402160 <err@plt>
  4048d8:	stp	x29, x30, [sp, #-32]!
  4048dc:	mov	x29, sp
  4048e0:	stp	x19, x20, [sp, #16]
  4048e4:	mov	x19, x1
  4048e8:	mov	x20, x0
  4048ec:	bl	404820 <ferror@plt+0x26a0>
  4048f0:	mov	x2, #0x80000000            	// #2147483648
  4048f4:	add	x2, x0, x2
  4048f8:	mov	x1, #0xffffffff            	// #4294967295
  4048fc:	cmp	x2, x1
  404900:	b.hi	404910 <ferror@plt+0x2790>  // b.pmore
  404904:	ldp	x19, x20, [sp, #16]
  404908:	ldp	x29, x30, [sp], #32
  40490c:	ret
  404910:	bl	402130 <__errno_location@plt>
  404914:	mov	x4, x0
  404918:	adrp	x0, 418000 <ferror@plt+0x15e80>
  40491c:	mov	w5, #0x22                  	// #34
  404920:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404924:	mov	x3, x20
  404928:	ldr	w0, [x0, #776]
  40492c:	mov	x2, x19
  404930:	str	w5, [x4]
  404934:	add	x1, x1, #0x7e0
  404938:	bl	402160 <err@plt>
  40493c:	nop
  404940:	stp	x29, x30, [sp, #-32]!
  404944:	mov	x29, sp
  404948:	stp	x19, x20, [sp, #16]
  40494c:	mov	x19, x1
  404950:	mov	x20, x0
  404954:	bl	4048d8 <ferror@plt+0x2758>
  404958:	add	w2, w0, #0x8, lsl #12
  40495c:	mov	w1, #0xffff                	// #65535
  404960:	cmp	w2, w1
  404964:	b.hi	404974 <ferror@plt+0x27f4>  // b.pmore
  404968:	ldp	x19, x20, [sp, #16]
  40496c:	ldp	x29, x30, [sp], #32
  404970:	ret
  404974:	bl	402130 <__errno_location@plt>
  404978:	mov	x4, x0
  40497c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404980:	mov	w5, #0x22                  	// #34
  404984:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404988:	mov	x3, x20
  40498c:	ldr	w0, [x0, #776]
  404990:	mov	x2, x19
  404994:	str	w5, [x4]
  404998:	add	x1, x1, #0x7e0
  40499c:	bl	402160 <err@plt>
  4049a0:	mov	w2, #0xa                   	// #10
  4049a4:	b	404008 <ferror@plt+0x1e88>
  4049a8:	mov	w2, #0x10                  	// #16
  4049ac:	b	404008 <ferror@plt+0x1e88>
  4049b0:	stp	x29, x30, [sp, #-64]!
  4049b4:	mov	x29, sp
  4049b8:	stp	x19, x20, [sp, #16]
  4049bc:	mov	x19, x0
  4049c0:	stp	x21, x22, [sp, #32]
  4049c4:	mov	x21, x1
  4049c8:	adrp	x22, 418000 <ferror@plt+0x15e80>
  4049cc:	str	xzr, [sp, #56]
  4049d0:	bl	402130 <__errno_location@plt>
  4049d4:	str	wzr, [x0]
  4049d8:	cbz	x19, 4049ec <ferror@plt+0x286c>
  4049dc:	mov	x20, x0
  4049e0:	ldrsb	w0, [x19]
  4049e4:	adrp	x22, 418000 <ferror@plt+0x15e80>
  4049e8:	cbnz	w0, 404a04 <ferror@plt+0x2884>
  4049ec:	ldr	w0, [x22, #776]
  4049f0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4049f4:	mov	x3, x19
  4049f8:	mov	x2, x21
  4049fc:	add	x1, x1, #0x7e0
  404a00:	bl	4020d0 <errx@plt>
  404a04:	mov	x0, x19
  404a08:	add	x1, sp, #0x38
  404a0c:	bl	401ce0 <strtod@plt>
  404a10:	ldr	w0, [x20]
  404a14:	cbnz	w0, 404a40 <ferror@plt+0x28c0>
  404a18:	ldr	x0, [sp, #56]
  404a1c:	cmp	x0, x19
  404a20:	b.eq	4049ec <ferror@plt+0x286c>  // b.none
  404a24:	cbz	x0, 404a30 <ferror@plt+0x28b0>
  404a28:	ldrsb	w0, [x0]
  404a2c:	cbnz	w0, 4049ec <ferror@plt+0x286c>
  404a30:	ldp	x19, x20, [sp, #16]
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x29, x30, [sp], #64
  404a3c:	ret
  404a40:	cmp	w0, #0x22
  404a44:	ldr	w0, [x22, #776]
  404a48:	b.ne	4049ec <ferror@plt+0x286c>  // b.any
  404a4c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404a50:	mov	x3, x19
  404a54:	mov	x2, x21
  404a58:	add	x1, x1, #0x7e0
  404a5c:	bl	402160 <err@plt>
  404a60:	stp	x29, x30, [sp, #-64]!
  404a64:	mov	x29, sp
  404a68:	stp	x19, x20, [sp, #16]
  404a6c:	mov	x19, x0
  404a70:	stp	x21, x22, [sp, #32]
  404a74:	mov	x21, x1
  404a78:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404a7c:	str	xzr, [sp, #56]
  404a80:	bl	402130 <__errno_location@plt>
  404a84:	str	wzr, [x0]
  404a88:	cbz	x19, 404a9c <ferror@plt+0x291c>
  404a8c:	mov	x20, x0
  404a90:	ldrsb	w0, [x19]
  404a94:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404a98:	cbnz	w0, 404ab4 <ferror@plt+0x2934>
  404a9c:	ldr	w0, [x22, #776]
  404aa0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404aa4:	mov	x3, x19
  404aa8:	mov	x2, x21
  404aac:	add	x1, x1, #0x7e0
  404ab0:	bl	4020d0 <errx@plt>
  404ab4:	add	x1, sp, #0x38
  404ab8:	mov	x0, x19
  404abc:	mov	w2, #0xa                   	// #10
  404ac0:	bl	401f90 <strtol@plt>
  404ac4:	ldr	w1, [x20]
  404ac8:	cbnz	w1, 404af4 <ferror@plt+0x2974>
  404acc:	ldr	x1, [sp, #56]
  404ad0:	cmp	x1, x19
  404ad4:	b.eq	404a9c <ferror@plt+0x291c>  // b.none
  404ad8:	cbz	x1, 404ae4 <ferror@plt+0x2964>
  404adc:	ldrsb	w1, [x1]
  404ae0:	cbnz	w1, 404a9c <ferror@plt+0x291c>
  404ae4:	ldp	x19, x20, [sp, #16]
  404ae8:	ldp	x21, x22, [sp, #32]
  404aec:	ldp	x29, x30, [sp], #64
  404af0:	ret
  404af4:	ldr	w0, [x22, #776]
  404af8:	cmp	w1, #0x22
  404afc:	b.ne	404a9c <ferror@plt+0x291c>  // b.any
  404b00:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404b04:	mov	x3, x19
  404b08:	mov	x2, x21
  404b0c:	add	x1, x1, #0x7e0
  404b10:	bl	402160 <err@plt>
  404b14:	nop
  404b18:	stp	x29, x30, [sp, #-64]!
  404b1c:	mov	x29, sp
  404b20:	stp	x19, x20, [sp, #16]
  404b24:	mov	x19, x0
  404b28:	stp	x21, x22, [sp, #32]
  404b2c:	mov	x21, x1
  404b30:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404b34:	str	xzr, [sp, #56]
  404b38:	bl	402130 <__errno_location@plt>
  404b3c:	str	wzr, [x0]
  404b40:	cbz	x19, 404b54 <ferror@plt+0x29d4>
  404b44:	mov	x20, x0
  404b48:	ldrsb	w0, [x19]
  404b4c:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404b50:	cbnz	w0, 404b6c <ferror@plt+0x29ec>
  404b54:	ldr	w0, [x22, #776]
  404b58:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404b5c:	mov	x3, x19
  404b60:	mov	x2, x21
  404b64:	add	x1, x1, #0x7e0
  404b68:	bl	4020d0 <errx@plt>
  404b6c:	add	x1, sp, #0x38
  404b70:	mov	x0, x19
  404b74:	mov	w2, #0xa                   	// #10
  404b78:	bl	401c40 <strtoul@plt>
  404b7c:	ldr	w1, [x20]
  404b80:	cbnz	w1, 404bac <ferror@plt+0x2a2c>
  404b84:	ldr	x1, [sp, #56]
  404b88:	cmp	x1, x19
  404b8c:	b.eq	404b54 <ferror@plt+0x29d4>  // b.none
  404b90:	cbz	x1, 404b9c <ferror@plt+0x2a1c>
  404b94:	ldrsb	w1, [x1]
  404b98:	cbnz	w1, 404b54 <ferror@plt+0x29d4>
  404b9c:	ldp	x19, x20, [sp, #16]
  404ba0:	ldp	x21, x22, [sp, #32]
  404ba4:	ldp	x29, x30, [sp], #64
  404ba8:	ret
  404bac:	ldr	w0, [x22, #776]
  404bb0:	cmp	w1, #0x22
  404bb4:	b.ne	404b54 <ferror@plt+0x29d4>  // b.any
  404bb8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404bbc:	mov	x3, x19
  404bc0:	mov	x2, x21
  404bc4:	add	x1, x1, #0x7e0
  404bc8:	bl	402160 <err@plt>
  404bcc:	nop
  404bd0:	stp	x29, x30, [sp, #-48]!
  404bd4:	mov	x29, sp
  404bd8:	stp	x19, x20, [sp, #16]
  404bdc:	mov	x19, x1
  404be0:	mov	x20, x0
  404be4:	add	x1, sp, #0x28
  404be8:	bl	404528 <ferror@plt+0x23a8>
  404bec:	cbz	w0, 404c24 <ferror@plt+0x2aa4>
  404bf0:	bl	402130 <__errno_location@plt>
  404bf4:	ldr	w1, [x0]
  404bf8:	adrp	x2, 418000 <ferror@plt+0x15e80>
  404bfc:	mov	x3, x20
  404c00:	ldr	w0, [x2, #776]
  404c04:	mov	x2, x19
  404c08:	cbz	w1, 404c18 <ferror@plt+0x2a98>
  404c0c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404c10:	add	x1, x1, #0x7e0
  404c14:	bl	402160 <err@plt>
  404c18:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404c1c:	add	x1, x1, #0x7e0
  404c20:	bl	4020d0 <errx@plt>
  404c24:	ldp	x19, x20, [sp, #16]
  404c28:	ldr	x0, [sp, #40]
  404c2c:	ldp	x29, x30, [sp], #48
  404c30:	ret
  404c34:	nop
  404c38:	stp	x29, x30, [sp, #-32]!
  404c3c:	mov	x29, sp
  404c40:	str	x19, [sp, #16]
  404c44:	mov	x19, x1
  404c48:	mov	x1, x2
  404c4c:	bl	4049b0 <ferror@plt+0x2830>
  404c50:	fcvtzs	d2, d0
  404c54:	mov	x0, #0x848000000000        	// #145685290680320
  404c58:	movk	x0, #0x412e, lsl #48
  404c5c:	fmov	d1, x0
  404c60:	scvtf	d3, d2
  404c64:	fsub	d0, d0, d3
  404c68:	fmul	d0, d0, d1
  404c6c:	fcvtzs	d0, d0
  404c70:	stp	d2, d0, [x19]
  404c74:	ldr	x19, [sp, #16]
  404c78:	ldp	x29, x30, [sp], #32
  404c7c:	ret
  404c80:	mov	w2, w0
  404c84:	mov	x0, x1
  404c88:	and	w1, w2, #0xf000
  404c8c:	add	x14, x0, #0x1
  404c90:	cmp	w1, #0x4, lsl #12
  404c94:	add	x13, x0, #0x2
  404c98:	add	x12, x0, #0x3
  404c9c:	add	x11, x0, #0x4
  404ca0:	add	x10, x0, #0x5
  404ca4:	add	x9, x0, #0x6
  404ca8:	add	x8, x0, #0x7
  404cac:	add	x7, x0, #0x8
  404cb0:	add	x6, x0, #0x9
  404cb4:	b.eq	404e20 <ferror@plt+0x2ca0>  // b.none
  404cb8:	cmp	w1, #0xa, lsl #12
  404cbc:	b.eq	404d14 <ferror@plt+0x2b94>  // b.none
  404cc0:	cmp	w1, #0x2, lsl #12
  404cc4:	b.eq	404e40 <ferror@plt+0x2cc0>  // b.none
  404cc8:	cmp	w1, #0x6, lsl #12
  404ccc:	b.eq	404e30 <ferror@plt+0x2cb0>  // b.none
  404cd0:	cmp	w1, #0xc, lsl #12
  404cd4:	b.eq	404e50 <ferror@plt+0x2cd0>  // b.none
  404cd8:	cmp	w1, #0x1, lsl #12
  404cdc:	b.eq	404e60 <ferror@plt+0x2ce0>  // b.none
  404ce0:	cmp	w1, #0x8, lsl #12
  404ce4:	b.eq	404e70 <ferror@plt+0x2cf0>  // b.none
  404ce8:	mov	x4, x6
  404cec:	mov	x6, x7
  404cf0:	mov	x7, x8
  404cf4:	mov	x8, x9
  404cf8:	mov	x9, x10
  404cfc:	mov	x10, x11
  404d00:	mov	x11, x12
  404d04:	mov	x12, x13
  404d08:	mov	x13, x14
  404d0c:	mov	x14, x0
  404d10:	b	404d20 <ferror@plt+0x2ba0>
  404d14:	mov	x4, x0
  404d18:	mov	w1, #0x6c                  	// #108
  404d1c:	strb	w1, [x4], #10
  404d20:	tst	x2, #0x100
  404d24:	mov	w5, #0x2d                  	// #45
  404d28:	mov	w3, #0x72                  	// #114
  404d2c:	csel	w3, w3, w5, ne  // ne = any
  404d30:	tst	x2, #0x80
  404d34:	strb	w3, [x14]
  404d38:	mov	w3, #0x77                  	// #119
  404d3c:	csel	w3, w3, w5, ne  // ne = any
  404d40:	strb	w3, [x13]
  404d44:	and	w1, w2, #0x40
  404d48:	tbz	w2, #11, 404de8 <ferror@plt+0x2c68>
  404d4c:	cmp	w1, #0x0
  404d50:	mov	w3, #0x53                  	// #83
  404d54:	mov	w1, #0x73                  	// #115
  404d58:	csel	w1, w1, w3, ne  // ne = any
  404d5c:	tst	x2, #0x20
  404d60:	strb	w1, [x12]
  404d64:	mov	w5, #0x2d                  	// #45
  404d68:	mov	w3, #0x72                  	// #114
  404d6c:	csel	w3, w3, w5, ne  // ne = any
  404d70:	tst	x2, #0x10
  404d74:	strb	w3, [x11]
  404d78:	mov	w3, #0x77                  	// #119
  404d7c:	csel	w3, w3, w5, ne  // ne = any
  404d80:	strb	w3, [x10]
  404d84:	and	w1, w2, #0x8
  404d88:	tbz	w2, #10, 404e10 <ferror@plt+0x2c90>
  404d8c:	cmp	w1, #0x0
  404d90:	mov	w3, #0x53                  	// #83
  404d94:	mov	w1, #0x73                  	// #115
  404d98:	csel	w1, w1, w3, ne  // ne = any
  404d9c:	tst	x2, #0x4
  404da0:	strb	w1, [x9]
  404da4:	mov	w5, #0x2d                  	// #45
  404da8:	mov	w3, #0x72                  	// #114
  404dac:	csel	w3, w3, w5, ne  // ne = any
  404db0:	tst	x2, #0x2
  404db4:	strb	w3, [x8]
  404db8:	mov	w3, #0x77                  	// #119
  404dbc:	csel	w3, w3, w5, ne  // ne = any
  404dc0:	strb	w3, [x7]
  404dc4:	and	w1, w2, #0x1
  404dc8:	tbz	w2, #9, 404df8 <ferror@plt+0x2c78>
  404dcc:	cmp	w1, #0x0
  404dd0:	mov	w2, #0x54                  	// #84
  404dd4:	mov	w1, #0x74                  	// #116
  404dd8:	csel	w1, w1, w2, ne  // ne = any
  404ddc:	strb	w1, [x6]
  404de0:	strb	wzr, [x4]
  404de4:	ret
  404de8:	cmp	w1, #0x0
  404dec:	mov	w1, #0x78                  	// #120
  404df0:	csel	w1, w1, w5, ne  // ne = any
  404df4:	b	404d5c <ferror@plt+0x2bdc>
  404df8:	cmp	w1, #0x0
  404dfc:	mov	w1, #0x78                  	// #120
  404e00:	csel	w1, w1, w5, ne  // ne = any
  404e04:	strb	w1, [x6]
  404e08:	strb	wzr, [x4]
  404e0c:	ret
  404e10:	cmp	w1, #0x0
  404e14:	mov	w1, #0x78                  	// #120
  404e18:	csel	w1, w1, w5, ne  // ne = any
  404e1c:	b	404d9c <ferror@plt+0x2c1c>
  404e20:	mov	x4, x0
  404e24:	mov	w1, #0x64                  	// #100
  404e28:	strb	w1, [x4], #10
  404e2c:	b	404d20 <ferror@plt+0x2ba0>
  404e30:	mov	x4, x0
  404e34:	mov	w1, #0x62                  	// #98
  404e38:	strb	w1, [x4], #10
  404e3c:	b	404d20 <ferror@plt+0x2ba0>
  404e40:	mov	x4, x0
  404e44:	mov	w1, #0x63                  	// #99
  404e48:	strb	w1, [x4], #10
  404e4c:	b	404d20 <ferror@plt+0x2ba0>
  404e50:	mov	x4, x0
  404e54:	mov	w1, #0x73                  	// #115
  404e58:	strb	w1, [x4], #10
  404e5c:	b	404d20 <ferror@plt+0x2ba0>
  404e60:	mov	x4, x0
  404e64:	mov	w1, #0x70                  	// #112
  404e68:	strb	w1, [x4], #10
  404e6c:	b	404d20 <ferror@plt+0x2ba0>
  404e70:	mov	x4, x0
  404e74:	mov	w1, #0x2d                  	// #45
  404e78:	strb	w1, [x4], #10
  404e7c:	b	404d20 <ferror@plt+0x2ba0>
  404e80:	stp	x29, x30, [sp, #-96]!
  404e84:	mov	x29, sp
  404e88:	stp	x19, x20, [sp, #16]
  404e8c:	stp	x21, x22, [sp, #32]
  404e90:	add	x21, sp, #0x38
  404e94:	mov	x4, x21
  404e98:	tbz	w0, #1, 404ea8 <ferror@plt+0x2d28>
  404e9c:	add	x4, x21, #0x1
  404ea0:	mov	w2, #0x20                  	// #32
  404ea4:	strb	w2, [sp, #56]
  404ea8:	mov	w2, #0xa                   	// #10
  404eac:	mov	x5, #0x1                   	// #1
  404eb0:	lsl	x3, x5, x2
  404eb4:	cmp	x1, x3
  404eb8:	b.cc	404fcc <ferror@plt+0x2e4c>  // b.lo, b.ul, b.last
  404ebc:	add	w2, w2, #0xa
  404ec0:	cmp	w2, #0x46
  404ec4:	b.ne	404eb0 <ferror@plt+0x2d30>  // b.any
  404ec8:	mov	w19, #0x3c                  	// #60
  404ecc:	mov	w8, #0xcccd                	// #52429
  404ed0:	adrp	x6, 406000 <ferror@plt+0x3e80>
  404ed4:	movk	w8, #0xcccc, lsl #16
  404ed8:	add	x6, x6, #0x818
  404edc:	mov	x5, #0xffffffffffffffff    	// #-1
  404ee0:	and	w7, w0, #0x1
  404ee4:	umull	x8, w19, w8
  404ee8:	lsl	x5, x5, x19
  404eec:	lsr	x19, x1, x19
  404ef0:	bic	x5, x1, x5
  404ef4:	mov	w3, w19
  404ef8:	lsr	x8, x8, #35
  404efc:	ldrsb	w1, [x6, w8, sxtw]
  404f00:	strb	w1, [x4]
  404f04:	cmp	w1, #0x42
  404f08:	add	x1, x4, #0x1
  404f0c:	csel	w7, w7, wzr, ne  // ne = any
  404f10:	cbz	w7, 404f20 <ferror@plt+0x2da0>
  404f14:	add	x1, x4, #0x3
  404f18:	mov	w6, #0x4269                	// #17001
  404f1c:	sturh	w6, [x4, #1]
  404f20:	strb	wzr, [x1]
  404f24:	cbz	x5, 404fe0 <ferror@plt+0x2e60>
  404f28:	sub	w2, w2, #0x14
  404f2c:	lsr	x2, x5, x2
  404f30:	tbz	w0, #2, 405014 <ferror@plt+0x2e94>
  404f34:	add	x2, x2, #0x5
  404f38:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404f3c:	movk	x0, #0xcccd
  404f40:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  404f44:	movk	x4, #0x1999, lsl #48
  404f48:	umulh	x20, x2, x0
  404f4c:	lsr	x20, x20, #3
  404f50:	mul	x1, x20, x0
  404f54:	umulh	x0, x20, x0
  404f58:	ror	x1, x1, #1
  404f5c:	lsr	x0, x0, #3
  404f60:	cmp	x1, x4
  404f64:	csel	x20, x20, x0, hi  // hi = pmore
  404f68:	cbz	x20, 404fe0 <ferror@plt+0x2e60>
  404f6c:	bl	401d90 <localeconv@plt>
  404f70:	cbz	x0, 405044 <ferror@plt+0x2ec4>
  404f74:	ldr	x4, [x0]
  404f78:	cbz	x4, 405044 <ferror@plt+0x2ec4>
  404f7c:	ldrsb	w1, [x4]
  404f80:	adrp	x0, 406000 <ferror@plt+0x3e80>
  404f84:	add	x0, x0, #0x810
  404f88:	cmp	w1, #0x0
  404f8c:	csel	x4, x0, x4, eq  // eq = none
  404f90:	mov	x6, x21
  404f94:	mov	x5, x20
  404f98:	mov	w3, w19
  404f9c:	adrp	x2, 406000 <ferror@plt+0x3e80>
  404fa0:	add	x2, x2, #0x820
  404fa4:	add	x22, sp, #0x40
  404fa8:	mov	x1, #0x20                  	// #32
  404fac:	mov	x0, x22
  404fb0:	bl	401d80 <snprintf@plt>
  404fb4:	mov	x0, x22
  404fb8:	bl	401ec0 <strdup@plt>
  404fbc:	ldp	x19, x20, [sp, #16]
  404fc0:	ldp	x21, x22, [sp, #32]
  404fc4:	ldp	x29, x30, [sp], #96
  404fc8:	ret
  404fcc:	subs	w19, w2, #0xa
  404fd0:	b.ne	404ecc <ferror@plt+0x2d4c>  // b.any
  404fd4:	mov	w3, w1
  404fd8:	mov	w0, #0x42                  	// #66
  404fdc:	strh	w0, [x4]
  404fe0:	mov	x4, x21
  404fe4:	adrp	x2, 406000 <ferror@plt+0x3e80>
  404fe8:	add	x2, x2, #0x830
  404fec:	add	x22, sp, #0x40
  404ff0:	mov	x1, #0x20                  	// #32
  404ff4:	mov	x0, x22
  404ff8:	bl	401d80 <snprintf@plt>
  404ffc:	mov	x0, x22
  405000:	bl	401ec0 <strdup@plt>
  405004:	ldp	x19, x20, [sp, #16]
  405008:	ldp	x21, x22, [sp, #32]
  40500c:	ldp	x29, x30, [sp], #96
  405010:	ret
  405014:	add	x2, x2, #0x32
  405018:	mov	x5, #0xf5c3                	// #62915
  40501c:	movk	x5, #0x5c28, lsl #16
  405020:	lsr	x20, x2, #2
  405024:	movk	x5, #0xc28f, lsl #32
  405028:	movk	x5, #0x28f5, lsl #48
  40502c:	umulh	x20, x20, x5
  405030:	lsr	x20, x20, #2
  405034:	cmp	x20, #0xa
  405038:	b.ne	404f68 <ferror@plt+0x2de8>  // b.any
  40503c:	add	w3, w19, #0x1
  405040:	b	404fe0 <ferror@plt+0x2e60>
  405044:	adrp	x4, 406000 <ferror@plt+0x3e80>
  405048:	add	x4, x4, #0x810
  40504c:	b	404f90 <ferror@plt+0x2e10>
  405050:	cbz	x0, 40514c <ferror@plt+0x2fcc>
  405054:	stp	x29, x30, [sp, #-64]!
  405058:	mov	x29, sp
  40505c:	stp	x19, x20, [sp, #16]
  405060:	mov	x20, x0
  405064:	ldrsb	w4, [x0]
  405068:	cbz	w4, 40513c <ferror@plt+0x2fbc>
  40506c:	cmp	x1, #0x0
  405070:	stp	x21, x22, [sp, #32]
  405074:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405078:	stp	x23, x24, [sp, #48]
  40507c:	mov	x21, x2
  405080:	mov	x23, x1
  405084:	mov	x22, x3
  405088:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40508c:	b.eq	405134 <ferror@plt+0x2fb4>  // b.none
  405090:	mov	x19, #0x0                   	// #0
  405094:	nop
  405098:	cmp	w4, #0x2c
  40509c:	ldrsb	w4, [x20, #1]
  4050a0:	b.eq	4050cc <ferror@plt+0x2f4c>  // b.none
  4050a4:	cbz	w4, 4050d4 <ferror@plt+0x2f54>
  4050a8:	add	x20, x20, #0x1
  4050ac:	cmp	x21, x19
  4050b0:	b.hi	405098 <ferror@plt+0x2f18>  // b.pmore
  4050b4:	mov	w0, #0xfffffffe            	// #-2
  4050b8:	ldp	x19, x20, [sp, #16]
  4050bc:	ldp	x21, x22, [sp, #32]
  4050c0:	ldp	x23, x24, [sp, #48]
  4050c4:	ldp	x29, x30, [sp], #64
  4050c8:	ret
  4050cc:	mov	x24, x20
  4050d0:	cbnz	w4, 4050d8 <ferror@plt+0x2f58>
  4050d4:	add	x24, x20, #0x1
  4050d8:	cmp	x0, x24
  4050dc:	b.cs	405134 <ferror@plt+0x2fb4>  // b.hs, b.nlast
  4050e0:	sub	x1, x24, x0
  4050e4:	blr	x22
  4050e8:	cmn	w0, #0x1
  4050ec:	b.eq	405134 <ferror@plt+0x2fb4>  // b.none
  4050f0:	str	w0, [x23, x19, lsl #2]
  4050f4:	add	x19, x19, #0x1
  4050f8:	ldrsb	w0, [x24]
  4050fc:	cbz	w0, 40511c <ferror@plt+0x2f9c>
  405100:	mov	x0, x20
  405104:	ldrsb	w4, [x0, #1]!
  405108:	cbz	w4, 40511c <ferror@plt+0x2f9c>
  40510c:	cmp	x21, x19
  405110:	b.ls	4050b4 <ferror@plt+0x2f34>  // b.plast
  405114:	mov	x20, x0
  405118:	b	405098 <ferror@plt+0x2f18>
  40511c:	mov	w0, w19
  405120:	ldp	x19, x20, [sp, #16]
  405124:	ldp	x21, x22, [sp, #32]
  405128:	ldp	x23, x24, [sp, #48]
  40512c:	ldp	x29, x30, [sp], #64
  405130:	ret
  405134:	ldp	x21, x22, [sp, #32]
  405138:	ldp	x23, x24, [sp, #48]
  40513c:	mov	w0, #0xffffffff            	// #-1
  405140:	ldp	x19, x20, [sp, #16]
  405144:	ldp	x29, x30, [sp], #64
  405148:	ret
  40514c:	mov	w0, #0xffffffff            	// #-1
  405150:	ret
  405154:	nop
  405158:	cbz	x0, 4051d4 <ferror@plt+0x3054>
  40515c:	stp	x29, x30, [sp, #-32]!
  405160:	mov	x29, sp
  405164:	str	x19, [sp, #16]
  405168:	mov	x19, x3
  40516c:	mov	x3, x4
  405170:	cmp	x19, #0x0
  405174:	ldrsb	w4, [x0]
  405178:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40517c:	b.eq	4051cc <ferror@plt+0x304c>  // b.none
  405180:	ldr	x5, [x19]
  405184:	cmp	x5, x2
  405188:	b.hi	4051cc <ferror@plt+0x304c>  // b.pmore
  40518c:	cmp	w4, #0x2b
  405190:	b.eq	4051bc <ferror@plt+0x303c>  // b.none
  405194:	str	xzr, [x19]
  405198:	bl	405050 <ferror@plt+0x2ed0>
  40519c:	cmp	w0, #0x0
  4051a0:	b.le	4051b0 <ferror@plt+0x3030>
  4051a4:	ldr	x1, [x19]
  4051a8:	add	x1, x1, w0, sxtw
  4051ac:	str	x1, [x19]
  4051b0:	ldr	x19, [sp, #16]
  4051b4:	ldp	x29, x30, [sp], #32
  4051b8:	ret
  4051bc:	add	x0, x0, #0x1
  4051c0:	add	x1, x1, x5, lsl #2
  4051c4:	sub	x2, x2, x5
  4051c8:	b	405198 <ferror@plt+0x3018>
  4051cc:	mov	w0, #0xffffffff            	// #-1
  4051d0:	b	4051b0 <ferror@plt+0x3030>
  4051d4:	mov	w0, #0xffffffff            	// #-1
  4051d8:	ret
  4051dc:	nop
  4051e0:	cmp	x2, #0x0
  4051e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4051e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4051ec:	b.eq	4052c8 <ferror@plt+0x3148>  // b.none
  4051f0:	stp	x29, x30, [sp, #-64]!
  4051f4:	mov	x29, sp
  4051f8:	stp	x19, x20, [sp, #16]
  4051fc:	mov	x20, x2
  405200:	mov	x19, x0
  405204:	stp	x21, x22, [sp, #32]
  405208:	mov	w21, #0x1                   	// #1
  40520c:	str	x23, [sp, #48]
  405210:	mov	x23, x1
  405214:	ldrsb	w3, [x0]
  405218:	cbz	w3, 4052b0 <ferror@plt+0x3130>
  40521c:	nop
  405220:	cmp	w3, #0x2c
  405224:	ldrsb	w3, [x19, #1]
  405228:	b.eq	405240 <ferror@plt+0x30c0>  // b.none
  40522c:	cbz	w3, 40528c <ferror@plt+0x310c>
  405230:	add	x19, x19, #0x1
  405234:	cmp	w3, #0x2c
  405238:	ldrsb	w3, [x19, #1]
  40523c:	b.ne	40522c <ferror@plt+0x30ac>  // b.any
  405240:	mov	x22, x19
  405244:	cbz	w3, 40528c <ferror@plt+0x310c>
  405248:	cmp	x0, x22
  40524c:	b.cs	405298 <ferror@plt+0x3118>  // b.hs, b.nlast
  405250:	sub	x1, x22, x0
  405254:	blr	x20
  405258:	tbnz	w0, #31, 40529c <ferror@plt+0x311c>
  40525c:	asr	w2, w0, #3
  405260:	and	w0, w0, #0x7
  405264:	lsl	w0, w21, w0
  405268:	ldrb	w1, [x23, w2, sxtw]
  40526c:	orr	w0, w0, w1
  405270:	strb	w0, [x23, w2, sxtw]
  405274:	ldrsb	w0, [x22]
  405278:	cbz	w0, 4052b0 <ferror@plt+0x3130>
  40527c:	ldrsb	w3, [x19, #1]!
  405280:	cbz	w3, 4052b0 <ferror@plt+0x3130>
  405284:	mov	x0, x19
  405288:	b	405220 <ferror@plt+0x30a0>
  40528c:	add	x22, x19, #0x1
  405290:	cmp	x0, x22
  405294:	b.cc	405250 <ferror@plt+0x30d0>  // b.lo, b.ul, b.last
  405298:	mov	w0, #0xffffffff            	// #-1
  40529c:	ldp	x19, x20, [sp, #16]
  4052a0:	ldp	x21, x22, [sp, #32]
  4052a4:	ldr	x23, [sp, #48]
  4052a8:	ldp	x29, x30, [sp], #64
  4052ac:	ret
  4052b0:	mov	w0, #0x0                   	// #0
  4052b4:	ldp	x19, x20, [sp, #16]
  4052b8:	ldp	x21, x22, [sp, #32]
  4052bc:	ldr	x23, [sp, #48]
  4052c0:	ldp	x29, x30, [sp], #64
  4052c4:	ret
  4052c8:	mov	w0, #0xffffffea            	// #-22
  4052cc:	ret
  4052d0:	cmp	x2, #0x0
  4052d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4052d8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4052dc:	b.eq	40539c <ferror@plt+0x321c>  // b.none
  4052e0:	stp	x29, x30, [sp, #-48]!
  4052e4:	mov	x29, sp
  4052e8:	stp	x19, x20, [sp, #16]
  4052ec:	mov	x19, x0
  4052f0:	stp	x21, x22, [sp, #32]
  4052f4:	mov	x21, x2
  4052f8:	mov	x22, x1
  4052fc:	ldrsb	w3, [x0]
  405300:	cbz	w3, 405388 <ferror@plt+0x3208>
  405304:	nop
  405308:	cmp	w3, #0x2c
  40530c:	ldrsb	w3, [x19, #1]
  405310:	b.eq	405328 <ferror@plt+0x31a8>  // b.none
  405314:	cbz	w3, 405368 <ferror@plt+0x31e8>
  405318:	add	x19, x19, #0x1
  40531c:	cmp	w3, #0x2c
  405320:	ldrsb	w3, [x19, #1]
  405324:	b.ne	405314 <ferror@plt+0x3194>  // b.any
  405328:	mov	x20, x19
  40532c:	cbz	w3, 405368 <ferror@plt+0x31e8>
  405330:	cmp	x0, x20
  405334:	b.cs	405374 <ferror@plt+0x31f4>  // b.hs, b.nlast
  405338:	sub	x1, x20, x0
  40533c:	blr	x21
  405340:	tbnz	x0, #63, 405378 <ferror@plt+0x31f8>
  405344:	ldr	x2, [x22]
  405348:	orr	x0, x2, x0
  40534c:	str	x0, [x22]
  405350:	ldrsb	w0, [x20]
  405354:	cbz	w0, 405388 <ferror@plt+0x3208>
  405358:	ldrsb	w3, [x19, #1]!
  40535c:	cbz	w3, 405388 <ferror@plt+0x3208>
  405360:	mov	x0, x19
  405364:	b	405308 <ferror@plt+0x3188>
  405368:	add	x20, x19, #0x1
  40536c:	cmp	x0, x20
  405370:	b.cc	405338 <ferror@plt+0x31b8>  // b.lo, b.ul, b.last
  405374:	mov	w0, #0xffffffff            	// #-1
  405378:	ldp	x19, x20, [sp, #16]
  40537c:	ldp	x21, x22, [sp, #32]
  405380:	ldp	x29, x30, [sp], #48
  405384:	ret
  405388:	mov	w0, #0x0                   	// #0
  40538c:	ldp	x19, x20, [sp, #16]
  405390:	ldp	x21, x22, [sp, #32]
  405394:	ldp	x29, x30, [sp], #48
  405398:	ret
  40539c:	mov	w0, #0xffffffea            	// #-22
  4053a0:	ret
  4053a4:	nop
  4053a8:	stp	x29, x30, [sp, #-80]!
  4053ac:	mov	x29, sp
  4053b0:	str	xzr, [sp, #72]
  4053b4:	cbz	x0, 405448 <ferror@plt+0x32c8>
  4053b8:	stp	x19, x20, [sp, #16]
  4053bc:	mov	x19, x0
  4053c0:	mov	x20, x2
  4053c4:	stp	x21, x22, [sp, #32]
  4053c8:	mov	w21, w3
  4053cc:	stp	x23, x24, [sp, #48]
  4053d0:	mov	x23, x1
  4053d4:	str	w3, [x1]
  4053d8:	str	w3, [x2]
  4053dc:	bl	402130 <__errno_location@plt>
  4053e0:	str	wzr, [x0]
  4053e4:	mov	x22, x0
  4053e8:	ldrsb	w0, [x19]
  4053ec:	cmp	w0, #0x3a
  4053f0:	b.eq	405454 <ferror@plt+0x32d4>  // b.none
  4053f4:	add	x24, sp, #0x48
  4053f8:	mov	x0, x19
  4053fc:	mov	x1, x24
  405400:	mov	w2, #0xa                   	// #10
  405404:	bl	401f90 <strtol@plt>
  405408:	str	w0, [x23]
  40540c:	str	w0, [x20]
  405410:	ldr	w0, [x22]
  405414:	cbnz	w0, 40548c <ferror@plt+0x330c>
  405418:	ldr	x2, [sp, #72]
  40541c:	cmp	x2, #0x0
  405420:	ccmp	x2, x19, #0x4, ne  // ne = any
  405424:	b.eq	40548c <ferror@plt+0x330c>  // b.none
  405428:	ldrsb	w3, [x2]
  40542c:	cmp	w3, #0x3a
  405430:	b.eq	4054a0 <ferror@plt+0x3320>  // b.none
  405434:	cmp	w3, #0x2d
  405438:	b.eq	4054bc <ferror@plt+0x333c>  // b.none
  40543c:	ldp	x19, x20, [sp, #16]
  405440:	ldp	x21, x22, [sp, #32]
  405444:	ldp	x23, x24, [sp, #48]
  405448:	mov	w0, #0x0                   	// #0
  40544c:	ldp	x29, x30, [sp], #80
  405450:	ret
  405454:	add	x19, x19, #0x1
  405458:	add	x1, sp, #0x48
  40545c:	mov	x0, x19
  405460:	mov	w2, #0xa                   	// #10
  405464:	bl	401f90 <strtol@plt>
  405468:	str	w0, [x20]
  40546c:	ldr	w0, [x22]
  405470:	cbnz	w0, 40548c <ferror@plt+0x330c>
  405474:	ldr	x0, [sp, #72]
  405478:	cbz	x0, 40548c <ferror@plt+0x330c>
  40547c:	ldrsb	w1, [x0]
  405480:	cmp	w1, #0x0
  405484:	ccmp	x0, x19, #0x4, eq  // eq = none
  405488:	b.ne	40543c <ferror@plt+0x32bc>  // b.any
  40548c:	mov	w0, #0xffffffff            	// #-1
  405490:	ldp	x19, x20, [sp, #16]
  405494:	ldp	x21, x22, [sp, #32]
  405498:	ldp	x23, x24, [sp, #48]
  40549c:	b	40544c <ferror@plt+0x32cc>
  4054a0:	ldrsb	w1, [x2, #1]
  4054a4:	cbnz	w1, 4054bc <ferror@plt+0x333c>
  4054a8:	ldp	x23, x24, [sp, #48]
  4054ac:	str	w21, [x20]
  4054b0:	ldp	x19, x20, [sp, #16]
  4054b4:	ldp	x21, x22, [sp, #32]
  4054b8:	b	40544c <ferror@plt+0x32cc>
  4054bc:	str	wzr, [x22]
  4054c0:	add	x19, x2, #0x1
  4054c4:	mov	x1, x24
  4054c8:	mov	x0, x19
  4054cc:	mov	w2, #0xa                   	// #10
  4054d0:	str	xzr, [sp, #72]
  4054d4:	bl	401f90 <strtol@plt>
  4054d8:	str	w0, [x20]
  4054dc:	ldr	w0, [x22]
  4054e0:	cbz	w0, 405474 <ferror@plt+0x32f4>
  4054e4:	b	40548c <ferror@plt+0x330c>
  4054e8:	cmp	x1, #0x0
  4054ec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4054f0:	b.eq	4055c4 <ferror@plt+0x3444>  // b.none
  4054f4:	stp	x29, x30, [sp, #-80]!
  4054f8:	mov	x29, sp
  4054fc:	stp	x19, x20, [sp, #16]
  405500:	mov	x19, x1
  405504:	stp	x21, x22, [sp, #32]
  405508:	add	x22, sp, #0x48
  40550c:	str	x23, [sp, #48]
  405510:	add	x23, sp, #0x40
  405514:	b	405538 <ferror@plt+0x33b8>
  405518:	cmp	x20, #0x0
  40551c:	add	x19, x3, x4
  405520:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405524:	ccmp	x21, x4, #0x0, ne  // ne = any
  405528:	b.ne	4055ac <ferror@plt+0x342c>  // b.any
  40552c:	bl	401e40 <strncmp@plt>
  405530:	cbnz	w0, 4055ac <ferror@plt+0x342c>
  405534:	add	x0, x20, x21
  405538:	mov	x1, x23
  40553c:	bl	403ee0 <ferror@plt+0x1d60>
  405540:	mov	x1, x22
  405544:	mov	x20, x0
  405548:	mov	x0, x19
  40554c:	bl	403ee0 <ferror@plt+0x1d60>
  405550:	ldp	x21, x4, [sp, #64]
  405554:	mov	x3, x0
  405558:	mov	x1, x3
  40555c:	mov	x0, x20
  405560:	mov	x2, x21
  405564:	adds	x5, x21, x4
  405568:	b.eq	405594 <ferror@plt+0x3414>  // b.none
  40556c:	cmp	x5, #0x1
  405570:	b.ne	405518 <ferror@plt+0x3398>  // b.any
  405574:	cbz	x20, 405584 <ferror@plt+0x3404>
  405578:	ldrsb	w5, [x20]
  40557c:	cmp	w5, #0x2f
  405580:	b.eq	405594 <ferror@plt+0x3414>  // b.none
  405584:	cbz	x3, 4055ac <ferror@plt+0x342c>
  405588:	ldrsb	w5, [x3]
  40558c:	cmp	w5, #0x2f
  405590:	b.ne	405518 <ferror@plt+0x3398>  // b.any
  405594:	mov	w0, #0x1                   	// #1
  405598:	ldp	x19, x20, [sp, #16]
  40559c:	ldp	x21, x22, [sp, #32]
  4055a0:	ldr	x23, [sp, #48]
  4055a4:	ldp	x29, x30, [sp], #80
  4055a8:	ret
  4055ac:	mov	w0, #0x0                   	// #0
  4055b0:	ldp	x19, x20, [sp, #16]
  4055b4:	ldp	x21, x22, [sp, #32]
  4055b8:	ldr	x23, [sp, #48]
  4055bc:	ldp	x29, x30, [sp], #80
  4055c0:	ret
  4055c4:	mov	w0, #0x0                   	// #0
  4055c8:	ret
  4055cc:	nop
  4055d0:	stp	x29, x30, [sp, #-64]!
  4055d4:	mov	x29, sp
  4055d8:	stp	x19, x20, [sp, #16]
  4055dc:	mov	x19, x1
  4055e0:	orr	x1, x0, x1
  4055e4:	cbz	x1, 405664 <ferror@plt+0x34e4>
  4055e8:	stp	x21, x22, [sp, #32]
  4055ec:	mov	x20, x0
  4055f0:	mov	x21, x2
  4055f4:	cbz	x0, 405678 <ferror@plt+0x34f8>
  4055f8:	cbz	x19, 405690 <ferror@plt+0x3510>
  4055fc:	stp	x23, x24, [sp, #48]
  405600:	bl	401c50 <strlen@plt>
  405604:	mov	x23, x0
  405608:	mvn	x0, x0
  40560c:	mov	x22, #0x0                   	// #0
  405610:	cmp	x21, x0
  405614:	b.hi	40564c <ferror@plt+0x34cc>  // b.pmore
  405618:	add	x24, x21, x23
  40561c:	add	x0, x24, #0x1
  405620:	bl	401de0 <malloc@plt>
  405624:	mov	x22, x0
  405628:	cbz	x0, 40564c <ferror@plt+0x34cc>
  40562c:	mov	x1, x20
  405630:	mov	x2, x23
  405634:	bl	401c20 <memcpy@plt>
  405638:	mov	x2, x21
  40563c:	mov	x1, x19
  405640:	add	x0, x22, x23
  405644:	bl	401c20 <memcpy@plt>
  405648:	strb	wzr, [x22, x24]
  40564c:	mov	x0, x22
  405650:	ldp	x19, x20, [sp, #16]
  405654:	ldp	x21, x22, [sp, #32]
  405658:	ldp	x23, x24, [sp, #48]
  40565c:	ldp	x29, x30, [sp], #64
  405660:	ret
  405664:	ldp	x19, x20, [sp, #16]
  405668:	adrp	x0, 406000 <ferror@plt+0x3e80>
  40566c:	ldp	x29, x30, [sp], #64
  405670:	add	x0, x0, #0xe0
  405674:	b	401ec0 <strdup@plt>
  405678:	mov	x0, x19
  40567c:	mov	x1, x2
  405680:	ldp	x19, x20, [sp, #16]
  405684:	ldp	x21, x22, [sp, #32]
  405688:	ldp	x29, x30, [sp], #64
  40568c:	b	402000 <strndup@plt>
  405690:	ldp	x19, x20, [sp, #16]
  405694:	ldp	x21, x22, [sp, #32]
  405698:	ldp	x29, x30, [sp], #64
  40569c:	b	401ec0 <strdup@plt>
  4056a0:	stp	x29, x30, [sp, #-32]!
  4056a4:	mov	x2, #0x0                   	// #0
  4056a8:	mov	x29, sp
  4056ac:	stp	x19, x20, [sp, #16]
  4056b0:	mov	x20, x0
  4056b4:	mov	x19, x1
  4056b8:	cbz	x1, 4056c8 <ferror@plt+0x3548>
  4056bc:	mov	x0, x1
  4056c0:	bl	401c50 <strlen@plt>
  4056c4:	mov	x2, x0
  4056c8:	mov	x1, x19
  4056cc:	mov	x0, x20
  4056d0:	ldp	x19, x20, [sp, #16]
  4056d4:	ldp	x29, x30, [sp], #32
  4056d8:	b	4055d0 <ferror@plt+0x3450>
  4056dc:	nop
  4056e0:	stp	x29, x30, [sp, #-288]!
  4056e4:	mov	w9, #0xffffffd0            	// #-48
  4056e8:	mov	w8, #0xffffff80            	// #-128
  4056ec:	mov	x29, sp
  4056f0:	add	x10, sp, #0xf0
  4056f4:	add	x11, sp, #0x120
  4056f8:	stp	x11, x11, [sp, #80]
  4056fc:	str	x10, [sp, #96]
  405700:	stp	w9, w8, [sp, #104]
  405704:	ldp	x10, x11, [sp, #80]
  405708:	str	x19, [sp, #16]
  40570c:	ldp	x8, x9, [sp, #96]
  405710:	mov	x19, x0
  405714:	add	x0, sp, #0x48
  405718:	stp	x10, x11, [sp, #32]
  40571c:	stp	x8, x9, [sp, #48]
  405720:	str	q0, [sp, #112]
  405724:	str	q1, [sp, #128]
  405728:	str	q2, [sp, #144]
  40572c:	str	q3, [sp, #160]
  405730:	str	q4, [sp, #176]
  405734:	str	q5, [sp, #192]
  405738:	str	q6, [sp, #208]
  40573c:	str	q7, [sp, #224]
  405740:	stp	x2, x3, [sp, #240]
  405744:	add	x2, sp, #0x20
  405748:	stp	x4, x5, [sp, #256]
  40574c:	stp	x6, x7, [sp, #272]
  405750:	bl	401fe0 <vasprintf@plt>
  405754:	tbnz	w0, #31, 405784 <ferror@plt+0x3604>
  405758:	ldr	x1, [sp, #72]
  40575c:	sxtw	x2, w0
  405760:	mov	x0, x19
  405764:	bl	4055d0 <ferror@plt+0x3450>
  405768:	mov	x19, x0
  40576c:	ldr	x0, [sp, #72]
  405770:	bl	401fb0 <free@plt>
  405774:	mov	x0, x19
  405778:	ldr	x19, [sp, #16]
  40577c:	ldp	x29, x30, [sp], #288
  405780:	ret
  405784:	mov	x19, #0x0                   	// #0
  405788:	mov	x0, x19
  40578c:	ldr	x19, [sp, #16]
  405790:	ldp	x29, x30, [sp], #288
  405794:	ret
  405798:	stp	x29, x30, [sp, #-80]!
  40579c:	mov	x29, sp
  4057a0:	stp	x21, x22, [sp, #32]
  4057a4:	ldr	x21, [x0]
  4057a8:	stp	x19, x20, [sp, #16]
  4057ac:	mov	x19, x0
  4057b0:	ldrsb	w0, [x21]
  4057b4:	cbz	w0, 4058f8 <ferror@plt+0x3778>
  4057b8:	mov	x0, x21
  4057bc:	mov	x22, x2
  4057c0:	stp	x23, x24, [sp, #48]
  4057c4:	mov	x24, x1
  4057c8:	mov	w23, w3
  4057cc:	mov	x1, x2
  4057d0:	bl	402010 <strspn@plt>
  4057d4:	add	x20, x21, x0
  4057d8:	ldrsb	w21, [x21, x0]
  4057dc:	cbz	w21, 4058bc <ferror@plt+0x373c>
  4057e0:	cbz	w23, 405864 <ferror@plt+0x36e4>
  4057e4:	adrp	x0, 406000 <ferror@plt+0x3e80>
  4057e8:	mov	w1, w21
  4057ec:	add	x0, x0, #0x838
  4057f0:	bl	402020 <strchr@plt>
  4057f4:	cbz	x0, 405894 <ferror@plt+0x3714>
  4057f8:	add	x1, sp, #0x48
  4057fc:	add	x23, x20, #0x1
  405800:	mov	x0, x23
  405804:	strb	w21, [sp, #72]
  405808:	strb	wzr, [sp, #73]
  40580c:	bl	403f68 <ferror@plt+0x1de8>
  405810:	add	x1, x20, x0
  405814:	str	x0, [x24]
  405818:	ldrsb	w1, [x1, #1]
  40581c:	cmp	w1, #0x0
  405820:	ccmp	w21, w1, #0x0, ne  // ne = any
  405824:	b.ne	4058bc <ferror@plt+0x373c>  // b.any
  405828:	add	x0, x0, #0x2
  40582c:	add	x21, x20, x0
  405830:	ldrsb	w1, [x20, x0]
  405834:	cbz	w1, 405844 <ferror@plt+0x36c4>
  405838:	mov	x0, x22
  40583c:	bl	402020 <strchr@plt>
  405840:	cbz	x0, 4058bc <ferror@plt+0x373c>
  405844:	mov	x20, x23
  405848:	ldp	x23, x24, [sp, #48]
  40584c:	str	x21, [x19]
  405850:	mov	x0, x20
  405854:	ldp	x19, x20, [sp, #16]
  405858:	ldp	x21, x22, [sp, #32]
  40585c:	ldp	x29, x30, [sp], #80
  405860:	ret
  405864:	mov	x1, x22
  405868:	mov	x0, x20
  40586c:	bl	402100 <strcspn@plt>
  405870:	str	x0, [x24]
  405874:	add	x0, x20, x0
  405878:	ldp	x23, x24, [sp, #48]
  40587c:	str	x0, [x19]
  405880:	mov	x0, x20
  405884:	ldp	x19, x20, [sp, #16]
  405888:	ldp	x21, x22, [sp, #32]
  40588c:	ldp	x29, x30, [sp], #80
  405890:	ret
  405894:	mov	x1, x22
  405898:	mov	x0, x20
  40589c:	bl	403f68 <ferror@plt+0x1de8>
  4058a0:	str	x0, [x24]
  4058a4:	add	x21, x20, x0
  4058a8:	ldrsb	w1, [x20, x0]
  4058ac:	cbz	w1, 4058dc <ferror@plt+0x375c>
  4058b0:	mov	x0, x22
  4058b4:	bl	402020 <strchr@plt>
  4058b8:	cbnz	x0, 4058dc <ferror@plt+0x375c>
  4058bc:	ldp	x23, x24, [sp, #48]
  4058c0:	str	x20, [x19]
  4058c4:	mov	x20, #0x0                   	// #0
  4058c8:	mov	x0, x20
  4058cc:	ldp	x19, x20, [sp, #16]
  4058d0:	ldp	x21, x22, [sp, #32]
  4058d4:	ldp	x29, x30, [sp], #80
  4058d8:	ret
  4058dc:	ldp	x23, x24, [sp, #48]
  4058e0:	str	x21, [x19]
  4058e4:	mov	x0, x20
  4058e8:	ldp	x19, x20, [sp, #16]
  4058ec:	ldp	x21, x22, [sp, #32]
  4058f0:	ldp	x29, x30, [sp], #80
  4058f4:	ret
  4058f8:	mov	x20, #0x0                   	// #0
  4058fc:	mov	x0, x20
  405900:	ldp	x19, x20, [sp, #16]
  405904:	ldp	x21, x22, [sp, #32]
  405908:	ldp	x29, x30, [sp], #80
  40590c:	ret
  405910:	stp	x29, x30, [sp, #-32]!
  405914:	mov	x29, sp
  405918:	str	x19, [sp, #16]
  40591c:	mov	x19, x0
  405920:	b	40592c <ferror@plt+0x37ac>
  405924:	cmp	w0, #0xa
  405928:	b.eq	40594c <ferror@plt+0x37cc>  // b.none
  40592c:	mov	x0, x19
  405930:	bl	401e70 <fgetc@plt>
  405934:	cmn	w0, #0x1
  405938:	b.ne	405924 <ferror@plt+0x37a4>  // b.any
  40593c:	mov	w0, #0x1                   	// #1
  405940:	ldr	x19, [sp, #16]
  405944:	ldp	x29, x30, [sp], #32
  405948:	ret
  40594c:	mov	w0, #0x0                   	// #0
  405950:	ldr	x19, [sp, #16]
  405954:	ldp	x29, x30, [sp], #32
  405958:	ret
  40595c:	nop
  405960:	stp	x29, x30, [sp, #-64]!
  405964:	mov	x29, sp
  405968:	stp	x19, x20, [sp, #16]
  40596c:	adrp	x20, 417000 <ferror@plt+0x14e80>
  405970:	add	x20, x20, #0xdc0
  405974:	stp	x21, x22, [sp, #32]
  405978:	adrp	x21, 417000 <ferror@plt+0x14e80>
  40597c:	add	x21, x21, #0xdb8
  405980:	sub	x20, x20, x21
  405984:	mov	w22, w0
  405988:	stp	x23, x24, [sp, #48]
  40598c:	mov	x23, x1
  405990:	mov	x24, x2
  405994:	bl	401be0 <memcpy@plt-0x40>
  405998:	cmp	xzr, x20, asr #3
  40599c:	b.eq	4059c8 <ferror@plt+0x3848>  // b.none
  4059a0:	asr	x20, x20, #3
  4059a4:	mov	x19, #0x0                   	// #0
  4059a8:	ldr	x3, [x21, x19, lsl #3]
  4059ac:	mov	x2, x24
  4059b0:	add	x19, x19, #0x1
  4059b4:	mov	x1, x23
  4059b8:	mov	w0, w22
  4059bc:	blr	x3
  4059c0:	cmp	x20, x19
  4059c4:	b.ne	4059a8 <ferror@plt+0x3828>  // b.any
  4059c8:	ldp	x19, x20, [sp, #16]
  4059cc:	ldp	x21, x22, [sp, #32]
  4059d0:	ldp	x23, x24, [sp, #48]
  4059d4:	ldp	x29, x30, [sp], #64
  4059d8:	ret
  4059dc:	nop
  4059e0:	ret
  4059e4:	nop
  4059e8:	adrp	x2, 418000 <ferror@plt+0x15e80>
  4059ec:	mov	x1, #0x0                   	// #0
  4059f0:	ldr	x2, [x2, #704]
  4059f4:	b	401d30 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004059f8 <.fini>:
  4059f8:	stp	x29, x30, [sp, #-16]!
  4059fc:	mov	x29, sp
  405a00:	ldp	x29, x30, [sp], #16
  405a04:	ret
