
STM32_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006abc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08006c9c  08006c9c  00007c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e94  08006e94  00008070  2**0
                  CONTENTS
  4 .ARM          00000008  08006e94  08006e94  00007e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e9c  08006e9c  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e9c  08006e9c  00007e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ea0  08006ea0  00007ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006ea4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  20000070  08006f14  00008070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08006f14  00008374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012201  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000262b  00000000  00000000  0001a2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001370  00000000  00000000  0001c8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efb  00000000  00000000  0001dc40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020af3  00000000  00000000  0001eb3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136dd  00000000  00000000  0003f62e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d91ec  00000000  00000000  00052d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012bef7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d3c  00000000  00000000  0012bf3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  00131c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006c84 	.word	0x08006c84

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08006c84 	.word	0x08006c84

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c14:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c18:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000c1c:	f003 0301 	and.w	r3, r3, #1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d013      	beq.n	8000c4c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000c24:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c28:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000c2c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d00b      	beq.n	8000c4c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000c34:	e000      	b.n	8000c38 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000c36:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000c38:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d0f9      	beq.n	8000c36 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000c42:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	b2d2      	uxtb	r2, r2
 8000c4a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000c4c:	687b      	ldr	r3, [r7, #4]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	0000      	movs	r0, r0
 8000c5c:	0000      	movs	r0, r0
	...

08000c60 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	uint16_t low_pressure_raw = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	817b      	strh	r3, [r7, #10]
	float low_pressure_voltage = 0;
 8000c6a:	f04f 0300 	mov.w	r3, #0
 8000c6e:	607b      	str	r3, [r7, #4]
	float low_pressure = 0;
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	60fb      	str	r3, [r7, #12]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c76:	f000 fe64 	bl	8001942 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c7a:	f000 f9e3 	bl	8001044 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c7e:	f000 fbbd 	bl	80013fc <MX_GPIO_Init>
	MX_SPI2_Init();
 8000c82:	f000 fb09 	bl	8001298 <MX_SPI2_Init>
	MX_ADC2_Init();
 8000c86:	f000 faa1 	bl	80011cc <MX_ADC2_Init>
	MX_ADC1_Init();
 8000c8a:	f000 fa27 	bl	80010dc <MX_ADC1_Init>
	MX_TIM2_Init();
 8000c8e:	f000 fb41 	bl	8001314 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000c92:	2201      	movs	r2, #1
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	48b7      	ldr	r0, [pc, #732]	@ (8000f78 <main+0x318>)
 8000c9a:	f002 fcf1 	bl	8003680 <HAL_GPIO_WritePin>
	printf("Requesting SPI Identifier from Pressure Sensor... \r\n");
 8000c9e:	48b7      	ldr	r0, [pc, #732]	@ (8000f7c <main+0x31c>)
 8000ca0:	f005 f98c 	bl	8005fbc <puts>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000caa:	48b3      	ldr	r0, [pc, #716]	@ (8000f78 <main+0x318>)
 8000cac:	f002 fce8 	bl	8003680 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &request_identifier,
 8000cb0:	1cba      	adds	r2, r7, #2
 8000cb2:	2364      	movs	r3, #100	@ 0x64
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	49b1      	ldr	r1, [pc, #708]	@ (8000f80 <main+0x320>)
 8000cba:	48b2      	ldr	r0, [pc, #712]	@ (8000f84 <main+0x324>)
 8000cbc:	f003 fd57 	bl	800476e <HAL_SPI_TransmitReceive>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <main+0x6c>
			(uint8_t*) &SPI_buffer, 1, 100) != HAL_OK) {
		printf("ERROR: SPI failed the HAL_OK check \r\n");
 8000cc6:	48b0      	ldr	r0, [pc, #704]	@ (8000f88 <main+0x328>)
 8000cc8:	f005 f978 	bl	8005fbc <puts>
	}
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cd2:	48a9      	ldr	r0, [pc, #676]	@ (8000f78 <main+0x318>)
 8000cd4:	f002 fcd4 	bl	8003680 <HAL_GPIO_WritePin>
	// Check if received data is notifying about any errors
	// Check for communication error
	if (SPI_buffer == com_error_mask) {
 8000cd8:	887b      	ldrh	r3, [r7, #2]
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d103      	bne.n	8000ce8 <main+0x88>
		printf("ERROR: Communication Error \r\n");
 8000ce0:	48aa      	ldr	r0, [pc, #680]	@ (8000f8c <main+0x32c>)
 8000ce2:	f005 f96b 	bl	8005fbc <puts>
 8000ce6:	e04b      	b.n	8000d80 <main+0x120>
	}
	// Check for FEC Error
	else if ((SPI_buffer & FEC_error_mask) != 0) {
 8000ce8:	887b      	ldrh	r3, [r7, #2]
 8000cea:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000cee:	4013      	ands	r3, r2
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <main+0x9e>
		printf("ERROR: FEC Error \r\n");
 8000cf6:	48a6      	ldr	r0, [pc, #664]	@ (8000f90 <main+0x330>)
 8000cf8:	f005 f960 	bl	8005fbc <puts>
 8000cfc:	e040      	b.n	8000d80 <main+0x120>
	}
	// Check for Acquisition Chain Failure
	else if ((SPI_buffer & no_error_mask) == Diag1_mask) {
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000d04:	4013      	ands	r3, r2
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d103      	bne.n	8000d18 <main+0xb8>
		printf("ERROR: Acquisition chain failure \r\n");
 8000d10:	48a0      	ldr	r0, [pc, #640]	@ (8000f94 <main+0x334>)
 8000d12:	f005 f953 	bl	8005fbc <puts>
 8000d16:	e033      	b.n	8000d80 <main+0x120>
	}
	// Check for Sensor Cell Failure
	else if ((SPI_buffer & Diag2_mask) != 0) {
 8000d18:	887b      	ldrh	r3, [r7, #2]
 8000d1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d1e:	4013      	ands	r3, r2
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d003      	beq.n	8000d2e <main+0xce>
		printf("ERROR: Sensor cell failure \r\n");
 8000d26:	489c      	ldr	r0, [pc, #624]	@ (8000f98 <main+0x338>)
 8000d28:	f005 f948 	bl	8005fbc <puts>
 8000d2c:	e028      	b.n	8000d80 <main+0x120>
	}
	// Check if pressure is above measuring range maximum
	else if ((SPI_buffer & no_error_mask) == pressure_over_max_mask) {
 8000d2e:	887b      	ldrh	r3, [r7, #2]
 8000d30:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000d34:	4013      	ands	r3, r2
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d103      	bne.n	8000d48 <main+0xe8>
		printf("ERROR: Pressure above measuring range maximum \r\n");
 8000d40:	4896      	ldr	r0, [pc, #600]	@ (8000f9c <main+0x33c>)
 8000d42:	f005 f93b 	bl	8005fbc <puts>
 8000d46:	e01b      	b.n	8000d80 <main+0x120>
	}
	// Check if pressure is below measuring range minimum
	else if ((SPI_buffer & pressure_under_min_mask) != 0) {
 8000d48:	887b      	ldrh	r3, [r7, #2]
 8000d4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d4e:	4013      	ands	r3, r2
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d003      	beq.n	8000d5e <main+0xfe>
		printf("ERROR: Pressure below measuring range minimum \r\n");
 8000d56:	4892      	ldr	r0, [pc, #584]	@ (8000fa0 <main+0x340>)
 8000d58:	f005 f930 	bl	8005fbc <puts>
 8000d5c:	e010      	b.n	8000d80 <main+0x120>
	}
	// Check if no errors were detected
	else if ((SPI_buffer & no_error_mask) == no_error_mask) {
 8000d5e:	887b      	ldrh	r3, [r7, #2]
 8000d60:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000d64:	4013      	ands	r3, r2
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d107      	bne.n	8000d80 <main+0x120>
		printf("No errors detected \r\n");
 8000d70:	488c      	ldr	r0, [pc, #560]	@ (8000fa4 <main+0x344>)
 8000d72:	f005 f923 	bl	8005fbc <puts>
		printf("Identifier: %u \r\n", SPI_buffer);
 8000d76:	887b      	ldrh	r3, [r7, #2]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	488b      	ldr	r0, [pc, #556]	@ (8000fa8 <main+0x348>)
 8000d7c:	f005 f8b6 	bl	8005eec <iprintf>
	}

	// Start ADC calibration and ADC conversion
	HAL_ADCEx_Calibration_Start(&hadc1, 1);
 8000d80:	2101      	movs	r1, #1
 8000d82:	488a      	ldr	r0, [pc, #552]	@ (8000fac <main+0x34c>)
 8000d84:	f002 f910 	bl	8002fa8 <HAL_ADCEx_Calibration_Start>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		// Toggle the LEDs
		HAL_GPIO_TogglePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin);
 8000d88:	2140      	movs	r1, #64	@ 0x40
 8000d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8e:	f002 fc8f 	bl	80036b0 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000d92:	2064      	movs	r0, #100	@ 0x64
 8000d94:	f000 fe46 	bl	8001a24 <HAL_Delay>
		HAL_GPIO_TogglePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin);
 8000d98:	2140      	movs	r1, #64	@ 0x40
 8000d9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9e:	f002 fc87 	bl	80036b0 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOB, PRS_Ready_Pin);
 8000da2:	2140      	movs	r1, #64	@ 0x40
 8000da4:	4874      	ldr	r0, [pc, #464]	@ (8000f78 <main+0x318>)
 8000da6:	f002 fc83 	bl	80036b0 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000daa:	2064      	movs	r0, #100	@ 0x64
 8000dac:	f000 fe3a 	bl	8001a24 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, PRS_Ready_Pin);
 8000db0:	2140      	movs	r1, #64	@ 0x40
 8000db2:	4871      	ldr	r0, [pc, #452]	@ (8000f78 <main+0x318>)
 8000db4:	f002 fc7c 	bl	80036b0 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOB, System_Ready_Pin);
 8000db8:	2180      	movs	r1, #128	@ 0x80
 8000dba:	486f      	ldr	r0, [pc, #444]	@ (8000f78 <main+0x318>)
 8000dbc:	f002 fc78 	bl	80036b0 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000dc0:	2064      	movs	r0, #100	@ 0x64
 8000dc2:	f000 fe2f 	bl	8001a24 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, System_Ready_Pin);
 8000dc6:	2180      	movs	r1, #128	@ 0x80
 8000dc8:	486b      	ldr	r0, [pc, #428]	@ (8000f78 <main+0x318>)
 8000dca:	f002 fc71 	bl	80036b0 <HAL_GPIO_TogglePin>

		// Measure Pod Pressure
		HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dd4:	4868      	ldr	r0, [pc, #416]	@ (8000f78 <main+0x318>)
 8000dd6:	f002 fc53 	bl	8003680 <HAL_GPIO_WritePin>
		if (HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &request_pressure,
 8000dda:	1cba      	adds	r2, r7, #2
 8000ddc:	2364      	movs	r3, #100	@ 0x64
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	2301      	movs	r3, #1
 8000de2:	4973      	ldr	r1, [pc, #460]	@ (8000fb0 <main+0x350>)
 8000de4:	4867      	ldr	r0, [pc, #412]	@ (8000f84 <main+0x324>)
 8000de6:	f003 fcc2 	bl	800476e <HAL_SPI_TransmitReceive>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d002      	beq.n	8000df6 <main+0x196>
				(uint8_t*) &SPI_buffer, 1, 100) != HAL_OK) {
			printf("ERROR: SPI failed the HAL_OK check \r\n");
 8000df0:	4865      	ldr	r0, [pc, #404]	@ (8000f88 <main+0x328>)
 8000df2:	f005 f8e3 	bl	8005fbc <puts>
		}
		HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000df6:	2201      	movs	r2, #1
 8000df8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dfc:	485e      	ldr	r0, [pc, #376]	@ (8000f78 <main+0x318>)
 8000dfe:	f002 fc3f 	bl	8003680 <HAL_GPIO_WritePin>
		// Check if received data is notifying about any errors
		// Check for communication error
		if (SPI_buffer == com_error_mask) {
 8000e02:	887b      	ldrh	r3, [r7, #2]
 8000e04:	2201      	movs	r2, #1
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d103      	bne.n	8000e12 <main+0x1b2>
			printf("ERROR: Communication Error \r\n");
 8000e0a:	4860      	ldr	r0, [pc, #384]	@ (8000f8c <main+0x32c>)
 8000e0c:	f005 f8d6 	bl	8005fbc <puts>
 8000e10:	e071      	b.n	8000ef6 <main+0x296>
		}
		// Check for FEC Error
		else if ((SPI_buffer & FEC_error_mask) != 0) {
 8000e12:	887b      	ldrh	r3, [r7, #2]
 8000e14:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e18:	4013      	ands	r3, r2
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d003      	beq.n	8000e28 <main+0x1c8>
			printf("ERROR: FEC Error \r\n");
 8000e20:	485b      	ldr	r0, [pc, #364]	@ (8000f90 <main+0x330>)
 8000e22:	f005 f8cb 	bl	8005fbc <puts>
 8000e26:	e066      	b.n	8000ef6 <main+0x296>
		}
		// Check for Acquisition Chain Failure
		else if ((SPI_buffer & no_error_mask) == Diag1_mask) {
 8000e28:	887b      	ldrh	r3, [r7, #2]
 8000e2a:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000e2e:	4013      	ands	r3, r2
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d108      	bne.n	8000e4c <main+0x1ec>
			printf("ERROR: Acquisition chain failure \r\n");
 8000e3a:	4856      	ldr	r0, [pc, #344]	@ (8000f94 <main+0x334>)
 8000e3c:	f005 f8be 	bl	8005fbc <puts>
			printf("Received bytes = %u", SPI_buffer);
 8000e40:	887b      	ldrh	r3, [r7, #2]
 8000e42:	4619      	mov	r1, r3
 8000e44:	485b      	ldr	r0, [pc, #364]	@ (8000fb4 <main+0x354>)
 8000e46:	f005 f851 	bl	8005eec <iprintf>
 8000e4a:	e054      	b.n	8000ef6 <main+0x296>
		}
		// Check for Sensor Cell Failure
		else if ((SPI_buffer & Diag2_mask) != 0) {
 8000e4c:	887b      	ldrh	r3, [r7, #2]
 8000e4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e52:	4013      	ands	r3, r2
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <main+0x202>
			printf("ERROR: Sensor cell failure \r\n");
 8000e5a:	484f      	ldr	r0, [pc, #316]	@ (8000f98 <main+0x338>)
 8000e5c:	f005 f8ae 	bl	8005fbc <puts>
 8000e60:	e049      	b.n	8000ef6 <main+0x296>
		}
		// Check if pressure is above measuring range maximum
		else if ((SPI_buffer & no_error_mask) == pressure_over_max_mask) {
 8000e62:	887b      	ldrh	r3, [r7, #2]
 8000e64:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000e68:	4013      	ands	r3, r2
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d103      	bne.n	8000e7c <main+0x21c>
			printf("ERROR: Pressure above measuring range maximum \r\n");
 8000e74:	4849      	ldr	r0, [pc, #292]	@ (8000f9c <main+0x33c>)
 8000e76:	f005 f8a1 	bl	8005fbc <puts>
 8000e7a:	e03c      	b.n	8000ef6 <main+0x296>
		}
		// Check if pressure is below measuring range minimum
		else if ((SPI_buffer & pressure_under_min_mask) != 0) {
 8000e7c:	887b      	ldrh	r3, [r7, #2]
 8000e7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e82:	4013      	ands	r3, r2
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d003      	beq.n	8000e92 <main+0x232>
			printf("ERROR: Pressure below measuring range minimum \r\n");
 8000e8a:	4845      	ldr	r0, [pc, #276]	@ (8000fa0 <main+0x340>)
 8000e8c:	f005 f896 	bl	8005fbc <puts>
 8000e90:	e031      	b.n	8000ef6 <main+0x296>
		}
		// Check if no errors were detected
		else if ((SPI_buffer & no_error_mask) == no_error_mask) {
 8000e92:	887b      	ldrh	r3, [r7, #2]
 8000e94:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000e98:	4013      	ands	r3, r2
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d128      	bne.n	8000ef6 <main+0x296>
			printf("No errors detected \r\n");
 8000ea4:	483f      	ldr	r0, [pc, #252]	@ (8000fa4 <main+0x344>)
 8000ea6:	f005 f889 	bl	8005fbc <puts>
			// Get the pressure data using a bit mask and right shift operator to get rid of parity bit
			pressure_LSB = (SPI_buffer & data_mask) >> 1;
 8000eaa:	887b      	ldrh	r3, [r7, #2]
 8000eac:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	085b      	lsrs	r3, r3, #1
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8000fb8 <main+0x358>)
 8000eba:	801a      	strh	r2, [r3, #0]
			// Convert pressure from LSB to kPa using transfer function from data sheet
			pressure_Bar = ((float) pressure_LSB - offs_p) / S_p;
 8000ebc:	4b3e      	ldr	r3, [pc, #248]	@ (8000fb8 <main+0x358>)
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	ee07 3a90 	vmov	s15, r3
 8000ec4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ec8:	4b3c      	ldr	r3, [pc, #240]	@ (8000fbc <main+0x35c>)
 8000eca:	edd3 7a00 	vldr	s15, [r3]
 8000ece:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc0 <main+0x360>)
 8000ed4:	ed93 7a00 	vldr	s14, [r3]
 8000ed8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000edc:	4b39      	ldr	r3, [pc, #228]	@ (8000fc4 <main+0x364>)
 8000ede:	edc3 7a00 	vstr	s15, [r3]
			// Convert pressure from Bar to kPa
			// pressure_Bar = pressure_Bar/100;
			// Print pressure value
			printf("Measured pressure: %i kPa \r\n", (int) pressure_Bar);
 8000ee2:	4b38      	ldr	r3, [pc, #224]	@ (8000fc4 <main+0x364>)
 8000ee4:	edd3 7a00 	vldr	s15, [r3]
 8000ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eec:	ee17 1a90 	vmov	r1, s15
 8000ef0:	4835      	ldr	r0, [pc, #212]	@ (8000fc8 <main+0x368>)
 8000ef2:	f004 fffb 	bl	8005eec <iprintf>

		}

		// Start ADC Conversion
		HAL_ADC_Start(&hadc1);
 8000ef6:	482d      	ldr	r0, [pc, #180]	@ (8000fac <main+0x34c>)
 8000ef8:	f001 f98c 	bl	8002214 <HAL_ADC_Start>
		// Poll ADC2 Peripheral & TimeOut = 1mSec
		HAL_ADC_PollForConversion(&hadc1, 1);
 8000efc:	2101      	movs	r1, #1
 8000efe:	482b      	ldr	r0, [pc, #172]	@ (8000fac <main+0x34c>)
 8000f00:	f001 fa44 	bl	800238c <HAL_ADC_PollForConversion>
		// Read The ADC Conversion Result & Print it
		low_pressure_raw = HAL_ADC_GetValue(&hadc1);
 8000f04:	4829      	ldr	r0, [pc, #164]	@ (8000fac <main+0x34c>)
 8000f06:	f001 fb19 	bl	800253c <HAL_ADC_GetValue>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	817b      	strh	r3, [r7, #10]
		low_pressure_voltage = low_pressure_raw*3.3/(4095);
 8000f0e:	897b      	ldrh	r3, [r7, #10]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fb27 	bl	8000564 <__aeabi_i2d>
 8000f16:	a312      	add	r3, pc, #72	@ (adr r3, 8000f60 <main+0x300>)
 8000f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1c:	f7ff fb8c 	bl	8000638 <__aeabi_dmul>
 8000f20:	4602      	mov	r2, r0
 8000f22:	460b      	mov	r3, r1
 8000f24:	4610      	mov	r0, r2
 8000f26:	4619      	mov	r1, r3
 8000f28:	a30f      	add	r3, pc, #60	@ (adr r3, 8000f68 <main+0x308>)
 8000f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2e:	f7ff fcad 	bl	800088c <__aeabi_ddiv>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4610      	mov	r0, r2
 8000f38:	4619      	mov	r1, r3
 8000f3a:	f7ff fe17 	bl	8000b6c <__aeabi_d2f>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	607b      	str	r3, [r7, #4]
		if (low_pressure_voltage <= 120*0.004) {
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff fb20 	bl	8000588 <__aeabi_f2d>
 8000f48:	a309      	add	r3, pc, #36	@ (adr r3, 8000f70 <main+0x310>)
 8000f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4e:	f7ff fdef 	bl	8000b30 <__aeabi_dcmple>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d039      	beq.n	8000fcc <main+0x36c>
			low_pressure = 0;
 8000f58:	f04f 0300 	mov.w	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	e057      	b.n	8001010 <main+0x3b0>
 8000f60:	66666666 	.word	0x66666666
 8000f64:	400a6666 	.word	0x400a6666
 8000f68:	00000000 	.word	0x00000000
 8000f6c:	40affe00 	.word	0x40affe00
 8000f70:	eb851eb8 	.word	0xeb851eb8
 8000f74:	3fdeb851 	.word	0x3fdeb851
 8000f78:	48000400 	.word	0x48000400
 8000f7c:	08006c9c 	.word	0x08006c9c
 8000f80:	08006e4c 	.word	0x08006e4c
 8000f84:	20000164 	.word	0x20000164
 8000f88:	08006cd0 	.word	0x08006cd0
 8000f8c:	08006cf8 	.word	0x08006cf8
 8000f90:	08006d18 	.word	0x08006d18
 8000f94:	08006d2c 	.word	0x08006d2c
 8000f98:	08006d50 	.word	0x08006d50
 8000f9c:	08006d70 	.word	0x08006d70
 8000fa0:	08006da0 	.word	0x08006da0
 8000fa4:	08006dd0 	.word	0x08006dd0
 8000fa8:	08006de8 	.word	0x08006de8
 8000fac:	2000008c 	.word	0x2000008c
 8000fb0:	08006e4a 	.word	0x08006e4a
 8000fb4:	08006dfc 	.word	0x08006dfc
 8000fb8:	20000214 	.word	0x20000214
 8000fbc:	20000000 	.word	0x20000000
 8000fc0:	20000004 	.word	0x20000004
 8000fc4:	20000218 	.word	0x20000218
 8000fc8:	08006e10 	.word	0x08006e10
		}
		else {
			low_pressure = (low_pressure_voltage-120*0.004)*10000/(120*(0.02-0.004));
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff fadb 	bl	8000588 <__aeabi_f2d>
 8000fd2:	a316      	add	r3, pc, #88	@ (adr r3, 800102c <main+0x3cc>)
 8000fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd8:	f7ff f976 	bl	80002c8 <__aeabi_dsub>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	a313      	add	r3, pc, #76	@ (adr r3, 8001034 <main+0x3d4>)
 8000fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fea:	f7ff fb25 	bl	8000638 <__aeabi_dmul>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	4610      	mov	r0, r2
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	a311      	add	r3, pc, #68	@ (adr r3, 800103c <main+0x3dc>)
 8000ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffc:	f7ff fc46 	bl	800088c <__aeabi_ddiv>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4610      	mov	r0, r2
 8001006:	4619      	mov	r1, r3
 8001008:	f7ff fdb0 	bl	8000b6c <__aeabi_d2f>
 800100c:	4603      	mov	r3, r0
 800100e:	60fb      	str	r3, [r7, #12]
		}
		printf("Low Pressure = %i mBar\r\n", (int)low_pressure);
 8001010:	edd7 7a03 	vldr	s15, [r7, #12]
 8001014:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001018:	ee17 1a90 	vmov	r1, s15
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <main+0x3c8>)
 800101e:	f004 ff65 	bl	8005eec <iprintf>
		HAL_GPIO_TogglePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin);
 8001022:	e6b1      	b.n	8000d88 <main+0x128>
 8001024:	f3af 8000 	nop.w
 8001028:	08006e30 	.word	0x08006e30
 800102c:	eb851eb8 	.word	0xeb851eb8
 8001030:	3fdeb851 	.word	0x3fdeb851
 8001034:	00000000 	.word	0x00000000
 8001038:	40c38800 	.word	0x40c38800
 800103c:	eb851eb8 	.word	0xeb851eb8
 8001040:	3ffeb851 	.word	0x3ffeb851

08001044 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b094      	sub	sp, #80	@ 0x50
 8001048:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800104a:	f107 0318 	add.w	r3, r7, #24
 800104e:	2238      	movs	r2, #56	@ 0x38
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f005 f892 	bl	800617c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001058:	1d3b      	adds	r3, r7, #4
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001066:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800106a:	f002 fb3b 	bl	80036e4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106e:	2302      	movs	r3, #2
 8001070:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001072:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001076:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001078:	2340      	movs	r3, #64	@ 0x40
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107c:	2302      	movs	r3, #2
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001080:	2302      	movs	r3, #2
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001084:	2304      	movs	r3, #4
 8001086:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 75;
 8001088:	234b      	movs	r3, #75	@ 0x4b
 800108a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800108c:	2302      	movs	r3, #2
 800108e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001090:	2302      	movs	r3, #2
 8001092:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001094:	2302      	movs	r3, #2
 8001096:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001098:	f107 0318 	add.w	r3, r7, #24
 800109c:	4618      	mov	r0, r3
 800109e:	f002 fbd5 	bl	800384c <HAL_RCC_OscConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x68>
		Error_Handler();
 80010a8:	f000 fa28 	bl	80014fc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b0:	2303      	movs	r3, #3
 80010b2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	2104      	movs	r1, #4
 80010c4:	4618      	mov	r0, r3
 80010c6:	f002 fed3 	bl	8003e70 <HAL_RCC_ClockConfig>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <SystemClock_Config+0x90>
		Error_Handler();
 80010d0:	f000 fa14 	bl	80014fc <Error_Handler>
	}
}
 80010d4:	bf00      	nop
 80010d6:	3750      	adds	r7, #80	@ 0x50
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08c      	sub	sp, #48	@ 0x30
 80010e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 80010e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	2220      	movs	r2, #32
 80010f2:	2100      	movs	r1, #0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f005 f841 	bl	800617c <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80010fa:	4b32      	ldr	r3, [pc, #200]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 80010fc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001100:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001102:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001104:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001108:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800110a:	4b2e      	ldr	r3, [pc, #184]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001110:	4b2c      	ldr	r3, [pc, #176]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
	hadc1.Init.GainCompensation = 0;
 8001116:	4b2b      	ldr	r3, [pc, #172]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800111c:	4b29      	ldr	r3, [pc, #164]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 800111e:	2200      	movs	r2, #0
 8001120:	615a      	str	r2, [r3, #20]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001122:	4b28      	ldr	r3, [pc, #160]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001124:	2204      	movs	r2, #4
 8001126:	619a      	str	r2, [r3, #24]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8001128:	4b26      	ldr	r3, [pc, #152]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 800112a:	2200      	movs	r2, #0
 800112c:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800112e:	4b25      	ldr	r3, [pc, #148]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001130:	2200      	movs	r2, #0
 8001132:	775a      	strb	r2, [r3, #29]
	hadc1.Init.NbrOfConversion = 1;
 8001134:	4b23      	ldr	r3, [pc, #140]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001136:	2201      	movs	r2, #1
 8001138:	621a      	str	r2, [r3, #32]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800113a:	4b22      	ldr	r3, [pc, #136]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001142:	4b20      	ldr	r3, [pc, #128]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001144:	2200      	movs	r2, #0
 8001146:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001148:	4b1e      	ldr	r3, [pc, #120]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 800114a:	2200      	movs	r2, #0
 800114c:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800114e:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001150:	2200      	movs	r2, #0
 8001152:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001156:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001158:	2200      	movs	r2, #0
 800115a:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc1.Init.OversamplingMode = DISABLE;
 800115c:	4b19      	ldr	r3, [pc, #100]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 800115e:	2200      	movs	r2, #0
 8001160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001164:	4817      	ldr	r0, [pc, #92]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001166:	f000 fed1 	bl	8001f0c <HAL_ADC_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_ADC1_Init+0x98>
		Error_Handler();
 8001170:	f000 f9c4 	bl	80014fc <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8001174:	2300      	movs	r3, #0
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8001178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800117c:	4619      	mov	r1, r3
 800117e:	4811      	ldr	r0, [pc, #68]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 8001180:	f001 ff74 	bl	800306c <HAL_ADCEx_MultiModeConfigChannel>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_ADC1_Init+0xb2>
		Error_Handler();
 800118a:	f000 f9b7 	bl	80014fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 800118e:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <MX_ADC1_Init+0xec>)
 8001190:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001192:	2306      	movs	r3, #6
 8001194:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800119a:	237f      	movs	r3, #127	@ 0x7f
 800119c:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800119e:	2304      	movs	r3, #4
 80011a0:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80011a6:	1d3b      	adds	r3, r7, #4
 80011a8:	4619      	mov	r1, r3
 80011aa:	4806      	ldr	r0, [pc, #24]	@ (80011c4 <MX_ADC1_Init+0xe8>)
 80011ac:	f001 f9d4 	bl	8002558 <HAL_ADC_ConfigChannel>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_ADC1_Init+0xde>
		Error_Handler();
 80011b6:	f000 f9a1 	bl	80014fc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	3730      	adds	r7, #48	@ 0x30
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	2000008c 	.word	0x2000008c
 80011c8:	32601000 	.word	0x32601000

080011cc <MX_ADC2_Init>:
/**
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80011d2:	463b      	mov	r3, r7
 80011d4:	2220      	movs	r2, #32
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f004 ffcf 	bl	800617c <memset>

	/* USER CODE END ADC2_Init 1 */

	/** Common config
	 */
	hadc2.Instance = ADC2;
 80011de:	4b2b      	ldr	r3, [pc, #172]	@ (800128c <MX_ADC2_Init+0xc0>)
 80011e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001290 <MX_ADC2_Init+0xc4>)
 80011e2:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011e4:	4b29      	ldr	r3, [pc, #164]	@ (800128c <MX_ADC2_Init+0xc0>)
 80011e6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011ea:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011ec:	4b27      	ldr	r3, [pc, #156]	@ (800128c <MX_ADC2_Init+0xc0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011f2:	4b26      	ldr	r3, [pc, #152]	@ (800128c <MX_ADC2_Init+0xc0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
	hadc2.Init.GainCompensation = 0;
 80011f8:	4b24      	ldr	r3, [pc, #144]	@ (800128c <MX_ADC2_Init+0xc0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011fe:	4b23      	ldr	r3, [pc, #140]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001204:	4b21      	ldr	r3, [pc, #132]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001206:	2204      	movs	r2, #4
 8001208:	619a      	str	r2, [r3, #24]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 800120a:	4b20      	ldr	r3, [pc, #128]	@ (800128c <MX_ADC2_Init+0xc0>)
 800120c:	2200      	movs	r2, #0
 800120e:	771a      	strb	r2, [r3, #28]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8001210:	4b1e      	ldr	r3, [pc, #120]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001212:	2200      	movs	r2, #0
 8001214:	775a      	strb	r2, [r3, #29]
	hadc2.Init.NbrOfConversion = 1;
 8001216:	4b1d      	ldr	r3, [pc, #116]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001218:	2201      	movs	r2, #1
 800121a:	621a      	str	r2, [r3, #32]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 800121c:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <MX_ADC2_Init+0xc0>)
 800121e:	2200      	movs	r2, #0
 8001220:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001224:	4b19      	ldr	r3, [pc, #100]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001226:	2200      	movs	r2, #0
 8001228:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800122a:	4b18      	ldr	r3, [pc, #96]	@ (800128c <MX_ADC2_Init+0xc0>)
 800122c:	2200      	movs	r2, #0
 800122e:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8001230:	4b16      	ldr	r3, [pc, #88]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <MX_ADC2_Init+0xc0>)
 800123a:	2200      	movs	r2, #0
 800123c:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc2.Init.OversamplingMode = DISABLE;
 800123e:	4b13      	ldr	r3, [pc, #76]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 8001246:	4811      	ldr	r0, [pc, #68]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001248:	f000 fe60 	bl	8001f0c <HAL_ADC_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_ADC2_Init+0x8a>
		Error_Handler();
 8001252:	f000 f953 	bl	80014fc <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001256:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <MX_ADC2_Init+0xc8>)
 8001258:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800125a:	2306      	movs	r3, #6
 800125c:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800125e:	2300      	movs	r3, #0
 8001260:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001262:	237f      	movs	r3, #127	@ 0x7f
 8001264:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001266:	2304      	movs	r3, #4
 8001268:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 800126e:	463b      	mov	r3, r7
 8001270:	4619      	mov	r1, r3
 8001272:	4806      	ldr	r0, [pc, #24]	@ (800128c <MX_ADC2_Init+0xc0>)
 8001274:	f001 f970 	bl	8002558 <HAL_ADC_ConfigChannel>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_ADC2_Init+0xb6>
		Error_Handler();
 800127e:	f000 f93d 	bl	80014fc <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	3720      	adds	r7, #32
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200000f8 	.word	0x200000f8
 8001290:	50000100 	.word	0x50000100
 8001294:	36902000 	.word	0x36902000

08001298 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 800129c:	4b1b      	ldr	r3, [pc, #108]	@ (800130c <MX_SPI2_Init+0x74>)
 800129e:	4a1c      	ldr	r2, [pc, #112]	@ (8001310 <MX_SPI2_Init+0x78>)
 80012a0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80012a2:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <MX_SPI2_Init+0x74>)
 80012a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012a8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80012b0:	4b16      	ldr	r3, [pc, #88]	@ (800130c <MX_SPI2_Init+0x74>)
 80012b2:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80012b6:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b8:	4b14      	ldr	r3, [pc, #80]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80012be:	4b13      	ldr	r3, [pc, #76]	@ (800130c <MX_SPI2_Init+0x74>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <MX_SPI2_Init+0x74>)
 80012c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012ca:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ce:	2220      	movs	r2, #32
 80012d0:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <MX_SPI2_Init+0x74>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <MX_SPI2_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012de:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <MX_SPI2_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_SPI2_Init+0x74>)
 80012e6:	2207      	movs	r2, #7
 80012e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ea:	4b08      	ldr	r3, [pc, #32]	@ (800130c <MX_SPI2_Init+0x74>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_SPI2_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80012f6:	4805      	ldr	r0, [pc, #20]	@ (800130c <MX_SPI2_Init+0x74>)
 80012f8:	f003 f98e 	bl	8004618 <HAL_SPI_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_SPI2_Init+0x6e>
		Error_Handler();
 8001302:	f000 f8fb 	bl	80014fc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000164 	.word	0x20000164
 8001310:	40003800 	.word	0x40003800

08001314 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b08e      	sub	sp, #56	@ 0x38
 8001318:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800131a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	605a      	str	r2, [r3, #4]
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001328:	f107 031c 	add.w	r3, r7, #28
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001334:	463b      	mov	r3, r7
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
 8001340:	611a      	str	r2, [r3, #16]
 8001342:	615a      	str	r2, [r3, #20]
 8001344:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001346:	4b2c      	ldr	r3, [pc, #176]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 8001348:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800134c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 60000 - 1;
 800134e:	4b2a      	ldr	r3, [pc, #168]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 8001350:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001354:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b28      	ldr	r3, [pc, #160]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 499;
 800135c:	4b26      	ldr	r3, [pc, #152]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 800135e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001362:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001364:	4b24      	ldr	r3, [pc, #144]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800136a:	4b23      	ldr	r3, [pc, #140]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001370:	4821      	ldr	r0, [pc, #132]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 8001372:	f003 fd83 	bl	8004e7c <HAL_TIM_Base_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM2_Init+0x6c>
		Error_Handler();
 800137c:	f000 f8be 	bl	80014fc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001380:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001384:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001386:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800138a:	4619      	mov	r1, r3
 800138c:	481a      	ldr	r0, [pc, #104]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 800138e:	f003 ff41 	bl	8005214 <HAL_TIM_ConfigClockSource>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM2_Init+0x88>
		Error_Handler();
 8001398:	f000 f8b0 	bl	80014fc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800139c:	4816      	ldr	r0, [pc, #88]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 800139e:	f003 fdc4 	bl	8004f2a <HAL_TIM_PWM_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM2_Init+0x98>
		Error_Handler();
 80013a8:	f000 f8a8 	bl	80014fc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013ac:	2320      	movs	r3, #32
 80013ae:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80013b4:	f107 031c 	add.w	r3, r7, #28
 80013b8:	4619      	mov	r1, r3
 80013ba:	480f      	ldr	r0, [pc, #60]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 80013bc:	f004 fc52 	bl	8005c64 <HAL_TIMEx_MasterConfigSynchronization>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM2_Init+0xb6>
			!= HAL_OK) {
		Error_Handler();
 80013c6:	f000 f899 	bl	80014fc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ca:	2360      	movs	r3, #96	@ 0x60
 80013cc:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d2:	2300      	movs	r3, #0
 80013d4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1)
 80013da:	463b      	mov	r3, r7
 80013dc:	2200      	movs	r2, #0
 80013de:	4619      	mov	r1, r3
 80013e0:	4805      	ldr	r0, [pc, #20]	@ (80013f8 <MX_TIM2_Init+0xe4>)
 80013e2:	f003 fe03 	bl	8004fec <HAL_TIM_PWM_ConfigChannel>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM2_Init+0xdc>
			!= HAL_OK) {
		Error_Handler();
 80013ec:	f000 f886 	bl	80014fc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	3738      	adds	r7, #56	@ 0x38
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200001c8 	.word	0x200001c8

080013fc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	4b2a      	ldr	r3, [pc, #168]	@ (80014bc <MX_GPIO_Init+0xc0>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001416:	4a29      	ldr	r2, [pc, #164]	@ (80014bc <MX_GPIO_Init+0xc0>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800141e:	4b27      	ldr	r3, [pc, #156]	@ (80014bc <MX_GPIO_Init+0xc0>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800142a:	4b24      	ldr	r3, [pc, #144]	@ (80014bc <MX_GPIO_Init+0xc0>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800142e:	4a23      	ldr	r2, [pc, #140]	@ (80014bc <MX_GPIO_Init+0xc0>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001436:	4b21      	ldr	r3, [pc, #132]	@ (80014bc <MX_GPIO_Init+0xc0>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Valve_Enable_GPIO_Port, Valve_Enable_Pin, GPIO_PIN_SET);
 8001442:	2201      	movs	r2, #1
 8001444:	2140      	movs	r1, #64	@ 0x40
 8001446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800144a:	f002 f919 	bl	8003680 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, SPI_CS_Pin | PRS_Ready_Pin | System_Ready_Pin,
 800144e:	2201      	movs	r2, #1
 8001450:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 8001454:	481a      	ldr	r0, [pc, #104]	@ (80014c0 <MX_GPIO_Init+0xc4>)
 8001456:	f002 f913 	bl	8003680 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin : Valve_Enable_Pin */
	GPIO_InitStruct.Pin = Valve_Enable_Pin;
 800145a:	2340      	movs	r3, #64	@ 0x40
 800145c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145e:	2301      	movs	r3, #1
 8001460:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001462:	2302      	movs	r3, #2
 8001464:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(Valve_Enable_GPIO_Port, &GPIO_InitStruct);
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	4619      	mov	r1, r3
 8001470:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001474:	f001 ff82 	bl	800337c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI_CS_Pin */
	GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001478:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147e:	2301      	movs	r3, #1
 8001480:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001482:	2301      	movs	r3, #1
 8001484:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800148a:	f107 030c 	add.w	r3, r7, #12
 800148e:	4619      	mov	r1, r3
 8001490:	480b      	ldr	r0, [pc, #44]	@ (80014c0 <MX_GPIO_Init+0xc4>)
 8001492:	f001 ff73 	bl	800337c <HAL_GPIO_Init>

	/*Configure GPIO pins : PRS_Ready_Pin System_Ready_Pin */
	GPIO_InitStruct.Pin = PRS_Ready_Pin | System_Ready_Pin;
 8001496:	23c0      	movs	r3, #192	@ 0xc0
 8001498:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149a:	2301      	movs	r3, #1
 800149c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800149e:	2302      	movs	r3, #2
 80014a0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4619      	mov	r1, r3
 80014ac:	4804      	ldr	r0, [pc, #16]	@ (80014c0 <MX_GPIO_Init+0xc4>)
 80014ae:	f001 ff65 	bl	800337c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80014b2:	bf00      	nop
 80014b4:	3720      	adds	r7, #32
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000
 80014c0:	48000400 	.word	0x48000400

080014c4 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	e009      	b.n	80014ea <_write+0x26>
		ITM_SendChar(*ptr++);
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	60ba      	str	r2, [r7, #8]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fb94 	bl	8000c0c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3301      	adds	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	dbf1      	blt.n	80014d6 <_write+0x12>
	}
	return len;
 80014f2:	687b      	ldr	r3, [r7, #4]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001500:	b672      	cpsid	i
}
 8001502:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001504:	bf00      	nop
 8001506:	e7fd      	b.n	8001504 <Error_Handler+0x8>

08001508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <HAL_MspInit+0x44>)
 8001510:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001512:	4a0e      	ldr	r2, [pc, #56]	@ (800154c <HAL_MspInit+0x44>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6613      	str	r3, [r2, #96]	@ 0x60
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <HAL_MspInit+0x44>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <HAL_MspInit+0x44>)
 8001528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152a:	4a08      	ldr	r2, [pc, #32]	@ (800154c <HAL_MspInit+0x44>)
 800152c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001530:	6593      	str	r3, [r2, #88]	@ 0x58
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_MspInit+0x44>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800153e:	f002 f975 	bl	800382c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000

08001550 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b09c      	sub	sp, #112	@ 0x70
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001568:	f107 0318 	add.w	r3, r7, #24
 800156c:	2244      	movs	r2, #68	@ 0x44
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f004 fe03 	bl	800617c <memset>
  if(hadc->Instance==ADC1)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800157e:	d13d      	bne.n	80015fc <HAL_ADC_MspInit+0xac>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001580:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001584:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001586:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800158a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800158c:	f107 0318 	add.w	r3, r7, #24
 8001590:	4618      	mov	r0, r3
 8001592:	f002 fe51 	bl	8004238 <HAL_RCCEx_PeriphCLKConfig>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800159c:	f7ff ffae 	bl	80014fc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80015a0:	4b3a      	ldr	r3, [pc, #232]	@ (800168c <HAL_ADC_MspInit+0x13c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	3301      	adds	r3, #1
 80015a6:	4a39      	ldr	r2, [pc, #228]	@ (800168c <HAL_ADC_MspInit+0x13c>)
 80015a8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80015aa:	4b38      	ldr	r3, [pc, #224]	@ (800168c <HAL_ADC_MspInit+0x13c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d10b      	bne.n	80015ca <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015b2:	4b37      	ldr	r3, [pc, #220]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	4a36      	ldr	r2, [pc, #216]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 80015b8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015be:	4b34      	ldr	r3, [pc, #208]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015c6:	617b      	str	r3, [r7, #20]
 80015c8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	4b31      	ldr	r3, [pc, #196]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Low_Pressure_ADC_Pin;
 80015e2:	2302      	movs	r3, #2
 80015e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e6:	2303      	movs	r3, #3
 80015e8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(Low_Pressure_ADC_GPIO_Port, &GPIO_InitStruct);
 80015ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80015f2:	4619      	mov	r1, r3
 80015f4:	4827      	ldr	r0, [pc, #156]	@ (8001694 <HAL_ADC_MspInit+0x144>)
 80015f6:	f001 fec1 	bl	800337c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80015fa:	e042      	b.n	8001682 <HAL_ADC_MspInit+0x132>
  else if(hadc->Instance==ADC2)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a25      	ldr	r2, [pc, #148]	@ (8001698 <HAL_ADC_MspInit+0x148>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d13d      	bne.n	8001682 <HAL_ADC_MspInit+0x132>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800160a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800160c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001610:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001612:	f107 0318 	add.w	r3, r7, #24
 8001616:	4618      	mov	r0, r3
 8001618:	f002 fe0e 	bl	8004238 <HAL_RCCEx_PeriphCLKConfig>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <HAL_ADC_MspInit+0xd6>
      Error_Handler();
 8001622:	f7ff ff6b 	bl	80014fc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001626:	4b19      	ldr	r3, [pc, #100]	@ (800168c <HAL_ADC_MspInit+0x13c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	3301      	adds	r3, #1
 800162c:	4a17      	ldr	r2, [pc, #92]	@ (800168c <HAL_ADC_MspInit+0x13c>)
 800162e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001630:	4b16      	ldr	r3, [pc, #88]	@ (800168c <HAL_ADC_MspInit+0x13c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d10b      	bne.n	8001650 <HAL_ADC_MspInit+0x100>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163c:	4a14      	ldr	r2, [pc, #80]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 800163e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001642:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001644:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 8001646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001650:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 8001652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001654:	4a0e      	ldr	r2, [pc, #56]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165c:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <HAL_ADC_MspInit+0x140>)
 800165e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = High_Pressure_ADC_Pin;
 8001668:	2320      	movs	r3, #32
 800166a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166c:	2303      	movs	r3, #3
 800166e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(High_Pressure_ADC_GPIO_Port, &GPIO_InitStruct);
 8001674:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001678:	4619      	mov	r1, r3
 800167a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800167e:	f001 fe7d 	bl	800337c <HAL_GPIO_Init>
}
 8001682:	bf00      	nop
 8001684:	3770      	adds	r7, #112	@ 0x70
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000021c 	.word	0x2000021c
 8001690:	40021000 	.word	0x40021000
 8001694:	48000400 	.word	0x48000400
 8001698:	50000100 	.word	0x50000100

0800169c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	@ 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a17      	ldr	r2, [pc, #92]	@ (8001718 <HAL_SPI_MspInit+0x7c>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d128      	bne.n	8001710 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016be:	4b17      	ldr	r3, [pc, #92]	@ (800171c <HAL_SPI_MspInit+0x80>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	4a16      	ldr	r2, [pc, #88]	@ (800171c <HAL_SPI_MspInit+0x80>)
 80016c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ca:	4b14      	ldr	r3, [pc, #80]	@ (800171c <HAL_SPI_MspInit+0x80>)
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d6:	4b11      	ldr	r3, [pc, #68]	@ (800171c <HAL_SPI_MspInit+0x80>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016da:	4a10      	ldr	r2, [pc, #64]	@ (800171c <HAL_SPI_MspInit+0x80>)
 80016dc:	f043 0302 	orr.w	r3, r3, #2
 80016e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e2:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <HAL_SPI_MspInit+0x80>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80016ee:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80016f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f4:	2302      	movs	r3, #2
 80016f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016fc:	2302      	movs	r3, #2
 80016fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001700:	2305      	movs	r3, #5
 8001702:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4619      	mov	r1, r3
 800170a:	4805      	ldr	r0, [pc, #20]	@ (8001720 <HAL_SPI_MspInit+0x84>)
 800170c:	f001 fe36 	bl	800337c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001710:	bf00      	nop
 8001712:	3728      	adds	r7, #40	@ 0x28
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40003800 	.word	0x40003800
 800171c:	40021000 	.word	0x40021000
 8001720:	48000400 	.word	0x48000400

08001724 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001734:	d10b      	bne.n	800174e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001736:	4b09      	ldr	r3, [pc, #36]	@ (800175c <HAL_TIM_Base_MspInit+0x38>)
 8001738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173a:	4a08      	ldr	r2, [pc, #32]	@ (800175c <HAL_TIM_Base_MspInit+0x38>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6593      	str	r3, [r2, #88]	@ 0x58
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <HAL_TIM_Base_MspInit+0x38>)
 8001744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800174e:	bf00      	nop
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000

08001760 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <NMI_Handler+0x4>

08001768 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <HardFault_Handler+0x4>

08001770 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <MemManage_Handler+0x4>

08001778 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <BusFault_Handler+0x4>

08001780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <UsageFault_Handler+0x4>

08001788 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017b6:	f000 f917 	bl	80019e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}

080017be <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b086      	sub	sp, #24
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	60b9      	str	r1, [r7, #8]
 80017c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	e00a      	b.n	80017e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017d0:	f3af 8000 	nop.w
 80017d4:	4601      	mov	r1, r0
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	1c5a      	adds	r2, r3, #1
 80017da:	60ba      	str	r2, [r7, #8]
 80017dc:	b2ca      	uxtb	r2, r1
 80017de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	3301      	adds	r3, #1
 80017e4:	617b      	str	r3, [r7, #20]
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	dbf0      	blt.n	80017d0 <_read+0x12>
  }

  return len;
 80017ee:	687b      	ldr	r3, [r7, #4]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001800:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001804:	4618      	mov	r0, r3
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001820:	605a      	str	r2, [r3, #4]
  return 0;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_isatty>:

int _isatty(int file)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001838:	2301      	movs	r3, #1
}
 800183a:	4618      	mov	r0, r3
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001846:	b480      	push	{r7}
 8001848:	b085      	sub	sp, #20
 800184a:	af00      	add	r7, sp, #0
 800184c:	60f8      	str	r0, [r7, #12]
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001852:	2300      	movs	r3, #0
}
 8001854:	4618      	mov	r0, r3
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a14      	ldr	r2, [pc, #80]	@ (80018bc <_sbrk+0x5c>)
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <_sbrk+0x60>)
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001874:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d102      	bne.n	8001882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <_sbrk+0x64>)
 800187e:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <_sbrk+0x68>)
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	d207      	bcs.n	80018a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001890:	f004 fcc2 	bl	8006218 <__errno>
 8001894:	4603      	mov	r3, r0
 8001896:	220c      	movs	r2, #12
 8001898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800189e:	e009      	b.n	80018b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <_sbrk+0x64>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a6:	4b07      	ldr	r3, [pc, #28]	@ (80018c4 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	4a05      	ldr	r2, [pc, #20]	@ (80018c4 <_sbrk+0x64>)
 80018b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b2:	68fb      	ldr	r3, [r7, #12]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20008000 	.word	0x20008000
 80018c0:	00000400 	.word	0x00000400
 80018c4:	20000220 	.word	0x20000220
 80018c8:	20000378 	.word	0x20000378

080018cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <SystemInit+0x20>)
 80018d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018d6:	4a05      	ldr	r2, [pc, #20]	@ (80018ec <SystemInit+0x20>)
 80018d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018f0:	480d      	ldr	r0, [pc, #52]	@ (8001928 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018f2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80018f4:	f7ff ffea 	bl	80018cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f8:	480c      	ldr	r0, [pc, #48]	@ (800192c <LoopForever+0x6>)
  ldr r1, =_edata
 80018fa:	490d      	ldr	r1, [pc, #52]	@ (8001930 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001934 <LoopForever+0xe>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001900:	e002      	b.n	8001908 <LoopCopyDataInit>

08001902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001906:	3304      	adds	r3, #4

08001908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800190c:	d3f9      	bcc.n	8001902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190e:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001910:	4c0a      	ldr	r4, [pc, #40]	@ (800193c <LoopForever+0x16>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001914:	e001      	b.n	800191a <LoopFillZerobss>

08001916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001918:	3204      	adds	r2, #4

0800191a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800191c:	d3fb      	bcc.n	8001916 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800191e:	f004 fc81 	bl	8006224 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001922:	f7ff f99d 	bl	8000c60 <main>

08001926 <LoopForever>:

LoopForever:
    b LoopForever
 8001926:	e7fe      	b.n	8001926 <LoopForever>
  ldr   r0, =_estack
 8001928:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001934:	08006ea4 	.word	0x08006ea4
  ldr r2, =_sbss
 8001938:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800193c:	20000374 	.word	0x20000374

08001940 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC1_2_IRQHandler>

08001942 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001948:	2300      	movs	r3, #0
 800194a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800194c:	2003      	movs	r0, #3
 800194e:	f001 fce3 	bl	8003318 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001952:	200f      	movs	r0, #15
 8001954:	f000 f80e 	bl	8001974 <HAL_InitTick>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d002      	beq.n	8001964 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	71fb      	strb	r3, [r7, #7]
 8001962:	e001      	b.n	8001968 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001964:	f7ff fdd0 	bl	8001508 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001968:	79fb      	ldrb	r3, [r7, #7]

}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <HAL_InitTick+0x68>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d022      	beq.n	80019ce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001988:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_InitTick+0x6c>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <HAL_InitTick+0x68>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001994:	fbb1 f3f3 	udiv	r3, r1, r3
 8001998:	fbb2 f3f3 	udiv	r3, r2, r3
 800199c:	4618      	mov	r0, r3
 800199e:	f001 fce0 	bl	8003362 <HAL_SYSTICK_Config>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10f      	bne.n	80019c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b0f      	cmp	r3, #15
 80019ac:	d809      	bhi.n	80019c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ae:	2200      	movs	r2, #0
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019b6:	f001 fcba 	bl	800332e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019ba:	4a0a      	ldr	r2, [pc, #40]	@ (80019e4 <HAL_InitTick+0x70>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	e007      	b.n	80019d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	73fb      	strb	r3, [r7, #15]
 80019c6:	e004      	b.n	80019d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	73fb      	strb	r3, [r7, #15]
 80019cc:	e001      	b.n	80019d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000010 	.word	0x20000010
 80019e0:	20000008 	.word	0x20000008
 80019e4:	2000000c 	.word	0x2000000c

080019e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019ec:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <HAL_IncTick+0x1c>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b05      	ldr	r3, [pc, #20]	@ (8001a08 <HAL_IncTick+0x20>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4413      	add	r3, r2
 80019f6:	4a03      	ldr	r2, [pc, #12]	@ (8001a04 <HAL_IncTick+0x1c>)
 80019f8:	6013      	str	r3, [r2, #0]
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	20000224 	.word	0x20000224
 8001a08:	20000010 	.word	0x20000010

08001a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a10:	4b03      	ldr	r3, [pc, #12]	@ (8001a20 <HAL_GetTick+0x14>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	20000224 	.word	0x20000224

08001a24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a2c:	f7ff ffee 	bl	8001a0c <HAL_GetTick>
 8001a30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a3c:	d004      	beq.n	8001a48 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a3e:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <HAL_Delay+0x40>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	4413      	add	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a48:	bf00      	nop
 8001a4a:	f7ff ffdf 	bl	8001a0c <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d8f7      	bhi.n	8001a4a <HAL_Delay+0x26>
  {
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	bf00      	nop
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000010 	.word	0x20000010

08001a68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	609a      	str	r2, [r3, #8]
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b083      	sub	sp, #12
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	431a      	orrs	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b087      	sub	sp, #28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
 8001adc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3360      	adds	r3, #96	@ 0x60
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <LL_ADC_SetOffset+0x44>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	4313      	orrs	r3, r2
 8001b00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b08:	bf00      	nop
 8001b0a:	371c      	adds	r7, #28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	03fff000 	.word	0x03fff000

08001b18 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3360      	adds	r3, #96	@ 0x60
 8001b26:	461a      	mov	r2, r3
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	3360      	adds	r3, #96	@ 0x60
 8001b54:	461a      	mov	r2, r3
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b6e:	bf00      	nop
 8001b70:	371c      	adds	r7, #28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b087      	sub	sp, #28
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	60f8      	str	r0, [r7, #12]
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	3360      	adds	r3, #96	@ 0x60
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001ba4:	bf00      	nop
 8001ba6:	371c      	adds	r7, #28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b087      	sub	sp, #28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	3360      	adds	r3, #96	@ 0x60
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001bda:	bf00      	nop
 8001bdc:	371c      	adds	r7, #28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	695b      	ldr	r3, [r3, #20]
 8001bf4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	615a      	str	r2, [r3, #20]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b087      	sub	sp, #28
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	3330      	adds	r3, #48	@ 0x30
 8001c42:	461a      	mov	r2, r3
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	0a1b      	lsrs	r3, r3, #8
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	4413      	add	r3, r2
 8001c50:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	f003 031f 	and.w	r3, r3, #31
 8001c5c:	211f      	movs	r1, #31
 8001c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	401a      	ands	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0e9b      	lsrs	r3, r3, #26
 8001c6a:	f003 011f 	and.w	r1, r3, #31
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	fa01 f303 	lsl.w	r3, r1, r3
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c7e:	bf00      	nop
 8001c80:	371c      	adds	r7, #28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b087      	sub	sp, #28
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	3314      	adds	r3, #20
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	0e5b      	lsrs	r3, r3, #25
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	f003 0304 	and.w	r3, r3, #4
 8001ca6:	4413      	add	r3, r2
 8001ca8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	0d1b      	lsrs	r3, r3, #20
 8001cb2:	f003 031f 	and.w	r3, r3, #31
 8001cb6:	2107      	movs	r1, #7
 8001cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	401a      	ands	r2, r3
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	0d1b      	lsrs	r3, r3, #20
 8001cc4:	f003 031f 	and.w	r3, r3, #31
 8001cc8:	6879      	ldr	r1, [r7, #4]
 8001cca:	fa01 f303 	lsl.w	r3, r1, r3
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cd4:	bf00      	nop
 8001cd6:	371c      	adds	r7, #28
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f003 0318 	and.w	r3, r3, #24
 8001d02:	4908      	ldr	r1, [pc, #32]	@ (8001d24 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d04:	40d9      	lsrs	r1, r3
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	400b      	ands	r3, r1
 8001d0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d16:	bf00      	nop
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	0007ffff 	.word	0x0007ffff

08001d28 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 031f 	and.w	r3, r3, #31
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	6093      	str	r3, [r2, #8]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d98:	d101      	bne.n	8001d9e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e000      	b.n	8001da0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001dbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dc0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001de8:	d101      	bne.n	8001dee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e10:	f043 0201 	orr.w	r2, r3, #1
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e38:	f043 0202 	orr.w	r2, r3, #2
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d101      	bne.n	8001e64 <LL_ADC_IsEnabled+0x18>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <LL_ADC_IsEnabled+0x1a>
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d101      	bne.n	8001e8a <LL_ADC_IsDisableOngoing+0x18>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <LL_ADC_IsDisableOngoing+0x1a>
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ea8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001eac:	f043 0204 	orr.w	r2, r3, #4
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b04      	cmp	r3, #4
 8001ed2:	d101      	bne.n	8001ed8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
 8001ef6:	2b08      	cmp	r3, #8
 8001ef8:	d101      	bne.n	8001efe <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e000      	b.n	8001f00 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f0c:	b590      	push	{r4, r7, lr}
 8001f0e:	b089      	sub	sp, #36	@ 0x24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e167      	b.n	80021f6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d109      	bne.n	8001f48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff fb0b 	bl	8001550 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff19 	bl	8001d84 <LL_ADC_IsDeepPowerDownEnabled>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d004      	beq.n	8001f62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff feff 	bl	8001d60 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff ff34 	bl	8001dd4 <LL_ADC_IsInternalRegulatorEnabled>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d115      	bne.n	8001f9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff ff18 	bl	8001dac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f7c:	4ba0      	ldr	r3, [pc, #640]	@ (8002200 <HAL_ADC_Init+0x2f4>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	099b      	lsrs	r3, r3, #6
 8001f82:	4aa0      	ldr	r2, [pc, #640]	@ (8002204 <HAL_ADC_Init+0x2f8>)
 8001f84:	fba2 2303 	umull	r2, r3, r2, r3
 8001f88:	099b      	lsrs	r3, r3, #6
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f90:	e002      	b.n	8001f98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	3b01      	subs	r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f9      	bne.n	8001f92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff ff16 	bl	8001dd4 <LL_ADC_IsInternalRegulatorEnabled>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d10d      	bne.n	8001fca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fb2:	f043 0210 	orr.w	r2, r3, #16
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fbe:	f043 0201 	orr.w	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff ff76 	bl	8001ec0 <LL_ADC_REG_IsConversionOngoing>
 8001fd4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fda:	f003 0310 	and.w	r3, r3, #16
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f040 8100 	bne.w	80021e4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f040 80fc 	bne.w	80021e4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ff4:	f043 0202 	orr.w	r2, r3, #2
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff ff23 	bl	8001e4c <LL_ADC_IsEnabled>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d111      	bne.n	8002030 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800200c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002010:	f7ff ff1c 	bl	8001e4c <LL_ADC_IsEnabled>
 8002014:	4604      	mov	r4, r0
 8002016:	487c      	ldr	r0, [pc, #496]	@ (8002208 <HAL_ADC_Init+0x2fc>)
 8002018:	f7ff ff18 	bl	8001e4c <LL_ADC_IsEnabled>
 800201c:	4603      	mov	r3, r0
 800201e:	4323      	orrs	r3, r4
 8002020:	2b00      	cmp	r3, #0
 8002022:	d105      	bne.n	8002030 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	4619      	mov	r1, r3
 800202a:	4878      	ldr	r0, [pc, #480]	@ (800220c <HAL_ADC_Init+0x300>)
 800202c:	f7ff fd1c 	bl	8001a68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	7f5b      	ldrb	r3, [r3, #29]
 8002034:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800203a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002040:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002046:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800204e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002050:	4313      	orrs	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800205a:	2b01      	cmp	r3, #1
 800205c:	d106      	bne.n	800206c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002062:	3b01      	subs	r3, #1
 8002064:	045b      	lsls	r3, r3, #17
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002070:	2b00      	cmp	r3, #0
 8002072:	d009      	beq.n	8002088 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002078:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	4b60      	ldr	r3, [pc, #384]	@ (8002210 <HAL_ADC_Init+0x304>)
 8002090:	4013      	ands	r3, r2
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6812      	ldr	r2, [r2, #0]
 8002096:	69b9      	ldr	r1, [r7, #24]
 8002098:	430b      	orrs	r3, r1
 800209a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff ff15 	bl	8001ee6 <LL_ADC_INJ_IsConversionOngoing>
 80020bc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d16d      	bne.n	80021a0 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d16a      	bne.n	80021a0 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020ce:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020d8:	4313      	orrs	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020e6:	f023 0302 	bic.w	r3, r3, #2
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	6812      	ldr	r2, [r2, #0]
 80020ee:	69b9      	ldr	r1, [r7, #24]
 80020f0:	430b      	orrs	r3, r1
 80020f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	691b      	ldr	r3, [r3, #16]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d017      	beq.n	800212c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	691a      	ldr	r2, [r3, #16]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800210a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002114:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002118:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	6911      	ldr	r1, [r2, #16]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6812      	ldr	r2, [r2, #0]
 8002124:	430b      	orrs	r3, r1
 8002126:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800212a:	e013      	b.n	8002154 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	691a      	ldr	r2, [r3, #16]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800213a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800214c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002150:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800215a:	2b01      	cmp	r3, #1
 800215c:	d118      	bne.n	8002190 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002168:	f023 0304 	bic.w	r3, r3, #4
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002174:	4311      	orrs	r1, r2
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800217a:	4311      	orrs	r1, r2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002180:	430a      	orrs	r2, r1
 8002182:	431a      	orrs	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f042 0201 	orr.w	r2, r2, #1
 800218c:	611a      	str	r2, [r3, #16]
 800218e:	e007      	b.n	80021a0 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	691a      	ldr	r2, [r3, #16]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f022 0201 	bic.w	r2, r2, #1
 800219e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d10c      	bne.n	80021c2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f023 010f 	bic.w	r1, r3, #15
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1b      	ldr	r3, [r3, #32]
 80021b6:	1e5a      	subs	r2, r3, #1
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	631a      	str	r2, [r3, #48]	@ 0x30
 80021c0:	e007      	b.n	80021d2 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f022 020f 	bic.w	r2, r2, #15
 80021d0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021d6:	f023 0303 	bic.w	r3, r3, #3
 80021da:	f043 0201 	orr.w	r2, r3, #1
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021e2:	e007      	b.n	80021f4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e8:	f043 0210 	orr.w	r2, r3, #16
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80021f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3724      	adds	r7, #36	@ 0x24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000008 	.word	0x20000008
 8002204:	053e2d63 	.word	0x053e2d63
 8002208:	50000100 	.word	0x50000100
 800220c:	50000300 	.word	0x50000300
 8002210:	fff04007 	.word	0xfff04007

08002214 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800221c:	4859      	ldr	r0, [pc, #356]	@ (8002384 <HAL_ADC_Start+0x170>)
 800221e:	f7ff fd83 	bl	8001d28 <LL_ADC_GetMultimode>
 8002222:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fe49 	bl	8001ec0 <LL_ADC_REG_IsConversionOngoing>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	f040 809f 	bne.w	8002374 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_ADC_Start+0x30>
 8002240:	2302      	movs	r3, #2
 8002242:	e09a      	b.n	800237a <HAL_ADC_Start+0x166>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 fd73 	bl	8002d38 <ADC_Enable>
 8002252:	4603      	mov	r3, r0
 8002254:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002256:	7dfb      	ldrb	r3, [r7, #23]
 8002258:	2b00      	cmp	r3, #0
 800225a:	f040 8086 	bne.w	800236a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002262:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002266:	f023 0301 	bic.w	r3, r3, #1
 800226a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a44      	ldr	r2, [pc, #272]	@ (8002388 <HAL_ADC_Start+0x174>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d002      	beq.n	8002282 <HAL_ADC_Start+0x6e>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	e001      	b.n	8002286 <HAL_ADC_Start+0x72>
 8002282:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	4293      	cmp	r3, r2
 800228c:	d002      	beq.n	8002294 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d105      	bne.n	80022a0 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002298:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ac:	d106      	bne.n	80022bc <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022b2:	f023 0206 	bic.w	r2, r3, #6
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	661a      	str	r2, [r3, #96]	@ 0x60
 80022ba:	e002      	b.n	80022c2 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	221c      	movs	r2, #28
 80022c8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a2c      	ldr	r2, [pc, #176]	@ (8002388 <HAL_ADC_Start+0x174>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d002      	beq.n	80022e2 <HAL_ADC_Start+0xce>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	e001      	b.n	80022e6 <HAL_ADC_Start+0xd2>
 80022e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d008      	beq.n	8002300 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d005      	beq.n	8002300 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	2b05      	cmp	r3, #5
 80022f8:	d002      	beq.n	8002300 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	2b09      	cmp	r3, #9
 80022fe:	d114      	bne.n	800232a <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d007      	beq.n	800231e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002312:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002316:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fdb8 	bl	8001e98 <LL_ADC_REG_StartConversion>
 8002328:	e026      	b.n	8002378 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a13      	ldr	r2, [pc, #76]	@ (8002388 <HAL_ADC_Start+0x174>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d002      	beq.n	8002346 <HAL_ADC_Start+0x132>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	e001      	b.n	800234a <HAL_ADC_Start+0x136>
 8002346:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800234a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00f      	beq.n	8002378 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002360:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002368:	e006      	b.n	8002378 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002372:	e001      	b.n	8002378 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002374:	2302      	movs	r3, #2
 8002376:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002378:	7dfb      	ldrb	r3, [r7, #23]
}
 800237a:	4618      	mov	r0, r3
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	50000300 	.word	0x50000300
 8002388:	50000100 	.word	0x50000100

0800238c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b088      	sub	sp, #32
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002396:	4867      	ldr	r0, [pc, #412]	@ (8002534 <HAL_ADC_PollForConversion+0x1a8>)
 8002398:	f7ff fcc6 	bl	8001d28 <LL_ADC_GetMultimode>
 800239c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d102      	bne.n	80023ac <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80023a6:	2308      	movs	r3, #8
 80023a8:	61fb      	str	r3, [r7, #28]
 80023aa:	e02a      	b.n	8002402 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2b05      	cmp	r3, #5
 80023b6:	d002      	beq.n	80023be <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	2b09      	cmp	r3, #9
 80023bc:	d111      	bne.n	80023e2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d007      	beq.n	80023dc <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d0:	f043 0220 	orr.w	r2, r3, #32
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0a6      	b.n	800252a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80023dc:	2304      	movs	r3, #4
 80023de:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80023e0:	e00f      	b.n	8002402 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80023e2:	4854      	ldr	r0, [pc, #336]	@ (8002534 <HAL_ADC_PollForConversion+0x1a8>)
 80023e4:	f7ff fcae 	bl	8001d44 <LL_ADC_GetMultiDMATransfer>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d007      	beq.n	80023fe <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f2:	f043 0220 	orr.w	r2, r3, #32
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e095      	b.n	800252a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80023fe:	2304      	movs	r3, #4
 8002400:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002402:	f7ff fb03 	bl	8001a0c <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002408:	e021      	b.n	800244e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002410:	d01d      	beq.n	800244e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002412:	f7ff fafb 	bl	8001a0c <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	683a      	ldr	r2, [r7, #0]
 800241e:	429a      	cmp	r2, r3
 8002420:	d302      	bcc.n	8002428 <HAL_ADC_PollForConversion+0x9c>
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d112      	bne.n	800244e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d10b      	bne.n	800244e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243a:	f043 0204 	orr.w	r2, r3, #4
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e06d      	b.n	800252a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	4013      	ands	r3, r2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0d6      	beq.n	800240a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002460:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff fbcd 	bl	8001c0c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01c      	beq.n	80024b2 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	7f5b      	ldrb	r3, [r3, #29]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d118      	bne.n	80024b2 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b08      	cmp	r3, #8
 800248c:	d111      	bne.n	80024b2 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002492:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d105      	bne.n	80024b2 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024aa:	f043 0201 	orr.w	r2, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a20      	ldr	r2, [pc, #128]	@ (8002538 <HAL_ADC_PollForConversion+0x1ac>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d002      	beq.n	80024c2 <HAL_ADC_PollForConversion+0x136>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	e001      	b.n	80024c6 <HAL_ADC_PollForConversion+0x13a>
 80024c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	6812      	ldr	r2, [r2, #0]
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d008      	beq.n	80024e0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d005      	beq.n	80024e0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	2b05      	cmp	r3, #5
 80024d8:	d002      	beq.n	80024e0 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	2b09      	cmp	r3, #9
 80024de:	d104      	bne.n	80024ea <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	61bb      	str	r3, [r7, #24]
 80024e8:	e00d      	b.n	8002506 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a12      	ldr	r2, [pc, #72]	@ (8002538 <HAL_ADC_PollForConversion+0x1ac>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d002      	beq.n	80024fa <HAL_ADC_PollForConversion+0x16e>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	e001      	b.n	80024fe <HAL_ADC_PollForConversion+0x172>
 80024fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80024fe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	2b08      	cmp	r3, #8
 800250a:	d104      	bne.n	8002516 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2208      	movs	r2, #8
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	e008      	b.n	8002528 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d103      	bne.n	8002528 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	220c      	movs	r2, #12
 8002526:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3720      	adds	r7, #32
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	50000300 	.word	0x50000300
 8002538:	50000100 	.word	0x50000100

0800253c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800254a:	4618      	mov	r0, r3
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
	...

08002558 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b0b6      	sub	sp, #216	@ 0xd8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002568:	2300      	movs	r3, #0
 800256a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002572:	2b01      	cmp	r3, #1
 8002574:	d101      	bne.n	800257a <HAL_ADC_ConfigChannel+0x22>
 8002576:	2302      	movs	r3, #2
 8002578:	e3c8      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x7b4>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fc9a 	bl	8001ec0 <LL_ADC_REG_IsConversionOngoing>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	f040 83ad 	bne.w	8002cee <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6818      	ldr	r0, [r3, #0]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	6859      	ldr	r1, [r3, #4]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	f7ff fb46 	bl	8001c32 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff fc88 	bl	8001ec0 <LL_ADC_REG_IsConversionOngoing>
 80025b0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fc94 	bl	8001ee6 <LL_ADC_INJ_IsConversionOngoing>
 80025be:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f040 81d9 	bne.w	800297e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f040 81d4 	bne.w	800297e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80025de:	d10f      	bne.n	8002600 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2200      	movs	r2, #0
 80025ea:	4619      	mov	r1, r3
 80025ec:	f7ff fb4d 	bl	8001c8a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff faf4 	bl	8001be6 <LL_ADC_SetSamplingTimeCommonConfig>
 80025fe:	e00e      	b.n	800261e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6818      	ldr	r0, [r3, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	6819      	ldr	r1, [r3, #0]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	461a      	mov	r2, r3
 800260e:	f7ff fb3c 	bl	8001c8a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2100      	movs	r1, #0
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fae4 	bl	8001be6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	695a      	ldr	r2, [r3, #20]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	08db      	lsrs	r3, r3, #3
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	691b      	ldr	r3, [r3, #16]
 800263c:	2b04      	cmp	r3, #4
 800263e:	d022      	beq.n	8002686 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6818      	ldr	r0, [r3, #0]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	6919      	ldr	r1, [r3, #16]
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002650:	f7ff fa3e 	bl	8001ad0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6818      	ldr	r0, [r3, #0]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	6919      	ldr	r1, [r3, #16]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	461a      	mov	r2, r3
 8002662:	f7ff fa8a 	bl	8001b7a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6818      	ldr	r0, [r3, #0]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002672:	2b01      	cmp	r3, #1
 8002674:	d102      	bne.n	800267c <HAL_ADC_ConfigChannel+0x124>
 8002676:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800267a:	e000      	b.n	800267e <HAL_ADC_ConfigChannel+0x126>
 800267c:	2300      	movs	r3, #0
 800267e:	461a      	mov	r2, r3
 8002680:	f7ff fa96 	bl	8001bb0 <LL_ADC_SetOffsetSaturation>
 8002684:	e17b      	b.n	800297e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2100      	movs	r1, #0
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff fa43 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 8002692:	4603      	mov	r3, r0
 8002694:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10a      	bne.n	80026b2 <HAL_ADC_ConfigChannel+0x15a>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2100      	movs	r1, #0
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fa38 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 80026a8:	4603      	mov	r3, r0
 80026aa:	0e9b      	lsrs	r3, r3, #26
 80026ac:	f003 021f 	and.w	r2, r3, #31
 80026b0:	e01e      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x198>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2100      	movs	r1, #0
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff fa2d 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80026c8:	fa93 f3a3 	rbit	r3, r3
 80026cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80026d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80026d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80026e0:	2320      	movs	r3, #32
 80026e2:	e004      	b.n	80026ee <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80026e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026e8:	fab3 f383 	clz	r3, r3
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d105      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x1b0>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	0e9b      	lsrs	r3, r3, #26
 8002702:	f003 031f 	and.w	r3, r3, #31
 8002706:	e018      	b.n	800273a <HAL_ADC_ConfigChannel+0x1e2>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800271c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002720:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002724:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800272c:	2320      	movs	r3, #32
 800272e:	e004      	b.n	800273a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002730:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002734:	fab3 f383 	clz	r3, r3
 8002738:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800273a:	429a      	cmp	r2, r3
 800273c:	d106      	bne.n	800274c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff f9fc 	bl	8001b44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2101      	movs	r1, #1
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff f9e0 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 8002758:	4603      	mov	r3, r0
 800275a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10a      	bne.n	8002778 <HAL_ADC_ConfigChannel+0x220>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2101      	movs	r1, #1
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff f9d5 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 800276e:	4603      	mov	r3, r0
 8002770:	0e9b      	lsrs	r3, r3, #26
 8002772:	f003 021f 	and.w	r2, r3, #31
 8002776:	e01e      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x25e>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2101      	movs	r1, #1
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff f9ca 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 8002784:	4603      	mov	r3, r0
 8002786:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800278e:	fa93 f3a3 	rbit	r3, r3
 8002792:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002796:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800279a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800279e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80027a6:	2320      	movs	r3, #32
 80027a8:	e004      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80027aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d105      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x276>
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	0e9b      	lsrs	r3, r3, #26
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	e018      	b.n	8002800 <HAL_ADC_ConfigChannel+0x2a8>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80027e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80027ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80027f2:	2320      	movs	r3, #32
 80027f4:	e004      	b.n	8002800 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80027f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002800:	429a      	cmp	r2, r3
 8002802:	d106      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2200      	movs	r2, #0
 800280a:	2101      	movs	r1, #1
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff f999 	bl	8001b44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2102      	movs	r1, #2
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff f97d 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 800281e:	4603      	mov	r3, r0
 8002820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10a      	bne.n	800283e <HAL_ADC_ConfigChannel+0x2e6>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2102      	movs	r1, #2
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff f972 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 8002834:	4603      	mov	r3, r0
 8002836:	0e9b      	lsrs	r3, r3, #26
 8002838:	f003 021f 	and.w	r2, r3, #31
 800283c:	e01e      	b.n	800287c <HAL_ADC_ConfigChannel+0x324>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2102      	movs	r1, #2
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff f967 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 800284a:	4603      	mov	r3, r0
 800284c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002850:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002854:	fa93 f3a3 	rbit	r3, r3
 8002858:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800285c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002860:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002864:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002868:	2b00      	cmp	r3, #0
 800286a:	d101      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800286c:	2320      	movs	r3, #32
 800286e:	e004      	b.n	800287a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002870:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002874:	fab3 f383 	clz	r3, r3
 8002878:	b2db      	uxtb	r3, r3
 800287a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002884:	2b00      	cmp	r3, #0
 8002886:	d105      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x33c>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	0e9b      	lsrs	r3, r3, #26
 800288e:	f003 031f 	and.w	r3, r3, #31
 8002892:	e016      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x36a>
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028a0:	fa93 f3a3 	rbit	r3, r3
 80028a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80028a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80028a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80028ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80028b4:	2320      	movs	r3, #32
 80028b6:	e004      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80028b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028bc:	fab3 f383 	clz	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d106      	bne.n	80028d4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2200      	movs	r2, #0
 80028cc:	2102      	movs	r1, #2
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff f938 	bl	8001b44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2103      	movs	r1, #3
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff f91c 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 80028e0:	4603      	mov	r3, r0
 80028e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10a      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x3a8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2103      	movs	r1, #3
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff f911 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 80028f6:	4603      	mov	r3, r0
 80028f8:	0e9b      	lsrs	r3, r3, #26
 80028fa:	f003 021f 	and.w	r2, r3, #31
 80028fe:	e017      	b.n	8002930 <HAL_ADC_ConfigChannel+0x3d8>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2103      	movs	r1, #3
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff f906 	bl	8001b18 <LL_ADC_GetOffsetChannel>
 800290c:	4603      	mov	r3, r0
 800290e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002910:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002912:	fa93 f3a3 	rbit	r3, r3
 8002916:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002918:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800291a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800291c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002922:	2320      	movs	r3, #32
 8002924:	e003      	b.n	800292e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002926:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002928:	fab3 f383 	clz	r3, r3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002938:	2b00      	cmp	r3, #0
 800293a:	d105      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x3f0>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	0e9b      	lsrs	r3, r3, #26
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	e011      	b.n	800296c <HAL_ADC_ConfigChannel+0x414>
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002950:	fa93 f3a3 	rbit	r3, r3
 8002954:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002956:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002958:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800295a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002960:	2320      	movs	r3, #32
 8002962:	e003      	b.n	800296c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002964:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800296c:	429a      	cmp	r2, r3
 800296e:	d106      	bne.n	800297e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2200      	movs	r2, #0
 8002976:	2103      	movs	r1, #3
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff f8e3 	bl	8001b44 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fa62 	bl	8001e4c <LL_ADC_IsEnabled>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	f040 8140 	bne.w	8002c10 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6819      	ldr	r1, [r3, #0]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	461a      	mov	r2, r3
 800299e:	f7ff f99f 	bl	8001ce0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	4a8f      	ldr	r2, [pc, #572]	@ (8002be4 <HAL_ADC_ConfigChannel+0x68c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	f040 8131 	bne.w	8002c10 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10b      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x47e>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	0e9b      	lsrs	r3, r3, #26
 80029c4:	3301      	adds	r3, #1
 80029c6:	f003 031f 	and.w	r3, r3, #31
 80029ca:	2b09      	cmp	r3, #9
 80029cc:	bf94      	ite	ls
 80029ce:	2301      	movls	r3, #1
 80029d0:	2300      	movhi	r3, #0
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	e019      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x4b2>
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80029e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029e6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80029e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80029ee:	2320      	movs	r3, #32
 80029f0:	e003      	b.n	80029fa <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80029f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029f4:	fab3 f383 	clz	r3, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	3301      	adds	r3, #1
 80029fc:	f003 031f 	and.w	r3, r3, #31
 8002a00:	2b09      	cmp	r3, #9
 8002a02:	bf94      	ite	ls
 8002a04:	2301      	movls	r3, #1
 8002a06:	2300      	movhi	r3, #0
 8002a08:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d079      	beq.n	8002b02 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d107      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x4d2>
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	0e9b      	lsrs	r3, r3, #26
 8002a20:	3301      	adds	r3, #1
 8002a22:	069b      	lsls	r3, r3, #26
 8002a24:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a28:	e015      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x4fe>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002a38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a3a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002a3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002a42:	2320      	movs	r3, #32
 8002a44:	e003      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002a46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a48:	fab3 f383 	clz	r3, r3
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	3301      	adds	r3, #1
 8002a50:	069b      	lsls	r3, r3, #26
 8002a52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d109      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x51e>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	0e9b      	lsrs	r3, r3, #26
 8002a68:	3301      	adds	r3, #1
 8002a6a:	f003 031f 	and.w	r3, r3, #31
 8002a6e:	2101      	movs	r1, #1
 8002a70:	fa01 f303 	lsl.w	r3, r1, r3
 8002a74:	e017      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x54e>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a86:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002a88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002a8e:	2320      	movs	r3, #32
 8002a90:	e003      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a94:	fab3 f383 	clz	r3, r3
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa6:	ea42 0103 	orr.w	r1, r2, r3
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10a      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x574>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	0e9b      	lsrs	r3, r3, #26
 8002abc:	3301      	adds	r3, #1
 8002abe:	f003 021f 	and.w	r2, r3, #31
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	051b      	lsls	r3, r3, #20
 8002aca:	e018      	b.n	8002afe <HAL_ADC_ConfigChannel+0x5a6>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002ae4:	2320      	movs	r3, #32
 8002ae6:	e003      	b.n	8002af0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002aea:	fab3 f383 	clz	r3, r3
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	3301      	adds	r3, #1
 8002af2:	f003 021f 	and.w	r2, r3, #31
 8002af6:	4613      	mov	r3, r2
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	4413      	add	r3, r2
 8002afc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002afe:	430b      	orrs	r3, r1
 8002b00:	e081      	b.n	8002c06 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d107      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x5c6>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	0e9b      	lsrs	r3, r3, #26
 8002b14:	3301      	adds	r3, #1
 8002b16:	069b      	lsls	r3, r3, #26
 8002b18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b1c:	e015      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x5f2>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b26:	fa93 f3a3 	rbit	r3, r3
 8002b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b2e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002b36:	2320      	movs	r3, #32
 8002b38:	e003      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b3c:	fab3 f383 	clz	r3, r3
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	3301      	adds	r3, #1
 8002b44:	069b      	lsls	r3, r3, #26
 8002b46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d109      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x612>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	0e9b      	lsrs	r3, r3, #26
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	2101      	movs	r1, #1
 8002b64:	fa01 f303 	lsl.w	r3, r1, r3
 8002b68:	e017      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x642>
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b70:	6a3b      	ldr	r3, [r7, #32]
 8002b72:	fa93 f3a3 	rbit	r3, r3
 8002b76:	61fb      	str	r3, [r7, #28]
  return result;
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002b82:	2320      	movs	r3, #32
 8002b84:	e003      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	fab3 f383 	clz	r3, r3
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	3301      	adds	r3, #1
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	2101      	movs	r1, #1
 8002b96:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9a:	ea42 0103 	orr.w	r1, r2, r3
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10d      	bne.n	8002bc6 <HAL_ADC_ConfigChannel+0x66e>
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	0e9b      	lsrs	r3, r3, #26
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	f003 021f 	and.w	r2, r3, #31
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	4413      	add	r3, r2
 8002bbc:	3b1e      	subs	r3, #30
 8002bbe:	051b      	lsls	r3, r3, #20
 8002bc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bc4:	e01e      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x6ac>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa93 f3a3 	rbit	r3, r3
 8002bd2:	613b      	str	r3, [r7, #16]
  return result;
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d104      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002bde:	2320      	movs	r3, #32
 8002be0:	e006      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x698>
 8002be2:	bf00      	nop
 8002be4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	f003 021f 	and.w	r2, r3, #31
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	4413      	add	r3, r2
 8002bfc:	3b1e      	subs	r3, #30
 8002bfe:	051b      	lsls	r3, r3, #20
 8002c00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c04:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	f7ff f83d 	bl	8001c8a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	4b3f      	ldr	r3, [pc, #252]	@ (8002d14 <HAL_ADC_ConfigChannel+0x7bc>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d071      	beq.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c1c:	483e      	ldr	r0, [pc, #248]	@ (8002d18 <HAL_ADC_ConfigChannel+0x7c0>)
 8002c1e:	f7fe ff49 	bl	8001ab4 <LL_ADC_GetCommonPathInternalCh>
 8002c22:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002d1c <HAL_ADC_ConfigChannel+0x7c4>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d004      	beq.n	8002c3a <HAL_ADC_ConfigChannel+0x6e2>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a3a      	ldr	r2, [pc, #232]	@ (8002d20 <HAL_ADC_ConfigChannel+0x7c8>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d127      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d121      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c4e:	d157      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c58:	4619      	mov	r1, r3
 8002c5a:	482f      	ldr	r0, [pc, #188]	@ (8002d18 <HAL_ADC_ConfigChannel+0x7c0>)
 8002c5c:	f7fe ff17 	bl	8001a8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c60:	4b30      	ldr	r3, [pc, #192]	@ (8002d24 <HAL_ADC_ConfigChannel+0x7cc>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	099b      	lsrs	r3, r3, #6
 8002c66:	4a30      	ldr	r2, [pc, #192]	@ (8002d28 <HAL_ADC_ConfigChannel+0x7d0>)
 8002c68:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6c:	099b      	lsrs	r3, r3, #6
 8002c6e:	1c5a      	adds	r2, r3, #1
 8002c70:	4613      	mov	r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	4413      	add	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c7a:	e002      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1f9      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c88:	e03a      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a27      	ldr	r2, [pc, #156]	@ (8002d2c <HAL_ADC_ConfigChannel+0x7d4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d113      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10d      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a22      	ldr	r2, [pc, #136]	@ (8002d30 <HAL_ADC_ConfigChannel+0x7d8>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d02a      	beq.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002caa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4818      	ldr	r0, [pc, #96]	@ (8002d18 <HAL_ADC_ConfigChannel+0x7c0>)
 8002cb6:	f7fe feea 	bl	8001a8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cba:	e021      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d34 <HAL_ADC_ConfigChannel+0x7dc>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d11c      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d116      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a16      	ldr	r2, [pc, #88]	@ (8002d30 <HAL_ADC_ConfigChannel+0x7d8>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d011      	beq.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ce0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	480c      	ldr	r0, [pc, #48]	@ (8002d18 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ce8:	f7fe fed1 	bl	8001a8e <LL_ADC_SetCommonPathInternalCh>
 8002cec:	e008      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf2:	f043 0220 	orr.w	r2, r3, #32
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002d08:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	37d8      	adds	r7, #216	@ 0xd8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	80080000 	.word	0x80080000
 8002d18:	50000300 	.word	0x50000300
 8002d1c:	c3210000 	.word	0xc3210000
 8002d20:	90c00010 	.word	0x90c00010
 8002d24:	20000008 	.word	0x20000008
 8002d28:	053e2d63 	.word	0x053e2d63
 8002d2c:	c7520000 	.word	0xc7520000
 8002d30:	50000100 	.word	0x50000100
 8002d34:	cb840000 	.word	0xcb840000

08002d38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff f87f 	bl	8001e4c <LL_ADC_IsEnabled>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d169      	bne.n	8002e28 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	4b36      	ldr	r3, [pc, #216]	@ (8002e34 <ADC_Enable+0xfc>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00d      	beq.n	8002d7e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d66:	f043 0210 	orr.w	r2, r3, #16
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d72:	f043 0201 	orr.w	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e055      	b.n	8002e2a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff f83a 	bl	8001dfc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d88:	482b      	ldr	r0, [pc, #172]	@ (8002e38 <ADC_Enable+0x100>)
 8002d8a:	f7fe fe93 	bl	8001ab4 <LL_ADC_GetCommonPathInternalCh>
 8002d8e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002d90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d013      	beq.n	8002dc0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d98:	4b28      	ldr	r3, [pc, #160]	@ (8002e3c <ADC_Enable+0x104>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	099b      	lsrs	r3, r3, #6
 8002d9e:	4a28      	ldr	r2, [pc, #160]	@ (8002e40 <ADC_Enable+0x108>)
 8002da0:	fba2 2303 	umull	r2, r3, r2, r3
 8002da4:	099b      	lsrs	r3, r3, #6
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	4613      	mov	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	4413      	add	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002db2:	e002      	b.n	8002dba <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	3b01      	subs	r3, #1
 8002db8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1f9      	bne.n	8002db4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002dc0:	f7fe fe24 	bl	8001a0c <HAL_GetTick>
 8002dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dc6:	e028      	b.n	8002e1a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff f83d 	bl	8001e4c <LL_ADC_IsEnabled>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d104      	bne.n	8002de2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff f80d 	bl	8001dfc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002de2:	f7fe fe13 	bl	8001a0c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d914      	bls.n	8002e1a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d00d      	beq.n	8002e1a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e02:	f043 0210 	orr.w	r2, r3, #16
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e0e:	f043 0201 	orr.w	r2, r3, #1
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e007      	b.n	8002e2a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d1cf      	bne.n	8002dc8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	8000003f 	.word	0x8000003f
 8002e38:	50000300 	.word	0x50000300
 8002e3c:	20000008 	.word	0x20000008
 8002e40:	053e2d63 	.word	0x053e2d63

08002e44 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff f80e 	bl	8001e72 <LL_ADC_IsDisableOngoing>
 8002e56:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fe fff5 	bl	8001e4c <LL_ADC_IsEnabled>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d047      	beq.n	8002ef8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d144      	bne.n	8002ef8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 030d 	and.w	r3, r3, #13
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d10c      	bne.n	8002e96 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fe ffcf 	bl	8001e24 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2203      	movs	r2, #3
 8002e8c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e8e:	f7fe fdbd 	bl	8001a0c <HAL_GetTick>
 8002e92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e94:	e029      	b.n	8002eea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	f043 0210 	orr.w	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e023      	b.n	8002efa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002eb2:	f7fe fdab 	bl	8001a0c <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d914      	bls.n	8002eea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00d      	beq.n	8002eea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed2:	f043 0210 	orr.w	r2, r3, #16
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ede:	f043 0201 	orr.w	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e007      	b.n	8002efa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1dc      	bne.n	8002eb2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <LL_ADC_IsEnabled>:
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <LL_ADC_IsEnabled+0x18>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <LL_ADC_IsEnabled+0x1a>
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <LL_ADC_StartCalibration>:
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002f3a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002f44:	4313      	orrs	r3, r2
 8002f46:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	609a      	str	r2, [r3, #8]
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr

08002f5a <LL_ADC_IsCalibrationOnGoing>:
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b083      	sub	sp, #12
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f6e:	d101      	bne.n	8002f74 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <LL_ADC_REG_IsConversionOngoing>:
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d101      	bne.n	8002f9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f96:	2301      	movs	r3, #1
 8002f98:	e000      	b.n	8002f9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d101      	bne.n	8002fc4 <HAL_ADCEx_Calibration_Start+0x1c>
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	e04d      	b.n	8003060 <HAL_ADCEx_Calibration_Start+0xb8>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f7ff ff39 	bl	8002e44 <ADC_Disable>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d136      	bne.n	800304a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fe4:	f023 0302 	bic.w	r3, r3, #2
 8002fe8:	f043 0202 	orr.w	r2, r3, #2
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6839      	ldr	r1, [r7, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff ff96 	bl	8002f28 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ffc:	e014      	b.n	8003028 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	3301      	adds	r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	4a18      	ldr	r2, [pc, #96]	@ (8003068 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d90d      	bls.n	8003028 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003010:	f023 0312 	bic.w	r3, r3, #18
 8003014:	f043 0210 	orr.w	r2, r3, #16
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e01b      	b.n	8003060 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff ff94 	bl	8002f5a <LL_ADC_IsCalibrationOnGoing>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e2      	bne.n	8002ffe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303c:	f023 0303 	bic.w	r3, r3, #3
 8003040:	f043 0201 	orr.w	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003048:	e005      	b.n	8003056 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304e:	f043 0210 	orr.w	r2, r3, #16
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800305e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	0004de01 	.word	0x0004de01

0800306c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800306c:	b590      	push	{r4, r7, lr}
 800306e:	b0a1      	sub	sp, #132	@ 0x84
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003082:	2b01      	cmp	r3, #1
 8003084:	d101      	bne.n	800308a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003086:	2302      	movs	r3, #2
 8003088:	e08b      	b.n	80031a2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003092:	2300      	movs	r3, #0
 8003094:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003096:	2300      	movs	r3, #0
 8003098:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030a2:	d102      	bne.n	80030aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030a4:	4b41      	ldr	r3, [pc, #260]	@ (80031ac <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80030a6:	60bb      	str	r3, [r7, #8]
 80030a8:	e001      	b.n	80030ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80030aa:	2300      	movs	r3, #0
 80030ac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10b      	bne.n	80030cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b8:	f043 0220 	orr.w	r2, r3, #32
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e06a      	b.n	80031a2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff ff57 	bl	8002f82 <LL_ADC_REG_IsConversionOngoing>
 80030d4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff ff51 	bl	8002f82 <LL_ADC_REG_IsConversionOngoing>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d14c      	bne.n	8003180 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80030e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d149      	bne.n	8003180 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030ec:	4b30      	ldr	r3, [pc, #192]	@ (80031b0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80030ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d028      	beq.n	800314a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80030f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	6859      	ldr	r1, [r3, #4]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800310a:	035b      	lsls	r3, r3, #13
 800310c:	430b      	orrs	r3, r1
 800310e:	431a      	orrs	r2, r3
 8003110:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003112:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003114:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003118:	f7ff fef3 	bl	8002f02 <LL_ADC_IsEnabled>
 800311c:	4604      	mov	r4, r0
 800311e:	4823      	ldr	r0, [pc, #140]	@ (80031ac <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003120:	f7ff feef 	bl	8002f02 <LL_ADC_IsEnabled>
 8003124:	4603      	mov	r3, r0
 8003126:	4323      	orrs	r3, r4
 8003128:	2b00      	cmp	r3, #0
 800312a:	d133      	bne.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800312c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003134:	f023 030f 	bic.w	r3, r3, #15
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	6811      	ldr	r1, [r2, #0]
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	6892      	ldr	r2, [r2, #8]
 8003140:	430a      	orrs	r2, r1
 8003142:	431a      	orrs	r2, r3
 8003144:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003146:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003148:	e024      	b.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800314a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003152:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003154:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003156:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800315a:	f7ff fed2 	bl	8002f02 <LL_ADC_IsEnabled>
 800315e:	4604      	mov	r4, r0
 8003160:	4812      	ldr	r0, [pc, #72]	@ (80031ac <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003162:	f7ff fece 	bl	8002f02 <LL_ADC_IsEnabled>
 8003166:	4603      	mov	r3, r0
 8003168:	4323      	orrs	r3, r4
 800316a:	2b00      	cmp	r3, #0
 800316c:	d112      	bne.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800316e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003176:	f023 030f 	bic.w	r3, r3, #15
 800317a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800317c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800317e:	e009      	b.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003184:	f043 0220 	orr.w	r2, r3, #32
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003192:	e000      	b.n	8003196 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003194:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800319e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3784      	adds	r7, #132	@ 0x84
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd90      	pop	{r4, r7, pc}
 80031aa:	bf00      	nop
 80031ac:	50000100 	.word	0x50000100
 80031b0:	50000300 	.word	0x50000300

080031b4 <__NVIC_SetPriorityGrouping>:
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c4:	4b0c      	ldr	r3, [pc, #48]	@ (80031f8 <__NVIC_SetPriorityGrouping+0x44>)
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031d0:	4013      	ands	r3, r2
 80031d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031e6:	4a04      	ldr	r2, [pc, #16]	@ (80031f8 <__NVIC_SetPriorityGrouping+0x44>)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	60d3      	str	r3, [r2, #12]
}
 80031ec:	bf00      	nop
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	e000ed00 	.word	0xe000ed00

080031fc <__NVIC_GetPriorityGrouping>:
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003200:	4b04      	ldr	r3, [pc, #16]	@ (8003214 <__NVIC_GetPriorityGrouping+0x18>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	0a1b      	lsrs	r3, r3, #8
 8003206:	f003 0307 	and.w	r3, r3, #7
}
 800320a:	4618      	mov	r0, r3
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <__NVIC_SetPriority>:
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	6039      	str	r1, [r7, #0]
 8003222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003228:	2b00      	cmp	r3, #0
 800322a:	db0a      	blt.n	8003242 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	b2da      	uxtb	r2, r3
 8003230:	490c      	ldr	r1, [pc, #48]	@ (8003264 <__NVIC_SetPriority+0x4c>)
 8003232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003236:	0112      	lsls	r2, r2, #4
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	440b      	add	r3, r1
 800323c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003240:	e00a      	b.n	8003258 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	b2da      	uxtb	r2, r3
 8003246:	4908      	ldr	r1, [pc, #32]	@ (8003268 <__NVIC_SetPriority+0x50>)
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	3b04      	subs	r3, #4
 8003250:	0112      	lsls	r2, r2, #4
 8003252:	b2d2      	uxtb	r2, r2
 8003254:	440b      	add	r3, r1
 8003256:	761a      	strb	r2, [r3, #24]
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000e100 	.word	0xe000e100
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <NVIC_EncodePriority>:
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	@ 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	f1c3 0307 	rsb	r3, r3, #7
 8003286:	2b04      	cmp	r3, #4
 8003288:	bf28      	it	cs
 800328a:	2304      	movcs	r3, #4
 800328c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	3304      	adds	r3, #4
 8003292:	2b06      	cmp	r3, #6
 8003294:	d902      	bls.n	800329c <NVIC_EncodePriority+0x30>
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	3b03      	subs	r3, #3
 800329a:	e000      	b.n	800329e <NVIC_EncodePriority+0x32>
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43da      	mvns	r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	401a      	ands	r2, r3
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	fa01 f303 	lsl.w	r3, r1, r3
 80032be:	43d9      	mvns	r1, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032c4:	4313      	orrs	r3, r2
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3724      	adds	r7, #36	@ 0x24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <SysTick_Config>:
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	3b01      	subs	r3, #1
 80032e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032e4:	d301      	bcc.n	80032ea <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00f      	b.n	800330a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003314 <SysTick_Config+0x40>)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3b01      	subs	r3, #1
 80032f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032f2:	210f      	movs	r1, #15
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032f8:	f7ff ff8e 	bl	8003218 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <SysTick_Config+0x40>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003302:	4b04      	ldr	r3, [pc, #16]	@ (8003314 <SysTick_Config+0x40>)
 8003304:	2207      	movs	r2, #7
 8003306:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	e000e010 	.word	0xe000e010

08003318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	f7ff ff47 	bl	80031b4 <__NVIC_SetPriorityGrouping>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b086      	sub	sp, #24
 8003332:	af00      	add	r7, sp, #0
 8003334:	4603      	mov	r3, r0
 8003336:	60b9      	str	r1, [r7, #8]
 8003338:	607a      	str	r2, [r7, #4]
 800333a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800333c:	f7ff ff5e 	bl	80031fc <__NVIC_GetPriorityGrouping>
 8003340:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	68b9      	ldr	r1, [r7, #8]
 8003346:	6978      	ldr	r0, [r7, #20]
 8003348:	f7ff ff90 	bl	800326c <NVIC_EncodePriority>
 800334c:	4602      	mov	r2, r0
 800334e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003352:	4611      	mov	r1, r2
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff5f 	bl	8003218 <__NVIC_SetPriority>
}
 800335a:	bf00      	nop
 800335c:	3718      	adds	r7, #24
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f7ff ffb2 	bl	80032d4 <SysTick_Config>
 8003370:	4603      	mov	r3, r0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003386:	2300      	movs	r3, #0
 8003388:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800338a:	e15a      	b.n	8003642 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	2101      	movs	r1, #1
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	fa01 f303 	lsl.w	r3, r1, r3
 8003398:	4013      	ands	r3, r2
 800339a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 814c 	beq.w	800363c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f003 0303 	and.w	r3, r3, #3
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d005      	beq.n	80033bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d130      	bne.n	800341e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	2203      	movs	r2, #3
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	4013      	ands	r3, r2
 80033d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033f2:	2201      	movs	r2, #1
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43db      	mvns	r3, r3
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4013      	ands	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	091b      	lsrs	r3, r3, #4
 8003408:	f003 0201 	and.w	r2, r3, #1
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	2b03      	cmp	r3, #3
 8003428:	d017      	beq.n	800345a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	2203      	movs	r2, #3
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	43db      	mvns	r3, r3
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	4013      	ands	r3, r2
 8003440:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	689a      	ldr	r2, [r3, #8]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	4313      	orrs	r3, r2
 8003452:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d123      	bne.n	80034ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	08da      	lsrs	r2, r3, #3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3208      	adds	r2, #8
 800346e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003472:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	220f      	movs	r2, #15
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	4013      	ands	r3, r2
 8003488:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	691a      	ldr	r2, [r3, #16]
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	4313      	orrs	r3, r2
 800349e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	08da      	lsrs	r2, r3, #3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3208      	adds	r2, #8
 80034a8:	6939      	ldr	r1, [r7, #16]
 80034aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	2203      	movs	r2, #3
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43db      	mvns	r3, r3
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4013      	ands	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 0203 	and.w	r2, r3, #3
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 80a6 	beq.w	800363c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034f0:	4b5b      	ldr	r3, [pc, #364]	@ (8003660 <HAL_GPIO_Init+0x2e4>)
 80034f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034f4:	4a5a      	ldr	r2, [pc, #360]	@ (8003660 <HAL_GPIO_Init+0x2e4>)
 80034f6:	f043 0301 	orr.w	r3, r3, #1
 80034fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80034fc:	4b58      	ldr	r3, [pc, #352]	@ (8003660 <HAL_GPIO_Init+0x2e4>)
 80034fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	60bb      	str	r3, [r7, #8]
 8003506:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003508:	4a56      	ldr	r2, [pc, #344]	@ (8003664 <HAL_GPIO_Init+0x2e8>)
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	089b      	lsrs	r3, r3, #2
 800350e:	3302      	adds	r3, #2
 8003510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003514:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	220f      	movs	r2, #15
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	43db      	mvns	r3, r3
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4013      	ands	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003532:	d01f      	beq.n	8003574 <HAL_GPIO_Init+0x1f8>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a4c      	ldr	r2, [pc, #304]	@ (8003668 <HAL_GPIO_Init+0x2ec>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d019      	beq.n	8003570 <HAL_GPIO_Init+0x1f4>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a4b      	ldr	r2, [pc, #300]	@ (800366c <HAL_GPIO_Init+0x2f0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d013      	beq.n	800356c <HAL_GPIO_Init+0x1f0>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a4a      	ldr	r2, [pc, #296]	@ (8003670 <HAL_GPIO_Init+0x2f4>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d00d      	beq.n	8003568 <HAL_GPIO_Init+0x1ec>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a49      	ldr	r2, [pc, #292]	@ (8003674 <HAL_GPIO_Init+0x2f8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d007      	beq.n	8003564 <HAL_GPIO_Init+0x1e8>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a48      	ldr	r2, [pc, #288]	@ (8003678 <HAL_GPIO_Init+0x2fc>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d101      	bne.n	8003560 <HAL_GPIO_Init+0x1e4>
 800355c:	2305      	movs	r3, #5
 800355e:	e00a      	b.n	8003576 <HAL_GPIO_Init+0x1fa>
 8003560:	2306      	movs	r3, #6
 8003562:	e008      	b.n	8003576 <HAL_GPIO_Init+0x1fa>
 8003564:	2304      	movs	r3, #4
 8003566:	e006      	b.n	8003576 <HAL_GPIO_Init+0x1fa>
 8003568:	2303      	movs	r3, #3
 800356a:	e004      	b.n	8003576 <HAL_GPIO_Init+0x1fa>
 800356c:	2302      	movs	r3, #2
 800356e:	e002      	b.n	8003576 <HAL_GPIO_Init+0x1fa>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <HAL_GPIO_Init+0x1fa>
 8003574:	2300      	movs	r3, #0
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	f002 0203 	and.w	r2, r2, #3
 800357c:	0092      	lsls	r2, r2, #2
 800357e:	4093      	lsls	r3, r2
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003586:	4937      	ldr	r1, [pc, #220]	@ (8003664 <HAL_GPIO_Init+0x2e8>)
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	089b      	lsrs	r3, r3, #2
 800358c:	3302      	adds	r3, #2
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003594:	4b39      	ldr	r3, [pc, #228]	@ (800367c <HAL_GPIO_Init+0x300>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	43db      	mvns	r3, r3
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4013      	ands	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035b8:	4a30      	ldr	r2, [pc, #192]	@ (800367c <HAL_GPIO_Init+0x300>)
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80035be:	4b2f      	ldr	r3, [pc, #188]	@ (800367c <HAL_GPIO_Init+0x300>)
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	43db      	mvns	r3, r3
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4013      	ands	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4313      	orrs	r3, r2
 80035e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035e2:	4a26      	ldr	r2, [pc, #152]	@ (800367c <HAL_GPIO_Init+0x300>)
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80035e8:	4b24      	ldr	r3, [pc, #144]	@ (800367c <HAL_GPIO_Init+0x300>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	43db      	mvns	r3, r3
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	4013      	ands	r3, r2
 80035f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d003      	beq.n	800360c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	4313      	orrs	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800360c:	4a1b      	ldr	r2, [pc, #108]	@ (800367c <HAL_GPIO_Init+0x300>)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003612:	4b1a      	ldr	r3, [pc, #104]	@ (800367c <HAL_GPIO_Init+0x300>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	43db      	mvns	r3, r3
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	4013      	ands	r3, r2
 8003620:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003636:	4a11      	ldr	r2, [pc, #68]	@ (800367c <HAL_GPIO_Init+0x300>)
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	3301      	adds	r3, #1
 8003640:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	fa22 f303 	lsr.w	r3, r2, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	f47f ae9d 	bne.w	800338c <HAL_GPIO_Init+0x10>
  }
}
 8003652:	bf00      	nop
 8003654:	bf00      	nop
 8003656:	371c      	adds	r7, #28
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	40021000 	.word	0x40021000
 8003664:	40010000 	.word	0x40010000
 8003668:	48000400 	.word	0x48000400
 800366c:	48000800 	.word	0x48000800
 8003670:	48000c00 	.word	0x48000c00
 8003674:	48001000 	.word	0x48001000
 8003678:	48001400 	.word	0x48001400
 800367c:	40010400 	.word	0x40010400

08003680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	807b      	strh	r3, [r7, #2]
 800368c:	4613      	mov	r3, r2
 800368e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003690:	787b      	ldrb	r3, [r7, #1]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003696:	887a      	ldrh	r2, [r7, #2]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800369c:	e002      	b.n	80036a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036c2:	887a      	ldrh	r2, [r7, #2]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	4013      	ands	r3, r2
 80036c8:	041a      	lsls	r2, r3, #16
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	43d9      	mvns	r1, r3
 80036ce:	887b      	ldrh	r3, [r7, #2]
 80036d0:	400b      	ands	r3, r1
 80036d2:	431a      	orrs	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	619a      	str	r2, [r3, #24]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d141      	bne.n	8003776 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036fe:	d131      	bne.n	8003764 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003700:	4b47      	ldr	r3, [pc, #284]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003706:	4a46      	ldr	r2, [pc, #280]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800370c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003710:	4b43      	ldr	r3, [pc, #268]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003718:	4a41      	ldr	r2, [pc, #260]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800371e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003720:	4b40      	ldr	r3, [pc, #256]	@ (8003824 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2232      	movs	r2, #50	@ 0x32
 8003726:	fb02 f303 	mul.w	r3, r2, r3
 800372a:	4a3f      	ldr	r2, [pc, #252]	@ (8003828 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800372c:	fba2 2303 	umull	r2, r3, r2, r3
 8003730:	0c9b      	lsrs	r3, r3, #18
 8003732:	3301      	adds	r3, #1
 8003734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003736:	e002      	b.n	800373e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3b01      	subs	r3, #1
 800373c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800373e:	4b38      	ldr	r3, [pc, #224]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374a:	d102      	bne.n	8003752 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f2      	bne.n	8003738 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003752:	4b33      	ldr	r3, [pc, #204]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800375a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375e:	d158      	bne.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e057      	b.n	8003814 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003764:	4b2e      	ldr	r3, [pc, #184]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800376a:	4a2d      	ldr	r2, [pc, #180]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003770:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003774:	e04d      	b.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800377c:	d141      	bne.n	8003802 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800377e:	4b28      	ldr	r3, [pc, #160]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800378a:	d131      	bne.n	80037f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800378c:	4b24      	ldr	r3, [pc, #144]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800378e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003792:	4a23      	ldr	r2, [pc, #140]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003798:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800379c:	4b20      	ldr	r3, [pc, #128]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003824 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2232      	movs	r2, #50	@ 0x32
 80037b2:	fb02 f303 	mul.w	r3, r2, r3
 80037b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003828 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037b8:	fba2 2303 	umull	r2, r3, r2, r3
 80037bc:	0c9b      	lsrs	r3, r3, #18
 80037be:	3301      	adds	r3, #1
 80037c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037c2:	e002      	b.n	80037ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3b01      	subs	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ca:	4b15      	ldr	r3, [pc, #84]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d6:	d102      	bne.n	80037de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f2      	bne.n	80037c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037de:	4b10      	ldr	r3, [pc, #64]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ea:	d112      	bne.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e011      	b.n	8003814 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003800:	e007      	b.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003802:	4b07      	ldr	r3, [pc, #28]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800380a:	4a05      	ldr	r2, [pc, #20]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800380c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003810:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr
 8003820:	40007000 	.word	0x40007000
 8003824:	20000008 	.word	0x20000008
 8003828:	431bde83 	.word	0x431bde83

0800382c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003830:	4b05      	ldr	r3, [pc, #20]	@ (8003848 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	4a04      	ldr	r2, [pc, #16]	@ (8003848 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003836:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800383a:	6093      	str	r3, [r2, #8]
}
 800383c:	bf00      	nop
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	40007000 	.word	0x40007000

0800384c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b088      	sub	sp, #32
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e2fe      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d075      	beq.n	8003956 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800386a:	4b97      	ldr	r3, [pc, #604]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 030c 	and.w	r3, r3, #12
 8003872:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003874:	4b94      	ldr	r3, [pc, #592]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	f003 0303 	and.w	r3, r3, #3
 800387c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	2b0c      	cmp	r3, #12
 8003882:	d102      	bne.n	800388a <HAL_RCC_OscConfig+0x3e>
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2b03      	cmp	r3, #3
 8003888:	d002      	beq.n	8003890 <HAL_RCC_OscConfig+0x44>
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	2b08      	cmp	r3, #8
 800388e:	d10b      	bne.n	80038a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003890:	4b8d      	ldr	r3, [pc, #564]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d05b      	beq.n	8003954 <HAL_RCC_OscConfig+0x108>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d157      	bne.n	8003954 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e2d9      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038b0:	d106      	bne.n	80038c0 <HAL_RCC_OscConfig+0x74>
 80038b2:	4b85      	ldr	r3, [pc, #532]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a84      	ldr	r2, [pc, #528]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038bc:	6013      	str	r3, [r2, #0]
 80038be:	e01d      	b.n	80038fc <HAL_RCC_OscConfig+0xb0>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038c8:	d10c      	bne.n	80038e4 <HAL_RCC_OscConfig+0x98>
 80038ca:	4b7f      	ldr	r3, [pc, #508]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a7e      	ldr	r2, [pc, #504]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038d4:	6013      	str	r3, [r2, #0]
 80038d6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a7b      	ldr	r2, [pc, #492]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038e0:	6013      	str	r3, [r2, #0]
 80038e2:	e00b      	b.n	80038fc <HAL_RCC_OscConfig+0xb0>
 80038e4:	4b78      	ldr	r3, [pc, #480]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a77      	ldr	r2, [pc, #476]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	4b75      	ldr	r3, [pc, #468]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a74      	ldr	r2, [pc, #464]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80038f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d013      	beq.n	800392c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7fe f882 	bl	8001a0c <HAL_GetTick>
 8003908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800390a:	e008      	b.n	800391e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800390c:	f7fe f87e 	bl	8001a0c <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b64      	cmp	r3, #100	@ 0x64
 8003918:	d901      	bls.n	800391e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e29e      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800391e:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d0f0      	beq.n	800390c <HAL_RCC_OscConfig+0xc0>
 800392a:	e014      	b.n	8003956 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fe f86e 	bl	8001a0c <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003934:	f7fe f86a 	bl	8001a0c <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b64      	cmp	r3, #100	@ 0x64
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e28a      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003946:	4b60      	ldr	r3, [pc, #384]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0xe8>
 8003952:	e000      	b.n	8003956 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	2b00      	cmp	r3, #0
 8003960:	d075      	beq.n	8003a4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003962:	4b59      	ldr	r3, [pc, #356]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f003 030c 	and.w	r3, r3, #12
 800396a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800396c:	4b56      	ldr	r3, [pc, #344]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	f003 0303 	and.w	r3, r3, #3
 8003974:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	2b0c      	cmp	r3, #12
 800397a:	d102      	bne.n	8003982 <HAL_RCC_OscConfig+0x136>
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d002      	beq.n	8003988 <HAL_RCC_OscConfig+0x13c>
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	2b04      	cmp	r3, #4
 8003986:	d11f      	bne.n	80039c8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003988:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003990:	2b00      	cmp	r3, #0
 8003992:	d005      	beq.n	80039a0 <HAL_RCC_OscConfig+0x154>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e25d      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a0:	4b49      	ldr	r3, [pc, #292]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	061b      	lsls	r3, r3, #24
 80039ae:	4946      	ldr	r1, [pc, #280]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039b4:	4b45      	ldr	r3, [pc, #276]	@ (8003acc <HAL_RCC_OscConfig+0x280>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fd ffdb 	bl	8001974 <HAL_InitTick>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d043      	beq.n	8003a4c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e249      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d023      	beq.n	8003a18 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039d0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a3c      	ldr	r2, [pc, #240]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80039d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039dc:	f7fe f816 	bl	8001a0c <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e4:	f7fe f812 	bl	8001a0c <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e232      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039f6:	4b34      	ldr	r3, [pc, #208]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0f0      	beq.n	80039e4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a02:	4b31      	ldr	r3, [pc, #196]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	061b      	lsls	r3, r3, #24
 8003a10:	492d      	ldr	r1, [pc, #180]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	604b      	str	r3, [r1, #4]
 8003a16:	e01a      	b.n	8003a4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a18:	4b2b      	ldr	r3, [pc, #172]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a24:	f7fd fff2 	bl	8001a0c <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a2c:	f7fd ffee 	bl	8001a0c <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e20e      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a3e:	4b22      	ldr	r3, [pc, #136]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1f0      	bne.n	8003a2c <HAL_RCC_OscConfig+0x1e0>
 8003a4a:	e000      	b.n	8003a4e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d041      	beq.n	8003ade <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d01c      	beq.n	8003a9c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a62:	4b19      	ldr	r3, [pc, #100]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a68:	4a17      	ldr	r2, [pc, #92]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a6a:	f043 0301 	orr.w	r3, r3, #1
 8003a6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a72:	f7fd ffcb 	bl	8001a0c <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a7a:	f7fd ffc7 	bl	8001a0c <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e1e7      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d0ef      	beq.n	8003a7a <HAL_RCC_OscConfig+0x22e>
 8003a9a:	e020      	b.n	8003ade <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003a9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aa2:	4a09      	ldr	r2, [pc, #36]	@ (8003ac8 <HAL_RCC_OscConfig+0x27c>)
 8003aa4:	f023 0301 	bic.w	r3, r3, #1
 8003aa8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aac:	f7fd ffae 	bl	8001a0c <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ab2:	e00d      	b.n	8003ad0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ab4:	f7fd ffaa 	bl	8001a0c <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d906      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e1ca      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ad0:	4b8c      	ldr	r3, [pc, #560]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1ea      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 80a6 	beq.w	8003c38 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aec:	2300      	movs	r3, #0
 8003aee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003af0:	4b84      	ldr	r3, [pc, #528]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <HAL_RCC_OscConfig+0x2b4>
 8003afc:	2301      	movs	r3, #1
 8003afe:	e000      	b.n	8003b02 <HAL_RCC_OscConfig+0x2b6>
 8003b00:	2300      	movs	r3, #0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00d      	beq.n	8003b22 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b06:	4b7f      	ldr	r3, [pc, #508]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b10:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b12:	4b7c      	ldr	r3, [pc, #496]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b22:	4b79      	ldr	r3, [pc, #484]	@ (8003d08 <HAL_RCC_OscConfig+0x4bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d118      	bne.n	8003b60 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b2e:	4b76      	ldr	r3, [pc, #472]	@ (8003d08 <HAL_RCC_OscConfig+0x4bc>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a75      	ldr	r2, [pc, #468]	@ (8003d08 <HAL_RCC_OscConfig+0x4bc>)
 8003b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b3a:	f7fd ff67 	bl	8001a0c <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b40:	e008      	b.n	8003b54 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b42:	f7fd ff63 	bl	8001a0c <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e183      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b54:	4b6c      	ldr	r3, [pc, #432]	@ (8003d08 <HAL_RCC_OscConfig+0x4bc>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0f0      	beq.n	8003b42 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d108      	bne.n	8003b7a <HAL_RCC_OscConfig+0x32e>
 8003b68:	4b66      	ldr	r3, [pc, #408]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6e:	4a65      	ldr	r2, [pc, #404]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b70:	f043 0301 	orr.w	r3, r3, #1
 8003b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b78:	e024      	b.n	8003bc4 <HAL_RCC_OscConfig+0x378>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2b05      	cmp	r3, #5
 8003b80:	d110      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x358>
 8003b82:	4b60      	ldr	r3, [pc, #384]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b88:	4a5e      	ldr	r2, [pc, #376]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b8a:	f043 0304 	orr.w	r3, r3, #4
 8003b8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b92:	4b5c      	ldr	r3, [pc, #368]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b98:	4a5a      	ldr	r2, [pc, #360]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003b9a:	f043 0301 	orr.w	r3, r3, #1
 8003b9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ba2:	e00f      	b.n	8003bc4 <HAL_RCC_OscConfig+0x378>
 8003ba4:	4b57      	ldr	r3, [pc, #348]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003baa:	4a56      	ldr	r2, [pc, #344]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003bac:	f023 0301 	bic.w	r3, r3, #1
 8003bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bb4:	4b53      	ldr	r3, [pc, #332]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	4a52      	ldr	r2, [pc, #328]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003bbc:	f023 0304 	bic.w	r3, r3, #4
 8003bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d016      	beq.n	8003bfa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bcc:	f7fd ff1e 	bl	8001a0c <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd2:	e00a      	b.n	8003bea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd4:	f7fd ff1a 	bl	8001a0c <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e138      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bea:	4b46      	ldr	r3, [pc, #280]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0ed      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x388>
 8003bf8:	e015      	b.n	8003c26 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bfa:	f7fd ff07 	bl	8001a0c <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c00:	e00a      	b.n	8003c18 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c02:	f7fd ff03 	bl	8001a0c <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d901      	bls.n	8003c18 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e121      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c18:	4b3a      	ldr	r3, [pc, #232]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1ed      	bne.n	8003c02 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c26:	7ffb      	ldrb	r3, [r7, #31]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d105      	bne.n	8003c38 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c2c:	4b35      	ldr	r3, [pc, #212]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c30:	4a34      	ldr	r2, [pc, #208]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c36:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0320 	and.w	r3, r3, #32
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d03c      	beq.n	8003cbe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d01c      	beq.n	8003c86 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c52:	4a2c      	ldr	r2, [pc, #176]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5c:	f7fd fed6 	bl	8001a0c <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c64:	f7fd fed2 	bl	8001a0c <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e0f2      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c76:	4b23      	ldr	r3, [pc, #140]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0ef      	beq.n	8003c64 <HAL_RCC_OscConfig+0x418>
 8003c84:	e01b      	b.n	8003cbe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c86:	4b1f      	ldr	r3, [pc, #124]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003c8e:	f023 0301 	bic.w	r3, r3, #1
 8003c92:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c96:	f7fd feb9 	bl	8001a0c <HAL_GetTick>
 8003c9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c9c:	e008      	b.n	8003cb0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c9e:	f7fd feb5 	bl	8001a0c <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	2b02      	cmp	r3, #2
 8003caa:	d901      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e0d5      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cb0:	4b14      	ldr	r3, [pc, #80]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003cb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1ef      	bne.n	8003c9e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 80c9 	beq.w	8003e5a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f003 030c 	and.w	r3, r3, #12
 8003cd0:	2b0c      	cmp	r3, #12
 8003cd2:	f000 8083 	beq.w	8003ddc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d15e      	bne.n	8003d9c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cde:	4b09      	ldr	r3, [pc, #36]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a08      	ldr	r2, [pc, #32]	@ (8003d04 <HAL_RCC_OscConfig+0x4b8>)
 8003ce4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cea:	f7fd fe8f 	bl	8001a0c <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf0:	e00c      	b.n	8003d0c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf2:	f7fd fe8b 	bl	8001a0c <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d905      	bls.n	8003d0c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e0ab      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
 8003d04:	40021000 	.word	0x40021000
 8003d08:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d0c:	4b55      	ldr	r3, [pc, #340]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1ec      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d18:	4b52      	ldr	r3, [pc, #328]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d1a:	68da      	ldr	r2, [r3, #12]
 8003d1c:	4b52      	ldr	r3, [pc, #328]	@ (8003e68 <HAL_RCC_OscConfig+0x61c>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6a11      	ldr	r1, [r2, #32]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d28:	3a01      	subs	r2, #1
 8003d2a:	0112      	lsls	r2, r2, #4
 8003d2c:	4311      	orrs	r1, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d32:	0212      	lsls	r2, r2, #8
 8003d34:	4311      	orrs	r1, r2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d3a:	0852      	lsrs	r2, r2, #1
 8003d3c:	3a01      	subs	r2, #1
 8003d3e:	0552      	lsls	r2, r2, #21
 8003d40:	4311      	orrs	r1, r2
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d46:	0852      	lsrs	r2, r2, #1
 8003d48:	3a01      	subs	r2, #1
 8003d4a:	0652      	lsls	r2, r2, #25
 8003d4c:	4311      	orrs	r1, r2
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d52:	06d2      	lsls	r2, r2, #27
 8003d54:	430a      	orrs	r2, r1
 8003d56:	4943      	ldr	r1, [pc, #268]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d5c:	4b41      	ldr	r3, [pc, #260]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a40      	ldr	r2, [pc, #256]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d66:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d68:	4b3e      	ldr	r3, [pc, #248]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	4a3d      	ldr	r2, [pc, #244]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fd fe4a 	bl	8001a0c <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7c:	f7fd fe46 	bl	8001a0c <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e066      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d8e:	4b35      	ldr	r3, [pc, #212]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x530>
 8003d9a:	e05e      	b.n	8003e5a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9c:	4b31      	ldr	r3, [pc, #196]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a30      	ldr	r2, [pc, #192]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003da2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003da6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da8:	f7fd fe30 	bl	8001a0c <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dae:	e008      	b.n	8003dc2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db0:	f7fd fe2c 	bl	8001a0c <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e04c      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc2:	4b28      	ldr	r3, [pc, #160]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f0      	bne.n	8003db0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003dce:	4b25      	ldr	r3, [pc, #148]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	4924      	ldr	r1, [pc, #144]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003dd4:	4b25      	ldr	r3, [pc, #148]	@ (8003e6c <HAL_RCC_OscConfig+0x620>)
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60cb      	str	r3, [r1, #12]
 8003dda:	e03e      	b.n	8003e5a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	69db      	ldr	r3, [r3, #28]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d101      	bne.n	8003de8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e039      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003de8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e64 <HAL_RCC_OscConfig+0x618>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f003 0203 	and.w	r2, r3, #3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d12c      	bne.n	8003e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e06:	3b01      	subs	r3, #1
 8003e08:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d123      	bne.n	8003e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e18:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d11b      	bne.n	8003e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d113      	bne.n	8003e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e38:	085b      	lsrs	r3, r3, #1
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d109      	bne.n	8003e56 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e4c:	085b      	lsrs	r3, r3, #1
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d001      	beq.n	8003e5a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e000      	b.n	8003e5c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3720      	adds	r7, #32
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40021000 	.word	0x40021000
 8003e68:	019f800c 	.word	0x019f800c
 8003e6c:	feeefffc 	.word	0xfeeefffc

08003e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e11e      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e88:	4b91      	ldr	r3, [pc, #580]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 030f 	and.w	r3, r3, #15
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d910      	bls.n	8003eb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e96:	4b8e      	ldr	r3, [pc, #568]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f023 020f 	bic.w	r2, r3, #15
 8003e9e:	498c      	ldr	r1, [pc, #560]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ea6:	4b8a      	ldr	r3, [pc, #552]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d001      	beq.n	8003eb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e106      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d073      	beq.n	8003fac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b03      	cmp	r3, #3
 8003eca:	d129      	bne.n	8003f20 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ecc:	4b81      	ldr	r3, [pc, #516]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e0f4      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003edc:	f000 f966 	bl	80041ac <RCC_GetSysClockFreqFromPLLSource>
 8003ee0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	4a7c      	ldr	r2, [pc, #496]	@ (80040d8 <HAL_RCC_ClockConfig+0x268>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d93f      	bls.n	8003f6a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003eea:	4b7a      	ldr	r3, [pc, #488]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d009      	beq.n	8003f0a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d033      	beq.n	8003f6a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d12f      	bne.n	8003f6a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f0a:	4b72      	ldr	r3, [pc, #456]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f12:	4a70      	ldr	r2, [pc, #448]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f18:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f1a:	2380      	movs	r3, #128	@ 0x80
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	e024      	b.n	8003f6a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d107      	bne.n	8003f38 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f28:	4b6a      	ldr	r3, [pc, #424]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d109      	bne.n	8003f48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e0c6      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f38:	4b66      	ldr	r3, [pc, #408]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0be      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f48:	f000 f8ce 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 8003f4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	4a61      	ldr	r2, [pc, #388]	@ (80040d8 <HAL_RCC_ClockConfig+0x268>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d909      	bls.n	8003f6a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f56:	4b5f      	ldr	r3, [pc, #380]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f5e:	4a5d      	ldr	r2, [pc, #372]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f64:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f66:	2380      	movs	r3, #128	@ 0x80
 8003f68:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f6a:	4b5a      	ldr	r3, [pc, #360]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f023 0203 	bic.w	r2, r3, #3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4957      	ldr	r1, [pc, #348]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f7c:	f7fd fd46 	bl	8001a0c <HAL_GetTick>
 8003f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f82:	e00a      	b.n	8003f9a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f84:	f7fd fd42 	bl	8001a0c <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e095      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9a:	4b4e      	ldr	r3, [pc, #312]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 020c 	and.w	r2, r3, #12
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d1eb      	bne.n	8003f84 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d023      	beq.n	8004000 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc4:	4b43      	ldr	r3, [pc, #268]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	4a42      	ldr	r2, [pc, #264]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003fca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0308 	and.w	r3, r3, #8
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d007      	beq.n	8003fec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003fdc:	4b3d      	ldr	r3, [pc, #244]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003fe4:	4a3b      	ldr	r2, [pc, #236]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003fe6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fec:	4b39      	ldr	r3, [pc, #228]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	4936      	ldr	r1, [pc, #216]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	608b      	str	r3, [r1, #8]
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	2b80      	cmp	r3, #128	@ 0x80
 8004004:	d105      	bne.n	8004012 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004006:	4b33      	ldr	r3, [pc, #204]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	4a32      	ldr	r2, [pc, #200]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 800400c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004010:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004012:	4b2f      	ldr	r3, [pc, #188]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	429a      	cmp	r2, r3
 800401e:	d21d      	bcs.n	800405c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004020:	4b2b      	ldr	r3, [pc, #172]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f023 020f 	bic.w	r2, r3, #15
 8004028:	4929      	ldr	r1, [pc, #164]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	4313      	orrs	r3, r2
 800402e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004030:	f7fd fcec 	bl	8001a0c <HAL_GetTick>
 8004034:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004036:	e00a      	b.n	800404e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004038:	f7fd fce8 	bl	8001a0c <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e03b      	b.n	80040c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800404e:	4b20      	ldr	r3, [pc, #128]	@ (80040d0 <HAL_RCC_ClockConfig+0x260>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	429a      	cmp	r2, r3
 800405a:	d1ed      	bne.n	8004038 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	d008      	beq.n	800407a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004068:	4b1a      	ldr	r3, [pc, #104]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	4917      	ldr	r1, [pc, #92]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8004076:	4313      	orrs	r3, r2
 8004078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b00      	cmp	r3, #0
 8004084:	d009      	beq.n	800409a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004086:	4b13      	ldr	r3, [pc, #76]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	490f      	ldr	r1, [pc, #60]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 8004096:	4313      	orrs	r3, r2
 8004098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800409a:	f000 f825 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 800409e:	4602      	mov	r2, r0
 80040a0:	4b0c      	ldr	r3, [pc, #48]	@ (80040d4 <HAL_RCC_ClockConfig+0x264>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	091b      	lsrs	r3, r3, #4
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	490c      	ldr	r1, [pc, #48]	@ (80040dc <HAL_RCC_ClockConfig+0x26c>)
 80040ac:	5ccb      	ldrb	r3, [r1, r3]
 80040ae:	f003 031f 	and.w	r3, r3, #31
 80040b2:	fa22 f303 	lsr.w	r3, r2, r3
 80040b6:	4a0a      	ldr	r2, [pc, #40]	@ (80040e0 <HAL_RCC_ClockConfig+0x270>)
 80040b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040ba:	4b0a      	ldr	r3, [pc, #40]	@ (80040e4 <HAL_RCC_ClockConfig+0x274>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fd fc58 	bl	8001974 <HAL_InitTick>
 80040c4:	4603      	mov	r3, r0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3718      	adds	r7, #24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40022000 	.word	0x40022000
 80040d4:	40021000 	.word	0x40021000
 80040d8:	04c4b400 	.word	0x04c4b400
 80040dc:	08006e50 	.word	0x08006e50
 80040e0:	20000008 	.word	0x20000008
 80040e4:	2000000c 	.word	0x2000000c

080040e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040ee:	4b2c      	ldr	r3, [pc, #176]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 030c 	and.w	r3, r3, #12
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d102      	bne.n	8004100 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040fa:	4b2a      	ldr	r3, [pc, #168]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040fc:	613b      	str	r3, [r7, #16]
 80040fe:	e047      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004100:	4b27      	ldr	r3, [pc, #156]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 030c 	and.w	r3, r3, #12
 8004108:	2b08      	cmp	r3, #8
 800410a:	d102      	bne.n	8004112 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800410c:	4b26      	ldr	r3, [pc, #152]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800410e:	613b      	str	r3, [r7, #16]
 8004110:	e03e      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004112:	4b23      	ldr	r3, [pc, #140]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 030c 	and.w	r3, r3, #12
 800411a:	2b0c      	cmp	r3, #12
 800411c:	d136      	bne.n	800418c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800411e:	4b20      	ldr	r3, [pc, #128]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004128:	4b1d      	ldr	r3, [pc, #116]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	091b      	lsrs	r3, r3, #4
 800412e:	f003 030f 	and.w	r3, r3, #15
 8004132:	3301      	adds	r3, #1
 8004134:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2b03      	cmp	r3, #3
 800413a:	d10c      	bne.n	8004156 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800413c:	4a1a      	ldr	r2, [pc, #104]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	fbb2 f3f3 	udiv	r3, r2, r3
 8004144:	4a16      	ldr	r2, [pc, #88]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004146:	68d2      	ldr	r2, [r2, #12]
 8004148:	0a12      	lsrs	r2, r2, #8
 800414a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800414e:	fb02 f303 	mul.w	r3, r2, r3
 8004152:	617b      	str	r3, [r7, #20]
      break;
 8004154:	e00c      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004156:	4a13      	ldr	r2, [pc, #76]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	fbb2 f3f3 	udiv	r3, r2, r3
 800415e:	4a10      	ldr	r2, [pc, #64]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004160:	68d2      	ldr	r2, [r2, #12]
 8004162:	0a12      	lsrs	r2, r2, #8
 8004164:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004168:	fb02 f303 	mul.w	r3, r2, r3
 800416c:	617b      	str	r3, [r7, #20]
      break;
 800416e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004170:	4b0b      	ldr	r3, [pc, #44]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	0e5b      	lsrs	r3, r3, #25
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	3301      	adds	r3, #1
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	fbb2 f3f3 	udiv	r3, r2, r3
 8004188:	613b      	str	r3, [r7, #16]
 800418a:	e001      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004190:	693b      	ldr	r3, [r7, #16]
}
 8004192:	4618      	mov	r0, r3
 8004194:	371c      	adds	r7, #28
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40021000 	.word	0x40021000
 80041a4:	00f42400 	.word	0x00f42400
 80041a8:	007a1200 	.word	0x007a1200

080041ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b087      	sub	sp, #28
 80041b0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041b2:	4b1e      	ldr	r3, [pc, #120]	@ (800422c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0303 	and.w	r3, r3, #3
 80041ba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041bc:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	091b      	lsrs	r3, r3, #4
 80041c2:	f003 030f 	and.w	r3, r3, #15
 80041c6:	3301      	adds	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d10c      	bne.n	80041ea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041d0:	4a17      	ldr	r2, [pc, #92]	@ (8004230 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d8:	4a14      	ldr	r2, [pc, #80]	@ (800422c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041da:	68d2      	ldr	r2, [r2, #12]
 80041dc:	0a12      	lsrs	r2, r2, #8
 80041de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	617b      	str	r3, [r7, #20]
    break;
 80041e8:	e00c      	b.n	8004204 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041ea:	4a12      	ldr	r2, [pc, #72]	@ (8004234 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	4a0e      	ldr	r2, [pc, #56]	@ (800422c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041f4:	68d2      	ldr	r2, [r2, #12]
 80041f6:	0a12      	lsrs	r2, r2, #8
 80041f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041fc:	fb02 f303 	mul.w	r3, r2, r3
 8004200:	617b      	str	r3, [r7, #20]
    break;
 8004202:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004204:	4b09      	ldr	r3, [pc, #36]	@ (800422c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	0e5b      	lsrs	r3, r3, #25
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	3301      	adds	r3, #1
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800421e:	687b      	ldr	r3, [r7, #4]
}
 8004220:	4618      	mov	r0, r3
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	40021000 	.word	0x40021000
 8004230:	007a1200 	.word	0x007a1200
 8004234:	00f42400 	.word	0x00f42400

08004238 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004240:	2300      	movs	r3, #0
 8004242:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004244:	2300      	movs	r3, #0
 8004246:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 8098 	beq.w	8004386 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004256:	2300      	movs	r3, #0
 8004258:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425a:	4b43      	ldr	r3, [pc, #268]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800425c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10d      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004266:	4b40      	ldr	r3, [pc, #256]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800426a:	4a3f      	ldr	r2, [pc, #252]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800426c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004270:	6593      	str	r3, [r2, #88]	@ 0x58
 8004272:	4b3d      	ldr	r3, [pc, #244]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427a:	60bb      	str	r3, [r7, #8]
 800427c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800427e:	2301      	movs	r3, #1
 8004280:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004282:	4b3a      	ldr	r3, [pc, #232]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a39      	ldr	r2, [pc, #228]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800428c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800428e:	f7fd fbbd 	bl	8001a0c <HAL_GetTick>
 8004292:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004294:	e009      	b.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004296:	f7fd fbb9 	bl	8001a0c <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d902      	bls.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	74fb      	strb	r3, [r7, #19]
        break;
 80042a8:	e005      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042aa:	4b30      	ldr	r3, [pc, #192]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d0ef      	beq.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80042b6:	7cfb      	ldrb	r3, [r7, #19]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d159      	bne.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042bc:	4b2a      	ldr	r3, [pc, #168]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042c6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d01e      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d019      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042d8:	4b23      	ldr	r3, [pc, #140]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042e4:	4b20      	ldr	r3, [pc, #128]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ea:	4a1f      	ldr	r2, [pc, #124]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042f4:	4b1c      	ldr	r3, [pc, #112]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004300:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004304:	4a18      	ldr	r2, [pc, #96]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d016      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004316:	f7fd fb79 	bl	8001a0c <HAL_GetTick>
 800431a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800431c:	e00b      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800431e:	f7fd fb75 	bl	8001a0c <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800432c:	4293      	cmp	r3, r2
 800432e:	d902      	bls.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	74fb      	strb	r3, [r7, #19]
            break;
 8004334:	e006      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004336:	4b0c      	ldr	r3, [pc, #48]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d0ec      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004344:	7cfb      	ldrb	r3, [r7, #19]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10b      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800434a:	4b07      	ldr	r3, [pc, #28]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800434c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004350:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004358:	4903      	ldr	r1, [pc, #12]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800435a:	4313      	orrs	r3, r2
 800435c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004360:	e008      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004362:	7cfb      	ldrb	r3, [r7, #19]
 8004364:	74bb      	strb	r3, [r7, #18]
 8004366:	e005      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004368:	40021000 	.word	0x40021000
 800436c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004370:	7cfb      	ldrb	r3, [r7, #19]
 8004372:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004374:	7c7b      	ldrb	r3, [r7, #17]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d105      	bne.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800437a:	4ba6      	ldr	r3, [pc, #664]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800437c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800437e:	4aa5      	ldr	r2, [pc, #660]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004380:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004384:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00a      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004392:	4ba0      	ldr	r3, [pc, #640]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004398:	f023 0203 	bic.w	r2, r3, #3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	499c      	ldr	r1, [pc, #624]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00a      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043b4:	4b97      	ldr	r3, [pc, #604]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ba:	f023 020c 	bic.w	r2, r3, #12
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	4994      	ldr	r1, [pc, #592]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0304 	and.w	r3, r3, #4
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00a      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043d6:	4b8f      	ldr	r3, [pc, #572]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	498b      	ldr	r1, [pc, #556]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0308 	and.w	r3, r3, #8
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00a      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043f8:	4b86      	ldr	r3, [pc, #536]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	4983      	ldr	r1, [pc, #524]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004408:	4313      	orrs	r3, r2
 800440a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0320 	and.w	r3, r3, #32
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800441a:	4b7e      	ldr	r3, [pc, #504]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800441c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004420:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	497a      	ldr	r1, [pc, #488]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00a      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800443c:	4b75      	ldr	r3, [pc, #468]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800443e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004442:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	4972      	ldr	r1, [pc, #456]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800445e:	4b6d      	ldr	r3, [pc, #436]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004464:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	4969      	ldr	r1, [pc, #420]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800446e:	4313      	orrs	r3, r2
 8004470:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004480:	4b64      	ldr	r3, [pc, #400]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004486:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	4961      	ldr	r1, [pc, #388]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004490:	4313      	orrs	r3, r2
 8004492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00a      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	4958      	ldr	r1, [pc, #352]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d015      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044c4:	4b53      	ldr	r3, [pc, #332]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d2:	4950      	ldr	r1, [pc, #320]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044e2:	d105      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	4a4a      	ldr	r2, [pc, #296]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044ee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d015      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80044fc:	4b45      	ldr	r3, [pc, #276]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004502:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450a:	4942      	ldr	r1, [pc, #264]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800450c:	4313      	orrs	r3, r2
 800450e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004516:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800451a:	d105      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800451c:	4b3d      	ldr	r3, [pc, #244]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	4a3c      	ldr	r2, [pc, #240]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004522:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004526:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d015      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004534:	4b37      	ldr	r3, [pc, #220]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004542:	4934      	ldr	r1, [pc, #208]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004552:	d105      	bne.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004554:	4b2f      	ldr	r3, [pc, #188]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	4a2e      	ldr	r2, [pc, #184]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800455a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800455e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d015      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800456c:	4b29      	ldr	r3, [pc, #164]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800456e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004572:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800457a:	4926      	ldr	r1, [pc, #152]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800457c:	4313      	orrs	r3, r2
 800457e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004586:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800458a:	d105      	bne.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800458c:	4b21      	ldr	r3, [pc, #132]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	4a20      	ldr	r2, [pc, #128]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004596:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d015      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b2:	4918      	ldr	r1, [pc, #96]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045c2:	d105      	bne.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045c4:	4b13      	ldr	r3, [pc, #76]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	4a12      	ldr	r2, [pc, #72]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d015      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ea:	490a      	ldr	r1, [pc, #40]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045fa:	d105      	bne.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80045fc:	4b05      	ldr	r3, [pc, #20]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	4a04      	ldr	r2, [pc, #16]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004606:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004608:	7cbb      	ldrb	r3, [r7, #18]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000

08004618 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e09d      	b.n	8004766 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462e:	2b00      	cmp	r3, #0
 8004630:	d108      	bne.n	8004644 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800463a:	d009      	beq.n	8004650 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	61da      	str	r2, [r3, #28]
 8004642:	e005      	b.n	8004650 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fd f816 	bl	800169c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004686:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004690:	d902      	bls.n	8004698 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	e002      	b.n	800469e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004698:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800469c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80046a6:	d007      	beq.n	80046b8 <HAL_SPI_Init+0xa0>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046b0:	d002      	beq.n	80046b8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80046c8:	431a      	orrs	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	431a      	orrs	r2, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	699b      	ldr	r3, [r3, #24]
 80046e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	69db      	ldr	r3, [r3, #28]
 80046ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046fa:	ea42 0103 	orr.w	r1, r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004702:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	430a      	orrs	r2, r1
 800470c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	0c1b      	lsrs	r3, r3, #16
 8004714:	f003 0204 	and.w	r2, r3, #4
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	431a      	orrs	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004726:	f003 0308 	and.w	r3, r3, #8
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004734:	ea42 0103 	orr.w	r1, r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69da      	ldr	r2, [r3, #28]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004754:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b08a      	sub	sp, #40	@ 0x28
 8004772:	af00      	add	r7, sp, #0
 8004774:	60f8      	str	r0, [r7, #12]
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	607a      	str	r2, [r7, #4]
 800477a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800477c:	2301      	movs	r3, #1
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004780:	2300      	movs	r3, #0
 8004782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800478c:	2b01      	cmp	r3, #1
 800478e:	d101      	bne.n	8004794 <HAL_SPI_TransmitReceive+0x26>
 8004790:	2302      	movs	r3, #2
 8004792:	e20a      	b.n	8004baa <HAL_SPI_TransmitReceive+0x43c>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800479c:	f7fd f936 	bl	8001a0c <HAL_GetTick>
 80047a0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047a8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80047b0:	887b      	ldrh	r3, [r7, #2]
 80047b2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80047b4:	887b      	ldrh	r3, [r7, #2]
 80047b6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047b8:	7efb      	ldrb	r3, [r7, #27]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d00e      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x6e>
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047c4:	d106      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d102      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x66>
 80047ce:	7efb      	ldrb	r3, [r7, #27]
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d003      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80047d4:	2302      	movs	r3, #2
 80047d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80047da:	e1e0      	b.n	8004b9e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <HAL_SPI_TransmitReceive+0x80>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d002      	beq.n	80047ee <HAL_SPI_TransmitReceive+0x80>
 80047e8:	887b      	ldrh	r3, [r7, #2]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d103      	bne.n	80047f6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80047f4:	e1d3      	b.n	8004b9e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d003      	beq.n	800480a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2205      	movs	r2, #5
 8004806:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	887a      	ldrh	r2, [r7, #2]
 800481a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	887a      	ldrh	r2, [r7, #2]
 8004822:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	68ba      	ldr	r2, [r7, #8]
 800482a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	887a      	ldrh	r2, [r7, #2]
 8004830:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	887a      	ldrh	r2, [r7, #2]
 8004836:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800484c:	d802      	bhi.n	8004854 <HAL_SPI_TransmitReceive+0xe6>
 800484e:	8a3b      	ldrh	r3, [r7, #16]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d908      	bls.n	8004866 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004862:	605a      	str	r2, [r3, #4]
 8004864:	e007      	b.n	8004876 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004874:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004880:	2b40      	cmp	r3, #64	@ 0x40
 8004882:	d007      	beq.n	8004894 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004892:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800489c:	f240 8081 	bls.w	80049a2 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d002      	beq.n	80048ae <HAL_SPI_TransmitReceive+0x140>
 80048a8:	8a7b      	ldrh	r3, [r7, #18]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d16d      	bne.n	800498a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b2:	881a      	ldrh	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048be:	1c9a      	adds	r2, r3, #2
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048d2:	e05a      	b.n	800498a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d11b      	bne.n	800491a <HAL_SPI_TransmitReceive+0x1ac>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d016      	beq.n	800491a <HAL_SPI_TransmitReceive+0x1ac>
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d113      	bne.n	800491a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f6:	881a      	ldrh	r2, [r3, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004902:	1c9a      	adds	r2, r3, #2
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800490c:	b29b      	uxth	r3, r3
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f003 0301 	and.w	r3, r3, #1
 8004924:	2b01      	cmp	r3, #1
 8004926:	d11c      	bne.n	8004962 <HAL_SPI_TransmitReceive+0x1f4>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d016      	beq.n	8004962 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68da      	ldr	r2, [r3, #12]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493e:	b292      	uxth	r2, r2
 8004940:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	1c9a      	adds	r2, r3, #2
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800495e:	2301      	movs	r3, #1
 8004960:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004962:	f7fd f853 	bl	8001a0c <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800496e:	429a      	cmp	r2, r3
 8004970:	d80b      	bhi.n	800498a <HAL_SPI_TransmitReceive+0x21c>
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004978:	d007      	beq.n	800498a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004988:	e109      	b.n	8004b9e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800498e:	b29b      	uxth	r3, r3
 8004990:	2b00      	cmp	r3, #0
 8004992:	d19f      	bne.n	80048d4 <HAL_SPI_TransmitReceive+0x166>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d199      	bne.n	80048d4 <HAL_SPI_TransmitReceive+0x166>
 80049a0:	e0e3      	b.n	8004b6a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_SPI_TransmitReceive+0x244>
 80049aa:	8a7b      	ldrh	r3, [r7, #18]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	f040 80cf 	bne.w	8004b50 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d912      	bls.n	80049e2 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c0:	881a      	ldrh	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049cc:	1c9a      	adds	r2, r3, #2
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	3b02      	subs	r3, #2
 80049da:	b29a      	uxth	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049e0:	e0b6      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	330c      	adds	r3, #12
 80049ec:	7812      	ldrb	r2, [r2, #0]
 80049ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	3b01      	subs	r3, #1
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a08:	e0a2      	b.n	8004b50 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d134      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x314>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d02f      	beq.n	8004a82 <HAL_SPI_TransmitReceive+0x314>
 8004a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d12c      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d912      	bls.n	8004a58 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a36:	881a      	ldrh	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a42:	1c9a      	adds	r2, r3, #2
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b02      	subs	r3, #2
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a56:	e012      	b.n	8004a7e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	330c      	adds	r3, #12
 8004a62:	7812      	ldrb	r2, [r2, #0]
 8004a64:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6a:	1c5a      	adds	r2, r3, #1
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	3b01      	subs	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d148      	bne.n	8004b22 <HAL_SPI_TransmitReceive+0x3b4>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d042      	beq.n	8004b22 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d923      	bls.n	8004af0 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68da      	ldr	r2, [r3, #12]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	b292      	uxth	r2, r2
 8004ab4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aba:	1c9a      	adds	r2, r3, #2
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	3b02      	subs	r3, #2
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d81f      	bhi.n	8004b1e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	e016      	b.n	8004b1e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f103 020c 	add.w	r2, r3, #12
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afc:	7812      	ldrb	r2, [r2, #0]
 8004afe:	b2d2      	uxtb	r2, r2
 8004b00:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b22:	f7fc ff73 	bl	8001a0c <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d803      	bhi.n	8004b3a <HAL_SPI_TransmitReceive+0x3cc>
 8004b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b38:	d102      	bne.n	8004b40 <HAL_SPI_TransmitReceive+0x3d2>
 8004b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d107      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004b4e:	e026      	b.n	8004b9e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f47f af57 	bne.w	8004a0a <HAL_SPI_TransmitReceive+0x29c>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f47f af50 	bne.w	8004a0a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b6a:	69fa      	ldr	r2, [r7, #28]
 8004b6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 f93e 	bl	8004df0 <SPI_EndRxTxTransaction>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2220      	movs	r2, #32
 8004b84:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b94:	e003      	b.n	8004b9e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004ba6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3728      	adds	r7, #40	@ 0x28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
	...

08004bb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b088      	sub	sp, #32
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	603b      	str	r3, [r7, #0]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bc4:	f7fc ff22 	bl	8001a0c <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bcc:	1a9b      	subs	r3, r3, r2
 8004bce:	683a      	ldr	r2, [r7, #0]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bd4:	f7fc ff1a 	bl	8001a0c <HAL_GetTick>
 8004bd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bda:	4b39      	ldr	r3, [pc, #228]	@ (8004cc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	015b      	lsls	r3, r3, #5
 8004be0:	0d1b      	lsrs	r3, r3, #20
 8004be2:	69fa      	ldr	r2, [r7, #28]
 8004be4:	fb02 f303 	mul.w	r3, r2, r3
 8004be8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bea:	e054      	b.n	8004c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bf2:	d050      	beq.n	8004c96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bf4:	f7fc ff0a 	bl	8001a0c <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	69fa      	ldr	r2, [r7, #28]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d902      	bls.n	8004c0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d13d      	bne.n	8004c86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c22:	d111      	bne.n	8004c48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c2c:	d004      	beq.n	8004c38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c36:	d107      	bne.n	8004c48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c50:	d10f      	bne.n	8004c72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c60:	601a      	str	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e017      	b.n	8004cb6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	689a      	ldr	r2, [r3, #8]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	bf0c      	ite	eq
 8004ca6:	2301      	moveq	r3, #1
 8004ca8:	2300      	movne	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d19b      	bne.n	8004bec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3720      	adds	r7, #32
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	20000008 	.word	0x20000008

08004cc4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08a      	sub	sp, #40	@ 0x28
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
 8004cd0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004cd6:	f7fc fe99 	bl	8001a0c <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004ce6:	f7fc fe91 	bl	8001a0c <HAL_GetTick>
 8004cea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004cf4:	4b3d      	ldr	r3, [pc, #244]	@ (8004dec <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	4413      	add	r3, r2
 8004cfe:	00da      	lsls	r2, r3, #3
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	0d1b      	lsrs	r3, r3, #20
 8004d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d06:	fb02 f303 	mul.w	r3, r2, r3
 8004d0a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d0c:	e060      	b.n	8004dd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d14:	d107      	bne.n	8004d26 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d104      	bne.n	8004d26 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d24:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d2c:	d050      	beq.n	8004dd0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d2e:	f7fc fe6d 	bl	8001a0c <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d902      	bls.n	8004d44 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d13d      	bne.n	8004dc0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d5c:	d111      	bne.n	8004d82 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d66:	d004      	beq.n	8004d72 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d70:	d107      	bne.n	8004d82 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d8a:	d10f      	bne.n	8004dac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004daa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e010      	b.n	8004de2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d196      	bne.n	8004d0e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3728      	adds	r7, #40	@ 0x28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20000008 	.word	0x20000008

08004df0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af02      	add	r7, sp, #8
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f7ff ff5b 	bl	8004cc4 <SPI_WaitFifoStateUntilTimeout>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d007      	beq.n	8004e24 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e18:	f043 0220 	orr.w	r2, r3, #32
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e027      	b.n	8004e74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	2180      	movs	r1, #128	@ 0x80
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7ff fec0 	bl	8004bb4 <SPI_WaitFlagStateUntilTimeout>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d007      	beq.n	8004e4a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e3e:	f043 0220 	orr.w	r2, r3, #32
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e014      	b.n	8004e74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f7ff ff34 	bl	8004cc4 <SPI_WaitFifoStateUntilTimeout>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d007      	beq.n	8004e72 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e66:	f043 0220 	orr.w	r2, r3, #32
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e000      	b.n	8004e74 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e049      	b.n	8004f22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d106      	bne.n	8004ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7fc fc3e 	bl	8001724 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f000 faa4 	bl	8005408 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b082      	sub	sp, #8
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e049      	b.n	8004fd0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d106      	bne.n	8004f56 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f841 	bl	8004fd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2202      	movs	r2, #2
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	3304      	adds	r3, #4
 8004f66:	4619      	mov	r1, r3
 8004f68:	4610      	mov	r0, r2
 8004f6a:	f000 fa4d 	bl	8005408 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3708      	adds	r7, #8
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005002:	2b01      	cmp	r3, #1
 8005004:	d101      	bne.n	800500a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005006:	2302      	movs	r3, #2
 8005008:	e0ff      	b.n	800520a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b14      	cmp	r3, #20
 8005016:	f200 80f0 	bhi.w	80051fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800501a:	a201      	add	r2, pc, #4	@ (adr r2, 8005020 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800501c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005020:	08005075 	.word	0x08005075
 8005024:	080051fb 	.word	0x080051fb
 8005028:	080051fb 	.word	0x080051fb
 800502c:	080051fb 	.word	0x080051fb
 8005030:	080050b5 	.word	0x080050b5
 8005034:	080051fb 	.word	0x080051fb
 8005038:	080051fb 	.word	0x080051fb
 800503c:	080051fb 	.word	0x080051fb
 8005040:	080050f7 	.word	0x080050f7
 8005044:	080051fb 	.word	0x080051fb
 8005048:	080051fb 	.word	0x080051fb
 800504c:	080051fb 	.word	0x080051fb
 8005050:	08005137 	.word	0x08005137
 8005054:	080051fb 	.word	0x080051fb
 8005058:	080051fb 	.word	0x080051fb
 800505c:	080051fb 	.word	0x080051fb
 8005060:	08005179 	.word	0x08005179
 8005064:	080051fb 	.word	0x080051fb
 8005068:	080051fb 	.word	0x080051fb
 800506c:	080051fb 	.word	0x080051fb
 8005070:	080051b9 	.word	0x080051b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68b9      	ldr	r1, [r7, #8]
 800507a:	4618      	mov	r0, r3
 800507c:	f000 fa60 	bl	8005540 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	699a      	ldr	r2, [r3, #24]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0208 	orr.w	r2, r2, #8
 800508e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0204 	bic.w	r2, r2, #4
 800509e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	6999      	ldr	r1, [r3, #24]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	691a      	ldr	r2, [r3, #16]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	619a      	str	r2, [r3, #24]
      break;
 80050b2:	e0a5      	b.n	8005200 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68b9      	ldr	r1, [r7, #8]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 fad0 	bl	8005660 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699a      	ldr	r2, [r3, #24]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6999      	ldr	r1, [r3, #24]
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	021a      	lsls	r2, r3, #8
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	430a      	orrs	r2, r1
 80050f2:	619a      	str	r2, [r3, #24]
      break;
 80050f4:	e084      	b.n	8005200 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68b9      	ldr	r1, [r7, #8]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f000 fb39 	bl	8005774 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69da      	ldr	r2, [r3, #28]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f042 0208 	orr.w	r2, r2, #8
 8005110:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 0204 	bic.w	r2, r2, #4
 8005120:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69d9      	ldr	r1, [r3, #28]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	430a      	orrs	r2, r1
 8005132:	61da      	str	r2, [r3, #28]
      break;
 8005134:	e064      	b.n	8005200 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68b9      	ldr	r1, [r7, #8]
 800513c:	4618      	mov	r0, r3
 800513e:	f000 fba1 	bl	8005884 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	69da      	ldr	r2, [r3, #28]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005150:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005160:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	69d9      	ldr	r1, [r3, #28]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	021a      	lsls	r2, r3, #8
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	430a      	orrs	r2, r1
 8005174:	61da      	str	r2, [r3, #28]
      break;
 8005176:	e043      	b.n	8005200 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68b9      	ldr	r1, [r7, #8]
 800517e:	4618      	mov	r0, r3
 8005180:	f000 fc0a 	bl	8005998 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0208 	orr.w	r2, r2, #8
 8005192:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f022 0204 	bic.w	r2, r2, #4
 80051a2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	691a      	ldr	r2, [r3, #16]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80051b6:	e023      	b.n	8005200 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68b9      	ldr	r1, [r7, #8]
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fc4e 	bl	8005a60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051d2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051e2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	021a      	lsls	r2, r3, #8
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	430a      	orrs	r2, r1
 80051f6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80051f8:	e002      	b.n	8005200 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	75fb      	strb	r3, [r7, #23]
      break;
 80051fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005208:	7dfb      	ldrb	r3, [r7, #23]
}
 800520a:	4618      	mov	r0, r3
 800520c:	3718      	adds	r7, #24
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop

08005214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800521e:	2300      	movs	r3, #0
 8005220:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005228:	2b01      	cmp	r3, #1
 800522a:	d101      	bne.n	8005230 <HAL_TIM_ConfigClockSource+0x1c>
 800522c:	2302      	movs	r3, #2
 800522e:	e0de      	b.n	80053ee <HAL_TIM_ConfigClockSource+0x1da>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2202      	movs	r2, #2
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800524e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005252:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800525a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a63      	ldr	r2, [pc, #396]	@ (80053f8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800526a:	4293      	cmp	r3, r2
 800526c:	f000 80a9 	beq.w	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005270:	4a61      	ldr	r2, [pc, #388]	@ (80053f8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005272:	4293      	cmp	r3, r2
 8005274:	f200 80ae 	bhi.w	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005278:	4a60      	ldr	r2, [pc, #384]	@ (80053fc <HAL_TIM_ConfigClockSource+0x1e8>)
 800527a:	4293      	cmp	r3, r2
 800527c:	f000 80a1 	beq.w	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005280:	4a5e      	ldr	r2, [pc, #376]	@ (80053fc <HAL_TIM_ConfigClockSource+0x1e8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	f200 80a6 	bhi.w	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005288:	4a5d      	ldr	r2, [pc, #372]	@ (8005400 <HAL_TIM_ConfigClockSource+0x1ec>)
 800528a:	4293      	cmp	r3, r2
 800528c:	f000 8099 	beq.w	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005290:	4a5b      	ldr	r2, [pc, #364]	@ (8005400 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005292:	4293      	cmp	r3, r2
 8005294:	f200 809e 	bhi.w	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005298:	4a5a      	ldr	r2, [pc, #360]	@ (8005404 <HAL_TIM_ConfigClockSource+0x1f0>)
 800529a:	4293      	cmp	r3, r2
 800529c:	f000 8091 	beq.w	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 80052a0:	4a58      	ldr	r2, [pc, #352]	@ (8005404 <HAL_TIM_ConfigClockSource+0x1f0>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	f200 8096 	bhi.w	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80052ac:	f000 8089 	beq.w	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 80052b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80052b4:	f200 808e 	bhi.w	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052bc:	d03e      	beq.n	800533c <HAL_TIM_ConfigClockSource+0x128>
 80052be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052c2:	f200 8087 	bhi.w	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052ca:	f000 8086 	beq.w	80053da <HAL_TIM_ConfigClockSource+0x1c6>
 80052ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052d2:	d87f      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052d4:	2b70      	cmp	r3, #112	@ 0x70
 80052d6:	d01a      	beq.n	800530e <HAL_TIM_ConfigClockSource+0xfa>
 80052d8:	2b70      	cmp	r3, #112	@ 0x70
 80052da:	d87b      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052dc:	2b60      	cmp	r3, #96	@ 0x60
 80052de:	d050      	beq.n	8005382 <HAL_TIM_ConfigClockSource+0x16e>
 80052e0:	2b60      	cmp	r3, #96	@ 0x60
 80052e2:	d877      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052e4:	2b50      	cmp	r3, #80	@ 0x50
 80052e6:	d03c      	beq.n	8005362 <HAL_TIM_ConfigClockSource+0x14e>
 80052e8:	2b50      	cmp	r3, #80	@ 0x50
 80052ea:	d873      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052ec:	2b40      	cmp	r3, #64	@ 0x40
 80052ee:	d058      	beq.n	80053a2 <HAL_TIM_ConfigClockSource+0x18e>
 80052f0:	2b40      	cmp	r3, #64	@ 0x40
 80052f2:	d86f      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052f4:	2b30      	cmp	r3, #48	@ 0x30
 80052f6:	d064      	beq.n	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 80052f8:	2b30      	cmp	r3, #48	@ 0x30
 80052fa:	d86b      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 80052fc:	2b20      	cmp	r3, #32
 80052fe:	d060      	beq.n	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005300:	2b20      	cmp	r3, #32
 8005302:	d867      	bhi.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
 8005304:	2b00      	cmp	r3, #0
 8005306:	d05c      	beq.n	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 8005308:	2b10      	cmp	r3, #16
 800530a:	d05a      	beq.n	80053c2 <HAL_TIM_ConfigClockSource+0x1ae>
 800530c:	e062      	b.n	80053d4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800531e:	f000 fc81 	bl	8005c24 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005330:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	609a      	str	r2, [r3, #8]
      break;
 800533a:	e04f      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800534c:	f000 fc6a 	bl	8005c24 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800535e:	609a      	str	r2, [r3, #8]
      break;
 8005360:	e03c      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800536e:	461a      	mov	r2, r3
 8005370:	f000 fbdc 	bl	8005b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2150      	movs	r1, #80	@ 0x50
 800537a:	4618      	mov	r0, r3
 800537c:	f000 fc35 	bl	8005bea <TIM_ITRx_SetConfig>
      break;
 8005380:	e02c      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800538e:	461a      	mov	r2, r3
 8005390:	f000 fbfb 	bl	8005b8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2160      	movs	r1, #96	@ 0x60
 800539a:	4618      	mov	r0, r3
 800539c:	f000 fc25 	bl	8005bea <TIM_ITRx_SetConfig>
      break;
 80053a0:	e01c      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053ae:	461a      	mov	r2, r3
 80053b0:	f000 fbbc 	bl	8005b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2140      	movs	r1, #64	@ 0x40
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 fc15 	bl	8005bea <TIM_ITRx_SetConfig>
      break;
 80053c0:	e00c      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4619      	mov	r1, r3
 80053cc:	4610      	mov	r0, r2
 80053ce:	f000 fc0c 	bl	8005bea <TIM_ITRx_SetConfig>
      break;
 80053d2:	e003      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	73fb      	strb	r3, [r7, #15]
      break;
 80053d8:	e000      	b.n	80053dc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80053da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	00100070 	.word	0x00100070
 80053fc:	00100040 	.word	0x00100040
 8005400:	00100030 	.word	0x00100030
 8005404:	00100020 	.word	0x00100020

08005408 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a42      	ldr	r2, [pc, #264]	@ (8005524 <TIM_Base_SetConfig+0x11c>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d00f      	beq.n	8005440 <TIM_Base_SetConfig+0x38>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005426:	d00b      	beq.n	8005440 <TIM_Base_SetConfig+0x38>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a3f      	ldr	r2, [pc, #252]	@ (8005528 <TIM_Base_SetConfig+0x120>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d007      	beq.n	8005440 <TIM_Base_SetConfig+0x38>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a3e      	ldr	r2, [pc, #248]	@ (800552c <TIM_Base_SetConfig+0x124>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d003      	beq.n	8005440 <TIM_Base_SetConfig+0x38>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a3d      	ldr	r2, [pc, #244]	@ (8005530 <TIM_Base_SetConfig+0x128>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d108      	bne.n	8005452 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005446:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	4313      	orrs	r3, r2
 8005450:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a33      	ldr	r2, [pc, #204]	@ (8005524 <TIM_Base_SetConfig+0x11c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d01b      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005460:	d017      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a30      	ldr	r2, [pc, #192]	@ (8005528 <TIM_Base_SetConfig+0x120>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d013      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a2f      	ldr	r2, [pc, #188]	@ (800552c <TIM_Base_SetConfig+0x124>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d00f      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a2e      	ldr	r2, [pc, #184]	@ (8005530 <TIM_Base_SetConfig+0x128>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d00b      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a2d      	ldr	r2, [pc, #180]	@ (8005534 <TIM_Base_SetConfig+0x12c>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d007      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a2c      	ldr	r2, [pc, #176]	@ (8005538 <TIM_Base_SetConfig+0x130>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d003      	beq.n	8005492 <TIM_Base_SetConfig+0x8a>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a2b      	ldr	r2, [pc, #172]	@ (800553c <TIM_Base_SetConfig+0x134>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d108      	bne.n	80054a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005498:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a16      	ldr	r2, [pc, #88]	@ (8005524 <TIM_Base_SetConfig+0x11c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d00f      	beq.n	80054f0 <TIM_Base_SetConfig+0xe8>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a17      	ldr	r2, [pc, #92]	@ (8005530 <TIM_Base_SetConfig+0x128>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d00b      	beq.n	80054f0 <TIM_Base_SetConfig+0xe8>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a16      	ldr	r2, [pc, #88]	@ (8005534 <TIM_Base_SetConfig+0x12c>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d007      	beq.n	80054f0 <TIM_Base_SetConfig+0xe8>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a15      	ldr	r2, [pc, #84]	@ (8005538 <TIM_Base_SetConfig+0x130>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d003      	beq.n	80054f0 <TIM_Base_SetConfig+0xe8>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a14      	ldr	r2, [pc, #80]	@ (800553c <TIM_Base_SetConfig+0x134>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d103      	bne.n	80054f8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	691a      	ldr	r2, [r3, #16]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b01      	cmp	r3, #1
 8005508:	d105      	bne.n	8005516 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f023 0201 	bic.w	r2, r3, #1
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	611a      	str	r2, [r3, #16]
  }
}
 8005516:	bf00      	nop
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	40012c00 	.word	0x40012c00
 8005528:	40000400 	.word	0x40000400
 800552c:	40000800 	.word	0x40000800
 8005530:	40013400 	.word	0x40013400
 8005534:	40014000 	.word	0x40014000
 8005538:	40014400 	.word	0x40014400
 800553c:	40014800 	.word	0x40014800

08005540 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	f023 0201 	bic.w	r2, r3, #1
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800556e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0303 	bic.w	r3, r3, #3
 800557a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4313      	orrs	r3, r2
 8005584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f023 0302 	bic.w	r3, r3, #2
 800558c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a2c      	ldr	r2, [pc, #176]	@ (800564c <TIM_OC1_SetConfig+0x10c>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00f      	beq.n	80055c0 <TIM_OC1_SetConfig+0x80>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a2b      	ldr	r2, [pc, #172]	@ (8005650 <TIM_OC1_SetConfig+0x110>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00b      	beq.n	80055c0 <TIM_OC1_SetConfig+0x80>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a2a      	ldr	r2, [pc, #168]	@ (8005654 <TIM_OC1_SetConfig+0x114>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d007      	beq.n	80055c0 <TIM_OC1_SetConfig+0x80>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a29      	ldr	r2, [pc, #164]	@ (8005658 <TIM_OC1_SetConfig+0x118>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d003      	beq.n	80055c0 <TIM_OC1_SetConfig+0x80>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a28      	ldr	r2, [pc, #160]	@ (800565c <TIM_OC1_SetConfig+0x11c>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d10c      	bne.n	80055da <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f023 0308 	bic.w	r3, r3, #8
 80055c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	f023 0304 	bic.w	r3, r3, #4
 80055d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a1b      	ldr	r2, [pc, #108]	@ (800564c <TIM_OC1_SetConfig+0x10c>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d00f      	beq.n	8005602 <TIM_OC1_SetConfig+0xc2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a1a      	ldr	r2, [pc, #104]	@ (8005650 <TIM_OC1_SetConfig+0x110>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d00b      	beq.n	8005602 <TIM_OC1_SetConfig+0xc2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a19      	ldr	r2, [pc, #100]	@ (8005654 <TIM_OC1_SetConfig+0x114>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d007      	beq.n	8005602 <TIM_OC1_SetConfig+0xc2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a18      	ldr	r2, [pc, #96]	@ (8005658 <TIM_OC1_SetConfig+0x118>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d003      	beq.n	8005602 <TIM_OC1_SetConfig+0xc2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a17      	ldr	r2, [pc, #92]	@ (800565c <TIM_OC1_SetConfig+0x11c>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d111      	bne.n	8005626 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005608:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005610:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	4313      	orrs	r3, r2
 800561a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	4313      	orrs	r3, r2
 8005624:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	621a      	str	r2, [r3, #32]
}
 8005640:	bf00      	nop
 8005642:	371c      	adds	r7, #28
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr
 800564c:	40012c00 	.word	0x40012c00
 8005650:	40013400 	.word	0x40013400
 8005654:	40014000 	.word	0x40014000
 8005658:	40014400 	.word	0x40014400
 800565c:	40014800 	.word	0x40014800

08005660 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005660:	b480      	push	{r7}
 8005662:	b087      	sub	sp, #28
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a1b      	ldr	r3, [r3, #32]
 8005674:	f023 0210 	bic.w	r2, r3, #16
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800568e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800569a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	021b      	lsls	r3, r3, #8
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0320 	bic.w	r3, r3, #32
 80056ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a28      	ldr	r2, [pc, #160]	@ (8005760 <TIM_OC2_SetConfig+0x100>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d003      	beq.n	80056cc <TIM_OC2_SetConfig+0x6c>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a27      	ldr	r2, [pc, #156]	@ (8005764 <TIM_OC2_SetConfig+0x104>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d10d      	bne.n	80056e8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a1d      	ldr	r2, [pc, #116]	@ (8005760 <TIM_OC2_SetConfig+0x100>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00f      	beq.n	8005710 <TIM_OC2_SetConfig+0xb0>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005764 <TIM_OC2_SetConfig+0x104>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d00b      	beq.n	8005710 <TIM_OC2_SetConfig+0xb0>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a1b      	ldr	r2, [pc, #108]	@ (8005768 <TIM_OC2_SetConfig+0x108>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d007      	beq.n	8005710 <TIM_OC2_SetConfig+0xb0>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a1a      	ldr	r2, [pc, #104]	@ (800576c <TIM_OC2_SetConfig+0x10c>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d003      	beq.n	8005710 <TIM_OC2_SetConfig+0xb0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a19      	ldr	r2, [pc, #100]	@ (8005770 <TIM_OC2_SetConfig+0x110>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d113      	bne.n	8005738 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800571e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	695b      	ldr	r3, [r3, #20]
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	4313      	orrs	r3, r2
 8005736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	697a      	ldr	r2, [r7, #20]
 8005750:	621a      	str	r2, [r3, #32]
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40012c00 	.word	0x40012c00
 8005764:	40013400 	.word	0x40013400
 8005768:	40014000 	.word	0x40014000
 800576c:	40014400 	.word	0x40014400
 8005770:	40014800 	.word	0x40014800

08005774 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005774:	b480      	push	{r7}
 8005776:	b087      	sub	sp, #28
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	69db      	ldr	r3, [r3, #28]
 800579a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f023 0303 	bic.w	r3, r3, #3
 80057ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80057c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	021b      	lsls	r3, r3, #8
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a27      	ldr	r2, [pc, #156]	@ (8005870 <TIM_OC3_SetConfig+0xfc>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d003      	beq.n	80057de <TIM_OC3_SetConfig+0x6a>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a26      	ldr	r2, [pc, #152]	@ (8005874 <TIM_OC3_SetConfig+0x100>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d10d      	bne.n	80057fa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	021b      	lsls	r3, r3, #8
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005870 <TIM_OC3_SetConfig+0xfc>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d00f      	beq.n	8005822 <TIM_OC3_SetConfig+0xae>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a1b      	ldr	r2, [pc, #108]	@ (8005874 <TIM_OC3_SetConfig+0x100>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d00b      	beq.n	8005822 <TIM_OC3_SetConfig+0xae>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a1a      	ldr	r2, [pc, #104]	@ (8005878 <TIM_OC3_SetConfig+0x104>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d007      	beq.n	8005822 <TIM_OC3_SetConfig+0xae>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a19      	ldr	r2, [pc, #100]	@ (800587c <TIM_OC3_SetConfig+0x108>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d003      	beq.n	8005822 <TIM_OC3_SetConfig+0xae>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a18      	ldr	r2, [pc, #96]	@ (8005880 <TIM_OC3_SetConfig+0x10c>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d113      	bne.n	800584a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	011b      	lsls	r3, r3, #4
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685a      	ldr	r2, [r3, #4]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	621a      	str	r2, [r3, #32]
}
 8005864:	bf00      	nop
 8005866:	371c      	adds	r7, #28
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	40012c00 	.word	0x40012c00
 8005874:	40013400 	.word	0x40013400
 8005878:	40014000 	.word	0x40014000
 800587c:	40014400 	.word	0x40014400
 8005880:	40014800 	.word	0x40014800

08005884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	021b      	lsls	r3, r3, #8
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	031b      	lsls	r3, r3, #12
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	4a28      	ldr	r2, [pc, #160]	@ (8005984 <TIM_OC4_SetConfig+0x100>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d003      	beq.n	80058f0 <TIM_OC4_SetConfig+0x6c>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a27      	ldr	r2, [pc, #156]	@ (8005988 <TIM_OC4_SetConfig+0x104>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d10d      	bne.n	800590c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	031b      	lsls	r3, r3, #12
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	4313      	orrs	r3, r2
 8005902:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800590a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a1d      	ldr	r2, [pc, #116]	@ (8005984 <TIM_OC4_SetConfig+0x100>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00f      	beq.n	8005934 <TIM_OC4_SetConfig+0xb0>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a1c      	ldr	r2, [pc, #112]	@ (8005988 <TIM_OC4_SetConfig+0x104>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d00b      	beq.n	8005934 <TIM_OC4_SetConfig+0xb0>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a1b      	ldr	r2, [pc, #108]	@ (800598c <TIM_OC4_SetConfig+0x108>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d007      	beq.n	8005934 <TIM_OC4_SetConfig+0xb0>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a1a      	ldr	r2, [pc, #104]	@ (8005990 <TIM_OC4_SetConfig+0x10c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d003      	beq.n	8005934 <TIM_OC4_SetConfig+0xb0>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a19      	ldr	r2, [pc, #100]	@ (8005994 <TIM_OC4_SetConfig+0x110>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d113      	bne.n	800595c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800593a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005942:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	019b      	lsls	r3, r3, #6
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	019b      	lsls	r3, r3, #6
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	697a      	ldr	r2, [r7, #20]
 8005974:	621a      	str	r2, [r3, #32]
}
 8005976:	bf00      	nop
 8005978:	371c      	adds	r7, #28
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	40012c00 	.word	0x40012c00
 8005988:	40013400 	.word	0x40013400
 800598c:	40014000 	.word	0x40014000
 8005990:	40014400 	.word	0x40014400
 8005994:	40014800 	.word	0x40014800

08005998 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005998:	b480      	push	{r7}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a1b      	ldr	r3, [r3, #32]
 80059ac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80059dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	041b      	lsls	r3, r3, #16
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a17      	ldr	r2, [pc, #92]	@ (8005a4c <TIM_OC5_SetConfig+0xb4>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d00f      	beq.n	8005a12 <TIM_OC5_SetConfig+0x7a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a16      	ldr	r2, [pc, #88]	@ (8005a50 <TIM_OC5_SetConfig+0xb8>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00b      	beq.n	8005a12 <TIM_OC5_SetConfig+0x7a>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a15      	ldr	r2, [pc, #84]	@ (8005a54 <TIM_OC5_SetConfig+0xbc>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d007      	beq.n	8005a12 <TIM_OC5_SetConfig+0x7a>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a14      	ldr	r2, [pc, #80]	@ (8005a58 <TIM_OC5_SetConfig+0xc0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d003      	beq.n	8005a12 <TIM_OC5_SetConfig+0x7a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a13      	ldr	r2, [pc, #76]	@ (8005a5c <TIM_OC5_SetConfig+0xc4>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d109      	bne.n	8005a26 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	021b      	lsls	r3, r3, #8
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	621a      	str	r2, [r3, #32]
}
 8005a40:	bf00      	nop
 8005a42:	371c      	adds	r7, #28
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	40012c00 	.word	0x40012c00
 8005a50:	40013400 	.word	0x40013400
 8005a54:	40014000 	.word	0x40014000
 8005a58:	40014400 	.word	0x40014400
 8005a5c:	40014800 	.word	0x40014800

08005a60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b087      	sub	sp, #28
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	021b      	lsls	r3, r3, #8
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005aa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	051b      	lsls	r3, r3, #20
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a18      	ldr	r2, [pc, #96]	@ (8005b18 <TIM_OC6_SetConfig+0xb8>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00f      	beq.n	8005adc <TIM_OC6_SetConfig+0x7c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a17      	ldr	r2, [pc, #92]	@ (8005b1c <TIM_OC6_SetConfig+0xbc>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d00b      	beq.n	8005adc <TIM_OC6_SetConfig+0x7c>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a16      	ldr	r2, [pc, #88]	@ (8005b20 <TIM_OC6_SetConfig+0xc0>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d007      	beq.n	8005adc <TIM_OC6_SetConfig+0x7c>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a15      	ldr	r2, [pc, #84]	@ (8005b24 <TIM_OC6_SetConfig+0xc4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d003      	beq.n	8005adc <TIM_OC6_SetConfig+0x7c>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a14      	ldr	r2, [pc, #80]	@ (8005b28 <TIM_OC6_SetConfig+0xc8>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d109      	bne.n	8005af0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	029b      	lsls	r3, r3, #10
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	621a      	str	r2, [r3, #32]
}
 8005b0a:	bf00      	nop
 8005b0c:	371c      	adds	r7, #28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40012c00 	.word	0x40012c00
 8005b1c:	40013400 	.word	0x40013400
 8005b20:	40014000 	.word	0x40014000
 8005b24:	40014400 	.word	0x40014400
 8005b28:	40014800 	.word	0x40014800

08005b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	f023 0201 	bic.w	r2, r3, #1
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	011b      	lsls	r3, r3, #4
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	f023 030a 	bic.w	r3, r3, #10
 8005b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	621a      	str	r2, [r3, #32]
}
 8005b7e:	bf00      	nop
 8005b80:	371c      	adds	r7, #28
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr

08005b8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	b087      	sub	sp, #28
 8005b8e:	af00      	add	r7, sp, #0
 8005b90:	60f8      	str	r0, [r7, #12]
 8005b92:	60b9      	str	r1, [r7, #8]
 8005b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
 8005b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6a1b      	ldr	r3, [r3, #32]
 8005ba0:	f023 0210 	bic.w	r2, r3, #16
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	031b      	lsls	r3, r3, #12
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005bc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	011b      	lsls	r3, r3, #4
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	621a      	str	r2, [r3, #32]
}
 8005bde:	bf00      	nop
 8005be0:	371c      	adds	r7, #28
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b085      	sub	sp, #20
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
 8005bf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005c00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	f043 0307 	orr.w	r3, r3, #7
 8005c10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	609a      	str	r2, [r3, #8]
}
 8005c18:	bf00      	nop
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	021a      	lsls	r2, r3, #8
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	431a      	orrs	r2, r3
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	697a      	ldr	r2, [r7, #20]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	609a      	str	r2, [r3, #8]
}
 8005c58:	bf00      	nop
 8005c5a:	371c      	adds	r7, #28
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d101      	bne.n	8005c7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c78:	2302      	movs	r3, #2
 8005c7a:	e065      	b.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a2c      	ldr	r2, [pc, #176]	@ (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d004      	beq.n	8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a2b      	ldr	r2, [pc, #172]	@ (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d108      	bne.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005cb6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ccc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d018      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cf2:	d013      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a18      	ldr	r2, [pc, #96]	@ (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00e      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a17      	ldr	r2, [pc, #92]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d009      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a12      	ldr	r2, [pc, #72]	@ (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d004      	beq.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a13      	ldr	r2, [pc, #76]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d10c      	bne.n	8005d36 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3714      	adds	r7, #20
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	40012c00 	.word	0x40012c00
 8005d58:	40013400 	.word	0x40013400
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40014000 	.word	0x40014000

08005d68 <std>:
 8005d68:	2300      	movs	r3, #0
 8005d6a:	b510      	push	{r4, lr}
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d76:	6083      	str	r3, [r0, #8]
 8005d78:	8181      	strh	r1, [r0, #12]
 8005d7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d7c:	81c2      	strh	r2, [r0, #14]
 8005d7e:	6183      	str	r3, [r0, #24]
 8005d80:	4619      	mov	r1, r3
 8005d82:	2208      	movs	r2, #8
 8005d84:	305c      	adds	r0, #92	@ 0x5c
 8005d86:	f000 f9f9 	bl	800617c <memset>
 8005d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc0 <std+0x58>)
 8005d8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc4 <std+0x5c>)
 8005d90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d92:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc8 <std+0x60>)
 8005d94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d96:	4b0d      	ldr	r3, [pc, #52]	@ (8005dcc <std+0x64>)
 8005d98:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005dd0 <std+0x68>)
 8005d9c:	6224      	str	r4, [r4, #32]
 8005d9e:	429c      	cmp	r4, r3
 8005da0:	d006      	beq.n	8005db0 <std+0x48>
 8005da2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005da6:	4294      	cmp	r4, r2
 8005da8:	d002      	beq.n	8005db0 <std+0x48>
 8005daa:	33d0      	adds	r3, #208	@ 0xd0
 8005dac:	429c      	cmp	r4, r3
 8005dae:	d105      	bne.n	8005dbc <std+0x54>
 8005db0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db8:	f000 ba58 	b.w	800626c <__retarget_lock_init_recursive>
 8005dbc:	bd10      	pop	{r4, pc}
 8005dbe:	bf00      	nop
 8005dc0:	08005fcd 	.word	0x08005fcd
 8005dc4:	08005fef 	.word	0x08005fef
 8005dc8:	08006027 	.word	0x08006027
 8005dcc:	0800604b 	.word	0x0800604b
 8005dd0:	20000228 	.word	0x20000228

08005dd4 <stdio_exit_handler>:
 8005dd4:	4a02      	ldr	r2, [pc, #8]	@ (8005de0 <stdio_exit_handler+0xc>)
 8005dd6:	4903      	ldr	r1, [pc, #12]	@ (8005de4 <stdio_exit_handler+0x10>)
 8005dd8:	4803      	ldr	r0, [pc, #12]	@ (8005de8 <stdio_exit_handler+0x14>)
 8005dda:	f000 b869 	b.w	8005eb0 <_fwalk_sglue>
 8005dde:	bf00      	nop
 8005de0:	20000014 	.word	0x20000014
 8005de4:	08006b0d 	.word	0x08006b0d
 8005de8:	20000024 	.word	0x20000024

08005dec <cleanup_stdio>:
 8005dec:	6841      	ldr	r1, [r0, #4]
 8005dee:	4b0c      	ldr	r3, [pc, #48]	@ (8005e20 <cleanup_stdio+0x34>)
 8005df0:	4299      	cmp	r1, r3
 8005df2:	b510      	push	{r4, lr}
 8005df4:	4604      	mov	r4, r0
 8005df6:	d001      	beq.n	8005dfc <cleanup_stdio+0x10>
 8005df8:	f000 fe88 	bl	8006b0c <_fflush_r>
 8005dfc:	68a1      	ldr	r1, [r4, #8]
 8005dfe:	4b09      	ldr	r3, [pc, #36]	@ (8005e24 <cleanup_stdio+0x38>)
 8005e00:	4299      	cmp	r1, r3
 8005e02:	d002      	beq.n	8005e0a <cleanup_stdio+0x1e>
 8005e04:	4620      	mov	r0, r4
 8005e06:	f000 fe81 	bl	8006b0c <_fflush_r>
 8005e0a:	68e1      	ldr	r1, [r4, #12]
 8005e0c:	4b06      	ldr	r3, [pc, #24]	@ (8005e28 <cleanup_stdio+0x3c>)
 8005e0e:	4299      	cmp	r1, r3
 8005e10:	d004      	beq.n	8005e1c <cleanup_stdio+0x30>
 8005e12:	4620      	mov	r0, r4
 8005e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e18:	f000 be78 	b.w	8006b0c <_fflush_r>
 8005e1c:	bd10      	pop	{r4, pc}
 8005e1e:	bf00      	nop
 8005e20:	20000228 	.word	0x20000228
 8005e24:	20000290 	.word	0x20000290
 8005e28:	200002f8 	.word	0x200002f8

08005e2c <global_stdio_init.part.0>:
 8005e2c:	b510      	push	{r4, lr}
 8005e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e5c <global_stdio_init.part.0+0x30>)
 8005e30:	4c0b      	ldr	r4, [pc, #44]	@ (8005e60 <global_stdio_init.part.0+0x34>)
 8005e32:	4a0c      	ldr	r2, [pc, #48]	@ (8005e64 <global_stdio_init.part.0+0x38>)
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	4620      	mov	r0, r4
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2104      	movs	r1, #4
 8005e3c:	f7ff ff94 	bl	8005d68 <std>
 8005e40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e44:	2201      	movs	r2, #1
 8005e46:	2109      	movs	r1, #9
 8005e48:	f7ff ff8e 	bl	8005d68 <std>
 8005e4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e50:	2202      	movs	r2, #2
 8005e52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e56:	2112      	movs	r1, #18
 8005e58:	f7ff bf86 	b.w	8005d68 <std>
 8005e5c:	20000360 	.word	0x20000360
 8005e60:	20000228 	.word	0x20000228
 8005e64:	08005dd5 	.word	0x08005dd5

08005e68 <__sfp_lock_acquire>:
 8005e68:	4801      	ldr	r0, [pc, #4]	@ (8005e70 <__sfp_lock_acquire+0x8>)
 8005e6a:	f000 ba00 	b.w	800626e <__retarget_lock_acquire_recursive>
 8005e6e:	bf00      	nop
 8005e70:	20000369 	.word	0x20000369

08005e74 <__sfp_lock_release>:
 8005e74:	4801      	ldr	r0, [pc, #4]	@ (8005e7c <__sfp_lock_release+0x8>)
 8005e76:	f000 b9fb 	b.w	8006270 <__retarget_lock_release_recursive>
 8005e7a:	bf00      	nop
 8005e7c:	20000369 	.word	0x20000369

08005e80 <__sinit>:
 8005e80:	b510      	push	{r4, lr}
 8005e82:	4604      	mov	r4, r0
 8005e84:	f7ff fff0 	bl	8005e68 <__sfp_lock_acquire>
 8005e88:	6a23      	ldr	r3, [r4, #32]
 8005e8a:	b11b      	cbz	r3, 8005e94 <__sinit+0x14>
 8005e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e90:	f7ff bff0 	b.w	8005e74 <__sfp_lock_release>
 8005e94:	4b04      	ldr	r3, [pc, #16]	@ (8005ea8 <__sinit+0x28>)
 8005e96:	6223      	str	r3, [r4, #32]
 8005e98:	4b04      	ldr	r3, [pc, #16]	@ (8005eac <__sinit+0x2c>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1f5      	bne.n	8005e8c <__sinit+0xc>
 8005ea0:	f7ff ffc4 	bl	8005e2c <global_stdio_init.part.0>
 8005ea4:	e7f2      	b.n	8005e8c <__sinit+0xc>
 8005ea6:	bf00      	nop
 8005ea8:	08005ded 	.word	0x08005ded
 8005eac:	20000360 	.word	0x20000360

08005eb0 <_fwalk_sglue>:
 8005eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005eb4:	4607      	mov	r7, r0
 8005eb6:	4688      	mov	r8, r1
 8005eb8:	4614      	mov	r4, r2
 8005eba:	2600      	movs	r6, #0
 8005ebc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ec0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ec4:	d505      	bpl.n	8005ed2 <_fwalk_sglue+0x22>
 8005ec6:	6824      	ldr	r4, [r4, #0]
 8005ec8:	2c00      	cmp	r4, #0
 8005eca:	d1f7      	bne.n	8005ebc <_fwalk_sglue+0xc>
 8005ecc:	4630      	mov	r0, r6
 8005ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ed2:	89ab      	ldrh	r3, [r5, #12]
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d907      	bls.n	8005ee8 <_fwalk_sglue+0x38>
 8005ed8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005edc:	3301      	adds	r3, #1
 8005ede:	d003      	beq.n	8005ee8 <_fwalk_sglue+0x38>
 8005ee0:	4629      	mov	r1, r5
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	47c0      	blx	r8
 8005ee6:	4306      	orrs	r6, r0
 8005ee8:	3568      	adds	r5, #104	@ 0x68
 8005eea:	e7e9      	b.n	8005ec0 <_fwalk_sglue+0x10>

08005eec <iprintf>:
 8005eec:	b40f      	push	{r0, r1, r2, r3}
 8005eee:	b507      	push	{r0, r1, r2, lr}
 8005ef0:	4906      	ldr	r1, [pc, #24]	@ (8005f0c <iprintf+0x20>)
 8005ef2:	ab04      	add	r3, sp, #16
 8005ef4:	6808      	ldr	r0, [r1, #0]
 8005ef6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005efa:	6881      	ldr	r1, [r0, #8]
 8005efc:	9301      	str	r3, [sp, #4]
 8005efe:	f000 fadb 	bl	80064b8 <_vfiprintf_r>
 8005f02:	b003      	add	sp, #12
 8005f04:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f08:	b004      	add	sp, #16
 8005f0a:	4770      	bx	lr
 8005f0c:	20000020 	.word	0x20000020

08005f10 <_puts_r>:
 8005f10:	6a03      	ldr	r3, [r0, #32]
 8005f12:	b570      	push	{r4, r5, r6, lr}
 8005f14:	6884      	ldr	r4, [r0, #8]
 8005f16:	4605      	mov	r5, r0
 8005f18:	460e      	mov	r6, r1
 8005f1a:	b90b      	cbnz	r3, 8005f20 <_puts_r+0x10>
 8005f1c:	f7ff ffb0 	bl	8005e80 <__sinit>
 8005f20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f22:	07db      	lsls	r3, r3, #31
 8005f24:	d405      	bmi.n	8005f32 <_puts_r+0x22>
 8005f26:	89a3      	ldrh	r3, [r4, #12]
 8005f28:	0598      	lsls	r0, r3, #22
 8005f2a:	d402      	bmi.n	8005f32 <_puts_r+0x22>
 8005f2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f2e:	f000 f99e 	bl	800626e <__retarget_lock_acquire_recursive>
 8005f32:	89a3      	ldrh	r3, [r4, #12]
 8005f34:	0719      	lsls	r1, r3, #28
 8005f36:	d502      	bpl.n	8005f3e <_puts_r+0x2e>
 8005f38:	6923      	ldr	r3, [r4, #16]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d135      	bne.n	8005faa <_puts_r+0x9a>
 8005f3e:	4621      	mov	r1, r4
 8005f40:	4628      	mov	r0, r5
 8005f42:	f000 f8c5 	bl	80060d0 <__swsetup_r>
 8005f46:	b380      	cbz	r0, 8005faa <_puts_r+0x9a>
 8005f48:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005f4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f4e:	07da      	lsls	r2, r3, #31
 8005f50:	d405      	bmi.n	8005f5e <_puts_r+0x4e>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	059b      	lsls	r3, r3, #22
 8005f56:	d402      	bmi.n	8005f5e <_puts_r+0x4e>
 8005f58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f5a:	f000 f989 	bl	8006270 <__retarget_lock_release_recursive>
 8005f5e:	4628      	mov	r0, r5
 8005f60:	bd70      	pop	{r4, r5, r6, pc}
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	da04      	bge.n	8005f70 <_puts_r+0x60>
 8005f66:	69a2      	ldr	r2, [r4, #24]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	dc17      	bgt.n	8005f9c <_puts_r+0x8c>
 8005f6c:	290a      	cmp	r1, #10
 8005f6e:	d015      	beq.n	8005f9c <_puts_r+0x8c>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	1c5a      	adds	r2, r3, #1
 8005f74:	6022      	str	r2, [r4, #0]
 8005f76:	7019      	strb	r1, [r3, #0]
 8005f78:	68a3      	ldr	r3, [r4, #8]
 8005f7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	60a3      	str	r3, [r4, #8]
 8005f82:	2900      	cmp	r1, #0
 8005f84:	d1ed      	bne.n	8005f62 <_puts_r+0x52>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	da11      	bge.n	8005fae <_puts_r+0x9e>
 8005f8a:	4622      	mov	r2, r4
 8005f8c:	210a      	movs	r1, #10
 8005f8e:	4628      	mov	r0, r5
 8005f90:	f000 f85f 	bl	8006052 <__swbuf_r>
 8005f94:	3001      	adds	r0, #1
 8005f96:	d0d7      	beq.n	8005f48 <_puts_r+0x38>
 8005f98:	250a      	movs	r5, #10
 8005f9a:	e7d7      	b.n	8005f4c <_puts_r+0x3c>
 8005f9c:	4622      	mov	r2, r4
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	f000 f857 	bl	8006052 <__swbuf_r>
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	d1e7      	bne.n	8005f78 <_puts_r+0x68>
 8005fa8:	e7ce      	b.n	8005f48 <_puts_r+0x38>
 8005faa:	3e01      	subs	r6, #1
 8005fac:	e7e4      	b.n	8005f78 <_puts_r+0x68>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	6022      	str	r2, [r4, #0]
 8005fb4:	220a      	movs	r2, #10
 8005fb6:	701a      	strb	r2, [r3, #0]
 8005fb8:	e7ee      	b.n	8005f98 <_puts_r+0x88>
	...

08005fbc <puts>:
 8005fbc:	4b02      	ldr	r3, [pc, #8]	@ (8005fc8 <puts+0xc>)
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	6818      	ldr	r0, [r3, #0]
 8005fc2:	f7ff bfa5 	b.w	8005f10 <_puts_r>
 8005fc6:	bf00      	nop
 8005fc8:	20000020 	.word	0x20000020

08005fcc <__sread>:
 8005fcc:	b510      	push	{r4, lr}
 8005fce:	460c      	mov	r4, r1
 8005fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fd4:	f000 f8fc 	bl	80061d0 <_read_r>
 8005fd8:	2800      	cmp	r0, #0
 8005fda:	bfab      	itete	ge
 8005fdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005fde:	89a3      	ldrhlt	r3, [r4, #12]
 8005fe0:	181b      	addge	r3, r3, r0
 8005fe2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005fe6:	bfac      	ite	ge
 8005fe8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005fea:	81a3      	strhlt	r3, [r4, #12]
 8005fec:	bd10      	pop	{r4, pc}

08005fee <__swrite>:
 8005fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff2:	461f      	mov	r7, r3
 8005ff4:	898b      	ldrh	r3, [r1, #12]
 8005ff6:	05db      	lsls	r3, r3, #23
 8005ff8:	4605      	mov	r5, r0
 8005ffa:	460c      	mov	r4, r1
 8005ffc:	4616      	mov	r6, r2
 8005ffe:	d505      	bpl.n	800600c <__swrite+0x1e>
 8006000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006004:	2302      	movs	r3, #2
 8006006:	2200      	movs	r2, #0
 8006008:	f000 f8d0 	bl	80061ac <_lseek_r>
 800600c:	89a3      	ldrh	r3, [r4, #12]
 800600e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006012:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006016:	81a3      	strh	r3, [r4, #12]
 8006018:	4632      	mov	r2, r6
 800601a:	463b      	mov	r3, r7
 800601c:	4628      	mov	r0, r5
 800601e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006022:	f000 b8e7 	b.w	80061f4 <_write_r>

08006026 <__sseek>:
 8006026:	b510      	push	{r4, lr}
 8006028:	460c      	mov	r4, r1
 800602a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602e:	f000 f8bd 	bl	80061ac <_lseek_r>
 8006032:	1c43      	adds	r3, r0, #1
 8006034:	89a3      	ldrh	r3, [r4, #12]
 8006036:	bf15      	itete	ne
 8006038:	6560      	strne	r0, [r4, #84]	@ 0x54
 800603a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800603e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006042:	81a3      	strheq	r3, [r4, #12]
 8006044:	bf18      	it	ne
 8006046:	81a3      	strhne	r3, [r4, #12]
 8006048:	bd10      	pop	{r4, pc}

0800604a <__sclose>:
 800604a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604e:	f000 b89d 	b.w	800618c <_close_r>

08006052 <__swbuf_r>:
 8006052:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006054:	460e      	mov	r6, r1
 8006056:	4614      	mov	r4, r2
 8006058:	4605      	mov	r5, r0
 800605a:	b118      	cbz	r0, 8006064 <__swbuf_r+0x12>
 800605c:	6a03      	ldr	r3, [r0, #32]
 800605e:	b90b      	cbnz	r3, 8006064 <__swbuf_r+0x12>
 8006060:	f7ff ff0e 	bl	8005e80 <__sinit>
 8006064:	69a3      	ldr	r3, [r4, #24]
 8006066:	60a3      	str	r3, [r4, #8]
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	071a      	lsls	r2, r3, #28
 800606c:	d501      	bpl.n	8006072 <__swbuf_r+0x20>
 800606e:	6923      	ldr	r3, [r4, #16]
 8006070:	b943      	cbnz	r3, 8006084 <__swbuf_r+0x32>
 8006072:	4621      	mov	r1, r4
 8006074:	4628      	mov	r0, r5
 8006076:	f000 f82b 	bl	80060d0 <__swsetup_r>
 800607a:	b118      	cbz	r0, 8006084 <__swbuf_r+0x32>
 800607c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006080:	4638      	mov	r0, r7
 8006082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	6922      	ldr	r2, [r4, #16]
 8006088:	1a98      	subs	r0, r3, r2
 800608a:	6963      	ldr	r3, [r4, #20]
 800608c:	b2f6      	uxtb	r6, r6
 800608e:	4283      	cmp	r3, r0
 8006090:	4637      	mov	r7, r6
 8006092:	dc05      	bgt.n	80060a0 <__swbuf_r+0x4e>
 8006094:	4621      	mov	r1, r4
 8006096:	4628      	mov	r0, r5
 8006098:	f000 fd38 	bl	8006b0c <_fflush_r>
 800609c:	2800      	cmp	r0, #0
 800609e:	d1ed      	bne.n	800607c <__swbuf_r+0x2a>
 80060a0:	68a3      	ldr	r3, [r4, #8]
 80060a2:	3b01      	subs	r3, #1
 80060a4:	60a3      	str	r3, [r4, #8]
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	1c5a      	adds	r2, r3, #1
 80060aa:	6022      	str	r2, [r4, #0]
 80060ac:	701e      	strb	r6, [r3, #0]
 80060ae:	6962      	ldr	r2, [r4, #20]
 80060b0:	1c43      	adds	r3, r0, #1
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d004      	beq.n	80060c0 <__swbuf_r+0x6e>
 80060b6:	89a3      	ldrh	r3, [r4, #12]
 80060b8:	07db      	lsls	r3, r3, #31
 80060ba:	d5e1      	bpl.n	8006080 <__swbuf_r+0x2e>
 80060bc:	2e0a      	cmp	r6, #10
 80060be:	d1df      	bne.n	8006080 <__swbuf_r+0x2e>
 80060c0:	4621      	mov	r1, r4
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 fd22 	bl	8006b0c <_fflush_r>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	d0d9      	beq.n	8006080 <__swbuf_r+0x2e>
 80060cc:	e7d6      	b.n	800607c <__swbuf_r+0x2a>
	...

080060d0 <__swsetup_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	4b29      	ldr	r3, [pc, #164]	@ (8006178 <__swsetup_r+0xa8>)
 80060d4:	4605      	mov	r5, r0
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	460c      	mov	r4, r1
 80060da:	b118      	cbz	r0, 80060e4 <__swsetup_r+0x14>
 80060dc:	6a03      	ldr	r3, [r0, #32]
 80060de:	b90b      	cbnz	r3, 80060e4 <__swsetup_r+0x14>
 80060e0:	f7ff fece 	bl	8005e80 <__sinit>
 80060e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060e8:	0719      	lsls	r1, r3, #28
 80060ea:	d422      	bmi.n	8006132 <__swsetup_r+0x62>
 80060ec:	06da      	lsls	r2, r3, #27
 80060ee:	d407      	bmi.n	8006100 <__swsetup_r+0x30>
 80060f0:	2209      	movs	r2, #9
 80060f2:	602a      	str	r2, [r5, #0]
 80060f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060f8:	81a3      	strh	r3, [r4, #12]
 80060fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060fe:	e033      	b.n	8006168 <__swsetup_r+0x98>
 8006100:	0758      	lsls	r0, r3, #29
 8006102:	d512      	bpl.n	800612a <__swsetup_r+0x5a>
 8006104:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006106:	b141      	cbz	r1, 800611a <__swsetup_r+0x4a>
 8006108:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800610c:	4299      	cmp	r1, r3
 800610e:	d002      	beq.n	8006116 <__swsetup_r+0x46>
 8006110:	4628      	mov	r0, r5
 8006112:	f000 f8af 	bl	8006274 <_free_r>
 8006116:	2300      	movs	r3, #0
 8006118:	6363      	str	r3, [r4, #52]	@ 0x34
 800611a:	89a3      	ldrh	r3, [r4, #12]
 800611c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006120:	81a3      	strh	r3, [r4, #12]
 8006122:	2300      	movs	r3, #0
 8006124:	6063      	str	r3, [r4, #4]
 8006126:	6923      	ldr	r3, [r4, #16]
 8006128:	6023      	str	r3, [r4, #0]
 800612a:	89a3      	ldrh	r3, [r4, #12]
 800612c:	f043 0308 	orr.w	r3, r3, #8
 8006130:	81a3      	strh	r3, [r4, #12]
 8006132:	6923      	ldr	r3, [r4, #16]
 8006134:	b94b      	cbnz	r3, 800614a <__swsetup_r+0x7a>
 8006136:	89a3      	ldrh	r3, [r4, #12]
 8006138:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800613c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006140:	d003      	beq.n	800614a <__swsetup_r+0x7a>
 8006142:	4621      	mov	r1, r4
 8006144:	4628      	mov	r0, r5
 8006146:	f000 fd2f 	bl	8006ba8 <__smakebuf_r>
 800614a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800614e:	f013 0201 	ands.w	r2, r3, #1
 8006152:	d00a      	beq.n	800616a <__swsetup_r+0x9a>
 8006154:	2200      	movs	r2, #0
 8006156:	60a2      	str	r2, [r4, #8]
 8006158:	6962      	ldr	r2, [r4, #20]
 800615a:	4252      	negs	r2, r2
 800615c:	61a2      	str	r2, [r4, #24]
 800615e:	6922      	ldr	r2, [r4, #16]
 8006160:	b942      	cbnz	r2, 8006174 <__swsetup_r+0xa4>
 8006162:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006166:	d1c5      	bne.n	80060f4 <__swsetup_r+0x24>
 8006168:	bd38      	pop	{r3, r4, r5, pc}
 800616a:	0799      	lsls	r1, r3, #30
 800616c:	bf58      	it	pl
 800616e:	6962      	ldrpl	r2, [r4, #20]
 8006170:	60a2      	str	r2, [r4, #8]
 8006172:	e7f4      	b.n	800615e <__swsetup_r+0x8e>
 8006174:	2000      	movs	r0, #0
 8006176:	e7f7      	b.n	8006168 <__swsetup_r+0x98>
 8006178:	20000020 	.word	0x20000020

0800617c <memset>:
 800617c:	4402      	add	r2, r0
 800617e:	4603      	mov	r3, r0
 8006180:	4293      	cmp	r3, r2
 8006182:	d100      	bne.n	8006186 <memset+0xa>
 8006184:	4770      	bx	lr
 8006186:	f803 1b01 	strb.w	r1, [r3], #1
 800618a:	e7f9      	b.n	8006180 <memset+0x4>

0800618c <_close_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	4d06      	ldr	r5, [pc, #24]	@ (80061a8 <_close_r+0x1c>)
 8006190:	2300      	movs	r3, #0
 8006192:	4604      	mov	r4, r0
 8006194:	4608      	mov	r0, r1
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	f7fb fb2e 	bl	80017f8 <_close>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d102      	bne.n	80061a6 <_close_r+0x1a>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	b103      	cbz	r3, 80061a6 <_close_r+0x1a>
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	bd38      	pop	{r3, r4, r5, pc}
 80061a8:	20000364 	.word	0x20000364

080061ac <_lseek_r>:
 80061ac:	b538      	push	{r3, r4, r5, lr}
 80061ae:	4d07      	ldr	r5, [pc, #28]	@ (80061cc <_lseek_r+0x20>)
 80061b0:	4604      	mov	r4, r0
 80061b2:	4608      	mov	r0, r1
 80061b4:	4611      	mov	r1, r2
 80061b6:	2200      	movs	r2, #0
 80061b8:	602a      	str	r2, [r5, #0]
 80061ba:	461a      	mov	r2, r3
 80061bc:	f7fb fb43 	bl	8001846 <_lseek>
 80061c0:	1c43      	adds	r3, r0, #1
 80061c2:	d102      	bne.n	80061ca <_lseek_r+0x1e>
 80061c4:	682b      	ldr	r3, [r5, #0]
 80061c6:	b103      	cbz	r3, 80061ca <_lseek_r+0x1e>
 80061c8:	6023      	str	r3, [r4, #0]
 80061ca:	bd38      	pop	{r3, r4, r5, pc}
 80061cc:	20000364 	.word	0x20000364

080061d0 <_read_r>:
 80061d0:	b538      	push	{r3, r4, r5, lr}
 80061d2:	4d07      	ldr	r5, [pc, #28]	@ (80061f0 <_read_r+0x20>)
 80061d4:	4604      	mov	r4, r0
 80061d6:	4608      	mov	r0, r1
 80061d8:	4611      	mov	r1, r2
 80061da:	2200      	movs	r2, #0
 80061dc:	602a      	str	r2, [r5, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	f7fb faed 	bl	80017be <_read>
 80061e4:	1c43      	adds	r3, r0, #1
 80061e6:	d102      	bne.n	80061ee <_read_r+0x1e>
 80061e8:	682b      	ldr	r3, [r5, #0]
 80061ea:	b103      	cbz	r3, 80061ee <_read_r+0x1e>
 80061ec:	6023      	str	r3, [r4, #0]
 80061ee:	bd38      	pop	{r3, r4, r5, pc}
 80061f0:	20000364 	.word	0x20000364

080061f4 <_write_r>:
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4d07      	ldr	r5, [pc, #28]	@ (8006214 <_write_r+0x20>)
 80061f8:	4604      	mov	r4, r0
 80061fa:	4608      	mov	r0, r1
 80061fc:	4611      	mov	r1, r2
 80061fe:	2200      	movs	r2, #0
 8006200:	602a      	str	r2, [r5, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	f7fb f95e 	bl	80014c4 <_write>
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d102      	bne.n	8006212 <_write_r+0x1e>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b103      	cbz	r3, 8006212 <_write_r+0x1e>
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	20000364 	.word	0x20000364

08006218 <__errno>:
 8006218:	4b01      	ldr	r3, [pc, #4]	@ (8006220 <__errno+0x8>)
 800621a:	6818      	ldr	r0, [r3, #0]
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	20000020 	.word	0x20000020

08006224 <__libc_init_array>:
 8006224:	b570      	push	{r4, r5, r6, lr}
 8006226:	4d0d      	ldr	r5, [pc, #52]	@ (800625c <__libc_init_array+0x38>)
 8006228:	4c0d      	ldr	r4, [pc, #52]	@ (8006260 <__libc_init_array+0x3c>)
 800622a:	1b64      	subs	r4, r4, r5
 800622c:	10a4      	asrs	r4, r4, #2
 800622e:	2600      	movs	r6, #0
 8006230:	42a6      	cmp	r6, r4
 8006232:	d109      	bne.n	8006248 <__libc_init_array+0x24>
 8006234:	4d0b      	ldr	r5, [pc, #44]	@ (8006264 <__libc_init_array+0x40>)
 8006236:	4c0c      	ldr	r4, [pc, #48]	@ (8006268 <__libc_init_array+0x44>)
 8006238:	f000 fd24 	bl	8006c84 <_init>
 800623c:	1b64      	subs	r4, r4, r5
 800623e:	10a4      	asrs	r4, r4, #2
 8006240:	2600      	movs	r6, #0
 8006242:	42a6      	cmp	r6, r4
 8006244:	d105      	bne.n	8006252 <__libc_init_array+0x2e>
 8006246:	bd70      	pop	{r4, r5, r6, pc}
 8006248:	f855 3b04 	ldr.w	r3, [r5], #4
 800624c:	4798      	blx	r3
 800624e:	3601      	adds	r6, #1
 8006250:	e7ee      	b.n	8006230 <__libc_init_array+0xc>
 8006252:	f855 3b04 	ldr.w	r3, [r5], #4
 8006256:	4798      	blx	r3
 8006258:	3601      	adds	r6, #1
 800625a:	e7f2      	b.n	8006242 <__libc_init_array+0x1e>
 800625c:	08006e9c 	.word	0x08006e9c
 8006260:	08006e9c 	.word	0x08006e9c
 8006264:	08006e9c 	.word	0x08006e9c
 8006268:	08006ea0 	.word	0x08006ea0

0800626c <__retarget_lock_init_recursive>:
 800626c:	4770      	bx	lr

0800626e <__retarget_lock_acquire_recursive>:
 800626e:	4770      	bx	lr

08006270 <__retarget_lock_release_recursive>:
 8006270:	4770      	bx	lr
	...

08006274 <_free_r>:
 8006274:	b538      	push	{r3, r4, r5, lr}
 8006276:	4605      	mov	r5, r0
 8006278:	2900      	cmp	r1, #0
 800627a:	d041      	beq.n	8006300 <_free_r+0x8c>
 800627c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006280:	1f0c      	subs	r4, r1, #4
 8006282:	2b00      	cmp	r3, #0
 8006284:	bfb8      	it	lt
 8006286:	18e4      	addlt	r4, r4, r3
 8006288:	f000 f8e0 	bl	800644c <__malloc_lock>
 800628c:	4a1d      	ldr	r2, [pc, #116]	@ (8006304 <_free_r+0x90>)
 800628e:	6813      	ldr	r3, [r2, #0]
 8006290:	b933      	cbnz	r3, 80062a0 <_free_r+0x2c>
 8006292:	6063      	str	r3, [r4, #4]
 8006294:	6014      	str	r4, [r2, #0]
 8006296:	4628      	mov	r0, r5
 8006298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800629c:	f000 b8dc 	b.w	8006458 <__malloc_unlock>
 80062a0:	42a3      	cmp	r3, r4
 80062a2:	d908      	bls.n	80062b6 <_free_r+0x42>
 80062a4:	6820      	ldr	r0, [r4, #0]
 80062a6:	1821      	adds	r1, r4, r0
 80062a8:	428b      	cmp	r3, r1
 80062aa:	bf01      	itttt	eq
 80062ac:	6819      	ldreq	r1, [r3, #0]
 80062ae:	685b      	ldreq	r3, [r3, #4]
 80062b0:	1809      	addeq	r1, r1, r0
 80062b2:	6021      	streq	r1, [r4, #0]
 80062b4:	e7ed      	b.n	8006292 <_free_r+0x1e>
 80062b6:	461a      	mov	r2, r3
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	b10b      	cbz	r3, 80062c0 <_free_r+0x4c>
 80062bc:	42a3      	cmp	r3, r4
 80062be:	d9fa      	bls.n	80062b6 <_free_r+0x42>
 80062c0:	6811      	ldr	r1, [r2, #0]
 80062c2:	1850      	adds	r0, r2, r1
 80062c4:	42a0      	cmp	r0, r4
 80062c6:	d10b      	bne.n	80062e0 <_free_r+0x6c>
 80062c8:	6820      	ldr	r0, [r4, #0]
 80062ca:	4401      	add	r1, r0
 80062cc:	1850      	adds	r0, r2, r1
 80062ce:	4283      	cmp	r3, r0
 80062d0:	6011      	str	r1, [r2, #0]
 80062d2:	d1e0      	bne.n	8006296 <_free_r+0x22>
 80062d4:	6818      	ldr	r0, [r3, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	6053      	str	r3, [r2, #4]
 80062da:	4408      	add	r0, r1
 80062dc:	6010      	str	r0, [r2, #0]
 80062de:	e7da      	b.n	8006296 <_free_r+0x22>
 80062e0:	d902      	bls.n	80062e8 <_free_r+0x74>
 80062e2:	230c      	movs	r3, #12
 80062e4:	602b      	str	r3, [r5, #0]
 80062e6:	e7d6      	b.n	8006296 <_free_r+0x22>
 80062e8:	6820      	ldr	r0, [r4, #0]
 80062ea:	1821      	adds	r1, r4, r0
 80062ec:	428b      	cmp	r3, r1
 80062ee:	bf04      	itt	eq
 80062f0:	6819      	ldreq	r1, [r3, #0]
 80062f2:	685b      	ldreq	r3, [r3, #4]
 80062f4:	6063      	str	r3, [r4, #4]
 80062f6:	bf04      	itt	eq
 80062f8:	1809      	addeq	r1, r1, r0
 80062fa:	6021      	streq	r1, [r4, #0]
 80062fc:	6054      	str	r4, [r2, #4]
 80062fe:	e7ca      	b.n	8006296 <_free_r+0x22>
 8006300:	bd38      	pop	{r3, r4, r5, pc}
 8006302:	bf00      	nop
 8006304:	20000370 	.word	0x20000370

08006308 <sbrk_aligned>:
 8006308:	b570      	push	{r4, r5, r6, lr}
 800630a:	4e0f      	ldr	r6, [pc, #60]	@ (8006348 <sbrk_aligned+0x40>)
 800630c:	460c      	mov	r4, r1
 800630e:	6831      	ldr	r1, [r6, #0]
 8006310:	4605      	mov	r5, r0
 8006312:	b911      	cbnz	r1, 800631a <sbrk_aligned+0x12>
 8006314:	f000 fca6 	bl	8006c64 <_sbrk_r>
 8006318:	6030      	str	r0, [r6, #0]
 800631a:	4621      	mov	r1, r4
 800631c:	4628      	mov	r0, r5
 800631e:	f000 fca1 	bl	8006c64 <_sbrk_r>
 8006322:	1c43      	adds	r3, r0, #1
 8006324:	d103      	bne.n	800632e <sbrk_aligned+0x26>
 8006326:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800632a:	4620      	mov	r0, r4
 800632c:	bd70      	pop	{r4, r5, r6, pc}
 800632e:	1cc4      	adds	r4, r0, #3
 8006330:	f024 0403 	bic.w	r4, r4, #3
 8006334:	42a0      	cmp	r0, r4
 8006336:	d0f8      	beq.n	800632a <sbrk_aligned+0x22>
 8006338:	1a21      	subs	r1, r4, r0
 800633a:	4628      	mov	r0, r5
 800633c:	f000 fc92 	bl	8006c64 <_sbrk_r>
 8006340:	3001      	adds	r0, #1
 8006342:	d1f2      	bne.n	800632a <sbrk_aligned+0x22>
 8006344:	e7ef      	b.n	8006326 <sbrk_aligned+0x1e>
 8006346:	bf00      	nop
 8006348:	2000036c 	.word	0x2000036c

0800634c <_malloc_r>:
 800634c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006350:	1ccd      	adds	r5, r1, #3
 8006352:	f025 0503 	bic.w	r5, r5, #3
 8006356:	3508      	adds	r5, #8
 8006358:	2d0c      	cmp	r5, #12
 800635a:	bf38      	it	cc
 800635c:	250c      	movcc	r5, #12
 800635e:	2d00      	cmp	r5, #0
 8006360:	4606      	mov	r6, r0
 8006362:	db01      	blt.n	8006368 <_malloc_r+0x1c>
 8006364:	42a9      	cmp	r1, r5
 8006366:	d904      	bls.n	8006372 <_malloc_r+0x26>
 8006368:	230c      	movs	r3, #12
 800636a:	6033      	str	r3, [r6, #0]
 800636c:	2000      	movs	r0, #0
 800636e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006372:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006448 <_malloc_r+0xfc>
 8006376:	f000 f869 	bl	800644c <__malloc_lock>
 800637a:	f8d8 3000 	ldr.w	r3, [r8]
 800637e:	461c      	mov	r4, r3
 8006380:	bb44      	cbnz	r4, 80063d4 <_malloc_r+0x88>
 8006382:	4629      	mov	r1, r5
 8006384:	4630      	mov	r0, r6
 8006386:	f7ff ffbf 	bl	8006308 <sbrk_aligned>
 800638a:	1c43      	adds	r3, r0, #1
 800638c:	4604      	mov	r4, r0
 800638e:	d158      	bne.n	8006442 <_malloc_r+0xf6>
 8006390:	f8d8 4000 	ldr.w	r4, [r8]
 8006394:	4627      	mov	r7, r4
 8006396:	2f00      	cmp	r7, #0
 8006398:	d143      	bne.n	8006422 <_malloc_r+0xd6>
 800639a:	2c00      	cmp	r4, #0
 800639c:	d04b      	beq.n	8006436 <_malloc_r+0xea>
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	4639      	mov	r1, r7
 80063a2:	4630      	mov	r0, r6
 80063a4:	eb04 0903 	add.w	r9, r4, r3
 80063a8:	f000 fc5c 	bl	8006c64 <_sbrk_r>
 80063ac:	4581      	cmp	r9, r0
 80063ae:	d142      	bne.n	8006436 <_malloc_r+0xea>
 80063b0:	6821      	ldr	r1, [r4, #0]
 80063b2:	1a6d      	subs	r5, r5, r1
 80063b4:	4629      	mov	r1, r5
 80063b6:	4630      	mov	r0, r6
 80063b8:	f7ff ffa6 	bl	8006308 <sbrk_aligned>
 80063bc:	3001      	adds	r0, #1
 80063be:	d03a      	beq.n	8006436 <_malloc_r+0xea>
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	442b      	add	r3, r5
 80063c4:	6023      	str	r3, [r4, #0]
 80063c6:	f8d8 3000 	ldr.w	r3, [r8]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	bb62      	cbnz	r2, 8006428 <_malloc_r+0xdc>
 80063ce:	f8c8 7000 	str.w	r7, [r8]
 80063d2:	e00f      	b.n	80063f4 <_malloc_r+0xa8>
 80063d4:	6822      	ldr	r2, [r4, #0]
 80063d6:	1b52      	subs	r2, r2, r5
 80063d8:	d420      	bmi.n	800641c <_malloc_r+0xd0>
 80063da:	2a0b      	cmp	r2, #11
 80063dc:	d917      	bls.n	800640e <_malloc_r+0xc2>
 80063de:	1961      	adds	r1, r4, r5
 80063e0:	42a3      	cmp	r3, r4
 80063e2:	6025      	str	r5, [r4, #0]
 80063e4:	bf18      	it	ne
 80063e6:	6059      	strne	r1, [r3, #4]
 80063e8:	6863      	ldr	r3, [r4, #4]
 80063ea:	bf08      	it	eq
 80063ec:	f8c8 1000 	streq.w	r1, [r8]
 80063f0:	5162      	str	r2, [r4, r5]
 80063f2:	604b      	str	r3, [r1, #4]
 80063f4:	4630      	mov	r0, r6
 80063f6:	f000 f82f 	bl	8006458 <__malloc_unlock>
 80063fa:	f104 000b 	add.w	r0, r4, #11
 80063fe:	1d23      	adds	r3, r4, #4
 8006400:	f020 0007 	bic.w	r0, r0, #7
 8006404:	1ac2      	subs	r2, r0, r3
 8006406:	bf1c      	itt	ne
 8006408:	1a1b      	subne	r3, r3, r0
 800640a:	50a3      	strne	r3, [r4, r2]
 800640c:	e7af      	b.n	800636e <_malloc_r+0x22>
 800640e:	6862      	ldr	r2, [r4, #4]
 8006410:	42a3      	cmp	r3, r4
 8006412:	bf0c      	ite	eq
 8006414:	f8c8 2000 	streq.w	r2, [r8]
 8006418:	605a      	strne	r2, [r3, #4]
 800641a:	e7eb      	b.n	80063f4 <_malloc_r+0xa8>
 800641c:	4623      	mov	r3, r4
 800641e:	6864      	ldr	r4, [r4, #4]
 8006420:	e7ae      	b.n	8006380 <_malloc_r+0x34>
 8006422:	463c      	mov	r4, r7
 8006424:	687f      	ldr	r7, [r7, #4]
 8006426:	e7b6      	b.n	8006396 <_malloc_r+0x4a>
 8006428:	461a      	mov	r2, r3
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	42a3      	cmp	r3, r4
 800642e:	d1fb      	bne.n	8006428 <_malloc_r+0xdc>
 8006430:	2300      	movs	r3, #0
 8006432:	6053      	str	r3, [r2, #4]
 8006434:	e7de      	b.n	80063f4 <_malloc_r+0xa8>
 8006436:	230c      	movs	r3, #12
 8006438:	6033      	str	r3, [r6, #0]
 800643a:	4630      	mov	r0, r6
 800643c:	f000 f80c 	bl	8006458 <__malloc_unlock>
 8006440:	e794      	b.n	800636c <_malloc_r+0x20>
 8006442:	6005      	str	r5, [r0, #0]
 8006444:	e7d6      	b.n	80063f4 <_malloc_r+0xa8>
 8006446:	bf00      	nop
 8006448:	20000370 	.word	0x20000370

0800644c <__malloc_lock>:
 800644c:	4801      	ldr	r0, [pc, #4]	@ (8006454 <__malloc_lock+0x8>)
 800644e:	f7ff bf0e 	b.w	800626e <__retarget_lock_acquire_recursive>
 8006452:	bf00      	nop
 8006454:	20000368 	.word	0x20000368

08006458 <__malloc_unlock>:
 8006458:	4801      	ldr	r0, [pc, #4]	@ (8006460 <__malloc_unlock+0x8>)
 800645a:	f7ff bf09 	b.w	8006270 <__retarget_lock_release_recursive>
 800645e:	bf00      	nop
 8006460:	20000368 	.word	0x20000368

08006464 <__sfputc_r>:
 8006464:	6893      	ldr	r3, [r2, #8]
 8006466:	3b01      	subs	r3, #1
 8006468:	2b00      	cmp	r3, #0
 800646a:	b410      	push	{r4}
 800646c:	6093      	str	r3, [r2, #8]
 800646e:	da08      	bge.n	8006482 <__sfputc_r+0x1e>
 8006470:	6994      	ldr	r4, [r2, #24]
 8006472:	42a3      	cmp	r3, r4
 8006474:	db01      	blt.n	800647a <__sfputc_r+0x16>
 8006476:	290a      	cmp	r1, #10
 8006478:	d103      	bne.n	8006482 <__sfputc_r+0x1e>
 800647a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800647e:	f7ff bde8 	b.w	8006052 <__swbuf_r>
 8006482:	6813      	ldr	r3, [r2, #0]
 8006484:	1c58      	adds	r0, r3, #1
 8006486:	6010      	str	r0, [r2, #0]
 8006488:	7019      	strb	r1, [r3, #0]
 800648a:	4608      	mov	r0, r1
 800648c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006490:	4770      	bx	lr

08006492 <__sfputs_r>:
 8006492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006494:	4606      	mov	r6, r0
 8006496:	460f      	mov	r7, r1
 8006498:	4614      	mov	r4, r2
 800649a:	18d5      	adds	r5, r2, r3
 800649c:	42ac      	cmp	r4, r5
 800649e:	d101      	bne.n	80064a4 <__sfputs_r+0x12>
 80064a0:	2000      	movs	r0, #0
 80064a2:	e007      	b.n	80064b4 <__sfputs_r+0x22>
 80064a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064a8:	463a      	mov	r2, r7
 80064aa:	4630      	mov	r0, r6
 80064ac:	f7ff ffda 	bl	8006464 <__sfputc_r>
 80064b0:	1c43      	adds	r3, r0, #1
 80064b2:	d1f3      	bne.n	800649c <__sfputs_r+0xa>
 80064b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080064b8 <_vfiprintf_r>:
 80064b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064bc:	460d      	mov	r5, r1
 80064be:	b09d      	sub	sp, #116	@ 0x74
 80064c0:	4614      	mov	r4, r2
 80064c2:	4698      	mov	r8, r3
 80064c4:	4606      	mov	r6, r0
 80064c6:	b118      	cbz	r0, 80064d0 <_vfiprintf_r+0x18>
 80064c8:	6a03      	ldr	r3, [r0, #32]
 80064ca:	b90b      	cbnz	r3, 80064d0 <_vfiprintf_r+0x18>
 80064cc:	f7ff fcd8 	bl	8005e80 <__sinit>
 80064d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064d2:	07d9      	lsls	r1, r3, #31
 80064d4:	d405      	bmi.n	80064e2 <_vfiprintf_r+0x2a>
 80064d6:	89ab      	ldrh	r3, [r5, #12]
 80064d8:	059a      	lsls	r2, r3, #22
 80064da:	d402      	bmi.n	80064e2 <_vfiprintf_r+0x2a>
 80064dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064de:	f7ff fec6 	bl	800626e <__retarget_lock_acquire_recursive>
 80064e2:	89ab      	ldrh	r3, [r5, #12]
 80064e4:	071b      	lsls	r3, r3, #28
 80064e6:	d501      	bpl.n	80064ec <_vfiprintf_r+0x34>
 80064e8:	692b      	ldr	r3, [r5, #16]
 80064ea:	b99b      	cbnz	r3, 8006514 <_vfiprintf_r+0x5c>
 80064ec:	4629      	mov	r1, r5
 80064ee:	4630      	mov	r0, r6
 80064f0:	f7ff fdee 	bl	80060d0 <__swsetup_r>
 80064f4:	b170      	cbz	r0, 8006514 <_vfiprintf_r+0x5c>
 80064f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064f8:	07dc      	lsls	r4, r3, #31
 80064fa:	d504      	bpl.n	8006506 <_vfiprintf_r+0x4e>
 80064fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006500:	b01d      	add	sp, #116	@ 0x74
 8006502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006506:	89ab      	ldrh	r3, [r5, #12]
 8006508:	0598      	lsls	r0, r3, #22
 800650a:	d4f7      	bmi.n	80064fc <_vfiprintf_r+0x44>
 800650c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800650e:	f7ff feaf 	bl	8006270 <__retarget_lock_release_recursive>
 8006512:	e7f3      	b.n	80064fc <_vfiprintf_r+0x44>
 8006514:	2300      	movs	r3, #0
 8006516:	9309      	str	r3, [sp, #36]	@ 0x24
 8006518:	2320      	movs	r3, #32
 800651a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800651e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006522:	2330      	movs	r3, #48	@ 0x30
 8006524:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80066d4 <_vfiprintf_r+0x21c>
 8006528:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800652c:	f04f 0901 	mov.w	r9, #1
 8006530:	4623      	mov	r3, r4
 8006532:	469a      	mov	sl, r3
 8006534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006538:	b10a      	cbz	r2, 800653e <_vfiprintf_r+0x86>
 800653a:	2a25      	cmp	r2, #37	@ 0x25
 800653c:	d1f9      	bne.n	8006532 <_vfiprintf_r+0x7a>
 800653e:	ebba 0b04 	subs.w	fp, sl, r4
 8006542:	d00b      	beq.n	800655c <_vfiprintf_r+0xa4>
 8006544:	465b      	mov	r3, fp
 8006546:	4622      	mov	r2, r4
 8006548:	4629      	mov	r1, r5
 800654a:	4630      	mov	r0, r6
 800654c:	f7ff ffa1 	bl	8006492 <__sfputs_r>
 8006550:	3001      	adds	r0, #1
 8006552:	f000 80a7 	beq.w	80066a4 <_vfiprintf_r+0x1ec>
 8006556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006558:	445a      	add	r2, fp
 800655a:	9209      	str	r2, [sp, #36]	@ 0x24
 800655c:	f89a 3000 	ldrb.w	r3, [sl]
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 809f 	beq.w	80066a4 <_vfiprintf_r+0x1ec>
 8006566:	2300      	movs	r3, #0
 8006568:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800656c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006570:	f10a 0a01 	add.w	sl, sl, #1
 8006574:	9304      	str	r3, [sp, #16]
 8006576:	9307      	str	r3, [sp, #28]
 8006578:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800657c:	931a      	str	r3, [sp, #104]	@ 0x68
 800657e:	4654      	mov	r4, sl
 8006580:	2205      	movs	r2, #5
 8006582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006586:	4853      	ldr	r0, [pc, #332]	@ (80066d4 <_vfiprintf_r+0x21c>)
 8006588:	f7f9 fe4a 	bl	8000220 <memchr>
 800658c:	9a04      	ldr	r2, [sp, #16]
 800658e:	b9d8      	cbnz	r0, 80065c8 <_vfiprintf_r+0x110>
 8006590:	06d1      	lsls	r1, r2, #27
 8006592:	bf44      	itt	mi
 8006594:	2320      	movmi	r3, #32
 8006596:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800659a:	0713      	lsls	r3, r2, #28
 800659c:	bf44      	itt	mi
 800659e:	232b      	movmi	r3, #43	@ 0x2b
 80065a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065a4:	f89a 3000 	ldrb.w	r3, [sl]
 80065a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80065aa:	d015      	beq.n	80065d8 <_vfiprintf_r+0x120>
 80065ac:	9a07      	ldr	r2, [sp, #28]
 80065ae:	4654      	mov	r4, sl
 80065b0:	2000      	movs	r0, #0
 80065b2:	f04f 0c0a 	mov.w	ip, #10
 80065b6:	4621      	mov	r1, r4
 80065b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065bc:	3b30      	subs	r3, #48	@ 0x30
 80065be:	2b09      	cmp	r3, #9
 80065c0:	d94b      	bls.n	800665a <_vfiprintf_r+0x1a2>
 80065c2:	b1b0      	cbz	r0, 80065f2 <_vfiprintf_r+0x13a>
 80065c4:	9207      	str	r2, [sp, #28]
 80065c6:	e014      	b.n	80065f2 <_vfiprintf_r+0x13a>
 80065c8:	eba0 0308 	sub.w	r3, r0, r8
 80065cc:	fa09 f303 	lsl.w	r3, r9, r3
 80065d0:	4313      	orrs	r3, r2
 80065d2:	9304      	str	r3, [sp, #16]
 80065d4:	46a2      	mov	sl, r4
 80065d6:	e7d2      	b.n	800657e <_vfiprintf_r+0xc6>
 80065d8:	9b03      	ldr	r3, [sp, #12]
 80065da:	1d19      	adds	r1, r3, #4
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	9103      	str	r1, [sp, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	bfbb      	ittet	lt
 80065e4:	425b      	neglt	r3, r3
 80065e6:	f042 0202 	orrlt.w	r2, r2, #2
 80065ea:	9307      	strge	r3, [sp, #28]
 80065ec:	9307      	strlt	r3, [sp, #28]
 80065ee:	bfb8      	it	lt
 80065f0:	9204      	strlt	r2, [sp, #16]
 80065f2:	7823      	ldrb	r3, [r4, #0]
 80065f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80065f6:	d10a      	bne.n	800660e <_vfiprintf_r+0x156>
 80065f8:	7863      	ldrb	r3, [r4, #1]
 80065fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80065fc:	d132      	bne.n	8006664 <_vfiprintf_r+0x1ac>
 80065fe:	9b03      	ldr	r3, [sp, #12]
 8006600:	1d1a      	adds	r2, r3, #4
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	9203      	str	r2, [sp, #12]
 8006606:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800660a:	3402      	adds	r4, #2
 800660c:	9305      	str	r3, [sp, #20]
 800660e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80066e4 <_vfiprintf_r+0x22c>
 8006612:	7821      	ldrb	r1, [r4, #0]
 8006614:	2203      	movs	r2, #3
 8006616:	4650      	mov	r0, sl
 8006618:	f7f9 fe02 	bl	8000220 <memchr>
 800661c:	b138      	cbz	r0, 800662e <_vfiprintf_r+0x176>
 800661e:	9b04      	ldr	r3, [sp, #16]
 8006620:	eba0 000a 	sub.w	r0, r0, sl
 8006624:	2240      	movs	r2, #64	@ 0x40
 8006626:	4082      	lsls	r2, r0
 8006628:	4313      	orrs	r3, r2
 800662a:	3401      	adds	r4, #1
 800662c:	9304      	str	r3, [sp, #16]
 800662e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006632:	4829      	ldr	r0, [pc, #164]	@ (80066d8 <_vfiprintf_r+0x220>)
 8006634:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006638:	2206      	movs	r2, #6
 800663a:	f7f9 fdf1 	bl	8000220 <memchr>
 800663e:	2800      	cmp	r0, #0
 8006640:	d03f      	beq.n	80066c2 <_vfiprintf_r+0x20a>
 8006642:	4b26      	ldr	r3, [pc, #152]	@ (80066dc <_vfiprintf_r+0x224>)
 8006644:	bb1b      	cbnz	r3, 800668e <_vfiprintf_r+0x1d6>
 8006646:	9b03      	ldr	r3, [sp, #12]
 8006648:	3307      	adds	r3, #7
 800664a:	f023 0307 	bic.w	r3, r3, #7
 800664e:	3308      	adds	r3, #8
 8006650:	9303      	str	r3, [sp, #12]
 8006652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006654:	443b      	add	r3, r7
 8006656:	9309      	str	r3, [sp, #36]	@ 0x24
 8006658:	e76a      	b.n	8006530 <_vfiprintf_r+0x78>
 800665a:	fb0c 3202 	mla	r2, ip, r2, r3
 800665e:	460c      	mov	r4, r1
 8006660:	2001      	movs	r0, #1
 8006662:	e7a8      	b.n	80065b6 <_vfiprintf_r+0xfe>
 8006664:	2300      	movs	r3, #0
 8006666:	3401      	adds	r4, #1
 8006668:	9305      	str	r3, [sp, #20]
 800666a:	4619      	mov	r1, r3
 800666c:	f04f 0c0a 	mov.w	ip, #10
 8006670:	4620      	mov	r0, r4
 8006672:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006676:	3a30      	subs	r2, #48	@ 0x30
 8006678:	2a09      	cmp	r2, #9
 800667a:	d903      	bls.n	8006684 <_vfiprintf_r+0x1cc>
 800667c:	2b00      	cmp	r3, #0
 800667e:	d0c6      	beq.n	800660e <_vfiprintf_r+0x156>
 8006680:	9105      	str	r1, [sp, #20]
 8006682:	e7c4      	b.n	800660e <_vfiprintf_r+0x156>
 8006684:	fb0c 2101 	mla	r1, ip, r1, r2
 8006688:	4604      	mov	r4, r0
 800668a:	2301      	movs	r3, #1
 800668c:	e7f0      	b.n	8006670 <_vfiprintf_r+0x1b8>
 800668e:	ab03      	add	r3, sp, #12
 8006690:	9300      	str	r3, [sp, #0]
 8006692:	462a      	mov	r2, r5
 8006694:	4b12      	ldr	r3, [pc, #72]	@ (80066e0 <_vfiprintf_r+0x228>)
 8006696:	a904      	add	r1, sp, #16
 8006698:	4630      	mov	r0, r6
 800669a:	f3af 8000 	nop.w
 800669e:	4607      	mov	r7, r0
 80066a0:	1c78      	adds	r0, r7, #1
 80066a2:	d1d6      	bne.n	8006652 <_vfiprintf_r+0x19a>
 80066a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80066a6:	07d9      	lsls	r1, r3, #31
 80066a8:	d405      	bmi.n	80066b6 <_vfiprintf_r+0x1fe>
 80066aa:	89ab      	ldrh	r3, [r5, #12]
 80066ac:	059a      	lsls	r2, r3, #22
 80066ae:	d402      	bmi.n	80066b6 <_vfiprintf_r+0x1fe>
 80066b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80066b2:	f7ff fddd 	bl	8006270 <__retarget_lock_release_recursive>
 80066b6:	89ab      	ldrh	r3, [r5, #12]
 80066b8:	065b      	lsls	r3, r3, #25
 80066ba:	f53f af1f 	bmi.w	80064fc <_vfiprintf_r+0x44>
 80066be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066c0:	e71e      	b.n	8006500 <_vfiprintf_r+0x48>
 80066c2:	ab03      	add	r3, sp, #12
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	462a      	mov	r2, r5
 80066c8:	4b05      	ldr	r3, [pc, #20]	@ (80066e0 <_vfiprintf_r+0x228>)
 80066ca:	a904      	add	r1, sp, #16
 80066cc:	4630      	mov	r0, r6
 80066ce:	f000 f879 	bl	80067c4 <_printf_i>
 80066d2:	e7e4      	b.n	800669e <_vfiprintf_r+0x1e6>
 80066d4:	08006e60 	.word	0x08006e60
 80066d8:	08006e6a 	.word	0x08006e6a
 80066dc:	00000000 	.word	0x00000000
 80066e0:	08006493 	.word	0x08006493
 80066e4:	08006e66 	.word	0x08006e66

080066e8 <_printf_common>:
 80066e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066ec:	4616      	mov	r6, r2
 80066ee:	4698      	mov	r8, r3
 80066f0:	688a      	ldr	r2, [r1, #8]
 80066f2:	690b      	ldr	r3, [r1, #16]
 80066f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066f8:	4293      	cmp	r3, r2
 80066fa:	bfb8      	it	lt
 80066fc:	4613      	movlt	r3, r2
 80066fe:	6033      	str	r3, [r6, #0]
 8006700:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006704:	4607      	mov	r7, r0
 8006706:	460c      	mov	r4, r1
 8006708:	b10a      	cbz	r2, 800670e <_printf_common+0x26>
 800670a:	3301      	adds	r3, #1
 800670c:	6033      	str	r3, [r6, #0]
 800670e:	6823      	ldr	r3, [r4, #0]
 8006710:	0699      	lsls	r1, r3, #26
 8006712:	bf42      	ittt	mi
 8006714:	6833      	ldrmi	r3, [r6, #0]
 8006716:	3302      	addmi	r3, #2
 8006718:	6033      	strmi	r3, [r6, #0]
 800671a:	6825      	ldr	r5, [r4, #0]
 800671c:	f015 0506 	ands.w	r5, r5, #6
 8006720:	d106      	bne.n	8006730 <_printf_common+0x48>
 8006722:	f104 0a19 	add.w	sl, r4, #25
 8006726:	68e3      	ldr	r3, [r4, #12]
 8006728:	6832      	ldr	r2, [r6, #0]
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	42ab      	cmp	r3, r5
 800672e:	dc26      	bgt.n	800677e <_printf_common+0x96>
 8006730:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006734:	6822      	ldr	r2, [r4, #0]
 8006736:	3b00      	subs	r3, #0
 8006738:	bf18      	it	ne
 800673a:	2301      	movne	r3, #1
 800673c:	0692      	lsls	r2, r2, #26
 800673e:	d42b      	bmi.n	8006798 <_printf_common+0xb0>
 8006740:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006744:	4641      	mov	r1, r8
 8006746:	4638      	mov	r0, r7
 8006748:	47c8      	blx	r9
 800674a:	3001      	adds	r0, #1
 800674c:	d01e      	beq.n	800678c <_printf_common+0xa4>
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	6922      	ldr	r2, [r4, #16]
 8006752:	f003 0306 	and.w	r3, r3, #6
 8006756:	2b04      	cmp	r3, #4
 8006758:	bf02      	ittt	eq
 800675a:	68e5      	ldreq	r5, [r4, #12]
 800675c:	6833      	ldreq	r3, [r6, #0]
 800675e:	1aed      	subeq	r5, r5, r3
 8006760:	68a3      	ldr	r3, [r4, #8]
 8006762:	bf0c      	ite	eq
 8006764:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006768:	2500      	movne	r5, #0
 800676a:	4293      	cmp	r3, r2
 800676c:	bfc4      	itt	gt
 800676e:	1a9b      	subgt	r3, r3, r2
 8006770:	18ed      	addgt	r5, r5, r3
 8006772:	2600      	movs	r6, #0
 8006774:	341a      	adds	r4, #26
 8006776:	42b5      	cmp	r5, r6
 8006778:	d11a      	bne.n	80067b0 <_printf_common+0xc8>
 800677a:	2000      	movs	r0, #0
 800677c:	e008      	b.n	8006790 <_printf_common+0xa8>
 800677e:	2301      	movs	r3, #1
 8006780:	4652      	mov	r2, sl
 8006782:	4641      	mov	r1, r8
 8006784:	4638      	mov	r0, r7
 8006786:	47c8      	blx	r9
 8006788:	3001      	adds	r0, #1
 800678a:	d103      	bne.n	8006794 <_printf_common+0xac>
 800678c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006794:	3501      	adds	r5, #1
 8006796:	e7c6      	b.n	8006726 <_printf_common+0x3e>
 8006798:	18e1      	adds	r1, r4, r3
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	2030      	movs	r0, #48	@ 0x30
 800679e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067a2:	4422      	add	r2, r4
 80067a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067ac:	3302      	adds	r3, #2
 80067ae:	e7c7      	b.n	8006740 <_printf_common+0x58>
 80067b0:	2301      	movs	r3, #1
 80067b2:	4622      	mov	r2, r4
 80067b4:	4641      	mov	r1, r8
 80067b6:	4638      	mov	r0, r7
 80067b8:	47c8      	blx	r9
 80067ba:	3001      	adds	r0, #1
 80067bc:	d0e6      	beq.n	800678c <_printf_common+0xa4>
 80067be:	3601      	adds	r6, #1
 80067c0:	e7d9      	b.n	8006776 <_printf_common+0x8e>
	...

080067c4 <_printf_i>:
 80067c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067c8:	7e0f      	ldrb	r7, [r1, #24]
 80067ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067cc:	2f78      	cmp	r7, #120	@ 0x78
 80067ce:	4691      	mov	r9, r2
 80067d0:	4680      	mov	r8, r0
 80067d2:	460c      	mov	r4, r1
 80067d4:	469a      	mov	sl, r3
 80067d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067da:	d807      	bhi.n	80067ec <_printf_i+0x28>
 80067dc:	2f62      	cmp	r7, #98	@ 0x62
 80067de:	d80a      	bhi.n	80067f6 <_printf_i+0x32>
 80067e0:	2f00      	cmp	r7, #0
 80067e2:	f000 80d2 	beq.w	800698a <_printf_i+0x1c6>
 80067e6:	2f58      	cmp	r7, #88	@ 0x58
 80067e8:	f000 80b9 	beq.w	800695e <_printf_i+0x19a>
 80067ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067f4:	e03a      	b.n	800686c <_printf_i+0xa8>
 80067f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067fa:	2b15      	cmp	r3, #21
 80067fc:	d8f6      	bhi.n	80067ec <_printf_i+0x28>
 80067fe:	a101      	add	r1, pc, #4	@ (adr r1, 8006804 <_printf_i+0x40>)
 8006800:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006804:	0800685d 	.word	0x0800685d
 8006808:	08006871 	.word	0x08006871
 800680c:	080067ed 	.word	0x080067ed
 8006810:	080067ed 	.word	0x080067ed
 8006814:	080067ed 	.word	0x080067ed
 8006818:	080067ed 	.word	0x080067ed
 800681c:	08006871 	.word	0x08006871
 8006820:	080067ed 	.word	0x080067ed
 8006824:	080067ed 	.word	0x080067ed
 8006828:	080067ed 	.word	0x080067ed
 800682c:	080067ed 	.word	0x080067ed
 8006830:	08006971 	.word	0x08006971
 8006834:	0800689b 	.word	0x0800689b
 8006838:	0800692b 	.word	0x0800692b
 800683c:	080067ed 	.word	0x080067ed
 8006840:	080067ed 	.word	0x080067ed
 8006844:	08006993 	.word	0x08006993
 8006848:	080067ed 	.word	0x080067ed
 800684c:	0800689b 	.word	0x0800689b
 8006850:	080067ed 	.word	0x080067ed
 8006854:	080067ed 	.word	0x080067ed
 8006858:	08006933 	.word	0x08006933
 800685c:	6833      	ldr	r3, [r6, #0]
 800685e:	1d1a      	adds	r2, r3, #4
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	6032      	str	r2, [r6, #0]
 8006864:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006868:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800686c:	2301      	movs	r3, #1
 800686e:	e09d      	b.n	80069ac <_printf_i+0x1e8>
 8006870:	6833      	ldr	r3, [r6, #0]
 8006872:	6820      	ldr	r0, [r4, #0]
 8006874:	1d19      	adds	r1, r3, #4
 8006876:	6031      	str	r1, [r6, #0]
 8006878:	0606      	lsls	r6, r0, #24
 800687a:	d501      	bpl.n	8006880 <_printf_i+0xbc>
 800687c:	681d      	ldr	r5, [r3, #0]
 800687e:	e003      	b.n	8006888 <_printf_i+0xc4>
 8006880:	0645      	lsls	r5, r0, #25
 8006882:	d5fb      	bpl.n	800687c <_printf_i+0xb8>
 8006884:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006888:	2d00      	cmp	r5, #0
 800688a:	da03      	bge.n	8006894 <_printf_i+0xd0>
 800688c:	232d      	movs	r3, #45	@ 0x2d
 800688e:	426d      	negs	r5, r5
 8006890:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006894:	4859      	ldr	r0, [pc, #356]	@ (80069fc <_printf_i+0x238>)
 8006896:	230a      	movs	r3, #10
 8006898:	e011      	b.n	80068be <_printf_i+0xfa>
 800689a:	6821      	ldr	r1, [r4, #0]
 800689c:	6833      	ldr	r3, [r6, #0]
 800689e:	0608      	lsls	r0, r1, #24
 80068a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80068a4:	d402      	bmi.n	80068ac <_printf_i+0xe8>
 80068a6:	0649      	lsls	r1, r1, #25
 80068a8:	bf48      	it	mi
 80068aa:	b2ad      	uxthmi	r5, r5
 80068ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80068ae:	4853      	ldr	r0, [pc, #332]	@ (80069fc <_printf_i+0x238>)
 80068b0:	6033      	str	r3, [r6, #0]
 80068b2:	bf14      	ite	ne
 80068b4:	230a      	movne	r3, #10
 80068b6:	2308      	moveq	r3, #8
 80068b8:	2100      	movs	r1, #0
 80068ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068be:	6866      	ldr	r6, [r4, #4]
 80068c0:	60a6      	str	r6, [r4, #8]
 80068c2:	2e00      	cmp	r6, #0
 80068c4:	bfa2      	ittt	ge
 80068c6:	6821      	ldrge	r1, [r4, #0]
 80068c8:	f021 0104 	bicge.w	r1, r1, #4
 80068cc:	6021      	strge	r1, [r4, #0]
 80068ce:	b90d      	cbnz	r5, 80068d4 <_printf_i+0x110>
 80068d0:	2e00      	cmp	r6, #0
 80068d2:	d04b      	beq.n	800696c <_printf_i+0x1a8>
 80068d4:	4616      	mov	r6, r2
 80068d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80068da:	fb03 5711 	mls	r7, r3, r1, r5
 80068de:	5dc7      	ldrb	r7, [r0, r7]
 80068e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068e4:	462f      	mov	r7, r5
 80068e6:	42bb      	cmp	r3, r7
 80068e8:	460d      	mov	r5, r1
 80068ea:	d9f4      	bls.n	80068d6 <_printf_i+0x112>
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	d10b      	bne.n	8006908 <_printf_i+0x144>
 80068f0:	6823      	ldr	r3, [r4, #0]
 80068f2:	07df      	lsls	r7, r3, #31
 80068f4:	d508      	bpl.n	8006908 <_printf_i+0x144>
 80068f6:	6923      	ldr	r3, [r4, #16]
 80068f8:	6861      	ldr	r1, [r4, #4]
 80068fa:	4299      	cmp	r1, r3
 80068fc:	bfde      	ittt	le
 80068fe:	2330      	movle	r3, #48	@ 0x30
 8006900:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006904:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006908:	1b92      	subs	r2, r2, r6
 800690a:	6122      	str	r2, [r4, #16]
 800690c:	f8cd a000 	str.w	sl, [sp]
 8006910:	464b      	mov	r3, r9
 8006912:	aa03      	add	r2, sp, #12
 8006914:	4621      	mov	r1, r4
 8006916:	4640      	mov	r0, r8
 8006918:	f7ff fee6 	bl	80066e8 <_printf_common>
 800691c:	3001      	adds	r0, #1
 800691e:	d14a      	bne.n	80069b6 <_printf_i+0x1f2>
 8006920:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006924:	b004      	add	sp, #16
 8006926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	f043 0320 	orr.w	r3, r3, #32
 8006930:	6023      	str	r3, [r4, #0]
 8006932:	4833      	ldr	r0, [pc, #204]	@ (8006a00 <_printf_i+0x23c>)
 8006934:	2778      	movs	r7, #120	@ 0x78
 8006936:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800693a:	6823      	ldr	r3, [r4, #0]
 800693c:	6831      	ldr	r1, [r6, #0]
 800693e:	061f      	lsls	r7, r3, #24
 8006940:	f851 5b04 	ldr.w	r5, [r1], #4
 8006944:	d402      	bmi.n	800694c <_printf_i+0x188>
 8006946:	065f      	lsls	r7, r3, #25
 8006948:	bf48      	it	mi
 800694a:	b2ad      	uxthmi	r5, r5
 800694c:	6031      	str	r1, [r6, #0]
 800694e:	07d9      	lsls	r1, r3, #31
 8006950:	bf44      	itt	mi
 8006952:	f043 0320 	orrmi.w	r3, r3, #32
 8006956:	6023      	strmi	r3, [r4, #0]
 8006958:	b11d      	cbz	r5, 8006962 <_printf_i+0x19e>
 800695a:	2310      	movs	r3, #16
 800695c:	e7ac      	b.n	80068b8 <_printf_i+0xf4>
 800695e:	4827      	ldr	r0, [pc, #156]	@ (80069fc <_printf_i+0x238>)
 8006960:	e7e9      	b.n	8006936 <_printf_i+0x172>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	f023 0320 	bic.w	r3, r3, #32
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	e7f6      	b.n	800695a <_printf_i+0x196>
 800696c:	4616      	mov	r6, r2
 800696e:	e7bd      	b.n	80068ec <_printf_i+0x128>
 8006970:	6833      	ldr	r3, [r6, #0]
 8006972:	6825      	ldr	r5, [r4, #0]
 8006974:	6961      	ldr	r1, [r4, #20]
 8006976:	1d18      	adds	r0, r3, #4
 8006978:	6030      	str	r0, [r6, #0]
 800697a:	062e      	lsls	r6, r5, #24
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	d501      	bpl.n	8006984 <_printf_i+0x1c0>
 8006980:	6019      	str	r1, [r3, #0]
 8006982:	e002      	b.n	800698a <_printf_i+0x1c6>
 8006984:	0668      	lsls	r0, r5, #25
 8006986:	d5fb      	bpl.n	8006980 <_printf_i+0x1bc>
 8006988:	8019      	strh	r1, [r3, #0]
 800698a:	2300      	movs	r3, #0
 800698c:	6123      	str	r3, [r4, #16]
 800698e:	4616      	mov	r6, r2
 8006990:	e7bc      	b.n	800690c <_printf_i+0x148>
 8006992:	6833      	ldr	r3, [r6, #0]
 8006994:	1d1a      	adds	r2, r3, #4
 8006996:	6032      	str	r2, [r6, #0]
 8006998:	681e      	ldr	r6, [r3, #0]
 800699a:	6862      	ldr	r2, [r4, #4]
 800699c:	2100      	movs	r1, #0
 800699e:	4630      	mov	r0, r6
 80069a0:	f7f9 fc3e 	bl	8000220 <memchr>
 80069a4:	b108      	cbz	r0, 80069aa <_printf_i+0x1e6>
 80069a6:	1b80      	subs	r0, r0, r6
 80069a8:	6060      	str	r0, [r4, #4]
 80069aa:	6863      	ldr	r3, [r4, #4]
 80069ac:	6123      	str	r3, [r4, #16]
 80069ae:	2300      	movs	r3, #0
 80069b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069b4:	e7aa      	b.n	800690c <_printf_i+0x148>
 80069b6:	6923      	ldr	r3, [r4, #16]
 80069b8:	4632      	mov	r2, r6
 80069ba:	4649      	mov	r1, r9
 80069bc:	4640      	mov	r0, r8
 80069be:	47d0      	blx	sl
 80069c0:	3001      	adds	r0, #1
 80069c2:	d0ad      	beq.n	8006920 <_printf_i+0x15c>
 80069c4:	6823      	ldr	r3, [r4, #0]
 80069c6:	079b      	lsls	r3, r3, #30
 80069c8:	d413      	bmi.n	80069f2 <_printf_i+0x22e>
 80069ca:	68e0      	ldr	r0, [r4, #12]
 80069cc:	9b03      	ldr	r3, [sp, #12]
 80069ce:	4298      	cmp	r0, r3
 80069d0:	bfb8      	it	lt
 80069d2:	4618      	movlt	r0, r3
 80069d4:	e7a6      	b.n	8006924 <_printf_i+0x160>
 80069d6:	2301      	movs	r3, #1
 80069d8:	4632      	mov	r2, r6
 80069da:	4649      	mov	r1, r9
 80069dc:	4640      	mov	r0, r8
 80069de:	47d0      	blx	sl
 80069e0:	3001      	adds	r0, #1
 80069e2:	d09d      	beq.n	8006920 <_printf_i+0x15c>
 80069e4:	3501      	adds	r5, #1
 80069e6:	68e3      	ldr	r3, [r4, #12]
 80069e8:	9903      	ldr	r1, [sp, #12]
 80069ea:	1a5b      	subs	r3, r3, r1
 80069ec:	42ab      	cmp	r3, r5
 80069ee:	dcf2      	bgt.n	80069d6 <_printf_i+0x212>
 80069f0:	e7eb      	b.n	80069ca <_printf_i+0x206>
 80069f2:	2500      	movs	r5, #0
 80069f4:	f104 0619 	add.w	r6, r4, #25
 80069f8:	e7f5      	b.n	80069e6 <_printf_i+0x222>
 80069fa:	bf00      	nop
 80069fc:	08006e71 	.word	0x08006e71
 8006a00:	08006e82 	.word	0x08006e82

08006a04 <__sflush_r>:
 8006a04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a0c:	0716      	lsls	r6, r2, #28
 8006a0e:	4605      	mov	r5, r0
 8006a10:	460c      	mov	r4, r1
 8006a12:	d454      	bmi.n	8006abe <__sflush_r+0xba>
 8006a14:	684b      	ldr	r3, [r1, #4]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	dc02      	bgt.n	8006a20 <__sflush_r+0x1c>
 8006a1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	dd48      	ble.n	8006ab2 <__sflush_r+0xae>
 8006a20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a22:	2e00      	cmp	r6, #0
 8006a24:	d045      	beq.n	8006ab2 <__sflush_r+0xae>
 8006a26:	2300      	movs	r3, #0
 8006a28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a2c:	682f      	ldr	r7, [r5, #0]
 8006a2e:	6a21      	ldr	r1, [r4, #32]
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	d030      	beq.n	8006a96 <__sflush_r+0x92>
 8006a34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a36:	89a3      	ldrh	r3, [r4, #12]
 8006a38:	0759      	lsls	r1, r3, #29
 8006a3a:	d505      	bpl.n	8006a48 <__sflush_r+0x44>
 8006a3c:	6863      	ldr	r3, [r4, #4]
 8006a3e:	1ad2      	subs	r2, r2, r3
 8006a40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a42:	b10b      	cbz	r3, 8006a48 <__sflush_r+0x44>
 8006a44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a46:	1ad2      	subs	r2, r2, r3
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a4c:	6a21      	ldr	r1, [r4, #32]
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b0      	blx	r6
 8006a52:	1c43      	adds	r3, r0, #1
 8006a54:	89a3      	ldrh	r3, [r4, #12]
 8006a56:	d106      	bne.n	8006a66 <__sflush_r+0x62>
 8006a58:	6829      	ldr	r1, [r5, #0]
 8006a5a:	291d      	cmp	r1, #29
 8006a5c:	d82b      	bhi.n	8006ab6 <__sflush_r+0xb2>
 8006a5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006b08 <__sflush_r+0x104>)
 8006a60:	410a      	asrs	r2, r1
 8006a62:	07d6      	lsls	r6, r2, #31
 8006a64:	d427      	bmi.n	8006ab6 <__sflush_r+0xb2>
 8006a66:	2200      	movs	r2, #0
 8006a68:	6062      	str	r2, [r4, #4]
 8006a6a:	04d9      	lsls	r1, r3, #19
 8006a6c:	6922      	ldr	r2, [r4, #16]
 8006a6e:	6022      	str	r2, [r4, #0]
 8006a70:	d504      	bpl.n	8006a7c <__sflush_r+0x78>
 8006a72:	1c42      	adds	r2, r0, #1
 8006a74:	d101      	bne.n	8006a7a <__sflush_r+0x76>
 8006a76:	682b      	ldr	r3, [r5, #0]
 8006a78:	b903      	cbnz	r3, 8006a7c <__sflush_r+0x78>
 8006a7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a7e:	602f      	str	r7, [r5, #0]
 8006a80:	b1b9      	cbz	r1, 8006ab2 <__sflush_r+0xae>
 8006a82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a86:	4299      	cmp	r1, r3
 8006a88:	d002      	beq.n	8006a90 <__sflush_r+0x8c>
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	f7ff fbf2 	bl	8006274 <_free_r>
 8006a90:	2300      	movs	r3, #0
 8006a92:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a94:	e00d      	b.n	8006ab2 <__sflush_r+0xae>
 8006a96:	2301      	movs	r3, #1
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b0      	blx	r6
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	1c50      	adds	r0, r2, #1
 8006aa0:	d1c9      	bne.n	8006a36 <__sflush_r+0x32>
 8006aa2:	682b      	ldr	r3, [r5, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d0c6      	beq.n	8006a36 <__sflush_r+0x32>
 8006aa8:	2b1d      	cmp	r3, #29
 8006aaa:	d001      	beq.n	8006ab0 <__sflush_r+0xac>
 8006aac:	2b16      	cmp	r3, #22
 8006aae:	d11e      	bne.n	8006aee <__sflush_r+0xea>
 8006ab0:	602f      	str	r7, [r5, #0]
 8006ab2:	2000      	movs	r0, #0
 8006ab4:	e022      	b.n	8006afc <__sflush_r+0xf8>
 8006ab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aba:	b21b      	sxth	r3, r3
 8006abc:	e01b      	b.n	8006af6 <__sflush_r+0xf2>
 8006abe:	690f      	ldr	r7, [r1, #16]
 8006ac0:	2f00      	cmp	r7, #0
 8006ac2:	d0f6      	beq.n	8006ab2 <__sflush_r+0xae>
 8006ac4:	0793      	lsls	r3, r2, #30
 8006ac6:	680e      	ldr	r6, [r1, #0]
 8006ac8:	bf08      	it	eq
 8006aca:	694b      	ldreq	r3, [r1, #20]
 8006acc:	600f      	str	r7, [r1, #0]
 8006ace:	bf18      	it	ne
 8006ad0:	2300      	movne	r3, #0
 8006ad2:	eba6 0807 	sub.w	r8, r6, r7
 8006ad6:	608b      	str	r3, [r1, #8]
 8006ad8:	f1b8 0f00 	cmp.w	r8, #0
 8006adc:	dde9      	ble.n	8006ab2 <__sflush_r+0xae>
 8006ade:	6a21      	ldr	r1, [r4, #32]
 8006ae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ae2:	4643      	mov	r3, r8
 8006ae4:	463a      	mov	r2, r7
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	47b0      	blx	r6
 8006aea:	2800      	cmp	r0, #0
 8006aec:	dc08      	bgt.n	8006b00 <__sflush_r+0xfc>
 8006aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af6:	81a3      	strh	r3, [r4, #12]
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b00:	4407      	add	r7, r0
 8006b02:	eba8 0800 	sub.w	r8, r8, r0
 8006b06:	e7e7      	b.n	8006ad8 <__sflush_r+0xd4>
 8006b08:	dfbffffe 	.word	0xdfbffffe

08006b0c <_fflush_r>:
 8006b0c:	b538      	push	{r3, r4, r5, lr}
 8006b0e:	690b      	ldr	r3, [r1, #16]
 8006b10:	4605      	mov	r5, r0
 8006b12:	460c      	mov	r4, r1
 8006b14:	b913      	cbnz	r3, 8006b1c <_fflush_r+0x10>
 8006b16:	2500      	movs	r5, #0
 8006b18:	4628      	mov	r0, r5
 8006b1a:	bd38      	pop	{r3, r4, r5, pc}
 8006b1c:	b118      	cbz	r0, 8006b26 <_fflush_r+0x1a>
 8006b1e:	6a03      	ldr	r3, [r0, #32]
 8006b20:	b90b      	cbnz	r3, 8006b26 <_fflush_r+0x1a>
 8006b22:	f7ff f9ad 	bl	8005e80 <__sinit>
 8006b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0f3      	beq.n	8006b16 <_fflush_r+0xa>
 8006b2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b30:	07d0      	lsls	r0, r2, #31
 8006b32:	d404      	bmi.n	8006b3e <_fflush_r+0x32>
 8006b34:	0599      	lsls	r1, r3, #22
 8006b36:	d402      	bmi.n	8006b3e <_fflush_r+0x32>
 8006b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b3a:	f7ff fb98 	bl	800626e <__retarget_lock_acquire_recursive>
 8006b3e:	4628      	mov	r0, r5
 8006b40:	4621      	mov	r1, r4
 8006b42:	f7ff ff5f 	bl	8006a04 <__sflush_r>
 8006b46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b48:	07da      	lsls	r2, r3, #31
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	d4e4      	bmi.n	8006b18 <_fflush_r+0xc>
 8006b4e:	89a3      	ldrh	r3, [r4, #12]
 8006b50:	059b      	lsls	r3, r3, #22
 8006b52:	d4e1      	bmi.n	8006b18 <_fflush_r+0xc>
 8006b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b56:	f7ff fb8b 	bl	8006270 <__retarget_lock_release_recursive>
 8006b5a:	e7dd      	b.n	8006b18 <_fflush_r+0xc>

08006b5c <__swhatbuf_r>:
 8006b5c:	b570      	push	{r4, r5, r6, lr}
 8006b5e:	460c      	mov	r4, r1
 8006b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b64:	2900      	cmp	r1, #0
 8006b66:	b096      	sub	sp, #88	@ 0x58
 8006b68:	4615      	mov	r5, r2
 8006b6a:	461e      	mov	r6, r3
 8006b6c:	da0d      	bge.n	8006b8a <__swhatbuf_r+0x2e>
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006b74:	f04f 0100 	mov.w	r1, #0
 8006b78:	bf14      	ite	ne
 8006b7a:	2340      	movne	r3, #64	@ 0x40
 8006b7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006b80:	2000      	movs	r0, #0
 8006b82:	6031      	str	r1, [r6, #0]
 8006b84:	602b      	str	r3, [r5, #0]
 8006b86:	b016      	add	sp, #88	@ 0x58
 8006b88:	bd70      	pop	{r4, r5, r6, pc}
 8006b8a:	466a      	mov	r2, sp
 8006b8c:	f000 f848 	bl	8006c20 <_fstat_r>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	dbec      	blt.n	8006b6e <__swhatbuf_r+0x12>
 8006b94:	9901      	ldr	r1, [sp, #4]
 8006b96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006b9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006b9e:	4259      	negs	r1, r3
 8006ba0:	4159      	adcs	r1, r3
 8006ba2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ba6:	e7eb      	b.n	8006b80 <__swhatbuf_r+0x24>

08006ba8 <__smakebuf_r>:
 8006ba8:	898b      	ldrh	r3, [r1, #12]
 8006baa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bac:	079d      	lsls	r5, r3, #30
 8006bae:	4606      	mov	r6, r0
 8006bb0:	460c      	mov	r4, r1
 8006bb2:	d507      	bpl.n	8006bc4 <__smakebuf_r+0x1c>
 8006bb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006bb8:	6023      	str	r3, [r4, #0]
 8006bba:	6123      	str	r3, [r4, #16]
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	6163      	str	r3, [r4, #20]
 8006bc0:	b003      	add	sp, #12
 8006bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bc4:	ab01      	add	r3, sp, #4
 8006bc6:	466a      	mov	r2, sp
 8006bc8:	f7ff ffc8 	bl	8006b5c <__swhatbuf_r>
 8006bcc:	9f00      	ldr	r7, [sp, #0]
 8006bce:	4605      	mov	r5, r0
 8006bd0:	4639      	mov	r1, r7
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	f7ff fbba 	bl	800634c <_malloc_r>
 8006bd8:	b948      	cbnz	r0, 8006bee <__smakebuf_r+0x46>
 8006bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bde:	059a      	lsls	r2, r3, #22
 8006be0:	d4ee      	bmi.n	8006bc0 <__smakebuf_r+0x18>
 8006be2:	f023 0303 	bic.w	r3, r3, #3
 8006be6:	f043 0302 	orr.w	r3, r3, #2
 8006bea:	81a3      	strh	r3, [r4, #12]
 8006bec:	e7e2      	b.n	8006bb4 <__smakebuf_r+0xc>
 8006bee:	89a3      	ldrh	r3, [r4, #12]
 8006bf0:	6020      	str	r0, [r4, #0]
 8006bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf6:	81a3      	strh	r3, [r4, #12]
 8006bf8:	9b01      	ldr	r3, [sp, #4]
 8006bfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006bfe:	b15b      	cbz	r3, 8006c18 <__smakebuf_r+0x70>
 8006c00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c04:	4630      	mov	r0, r6
 8006c06:	f000 f81d 	bl	8006c44 <_isatty_r>
 8006c0a:	b128      	cbz	r0, 8006c18 <__smakebuf_r+0x70>
 8006c0c:	89a3      	ldrh	r3, [r4, #12]
 8006c0e:	f023 0303 	bic.w	r3, r3, #3
 8006c12:	f043 0301 	orr.w	r3, r3, #1
 8006c16:	81a3      	strh	r3, [r4, #12]
 8006c18:	89a3      	ldrh	r3, [r4, #12]
 8006c1a:	431d      	orrs	r5, r3
 8006c1c:	81a5      	strh	r5, [r4, #12]
 8006c1e:	e7cf      	b.n	8006bc0 <__smakebuf_r+0x18>

08006c20 <_fstat_r>:
 8006c20:	b538      	push	{r3, r4, r5, lr}
 8006c22:	4d07      	ldr	r5, [pc, #28]	@ (8006c40 <_fstat_r+0x20>)
 8006c24:	2300      	movs	r3, #0
 8006c26:	4604      	mov	r4, r0
 8006c28:	4608      	mov	r0, r1
 8006c2a:	4611      	mov	r1, r2
 8006c2c:	602b      	str	r3, [r5, #0]
 8006c2e:	f7fa fdef 	bl	8001810 <_fstat>
 8006c32:	1c43      	adds	r3, r0, #1
 8006c34:	d102      	bne.n	8006c3c <_fstat_r+0x1c>
 8006c36:	682b      	ldr	r3, [r5, #0]
 8006c38:	b103      	cbz	r3, 8006c3c <_fstat_r+0x1c>
 8006c3a:	6023      	str	r3, [r4, #0]
 8006c3c:	bd38      	pop	{r3, r4, r5, pc}
 8006c3e:	bf00      	nop
 8006c40:	20000364 	.word	0x20000364

08006c44 <_isatty_r>:
 8006c44:	b538      	push	{r3, r4, r5, lr}
 8006c46:	4d06      	ldr	r5, [pc, #24]	@ (8006c60 <_isatty_r+0x1c>)
 8006c48:	2300      	movs	r3, #0
 8006c4a:	4604      	mov	r4, r0
 8006c4c:	4608      	mov	r0, r1
 8006c4e:	602b      	str	r3, [r5, #0]
 8006c50:	f7fa fdee 	bl	8001830 <_isatty>
 8006c54:	1c43      	adds	r3, r0, #1
 8006c56:	d102      	bne.n	8006c5e <_isatty_r+0x1a>
 8006c58:	682b      	ldr	r3, [r5, #0]
 8006c5a:	b103      	cbz	r3, 8006c5e <_isatty_r+0x1a>
 8006c5c:	6023      	str	r3, [r4, #0]
 8006c5e:	bd38      	pop	{r3, r4, r5, pc}
 8006c60:	20000364 	.word	0x20000364

08006c64 <_sbrk_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	4d06      	ldr	r5, [pc, #24]	@ (8006c80 <_sbrk_r+0x1c>)
 8006c68:	2300      	movs	r3, #0
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	4608      	mov	r0, r1
 8006c6e:	602b      	str	r3, [r5, #0]
 8006c70:	f7fa fdf6 	bl	8001860 <_sbrk>
 8006c74:	1c43      	adds	r3, r0, #1
 8006c76:	d102      	bne.n	8006c7e <_sbrk_r+0x1a>
 8006c78:	682b      	ldr	r3, [r5, #0]
 8006c7a:	b103      	cbz	r3, 8006c7e <_sbrk_r+0x1a>
 8006c7c:	6023      	str	r3, [r4, #0]
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
 8006c80:	20000364 	.word	0x20000364

08006c84 <_init>:
 8006c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c86:	bf00      	nop
 8006c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c8a:	bc08      	pop	{r3}
 8006c8c:	469e      	mov	lr, r3
 8006c8e:	4770      	bx	lr

08006c90 <_fini>:
 8006c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c92:	bf00      	nop
 8006c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c96:	bc08      	pop	{r3}
 8006c98:	469e      	mov	lr, r3
 8006c9a:	4770      	bx	lr
