#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 13:09:19 2018
# Process ID: 3013
# Current directory: /home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log lenetSynthMatlab.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenetSynthMatlab.tcl
# Log file: /home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.runs/synth_1/lenetSynthMatlab.vds
# Journal file: /home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lenetSynthMatlab.tcl -notrace
Command: synth_design -top lenetSynthMatlab -part xc7a100tcsg324-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.570 ; gain = 89.883 ; free physical = 3317 ; free virtual = 6084
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:12]
	Parameter ap_ST_fsm_state1 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 176'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 176'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 176'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 176'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 176'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 176'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 176'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 176'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 176'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 176'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 176'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 176'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 176'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 176'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 176'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 176'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 176'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 176'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 176'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 176'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 176'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 176'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 176'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 176'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 176'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 176'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 176'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 176'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 176'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 176'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 176'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 176'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 176'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 176'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 176'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 176'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 176'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 176'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 176'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 176'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 176'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 176'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 176'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 176'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 176'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 176'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 176'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 176'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 176'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 176'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 176'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 176'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 176'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 176'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 176'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 176'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 176'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 176'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 176'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 176'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 176'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 176'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:226]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_cud.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_cud_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_cud.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1176 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_cud.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_cud_ram' (1#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_cud' (2#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_cud.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_dEe.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_dEe_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_dEe.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_dEe.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_dEe_ram' (3#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_dEe' (4#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_dEe.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_eOg.v:58]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_eOg_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_eOg.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_eOg.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_eOg_ram' (5#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_eOg' (6#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_eOg.v:58]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_fYi.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_fYi_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_fYi.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_fYi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_fYi_ram' (7#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_fYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_fYi' (8#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_fYi.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_g8j.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_g8j_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_g8j.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_g8j.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_g8j_ram' (9#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_g8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_g8j' (10#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_g8j.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_hbi.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_hbi_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_hbi.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_hbi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_hbi_ram' (11#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_hbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_hbi' (12#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_hbi.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ibs.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_ibs_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ibs.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ibs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_ibs_ram' (13#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_ibs' (14#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ibs.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_jbC.v:58]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_jbC.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_jbC.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_jbC_ram' (15#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_jbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_jbC' (16#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_jbC.v:58]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_kbM.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_kbM.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_kbM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_kbM_ram' (17#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_kbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_kbM' (18#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_kbM.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_lbW.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_lbW.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_lbW.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_lbW_ram' (19#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_lbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_lbW' (20#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_lbW.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_mb6.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_mb6.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_mb6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_mb6_ram' (21#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_mb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_mb6' (22#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_mb6.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ncg.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ncg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ncg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_ncg_ram' (23#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_ncg' (24#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ncg.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ocq.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ocq.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ocq.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_ocq_ram' (25#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_ocq' (26#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_ocq.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_pcA.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_pcA.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_pcA.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_pcA_ram' (27#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_pcA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_pcA' (28#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_pcA.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_qcK.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_qcK.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_qcK.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_qcK_ram' (29#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_qcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_qcK' (30#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_qcK.v:46]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_sc4.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_sc4.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_sc4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_sc4_ram' (31#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_sc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_sc4' (32#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_sc4.v:46]
INFO: [Synth 8-6157] synthesizing module 'c_sum' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:67]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' (50#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32/synth/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_bkb' (51#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'c_sum' (52#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:10]
INFO: [Synth 8-6157] synthesizing module 'f_sum' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/f_sum.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/f_sum.v:68]
INFO: [Synth 8-6155] done synthesizing module 'f_sum' (53#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/f_sum.v:10]
INFO: [Synth 8-6157] synthesizing module 'd_sum' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/d_sum.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/d_sum.v:65]
INFO: [Synth 8-6155] done synthesizing module 'd_sum' (54#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/d_sum.v:10]
INFO: [Synth 8-6157] synthesizing module 'g_sum' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/g_sum.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/g_sum.v:65]
INFO: [Synth 8-6155] done synthesizing module 'g_sum' (55#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/g_sum.v:10]
INFO: [Synth 8-6157] synthesizing module 'sum' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/sum.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/sum.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sum' (56#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/sum.v:10]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_tde.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' (64#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32/synth/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_tde' (65#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_tde.v:11]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_udo.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_uitofp_4_no_dsp_32' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_4_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_4_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_4_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_uitofp_4_no_dsp_32' (74#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_uitofp_4_no_dsp_32/synth/lenetSynthMatlab_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_udo' (75#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_udo.v:11]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_vdy.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64/synth/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64/synth/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' (79#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64/synth/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_vdy' (80#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_vdy.v:11]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_wdI' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_wdI.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32/synth/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32/synth/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' (81#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32/synth/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_wdI' (82#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_wdI.v:11]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_xdS' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_xdS.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64/synth/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64/synth/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' (92#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64/synth/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_xdS' (93#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_xdS.v:11]
INFO: [Synth 8-6157] synthesizing module 'lenetSynthMatlab_yd2' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_yd2.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/synth/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/synth/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' (95#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.srcs/sources_1/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64/synth/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab_yd2' (96#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab_yd2.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4645]
INFO: [Synth 8-6155] done synthesizing module 'lenetSynthMatlab' (97#1) [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:12]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized7 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized6 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[63]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[62]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[61]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[60]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[59]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[58]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[57]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[56]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[55]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[54]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[53]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[52]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[51]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[50]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[49]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[48]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[47]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[46]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[45]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[44]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[43]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[42]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[41]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[40]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[39]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[38]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[37]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[36]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[35]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[34]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[33]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[32]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1504.375 ; gain = 245.688 ; free physical = 3255 ; free virtual = 6026
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1504.375 ; gain = 245.688 ; free physical = 3269 ; free virtual = 6040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1504.375 ; gain = 245.688 ; free physical = 3269 ; free virtual = 6040
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.xdc]
Parsing XDC File [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDE => FDRE: 39 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1839.172 ; gain = 1.000 ; free physical = 2877 ; free virtual = 5682
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1840.172 ; gain = 581.484 ; free physical = 3047 ; free virtual = 5853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1840.172 ; gain = 581.484 ; free physical = 3047 ; free virtual = 5853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_c_sum_fu_1189/lenetSynthMatlab_bkb_U5/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_d_sum_fu_1201/lenetSynthMatlab_bkb_U8/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_f_sum_fu_1195/lenetSynthMatlab_bkb_U11/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_g_sum_fu_1207/lenetSynthMatlab_bkb_U14/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_sum_fu_1213/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lenetSynthMatlab_bkb_U17/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 1840.172 ; gain = 581.484 ; free physical = 3041 ; free virtual = 5847
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_cast_reg_402_reg[0:0]' into 'tmp_reg_371_reg[0:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:509]
INFO: [Synth 8-4471] merging register 'tmp_151_reg_415_reg[0:0]' into 'tmp_reg_371_reg[0:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:525]
INFO: [Synth 8-4471] merging register 'tmp1_reg_420_reg[0:0]' into 'tmp_reg_371_reg[0:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:521]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_150_reg_384_reg' and it is trimmed from '32' to '5' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_420_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:243]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_reg_415_reg' and it is trimmed from '6' to '4' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:244]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_210_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_138_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_258_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_317_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_139_reg_343_reg[3:0]' into 'tmp_reg_298_reg[3:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/f_sum.v:509]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_138_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_200_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_228_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_232_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/d_sum.v:193]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_121_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_169_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_198_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/g_sum.v:189]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_125_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_127_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_106_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_165_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_shl6_reg_3638_reg[1:0]' into 'k4_cast_reg_3620_reg[4:3]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4673]
INFO: [Synth 8-4471] merging register 'phi_mul2_cast_reg_3704_reg[13:13]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4969]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_3730_reg[0:0]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4679]
INFO: [Synth 8-4471] merging register 'phi_mul4_cast_reg_3808_reg[13:13]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4893]
INFO: [Synth 8-4471] merging register 'tmp_44_reg_3877_reg[0:0]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4919]
INFO: [Synth 8-4471] merging register 'f_2_cast_reg_3940_reg[7:5]' into 'tmp_20_reg_3826_reg[2:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4651]
INFO: [Synth 8-4471] merging register 'tmp9_reg_3961_reg[4:0]' into 'c_cast1_reg_3607_reg[9:5]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4957]
INFO: [Synth 8-4471] merging register 'tmp_70_reg_3982_reg[1:0]' into 'k4_cast_reg_3620_reg[4:3]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4699]
INFO: [Synth 8-4471] merging register 'tmp_74_reg_3987_reg[0:0]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4707]
INFO: [Synth 8-4471] merging register 'tmp_86_reg_4000_reg[0:0]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4687]
INFO: [Synth 8-4471] merging register 'tmp_87_reg_4005_reg[0:0]' into 'phi_mul_cast_reg_3589_reg[13:13]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4691]
INFO: [Synth 8-4471] merging register 'tmp6_reg_4069_reg[4:0]' into 'c_cast1_reg_3607_reg[9:5]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4901]
INFO: [Synth 8-4471] merging register 'f_3_cast_reg_4139_reg[7:5]' into 'tmp_20_reg_3826_reg[2:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4729]
INFO: [Synth 8-4471] merging register 'tmp19_reg_4312_reg[3:0]' into 'tmp_29_reg_4082_reg[3:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4711]
INFO: [Synth 8-4471] merging register 'tmp_84_reg_4325_reg[3:0]' into 'tmp_29_reg_4082_reg[3:0]' [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4671]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_reg_3935_reg' and it is trimmed from '32' to '11' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2488]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_reg_4291_reg' and it is trimmed from '32' to '9' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2444]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_3694_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2451]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_4023_reg' and it is trimmed from '9' to '8' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2424]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_3982_reg' and it is trimmed from '10' to '9' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2519]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_3987_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2520]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_maxval_6_reg_3915_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2022]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_3743_reg' and it is trimmed from '32' to '13' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2557]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_3538_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond33_fu_1326_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond32_fu_1348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond31_fu_1364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond30_fu_1380_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond29_fu_1410_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1459_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond28_fu_1538_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond27_fu_1550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond26_fu_1596_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_1690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond25_fu_1704_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond24_fu_1736_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond23_fu_1776_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond22_fu_1804_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond21_fu_2275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond20_fu_2287_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond19_fu_2325_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond18_fu_2341_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond17_fu_2403_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond16_fu_2489_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_2546_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_2589_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_2627_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond13_fu_2651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_2741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_2761_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_2779_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_2845_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_2857_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_3313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_3325_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3363_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_3387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_3418_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_3440_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3521_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs1_fu_2203_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_2221_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs7_fu_3261_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_3279_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_2083_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs3_fu_2065_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs9_fu_3106_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_3124_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_1654_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs5_fu_2705_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_3480_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_3925_reg was removed.  [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2278]
INFO: [Synth 8-5544] ROM "exitcond1_fu_3538_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond33_fu_1326_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond32_fu_1348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond31_fu_1364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond30_fu_1380_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond29_fu_1410_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1459_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond28_fu_1538_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond27_fu_1550_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond26_fu_1596_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_1690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond25_fu_1704_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond24_fu_1736_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond23_fu_1776_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond22_fu_1804_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond21_fu_2275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond20_fu_2287_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond19_fu_2325_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond18_fu_2341_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond17_fu_2403_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond16_fu_2489_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_2546_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_2589_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_2627_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond13_fu_2651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_2741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_2761_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_2779_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_2845_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_2857_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_3313_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_3325_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3363_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_3387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_3418_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_3440_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3521_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs1_fu_2203_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_2221_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs7_fu_3261_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_3279_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_2083_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs3_fu_2065_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs9_fu_3106_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_3124_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_1654_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs5_fu_2705_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_3480_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1840.172 ; gain = 581.484 ; free physical = 3029 ; free virtual = 5837
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_ap_fadd_3_full_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_ap_fadd_3_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_ap_fadd_3_full_dsp_32:/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized50) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized50) to 'lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized0) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized50) to 'lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_yd2_U23/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_cast_reg_402_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:262]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "notrhs1_fu_2203_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_2221_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs7_fu_3261_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_3279_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_3480_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_1654_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs3_fu_2065_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_2083_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs5_fu_2705_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs9_fu_3106_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_3124_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_3925_reg was removed.  [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2278]
INFO: [Synth 8-3886] merging instance 'next_mul_reg_3594_reg[0]' (FDE) to 'phi_mul_cast_reg_3589_reg[0]'
INFO: [Synth 8-3886] merging instance 'next_mul_reg_3594_reg[1]' (FDE) to 'phi_mul_cast_reg_3589_reg[1]'
INFO: [Synth 8-3886] merging instance 'next_mul5_reg_3813_reg[0]' (FDE) to 'phi_mul4_cast_reg_3808_reg[0]'
INFO: [Synth 8-3886] merging instance 'next_mul5_reg_3813_reg[1]' (FDE) to 'phi_mul4_cast_reg_3808_reg[1]'
INFO: [Synth 8-3886] merging instance 'next_mul5_reg_3813_reg[2]' (FDE) to 'phi_mul4_cast_reg_3808_reg[2]'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_3709_reg[0]' (FDE) to 'phi_mul2_cast_reg_3704_reg[0]'
INFO: [Synth 8-3886] merging instance 'next_mul3_reg_3709_reg[1]' (FDE) to 'phi_mul2_cast_reg_3704_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_cast_reg_3576_reg[12] )
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[0]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[1]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[2]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[3]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[4]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[5]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[6]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[7]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[8]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[9]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[10]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[11]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[12]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[13]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[14]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[15]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[16]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[17]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[18]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[19]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[20]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[21]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[22]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[23]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[24]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[25]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[26]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[27]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[28]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[29]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[30]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[31]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[32]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[33]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[34]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[35]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[36]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[37]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[38]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[39]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[40]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[41]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[42]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[43]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[44]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[45]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[46]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[47]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[48]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[49]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[50]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[51]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[52]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[53]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[54]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[55]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[56]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[57]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[58]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[59]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[60]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_xdS_U22/\din1_buf1_reg[61] )
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[62]' (FDE) to 'lenetSynthMatlab_xdS_U22/din1_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lenetSynthMatlab_xdS_U22/\din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\P[3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_1_cast_reg_3785_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_1_cast_reg_3785_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_1_cast_reg_3785_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_1_cast_reg_3785_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_1_cast_reg_3785_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_1_cast_reg_3785_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_xdS_U22/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_shl24_cast_reg_4180_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[5] )
INFO: [Synth 8-3886] merging instance 'p_shl24_cast_reg_4180_reg[6]' (FDE) to 'p_shl23_cast_reg_4175_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl23_cast_reg_4175_reg[6] )
INFO: [Synth 8-3886] merging instance 'p_shl24_cast_reg_4180_reg[7]' (FDE) to 'p_shl23_cast_reg_4175_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_shl23_cast_reg_4175_reg[7] )
INFO: [Synth 8-3886] merging instance 'p_shl23_cast_reg_4175_reg[8]' (FDE) to 'p_shl22_cast_reg_4170_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_shl24_cast_reg_4180_reg[8]' (FDE) to 'p_shl23_cast_reg_4175_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_shl23_cast_reg_4175_reg[9]' (FDE) to 'p_shl22_cast_reg_4170_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl24_cast_reg_4180_reg[10] )
INFO: [Synth 8-3886] merging instance 'p_shl23_cast_reg_4175_reg[10]' (FDE) to 'p_shl22_cast_reg_4170_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_20_reg_3826_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_20_reg_3826_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_20_reg_3826_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl22_cast_reg_4170_reg[10] )
INFO: [Synth 8-3886] merging instance 'tmp_33_reg_4152_reg[4]' (FDE) to 'tmp_33_reg_4152_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_33_reg_4152_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_k_5_cast_reg_3846_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_k_5_cast_reg_3846_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_k_5_cast_reg_3846_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\b_k_5_cast_reg_3846_reg[7] )
INFO: [Synth 8-3886] merging instance 'tmp_5_cast_reg_3798_reg[2]' (FDE) to 'tmp_5_cast_reg_3798_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_5_cast_reg_3798_reg[5]' (FDE) to 'tmp_5_cast_reg_3798_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_5_cast_reg_3798_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_5_cast_reg_3798_reg[7] )
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[8]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[9]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[10]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[11]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[12]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[13]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[14]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[15]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[16]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[17]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[18]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[19]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[20]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[21]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[22]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[23]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[24]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[25]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[26]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[27]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[28]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'lenetSynthMatlab_udo_U19/din0_buf1_reg[29]' (FDE) to 'lenetSynthMatlab_udo_U19/din0_buf1_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lenetSynthMatlab_udo_U19/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phi_mul_cast_reg_3589_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_29_reg_4082_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_29_reg_4082_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_29_reg_4082_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_29_reg_4082_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_1195/\tmp_142_cast_reg_348_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_1195/\tmp_142_cast_reg_348_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_udo_U19/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k4_cast_reg_3620_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k4_cast_reg_3620_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_1189/\lenetSynthMatlab_bkb_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_1195/\lenetSynthMatlab_bkb_U11/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_1195/\tmp_reg_298_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sum_fu_1213/\lenetSynthMatlab_bkb_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sum_fu_1213/\tmp1_cast_reg_228_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_d_sum_fu_1201/\lenetSynthMatlab_bkb_U8/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_d_sum_fu_1201/\tmp_s_reg_232_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_1189/\tmp_reg_371_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_g_sum_fu_1207/\lenetSynthMatlab_bkb_U14/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_g_sum_fu_1207/\tmp_cast_reg_216_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_g_sum_fu_1207/\tmp_cast_reg_216_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lenetSynthMatlab_tde_U18/\din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_tde_U18/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lenetSynthMatlab_bkb_U17/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_cast1_reg_3607_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_cast1_reg_3607_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_cast1_reg_3607_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_cast1_reg_3607_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_cast1_reg_3607_reg[9] )
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/ce_r_reg) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[31]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[30]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[29]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[28]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[27]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[26]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[25]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[24]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[23]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[22]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[21]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[20]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[19]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[18]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[17]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[16]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[15]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[14]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[13]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[12]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[11]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[10]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[9]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[7]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[4]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[3]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[2]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[1]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[0]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_142_cast_reg_348_reg[7]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_142_cast_reg_348_reg[3]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/ce_r_reg) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[31]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[30]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[29]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[28]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[27]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[26]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[25]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[24]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[23]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[22]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[21]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[20]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[19]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[18]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[17]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[16]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[15]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[14]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[13]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[12]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[11]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[10]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[9]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[8]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[7]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[6]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[5]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[4]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[3]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[2]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[1]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[0]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/ce_r_reg) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[31]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[30]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[29]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[28]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[27]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[26]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[25]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[24]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[23]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[22]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[21]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[20]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[19]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[18]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[17]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[16]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[15]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[14]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[13]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[12]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[11]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[10]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[9]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[8]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[7]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[6]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[5]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[4]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[3]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[2]) is unused and will be removed from module d_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[1]) is unused and will be removed from module d_sum.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed 7 RAM instances from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed 1 RAM instances from module lenetSynthMatlab due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rowOutIdx_5_reg_4105_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rowOutIdx_reg_3753_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_4_reg_3730_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_87_reg_4005_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_1189/\tmp_cast_reg_402_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_1189/\tmp_reg_371_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:16 . Memory (MB): peak = 1840.172 ; gain = 581.484 ; free physical = 2941 ; free virtual = 5763
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8/fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_9/b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_10/fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_10/fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1840.172 ; gain = 581.484 ; free physical = 2768 ; free virtual = 5597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1858.195 ; gain = 599.508 ; free physical = 2750 ; free virtual = 5578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_1' (RAMB36E1_2) to 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_2' (RAMB36E1_2) to 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_3' (RAMB36E1_2) to 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_4' (RAMB36E1_2) to 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_5' (RAMB36E1_2) to 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_6' (RAMB36E1_2) to 'relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2740 ; free virtual = 5568
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:36 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2738 ; free virtual = 5567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2738 ; free virtual = 5567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2737 ; free virtual = 5566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2737 ; free virtual = 5566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2736 ; free virtual = 5564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2736 ; free virtual = 5564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   105|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     6|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     3|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_7  |     1|
|9     |LUT1       |   145|
|10    |LUT2       |   477|
|11    |LUT3       |  1447|
|12    |LUT4       |  1051|
|13    |LUT5       |  1167|
|14    |LUT6       |  1602|
|15    |MUXCY      |   794|
|16    |MUXF7      |    36|
|17    |MUXF8      |     3|
|18    |RAM16X1S   |   224|
|19    |RAMB18E1   |     3|
|20    |RAMB18E1_1 |     7|
|21    |RAMB36E1_4 |     7|
|22    |RAMB36E1_5 |     9|
|23    |RAMB36E1_6 |    10|
|24    |RAMB36E1_7 |     4|
|25    |SRL16E     |     8|
|26    |XORCY      |   273|
|27    |FDE        |    39|
|28    |FDRE       |  4760|
|29    |FDSE       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1880.695 ; gain = 622.008 ; free physical = 2736 ; free virtual = 5564
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1162 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1880.695 ; gain = 286.211 ; free physical = 2805 ; free virtual = 5634
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:38 . Memory (MB): peak = 1880.703 ; gain = 622.008 ; free physical = 2805 ; free virtual = 5634
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 482 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 219 instances
  FDE => FDRE: 39 instances
  RAM16X1S => RAM32X1S (RAMS32): 224 instances

INFO: [Common 17-83] Releasing license: Synthesis
687 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 1880.703 ; gain = 633.586 ; free physical = 2846 ; free virtual = 5676
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/project.runs/synth_1/lenetSynthMatlab.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_utilization_synth.rpt -pb lenetSynthMatlab_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1904.707 ; gain = 0.000 ; free physical = 2845 ; free virtual = 5678
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 13:11:13 2018...
