/*
 * *******************************************************************************
 * * # License 
 * * Copyright 2020 Silicon Laboratories Inc. www.silabs.com 
 * *******************************************************************************
 * * 
 * * SPDX-License-Identifier: Zlib 
 * * 
 * * The licensor of this software is Silicon Laboratories Inc. 
 * * 
 * * This software is provided 'as-is', without any express or implied 
 * * warranty. In no event will the authors be held liable for any damages 
 * * arising from the use of this software. 
 * * 
 * * Permission is granted to anyone to use this software for any purpose, 
 * * including commercial applications, and to alter it and redistribute it 
 * * freely, subject to the following restrictions: 
 * * 
 * * 1. The origin of this software must not be misrepresented; you must not 
 * * claim that you wrote the original software. If you use this software 
 * * in a product, an acknowledgment in the product documentation would be 
 * * appreciated but is not required. 
 * * 2. Altered source versions must be plainly marked as such, and must not be 
 * * misrepresented as being the original software. 
 * * 3. This notice may not be removed or altered from any source distribution. 
 * * 
 * *******************************************************************************
 *
 * @file     EFR32FG1V131F256GM48.h
 * @brief    CMSIS HeaderFile
 * @version  3.0.0
 * @date     25. August 2021
 * @note     Generated by SVDConv V3.3.39 on Wednesday, 25.08.2021 16:44:16
 *           from File 'EFR32FG1V131F256GM48_updated.svd',
 *           last modified on Wednesday, 25.08.2021 13:41:42
 */



/** @addtogroup 
  * @{
  */


/** @addtogroup EFR32FG1V131F256GM48
  * @{
  */


#ifndef EFR32FG1V131F256GM48_H
#define EFR32FG1V131F256GM48_H

#ifdef __cplusplus
extern "C" {
#endif


/** @addtogroup Configuration_of_CMSIS
  * @{
  */



/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

typedef enum {
/* =======================================  ARM Cortex-M4 Specific Interrupt Numbers  ======================================== */
  Reset_IRQn                = -15,              /*!< -15  Reset Vector, invoked on Power up and warm reset                     */
  NonMaskableInt_IRQn       = -14,              /*!< -14  Non maskable Interrupt, cannot be stopped or preempted               */
  HardFault_IRQn            = -13,              /*!< -13  Hard Fault, all classes of Fault                                     */
  MemoryManagement_IRQn     = -12,              /*!< -12  Memory Management, MPU mismatch, including Access Violation
                                                     and No Match                                                              */
  BusFault_IRQn             = -11,              /*!< -11  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
                                                     related Fault                                                             */
  UsageFault_IRQn           = -10,              /*!< -10  Usage Fault, i.e. Undef Instruction, Illegal State Transition        */
  SVCall_IRQn               =  -5,              /*!< -5 System Service Call via SVC instruction                                */
  DebugMonitor_IRQn         =  -4,              /*!< -4 Debug Monitor                                                          */
  PendSV_IRQn               =  -2,              /*!< -2 Pendable request for system service                                    */
  SysTick_IRQn              =  -1,              /*!< -1 System Tick Timer                                                      */
/* ====================================  EFR32FG1V131F256GM48 Specific Interrupt Numbers  ==================================== */
  EMU_IRQn                  =   0,              /*!< 0  EMU                                                                    */
  FRC_PRI_IRQn              =   1,              /*!< 1  FRC_PRI                                                                */
  WDOG0_IRQn                =   2,              /*!< 2  WDOG0                                                                  */
  FRC_IRQn                  =   3,              /*!< 3  FRC                                                                    */
  MODEM_IRQn                =   4,              /*!< 4  MODEM                                                                  */
  RAC_SEQ_IRQn              =   5,              /*!< 5  RAC_SEQ                                                                */
  RAC_RSM_IRQn              =   6,              /*!< 6  RAC_RSM                                                                */
  BUFC_IRQn                 =   7,              /*!< 7  BUFC                                                                   */
  LDMA_IRQn                 =   8,              /*!< 8  LDMA                                                                   */
  GPIO_EVEN_IRQn            =   9,              /*!< 9  GPIO_EVEN                                                              */
  TIMER0_IRQn               =  10,              /*!< 10 TIMER0                                                                 */
  USART0_RX_IRQn            =  11,              /*!< 11 USART0_RX                                                              */
  USART0_TX_IRQn            =  12,              /*!< 12 USART0_TX                                                              */
  ACMP0_IRQn                =  13,              /*!< 13 ACMP0                                                                  */
  ADC0_IRQn                 =  14,              /*!< 14 ADC0                                                                   */
  IDAC0_IRQn                =  15,              /*!< 15 IDAC0                                                                  */
  I2C0_IRQn                 =  16,              /*!< 16 I2C0                                                                   */
  GPIO_ODD_IRQn             =  17,              /*!< 17 GPIO_ODD                                                               */
  TIMER1_IRQn               =  18,              /*!< 18 TIMER1                                                                 */
  USART1_RX_IRQn            =  19,              /*!< 19 USART1_RX                                                              */
  USART1_TX_IRQn            =  20,              /*!< 20 USART1_TX                                                              */
  LEUART0_IRQn              =  21,              /*!< 21 LEUART0                                                                */
  PCNT0_IRQn                =  22,              /*!< 22 PCNT0                                                                  */
  CMU_IRQn                  =  23,              /*!< 23 CMU                                                                    */
  MSC_IRQn                  =  24,              /*!< 24 MSC                                                                    */
  CRYPTO_IRQn               =  25,              /*!< 25 CRYPTO                                                                 */
  LETIMER0_IRQn             =  26,              /*!< 26 LETIMER0                                                               */
  AGC_IRQn                  =  27,              /*!< 27 AGC                                                                    */
  PROTIMER_IRQn             =  28,              /*!< 28 PROTIMER                                                               */
  RTCC_IRQn                 =  29,              /*!< 29 RTCC                                                                   */
  SYNTH_IRQn                =  30,              /*!< 30 SYNTH                                                                  */
  CRYOTIMER_IRQn            =  31,              /*!< 31 CRYOTIMER                                                              */
  RFSENSE_IRQn              =  32,              /*!< 32 RFSENSE                                                                */
  FPUEH_IRQn                =  33               /*!< 33 FPUEH                                                                  */
} IRQn_Type;



/* =========================================================================================================================== */
/* ================                           Processor and Core Peripheral Section                           ================ */
/* =========================================================================================================================== */

/* ===========================  Configuration of the ARM Cortex-M4 Processor and Core Peripherals  =========================== */
#define __CM4_REV                 0x0001U       /*!< CM4 Core Revision                                                         */
#define __NVIC_PRIO_BITS               3        /*!< Number of Bits used for Priority Levels                                   */
#define __Vendor_SysTickConfig         0        /*!< Set to 1 if different SysTick Config is used                              */
#define __MPU_PRESENT                  1        /*!< MPU present                                                               */
#define __FPU_PRESENT                  1        /*!< FPU present                                                               */


/** @} */ /* End of group Configuration_of_CMSIS */

#include "core_cm4.h"                           /*!< ARM Cortex-M4 processor and core peripherals                              */
#include "system_EFR32FG1V131F256GM48.h"        /*!< EFR32FG1V131F256GM48 System                                               */

#ifndef __IM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __IM   __I
#endif
#ifndef __OM                                    /*!< Fallback for older CMSIS versions                                         */
  #define __OM   __O
#endif
#ifndef __IOM                                   /*!< Fallback for older CMSIS versions                                         */
  #define __IOM  __IO
#endif


/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            MSC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief MSC (MSC)
  */

typedef struct {                                /*!< (@ 0x400E0000) MSC Structure                                              */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Memory System Control Register                             */
  __IOM uint32_t  READCTRL;                     /*!< (@ 0x00000004) Read Control Register                                      */
  __IOM uint32_t  WRITECTRL;                    /*!< (@ 0x00000008) Write Control Register                                     */
  __OM  uint32_t  WRITECMD;                     /*!< (@ 0x0000000C) Write Command Register                                     */
  __IOM uint32_t  ADDRB;                        /*!< (@ 0x00000010) Page Erase/Write Address Buffer                            */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  WDATA;                        /*!< (@ 0x00000018) Write Data Register                                        */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x0000001C) Status Register                                            */
  __IM  uint32_t  RESERVED1[4];
  __IM  uint32_t  IF;                           /*!< (@ 0x00000030) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000034) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000038) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000003C) Interrupt Enable Register                                  */
  __IOM uint32_t  LOCK;                         /*!< (@ 0x00000040) Configuration Lock Register                                */
  __OM  uint32_t  CACHECMD;                     /*!< (@ 0x00000044) Flash Cache Command Register                               */
  __IM  uint32_t  CACHEHITS;                    /*!< (@ 0x00000048) Cache Hits Performance Counter                             */
  __IM  uint32_t  CACHEMISSES;                  /*!< (@ 0x0000004C) Cache Misses Performance Counter                           */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  MASSLOCK;                     /*!< (@ 0x00000054) Mass Erase Lock Register                                   */
  __IM  uint32_t  RESERVED3;
  __IOM uint32_t  STARTUP;                      /*!< (@ 0x0000005C) Startup Control                                            */
  __IM  uint32_t  RESERVED4[5];
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000074) Command Register                                           */
} MSC_Type;                                     /*!< Size = 120 (0x78)                                                         */



/* =========================================================================================================================== */
/* ================                                            EMU                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief EMU (EMU)
  */

typedef struct {                                /*!< (@ 0x400E3000) EMU Structure                                              */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000004) Status Register                                            */
  __IOM uint32_t  LOCK;                         /*!< (@ 0x00000008) Configuration Lock Register                                */
  __IOM uint32_t  RAM0CTRL;                     /*!< (@ 0x0000000C) Memory Control Register                                    */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000010) Command Register                                           */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  EM4CTRL;                      /*!< (@ 0x00000018) EM4 Control Register                                       */
  __IOM uint32_t  TEMPLIMITS;                   /*!< (@ 0x0000001C) Temperature Limits for Interrupt Generation                */
  __IM  uint32_t  TEMP;                         /*!< (@ 0x00000020) Value of Last Temperature Measurement                      */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000024) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000028) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x0000002C) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000030) Interrupt Enable Register                                  */
  __IOM uint32_t  PWRLOCK;                      /*!< (@ 0x00000034) Regulator and Supply Lock Register                         */
  __IOM uint32_t  PWRCFG;                       /*!< (@ 0x00000038) Power Configuration Register                               */
  __IOM uint32_t  PWRCTRL;                      /*!< (@ 0x0000003C) Power Control Register                                     */
  __IOM uint32_t  DCDCCTRL;                     /*!< (@ 0x00000040) DCDC Control                                               */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  DCDCMISCCTRL;                 /*!< (@ 0x0000004C) DCDC Miscellaneous Control Register                        */
  __IOM uint32_t  DCDCZDETCTRL;                 /*!< (@ 0x00000050) DCDC Power Train NFET Zero Current Detector Control
                                                                    Register                                                   */
  __IOM uint32_t  DCDCCLIMCTRL;                 /*!< (@ 0x00000054) DCDC Power Train PFET Current Limiter Control
                                                                    Register                                                   */
  __IOM uint32_t  DCDCLNCOMPCTRL;               /*!< (@ 0x00000058) DCDC Low Noise Compensator Control Register                */
  __IOM uint32_t  DCDCLNVCTRL;                  /*!< (@ 0x0000005C) DCDC Low Noise Voltage Register                            */
  __IOM uint32_t  DCDCTIMING;                   /*!< (@ 0x00000060) DCDC Controller Timing Value Register                      */
  __IOM uint32_t  DCDCLPVCTRL;                  /*!< (@ 0x00000064) DCDC Low Power Voltage Register                            */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  DCDCLPCTRL;                   /*!< (@ 0x0000006C) DCDC Low Power Control Register                            */
  __IOM uint32_t  DCDCLNFREQCTRL;               /*!< (@ 0x00000070) DCDC Low Noise Controller Frequency Control                */
  __IM  uint32_t  RESERVED3;
  __IM  uint32_t  DCDCSYNC;                     /*!< (@ 0x00000078) DCDC Read Status Register                                  */
  __IM  uint32_t  RESERVED4[5];
  __IOM uint32_t  VMONAVDDCTRL;                 /*!< (@ 0x00000090) VMON AVDD Channel Control                                  */
  __IOM uint32_t  VMONALTAVDDCTRL;              /*!< (@ 0x00000094) Alternate VMON AVDD Channel Control                        */
  __IOM uint32_t  VMONDVDDCTRL;                 /*!< (@ 0x00000098) VMON DVDD Channel Control                                  */
  __IOM uint32_t  VMONIO0CTRL;                  /*!< (@ 0x0000009C) VMON IOVDD0 Channel Control                                */
  __IM  uint32_t  RESERVED5[49];
  __IOM uint32_t  BIASCONF;                     /*!< (@ 0x00000164) Configurations Related to the Bias                         */
  __IM  uint32_t  RESERVED6[10];
  __IOM uint32_t  TESTLOCK;                     /*!< (@ 0x00000190) Test Lock Register                                         */
  __IM  uint32_t  RESERVED7[2];
  __IOM uint32_t  BIASTESTCTRL;                 /*!< (@ 0x0000019C) Test Control Register for Regulator and BIAS               */
} EMU_Type;                                     /*!< Size = 416 (0x1a0)                                                        */



/* =========================================================================================================================== */
/* ================                                            RMU                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief RMU (RMU)
  */

typedef struct {                                /*!< (@ 0x400E5000) RMU Structure                                              */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IM  uint32_t  RSTCAUSE;                     /*!< (@ 0x00000004) Reset Cause Register                                       */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000008) Command Register                                           */
  __IOM uint32_t  RST;                          /*!< (@ 0x0000000C) Reset Control Register                                     */
  __IOM uint32_t  LOCK;                         /*!< (@ 0x00000010) Configuration Lock Register                                */
} RMU_Type;                                     /*!< Size = 20 (0x14)                                                          */



/* =========================================================================================================================== */
/* ================                                            CMU                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief CMU (CMU)
  */

typedef struct {                                /*!< (@ 0x400E4000) CMU Structure                                              */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) CMU Control Register                                       */
  __IM  uint32_t  RESERVED[3];
  __IOM uint32_t  HFRCOCTRL;                    /*!< (@ 0x00000010) HFRCO Control Register                                     */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  AUXHFRCOCTRL;                 /*!< (@ 0x00000018) AUXHFRCO Control Register                                  */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  LFRCOCTRL;                    /*!< (@ 0x00000020) LFRCO Control Register                                     */
  __IOM uint32_t  HFXOCTRL;                     /*!< (@ 0x00000024) HFXO Control Register                                      */
  __IOM uint32_t  HFXOCTRL1;                    /*!< (@ 0x00000028) HFXO Control 1                                             */
  __IOM uint32_t  HFXOSTARTUPCTRL;              /*!< (@ 0x0000002C) HFXO Startup Control                                       */
  __IOM uint32_t  HFXOSTEADYSTATECTRL;          /*!< (@ 0x00000030) HFXO Steady State Control                                  */
  __IOM uint32_t  HFXOTIMEOUTCTRL;              /*!< (@ 0x00000034) HFXO Timeout Control                                       */
  __IOM uint32_t  LFXOCTRL;                     /*!< (@ 0x00000038) LFXO Control Register                                      */
  __IOM uint32_t  ULFRCOCTRL;                   /*!< (@ 0x0000003C) ULFRCO Control Register                                    */
  __IM  uint32_t  RESERVED3[4];
  __IOM uint32_t  CALCTRL;                      /*!< (@ 0x00000050) Calibration Control Register                               */
  __IOM uint32_t  CALCNT;                       /*!< (@ 0x00000054) Calibration Counter Register                               */
  __IM  uint32_t  RESERVED4[2];
  __OM  uint32_t  OSCENCMD;                     /*!< (@ 0x00000060) Oscillator Enable/Disable Command Register                 */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000064) Command Register                                           */
  __IM  uint32_t  RESERVED5[2];
  __IOM uint32_t  DBGCLKSEL;                    /*!< (@ 0x00000070) Debug Trace Clock Select                                   */
  __OM  uint32_t  HFCLKSEL;                     /*!< (@ 0x00000074) High Frequency Clock Select Command Register               */
  __IM  uint32_t  RESERVED6[2];
  __IOM uint32_t  LFACLKSEL;                    /*!< (@ 0x00000080) Low Frequency A Clock Select Register                      */
  __IOM uint32_t  LFBCLKSEL;                    /*!< (@ 0x00000084) Low Frequency B Clock Select Register                      */
  __IOM uint32_t  LFECLKSEL;                    /*!< (@ 0x00000088) Low Frequency E Clock Select Register                      */
  __IM  uint32_t  RESERVED7;
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000090) Status Register                                            */
  __IM  uint32_t  HFCLKSTATUS;                  /*!< (@ 0x00000094) HFCLK Status Register                                      */
  __IM  uint32_t  RESERVED8;
  __IM  uint32_t  HFXOTRIMSTATUS;               /*!< (@ 0x0000009C) HFXO Trim Status                                           */
  __IM  uint32_t  IF;                           /*!< (@ 0x000000A0) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x000000A4) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x000000A8) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x000000AC) Interrupt Enable Register                                  */
  __IOM uint32_t  HFBUSCLKEN0;                  /*!< (@ 0x000000B0) High Frequency Bus Clock Enable Register 0                 */
  __IM  uint32_t  RESERVED9[3];
  __IOM uint32_t  HFPERCLKEN0;                  /*!< (@ 0x000000C0) High Frequency Peripheral Clock Enable Register
                                                                    0                                                          */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  HFRADIOCLKEN0;                /*!< (@ 0x000000C8) High Frequency Peripheral Clock Enable Register
                                                                    0                                                          */
  __IM  uint32_t  RESERVED11[5];
  __IOM uint32_t  LFACLKEN0;                    /*!< (@ 0x000000E0) Low Frequency a Clock Enable Register 0 (Async
                                                                    Reg)                                                       */
  __IM  uint32_t  RESERVED12;
  __IOM uint32_t  LFBCLKEN0;                    /*!< (@ 0x000000E8) Low Frequency B Clock Enable Register 0 (Async
                                                                    Reg)                                                       */
  __IM  uint32_t  RESERVED13;
  __IOM uint32_t  LFECLKEN0;                    /*!< (@ 0x000000F0) Low Frequency E Clock Enable Register 0 (Async
                                                                    Reg)                                                       */
  __IM  uint32_t  RESERVED14[3];
  __IOM uint32_t  HFPRESC;                      /*!< (@ 0x00000100) High Frequency Clock Prescaler Register                    */
  __IM  uint32_t  RESERVED15;
  __IOM uint32_t  HFCOREPRESC;                  /*!< (@ 0x00000108) High Frequency Core Clock Prescaler Register               */
  __IOM uint32_t  HFPERPRESC;                   /*!< (@ 0x0000010C) High Frequency Peripheral Clock Prescaler Register         */
  __IOM uint32_t  HFRADIOPRESC;                 /*!< (@ 0x00000110) Radio Clock Prescaler Register                             */
  __IOM uint32_t  HFEXPPRESC;                   /*!< (@ 0x00000114) High Frequency Export Clock Prescaler Register             */
  __IM  uint32_t  RESERVED16[2];
  __IOM uint32_t  LFAPRESC0;                    /*!< (@ 0x00000120) Low Frequency a Prescaler Register 0 (Async Reg)           */
  __IM  uint32_t  RESERVED17;
  __IOM uint32_t  LFBPRESC0;                    /*!< (@ 0x00000128) Low Frequency B Prescaler Register 0 (Async Reg)           */
  __IM  uint32_t  RESERVED18;
  __IOM uint32_t  LFEPRESC0;                    /*!< (@ 0x00000130) Low Frequency E Prescaler Register 0 (Async Reg)           */
  __IM  uint32_t  RESERVED19[3];
  __IM  uint32_t  SYNCBUSY;                     /*!< (@ 0x00000140) Synchronization Busy Register                              */
  __IOM uint32_t  FREEZE;                       /*!< (@ 0x00000144) Freeze Register                                            */
  __IM  uint32_t  RESERVED20[2];
  __IOM uint32_t  PCNTCTRL;                     /*!< (@ 0x00000150) PCNT Control Register                                      */
  __IOM uint32_t  LCDCTRL;                      /*!< (@ 0x00000154) LCD Control Register                                       */
  __IOM uint32_t  LVDSCTRL;                     /*!< (@ 0x00000158) LVDSCTRL Control Register                                  */
  __IOM uint32_t  ADCCTRL;                      /*!< (@ 0x0000015C) ADC Control Register                                       */
  __IM  uint32_t  RESERVED21[4];
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000170) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000174) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED22[2];
  __IOM uint32_t  LOCK;                         /*!< (@ 0x00000180) Configuration Lock Register                                */
  __IM  uint32_t  RESERVED23;
  __IOM uint32_t  RFLOCK0;                      /*!< (@ 0x00000188) RF LOCK Register                                           */
  __IM  uint32_t  RESERVED24;
  __IOM uint32_t  HFBUSCLKENMASK0;              /*!< (@ 0x00000190) HFBUSCLKENMASK0                                            */
  __IM  uint32_t  RESERVED25;
  __IOM uint32_t  HFPERCLKENMASK0;              /*!< (@ 0x00000198) HFPERCLKENMASK0                                            */
  __IM  uint32_t  RESERVED26[2];
  __IOM uint32_t  HFRADIOCLKENMASK0;            /*!< (@ 0x000001A4) HFRADIOCLKENMASK0                                          */
  __IM  uint32_t  RESERVED27[3];
  __IOM uint32_t  LFACLKENMASK0;                /*!< (@ 0x000001B4) LFACLKENMASK0                                              */
  __IM  uint32_t  RESERVED28;
  __IOM uint32_t  LFBCLKENMASK0;                /*!< (@ 0x000001BC) LFBCLKENMASK0                                              */
  __IM  uint32_t  RESERVED29;
  __IOM uint32_t  LFECLKENMASK0;                /*!< (@ 0x000001C4) LFECLKENMASK0                                              */
  __IM  uint32_t  RESERVED30;
  __IOM uint32_t  PCNTCLKENMASK;                /*!< (@ 0x000001CC) PCNTCLKENMASK                                              */
  __IOM uint32_t  TEST;                         /*!< (@ 0x000001D0) TEST                                                       */
  __IOM uint32_t  TESTHFRCOCTRL;                /*!< (@ 0x000001D4) TESTHFRCOCTRL                                              */
  __IOM uint32_t  TESTAUXHFRCOCTRL;             /*!< (@ 0x000001D8) TESTAUXHFRCOCTRL                                           */
  __IOM uint32_t  TESTLFRCOCTRL;                /*!< (@ 0x000001DC) TESTLFRCOCTRL                                              */
  __IOM uint32_t  TESTHFXOCTRL;                 /*!< (@ 0x000001E0) TESTHFXOCTRL                                               */
  __IOM uint32_t  TESTLFXOCTRL;                 /*!< (@ 0x000001E4) TESTLFXOCTRL                                               */
} CMU_Type;                                     /*!< Size = 488 (0x1e8)                                                        */



/* =========================================================================================================================== */
/* ================                                          CRYPTO                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief CRYPTO (CRYPTO)
  */

typedef struct {                                /*!< (@ 0x400F0000) CRYPTO Structure                                           */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  WAC;                          /*!< (@ 0x00000004) Wide Arithmetic Configuration                              */
  __IOM uint32_t  CMD;                          /*!< (@ 0x00000008) Command Register                                           */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000010) Status Register                                            */
  __IM  uint32_t  DSTATUS;                      /*!< (@ 0x00000014) Data Status Register                                       */
  __IM  uint32_t  CSTATUS;                      /*!< (@ 0x00000018) Control Status Register                                    */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  KEY;                          /*!< (@ 0x00000020) KEY Register Access                                        */
  __IOM uint32_t  KEYBUF;                       /*!< (@ 0x00000024) KEY Buffer Register Access                                 */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  SEQCTRL;                      /*!< (@ 0x00000030) Sequence Control                                           */
  __IOM uint32_t  SEQCTRLB;                     /*!< (@ 0x00000034) Sequence Control B                                         */
  __IM  uint32_t  RESERVED3[2];
  __IM  uint32_t  IF;                           /*!< (@ 0x00000040) AES Interrupt Flags                                        */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000044) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000048) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000004C) Interrupt Enable Register                                  */
  __IOM uint32_t  SEQ0;                         /*!< (@ 0x00000050) Sequence Register 0                                        */
  __IOM uint32_t  SEQ1;                         /*!< (@ 0x00000054) Sequence Register 1                                        */
  __IOM uint32_t  SEQ2;                         /*!< (@ 0x00000058) Sequence Register 2                                        */
  __IOM uint32_t  SEQ3;                         /*!< (@ 0x0000005C) Sequence Register 3                                        */
  __IOM uint32_t  SEQ4;                         /*!< (@ 0x00000060) Sequence Register 4                                        */
  __IM  uint32_t  RESERVED4[7];
  __IOM uint32_t  DATA0;                        /*!< (@ 0x00000080) DATA0 Register Access                                      */
  __IOM uint32_t  DATA1;                        /*!< (@ 0x00000084) DATA1 Register Access                                      */
  __IOM uint32_t  DATA2;                        /*!< (@ 0x00000088) DATA2 Register Access                                      */
  __IOM uint32_t  DATA3;                        /*!< (@ 0x0000008C) DATA3 Register Access                                      */
  __IM  uint32_t  RESERVED5[4];
  __IOM uint32_t  DATA0XOR;                     /*!< (@ 0x000000A0) DATA0XOR Register Access                                   */
  __IM  uint32_t  RESERVED6[3];
  __IOM uint32_t  DATA0BYTE;                    /*!< (@ 0x000000B0) DATA0 Register Byte Access                                 */
  __IOM uint32_t  DATA1BYTE;                    /*!< (@ 0x000000B4) DATA1 Register Byte Access                                 */
  __IM  uint32_t  RESERVED7;
  __IOM uint32_t  DATA0XORBYTE;                 /*!< (@ 0x000000BC) DATA0 Register Byte XOR Access                             */
  __IOM uint32_t  DATA0BYTE12;                  /*!< (@ 0x000000C0) DATA0 Register Byte 12 Access                              */
  __IOM uint32_t  DATA0BYTE13;                  /*!< (@ 0x000000C4) DATA0 Register Byte 13 Access                              */
  __IOM uint32_t  DATA0BYTE14;                  /*!< (@ 0x000000C8) DATA0 Register Byte 14 Access                              */
  __IOM uint32_t  DATA0BYTE15;                  /*!< (@ 0x000000CC) DATA0 Register Byte 15 Access                              */
  __IM  uint32_t  RESERVED8[12];
  __IOM uint32_t  DDATA0;                       /*!< (@ 0x00000100) DDATA0 Register Access                                     */
  __IOM uint32_t  DDATA1;                       /*!< (@ 0x00000104) DDATA1 Register Access                                     */
  __IOM uint32_t  DDATA2;                       /*!< (@ 0x00000108) DDATA2 Register Access                                     */
  __IOM uint32_t  DDATA3;                       /*!< (@ 0x0000010C) DDATA3 Register Access                                     */
  __IOM uint32_t  DDATA4;                       /*!< (@ 0x00000110) DDATA4 Register Access                                     */
  __IM  uint32_t  RESERVED9[7];
  __IOM uint32_t  DDATA0BIG;                    /*!< (@ 0x00000130) DDATA0 Register Big Endian Access                          */
  __IM  uint32_t  RESERVED10[3];
  __IOM uint32_t  DDATA0BYTE;                   /*!< (@ 0x00000140) DDATA0 Register Byte Access                                */
  __IOM uint32_t  DDATA1BYTE;                   /*!< (@ 0x00000144) DDATA1 Register Byte Access                                */
  __IOM uint32_t  DDATA0BYTE32;                 /*!< (@ 0x00000148) DDATA0 Register Byte 32 Access                             */
  __IM  uint32_t  RESERVED11[13];
  __IOM uint32_t  QDATA0;                       /*!< (@ 0x00000180) QDATA0 Register Access                                     */
  __IOM uint32_t  QDATA1;                       /*!< (@ 0x00000184) QDATA1 Register Access                                     */
  __IM  uint32_t  RESERVED12[7];
  __IOM uint32_t  QDATA1BIG;                    /*!< (@ 0x000001A4) QDATA1 Register Big Endian Access                          */
  __IM  uint32_t  RESERVED13[6];
  __IOM uint32_t  QDATA0BYTE;                   /*!< (@ 0x000001C0) QDATA0 Register Byte Access                                */
  __IOM uint32_t  QDATA1BYTE;                   /*!< (@ 0x000001C4) QDATA1 Register Byte Access                                */
} CRYPTO_Type;                                  /*!< Size = 456 (0x1c8)                                                        */



/* =========================================================================================================================== */
/* ================                                           GPIO                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief GPIO (GPIO)
  */

typedef struct {                                /*!< (@ 0x4000A000) GPIO Structure                                             */
  __IOM uint32_t  PA_CTRL;                      /*!< (@ 0x00000000) Port Control Register                                      */
  __IOM uint32_t  PA_MODEL;                     /*!< (@ 0x00000004) Port Pin Mode Low Register                                 */
  __IOM uint32_t  PA_MODEH;                     /*!< (@ 0x00000008) Port Pin Mode High Register                                */
  __IOM uint32_t  PA_DOUT;                      /*!< (@ 0x0000000C) Port Data Out Register                                     */
  __IM  uint32_t  RESERVED[2];
  __OM  uint32_t  PA_DOUTTGL;                   /*!< (@ 0x00000018) Port Data Out Toggle Register                              */
  __IM  uint32_t  PA_DIN;                       /*!< (@ 0x0000001C) Port Data in Register                                      */
  __IOM uint32_t  PA_PINLOCKN;                  /*!< (@ 0x00000020) Port Unlocked Pins Register                                */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  PA_OVTDIS;                    /*!< (@ 0x00000028) Over Voltage Disable for All Modes                         */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  PB_CTRL;                      /*!< (@ 0x00000030) Port Control Register                                      */
  __IOM uint32_t  PB_MODEL;                     /*!< (@ 0x00000034) Port Pin Mode Low Register                                 */
  __IOM uint32_t  PB_MODEH;                     /*!< (@ 0x00000038) Port Pin Mode High Register                                */
  __IOM uint32_t  PB_DOUT;                      /*!< (@ 0x0000003C) Port Data Out Register                                     */
  __IM  uint32_t  RESERVED3[2];
  __OM  uint32_t  PB_DOUTTGL;                   /*!< (@ 0x00000048) Port Data Out Toggle Register                              */
  __IM  uint32_t  PB_DIN;                       /*!< (@ 0x0000004C) Port Data in Register                                      */
  __IOM uint32_t  PB_PINLOCKN;                  /*!< (@ 0x00000050) Port Unlocked Pins Register                                */
  __IM  uint32_t  RESERVED4;
  __IOM uint32_t  PB_OVTDIS;                    /*!< (@ 0x00000058) Over Voltage Disable for All Modes                         */
  __IM  uint32_t  RESERVED5;
  __IOM uint32_t  PC_CTRL;                      /*!< (@ 0x00000060) Port Control Register                                      */
  __IOM uint32_t  PC_MODEL;                     /*!< (@ 0x00000064) Port Pin Mode Low Register                                 */
  __IOM uint32_t  PC_MODEH;                     /*!< (@ 0x00000068) Port Pin Mode High Register                                */
  __IOM uint32_t  PC_DOUT;                      /*!< (@ 0x0000006C) Port Data Out Register                                     */
  __IM  uint32_t  RESERVED6[2];
  __OM  uint32_t  PC_DOUTTGL;                   /*!< (@ 0x00000078) Port Data Out Toggle Register                              */
  __IM  uint32_t  PC_DIN;                       /*!< (@ 0x0000007C) Port Data in Register                                      */
  __IOM uint32_t  PC_PINLOCKN;                  /*!< (@ 0x00000080) Port Unlocked Pins Register                                */
  __IM  uint32_t  RESERVED7;
  __IOM uint32_t  PC_OVTDIS;                    /*!< (@ 0x00000088) Over Voltage Disable for All Modes                         */
  __IM  uint32_t  RESERVED8;
  __IOM uint32_t  PD_CTRL;                      /*!< (@ 0x00000090) Port Control Register                                      */
  __IOM uint32_t  PD_MODEL;                     /*!< (@ 0x00000094) Port Pin Mode Low Register                                 */
  __IOM uint32_t  PD_MODEH;                     /*!< (@ 0x00000098) Port Pin Mode High Register                                */
  __IOM uint32_t  PD_DOUT;                      /*!< (@ 0x0000009C) Port Data Out Register                                     */
  __IM  uint32_t  RESERVED9[2];
  __OM  uint32_t  PD_DOUTTGL;                   /*!< (@ 0x000000A8) Port Data Out Toggle Register                              */
  __IM  uint32_t  PD_DIN;                       /*!< (@ 0x000000AC) Port Data in Register                                      */
  __IOM uint32_t  PD_PINLOCKN;                  /*!< (@ 0x000000B0) Port Unlocked Pins Register                                */
  __IM  uint32_t  RESERVED10;
  __IOM uint32_t  PD_OVTDIS;                    /*!< (@ 0x000000B8) Over Voltage Disable for All Modes                         */
  __IM  uint32_t  RESERVED11;
  __IOM uint32_t  PE_CTRL;                      /*!< (@ 0x000000C0) Port Control Register                                      */
  __IOM uint32_t  PE_MODEL;                     /*!< (@ 0x000000C4) Port Pin Mode Low Register                                 */
  __IOM uint32_t  PE_MODEH;                     /*!< (@ 0x000000C8) Port Pin Mode High Register                                */
  __IOM uint32_t  PE_DOUT;                      /*!< (@ 0x000000CC) Port Data Out Register                                     */
  __IM  uint32_t  RESERVED12[2];
  __OM  uint32_t  PE_DOUTTGL;                   /*!< (@ 0x000000D8) Port Data Out Toggle Register                              */
  __IM  uint32_t  PE_DIN;                       /*!< (@ 0x000000DC) Port Data in Register                                      */
  __IOM uint32_t  PE_PINLOCKN;                  /*!< (@ 0x000000E0) Port Unlocked Pins Register                                */
  __IM  uint32_t  RESERVED13;
  __IOM uint32_t  PE_OVTDIS;                    /*!< (@ 0x000000E8) Over Voltage Disable for All Modes                         */
  __IM  uint32_t  RESERVED14;
  __IOM uint32_t  PF_CTRL;                      /*!< (@ 0x000000F0) Port Control Register                                      */
  __IOM uint32_t  PF_MODEL;                     /*!< (@ 0x000000F4) Port Pin Mode Low Register                                 */
  __IOM uint32_t  PF_MODEH;                     /*!< (@ 0x000000F8) Port Pin Mode High Register                                */
  __IOM uint32_t  PF_DOUT;                      /*!< (@ 0x000000FC) Port Data Out Register                                     */
  __IM  uint32_t  RESERVED15[2];
  __OM  uint32_t  PF_DOUTTGL;                   /*!< (@ 0x00000108) Port Data Out Toggle Register                              */
  __IM  uint32_t  PF_DIN;                       /*!< (@ 0x0000010C) Port Data in Register                                      */
  __IOM uint32_t  PF_PINLOCKN;                  /*!< (@ 0x00000110) Port Unlocked Pins Register                                */
  __IM  uint32_t  RESERVED16;
  __IOM uint32_t  PF_OVTDIS;                    /*!< (@ 0x00000118) Over Voltage Disable for All Modes                         */
  __IM  uint32_t  RESERVED17[185];
  __IOM uint32_t  EXTIPSELL;                    /*!< (@ 0x00000400) External Interrupt Port Select Low Register                */
  __IOM uint32_t  EXTIPSELH;                    /*!< (@ 0x00000404) External Interrupt Port Select High Register               */
  __IOM uint32_t  EXTIPINSELL;                  /*!< (@ 0x00000408) External Interrupt Pin Select Low Register                 */
  __IOM uint32_t  EXTIPINSELH;                  /*!< (@ 0x0000040C) External Interrupt Pin Select High Register                */
  __IOM uint32_t  EXTIRISE;                     /*!< (@ 0x00000410) External Interrupt Rising Edge Trigger Register            */
  __IOM uint32_t  EXTIFALL;                     /*!< (@ 0x00000414) External Interrupt Falling Edge Trigger Register           */
  __IOM uint32_t  EXTILEVEL;                    /*!< (@ 0x00000418) External Interrupt Level Register                          */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000041C) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000420) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000424) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000428) Interrupt Enable Register                                  */
  __IOM uint32_t  EM4WUEN;                      /*!< (@ 0x0000042C) EM4 Wake Up Enable Register                                */
  __IM  uint32_t  RESERVED18[4];
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000440) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000444) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED19[2];
  __IOM uint32_t  INSENSE;                      /*!< (@ 0x00000450) Input Sense Register                                       */
  __IOM uint32_t  LOCK;                         /*!< (@ 0x00000454) Configuration Lock Register                                */
} GPIO_Type;                                    /*!< Size = 1112 (0x458)                                                       */



/* =========================================================================================================================== */
/* ================                                            PRS                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief PRS (PRS)
  */

typedef struct {                                /*!< (@ 0x400E6000) PRS Structure                                              */
  __OM  uint32_t  SWPULSE;                      /*!< (@ 0x00000000) Software Pulse Register                                    */
  __IOM uint32_t  SWLEVEL;                      /*!< (@ 0x00000004) Software Level Register                                    */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000008) I/O Routing Pin Enable Register                            */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000010) I/O Routing Location Register                              */
  __IOM uint32_t  ROUTELOC1;                    /*!< (@ 0x00000014) I/O Routing Location Register                              */
  __IOM uint32_t  ROUTELOC2;                    /*!< (@ 0x00000018) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000020) Control Register                                           */
  __IOM uint32_t  DMAREQ0;                      /*!< (@ 0x00000024) DMA Request 0 Register                                     */
  __IOM uint32_t  DMAREQ1;                      /*!< (@ 0x00000028) DMA Request 1 Register                                     */
  __IM  uint32_t  RESERVED2;
  __IM  uint32_t  PEEK;                         /*!< (@ 0x00000030) PRS Channel Values                                         */
  __IM  uint32_t  RESERVED3[3];
  __IOM uint32_t  CH0_CTRL;                     /*!< (@ 0x00000040) Channel Control Register                                   */
  __IOM uint32_t  CH1_CTRL;                     /*!< (@ 0x00000044) Channel Control Register                                   */
  __IOM uint32_t  CH2_CTRL;                     /*!< (@ 0x00000048) Channel Control Register                                   */
  __IOM uint32_t  CH3_CTRL;                     /*!< (@ 0x0000004C) Channel Control Register                                   */
  __IOM uint32_t  CH4_CTRL;                     /*!< (@ 0x00000050) Channel Control Register                                   */
  __IOM uint32_t  CH5_CTRL;                     /*!< (@ 0x00000054) Channel Control Register                                   */
  __IOM uint32_t  CH6_CTRL;                     /*!< (@ 0x00000058) Channel Control Register                                   */
  __IOM uint32_t  CH7_CTRL;                     /*!< (@ 0x0000005C) Channel Control Register                                   */
  __IOM uint32_t  CH8_CTRL;                     /*!< (@ 0x00000060) Channel Control Register                                   */
  __IOM uint32_t  CH9_CTRL;                     /*!< (@ 0x00000064) Channel Control Register                                   */
  __IOM uint32_t  CH10_CTRL;                    /*!< (@ 0x00000068) Channel Control Register                                   */
  __IOM uint32_t  CH11_CTRL;                    /*!< (@ 0x0000006C) Channel Control Register                                   */
} PRS_Type;                                     /*!< Size = 112 (0x70)                                                         */



/* =========================================================================================================================== */
/* ================                                           LDMA                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief LDMA (LDMA)
  */

typedef struct {                                /*!< (@ 0x400E2000) LDMA Structure                                             */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) DMA Control Register                                       */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000004) DMA Status Register                                        */
  __IOM uint32_t  SYNC;                         /*!< (@ 0x00000008) DMA Synchronization Trigger Register (Single-Cycle
                                                                    RMW)                                                       */
  __IM  uint32_t  RESERVED[5];
  __IOM uint32_t  CHEN;                         /*!< (@ 0x00000020) DMA Channel Enable Register (Single-Cycle RMW)             */
  __IM  uint32_t  CHBUSY;                       /*!< (@ 0x00000024) DMA Channel Busy Register                                  */
  __IOM uint32_t  CHDONE;                       /*!< (@ 0x00000028) DMA Channel Linking Done Register (Single-Cycle
                                                                    RMW)                                                       */
  __IOM uint32_t  DBGHALT;                      /*!< (@ 0x0000002C) DMA Channel Debug Halt Register                            */
  __OM  uint32_t  SWREQ;                        /*!< (@ 0x00000030) DMA Channel Software Transfer Request Register             */
  __IOM uint32_t  REQDIS;                       /*!< (@ 0x00000034) DMA Channel Request Disable Register                       */
  __IM  uint32_t  REQPEND;                      /*!< (@ 0x00000038) DMA Channel Requests Pending Register                      */
  __OM  uint32_t  LINKLOAD;                     /*!< (@ 0x0000003C) DMA Channel Link Load Register                             */
  __OM  uint32_t  REQCLEAR;                     /*!< (@ 0x00000040) DMA Channel Request Clear Register                         */
  __IM  uint32_t  RESERVED1[7];
  __IM  uint32_t  IF;                           /*!< (@ 0x00000060) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000064) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000068) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000006C) Interrupt Enable Register                                  */
  __IM  uint32_t  RESERVED2[4];
  __IOM uint32_t  CH0_REQSEL;                   /*!< (@ 0x00000080) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH0_CFG;                      /*!< (@ 0x00000084) Channel Configuration Register                             */
  __IOM uint32_t  CH0_LOOP;                     /*!< (@ 0x00000088) Channel Loop Counter Register                              */
  __IOM uint32_t  CH0_CTRL;                     /*!< (@ 0x0000008C) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH0_SRC;                      /*!< (@ 0x00000090) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH0_DST;                      /*!< (@ 0x00000094) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH0_LINK;                     /*!< (@ 0x00000098) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED3[5];
  __IOM uint32_t  CH1_REQSEL;                   /*!< (@ 0x000000B0) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH1_CFG;                      /*!< (@ 0x000000B4) Channel Configuration Register                             */
  __IOM uint32_t  CH1_LOOP;                     /*!< (@ 0x000000B8) Channel Loop Counter Register                              */
  __IOM uint32_t  CH1_CTRL;                     /*!< (@ 0x000000BC) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH1_SRC;                      /*!< (@ 0x000000C0) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH1_DST;                      /*!< (@ 0x000000C4) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH1_LINK;                     /*!< (@ 0x000000C8) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED4[5];
  __IOM uint32_t  CH2_REQSEL;                   /*!< (@ 0x000000E0) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH2_CFG;                      /*!< (@ 0x000000E4) Channel Configuration Register                             */
  __IOM uint32_t  CH2_LOOP;                     /*!< (@ 0x000000E8) Channel Loop Counter Register                              */
  __IOM uint32_t  CH2_CTRL;                     /*!< (@ 0x000000EC) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH2_SRC;                      /*!< (@ 0x000000F0) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH2_DST;                      /*!< (@ 0x000000F4) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH2_LINK;                     /*!< (@ 0x000000F8) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED5[5];
  __IOM uint32_t  CH3_REQSEL;                   /*!< (@ 0x00000110) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH3_CFG;                      /*!< (@ 0x00000114) Channel Configuration Register                             */
  __IOM uint32_t  CH3_LOOP;                     /*!< (@ 0x00000118) Channel Loop Counter Register                              */
  __IOM uint32_t  CH3_CTRL;                     /*!< (@ 0x0000011C) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH3_SRC;                      /*!< (@ 0x00000120) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH3_DST;                      /*!< (@ 0x00000124) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH3_LINK;                     /*!< (@ 0x00000128) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED6[5];
  __IOM uint32_t  CH4_REQSEL;                   /*!< (@ 0x00000140) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH4_CFG;                      /*!< (@ 0x00000144) Channel Configuration Register                             */
  __IOM uint32_t  CH4_LOOP;                     /*!< (@ 0x00000148) Channel Loop Counter Register                              */
  __IOM uint32_t  CH4_CTRL;                     /*!< (@ 0x0000014C) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH4_SRC;                      /*!< (@ 0x00000150) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH4_DST;                      /*!< (@ 0x00000154) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH4_LINK;                     /*!< (@ 0x00000158) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED7[5];
  __IOM uint32_t  CH5_REQSEL;                   /*!< (@ 0x00000170) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH5_CFG;                      /*!< (@ 0x00000174) Channel Configuration Register                             */
  __IOM uint32_t  CH5_LOOP;                     /*!< (@ 0x00000178) Channel Loop Counter Register                              */
  __IOM uint32_t  CH5_CTRL;                     /*!< (@ 0x0000017C) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH5_SRC;                      /*!< (@ 0x00000180) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH5_DST;                      /*!< (@ 0x00000184) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH5_LINK;                     /*!< (@ 0x00000188) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED8[5];
  __IOM uint32_t  CH6_REQSEL;                   /*!< (@ 0x000001A0) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH6_CFG;                      /*!< (@ 0x000001A4) Channel Configuration Register                             */
  __IOM uint32_t  CH6_LOOP;                     /*!< (@ 0x000001A8) Channel Loop Counter Register                              */
  __IOM uint32_t  CH6_CTRL;                     /*!< (@ 0x000001AC) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH6_SRC;                      /*!< (@ 0x000001B0) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH6_DST;                      /*!< (@ 0x000001B4) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH6_LINK;                     /*!< (@ 0x000001B8) Channel Descriptor Link Structure Address Register         */
  __IM  uint32_t  RESERVED9[5];
  __IOM uint32_t  CH7_REQSEL;                   /*!< (@ 0x000001D0) Channel Peripheral Request Select Register                 */
  __IOM uint32_t  CH7_CFG;                      /*!< (@ 0x000001D4) Channel Configuration Register                             */
  __IOM uint32_t  CH7_LOOP;                     /*!< (@ 0x000001D8) Channel Loop Counter Register                              */
  __IOM uint32_t  CH7_CTRL;                     /*!< (@ 0x000001DC) Channel Descriptor Control Word Register                   */
  __IOM uint32_t  CH7_SRC;                      /*!< (@ 0x000001E0) Channel Descriptor Source Data Address Register            */
  __IOM uint32_t  CH7_DST;                      /*!< (@ 0x000001E4) Channel Descriptor Destination Data Address Register       */
  __IOM uint32_t  CH7_LINK;                     /*!< (@ 0x000001E8) Channel Descriptor Link Structure Address Register         */
} LDMA_Type;                                    /*!< Size = 492 (0x1ec)                                                        */



/* =========================================================================================================================== */
/* ================                                           FPUEH                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief FPUEH (FPUEH)
  */

typedef struct {                                /*!< (@ 0x400E1000) FPUEH Structure                                            */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000000) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000004) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000008) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000000C) Interrupt Enable Register                                  */
} FPUEH_Type;                                   /*!< Size = 16 (0x10)                                                          */



/* =========================================================================================================================== */
/* ================                                           GPCRC                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief GPCRC (GPCRC)
  */

typedef struct {                                /*!< (@ 0x4001C000) GPCRC Structure                                            */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IOM uint32_t  INIT;                         /*!< (@ 0x00000008) CRC Init Value                                             */
  __IOM uint32_t  POLY;                         /*!< (@ 0x0000000C) CRC Polynomial Value                                       */
  __IOM uint32_t  INPUTDATA;                    /*!< (@ 0x00000010) Input 32-bit Data Register                                 */
  __IOM uint32_t  INPUTDATAHWORD;               /*!< (@ 0x00000014) Input 16-bit Data Register                                 */
  __IOM uint32_t  INPUTDATABYTE;                /*!< (@ 0x00000018) Input 8-bit Data Register                                  */
  __IM  uint32_t  DATA;                         /*!< (@ 0x0000001C) CRC Data Register                                          */
  __IM  uint32_t  DATAREV;                      /*!< (@ 0x00000020) CRC Data Reverse Register                                  */
  __IM  uint32_t  DATABYTEREV;                  /*!< (@ 0x00000024) CRC Data Byte Reverse Register                             */
} GPCRC_Type;                                   /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                          TIMER0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief TIMER0 (TIMER0)
  */

typedef struct {                                /*!< (@ 0x40018000) TIMER0 Structure                                           */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000000C) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000010) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000014) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000018) Interrupt Enable Register                                  */
  __IOM uint32_t  TOP;                          /*!< (@ 0x0000001C) Counter Top Value Register                                 */
  __IOM uint32_t  TOPB;                         /*!< (@ 0x00000020) Counter Top Value Buffer Register                          */
  __IOM uint32_t  CNT;                          /*!< (@ 0x00000024) Counter Value Register                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  LOCK;                         /*!< (@ 0x0000002C) TIMER Configuration Lock Register                          */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000030) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000034) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ROUTELOC2;                    /*!< (@ 0x0000003C) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED2[8];
  __IOM uint32_t  CC0_CTRL;                     /*!< (@ 0x00000060) CC Channel Control Register                                */
  __IOM uint32_t  CC0_CCV;                      /*!< (@ 0x00000064) CC Channel Value Register                                  */
  __IM  uint32_t  CC0_CCVP;                     /*!< (@ 0x00000068) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC0_CCVB;                     /*!< (@ 0x0000006C) CC Channel Buffer Register                                 */
  __IOM uint32_t  CC1_CTRL;                     /*!< (@ 0x00000070) CC Channel Control Register                                */
  __IOM uint32_t  CC1_CCV;                      /*!< (@ 0x00000074) CC Channel Value Register                                  */
  __IM  uint32_t  CC1_CCVP;                     /*!< (@ 0x00000078) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC1_CCVB;                     /*!< (@ 0x0000007C) CC Channel Buffer Register                                 */
  __IOM uint32_t  CC2_CTRL;                     /*!< (@ 0x00000080) CC Channel Control Register                                */
  __IOM uint32_t  CC2_CCV;                      /*!< (@ 0x00000084) CC Channel Value Register                                  */
  __IM  uint32_t  CC2_CCVP;                     /*!< (@ 0x00000088) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC2_CCVB;                     /*!< (@ 0x0000008C) CC Channel Buffer Register                                 */
  __IOM uint32_t  CC3_CTRL;                     /*!< (@ 0x00000090) CC Channel Control Register                                */
  __IOM uint32_t  CC3_CCV;                      /*!< (@ 0x00000094) CC Channel Value Register                                  */
  __IM  uint32_t  CC3_CCVP;                     /*!< (@ 0x00000098) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC3_CCVB;                     /*!< (@ 0x0000009C) CC Channel Buffer Register                                 */
  __IOM uint32_t  DTCTRL;                       /*!< (@ 0x000000A0) DTI Control Register                                       */
  __IOM uint32_t  DTTIME;                       /*!< (@ 0x000000A4) DTI Time Control Register                                  */
  __IOM uint32_t  DTFC;                         /*!< (@ 0x000000A8) DTI Fault Configuration Register                           */
  __IOM uint32_t  DTOGEN;                       /*!< (@ 0x000000AC) DTI Output Generation Enable Register                      */
  __IM  uint32_t  DTFAULT;                      /*!< (@ 0x000000B0) DTI Fault Register                                         */
  __OM  uint32_t  DTFAULTC;                     /*!< (@ 0x000000B4) DTI Fault Clear Register                                   */
  __IOM uint32_t  DTLOCK;                       /*!< (@ 0x000000B8) DTI Configuration Lock Register                            */
} TIMER0_Type;                                  /*!< Size = 188 (0xbc)                                                         */



/* =========================================================================================================================== */
/* ================                                          TIMER1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief TIMER1 (TIMER1)
  */

typedef struct {                                /*!< (@ 0x40018400) TIMER1 Structure                                           */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000000C) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000010) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000014) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000018) Interrupt Enable Register                                  */
  __IOM uint32_t  TOP;                          /*!< (@ 0x0000001C) Counter Top Value Register                                 */
  __IOM uint32_t  TOPB;                         /*!< (@ 0x00000020) Counter Top Value Buffer Register                          */
  __IOM uint32_t  CNT;                          /*!< (@ 0x00000024) Counter Value Register                                     */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  LOCK;                         /*!< (@ 0x0000002C) TIMER Configuration Lock Register                          */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000030) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000034) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  ROUTELOC2;                    /*!< (@ 0x0000003C) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED2[8];
  __IOM uint32_t  CC0_CTRL;                     /*!< (@ 0x00000060) CC Channel Control Register                                */
  __IOM uint32_t  CC0_CCV;                      /*!< (@ 0x00000064) CC Channel Value Register                                  */
  __IM  uint32_t  CC0_CCVP;                     /*!< (@ 0x00000068) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC0_CCVB;                     /*!< (@ 0x0000006C) CC Channel Buffer Register                                 */
  __IOM uint32_t  CC1_CTRL;                     /*!< (@ 0x00000070) CC Channel Control Register                                */
  __IOM uint32_t  CC1_CCV;                      /*!< (@ 0x00000074) CC Channel Value Register                                  */
  __IM  uint32_t  CC1_CCVP;                     /*!< (@ 0x00000078) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC1_CCVB;                     /*!< (@ 0x0000007C) CC Channel Buffer Register                                 */
  __IOM uint32_t  CC2_CTRL;                     /*!< (@ 0x00000080) CC Channel Control Register                                */
  __IOM uint32_t  CC2_CCV;                      /*!< (@ 0x00000084) CC Channel Value Register                                  */
  __IM  uint32_t  CC2_CCVP;                     /*!< (@ 0x00000088) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC2_CCVB;                     /*!< (@ 0x0000008C) CC Channel Buffer Register                                 */
  __IOM uint32_t  CC3_CTRL;                     /*!< (@ 0x00000090) CC Channel Control Register                                */
  __IOM uint32_t  CC3_CCV;                      /*!< (@ 0x00000094) CC Channel Value Register                                  */
  __IM  uint32_t  CC3_CCVP;                     /*!< (@ 0x00000098) CC Channel Value Peek Register                             */
  __IOM uint32_t  CC3_CCVB;                     /*!< (@ 0x0000009C) CC Channel Buffer Register                                 */
  __IOM uint32_t  DTCTRL;                       /*!< (@ 0x000000A0) DTI Control Register                                       */
  __IOM uint32_t  DTTIME;                       /*!< (@ 0x000000A4) DTI Time Control Register                                  */
  __IOM uint32_t  DTFC;                         /*!< (@ 0x000000A8) DTI Fault Configuration Register                           */
  __IOM uint32_t  DTOGEN;                       /*!< (@ 0x000000AC) DTI Output Generation Enable Register                      */
  __IM  uint32_t  DTFAULT;                      /*!< (@ 0x000000B0) DTI Fault Register                                         */
  __OM  uint32_t  DTFAULTC;                     /*!< (@ 0x000000B4) DTI Fault Clear Register                                   */
  __IOM uint32_t  DTLOCK;                       /*!< (@ 0x000000B8) DTI Configuration Lock Register                            */
} TIMER1_Type;                                  /*!< Size = 188 (0xbc)                                                         */



/* =========================================================================================================================== */
/* ================                                          USART0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief USART0 (USART0)
  */

typedef struct {                                /*!< (@ 0x40010000) USART0 Structure                                           */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  FRAME;                        /*!< (@ 0x00000004) USART Frame Format Register                                */
  __IOM uint32_t  TRIGCTRL;                     /*!< (@ 0x00000008) USART Trigger Control Register                             */
  __OM  uint32_t  CMD;                          /*!< (@ 0x0000000C) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000010) USART Status Register                                      */
  __IOM uint32_t  CLKDIV;                       /*!< (@ 0x00000014) Clock Control Register                                     */
  __IM  uint32_t  RXDATAX;                      /*!< (@ 0x00000018) RX Buffer Data Extended Register                           */
  __IM  uint32_t  RXDATA;                       /*!< (@ 0x0000001C) RX Buffer Data Register                                    */
  __IM  uint32_t  RXDOUBLEX;                    /*!< (@ 0x00000020) RX Buffer Double Data Extended Register                    */
  __IM  uint32_t  RXDOUBLE;                     /*!< (@ 0x00000024) RX FIFO Double Data Register                               */
  __IM  uint32_t  RXDATAXP;                     /*!< (@ 0x00000028) RX Buffer Data Extended Peek Register                      */
  __IM  uint32_t  RXDOUBLEXP;                   /*!< (@ 0x0000002C) RX Buffer Double Data Extended Peek Register               */
  __IOM uint32_t  TXDATAX;                      /*!< (@ 0x00000030) TX Buffer Data Extended Register                           */
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x00000034) TX Buffer Data Register                                    */
  __IOM uint32_t  TXDOUBLEX;                    /*!< (@ 0x00000038) TX Buffer Double Data Extended Register                    */
  __IOM uint32_t  TXDOUBLE;                     /*!< (@ 0x0000003C) TX Buffer Double Data Register                             */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000040) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000044) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000048) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000004C) Interrupt Enable Register                                  */
  __IOM uint32_t  IRCTRL;                       /*!< (@ 0x00000050) IrDA Control Register                                      */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  INPUT;                        /*!< (@ 0x00000058) USART Input Register                                       */
  __IOM uint32_t  I2SCTRL;                      /*!< (@ 0x0000005C) I2S Control Register                                       */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000060) Timing Register                                            */
  __IOM uint32_t  CTRLX;                        /*!< (@ 0x00000064) Control Register Extended                                  */
  __IOM uint32_t  TIMECMP0;                     /*!< (@ 0x00000068) Used to Generate Interrupts and Various Delays             */
  __IOM uint32_t  TIMECMP1;                     /*!< (@ 0x0000006C) Used to Generate Interrupts and Various Delays             */
  __IOM uint32_t  TIMECMP2;                     /*!< (@ 0x00000070) Used to Generate Interrupts and Various Delays             */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000074) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000078) I/O Routing Location Register                              */
  __IOM uint32_t  ROUTELOC1;                    /*!< (@ 0x0000007C) I/O Routing Location Register                              */
} USART0_Type;                                  /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                          USART1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief USART1 (USART1)
  */

typedef struct {                                /*!< (@ 0x40010400) USART1 Structure                                           */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  FRAME;                        /*!< (@ 0x00000004) USART Frame Format Register                                */
  __IOM uint32_t  TRIGCTRL;                     /*!< (@ 0x00000008) USART Trigger Control Register                             */
  __OM  uint32_t  CMD;                          /*!< (@ 0x0000000C) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000010) USART Status Register                                      */
  __IOM uint32_t  CLKDIV;                       /*!< (@ 0x00000014) Clock Control Register                                     */
  __IM  uint32_t  RXDATAX;                      /*!< (@ 0x00000018) RX Buffer Data Extended Register                           */
  __IM  uint32_t  RXDATA;                       /*!< (@ 0x0000001C) RX Buffer Data Register                                    */
  __IM  uint32_t  RXDOUBLEX;                    /*!< (@ 0x00000020) RX Buffer Double Data Extended Register                    */
  __IM  uint32_t  RXDOUBLE;                     /*!< (@ 0x00000024) RX FIFO Double Data Register                               */
  __IM  uint32_t  RXDATAXP;                     /*!< (@ 0x00000028) RX Buffer Data Extended Peek Register                      */
  __IM  uint32_t  RXDOUBLEXP;                   /*!< (@ 0x0000002C) RX Buffer Double Data Extended Peek Register               */
  __IOM uint32_t  TXDATAX;                      /*!< (@ 0x00000030) TX Buffer Data Extended Register                           */
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x00000034) TX Buffer Data Register                                    */
  __IOM uint32_t  TXDOUBLEX;                    /*!< (@ 0x00000038) TX Buffer Double Data Extended Register                    */
  __IOM uint32_t  TXDOUBLE;                     /*!< (@ 0x0000003C) TX Buffer Double Data Register                             */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000040) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000044) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000048) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000004C) Interrupt Enable Register                                  */
  __IOM uint32_t  IRCTRL;                       /*!< (@ 0x00000050) IrDA Control Register                                      */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  INPUT;                        /*!< (@ 0x00000058) USART Input Register                                       */
  __IOM uint32_t  I2SCTRL;                      /*!< (@ 0x0000005C) I2S Control Register                                       */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000060) Timing Register                                            */
  __IOM uint32_t  CTRLX;                        /*!< (@ 0x00000064) Control Register Extended                                  */
  __IOM uint32_t  TIMECMP0;                     /*!< (@ 0x00000068) Used to Generate Interrupts and Various Delays             */
  __IOM uint32_t  TIMECMP1;                     /*!< (@ 0x0000006C) Used to Generate Interrupts and Various Delays             */
  __IOM uint32_t  TIMECMP2;                     /*!< (@ 0x00000070) Used to Generate Interrupts and Various Delays             */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000074) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000078) I/O Routing Location Register                              */
  __IOM uint32_t  ROUTELOC1;                    /*!< (@ 0x0000007C) I/O Routing Location Register                              */
} USART1_Type;                                  /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                          LEUART0                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief LEUART0 (LEUART0)
  */

typedef struct {                                /*!< (@ 0x4004A000) LEUART0 Structure                                          */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IOM uint32_t  CLKDIV;                       /*!< (@ 0x0000000C) Clock Control Register                                     */
  __IOM uint32_t  STARTFRAME;                   /*!< (@ 0x00000010) Start Frame Register                                       */
  __IOM uint32_t  SIGFRAME;                     /*!< (@ 0x00000014) Signal Frame Register                                      */
  __IM  uint32_t  RXDATAX;                      /*!< (@ 0x00000018) Receive Buffer Data Extended Register                      */
  __IM  uint32_t  RXDATA;                       /*!< (@ 0x0000001C) Receive Buffer Data Register                               */
  __IM  uint32_t  RXDATAXP;                     /*!< (@ 0x00000020) Receive Buffer Data Extended Peek Register                 */
  __IOM uint32_t  TXDATAX;                      /*!< (@ 0x00000024) Transmit Buffer Data Extended Register                     */
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x00000028) Transmit Buffer Data Register                              */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000002C) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000030) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000034) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000038) Interrupt Enable Register                                  */
  __IOM uint32_t  PULSECTRL;                    /*!< (@ 0x0000003C) Pulse Control Register                                     */
  __IOM uint32_t  FREEZE;                       /*!< (@ 0x00000040) Freeze Register                                            */
  __IM  uint32_t  SYNCBUSY;                     /*!< (@ 0x00000044) Synchronization Busy Register                              */
  __IM  uint32_t  RESERVED[3];
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000054) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000058) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  INPUT;                        /*!< (@ 0x00000064) LEUART Input Register                                      */
} LEUART0_Type;                                 /*!< Size = 104 (0x68)                                                         */



/* =========================================================================================================================== */
/* ================                                         LETIMER0                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief LETIMER0 (LETIMER0)
  */

typedef struct {                                /*!< (@ 0x40046000) LETIMER0 Structure                                         */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IOM uint32_t  CNT;                          /*!< (@ 0x0000000C) Counter Value Register                                     */
  __IOM uint32_t  COMP0;                        /*!< (@ 0x00000010) Compare Value Register 0                                   */
  __IOM uint32_t  COMP1;                        /*!< (@ 0x00000014) Compare Value Register 1                                   */
  __IOM uint32_t  REP0;                         /*!< (@ 0x00000018) Repeat Counter Register 0                                  */
  __IOM uint32_t  REP1;                         /*!< (@ 0x0000001C) Repeat Counter Register 1                                  */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000020) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000024) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000028) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000002C) Interrupt Enable Register                                  */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  SYNCBUSY;                     /*!< (@ 0x00000034) Synchronization Busy Register                              */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000040) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000044) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED2[2];
  __IOM uint32_t  PRSSEL;                       /*!< (@ 0x00000050) PRS Input Select Register                                  */
} LETIMER0_Type;                                /*!< Size = 84 (0x54)                                                          */



/* =========================================================================================================================== */
/* ================                                         CRYOTIMER                                         ================ */
/* =========================================================================================================================== */


/**
  * @brief CRYOTIMER (CRYOTIMER)
  */

typedef struct {                                /*!< (@ 0x4001E000) CRYOTIMER Structure                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  PERIODSEL;                    /*!< (@ 0x00000004) Interrupt Duration                                         */
  __IM  uint32_t  CNT;                          /*!< (@ 0x00000008) Counter Value                                              */
  __IOM uint32_t  EM4WUEN;                      /*!< (@ 0x0000000C) Wake Up Enable                                             */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000010) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000014) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000018) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000001C) Interrupt Enable Register                                  */
} CRYOTIMER_Type;                               /*!< Size = 32 (0x20)                                                          */



/* =========================================================================================================================== */
/* ================                                           PCNT0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief PCNT0 (PCNT0)
  */

typedef struct {                                /*!< (@ 0x4004E000) PCNT0 Structure                                            */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IM  uint32_t  CNT;                          /*!< (@ 0x0000000C) Counter Value Register                                     */
  __IM  uint32_t  TOP;                          /*!< (@ 0x00000010) Top Value Register                                         */
  __IOM uint32_t  TOPB;                         /*!< (@ 0x00000014) Top Value Buffer Register                                  */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000018) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x0000001C) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000020) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000024) Interrupt Enable Register                                  */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x0000002C) I/O Routing Location Register                              */
  __IM  uint32_t  RESERVED1[4];
  __IOM uint32_t  FREEZE;                       /*!< (@ 0x00000040) Freeze Register                                            */
  __IM  uint32_t  SYNCBUSY;                     /*!< (@ 0x00000044) Synchronization Busy Register                              */
  __IM  uint32_t  RESERVED2[7];
  __IM  uint32_t  AUXCNT;                       /*!< (@ 0x00000064) Auxiliary Counter Value Register                           */
  __IOM uint32_t  INPUT;                        /*!< (@ 0x00000068) PCNT Input Register                                        */
  __IOM uint32_t  OVSCFG;                       /*!< (@ 0x0000006C) Oversampling Config Register                               */
} PCNT0_Type;                                   /*!< Size = 112 (0x70)                                                         */



/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief I2C0 (I2C0)
  */

typedef struct {                                /*!< (@ 0x4000C000) I2C0 Structure                                             */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  STATE;                        /*!< (@ 0x00000008) State Register                                             */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x0000000C) Status Register                                            */
  __IOM uint32_t  CLKDIV;                       /*!< (@ 0x00000010) Clock Division Register                                    */
  __IOM uint32_t  SADDR;                        /*!< (@ 0x00000014) Slave Address Register                                     */
  __IOM uint32_t  SADDRMASK;                    /*!< (@ 0x00000018) Slave Address Mask Register                                */
  __IM  uint32_t  RXDATA;                       /*!< (@ 0x0000001C) Receive Buffer Data Register                               */
  __IM  uint32_t  RXDOUBLE;                     /*!< (@ 0x00000020) Receive Buffer Double Data Register                        */
  __IM  uint32_t  RXDATAP;                      /*!< (@ 0x00000024) Receive Buffer Data Peek Register                          */
  __IM  uint32_t  RXDOUBLEP;                    /*!< (@ 0x00000028) Receive Buffer Double Data Peek Register                   */
  __IOM uint32_t  TXDATA;                       /*!< (@ 0x0000002C) Transmit Buffer Data Register                              */
  __IOM uint32_t  TXDOUBLE;                     /*!< (@ 0x00000030) Transmit Buffer Double Data Register                       */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000034) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000038) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x0000003C) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000040) Interrupt Enable Register                                  */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000044) I/O Routing Pin Enable Register                            */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000048) I/O Routing Location Register                              */
} I2C0_Type;                                    /*!< Size = 76 (0x4c)                                                          */



/* =========================================================================================================================== */
/* ================                                           ADC0                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief ADC0 (ADC0)
  */

typedef struct {                                /*!< (@ 0x40002000) ADC0 Structure                                             */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IM  uint32_t  RESERVED;
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000008) Command Register                                           */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x0000000C) Status Register                                            */
  __IOM uint32_t  SINGLECTRL;                   /*!< (@ 0x00000010) Single Channel Control Register                            */
  __IOM uint32_t  SINGLECTRLX;                  /*!< (@ 0x00000014) Single Channel Control Register Continued                  */
  __IOM uint32_t  SCANCTRL;                     /*!< (@ 0x00000018) Scan Control Register                                      */
  __IOM uint32_t  SCANCTRLX;                    /*!< (@ 0x0000001C) Scan Control Register Continued                            */
  __IOM uint32_t  SCANMASK;                     /*!< (@ 0x00000020) Scan Sequence Input Mask Register                          */
  __IOM uint32_t  SCANINPUTSEL;                 /*!< (@ 0x00000024) Input Selection Register for Scan Mode                     */
  __IOM uint32_t  SCANNEGSEL;                   /*!< (@ 0x00000028) Negative Input Select Register for Scan                    */
  __IOM uint32_t  CMPTHR;                       /*!< (@ 0x0000002C) Compare Threshold Register                                 */
  __IOM uint32_t  BIASPROG;                     /*!< (@ 0x00000030) Bias Programming Register for Various Analog
                                                                    Blocks Used in ADC Operation                               */
  __IOM uint32_t  CAL;                          /*!< (@ 0x00000034) Calibration Register                                       */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000038) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x0000003C) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000040) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000044) Interrupt Enable Register                                  */
  __IM  uint32_t  SINGLEDATA;                   /*!< (@ 0x00000048) Single Conversion Result Data                              */
  __IM  uint32_t  SCANDATA;                     /*!< (@ 0x0000004C) Scan Conversion Result Data                                */
  __IM  uint32_t  SINGLEDATAP;                  /*!< (@ 0x00000050) Single Conversion Result Data Peek Register                */
  __IM  uint32_t  SCANDATAP;                    /*!< (@ 0x00000054) Scan Sequence Result Data Peek Register                    */
  __IM  uint32_t  RESERVED1[4];
  __IM  uint32_t  SCANDATAX;                    /*!< (@ 0x00000068) Scan Sequence Result Data + Data Source Register           */
  __IM  uint32_t  SCANDATAXP;                   /*!< (@ 0x0000006C) Scan Sequence Result Data + Data Source Peek
                                                                    Register                                                   */
  __IM  uint32_t  RESERVED2[3];
  __IM  uint32_t  APORTREQ;                     /*!< (@ 0x0000007C) APORT Request Status Register                              */
  __IM  uint32_t  APORTCONFLICT;                /*!< (@ 0x00000080) APORT Conflict Status Register                             */
  __IM  uint32_t  SINGLEFIFOCOUNT;              /*!< (@ 0x00000084) Single FIFO Count Register                                 */
  __IM  uint32_t  SCANFIFOCOUNT;                /*!< (@ 0x00000088) Scan FIFO Count Register                                   */
  __OM  uint32_t  SINGLEFIFOCLEAR;              /*!< (@ 0x0000008C) Single FIFO Clear Register                                 */
  __OM  uint32_t  SCANFIFOCLEAR;                /*!< (@ 0x00000090) Scan FIFO Clear Register                                   */
  __IOM uint32_t  APORTMASTERDIS;               /*!< (@ 0x00000094) APORT Bus Master Disable Register                          */
} ADC0_Type;                                    /*!< Size = 152 (0x98)                                                         */



/* =========================================================================================================================== */
/* ================                                           ACMP0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief ACMP0 (ACMP0)
  */

typedef struct {                                /*!< (@ 0x40000000) ACMP0 Structure                                            */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  INPUTSEL;                     /*!< (@ 0x00000004) Input Selection Register                                   */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000000C) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000010) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000014) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000018) Interrupt Enable Register                                  */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  APORTREQ;                     /*!< (@ 0x00000020) APORT Request Status Register                              */
  __IM  uint32_t  APORTCONFLICT;                /*!< (@ 0x00000024) APORT Conflict Status Register                             */
  __IOM uint32_t  HYSTERESIS0;                  /*!< (@ 0x00000028) Hysteresis 0 Register                                      */
  __IOM uint32_t  HYSTERESIS1;                  /*!< (@ 0x0000002C) Hysteresis 1 Register                                      */
  __IM  uint32_t  RESERVED1[4];
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000040) I/O Routing Pine Enable Register                           */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000044) I/O Routing Location Register                              */
} ACMP0_Type;                                   /*!< Size = 72 (0x48)                                                          */



/* =========================================================================================================================== */
/* ================                                           ACMP1                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief ACMP1 (ACMP1)
  */

typedef struct {                                /*!< (@ 0x40000400) ACMP1 Structure                                            */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  INPUTSEL;                     /*!< (@ 0x00000004) Input Selection Register                                   */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000008) Status Register                                            */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000000C) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000010) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000014) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000018) Interrupt Enable Register                                  */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  APORTREQ;                     /*!< (@ 0x00000020) APORT Request Status Register                              */
  __IM  uint32_t  APORTCONFLICT;                /*!< (@ 0x00000024) APORT Conflict Status Register                             */
  __IOM uint32_t  HYSTERESIS0;                  /*!< (@ 0x00000028) Hysteresis 0 Register                                      */
  __IOM uint32_t  HYSTERESIS1;                  /*!< (@ 0x0000002C) Hysteresis 1 Register                                      */
  __IM  uint32_t  RESERVED1[4];
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000040) I/O Routing Pine Enable Register                           */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000044) I/O Routing Location Register                              */
} ACMP1_Type;                                   /*!< Size = 72 (0x48)                                                          */



/* =========================================================================================================================== */
/* ================                                           IDAC0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief IDAC0 (IDAC0)
  */

typedef struct {                                /*!< (@ 0x40006000) IDAC0 Structure                                            */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  CURPROG;                      /*!< (@ 0x00000004) Current Programming Register                               */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  DUTYCONFIG;                   /*!< (@ 0x0000000C) Duty Cycle Configuration Register                          */
  __IM  uint32_t  RESERVED1[2];
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000018) Status Register                                            */
  __IM  uint32_t  RESERVED2;
  __IM  uint32_t  IF;                           /*!< (@ 0x00000020) Interrupt Flag Register                                    */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000024) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000028) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000002C) Interrupt Enable Register                                  */
  __IM  uint32_t  RESERVED3;
  __IM  uint32_t  APORTREQ;                     /*!< (@ 0x00000034) APORT Request Status Register                              */
  __IM  uint32_t  APORTCONFLICT;                /*!< (@ 0x00000038) APORT Request Status Register                              */
} IDAC0_Type;                                   /*!< Size = 60 (0x3c)                                                          */



/* =========================================================================================================================== */
/* ================                                           RTCC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief RTCC (RTCC)
  */

typedef struct {                                /*!< (@ 0x40042000) RTCC Structure                                             */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __IOM uint32_t  PRECNT;                       /*!< (@ 0x00000004) Pre-Counter Value Register                                 */
  __IOM uint32_t  CNT;                          /*!< (@ 0x00000008) Counter Value Register                                     */
  __IM  uint32_t  COMBCNT;                      /*!< (@ 0x0000000C) Combined Pre-Counter and Counter Value Register            */
  __IOM uint32_t  TIME;                         /*!< (@ 0x00000010) Time of Day Register                                       */
  __IOM uint32_t  DATE;                         /*!< (@ 0x00000014) Date Register                                              */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000018) RTCC Interrupt Flags                                       */
  __OM  uint32_t  IFS;                          /*!< (@ 0x0000001C) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000020) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000024) Interrupt Enable Register                                  */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000028) Status Register                                            */
  __OM  uint32_t  CMD;                          /*!< (@ 0x0000002C) Command Register                                           */
  __IM  uint32_t  SYNCBUSY;                     /*!< (@ 0x00000030) Synchronization Busy Register                              */
  __IOM uint32_t  POWERDOWN;                    /*!< (@ 0x00000034) Retention RAM Power-down Register                          */
  __IOM uint32_t  LOCK;                         /*!< (@ 0x00000038) Configuration Lock Register                                */
  __IOM uint32_t  EM4WUEN;                      /*!< (@ 0x0000003C) Wake Up Enable                                             */
  __IOM uint32_t  CC0_CTRL;                     /*!< (@ 0x00000040) CC Channel Control Register                                */
  __IOM uint32_t  CC0_CCV;                      /*!< (@ 0x00000044) Capture/Compare Value Register                             */
  __IOM uint32_t  CC0_TIME;                     /*!< (@ 0x00000048) Capture/Compare Time Register                              */
  __IOM uint32_t  CC0_DATE;                     /*!< (@ 0x0000004C) Capture/Compare Date Register                              */
  __IOM uint32_t  CC1_CTRL;                     /*!< (@ 0x00000050) CC Channel Control Register                                */
  __IOM uint32_t  CC1_CCV;                      /*!< (@ 0x00000054) Capture/Compare Value Register                             */
  __IOM uint32_t  CC1_TIME;                     /*!< (@ 0x00000058) Capture/Compare Time Register                              */
  __IOM uint32_t  CC1_DATE;                     /*!< (@ 0x0000005C) Capture/Compare Date Register                              */
  __IOM uint32_t  CC2_CTRL;                     /*!< (@ 0x00000060) CC Channel Control Register                                */
  __IOM uint32_t  CC2_CCV;                      /*!< (@ 0x00000064) Capture/Compare Value Register                             */
  __IOM uint32_t  CC2_TIME;                     /*!< (@ 0x00000068) Capture/Compare Time Register                              */
  __IOM uint32_t  CC2_DATE;                     /*!< (@ 0x0000006C) Capture/Compare Date Register                              */
  __IM  uint32_t  RESERVED[37];
  __IOM uint32_t  RET0_REG;                     /*!< (@ 0x00000104) Retention Register                                         */
  __IOM uint32_t  RET1_REG;                     /*!< (@ 0x00000108) Retention Register                                         */
  __IOM uint32_t  RET2_REG;                     /*!< (@ 0x0000010C) Retention Register                                         */
  __IOM uint32_t  RET3_REG;                     /*!< (@ 0x00000110) Retention Register                                         */
  __IOM uint32_t  RET4_REG;                     /*!< (@ 0x00000114) Retention Register                                         */
  __IOM uint32_t  RET5_REG;                     /*!< (@ 0x00000118) Retention Register                                         */
  __IOM uint32_t  RET6_REG;                     /*!< (@ 0x0000011C) Retention Register                                         */
  __IOM uint32_t  RET7_REG;                     /*!< (@ 0x00000120) Retention Register                                         */
  __IOM uint32_t  RET8_REG;                     /*!< (@ 0x00000124) Retention Register                                         */
  __IOM uint32_t  RET9_REG;                     /*!< (@ 0x00000128) Retention Register                                         */
  __IOM uint32_t  RET10_REG;                    /*!< (@ 0x0000012C) Retention Register                                         */
  __IOM uint32_t  RET11_REG;                    /*!< (@ 0x00000130) Retention Register                                         */
  __IOM uint32_t  RET12_REG;                    /*!< (@ 0x00000134) Retention Register                                         */
  __IOM uint32_t  RET13_REG;                    /*!< (@ 0x00000138) Retention Register                                         */
  __IOM uint32_t  RET14_REG;                    /*!< (@ 0x0000013C) Retention Register                                         */
  __IOM uint32_t  RET15_REG;                    /*!< (@ 0x00000140) Retention Register                                         */
  __IOM uint32_t  RET16_REG;                    /*!< (@ 0x00000144) Retention Register                                         */
  __IOM uint32_t  RET17_REG;                    /*!< (@ 0x00000148) Retention Register                                         */
  __IOM uint32_t  RET18_REG;                    /*!< (@ 0x0000014C) Retention Register                                         */
  __IOM uint32_t  RET19_REG;                    /*!< (@ 0x00000150) Retention Register                                         */
  __IOM uint32_t  RET20_REG;                    /*!< (@ 0x00000154) Retention Register                                         */
  __IOM uint32_t  RET21_REG;                    /*!< (@ 0x00000158) Retention Register                                         */
  __IOM uint32_t  RET22_REG;                    /*!< (@ 0x0000015C) Retention Register                                         */
  __IOM uint32_t  RET23_REG;                    /*!< (@ 0x00000160) Retention Register                                         */
  __IOM uint32_t  RET24_REG;                    /*!< (@ 0x00000164) Retention Register                                         */
  __IOM uint32_t  RET25_REG;                    /*!< (@ 0x00000168) Retention Register                                         */
  __IOM uint32_t  RET26_REG;                    /*!< (@ 0x0000016C) Retention Register                                         */
  __IOM uint32_t  RET27_REG;                    /*!< (@ 0x00000170) Retention Register                                         */
  __IOM uint32_t  RET28_REG;                    /*!< (@ 0x00000174) Retention Register                                         */
  __IOM uint32_t  RET29_REG;                    /*!< (@ 0x00000178) Retention Register                                         */
  __IOM uint32_t  RET30_REG;                    /*!< (@ 0x0000017C) Retention Register                                         */
  __IOM uint32_t  RET31_REG;                    /*!< (@ 0x00000180) Retention Register                                         */
} RTCC_Type;                                    /*!< Size = 388 (0x184)                                                        */



/* =========================================================================================================================== */
/* ================                                           WDOG0                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief WDOG0 (WDOG0)
  */

typedef struct {                                /*!< (@ 0x40052000) WDOG0 Structure                                            */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) Control Register                                           */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) Command Register                                           */
  __IM  uint32_t  SYNCBUSY;                     /*!< (@ 0x00000008) Synchronization Busy Register                              */
  __IOM uint32_t  PCH0_PRSCTRL;                 /*!< (@ 0x0000000C) PRS Control Register                                       */
  __IOM uint32_t  PCH1_PRSCTRL;                 /*!< (@ 0x00000010) PRS Control Register                                       */
  __IM  uint32_t  RESERVED[2];
  __IM  uint32_t  IF;                           /*!< (@ 0x0000001C) Watchdog Interrupt Flags                                   */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000020) Interrupt Flag Set Register                                */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000024) Interrupt Flag Clear Register                              */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000028) Interrupt Enable Register                                  */
} WDOG0_Type;                                   /*!< Size = 44 (0x2c)                                                          */



/* =========================================================================================================================== */
/* ================                                            AGC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Auto gain controller (AGC)
  */

typedef struct {                                /*!< (@ 0x40087000) AGC Structure                                              */
  __IM  uint32_t  STATUS0;                      /*!< (@ 0x00000000) STATUS0                                                    */
  __IM  uint32_t  STATUS1;                      /*!< (@ 0x00000004) STATUS1                                                    */
  __IM  uint32_t  RSSI;                         /*!< (@ 0x00000008) RSSI                                                       */
  __IM  uint32_t  FRAMERSSI;                    /*!< (@ 0x0000000C) FRAMERSSI                                                  */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  CTRL0;                        /*!< (@ 0x00000014) CTRL0                                                      */
  __IOM uint32_t  CTRL1;                        /*!< (@ 0x00000018) CTRL1                                                      */
  __IOM uint32_t  CTRL2;                        /*!< (@ 0x0000001C) CTRL2                                                      */
  __IOM uint32_t  RSSISTEPTHR;                  /*!< (@ 0x00000020) RSSISTEPTHR                                                */
  __IOM uint32_t  IFPEAKDET;                    /*!< (@ 0x00000024) IFPEAKDET                                                  */
  __IOM uint32_t  MANGAIN;                      /*!< (@ 0x00000028) MANGAIN                                                    */
  __IM  uint32_t  RESERVED1;
  __IM  uint32_t  IF;                           /*!< (@ 0x00000030) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000034) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000038) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000003C) IEN                                                        */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000040) CMD                                                        */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  GAINRANGE;                    /*!< (@ 0x00000048) GAINRANGE                                                  */
  __IOM uint32_t  GAININDEX;                    /*!< (@ 0x0000004C) GAININDEX                                                  */
  __IOM uint32_t  SLICECODE;                    /*!< (@ 0x00000050) SLICECODE                                                  */
  __IOM uint32_t  ATTENCODE1;                   /*!< (@ 0x00000054) ATTENCODE1                                                 */
  __IOM uint32_t  ATTENCODE2;                   /*!< (@ 0x00000058) ATTENCODE2                                                 */
  __IOM uint32_t  ATTENCODE3;                   /*!< (@ 0x0000005C) ATTENCODE3                                                 */
  __IOM uint32_t  GAINERROR1;                   /*!< (@ 0x00000060) GAINERROR1                                                 */
  __IOM uint32_t  GAINERROR2;                   /*!< (@ 0x00000064) GAINERROR2                                                 */
  __IOM uint32_t  GAINERROR3;                   /*!< (@ 0x00000068) GAINERROR3                                                 */
  __IOM uint32_t  MANUALCTRL;                   /*!< (@ 0x0000006C) MANUALCTRL                                                 */
  __IOM uint32_t  GAINSTEPLIM;                  /*!< (@ 0x00000070) GAINSTEPLIM                                                */
  __IOM uint32_t  LOOPDEL;                      /*!< (@ 0x00000074) LOOPDEL                                                    */
  __IOM uint32_t  MININDEX;                     /*!< (@ 0x00000078) MININDEX                                                   */
} AGC_Type;                                     /*!< Size = 124 (0x7c)                                                         */



/* =========================================================================================================================== */
/* ================                                            CRC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief RF CRC engine (CRC)
  */

typedef struct {                                /*!< (@ 0x40082000) CRC Structure                                              */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) CTRL                                                       */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000004) STATUS                                                     */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000008) CMD                                                        */
  __IOM uint32_t  INPUTDATA;                    /*!< (@ 0x0000000C) INPUTDATA                                                  */
  __IOM uint32_t  INIT;                         /*!< (@ 0x00000010) INIT                                                       */
  __IM  uint32_t  DATA;                         /*!< (@ 0x00000014) DATA                                                       */
  __IOM uint32_t  POLY;                         /*!< (@ 0x00000018) POLY                                                       */
} CRC_Type;                                     /*!< Size = 28 (0x1c)                                                          */



/* =========================================================================================================================== */
/* ================                                            FRC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Frame controller (FRC)
  */

typedef struct {                                /*!< (@ 0x40080000) FRC Structure                                              */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000000) STATUS                                                     */
  __IOM uint32_t  DFLCTRL;                      /*!< (@ 0x00000004) DFLCTRL                                                    */
  __IOM uint32_t  MAXLENGTH;                    /*!< (@ 0x00000008) MAXLENGTH                                                  */
  __IOM uint32_t  ADDRFILTCTRL;                 /*!< (@ 0x0000000C) ADDRFILTCTRL                                               */
  __IOM uint32_t  DATABUFFER;                   /*!< (@ 0x00000010) DATABUFFER                                                 */
  __IOM uint32_t  WCNT;                         /*!< (@ 0x00000014) WCNT                                                       */
  __IOM uint32_t  WCNTCMP0;                     /*!< (@ 0x00000018) WCNTCMP0                                                   */
  __IOM uint32_t  WCNTCMP1;                     /*!< (@ 0x0000001C) WCNTCMP1                                                   */
  __IOM uint32_t  WCNTCMP2;                     /*!< (@ 0x00000020) WCNTCMP2                                                   */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000024) CMD                                                        */
  __IOM uint32_t  WHITECTRL;                    /*!< (@ 0x00000028) WHITECTRL                                                  */
  __IOM uint32_t  WHITEPOLY;                    /*!< (@ 0x0000002C) WHITEPOLY                                                  */
  __IOM uint32_t  WHITEINIT;                    /*!< (@ 0x00000030) WHITEINIT                                                  */
  __IOM uint32_t  FECCTRL;                      /*!< (@ 0x00000034) FECCTRL                                                    */
  __IOM uint32_t  BLOCKRAMADDR;                 /*!< (@ 0x00000038) BLOCKRAMADDR                                               */
  __IOM uint32_t  CONVRAMADDR;                  /*!< (@ 0x0000003C) CONVRAMADDR                                                */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000040) CTRL                                                       */
  __IOM uint32_t  RXCTRL;                       /*!< (@ 0x00000044) RXCTRL                                                     */
  __IOM uint32_t  TRAILTXDATACTRL;              /*!< (@ 0x00000048) TRAILTXDATACTRL                                            */
  __IOM uint32_t  TRAILRXDATA;                  /*!< (@ 0x0000004C) TRAILRXDATA                                                */
  __IM  uint32_t  SCNT;                         /*!< (@ 0x00000050) SCNT                                                       */
  __IOM uint32_t  CONVGENERATOR;                /*!< (@ 0x00000054) CONVGENERATOR                                              */
  __IOM uint32_t  PUNCTCTRL;                    /*!< (@ 0x00000058) PUNCTCTRL                                                  */
  __IOM uint32_t  PAUSECTRL;                    /*!< (@ 0x0000005C) PAUSECTRL                                                  */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000060) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000064) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000068) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000006C) IEN                                                        */
  __IOM uint32_t  BUFFERMODE;                   /*!< (@ 0x00000070) BUFFERMODE                                                 */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000074) ROUTEPEN                                                   */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000078) ROUTELOC0                                                  */
  __IOM uint32_t  SNIFFCTRL;                    /*!< (@ 0x0000007C) SNIFFCTRL                                                  */
  __IOM uint32_t  AUXDATA;                      /*!< (@ 0x00000080) AUXDATA                                                    */
  __IOM uint32_t  RAWCTRL;                      /*!< (@ 0x00000084) RAWCTRL                                                    */
  __IM  uint32_t  RXRAWDATA;                    /*!< (@ 0x00000088) RXRAWDATA                                                  */
  __IM  uint32_t  PAUSEDATA;                    /*!< (@ 0x0000008C) PAUSEDATA                                                  */
  __IM  uint32_t  LIKELYCONVSTATE;              /*!< (@ 0x00000090) LIKELYCONVSTATE                                            */
  __IM  uint32_t  INTELEMENTNEXT;               /*!< (@ 0x00000094) INTELEMENTNEXT                                             */
  __IOM uint32_t  INTWRITEPOINT;                /*!< (@ 0x00000098) INTWRITEPOINT                                              */
  __IOM uint32_t  INTREADPOINT;                 /*!< (@ 0x0000009C) INTREADPOINT                                               */
  __IOM uint32_t  FCD0;                         /*!< (@ 0x000000A0) FCD0                                                       */
  __IOM uint32_t  FCD1;                         /*!< (@ 0x000000A4) FCD1                                                       */
  __IOM uint32_t  FCD2;                         /*!< (@ 0x000000A8) FCD2                                                       */
  __IOM uint32_t  FCD3;                         /*!< (@ 0x000000AC) FCD3                                                       */
  __IM  uint32_t  RESERVED[4];
  __IM  uint32_t  INTELEMENT0;                  /*!< (@ 0x000000C0) INTELEMENT0                                                */
  __IM  uint32_t  INTELEMENT1;                  /*!< (@ 0x000000C4) INTELEMENT1                                                */
  __IM  uint32_t  INTELEMENT2;                  /*!< (@ 0x000000C8) INTELEMENT2                                                */
  __IM  uint32_t  INTELEMENT3;                  /*!< (@ 0x000000CC) INTELEMENT3                                                */
  __IM  uint32_t  INTELEMENT4;                  /*!< (@ 0x000000D0) INTELEMENT4                                                */
  __IM  uint32_t  INTELEMENT5;                  /*!< (@ 0x000000D4) INTELEMENT5                                                */
  __IM  uint32_t  INTELEMENT6;                  /*!< (@ 0x000000D8) INTELEMENT6                                                */
  __IM  uint32_t  INTELEMENT7;                  /*!< (@ 0x000000DC) INTELEMENT7                                                */
  __IM  uint32_t  INTELEMENT8;                  /*!< (@ 0x000000E0) INTELEMENT8                                                */
  __IM  uint32_t  INTELEMENT9;                  /*!< (@ 0x000000E4) INTELEMENT9                                                */
  __IM  uint32_t  INTELEMENT10;                 /*!< (@ 0x000000E8) INTELEMENT10                                               */
  __IM  uint32_t  INTELEMENT11;                 /*!< (@ 0x000000EC) INTELEMENT11                                               */
  __IM  uint32_t  INTELEMENT12;                 /*!< (@ 0x000000F0) INTELEMENT12                                               */
  __IM  uint32_t  INTELEMENT13;                 /*!< (@ 0x000000F4) INTELEMENT13                                               */
  __IM  uint32_t  INTELEMENT14;                 /*!< (@ 0x000000F8) INTELEMENT14                                               */
  __IM  uint32_t  INTELEMENT15;                 /*!< (@ 0x000000FC) INTELEMENT15                                               */
} FRC_Type;                                     /*!< Size = 256 (0x100)                                                        */



/* =========================================================================================================================== */
/* ================                                           MODEM                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Modem controller (MODEM)
  */

typedef struct {                                /*!< (@ 0x40086000) MODEM Structure                                            */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000000) STATUS                                                     */
  __IM  uint32_t  TIMDETSTATUS;                 /*!< (@ 0x00000004) TIMDETSTATUS                                               */
  __IM  uint32_t  FREQOFFEST;                   /*!< (@ 0x00000008) FREQOFFEST                                                 */
  __IM  uint32_t  AFCADJRX;                     /*!< (@ 0x0000000C) AFCADJRX                                                   */
  __IM  uint32_t  AFCADJTX;                     /*!< (@ 0x00000010) AFCADJTX                                                   */
  __IOM uint32_t  MIXCTRL;                      /*!< (@ 0x00000014) MIXCTRL                                                    */
  __IOM uint32_t  CTRL0;                        /*!< (@ 0x00000018) CTRL0                                                      */
  __IOM uint32_t  CTRL1;                        /*!< (@ 0x0000001C) CTRL1                                                      */
  __IOM uint32_t  CTRL2;                        /*!< (@ 0x00000020) CTRL2                                                      */
  __IOM uint32_t  CTRL3;                        /*!< (@ 0x00000024) CTRL3                                                      */
  __IOM uint32_t  CTRL4;                        /*!< (@ 0x00000028) CTRL4                                                      */
  __IOM uint32_t  CTRL5;                        /*!< (@ 0x0000002C) CTRL5                                                      */
  __IOM uint32_t  TXBR;                         /*!< (@ 0x00000030) TXBR                                                       */
  __IOM uint32_t  RXBR;                         /*!< (@ 0x00000034) RXBR                                                       */
  __IOM uint32_t  CF;                           /*!< (@ 0x00000038) CF                                                         */
  __IOM uint32_t  PRE;                          /*!< (@ 0x0000003C) PRE                                                        */
  __IOM uint32_t  SYNC0;                        /*!< (@ 0x00000040) SYNC0                                                      */
  __IOM uint32_t  SYNC1;                        /*!< (@ 0x00000044) SYNC1                                                      */
  __IOM uint32_t  TIMING;                       /*!< (@ 0x00000048) TIMING                                                     */
  __IOM uint32_t  DSSS0;                        /*!< (@ 0x0000004C) DSSS0                                                      */
  __IOM uint32_t  MODINDEX;                     /*!< (@ 0x00000050) MODINDEX                                                   */
  __IOM uint32_t  AFC;                          /*!< (@ 0x00000054) AFC                                                        */
  __IOM uint32_t  AFCADJLIM;                    /*!< (@ 0x00000058) AFCADJLIM                                                  */
  __IOM uint32_t  SHAPING0;                     /*!< (@ 0x0000005C) SHAPING0                                                   */
  __IOM uint32_t  SHAPING1;                     /*!< (@ 0x00000060) SHAPING1                                                   */
  __IOM uint32_t  SHAPING2;                     /*!< (@ 0x00000064) SHAPING2                                                   */
  __IOM uint32_t  RAMPCTRL;                     /*!< (@ 0x00000068) RAMPCTRL                                                   */
  __IOM uint32_t  RAMPLEV;                      /*!< (@ 0x0000006C) RAMPLEV                                                    */
  __IOM uint32_t  ROUTEPEN;                     /*!< (@ 0x00000070) ROUTEPEN                                                   */
  __IOM uint32_t  ROUTELOC0;                    /*!< (@ 0x00000074) ROUTELOC0                                                  */
  __IOM uint32_t  ROUTELOC1;                    /*!< (@ 0x00000078) ROUTELOC1                                                  */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  IF;                           /*!< (@ 0x00000080) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000084) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000088) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000008C) IEN                                                        */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000090) CMD                                                        */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  DCCOMP;                       /*!< (@ 0x00000098) DCCOMP                                                     */
  __IOM uint32_t  DCCOMPFILTINIT;               /*!< (@ 0x0000009C) DCCOMPFILTINIT                                             */
  __IM  uint32_t  RESERVED2[24];
  __IM  uint32_t  DCESTI;                       /*!< (@ 0x00000100) DCESTI                                                     */
  __IM  uint32_t  RESERVED3[191];
  __IOM uint32_t  RAM0_RAMDATA;                 /*!< (@ 0x00000400) RAM0_RAMDATA                                               */
  __IOM uint32_t  RAM1_RAMDATA;                 /*!< (@ 0x00000404) RAM1_RAMDATA                                               */
  __IOM uint32_t  RAM2_RAMDATA;                 /*!< (@ 0x00000408) RAM2_RAMDATA                                               */
  __IOM uint32_t  RAM3_RAMDATA;                 /*!< (@ 0x0000040C) RAM3_RAMDATA                                               */
  __IOM uint32_t  RAM4_RAMDATA;                 /*!< (@ 0x00000410) RAM4_RAMDATA                                               */
  __IOM uint32_t  RAM5_RAMDATA;                 /*!< (@ 0x00000414) RAM5_RAMDATA                                               */
  __IOM uint32_t  RAM6_RAMDATA;                 /*!< (@ 0x00000418) RAM6_RAMDATA                                               */
  __IOM uint32_t  RAM7_RAMDATA;                 /*!< (@ 0x0000041C) RAM7_RAMDATA                                               */
  __IOM uint32_t  RAM8_RAMDATA;                 /*!< (@ 0x00000420) RAM8_RAMDATA                                               */
  __IOM uint32_t  RAM9_RAMDATA;                 /*!< (@ 0x00000424) RAM9_RAMDATA                                               */
  __IOM uint32_t  RAM10_RAMDATA;                /*!< (@ 0x00000428) RAM10_RAMDATA                                              */
  __IOM uint32_t  RAM11_RAMDATA;                /*!< (@ 0x0000042C) RAM11_RAMDATA                                              */
  __IOM uint32_t  RAM12_RAMDATA;                /*!< (@ 0x00000430) RAM12_RAMDATA                                              */
  __IOM uint32_t  RAM13_RAMDATA;                /*!< (@ 0x00000434) RAM13_RAMDATA                                              */
  __IOM uint32_t  RAM14_RAMDATA;                /*!< (@ 0x00000438) RAM14_RAMDATA                                              */
  __IOM uint32_t  RAM15_RAMDATA;                /*!< (@ 0x0000043C) RAM15_RAMDATA                                              */
  __IOM uint32_t  RAM16_RAMDATA;                /*!< (@ 0x00000440) RAM16_RAMDATA                                              */
  __IOM uint32_t  RAM17_RAMDATA;                /*!< (@ 0x00000444) RAM17_RAMDATA                                              */
  __IOM uint32_t  RAM18_RAMDATA;                /*!< (@ 0x00000448) RAM18_RAMDATA                                              */
  __IOM uint32_t  RAM19_RAMDATA;                /*!< (@ 0x0000044C) RAM19_RAMDATA                                              */
  __IOM uint32_t  RAM20_RAMDATA;                /*!< (@ 0x00000450) RAM20_RAMDATA                                              */
  __IOM uint32_t  RAM21_RAMDATA;                /*!< (@ 0x00000454) RAM21_RAMDATA                                              */
  __IOM uint32_t  RAM22_RAMDATA;                /*!< (@ 0x00000458) RAM22_RAMDATA                                              */
  __IOM uint32_t  RAM23_RAMDATA;                /*!< (@ 0x0000045C) RAM23_RAMDATA                                              */
  __IOM uint32_t  RAM24_RAMDATA;                /*!< (@ 0x00000460) RAM24_RAMDATA                                              */
  __IOM uint32_t  RAM25_RAMDATA;                /*!< (@ 0x00000464) RAM25_RAMDATA                                              */
  __IOM uint32_t  RAM26_RAMDATA;                /*!< (@ 0x00000468) RAM26_RAMDATA                                              */
  __IOM uint32_t  RAM27_RAMDATA;                /*!< (@ 0x0000046C) RAM27_RAMDATA                                              */
  __IOM uint32_t  RAM28_RAMDATA;                /*!< (@ 0x00000470) RAM28_RAMDATA                                              */
  __IOM uint32_t  RAM29_RAMDATA;                /*!< (@ 0x00000474) RAM29_RAMDATA                                              */
  __IOM uint32_t  RAM30_RAMDATA;                /*!< (@ 0x00000478) RAM30_RAMDATA                                              */
  __IOM uint32_t  RAM31_RAMDATA;                /*!< (@ 0x0000047C) RAM31_RAMDATA                                              */
  __IOM uint32_t  RAM32_RAMDATA;                /*!< (@ 0x00000480) RAM32_RAMDATA                                              */
  __IOM uint32_t  RAM33_RAMDATA;                /*!< (@ 0x00000484) RAM33_RAMDATA                                              */
  __IOM uint32_t  RAM34_RAMDATA;                /*!< (@ 0x00000488) RAM34_RAMDATA                                              */
  __IOM uint32_t  RAM35_RAMDATA;                /*!< (@ 0x0000048C) RAM35_RAMDATA                                              */
  __IOM uint32_t  RAM36_RAMDATA;                /*!< (@ 0x00000490) RAM36_RAMDATA                                              */
  __IOM uint32_t  RAM37_RAMDATA;                /*!< (@ 0x00000494) RAM37_RAMDATA                                              */
  __IOM uint32_t  RAM38_RAMDATA;                /*!< (@ 0x00000498) RAM38_RAMDATA                                              */
  __IOM uint32_t  RAM39_RAMDATA;                /*!< (@ 0x0000049C) RAM39_RAMDATA                                              */
  __IOM uint32_t  RAM40_RAMDATA;                /*!< (@ 0x000004A0) RAM40_RAMDATA                                              */
  __IOM uint32_t  RAM41_RAMDATA;                /*!< (@ 0x000004A4) RAM41_RAMDATA                                              */
  __IOM uint32_t  RAM42_RAMDATA;                /*!< (@ 0x000004A8) RAM42_RAMDATA                                              */
  __IOM uint32_t  RAM43_RAMDATA;                /*!< (@ 0x000004AC) RAM43_RAMDATA                                              */
  __IOM uint32_t  RAM44_RAMDATA;                /*!< (@ 0x000004B0) RAM44_RAMDATA                                              */
  __IOM uint32_t  RAM45_RAMDATA;                /*!< (@ 0x000004B4) RAM45_RAMDATA                                              */
  __IOM uint32_t  RAM46_RAMDATA;                /*!< (@ 0x000004B8) RAM46_RAMDATA                                              */
  __IOM uint32_t  RAM47_RAMDATA;                /*!< (@ 0x000004BC) RAM47_RAMDATA                                              */
  __IOM uint32_t  RAM48_RAMDATA;                /*!< (@ 0x000004C0) RAM48_RAMDATA                                              */
  __IOM uint32_t  RAM49_RAMDATA;                /*!< (@ 0x000004C4) RAM49_RAMDATA                                              */
  __IOM uint32_t  RAM50_RAMDATA;                /*!< (@ 0x000004C8) RAM50_RAMDATA                                              */
  __IOM uint32_t  RAM51_RAMDATA;                /*!< (@ 0x000004CC) RAM51_RAMDATA                                              */
  __IOM uint32_t  RAM52_RAMDATA;                /*!< (@ 0x000004D0) RAM52_RAMDATA                                              */
  __IOM uint32_t  RAM53_RAMDATA;                /*!< (@ 0x000004D4) RAM53_RAMDATA                                              */
  __IOM uint32_t  RAM54_RAMDATA;                /*!< (@ 0x000004D8) RAM54_RAMDATA                                              */
  __IOM uint32_t  RAM55_RAMDATA;                /*!< (@ 0x000004DC) RAM55_RAMDATA                                              */
  __IOM uint32_t  RAM56_RAMDATA;                /*!< (@ 0x000004E0) RAM56_RAMDATA                                              */
  __IOM uint32_t  RAM57_RAMDATA;                /*!< (@ 0x000004E4) RAM57_RAMDATA                                              */
  __IOM uint32_t  RAM58_RAMDATA;                /*!< (@ 0x000004E8) RAM58_RAMDATA                                              */
  __IOM uint32_t  RAM59_RAMDATA;                /*!< (@ 0x000004EC) RAM59_RAMDATA                                              */
  __IOM uint32_t  RAM60_RAMDATA;                /*!< (@ 0x000004F0) RAM60_RAMDATA                                              */
  __IOM uint32_t  RAM61_RAMDATA;                /*!< (@ 0x000004F4) RAM61_RAMDATA                                              */
  __IOM uint32_t  RAM62_RAMDATA;                /*!< (@ 0x000004F8) RAM62_RAMDATA                                              */
  __IOM uint32_t  RAM63_RAMDATA;                /*!< (@ 0x000004FC) RAM63_RAMDATA                                              */
  __IOM uint32_t  RAM64_RAMDATA;                /*!< (@ 0x00000500) RAM64_RAMDATA                                              */
  __IOM uint32_t  RAM65_RAMDATA;                /*!< (@ 0x00000504) RAM65_RAMDATA                                              */
  __IOM uint32_t  RAM66_RAMDATA;                /*!< (@ 0x00000508) RAM66_RAMDATA                                              */
  __IOM uint32_t  RAM67_RAMDATA;                /*!< (@ 0x0000050C) RAM67_RAMDATA                                              */
  __IOM uint32_t  RAM68_RAMDATA;                /*!< (@ 0x00000510) RAM68_RAMDATA                                              */
  __IOM uint32_t  RAM69_RAMDATA;                /*!< (@ 0x00000514) RAM69_RAMDATA                                              */
  __IOM uint32_t  RAM70_RAMDATA;                /*!< (@ 0x00000518) RAM70_RAMDATA                                              */
  __IOM uint32_t  RAM71_RAMDATA;                /*!< (@ 0x0000051C) RAM71_RAMDATA                                              */
  __IOM uint32_t  RAM72_RAMDATA;                /*!< (@ 0x00000520) RAM72_RAMDATA                                              */
  __IOM uint32_t  RAM73_RAMDATA;                /*!< (@ 0x00000524) RAM73_RAMDATA                                              */
  __IOM uint32_t  RAM74_RAMDATA;                /*!< (@ 0x00000528) RAM74_RAMDATA                                              */
  __IOM uint32_t  RAM75_RAMDATA;                /*!< (@ 0x0000052C) RAM75_RAMDATA                                              */
  __IOM uint32_t  RAM76_RAMDATA;                /*!< (@ 0x00000530) RAM76_RAMDATA                                              */
  __IOM uint32_t  RAM77_RAMDATA;                /*!< (@ 0x00000534) RAM77_RAMDATA                                              */
  __IOM uint32_t  RAM78_RAMDATA;                /*!< (@ 0x00000538) RAM78_RAMDATA                                              */
  __IOM uint32_t  RAM79_RAMDATA;                /*!< (@ 0x0000053C) RAM79_RAMDATA                                              */
  __IOM uint32_t  RAM80_RAMDATA;                /*!< (@ 0x00000540) RAM80_RAMDATA                                              */
  __IOM uint32_t  RAM81_RAMDATA;                /*!< (@ 0x00000544) RAM81_RAMDATA                                              */
  __IOM uint32_t  RAM82_RAMDATA;                /*!< (@ 0x00000548) RAM82_RAMDATA                                              */
  __IOM uint32_t  RAM83_RAMDATA;                /*!< (@ 0x0000054C) RAM83_RAMDATA                                              */
  __IOM uint32_t  RAM84_RAMDATA;                /*!< (@ 0x00000550) RAM84_RAMDATA                                              */
  __IOM uint32_t  RAM85_RAMDATA;                /*!< (@ 0x00000554) RAM85_RAMDATA                                              */
  __IOM uint32_t  RAM86_RAMDATA;                /*!< (@ 0x00000558) RAM86_RAMDATA                                              */
  __IOM uint32_t  RAM87_RAMDATA;                /*!< (@ 0x0000055C) RAM87_RAMDATA                                              */
  __IOM uint32_t  RAM88_RAMDATA;                /*!< (@ 0x00000560) RAM88_RAMDATA                                              */
  __IOM uint32_t  RAM89_RAMDATA;                /*!< (@ 0x00000564) RAM89_RAMDATA                                              */
  __IOM uint32_t  RAM90_RAMDATA;                /*!< (@ 0x00000568) RAM90_RAMDATA                                              */
  __IOM uint32_t  RAM91_RAMDATA;                /*!< (@ 0x0000056C) RAM91_RAMDATA                                              */
  __IOM uint32_t  RAM92_RAMDATA;                /*!< (@ 0x00000570) RAM92_RAMDATA                                              */
  __IOM uint32_t  RAM93_RAMDATA;                /*!< (@ 0x00000574) RAM93_RAMDATA                                              */
  __IOM uint32_t  RAM94_RAMDATA;                /*!< (@ 0x00000578) RAM94_RAMDATA                                              */
  __IOM uint32_t  RAM95_RAMDATA;                /*!< (@ 0x0000057C) RAM95_RAMDATA                                              */
  __IOM uint32_t  RAM96_RAMDATA;                /*!< (@ 0x00000580) RAM96_RAMDATA                                              */
  __IOM uint32_t  RAM97_RAMDATA;                /*!< (@ 0x00000584) RAM97_RAMDATA                                              */
  __IOM uint32_t  RAM98_RAMDATA;                /*!< (@ 0x00000588) RAM98_RAMDATA                                              */
  __IOM uint32_t  RAM99_RAMDATA;                /*!< (@ 0x0000058C) RAM99_RAMDATA                                              */
  __IOM uint32_t  RAM100_RAMDATA;               /*!< (@ 0x00000590) RAM100_RAMDATA                                             */
  __IOM uint32_t  RAM101_RAMDATA;               /*!< (@ 0x00000594) RAM101_RAMDATA                                             */
  __IOM uint32_t  RAM102_RAMDATA;               /*!< (@ 0x00000598) RAM102_RAMDATA                                             */
  __IOM uint32_t  RAM103_RAMDATA;               /*!< (@ 0x0000059C) RAM103_RAMDATA                                             */
  __IOM uint32_t  RAM104_RAMDATA;               /*!< (@ 0x000005A0) RAM104_RAMDATA                                             */
  __IOM uint32_t  RAM105_RAMDATA;               /*!< (@ 0x000005A4) RAM105_RAMDATA                                             */
  __IOM uint32_t  RAM106_RAMDATA;               /*!< (@ 0x000005A8) RAM106_RAMDATA                                             */
  __IOM uint32_t  RAM107_RAMDATA;               /*!< (@ 0x000005AC) RAM107_RAMDATA                                             */
  __IOM uint32_t  RAM108_RAMDATA;               /*!< (@ 0x000005B0) RAM108_RAMDATA                                             */
  __IOM uint32_t  RAM109_RAMDATA;               /*!< (@ 0x000005B4) RAM109_RAMDATA                                             */
  __IOM uint32_t  RAM110_RAMDATA;               /*!< (@ 0x000005B8) RAM110_RAMDATA                                             */
  __IOM uint32_t  RAM111_RAMDATA;               /*!< (@ 0x000005BC) RAM111_RAMDATA                                             */
  __IOM uint32_t  RAM112_RAMDATA;               /*!< (@ 0x000005C0) RAM112_RAMDATA                                             */
  __IOM uint32_t  RAM113_RAMDATA;               /*!< (@ 0x000005C4) RAM113_RAMDATA                                             */
  __IOM uint32_t  RAM114_RAMDATA;               /*!< (@ 0x000005C8) RAM114_RAMDATA                                             */
  __IOM uint32_t  RAM115_RAMDATA;               /*!< (@ 0x000005CC) RAM115_RAMDATA                                             */
  __IOM uint32_t  RAM116_RAMDATA;               /*!< (@ 0x000005D0) RAM116_RAMDATA                                             */
  __IOM uint32_t  RAM117_RAMDATA;               /*!< (@ 0x000005D4) RAM117_RAMDATA                                             */
  __IOM uint32_t  RAM118_RAMDATA;               /*!< (@ 0x000005D8) RAM118_RAMDATA                                             */
  __IOM uint32_t  RAM119_RAMDATA;               /*!< (@ 0x000005DC) RAM119_RAMDATA                                             */
  __IOM uint32_t  RAM120_RAMDATA;               /*!< (@ 0x000005E0) RAM120_RAMDATA                                             */
  __IOM uint32_t  RAM121_RAMDATA;               /*!< (@ 0x000005E4) RAM121_RAMDATA                                             */
  __IOM uint32_t  RAM122_RAMDATA;               /*!< (@ 0x000005E8) RAM122_RAMDATA                                             */
  __IOM uint32_t  RAM123_RAMDATA;               /*!< (@ 0x000005EC) RAM123_RAMDATA                                             */
  __IOM uint32_t  RAM124_RAMDATA;               /*!< (@ 0x000005F0) RAM124_RAMDATA                                             */
  __IOM uint32_t  RAM125_RAMDATA;               /*!< (@ 0x000005F4) RAM125_RAMDATA                                             */
  __IOM uint32_t  RAM126_RAMDATA;               /*!< (@ 0x000005F8) RAM126_RAMDATA                                             */
  __IOM uint32_t  RAM127_RAMDATA;               /*!< (@ 0x000005FC) RAM127_RAMDATA                                             */
  __IOM uint32_t  RAM128_RAMDATA;               /*!< (@ 0x00000600) RAM128_RAMDATA                                             */
  __IOM uint32_t  RAM129_RAMDATA;               /*!< (@ 0x00000604) RAM129_RAMDATA                                             */
  __IOM uint32_t  RAM130_RAMDATA;               /*!< (@ 0x00000608) RAM130_RAMDATA                                             */
  __IOM uint32_t  RAM131_RAMDATA;               /*!< (@ 0x0000060C) RAM131_RAMDATA                                             */
  __IOM uint32_t  RAM132_RAMDATA;               /*!< (@ 0x00000610) RAM132_RAMDATA                                             */
  __IOM uint32_t  RAM133_RAMDATA;               /*!< (@ 0x00000614) RAM133_RAMDATA                                             */
  __IOM uint32_t  RAM134_RAMDATA;               /*!< (@ 0x00000618) RAM134_RAMDATA                                             */
  __IOM uint32_t  RAM135_RAMDATA;               /*!< (@ 0x0000061C) RAM135_RAMDATA                                             */
  __IOM uint32_t  RAM136_RAMDATA;               /*!< (@ 0x00000620) RAM136_RAMDATA                                             */
  __IOM uint32_t  RAM137_RAMDATA;               /*!< (@ 0x00000624) RAM137_RAMDATA                                             */
  __IOM uint32_t  RAM138_RAMDATA;               /*!< (@ 0x00000628) RAM138_RAMDATA                                             */
  __IOM uint32_t  RAM139_RAMDATA;               /*!< (@ 0x0000062C) RAM139_RAMDATA                                             */
  __IOM uint32_t  RAM140_RAMDATA;               /*!< (@ 0x00000630) RAM140_RAMDATA                                             */
  __IOM uint32_t  RAM141_RAMDATA;               /*!< (@ 0x00000634) RAM141_RAMDATA                                             */
  __IOM uint32_t  RAM142_RAMDATA;               /*!< (@ 0x00000638) RAM142_RAMDATA                                             */
  __IOM uint32_t  RAM143_RAMDATA;               /*!< (@ 0x0000063C) RAM143_RAMDATA                                             */
  __IOM uint32_t  RAM144_RAMDATA;               /*!< (@ 0x00000640) RAM144_RAMDATA                                             */
  __IOM uint32_t  RAM145_RAMDATA;               /*!< (@ 0x00000644) RAM145_RAMDATA                                             */
  __IOM uint32_t  RAM146_RAMDATA;               /*!< (@ 0x00000648) RAM146_RAMDATA                                             */
  __IOM uint32_t  RAM147_RAMDATA;               /*!< (@ 0x0000064C) RAM147_RAMDATA                                             */
  __IOM uint32_t  RAM148_RAMDATA;               /*!< (@ 0x00000650) RAM148_RAMDATA                                             */
  __IOM uint32_t  RAM149_RAMDATA;               /*!< (@ 0x00000654) RAM149_RAMDATA                                             */
  __IOM uint32_t  RAM150_RAMDATA;               /*!< (@ 0x00000658) RAM150_RAMDATA                                             */
  __IOM uint32_t  RAM151_RAMDATA;               /*!< (@ 0x0000065C) RAM151_RAMDATA                                             */
  __IOM uint32_t  RAM152_RAMDATA;               /*!< (@ 0x00000660) RAM152_RAMDATA                                             */
  __IOM uint32_t  RAM153_RAMDATA;               /*!< (@ 0x00000664) RAM153_RAMDATA                                             */
  __IOM uint32_t  RAM154_RAMDATA;               /*!< (@ 0x00000668) RAM154_RAMDATA                                             */
  __IOM uint32_t  RAM155_RAMDATA;               /*!< (@ 0x0000066C) RAM155_RAMDATA                                             */
  __IOM uint32_t  RAM156_RAMDATA;               /*!< (@ 0x00000670) RAM156_RAMDATA                                             */
  __IOM uint32_t  RAM157_RAMDATA;               /*!< (@ 0x00000674) RAM157_RAMDATA                                             */
  __IOM uint32_t  RAM158_RAMDATA;               /*!< (@ 0x00000678) RAM158_RAMDATA                                             */
  __IOM uint32_t  RAM159_RAMDATA;               /*!< (@ 0x0000067C) RAM159_RAMDATA                                             */
  __IOM uint32_t  RAM160_RAMDATA;               /*!< (@ 0x00000680) RAM160_RAMDATA                                             */
  __IOM uint32_t  RAM161_RAMDATA;               /*!< (@ 0x00000684) RAM161_RAMDATA                                             */
  __IOM uint32_t  RAM162_RAMDATA;               /*!< (@ 0x00000688) RAM162_RAMDATA                                             */
  __IOM uint32_t  RAM163_RAMDATA;               /*!< (@ 0x0000068C) RAM163_RAMDATA                                             */
  __IOM uint32_t  RAM164_RAMDATA;               /*!< (@ 0x00000690) RAM164_RAMDATA                                             */
  __IOM uint32_t  RAM165_RAMDATA;               /*!< (@ 0x00000694) RAM165_RAMDATA                                             */
  __IOM uint32_t  RAM166_RAMDATA;               /*!< (@ 0x00000698) RAM166_RAMDATA                                             */
  __IOM uint32_t  RAM167_RAMDATA;               /*!< (@ 0x0000069C) RAM167_RAMDATA                                             */
  __IOM uint32_t  RAM168_RAMDATA;               /*!< (@ 0x000006A0) RAM168_RAMDATA                                             */
  __IOM uint32_t  RAM169_RAMDATA;               /*!< (@ 0x000006A4) RAM169_RAMDATA                                             */
  __IOM uint32_t  RAM170_RAMDATA;               /*!< (@ 0x000006A8) RAM170_RAMDATA                                             */
  __IOM uint32_t  RAM171_RAMDATA;               /*!< (@ 0x000006AC) RAM171_RAMDATA                                             */
  __IOM uint32_t  RAM172_RAMDATA;               /*!< (@ 0x000006B0) RAM172_RAMDATA                                             */
  __IOM uint32_t  RAM173_RAMDATA;               /*!< (@ 0x000006B4) RAM173_RAMDATA                                             */
  __IOM uint32_t  RAM174_RAMDATA;               /*!< (@ 0x000006B8) RAM174_RAMDATA                                             */
  __IOM uint32_t  RAM175_RAMDATA;               /*!< (@ 0x000006BC) RAM175_RAMDATA                                             */
  __IOM uint32_t  RAM176_RAMDATA;               /*!< (@ 0x000006C0) RAM176_RAMDATA                                             */
  __IOM uint32_t  RAM177_RAMDATA;               /*!< (@ 0x000006C4) RAM177_RAMDATA                                             */
  __IOM uint32_t  RAM178_RAMDATA;               /*!< (@ 0x000006C8) RAM178_RAMDATA                                             */
  __IOM uint32_t  RAM179_RAMDATA;               /*!< (@ 0x000006CC) RAM179_RAMDATA                                             */
  __IOM uint32_t  RAM180_RAMDATA;               /*!< (@ 0x000006D0) RAM180_RAMDATA                                             */
  __IOM uint32_t  RAM181_RAMDATA;               /*!< (@ 0x000006D4) RAM181_RAMDATA                                             */
  __IOM uint32_t  RAM182_RAMDATA;               /*!< (@ 0x000006D8) RAM182_RAMDATA                                             */
  __IOM uint32_t  RAM183_RAMDATA;               /*!< (@ 0x000006DC) RAM183_RAMDATA                                             */
  __IOM uint32_t  RAM184_RAMDATA;               /*!< (@ 0x000006E0) RAM184_RAMDATA                                             */
  __IOM uint32_t  RAM185_RAMDATA;               /*!< (@ 0x000006E4) RAM185_RAMDATA                                             */
  __IOM uint32_t  RAM186_RAMDATA;               /*!< (@ 0x000006E8) RAM186_RAMDATA                                             */
  __IOM uint32_t  RAM187_RAMDATA;               /*!< (@ 0x000006EC) RAM187_RAMDATA                                             */
  __IOM uint32_t  RAM188_RAMDATA;               /*!< (@ 0x000006F0) RAM188_RAMDATA                                             */
  __IOM uint32_t  RAM189_RAMDATA;               /*!< (@ 0x000006F4) RAM189_RAMDATA                                             */
  __IOM uint32_t  RAM190_RAMDATA;               /*!< (@ 0x000006F8) RAM190_RAMDATA                                             */
  __IOM uint32_t  RAM191_RAMDATA;               /*!< (@ 0x000006FC) RAM191_RAMDATA                                             */
  __IOM uint32_t  RAM192_RAMDATA;               /*!< (@ 0x00000700) RAM192_RAMDATA                                             */
  __IOM uint32_t  RAM193_RAMDATA;               /*!< (@ 0x00000704) RAM193_RAMDATA                                             */
  __IOM uint32_t  RAM194_RAMDATA;               /*!< (@ 0x00000708) RAM194_RAMDATA                                             */
  __IOM uint32_t  RAM195_RAMDATA;               /*!< (@ 0x0000070C) RAM195_RAMDATA                                             */
  __IOM uint32_t  RAM196_RAMDATA;               /*!< (@ 0x00000710) RAM196_RAMDATA                                             */
  __IOM uint32_t  RAM197_RAMDATA;               /*!< (@ 0x00000714) RAM197_RAMDATA                                             */
  __IOM uint32_t  RAM198_RAMDATA;               /*!< (@ 0x00000718) RAM198_RAMDATA                                             */
  __IOM uint32_t  RAM199_RAMDATA;               /*!< (@ 0x0000071C) RAM199_RAMDATA                                             */
  __IOM uint32_t  RAM200_RAMDATA;               /*!< (@ 0x00000720) RAM200_RAMDATA                                             */
  __IOM uint32_t  RAM201_RAMDATA;               /*!< (@ 0x00000724) RAM201_RAMDATA                                             */
  __IOM uint32_t  RAM202_RAMDATA;               /*!< (@ 0x00000728) RAM202_RAMDATA                                             */
  __IOM uint32_t  RAM203_RAMDATA;               /*!< (@ 0x0000072C) RAM203_RAMDATA                                             */
  __IOM uint32_t  RAM204_RAMDATA;               /*!< (@ 0x00000730) RAM204_RAMDATA                                             */
  __IOM uint32_t  RAM205_RAMDATA;               /*!< (@ 0x00000734) RAM205_RAMDATA                                             */
  __IOM uint32_t  RAM206_RAMDATA;               /*!< (@ 0x00000738) RAM206_RAMDATA                                             */
  __IOM uint32_t  RAM207_RAMDATA;               /*!< (@ 0x0000073C) RAM207_RAMDATA                                             */
  __IOM uint32_t  RAM208_RAMDATA;               /*!< (@ 0x00000740) RAM208_RAMDATA                                             */
  __IOM uint32_t  RAM209_RAMDATA;               /*!< (@ 0x00000744) RAM209_RAMDATA                                             */
  __IOM uint32_t  RAM210_RAMDATA;               /*!< (@ 0x00000748) RAM210_RAMDATA                                             */
  __IOM uint32_t  RAM211_RAMDATA;               /*!< (@ 0x0000074C) RAM211_RAMDATA                                             */
  __IOM uint32_t  RAM212_RAMDATA;               /*!< (@ 0x00000750) RAM212_RAMDATA                                             */
  __IOM uint32_t  RAM213_RAMDATA;               /*!< (@ 0x00000754) RAM213_RAMDATA                                             */
  __IOM uint32_t  RAM214_RAMDATA;               /*!< (@ 0x00000758) RAM214_RAMDATA                                             */
  __IOM uint32_t  RAM215_RAMDATA;               /*!< (@ 0x0000075C) RAM215_RAMDATA                                             */
  __IOM uint32_t  RAM216_RAMDATA;               /*!< (@ 0x00000760) RAM216_RAMDATA                                             */
  __IOM uint32_t  RAM217_RAMDATA;               /*!< (@ 0x00000764) RAM217_RAMDATA                                             */
  __IOM uint32_t  RAM218_RAMDATA;               /*!< (@ 0x00000768) RAM218_RAMDATA                                             */
  __IOM uint32_t  RAM219_RAMDATA;               /*!< (@ 0x0000076C) RAM219_RAMDATA                                             */
  __IOM uint32_t  RAM220_RAMDATA;               /*!< (@ 0x00000770) RAM220_RAMDATA                                             */
  __IOM uint32_t  RAM221_RAMDATA;               /*!< (@ 0x00000774) RAM221_RAMDATA                                             */
  __IOM uint32_t  RAM222_RAMDATA;               /*!< (@ 0x00000778) RAM222_RAMDATA                                             */
  __IOM uint32_t  RAM223_RAMDATA;               /*!< (@ 0x0000077C) RAM223_RAMDATA                                             */
  __IOM uint32_t  RAM224_RAMDATA;               /*!< (@ 0x00000780) RAM224_RAMDATA                                             */
  __IOM uint32_t  RAM225_RAMDATA;               /*!< (@ 0x00000784) RAM225_RAMDATA                                             */
  __IOM uint32_t  RAM226_RAMDATA;               /*!< (@ 0x00000788) RAM226_RAMDATA                                             */
  __IOM uint32_t  RAM227_RAMDATA;               /*!< (@ 0x0000078C) RAM227_RAMDATA                                             */
  __IOM uint32_t  RAM228_RAMDATA;               /*!< (@ 0x00000790) RAM228_RAMDATA                                             */
  __IOM uint32_t  RAM229_RAMDATA;               /*!< (@ 0x00000794) RAM229_RAMDATA                                             */
  __IOM uint32_t  RAM230_RAMDATA;               /*!< (@ 0x00000798) RAM230_RAMDATA                                             */
  __IOM uint32_t  RAM231_RAMDATA;               /*!< (@ 0x0000079C) RAM231_RAMDATA                                             */
  __IOM uint32_t  RAM232_RAMDATA;               /*!< (@ 0x000007A0) RAM232_RAMDATA                                             */
  __IOM uint32_t  RAM233_RAMDATA;               /*!< (@ 0x000007A4) RAM233_RAMDATA                                             */
  __IOM uint32_t  RAM234_RAMDATA;               /*!< (@ 0x000007A8) RAM234_RAMDATA                                             */
  __IOM uint32_t  RAM235_RAMDATA;               /*!< (@ 0x000007AC) RAM235_RAMDATA                                             */
  __IOM uint32_t  RAM236_RAMDATA;               /*!< (@ 0x000007B0) RAM236_RAMDATA                                             */
  __IOM uint32_t  RAM237_RAMDATA;               /*!< (@ 0x000007B4) RAM237_RAMDATA                                             */
  __IOM uint32_t  RAM238_RAMDATA;               /*!< (@ 0x000007B8) RAM238_RAMDATA                                             */
  __IOM uint32_t  RAM239_RAMDATA;               /*!< (@ 0x000007BC) RAM239_RAMDATA                                             */
  __IOM uint32_t  RAM240_RAMDATA;               /*!< (@ 0x000007C0) RAM240_RAMDATA                                             */
  __IOM uint32_t  RAM241_RAMDATA;               /*!< (@ 0x000007C4) RAM241_RAMDATA                                             */
  __IOM uint32_t  RAM242_RAMDATA;               /*!< (@ 0x000007C8) RAM242_RAMDATA                                             */
  __IOM uint32_t  RAM243_RAMDATA;               /*!< (@ 0x000007CC) RAM243_RAMDATA                                             */
  __IOM uint32_t  RAM244_RAMDATA;               /*!< (@ 0x000007D0) RAM244_RAMDATA                                             */
  __IOM uint32_t  RAM245_RAMDATA;               /*!< (@ 0x000007D4) RAM245_RAMDATA                                             */
  __IOM uint32_t  RAM246_RAMDATA;               /*!< (@ 0x000007D8) RAM246_RAMDATA                                             */
  __IOM uint32_t  RAM247_RAMDATA;               /*!< (@ 0x000007DC) RAM247_RAMDATA                                             */
  __IOM uint32_t  RAM248_RAMDATA;               /*!< (@ 0x000007E0) RAM248_RAMDATA                                             */
  __IOM uint32_t  RAM249_RAMDATA;               /*!< (@ 0x000007E4) RAM249_RAMDATA                                             */
  __IOM uint32_t  RAM250_RAMDATA;               /*!< (@ 0x000007E8) RAM250_RAMDATA                                             */
  __IOM uint32_t  RAM251_RAMDATA;               /*!< (@ 0x000007EC) RAM251_RAMDATA                                             */
  __IOM uint32_t  RAM252_RAMDATA;               /*!< (@ 0x000007F0) RAM252_RAMDATA                                             */
  __IOM uint32_t  RAM253_RAMDATA;               /*!< (@ 0x000007F4) RAM253_RAMDATA                                             */
  __IOM uint32_t  RAM254_RAMDATA;               /*!< (@ 0x000007F8) RAM254_RAMDATA                                             */
  __IOM uint32_t  RAM255_RAMDATA;               /*!< (@ 0x000007FC) RAM255_RAMDATA                                             */
} MODEM_Type;                                   /*!< Size = 2048 (0x800)                                                       */



/* =========================================================================================================================== */
/* ================                                            RAC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Radio controller (RAC)
  */

typedef struct {                                /*!< (@ 0x40084000) RAC Structure                                              */
  __IOM uint32_t  RXENSRCEN;                    /*!< (@ 0x00000000) RXENSRCEN                                                  */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000004) STATUS                                                     */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000008) CMD                                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x0000000C) CTRL                                                       */
  __IOM uint32_t  FORCESTATE;                   /*!< (@ 0x00000010) FORCESTATE                                                 */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000014) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000018) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x0000001C) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000020) IEN                                                        */
  __IOM uint32_t  LVDSCTRL;                     /*!< (@ 0x00000024) LVDSCTRL                                                   */
  __IOM uint32_t  LVDSIDLESEQ;                  /*!< (@ 0x00000028) LVDSIDLESEQ                                                */
  __IOM uint32_t  LVDSROUTE;                    /*!< (@ 0x0000002C) LVDSROUTE                                                  */
  __IOM uint32_t  HFXORETIMECTRL;               /*!< (@ 0x00000030) HFXORETIMECTRL                                             */
  __IM  uint32_t  HFXORETIMESTATUS;             /*!< (@ 0x00000034) HFXORETIMESTATUS                                           */
  __IOM uint32_t  TESTCTRL;                     /*!< (@ 0x00000038) TESTCTRL                                                   */
  __IM  uint32_t  SEQSTATUS;                    /*!< (@ 0x0000003C) SEQSTATUS                                                  */
  __OM  uint32_t  SEQCMD;                       /*!< (@ 0x00000040) SEQCMD                                                     */
  __IOM uint32_t  BREAKPOINT;                   /*!< (@ 0x00000044) BREAKPOINT                                                 */
  __IOM uint32_t  R0;                           /*!< (@ 0x00000048) R0                                                         */
  __IOM uint32_t  R1;                           /*!< (@ 0x0000004C) R1                                                         */
  __IOM uint32_t  R2;                           /*!< (@ 0x00000050) R2                                                         */
  __IOM uint32_t  R3;                           /*!< (@ 0x00000054) R3                                                         */
  __IOM uint32_t  R4;                           /*!< (@ 0x00000058) R4                                                         */
  __IOM uint32_t  R5;                           /*!< (@ 0x0000005C) R5                                                         */
  __IOM uint32_t  R6;                           /*!< (@ 0x00000060) R6                                                         */
  __IOM uint32_t  R7;                           /*!< (@ 0x00000064) R7                                                         */
  __IM  uint32_t  RESERVED;
  __IM  uint32_t  WAITMASK;                     /*!< (@ 0x0000006C) WAITMASK                                                   */
  __IM  uint32_t  WAITSNSH;                     /*!< (@ 0x00000070) WAITSNSH                                                   */
  __IM  uint32_t  STIMER;                       /*!< (@ 0x00000074) STIMER                                                     */
  __IOM uint32_t  STIMERCOMP;                   /*!< (@ 0x00000078) STIMERCOMP                                                 */
  __IOM uint32_t  VECTADDR;                     /*!< (@ 0x0000007C) VECTADDR                                                   */
  __IOM uint32_t  SEQCTRL;                      /*!< (@ 0x00000080) SEQCTRL                                                    */
  __IOM uint32_t  PRESC;                        /*!< (@ 0x00000084) PRESC                                                      */
  __IOM uint32_t  SR0;                          /*!< (@ 0x00000088) SR0                                                        */
  __IOM uint32_t  SR1;                          /*!< (@ 0x0000008C) SR1                                                        */
  __IOM uint32_t  SR2;                          /*!< (@ 0x00000090) SR2                                                        */
  __IOM uint32_t  SR3;                          /*!< (@ 0x00000094) SR3                                                        */
  __IOM uint32_t  SYNTHENCTRL;                  /*!< (@ 0x00000098) SYNTHENCTRL                                                */
  __IOM uint32_t  SYNTHREGCTRL;                 /*!< (@ 0x0000009C) SYNTHREGCTRL                                               */
  __IOM uint32_t  VCOCTRL;                      /*!< (@ 0x000000A0) VCOCTRL                                                    */
  __IOM uint32_t  MMDCTRL;                      /*!< (@ 0x000000A4) MMDCTRL                                                    */
  __IM  uint32_t  RESERVED1[2];
  __IOM uint32_t  CHPCTRL;                      /*!< (@ 0x000000B0) CHPCTRL                                                    */
  __IOM uint32_t  CHPCAL;                       /*!< (@ 0x000000B4) CHPCAL                                                     */
  __IOM uint32_t  LPFCTRL;                      /*!< (@ 0x000000B8) LPFCTRL                                                    */
  __IOM uint32_t  SYNTHCTRL;                    /*!< (@ 0x000000BC) SYNTHCTRL                                                  */
  __IOM uint32_t  AUXCTRL;                      /*!< (@ 0x000000C0) AUXCTRL                                                    */
  __IOM uint32_t  AUXENCTRL;                    /*!< (@ 0x000000C4) AUXENCTRL                                                  */
  __IM  uint32_t  RESERVED2[11];
  __IOM uint32_t  RFENCTRL;                     /*!< (@ 0x000000F4) RFENCTRL                                                   */
  __IOM uint32_t  RFENCTRL0;                    /*!< (@ 0x000000F8) RFENCTRL0                                                  */
  __IOM uint32_t  LNAMIXCTRL;                   /*!< (@ 0x000000FC) LNAMIXCTRL                                                 */
  __IOM uint32_t  PACTRL0;                      /*!< (@ 0x00000100) PACTRL0                                                    */
  __IOM uint32_t  PAPKDCTRL;                    /*!< (@ 0x00000104) PAPKDCTRL                                                  */
  __IOM uint32_t  PABIASCTRL0;                  /*!< (@ 0x00000108) PABIASCTRL0                                                */
  __IOM uint32_t  PABIASCTRL1;                  /*!< (@ 0x0000010C) PABIASCTRL1                                                */
  __IOM uint32_t  SGRFENCTRL0;                  /*!< (@ 0x00000110) SGRFENCTRL0                                                */
  __IOM uint32_t  SGLNAMIXCTRL;                 /*!< (@ 0x00000114) SGLNAMIXCTRL                                               */
  __IOM uint32_t  SGPACTRL0;                    /*!< (@ 0x00000118) SGPACTRL0                                                  */
  __IOM uint32_t  SGPAPKDCTRL;                  /*!< (@ 0x0000011C) SGPAPKDCTRL                                                */
  __IOM uint32_t  SGPABIASCTRL0;                /*!< (@ 0x00000120) SGPABIASCTRL0                                              */
  __IOM uint32_t  SGPABIASCTRL1;                /*!< (@ 0x00000124) SGPABIASCTRL1                                              */
  __IM  uint32_t  RFSTATUS;                     /*!< (@ 0x00000128) RFSTATUS                                                   */
  __IOM uint32_t  RFBIASCTRL;                   /*!< (@ 0x0000012C) RFBIASCTRL                                                 */
  __IOM uint32_t  RFBIASCAL;                    /*!< (@ 0x00000130) RFBIASCAL                                                  */
  __IOM uint32_t  LNAMIXCTRL1;                  /*!< (@ 0x00000134) LNAMIXCTRL1                                                */
  __IOM uint32_t  IFPGACTRL;                    /*!< (@ 0x00000138) IFPGACTRL                                                  */
  __IOM uint32_t  IFPGACAL;                     /*!< (@ 0x0000013C) IFPGACAL                                                   */
  __IOM uint32_t  IFFILTCTRL;                   /*!< (@ 0x00000140) IFFILTCTRL                                                 */
  __IOM uint32_t  IFADCCTRL;                    /*!< (@ 0x00000144) IFADCCTRL                                                  */
  __IOM uint32_t  IFADCCAL;                     /*!< (@ 0x00000148) IFADCCAL                                                   */
  __IOM uint32_t  PAENCTRL;                     /*!< (@ 0x0000014C) PAENCTRL                                                   */
  __IOM uint32_t  PACTUNECTRL;                  /*!< (@ 0x00000150) PACTUNECTRL                                                */
  __IOM uint32_t  RCTUNE;                       /*!< (@ 0x00000154) RCTUNE                                                     */
  __IOM uint32_t  APC;                          /*!< (@ 0x00000158) APC                                                        */
  __IOM uint32_t  SPARE;                        /*!< (@ 0x0000015C) SPARE                                                      */
} RAC_Type;                                     /*!< Size = 352 (0x160)                                                        */



/* =========================================================================================================================== */
/* ================                                           SYNTH                                           ================ */
/* =========================================================================================================================== */


/**
  * @brief Frequency synthezicer (SYNTH)
  */

typedef struct {                                /*!< (@ 0x40083000) SYNTH Structure                                            */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x00000000) STATUS                                                     */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) CMD                                                        */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000008) CTRL                                                       */
  __IOM uint32_t  CALCTRL;                      /*!< (@ 0x0000000C) CALCTRL                                                    */
  __IM  uint32_t  RESERVED[5];
  __IOM uint32_t  VCDACCTRL;                    /*!< (@ 0x00000024) VCDACCTRL                                                  */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  FREQ;                         /*!< (@ 0x0000002C) FREQ                                                       */
  __IOM uint32_t  IFFREQ;                       /*!< (@ 0x00000030) IFFREQ                                                     */
  __IOM uint32_t  DIVCTRL;                      /*!< (@ 0x00000034) DIVCTRL                                                    */
  __IOM uint32_t  CHCTRL;                       /*!< (@ 0x00000038) CHCTRL                                                     */
  __IOM uint32_t  CHSP;                         /*!< (@ 0x0000003C) CHSP                                                       */
  __IOM uint32_t  CALOFFSET;                    /*!< (@ 0x00000040) CALOFFSET                                                  */
  __IOM uint32_t  VCOTUNING;                    /*!< (@ 0x00000044) VCOTUNING                                                  */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  VCORANGE;                     /*!< (@ 0x0000004C) VCORANGE                                                   */
  __IOM uint32_t  VCOGAIN;                      /*!< (@ 0x00000050) VCOGAIN                                                    */
  __IOM uint32_t  AUXVCOTUNING;                 /*!< (@ 0x00000054) AUXVCOTUNING                                               */
  __IOM uint32_t  AUXFREQ;                      /*!< (@ 0x00000058) AUXFREQ                                                    */
  __IOM uint32_t  AUXVCDACCTRL;                 /*!< (@ 0x0000005C) AUXVCDACCTRL                                               */
  __IOM uint32_t  CHPDACCTRL;                   /*!< (@ 0x00000060) CHPDACCTRL                                                 */
  __IOM uint32_t  CAPCALCYCLECNT;               /*!< (@ 0x00000064) CAPCALCYCLECNT                                             */
  __IM  uint32_t  RESERVED3[2];
  __IM  uint32_t  IF;                           /*!< (@ 0x00000070) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000074) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000078) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x0000007C) IEN                                                        */
} SYNTH_Type;                                   /*!< Size = 128 (0x80)                                                         */



/* =========================================================================================================================== */
/* ================                                         PROTIMER                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief PROTIMER (PROTIMER)
  */

typedef struct {                                /*!< (@ 0x40085000) PROTIMER Structure                                         */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) CTRL                                                       */
  __OM  uint32_t  CMD;                          /*!< (@ 0x00000004) CMD                                                        */
  __IOM uint32_t  PRSCTRL;                      /*!< (@ 0x00000008) PRSCTRL                                                    */
  __IM  uint32_t  STATUS;                       /*!< (@ 0x0000000C) STATUS                                                     */
  __IOM uint32_t  PRECNT;                       /*!< (@ 0x00000010) PRECNT                                                     */
  __IOM uint32_t  BASECNT;                      /*!< (@ 0x00000014) BASECNT                                                    */
  __IOM uint32_t  WRAPCNT;                      /*!< (@ 0x00000018) WRAPCNT                                                    */
  __IM  uint32_t  BASEPRE;                      /*!< (@ 0x0000001C) BASEPRE                                                    */
  __IM  uint32_t  LWRAPCNT;                     /*!< (@ 0x00000020) LWRAPCNT                                                   */
  __IOM uint32_t  PRECNTTOPADJ;                 /*!< (@ 0x00000024) PRECNTTOPADJ                                               */
  __IOM uint32_t  PRECNTTOP;                    /*!< (@ 0x00000028) PRECNTTOP                                                  */
  __IOM uint32_t  BASECNTTOP;                   /*!< (@ 0x0000002C) BASECNTTOP                                                 */
  __IOM uint32_t  WRAPCNTTOP;                   /*!< (@ 0x00000030) WRAPCNTTOP                                                 */
  __IOM uint32_t  TOUT0CNT;                     /*!< (@ 0x00000034) TOUT0CNT                                                   */
  __IOM uint32_t  TOUT0CNTTOP;                  /*!< (@ 0x00000038) TOUT0CNTTOP                                                */
  __IOM uint32_t  TOUT0COMP;                    /*!< (@ 0x0000003C) TOUT0COMP                                                  */
  __IOM uint32_t  TOUT1CNT;                     /*!< (@ 0x00000040) TOUT1CNT                                                   */
  __IOM uint32_t  TOUT1CNTTOP;                  /*!< (@ 0x00000044) TOUT1CNTTOP                                                */
  __IOM uint32_t  TOUT1COMP;                    /*!< (@ 0x00000048) TOUT1COMP                                                  */
  __IOM uint32_t  LBTCTRL;                      /*!< (@ 0x0000004C) LBTCTRL                                                    */
  __IOM uint32_t  LBTPRSCTRL;                   /*!< (@ 0x00000050) LBTPRSCTRL                                                 */
  __IM  uint32_t  LBTSTATE;                     /*!< (@ 0x00000054) LBTSTATE                                                   */
  __IOM uint32_t  RANDOM;                       /*!< (@ 0x00000058) RANDOM                                                     */
  __IM  uint32_t  IF;                           /*!< (@ 0x0000005C) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x00000060) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000064) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000068) IEN                                                        */
  __IOM uint32_t  RXCTRL;                       /*!< (@ 0x0000006C) RXCTRL                                                     */
  __IOM uint32_t  TXCTRL;                       /*!< (@ 0x00000070) TXCTRL                                                     */
  __IOM uint32_t  CC0_CTRL;                     /*!< (@ 0x00000074) CC0_CTRL                                                   */
  __IOM uint32_t  CC0_PRE;                      /*!< (@ 0x00000078) CC0_PRE                                                    */
  __IOM uint32_t  CC0_BASE;                     /*!< (@ 0x0000007C) CC0_BASE                                                   */
  __IOM uint32_t  CC0_WRAP;                     /*!< (@ 0x00000080) CC0_WRAP                                                   */
  __IOM uint32_t  CC1_CTRL;                     /*!< (@ 0x00000084) CC1_CTRL                                                   */
  __IOM uint32_t  CC1_PRE;                      /*!< (@ 0x00000088) CC1_PRE                                                    */
  __IOM uint32_t  CC1_BASE;                     /*!< (@ 0x0000008C) CC1_BASE                                                   */
  __IOM uint32_t  CC1_WRAP;                     /*!< (@ 0x00000090) CC1_WRAP                                                   */
  __IOM uint32_t  CC2_CTRL;                     /*!< (@ 0x00000094) CC2_CTRL                                                   */
  __IOM uint32_t  CC2_PRE;                      /*!< (@ 0x00000098) CC2_PRE                                                    */
  __IOM uint32_t  CC2_BASE;                     /*!< (@ 0x0000009C) CC2_BASE                                                   */
  __IOM uint32_t  CC2_WRAP;                     /*!< (@ 0x000000A0) CC2_WRAP                                                   */
  __IOM uint32_t  CC3_CTRL;                     /*!< (@ 0x000000A4) CC3_CTRL                                                   */
  __IOM uint32_t  CC3_PRE;                      /*!< (@ 0x000000A8) CC3_PRE                                                    */
  __IOM uint32_t  CC3_BASE;                     /*!< (@ 0x000000AC) CC3_BASE                                                   */
  __IOM uint32_t  CC3_WRAP;                     /*!< (@ 0x000000B0) CC3_WRAP                                                   */
  __IOM uint32_t  CC4_CTRL;                     /*!< (@ 0x000000B4) CC4_CTRL                                                   */
  __IOM uint32_t  CC4_PRE;                      /*!< (@ 0x000000B8) CC4_PRE                                                    */
  __IOM uint32_t  CC4_BASE;                     /*!< (@ 0x000000BC) CC4_BASE                                                   */
  __IOM uint32_t  CC4_WRAP;                     /*!< (@ 0x000000C0) CC4_WRAP                                                   */
} PROTIMER_Type;                                /*!< Size = 196 (0xc4)                                                         */



/* =========================================================================================================================== */
/* ================                                          RFSENSE                                          ================ */
/* =========================================================================================================================== */


/**
  * @brief RFSENSE (RFSENSE)
  */

typedef struct {                                /*!< (@ 0x40088000) RFSENSE Structure                                          */
  __IOM uint32_t  CTRL;                         /*!< (@ 0x00000000) CTRL                                                       */
  __IOM uint32_t  PERIODSEL;                    /*!< (@ 0x00000004) PERIODSEL                                                  */
  __IOM uint32_t  CNT;                          /*!< (@ 0x00000008) CNT                                                        */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  EM4WUEN;                      /*!< (@ 0x00000010) EM4WUEN                                                    */
  __IOM uint32_t  CALIB;                        /*!< (@ 0x00000014) CALIB                                                      */
  __IM  uint32_t  IF;                           /*!< (@ 0x00000018) IF                                                         */
  __OM  uint32_t  IFS;                          /*!< (@ 0x0000001C) IFS                                                        */
  __OM  uint32_t  IFC;                          /*!< (@ 0x00000020) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x00000024) IEN                                                        */
} RFSENSE_Type;                                 /*!< Size = 40 (0x28)                                                          */



/* =========================================================================================================================== */
/* ================                                           BUFC                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Buffer controller (BUFC)
  */

typedef struct {                                /*!< (@ 0x40081000) BUFC Structure                                             */
  __IOM uint32_t  BUF0_CTRL;                    /*!< (@ 0x00000000) BUF0_CTRL                                                  */
  __IOM uint32_t  BUF0_ADDR;                    /*!< (@ 0x00000004) BUF0_ADDR                                                  */
  __IOM uint32_t  BUF0_WRITEOFFSET;             /*!< (@ 0x00000008) BUF0_WRITEOFFSET                                           */
  __IOM uint32_t  BUF0_READOFFSET;              /*!< (@ 0x0000000C) BUF0_READOFFSET                                            */
  __IOM uint32_t  BUF0_WRITESTART;              /*!< (@ 0x00000010) BUF0_WRITESTART                                            */
  __IM  uint32_t  BUF0_READDATA;                /*!< (@ 0x00000014) BUF0_READDATA                                              */
  __OM  uint32_t  BUF0_WRITEDATA;               /*!< (@ 0x00000018) BUF0_WRITEDATA                                             */
  __OM  uint32_t  BUF0_XWRITE;                  /*!< (@ 0x0000001C) BUF0_XWRITE                                                */
  __IM  uint32_t  BUF0_STATUS;                  /*!< (@ 0x00000020) BUF0_STATUS                                                */
  __IOM uint32_t  BUF0_THRESHOLDCTRL;           /*!< (@ 0x00000024) BUF0_THRESHOLDCTRL                                         */
  __OM  uint32_t  BUF0_CMD;                     /*!< (@ 0x00000028) BUF0_CMD                                                   */
  __IM  uint32_t  RESERVED;
  __IOM uint32_t  BUF1_CTRL;                    /*!< (@ 0x00000030) BUF1_CTRL                                                  */
  __IOM uint32_t  BUF1_ADDR;                    /*!< (@ 0x00000034) BUF1_ADDR                                                  */
  __IOM uint32_t  BUF1_WRITEOFFSET;             /*!< (@ 0x00000038) BUF1_WRITEOFFSET                                           */
  __IOM uint32_t  BUF1_READOFFSET;              /*!< (@ 0x0000003C) BUF1_READOFFSET                                            */
  __IOM uint32_t  BUF1_WRITESTART;              /*!< (@ 0x00000040) BUF1_WRITESTART                                            */
  __IM  uint32_t  BUF1_READDATA;                /*!< (@ 0x00000044) BUF1_READDATA                                              */
  __OM  uint32_t  BUF1_WRITEDATA;               /*!< (@ 0x00000048) BUF1_WRITEDATA                                             */
  __OM  uint32_t  BUF1_XWRITE;                  /*!< (@ 0x0000004C) BUF1_XWRITE                                                */
  __IM  uint32_t  BUF1_STATUS;                  /*!< (@ 0x00000050) BUF1_STATUS                                                */
  __IOM uint32_t  BUF1_THRESHOLDCTRL;           /*!< (@ 0x00000054) BUF1_THRESHOLDCTRL                                         */
  __OM  uint32_t  BUF1_CMD;                     /*!< (@ 0x00000058) BUF1_CMD                                                   */
  __IM  uint32_t  RESERVED1;
  __IOM uint32_t  BUF2_CTRL;                    /*!< (@ 0x00000060) BUF2_CTRL                                                  */
  __IOM uint32_t  BUF2_ADDR;                    /*!< (@ 0x00000064) BUF2_ADDR                                                  */
  __IOM uint32_t  BUF2_WRITEOFFSET;             /*!< (@ 0x00000068) BUF2_WRITEOFFSET                                           */
  __IOM uint32_t  BUF2_READOFFSET;              /*!< (@ 0x0000006C) BUF2_READOFFSET                                            */
  __IOM uint32_t  BUF2_WRITESTART;              /*!< (@ 0x00000070) BUF2_WRITESTART                                            */
  __IM  uint32_t  BUF2_READDATA;                /*!< (@ 0x00000074) BUF2_READDATA                                              */
  __OM  uint32_t  BUF2_WRITEDATA;               /*!< (@ 0x00000078) BUF2_WRITEDATA                                             */
  __OM  uint32_t  BUF2_XWRITE;                  /*!< (@ 0x0000007C) BUF2_XWRITE                                                */
  __IM  uint32_t  BUF2_STATUS;                  /*!< (@ 0x00000080) BUF2_STATUS                                                */
  __IOM uint32_t  BUF2_THRESHOLDCTR;            /*!< (@ 0x00000084) BUF2_THRESHOLDCTR                                          */
  __OM  uint32_t  BUF2_CMD;                     /*!< (@ 0x00000088) BUF2_CMD                                                   */
  __IM  uint32_t  RESERVED2;
  __IOM uint32_t  BUF3_CTRL;                    /*!< (@ 0x00000090) BUF3_CTRL                                                  */
  __IOM uint32_t  BUF3_ADDR;                    /*!< (@ 0x00000094) BUF3_ADDR                                                  */
  __IOM uint32_t  BUF3_WRITEOFFSET;             /*!< (@ 0x00000098) BUF3_WRITEOFFSET                                           */
  __IOM uint32_t  BUF3_READOFFSET;              /*!< (@ 0x0000009C) BUF3_READOFFSET                                            */
  __IOM uint32_t  BUF3_WRITESTART;              /*!< (@ 0x000000A0) BUF3_WRITESTART                                            */
  __IM  uint32_t  BUF3_READDATA;                /*!< (@ 0x000000A4) BUF3_READDATA                                              */
  __OM  uint32_t  BUF3_WRITEDATA;               /*!< (@ 0x000000A8) BUF3_WRITEDATA                                             */
  __OM  uint32_t  BUF3_XWRITE;                  /*!< (@ 0x000000AC) BUF3_XWRITE                                                */
  __IM  uint32_t  BUF3_STATUS;                  /*!< (@ 0x000000B0) BUF3_STATUS                                                */
  __IOM uint32_t  BUF3_THRESHOLDCTRL;           /*!< (@ 0x000000B4) BUF3_THRESHOLDCTRL                                         */
  __IOM uint32_t  BUF3_CMD;                     /*!< (@ 0x000000B8) BUF3_CMD                                                   */
  __IM  uint32_t  RESERVED3[9];
  __IOM uint32_t  IF;                           /*!< (@ 0x000000E0) IF                                                         */
  __IOM uint32_t  IFS;                          /*!< (@ 0x000000E4) IFS                                                        */
  __IOM uint32_t  IFC;                          /*!< (@ 0x000000E8) IFC                                                        */
  __IOM uint32_t  IEN;                          /*!< (@ 0x000000EC) IEN                                                        */
} BUFC_Type;                                    /*!< Size = 240 (0xf0)                                                         */



/* =========================================================================================================================== */
/* ================                                            SEQ                                            ================ */
/* =========================================================================================================================== */


/**
  * @brief Sequencer (SEQ)
  */

typedef struct {                                /*!< (@ 0x21000F00) SEQ Structure                                              */
  __IOM uint32_t  REG000;                       /*!< (@ 0x00000000) REG000                                                     */
  __IOM uint32_t  REG004;                       /*!< (@ 0x00000004) REG004                                                     */
  __IOM uint32_t  REG008;                       /*!< (@ 0x00000008) REG008                                                     */
  __IOM uint32_t  REG00C;                       /*!< (@ 0x0000000C) REG00C                                                     */
  __IOM uint32_t  REG010;                       /*!< (@ 0x00000010) REG010                                                     */
  __IOM uint32_t  REG014;                       /*!< (@ 0x00000014) REG014                                                     */
  __IOM uint32_t  REG018;                       /*!< (@ 0x00000018) REG018                                                     */
  __IOM uint32_t  REG01C;                       /*!< (@ 0x0000001C) REG01C                                                     */
  __IOM uint32_t  REG020;                       /*!< (@ 0x00000020) REG020                                                     */
  __IOM uint32_t  REG024;                       /*!< (@ 0x00000024) REG024                                                     */
  __IOM uint32_t  REG028;                       /*!< (@ 0x00000028) REG028                                                     */
  __IOM uint32_t  REG02C;                       /*!< (@ 0x0000002C) REG02C                                                     */
  __IOM uint32_t  REG030;                       /*!< (@ 0x00000030) REG030                                                     */
  __IOM uint32_t  REG034;                       /*!< (@ 0x00000034) REG034                                                     */
  __IOM uint32_t  REG038;                       /*!< (@ 0x00000038) REG038                                                     */
  __IOM uint32_t  REG03C;                       /*!< (@ 0x0000003C) REG03C                                                     */
  __IOM uint32_t  REG040;                       /*!< (@ 0x00000040) REG040                                                     */
  __IOM uint32_t  REG044;                       /*!< (@ 0x00000044) REG044                                                     */
  __IOM uint32_t  REG048;                       /*!< (@ 0x00000048) REG048                                                     */
  __IOM uint32_t  REG04C;                       /*!< (@ 0x0000004C) REG04C                                                     */
  __IOM uint32_t  REG050;                       /*!< (@ 0x00000050) REG050                                                     */
  __IOM uint32_t  REG054;                       /*!< (@ 0x00000054) REG054                                                     */
  __IOM uint32_t  REG058;                       /*!< (@ 0x00000058) REG058                                                     */
  __IOM uint32_t  REG05C;                       /*!< (@ 0x0000005C) REG05C                                                     */
  __IOM uint32_t  REG060;                       /*!< (@ 0x00000060) REG060                                                     */
  __IOM uint32_t  REG064;                       /*!< (@ 0x00000064) REG064                                                     */
  __IOM uint32_t  REG068;                       /*!< (@ 0x00000068) REG068                                                     */
  __IOM uint32_t  REG06C;                       /*!< (@ 0x0000006C) REG06C                                                     */
  __IOM uint32_t  REG070;                       /*!< (@ 0x00000070) REG070                                                     */
  __IOM uint32_t  REG074;                       /*!< (@ 0x00000074) REG074                                                     */
  __IOM uint32_t  REG078;                       /*!< (@ 0x00000078) REG078                                                     */
  __IOM uint32_t  REG07C;                       /*!< (@ 0x0000007C) REG07C                                                     */
  __IOM uint32_t  REG080;                       /*!< (@ 0x00000080) REG080                                                     */
  __IOM uint32_t  REG084;                       /*!< (@ 0x00000084) REG084                                                     */
  __IOM uint32_t  REG088;                       /*!< (@ 0x00000088) REG088                                                     */
  __IOM uint32_t  REG08C;                       /*!< (@ 0x0000008C) REG08C                                                     */
  __IOM uint32_t  REG090;                       /*!< (@ 0x00000090) REG090                                                     */
  __IOM uint32_t  REG094;                       /*!< (@ 0x00000094) REG094                                                     */
  __IOM uint32_t  REG098;                       /*!< (@ 0x00000098) REG098                                                     */
  __IOM uint32_t  REG09C;                       /*!< (@ 0x0000009C) REG09C                                                     */
  __IOM uint32_t  REG0A0;                       /*!< (@ 0x000000A0) REG0A0                                                     */
  __IOM uint32_t  REG0A4;                       /*!< (@ 0x000000A4) REG0A4                                                     */
  __IOM uint32_t  REG0A8;                       /*!< (@ 0x000000A8) REG0A8                                                     */
  __IOM uint32_t  REG0AC;                       /*!< (@ 0x000000AC) REG0AC                                                     */
  __IOM uint32_t  REG0B0;                       /*!< (@ 0x000000B0) REG0B0                                                     */
  __IOM uint32_t  REG0B4;                       /*!< (@ 0x000000B4) REG0B4                                                     */
  __IOM uint32_t  REG0B8;                       /*!< (@ 0x000000B8) REG0B8                                                     */
  __IOM uint32_t  REG0BC;                       /*!< (@ 0x000000BC) REG0BC                                                     */
  __IOM uint32_t  REG0C0;                       /*!< (@ 0x000000C0) REG0C0                                                     */
  __IOM uint32_t  REG0C4;                       /*!< (@ 0x000000C4) REG0C4                                                     */
  __IOM uint32_t  REG0C8;                       /*!< (@ 0x000000C8) REG0C8                                                     */
  __IOM uint32_t  REG0CC;                       /*!< (@ 0x000000CC) REG0CC                                                     */
  __IOM uint32_t  REG0D0;                       /*!< (@ 0x000000D0) REG0D0                                                     */
  __IOM uint32_t  REG0D4;                       /*!< (@ 0x000000D4) REG0D4                                                     */
  __IOM uint32_t  REG0D8;                       /*!< (@ 0x000000D8) REG0D8                                                     */
  __IOM uint32_t  REG0DC;                       /*!< (@ 0x000000DC) REG0DC                                                     */
  __IOM uint32_t  REG0E0;                       /*!< (@ 0x000000E0) REG0E0                                                     */
  __IOM uint32_t  REG0E4;                       /*!< (@ 0x000000E4) REG0E4                                                     */
  __IOM uint32_t  REG0E8;                       /*!< (@ 0x000000E8) REG0E8                                                     */
  __IOM uint32_t  DYNAMIC_CHPWR_TABLE;          /*!< (@ 0x000000EC) DYNAMIC_CHPWR_TABLE                                        */
  __IOM uint32_t  PHYINFO;                      /*!< (@ 0x000000F0) PHYINFO                                                    */
  __IOM uint32_t  MISC;                         /*!< (@ 0x000000F4) MISC                                                       */
  __IOM uint32_t  SYNTHLPFCTRLRX;               /*!< (@ 0x000000F8) SYNTHLPFCTRLRX                                             */
  __IOM uint32_t  SYNTHLPFCTRLTX;               /*!< (@ 0x000000FC) SYNTHLPFCTRLTX                                             */
} SEQ_Type;                                     /*!< Size = 256 (0x100)                                                        */


/** @} */ /* End of group Device_Peripheral_peripherals */


/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_peripheralAddr
  * @{
  */

#define MSC_BASE                    0x400E0000UL
#define EMU_BASE                    0x400E3000UL
#define RMU_BASE                    0x400E5000UL
#define CMU_BASE                    0x400E4000UL
#define CRYPTO_BASE                 0x400F0000UL
#define GPIO_BASE                   0x4000A000UL
#define PRS_BASE                    0x400E6000UL
#define LDMA_BASE                   0x400E2000UL
#define FPUEH_BASE                  0x400E1000UL
#define GPCRC_BASE                  0x4001C000UL
#define TIMER0_BASE                 0x40018000UL
#define TIMER1_BASE                 0x40018400UL
#define USART0_BASE                 0x40010000UL
#define USART1_BASE                 0x40010400UL
#define LEUART0_BASE                0x4004A000UL
#define LETIMER0_BASE               0x40046000UL
#define CRYOTIMER_BASE              0x4001E000UL
#define PCNT0_BASE                  0x4004E000UL
#define I2C0_BASE                   0x4000C000UL
#define ADC0_BASE                   0x40002000UL
#define ACMP0_BASE                  0x40000000UL
#define ACMP1_BASE                  0x40000400UL
#define IDAC0_BASE                  0x40006000UL
#define RTCC_BASE                   0x40042000UL
#define WDOG0_BASE                  0x40052000UL
#define AGC_BASE                    0x40087000UL
#define CRC_BASE                    0x40082000UL
#define FRC_BASE                    0x40080000UL
#define MODEM_BASE                  0x40086000UL
#define RAC_BASE                    0x40084000UL
#define SYNTH_BASE                  0x40083000UL
#define PROTIMER_BASE               0x40085000UL
#define RFSENSE_BASE                0x40088000UL
#define BUFC_BASE                   0x40081000UL
#define SEQ_BASE                    0x21000F00UL

/** @} */ /* End of group Device_Peripheral_peripheralAddr */


/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */


/** @addtogroup Device_Peripheral_declaration
  * @{
  */

#define MSC                         ((MSC_Type*)               MSC_BASE)
#define EMU                         ((EMU_Type*)               EMU_BASE)
#define RMU                         ((RMU_Type*)               RMU_BASE)
#define CMU                         ((CMU_Type*)               CMU_BASE)
#define CRYPTO                      ((CRYPTO_Type*)            CRYPTO_BASE)
#define GPIO                        ((GPIO_Type*)              GPIO_BASE)
#define PRS                         ((PRS_Type*)               PRS_BASE)
#define LDMA                        ((LDMA_Type*)              LDMA_BASE)
#define FPUEH                       ((FPUEH_Type*)             FPUEH_BASE)
#define GPCRC                       ((GPCRC_Type*)             GPCRC_BASE)
#define TIMER0                      ((TIMER0_Type*)            TIMER0_BASE)
#define TIMER1                      ((TIMER1_Type*)            TIMER1_BASE)
#define USART0                      ((USART0_Type*)            USART0_BASE)
#define USART1                      ((USART1_Type*)            USART1_BASE)
#define LEUART0                     ((LEUART0_Type*)           LEUART0_BASE)
#define LETIMER0                    ((LETIMER0_Type*)          LETIMER0_BASE)
#define CRYOTIMER                   ((CRYOTIMER_Type*)         CRYOTIMER_BASE)
#define PCNT0                       ((PCNT0_Type*)             PCNT0_BASE)
#define I2C0                        ((I2C0_Type*)              I2C0_BASE)
#define ADC0                        ((ADC0_Type*)              ADC0_BASE)
#define ACMP0                       ((ACMP0_Type*)             ACMP0_BASE)
#define ACMP1                       ((ACMP1_Type*)             ACMP1_BASE)
#define IDAC0                       ((IDAC0_Type*)             IDAC0_BASE)
#define RTCC                        ((RTCC_Type*)              RTCC_BASE)
#define WDOG0                       ((WDOG0_Type*)             WDOG0_BASE)
#define AGC                         ((AGC_Type*)               AGC_BASE)
#define CRC                         ((CRC_Type*)               CRC_BASE)
#define FRC                         ((FRC_Type*)               FRC_BASE)
#define MODEM                       ((MODEM_Type*)             MODEM_BASE)
#define RAC                         ((RAC_Type*)               RAC_BASE)
#define SYNTH                       ((SYNTH_Type*)             SYNTH_BASE)
#define PROTIMER                    ((PROTIMER_Type*)          PROTIMER_BASE)
#define RFSENSE                     ((RFSENSE_Type*)           RFSENSE_BASE)
#define BUFC                        ((BUFC_Type*)              BUFC_BASE)
#define SEQ                         ((SEQ_Type*)               SEQ_BASE)

/** @} */ /* End of group Device_Peripheral_declaration */


/* =========================================================================================================================== */
/* ================                                Pos/Mask Peripheral Section                                ================ */
/* =========================================================================================================================== */


/** @addtogroup PosMask_peripherals
  * @{
  */



/* =========================================================================================================================== */
/* ================                                            MSC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define MSC_CTRL_ADDRFAULTEN_Pos          (0UL)                     /*!< ADDRFAULTEN (Bit 0)                                   */
#define MSC_CTRL_ADDRFAULTEN_Msk          (0x1UL)                   /*!< ADDRFAULTEN (Bitfield-Mask: 0x01)                     */
#define MSC_CTRL_CLKDISFAULTEN_Pos        (1UL)                     /*!< CLKDISFAULTEN (Bit 1)                                 */
#define MSC_CTRL_CLKDISFAULTEN_Msk        (0x2UL)                   /*!< CLKDISFAULTEN (Bitfield-Mask: 0x01)                   */
#define MSC_CTRL_PWRUPONDEMAND_Pos        (2UL)                     /*!< PWRUPONDEMAND (Bit 2)                                 */
#define MSC_CTRL_PWRUPONDEMAND_Msk        (0x4UL)                   /*!< PWRUPONDEMAND (Bitfield-Mask: 0x01)                   */
#define MSC_CTRL_IFCREADCLEAR_Pos         (3UL)                     /*!< IFCREADCLEAR (Bit 3)                                  */
#define MSC_CTRL_IFCREADCLEAR_Msk         (0x8UL)                   /*!< IFCREADCLEAR (Bitfield-Mask: 0x01)                    */
/* =======================================================  READCTRL  ======================================================== */
#define MSC_READCTRL_IFCDIS_Pos           (3UL)                     /*!< IFCDIS (Bit 3)                                        */
#define MSC_READCTRL_IFCDIS_Msk           (0x8UL)                   /*!< IFCDIS (Bitfield-Mask: 0x01)                          */
#define MSC_READCTRL_AIDIS_Pos            (4UL)                     /*!< AIDIS (Bit 4)                                         */
#define MSC_READCTRL_AIDIS_Msk            (0x10UL)                  /*!< AIDIS (Bitfield-Mask: 0x01)                           */
#define MSC_READCTRL_ICCDIS_Pos           (5UL)                     /*!< ICCDIS (Bit 5)                                        */
#define MSC_READCTRL_ICCDIS_Msk           (0x20UL)                  /*!< ICCDIS (Bitfield-Mask: 0x01)                          */
#define MSC_READCTRL_PREFETCH_Pos         (8UL)                     /*!< PREFETCH (Bit 8)                                      */
#define MSC_READCTRL_PREFETCH_Msk         (0x100UL)                 /*!< PREFETCH (Bitfield-Mask: 0x01)                        */
#define MSC_READCTRL_USEHPROT_Pos         (9UL)                     /*!< USEHPROT (Bit 9)                                      */
#define MSC_READCTRL_USEHPROT_Msk         (0x200UL)                 /*!< USEHPROT (Bitfield-Mask: 0x01)                        */
#define MSC_READCTRL_MODE_Pos             (24UL)                    /*!< MODE (Bit 24)                                         */
#define MSC_READCTRL_MODE_Msk             (0x3000000UL)             /*!< MODE (Bitfield-Mask: 0x03)                            */
#define MSC_READCTRL_SCBTP_Pos            (28UL)                    /*!< SCBTP (Bit 28)                                        */
#define MSC_READCTRL_SCBTP_Msk            (0x10000000UL)            /*!< SCBTP (Bitfield-Mask: 0x01)                           */
/* =======================================================  WRITECTRL  ======================================================= */
#define MSC_WRITECTRL_WREN_Pos            (0UL)                     /*!< WREN (Bit 0)                                          */
#define MSC_WRITECTRL_WREN_Msk            (0x1UL)                   /*!< WREN (Bitfield-Mask: 0x01)                            */
#define MSC_WRITECTRL_IRQERASEABORT_Pos   (1UL)                     /*!< IRQERASEABORT (Bit 1)                                 */
#define MSC_WRITECTRL_IRQERASEABORT_Msk   (0x2UL)                   /*!< IRQERASEABORT (Bitfield-Mask: 0x01)                   */
/* =======================================================  WRITECMD  ======================================================== */
#define MSC_WRITECMD_LADDRIM_Pos          (0UL)                     /*!< LADDRIM (Bit 0)                                       */
#define MSC_WRITECMD_LADDRIM_Msk          (0x1UL)                   /*!< LADDRIM (Bitfield-Mask: 0x01)                         */
#define MSC_WRITECMD_ERASEPAGE_Pos        (1UL)                     /*!< ERASEPAGE (Bit 1)                                     */
#define MSC_WRITECMD_ERASEPAGE_Msk        (0x2UL)                   /*!< ERASEPAGE (Bitfield-Mask: 0x01)                       */
#define MSC_WRITECMD_WRITEEND_Pos         (2UL)                     /*!< WRITEEND (Bit 2)                                      */
#define MSC_WRITECMD_WRITEEND_Msk         (0x4UL)                   /*!< WRITEEND (Bitfield-Mask: 0x01)                        */
#define MSC_WRITECMD_WRITEONCE_Pos        (3UL)                     /*!< WRITEONCE (Bit 3)                                     */
#define MSC_WRITECMD_WRITEONCE_Msk        (0x8UL)                   /*!< WRITEONCE (Bitfield-Mask: 0x01)                       */
#define MSC_WRITECMD_WRITETRIG_Pos        (4UL)                     /*!< WRITETRIG (Bit 4)                                     */
#define MSC_WRITECMD_WRITETRIG_Msk        (0x10UL)                  /*!< WRITETRIG (Bitfield-Mask: 0x01)                       */
#define MSC_WRITECMD_ERASEABORT_Pos       (5UL)                     /*!< ERASEABORT (Bit 5)                                    */
#define MSC_WRITECMD_ERASEABORT_Msk       (0x20UL)                  /*!< ERASEABORT (Bitfield-Mask: 0x01)                      */
#define MSC_WRITECMD_ERASEMAIN0_Pos       (8UL)                     /*!< ERASEMAIN0 (Bit 8)                                    */
#define MSC_WRITECMD_ERASEMAIN0_Msk       (0x100UL)                 /*!< ERASEMAIN0 (Bitfield-Mask: 0x01)                      */
#define MSC_WRITECMD_CLEARWDATA_Pos       (12UL)                    /*!< CLEARWDATA (Bit 12)                                   */
#define MSC_WRITECMD_CLEARWDATA_Msk       (0x1000UL)                /*!< CLEARWDATA (Bitfield-Mask: 0x01)                      */
/* =========================================================  ADDRB  ========================================================= */
#define MSC_ADDRB_ADDRB_Pos               (0UL)                     /*!< ADDRB (Bit 0)                                         */
#define MSC_ADDRB_ADDRB_Msk               (0xffffffffUL)            /*!< ADDRB (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  WDATA  ========================================================= */
#define MSC_WDATA_WDATA_Pos               (0UL)                     /*!< WDATA (Bit 0)                                         */
#define MSC_WDATA_WDATA_Msk               (0xffffffffUL)            /*!< WDATA (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  STATUS  ========================================================= */
#define MSC_STATUS_BUSY_Pos               (0UL)                     /*!< BUSY (Bit 0)                                          */
#define MSC_STATUS_BUSY_Msk               (0x1UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define MSC_STATUS_LOCKED_Pos             (1UL)                     /*!< LOCKED (Bit 1)                                        */
#define MSC_STATUS_LOCKED_Msk             (0x2UL)                   /*!< LOCKED (Bitfield-Mask: 0x01)                          */
#define MSC_STATUS_INVADDR_Pos            (2UL)                     /*!< INVADDR (Bit 2)                                       */
#define MSC_STATUS_INVADDR_Msk            (0x4UL)                   /*!< INVADDR (Bitfield-Mask: 0x01)                         */
#define MSC_STATUS_WDATAREADY_Pos         (3UL)                     /*!< WDATAREADY (Bit 3)                                    */
#define MSC_STATUS_WDATAREADY_Msk         (0x8UL)                   /*!< WDATAREADY (Bitfield-Mask: 0x01)                      */
#define MSC_STATUS_WORDTIMEOUT_Pos        (4UL)                     /*!< WORDTIMEOUT (Bit 4)                                   */
#define MSC_STATUS_WORDTIMEOUT_Msk        (0x10UL)                  /*!< WORDTIMEOUT (Bitfield-Mask: 0x01)                     */
#define MSC_STATUS_ERASEABORTED_Pos       (5UL)                     /*!< ERASEABORTED (Bit 5)                                  */
#define MSC_STATUS_ERASEABORTED_Msk       (0x20UL)                  /*!< ERASEABORTED (Bitfield-Mask: 0x01)                    */
#define MSC_STATUS_PCRUNNING_Pos          (6UL)                     /*!< PCRUNNING (Bit 6)                                     */
#define MSC_STATUS_PCRUNNING_Msk          (0x40UL)                  /*!< PCRUNNING (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IF  =========================================================== */
#define MSC_IF_ERASE_Pos                  (0UL)                     /*!< ERASE (Bit 0)                                         */
#define MSC_IF_ERASE_Msk                  (0x1UL)                   /*!< ERASE (Bitfield-Mask: 0x01)                           */
#define MSC_IF_WRITE_Pos                  (1UL)                     /*!< WRITE (Bit 1)                                         */
#define MSC_IF_WRITE_Msk                  (0x2UL)                   /*!< WRITE (Bitfield-Mask: 0x01)                           */
#define MSC_IF_CHOF_Pos                   (2UL)                     /*!< CHOF (Bit 2)                                          */
#define MSC_IF_CHOF_Msk                   (0x4UL)                   /*!< CHOF (Bitfield-Mask: 0x01)                            */
#define MSC_IF_CMOF_Pos                   (3UL)                     /*!< CMOF (Bit 3)                                          */
#define MSC_IF_CMOF_Msk                   (0x8UL)                   /*!< CMOF (Bitfield-Mask: 0x01)                            */
#define MSC_IF_PWRUPF_Pos                 (4UL)                     /*!< PWRUPF (Bit 4)                                        */
#define MSC_IF_PWRUPF_Msk                 (0x10UL)                  /*!< PWRUPF (Bitfield-Mask: 0x01)                          */
#define MSC_IF_ICACHERR_Pos               (5UL)                     /*!< ICACHERR (Bit 5)                                      */
#define MSC_IF_ICACHERR_Msk               (0x20UL)                  /*!< ICACHERR (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFS  ========================================================== */
#define MSC_IFS_ERASE_Pos                 (0UL)                     /*!< ERASE (Bit 0)                                         */
#define MSC_IFS_ERASE_Msk                 (0x1UL)                   /*!< ERASE (Bitfield-Mask: 0x01)                           */
#define MSC_IFS_WRITE_Pos                 (1UL)                     /*!< WRITE (Bit 1)                                         */
#define MSC_IFS_WRITE_Msk                 (0x2UL)                   /*!< WRITE (Bitfield-Mask: 0x01)                           */
#define MSC_IFS_CHOF_Pos                  (2UL)                     /*!< CHOF (Bit 2)                                          */
#define MSC_IFS_CHOF_Msk                  (0x4UL)                   /*!< CHOF (Bitfield-Mask: 0x01)                            */
#define MSC_IFS_CMOF_Pos                  (3UL)                     /*!< CMOF (Bit 3)                                          */
#define MSC_IFS_CMOF_Msk                  (0x8UL)                   /*!< CMOF (Bitfield-Mask: 0x01)                            */
#define MSC_IFS_PWRUPF_Pos                (4UL)                     /*!< PWRUPF (Bit 4)                                        */
#define MSC_IFS_PWRUPF_Msk                (0x10UL)                  /*!< PWRUPF (Bitfield-Mask: 0x01)                          */
#define MSC_IFS_ICACHERR_Pos              (5UL)                     /*!< ICACHERR (Bit 5)                                      */
#define MSC_IFS_ICACHERR_Msk              (0x20UL)                  /*!< ICACHERR (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFC  ========================================================== */
#define MSC_IFC_ERASE_Pos                 (0UL)                     /*!< ERASE (Bit 0)                                         */
#define MSC_IFC_ERASE_Msk                 (0x1UL)                   /*!< ERASE (Bitfield-Mask: 0x01)                           */
#define MSC_IFC_WRITE_Pos                 (1UL)                     /*!< WRITE (Bit 1)                                         */
#define MSC_IFC_WRITE_Msk                 (0x2UL)                   /*!< WRITE (Bitfield-Mask: 0x01)                           */
#define MSC_IFC_CHOF_Pos                  (2UL)                     /*!< CHOF (Bit 2)                                          */
#define MSC_IFC_CHOF_Msk                  (0x4UL)                   /*!< CHOF (Bitfield-Mask: 0x01)                            */
#define MSC_IFC_CMOF_Pos                  (3UL)                     /*!< CMOF (Bit 3)                                          */
#define MSC_IFC_CMOF_Msk                  (0x8UL)                   /*!< CMOF (Bitfield-Mask: 0x01)                            */
#define MSC_IFC_PWRUPF_Pos                (4UL)                     /*!< PWRUPF (Bit 4)                                        */
#define MSC_IFC_PWRUPF_Msk                (0x10UL)                  /*!< PWRUPF (Bitfield-Mask: 0x01)                          */
#define MSC_IFC_ICACHERR_Pos              (5UL)                     /*!< ICACHERR (Bit 5)                                      */
#define MSC_IFC_ICACHERR_Msk              (0x20UL)                  /*!< ICACHERR (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IEN  ========================================================== */
#define MSC_IEN_ERASE_Pos                 (0UL)                     /*!< ERASE (Bit 0)                                         */
#define MSC_IEN_ERASE_Msk                 (0x1UL)                   /*!< ERASE (Bitfield-Mask: 0x01)                           */
#define MSC_IEN_WRITE_Pos                 (1UL)                     /*!< WRITE (Bit 1)                                         */
#define MSC_IEN_WRITE_Msk                 (0x2UL)                   /*!< WRITE (Bitfield-Mask: 0x01)                           */
#define MSC_IEN_CHOF_Pos                  (2UL)                     /*!< CHOF (Bit 2)                                          */
#define MSC_IEN_CHOF_Msk                  (0x4UL)                   /*!< CHOF (Bitfield-Mask: 0x01)                            */
#define MSC_IEN_CMOF_Pos                  (3UL)                     /*!< CMOF (Bit 3)                                          */
#define MSC_IEN_CMOF_Msk                  (0x8UL)                   /*!< CMOF (Bitfield-Mask: 0x01)                            */
#define MSC_IEN_PWRUPF_Pos                (4UL)                     /*!< PWRUPF (Bit 4)                                        */
#define MSC_IEN_PWRUPF_Msk                (0x10UL)                  /*!< PWRUPF (Bitfield-Mask: 0x01)                          */
#define MSC_IEN_ICACHERR_Pos              (5UL)                     /*!< ICACHERR (Bit 5)                                      */
#define MSC_IEN_ICACHERR_Msk              (0x20UL)                  /*!< ICACHERR (Bitfield-Mask: 0x01)                        */
/* =========================================================  LOCK  ========================================================== */
#define MSC_LOCK_LOCKKEY_Pos              (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define MSC_LOCK_LOCKKEY_Msk              (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* =======================================================  CACHECMD  ======================================================== */
#define MSC_CACHECMD_INVCACHE_Pos         (0UL)                     /*!< INVCACHE (Bit 0)                                      */
#define MSC_CACHECMD_INVCACHE_Msk         (0x1UL)                   /*!< INVCACHE (Bitfield-Mask: 0x01)                        */
#define MSC_CACHECMD_STARTPC_Pos          (1UL)                     /*!< STARTPC (Bit 1)                                       */
#define MSC_CACHECMD_STARTPC_Msk          (0x2UL)                   /*!< STARTPC (Bitfield-Mask: 0x01)                         */
#define MSC_CACHECMD_STOPPC_Pos           (2UL)                     /*!< STOPPC (Bit 2)                                        */
#define MSC_CACHECMD_STOPPC_Msk           (0x4UL)                   /*!< STOPPC (Bitfield-Mask: 0x01)                          */
/* =======================================================  CACHEHITS  ======================================================= */
#define MSC_CACHEHITS_CACHEHITS_Pos       (0UL)                     /*!< CACHEHITS (Bit 0)                                     */
#define MSC_CACHEHITS_CACHEHITS_Msk       (0xfffffUL)               /*!< CACHEHITS (Bitfield-Mask: 0xfffff)                    */
/* ======================================================  CACHEMISSES  ====================================================== */
#define MSC_CACHEMISSES_CACHEMISSES_Pos   (0UL)                     /*!< CACHEMISSES (Bit 0)                                   */
#define MSC_CACHEMISSES_CACHEMISSES_Msk   (0xfffffUL)               /*!< CACHEMISSES (Bitfield-Mask: 0xfffff)                  */
/* =======================================================  MASSLOCK  ======================================================== */
#define MSC_MASSLOCK_LOCKKEY_Pos          (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define MSC_MASSLOCK_LOCKKEY_Msk          (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* ========================================================  STARTUP  ======================================================== */
#define MSC_STARTUP_STDLY0_Pos            (0UL)                     /*!< STDLY0 (Bit 0)                                        */
#define MSC_STARTUP_STDLY0_Msk            (0x3ffUL)                 /*!< STDLY0 (Bitfield-Mask: 0x3ff)                         */
#define MSC_STARTUP_STDLY1_Pos            (12UL)                    /*!< STDLY1 (Bit 12)                                       */
#define MSC_STARTUP_STDLY1_Msk            (0x3ff000UL)              /*!< STDLY1 (Bitfield-Mask: 0x3ff)                         */
#define MSC_STARTUP_ASTWAIT_Pos           (24UL)                    /*!< ASTWAIT (Bit 24)                                      */
#define MSC_STARTUP_ASTWAIT_Msk           (0x1000000UL)             /*!< ASTWAIT (Bitfield-Mask: 0x01)                         */
#define MSC_STARTUP_STWSEN_Pos            (25UL)                    /*!< STWSEN (Bit 25)                                       */
#define MSC_STARTUP_STWSEN_Msk            (0x2000000UL)             /*!< STWSEN (Bitfield-Mask: 0x01)                          */
#define MSC_STARTUP_STWSAEN_Pos           (26UL)                    /*!< STWSAEN (Bit 26)                                      */
#define MSC_STARTUP_STWSAEN_Msk           (0x4000000UL)             /*!< STWSAEN (Bitfield-Mask: 0x01)                         */
#define MSC_STARTUP_STWS_Pos              (28UL)                    /*!< STWS (Bit 28)                                         */
#define MSC_STARTUP_STWS_Msk              (0x70000000UL)            /*!< STWS (Bitfield-Mask: 0x07)                            */
/* ==========================================================  CMD  ========================================================== */
#define MSC_CMD_PWRUP_Pos                 (0UL)                     /*!< PWRUP (Bit 0)                                         */
#define MSC_CMD_PWRUP_Msk                 (0x1UL)                   /*!< PWRUP (Bitfield-Mask: 0x01)                           */


/* =========================================================================================================================== */
/* ================                                            EMU                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define EMU_CTRL_EM2BLOCK_Pos             (1UL)                     /*!< EM2BLOCK (Bit 1)                                      */
#define EMU_CTRL_EM2BLOCK_Msk             (0x2UL)                   /*!< EM2BLOCK (Bitfield-Mask: 0x01)                        */
/* ========================================================  STATUS  ========================================================= */
#define EMU_STATUS_VMONRDY_Pos            (0UL)                     /*!< VMONRDY (Bit 0)                                       */
#define EMU_STATUS_VMONRDY_Msk            (0x1UL)                   /*!< VMONRDY (Bitfield-Mask: 0x01)                         */
#define EMU_STATUS_VMONAVDD_Pos           (1UL)                     /*!< VMONAVDD (Bit 1)                                      */
#define EMU_STATUS_VMONAVDD_Msk           (0x2UL)                   /*!< VMONAVDD (Bitfield-Mask: 0x01)                        */
#define EMU_STATUS_VMONALTAVDD_Pos        (2UL)                     /*!< VMONALTAVDD (Bit 2)                                   */
#define EMU_STATUS_VMONALTAVDD_Msk        (0x4UL)                   /*!< VMONALTAVDD (Bitfield-Mask: 0x01)                     */
#define EMU_STATUS_VMONDVDD_Pos           (3UL)                     /*!< VMONDVDD (Bit 3)                                      */
#define EMU_STATUS_VMONDVDD_Msk           (0x8UL)                   /*!< VMONDVDD (Bitfield-Mask: 0x01)                        */
#define EMU_STATUS_VMONIO0_Pos            (4UL)                     /*!< VMONIO0 (Bit 4)                                       */
#define EMU_STATUS_VMONIO0_Msk            (0x10UL)                  /*!< VMONIO0 (Bitfield-Mask: 0x01)                         */
#define EMU_STATUS_VMONFVDD_Pos           (8UL)                     /*!< VMONFVDD (Bit 8)                                      */
#define EMU_STATUS_VMONFVDD_Msk           (0x100UL)                 /*!< VMONFVDD (Bitfield-Mask: 0x01)                        */
#define EMU_STATUS_EM4IORET_Pos           (20UL)                    /*!< EM4IORET (Bit 20)                                     */
#define EMU_STATUS_EM4IORET_Msk           (0x100000UL)              /*!< EM4IORET (Bitfield-Mask: 0x01)                        */
/* =========================================================  LOCK  ========================================================== */
#define EMU_LOCK_LOCKKEY_Pos              (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define EMU_LOCK_LOCKKEY_Msk              (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* =======================================================  RAM0CTRL  ======================================================== */
#define EMU_RAM0CTRL_RAMPOWERDOWN_Pos     (0UL)                     /*!< RAMPOWERDOWN (Bit 0)                                  */
#define EMU_RAM0CTRL_RAMPOWERDOWN_Msk     (0xfUL)                   /*!< RAMPOWERDOWN (Bitfield-Mask: 0x0f)                    */
/* ==========================================================  CMD  ========================================================== */
#define EMU_CMD_EM4UNLATCH_Pos            (0UL)                     /*!< EM4UNLATCH (Bit 0)                                    */
#define EMU_CMD_EM4UNLATCH_Msk            (0x1UL)                   /*!< EM4UNLATCH (Bitfield-Mask: 0x01)                      */
/* ========================================================  EM4CTRL  ======================================================== */
#define EMU_EM4CTRL_EM4STATE_Pos          (0UL)                     /*!< EM4STATE (Bit 0)                                      */
#define EMU_EM4CTRL_EM4STATE_Msk          (0x1UL)                   /*!< EM4STATE (Bitfield-Mask: 0x01)                        */
#define EMU_EM4CTRL_RETAINLFRCO_Pos       (1UL)                     /*!< RETAINLFRCO (Bit 1)                                   */
#define EMU_EM4CTRL_RETAINLFRCO_Msk       (0x2UL)                   /*!< RETAINLFRCO (Bitfield-Mask: 0x01)                     */
#define EMU_EM4CTRL_RETAINLFXO_Pos        (2UL)                     /*!< RETAINLFXO (Bit 2)                                    */
#define EMU_EM4CTRL_RETAINLFXO_Msk        (0x4UL)                   /*!< RETAINLFXO (Bitfield-Mask: 0x01)                      */
#define EMU_EM4CTRL_RETAINULFRCO_Pos      (3UL)                     /*!< RETAINULFRCO (Bit 3)                                  */
#define EMU_EM4CTRL_RETAINULFRCO_Msk      (0x8UL)                   /*!< RETAINULFRCO (Bitfield-Mask: 0x01)                    */
#define EMU_EM4CTRL_EM4IORETMODE_Pos      (4UL)                     /*!< EM4IORETMODE (Bit 4)                                  */
#define EMU_EM4CTRL_EM4IORETMODE_Msk      (0x30UL)                  /*!< EM4IORETMODE (Bitfield-Mask: 0x03)                    */
#define EMU_EM4CTRL_EM4ENTRY_Pos          (16UL)                    /*!< EM4ENTRY (Bit 16)                                     */
#define EMU_EM4CTRL_EM4ENTRY_Msk          (0x30000UL)               /*!< EM4ENTRY (Bitfield-Mask: 0x03)                        */
/* ======================================================  TEMPLIMITS  ======================================================= */
#define EMU_TEMPLIMITS_TEMPLOW_Pos        (0UL)                     /*!< TEMPLOW (Bit 0)                                       */
#define EMU_TEMPLIMITS_TEMPLOW_Msk        (0xffUL)                  /*!< TEMPLOW (Bitfield-Mask: 0xff)                         */
#define EMU_TEMPLIMITS_TEMPHIGH_Pos       (8UL)                     /*!< TEMPHIGH (Bit 8)                                      */
#define EMU_TEMPLIMITS_TEMPHIGH_Msk       (0xff00UL)                /*!< TEMPHIGH (Bitfield-Mask: 0xff)                        */
#define EMU_TEMPLIMITS_EM4WUEN_Pos        (16UL)                    /*!< EM4WUEN (Bit 16)                                      */
#define EMU_TEMPLIMITS_EM4WUEN_Msk        (0x10000UL)               /*!< EM4WUEN (Bitfield-Mask: 0x01)                         */
/* =========================================================  TEMP  ========================================================== */
#define EMU_TEMP_TEMP_Pos                 (0UL)                     /*!< TEMP (Bit 0)                                          */
#define EMU_TEMP_TEMP_Msk                 (0xffUL)                  /*!< TEMP (Bitfield-Mask: 0xff)                            */
/* ==========================================================  IF  =========================================================== */
#define EMU_IF_VMONAVDDFALL_Pos           (0UL)                     /*!< VMONAVDDFALL (Bit 0)                                  */
#define EMU_IF_VMONAVDDFALL_Msk           (0x1UL)                   /*!< VMONAVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IF_VMONAVDDRISE_Pos           (1UL)                     /*!< VMONAVDDRISE (Bit 1)                                  */
#define EMU_IF_VMONAVDDRISE_Msk           (0x2UL)                   /*!< VMONAVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IF_VMONALTAVDDFALL_Pos        (2UL)                     /*!< VMONALTAVDDFALL (Bit 2)                               */
#define EMU_IF_VMONALTAVDDFALL_Msk        (0x4UL)                   /*!< VMONALTAVDDFALL (Bitfield-Mask: 0x01)                 */
#define EMU_IF_VMONALTAVDDRISE_Pos        (3UL)                     /*!< VMONALTAVDDRISE (Bit 3)                               */
#define EMU_IF_VMONALTAVDDRISE_Msk        (0x8UL)                   /*!< VMONALTAVDDRISE (Bitfield-Mask: 0x01)                 */
#define EMU_IF_VMONDVDDFALL_Pos           (4UL)                     /*!< VMONDVDDFALL (Bit 4)                                  */
#define EMU_IF_VMONDVDDFALL_Msk           (0x10UL)                  /*!< VMONDVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IF_VMONDVDDRISE_Pos           (5UL)                     /*!< VMONDVDDRISE (Bit 5)                                  */
#define EMU_IF_VMONDVDDRISE_Msk           (0x20UL)                  /*!< VMONDVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IF_VMONIO0FALL_Pos            (6UL)                     /*!< VMONIO0FALL (Bit 6)                                   */
#define EMU_IF_VMONIO0FALL_Msk            (0x40UL)                  /*!< VMONIO0FALL (Bitfield-Mask: 0x01)                     */
#define EMU_IF_VMONIO0RISE_Pos            (7UL)                     /*!< VMONIO0RISE (Bit 7)                                   */
#define EMU_IF_VMONIO0RISE_Msk            (0x80UL)                  /*!< VMONIO0RISE (Bitfield-Mask: 0x01)                     */
#define EMU_IF_VMONFVDDFALL_Pos           (14UL)                    /*!< VMONFVDDFALL (Bit 14)                                 */
#define EMU_IF_VMONFVDDFALL_Msk           (0x4000UL)                /*!< VMONFVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IF_VMONFVDDRISE_Pos           (15UL)                    /*!< VMONFVDDRISE (Bit 15)                                 */
#define EMU_IF_VMONFVDDRISE_Msk           (0x8000UL)                /*!< VMONFVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IF_PFETOVERCURRENTLIMIT_Pos   (16UL)                    /*!< PFETOVERCURRENTLIMIT (Bit 16)                         */
#define EMU_IF_PFETOVERCURRENTLIMIT_Msk   (0x10000UL)               /*!< PFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IF_NFETOVERCURRENTLIMIT_Pos   (17UL)                    /*!< NFETOVERCURRENTLIMIT (Bit 17)                         */
#define EMU_IF_NFETOVERCURRENTLIMIT_Msk   (0x20000UL)               /*!< NFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IF_DCDCLPRUNNING_Pos          (18UL)                    /*!< DCDCLPRUNNING (Bit 18)                                */
#define EMU_IF_DCDCLPRUNNING_Msk          (0x40000UL)               /*!< DCDCLPRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IF_DCDCLNRUNNING_Pos          (19UL)                    /*!< DCDCLNRUNNING (Bit 19)                                */
#define EMU_IF_DCDCLNRUNNING_Msk          (0x80000UL)               /*!< DCDCLNRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IF_DCDCINBYPASS_Pos           (20UL)                    /*!< DCDCINBYPASS (Bit 20)                                 */
#define EMU_IF_DCDCINBYPASS_Msk           (0x100000UL)              /*!< DCDCINBYPASS (Bitfield-Mask: 0x01)                    */
#define EMU_IF_EM23WAKEUP_Pos             (24UL)                    /*!< EM23WAKEUP (Bit 24)                                   */
#define EMU_IF_EM23WAKEUP_Msk             (0x1000000UL)             /*!< EM23WAKEUP (Bitfield-Mask: 0x01)                      */
#define EMU_IF_TEMP_Pos                   (29UL)                    /*!< TEMP (Bit 29)                                         */
#define EMU_IF_TEMP_Msk                   (0x20000000UL)            /*!< TEMP (Bitfield-Mask: 0x01)                            */
#define EMU_IF_TEMPLOW_Pos                (30UL)                    /*!< TEMPLOW (Bit 30)                                      */
#define EMU_IF_TEMPLOW_Msk                (0x40000000UL)            /*!< TEMPLOW (Bitfield-Mask: 0x01)                         */
#define EMU_IF_TEMPHIGH_Pos               (31UL)                    /*!< TEMPHIGH (Bit 31)                                     */
#define EMU_IF_TEMPHIGH_Msk               (0x80000000UL)            /*!< TEMPHIGH (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFS  ========================================================== */
#define EMU_IFS_VMONAVDDFALL_Pos          (0UL)                     /*!< VMONAVDDFALL (Bit 0)                                  */
#define EMU_IFS_VMONAVDDFALL_Msk          (0x1UL)                   /*!< VMONAVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_VMONAVDDRISE_Pos          (1UL)                     /*!< VMONAVDDRISE (Bit 1)                                  */
#define EMU_IFS_VMONAVDDRISE_Msk          (0x2UL)                   /*!< VMONAVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_VMONALTAVDDFALL_Pos       (2UL)                     /*!< VMONALTAVDDFALL (Bit 2)                               */
#define EMU_IFS_VMONALTAVDDFALL_Msk       (0x4UL)                   /*!< VMONALTAVDDFALL (Bitfield-Mask: 0x01)                 */
#define EMU_IFS_VMONALTAVDDRISE_Pos       (3UL)                     /*!< VMONALTAVDDRISE (Bit 3)                               */
#define EMU_IFS_VMONALTAVDDRISE_Msk       (0x8UL)                   /*!< VMONALTAVDDRISE (Bitfield-Mask: 0x01)                 */
#define EMU_IFS_VMONDVDDFALL_Pos          (4UL)                     /*!< VMONDVDDFALL (Bit 4)                                  */
#define EMU_IFS_VMONDVDDFALL_Msk          (0x10UL)                  /*!< VMONDVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_VMONDVDDRISE_Pos          (5UL)                     /*!< VMONDVDDRISE (Bit 5)                                  */
#define EMU_IFS_VMONDVDDRISE_Msk          (0x20UL)                  /*!< VMONDVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_VMONIO0FALL_Pos           (6UL)                     /*!< VMONIO0FALL (Bit 6)                                   */
#define EMU_IFS_VMONIO0FALL_Msk           (0x40UL)                  /*!< VMONIO0FALL (Bitfield-Mask: 0x01)                     */
#define EMU_IFS_VMONIO0RISE_Pos           (7UL)                     /*!< VMONIO0RISE (Bit 7)                                   */
#define EMU_IFS_VMONIO0RISE_Msk           (0x80UL)                  /*!< VMONIO0RISE (Bitfield-Mask: 0x01)                     */
#define EMU_IFS_VMONFVDDFALL_Pos          (14UL)                    /*!< VMONFVDDFALL (Bit 14)                                 */
#define EMU_IFS_VMONFVDDFALL_Msk          (0x4000UL)                /*!< VMONFVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_VMONFVDDRISE_Pos          (15UL)                    /*!< VMONFVDDRISE (Bit 15)                                 */
#define EMU_IFS_VMONFVDDRISE_Msk          (0x8000UL)                /*!< VMONFVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_PFETOVERCURRENTLIMIT_Pos  (16UL)                    /*!< PFETOVERCURRENTLIMIT (Bit 16)                         */
#define EMU_IFS_PFETOVERCURRENTLIMIT_Msk  (0x10000UL)               /*!< PFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IFS_NFETOVERCURRENTLIMIT_Pos  (17UL)                    /*!< NFETOVERCURRENTLIMIT (Bit 17)                         */
#define EMU_IFS_NFETOVERCURRENTLIMIT_Msk  (0x20000UL)               /*!< NFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IFS_DCDCLPRUNNING_Pos         (18UL)                    /*!< DCDCLPRUNNING (Bit 18)                                */
#define EMU_IFS_DCDCLPRUNNING_Msk         (0x40000UL)               /*!< DCDCLPRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IFS_DCDCLNRUNNING_Pos         (19UL)                    /*!< DCDCLNRUNNING (Bit 19)                                */
#define EMU_IFS_DCDCLNRUNNING_Msk         (0x80000UL)               /*!< DCDCLNRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IFS_DCDCINBYPASS_Pos          (20UL)                    /*!< DCDCINBYPASS (Bit 20)                                 */
#define EMU_IFS_DCDCINBYPASS_Msk          (0x100000UL)              /*!< DCDCINBYPASS (Bitfield-Mask: 0x01)                    */
#define EMU_IFS_EM23WAKEUP_Pos            (24UL)                    /*!< EM23WAKEUP (Bit 24)                                   */
#define EMU_IFS_EM23WAKEUP_Msk            (0x1000000UL)             /*!< EM23WAKEUP (Bitfield-Mask: 0x01)                      */
#define EMU_IFS_TEMP_Pos                  (29UL)                    /*!< TEMP (Bit 29)                                         */
#define EMU_IFS_TEMP_Msk                  (0x20000000UL)            /*!< TEMP (Bitfield-Mask: 0x01)                            */
#define EMU_IFS_TEMPLOW_Pos               (30UL)                    /*!< TEMPLOW (Bit 30)                                      */
#define EMU_IFS_TEMPLOW_Msk               (0x40000000UL)            /*!< TEMPLOW (Bitfield-Mask: 0x01)                         */
#define EMU_IFS_TEMPHIGH_Pos              (31UL)                    /*!< TEMPHIGH (Bit 31)                                     */
#define EMU_IFS_TEMPHIGH_Msk              (0x80000000UL)            /*!< TEMPHIGH (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFC  ========================================================== */
#define EMU_IFC_VMONAVDDFALL_Pos          (0UL)                     /*!< VMONAVDDFALL (Bit 0)                                  */
#define EMU_IFC_VMONAVDDFALL_Msk          (0x1UL)                   /*!< VMONAVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_VMONAVDDRISE_Pos          (1UL)                     /*!< VMONAVDDRISE (Bit 1)                                  */
#define EMU_IFC_VMONAVDDRISE_Msk          (0x2UL)                   /*!< VMONAVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_VMONALTAVDDFALL_Pos       (2UL)                     /*!< VMONALTAVDDFALL (Bit 2)                               */
#define EMU_IFC_VMONALTAVDDFALL_Msk       (0x4UL)                   /*!< VMONALTAVDDFALL (Bitfield-Mask: 0x01)                 */
#define EMU_IFC_VMONALTAVDDRISE_Pos       (3UL)                     /*!< VMONALTAVDDRISE (Bit 3)                               */
#define EMU_IFC_VMONALTAVDDRISE_Msk       (0x8UL)                   /*!< VMONALTAVDDRISE (Bitfield-Mask: 0x01)                 */
#define EMU_IFC_VMONDVDDFALL_Pos          (4UL)                     /*!< VMONDVDDFALL (Bit 4)                                  */
#define EMU_IFC_VMONDVDDFALL_Msk          (0x10UL)                  /*!< VMONDVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_VMONDVDDRISE_Pos          (5UL)                     /*!< VMONDVDDRISE (Bit 5)                                  */
#define EMU_IFC_VMONDVDDRISE_Msk          (0x20UL)                  /*!< VMONDVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_VMONIO0FALL_Pos           (6UL)                     /*!< VMONIO0FALL (Bit 6)                                   */
#define EMU_IFC_VMONIO0FALL_Msk           (0x40UL)                  /*!< VMONIO0FALL (Bitfield-Mask: 0x01)                     */
#define EMU_IFC_VMONIO0RISE_Pos           (7UL)                     /*!< VMONIO0RISE (Bit 7)                                   */
#define EMU_IFC_VMONIO0RISE_Msk           (0x80UL)                  /*!< VMONIO0RISE (Bitfield-Mask: 0x01)                     */
#define EMU_IFC_VMONFVDDFALL_Pos          (14UL)                    /*!< VMONFVDDFALL (Bit 14)                                 */
#define EMU_IFC_VMONFVDDFALL_Msk          (0x4000UL)                /*!< VMONFVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_VMONFVDDRISE_Pos          (15UL)                    /*!< VMONFVDDRISE (Bit 15)                                 */
#define EMU_IFC_VMONFVDDRISE_Msk          (0x8000UL)                /*!< VMONFVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_PFETOVERCURRENTLIMIT_Pos  (16UL)                    /*!< PFETOVERCURRENTLIMIT (Bit 16)                         */
#define EMU_IFC_PFETOVERCURRENTLIMIT_Msk  (0x10000UL)               /*!< PFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IFC_NFETOVERCURRENTLIMIT_Pos  (17UL)                    /*!< NFETOVERCURRENTLIMIT (Bit 17)                         */
#define EMU_IFC_NFETOVERCURRENTLIMIT_Msk  (0x20000UL)               /*!< NFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IFC_DCDCLPRUNNING_Pos         (18UL)                    /*!< DCDCLPRUNNING (Bit 18)                                */
#define EMU_IFC_DCDCLPRUNNING_Msk         (0x40000UL)               /*!< DCDCLPRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IFC_DCDCLNRUNNING_Pos         (19UL)                    /*!< DCDCLNRUNNING (Bit 19)                                */
#define EMU_IFC_DCDCLNRUNNING_Msk         (0x80000UL)               /*!< DCDCLNRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IFC_DCDCINBYPASS_Pos          (20UL)                    /*!< DCDCINBYPASS (Bit 20)                                 */
#define EMU_IFC_DCDCINBYPASS_Msk          (0x100000UL)              /*!< DCDCINBYPASS (Bitfield-Mask: 0x01)                    */
#define EMU_IFC_EM23WAKEUP_Pos            (24UL)                    /*!< EM23WAKEUP (Bit 24)                                   */
#define EMU_IFC_EM23WAKEUP_Msk            (0x1000000UL)             /*!< EM23WAKEUP (Bitfield-Mask: 0x01)                      */
#define EMU_IFC_TEMP_Pos                  (29UL)                    /*!< TEMP (Bit 29)                                         */
#define EMU_IFC_TEMP_Msk                  (0x20000000UL)            /*!< TEMP (Bitfield-Mask: 0x01)                            */
#define EMU_IFC_TEMPLOW_Pos               (30UL)                    /*!< TEMPLOW (Bit 30)                                      */
#define EMU_IFC_TEMPLOW_Msk               (0x40000000UL)            /*!< TEMPLOW (Bitfield-Mask: 0x01)                         */
#define EMU_IFC_TEMPHIGH_Pos              (31UL)                    /*!< TEMPHIGH (Bit 31)                                     */
#define EMU_IFC_TEMPHIGH_Msk              (0x80000000UL)            /*!< TEMPHIGH (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IEN  ========================================================== */
#define EMU_IEN_VMONAVDDFALL_Pos          (0UL)                     /*!< VMONAVDDFALL (Bit 0)                                  */
#define EMU_IEN_VMONAVDDFALL_Msk          (0x1UL)                   /*!< VMONAVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_VMONAVDDRISE_Pos          (1UL)                     /*!< VMONAVDDRISE (Bit 1)                                  */
#define EMU_IEN_VMONAVDDRISE_Msk          (0x2UL)                   /*!< VMONAVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_VMONALTAVDDFALL_Pos       (2UL)                     /*!< VMONALTAVDDFALL (Bit 2)                               */
#define EMU_IEN_VMONALTAVDDFALL_Msk       (0x4UL)                   /*!< VMONALTAVDDFALL (Bitfield-Mask: 0x01)                 */
#define EMU_IEN_VMONALTAVDDRISE_Pos       (3UL)                     /*!< VMONALTAVDDRISE (Bit 3)                               */
#define EMU_IEN_VMONALTAVDDRISE_Msk       (0x8UL)                   /*!< VMONALTAVDDRISE (Bitfield-Mask: 0x01)                 */
#define EMU_IEN_VMONDVDDFALL_Pos          (4UL)                     /*!< VMONDVDDFALL (Bit 4)                                  */
#define EMU_IEN_VMONDVDDFALL_Msk          (0x10UL)                  /*!< VMONDVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_VMONDVDDRISE_Pos          (5UL)                     /*!< VMONDVDDRISE (Bit 5)                                  */
#define EMU_IEN_VMONDVDDRISE_Msk          (0x20UL)                  /*!< VMONDVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_VMONIO0FALL_Pos           (6UL)                     /*!< VMONIO0FALL (Bit 6)                                   */
#define EMU_IEN_VMONIO0FALL_Msk           (0x40UL)                  /*!< VMONIO0FALL (Bitfield-Mask: 0x01)                     */
#define EMU_IEN_VMONIO0RISE_Pos           (7UL)                     /*!< VMONIO0RISE (Bit 7)                                   */
#define EMU_IEN_VMONIO0RISE_Msk           (0x80UL)                  /*!< VMONIO0RISE (Bitfield-Mask: 0x01)                     */
#define EMU_IEN_VMONFVDDFALL_Pos          (14UL)                    /*!< VMONFVDDFALL (Bit 14)                                 */
#define EMU_IEN_VMONFVDDFALL_Msk          (0x4000UL)                /*!< VMONFVDDFALL (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_VMONFVDDRISE_Pos          (15UL)                    /*!< VMONFVDDRISE (Bit 15)                                 */
#define EMU_IEN_VMONFVDDRISE_Msk          (0x8000UL)                /*!< VMONFVDDRISE (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_PFETOVERCURRENTLIMIT_Pos  (16UL)                    /*!< PFETOVERCURRENTLIMIT (Bit 16)                         */
#define EMU_IEN_PFETOVERCURRENTLIMIT_Msk  (0x10000UL)               /*!< PFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IEN_NFETOVERCURRENTLIMIT_Pos  (17UL)                    /*!< NFETOVERCURRENTLIMIT (Bit 17)                         */
#define EMU_IEN_NFETOVERCURRENTLIMIT_Msk  (0x20000UL)               /*!< NFETOVERCURRENTLIMIT (Bitfield-Mask: 0x01)            */
#define EMU_IEN_DCDCLPRUNNING_Pos         (18UL)                    /*!< DCDCLPRUNNING (Bit 18)                                */
#define EMU_IEN_DCDCLPRUNNING_Msk         (0x40000UL)               /*!< DCDCLPRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IEN_DCDCLNRUNNING_Pos         (19UL)                    /*!< DCDCLNRUNNING (Bit 19)                                */
#define EMU_IEN_DCDCLNRUNNING_Msk         (0x80000UL)               /*!< DCDCLNRUNNING (Bitfield-Mask: 0x01)                   */
#define EMU_IEN_DCDCINBYPASS_Pos          (20UL)                    /*!< DCDCINBYPASS (Bit 20)                                 */
#define EMU_IEN_DCDCINBYPASS_Msk          (0x100000UL)              /*!< DCDCINBYPASS (Bitfield-Mask: 0x01)                    */
#define EMU_IEN_EM23WAKEUP_Pos            (24UL)                    /*!< EM23WAKEUP (Bit 24)                                   */
#define EMU_IEN_EM23WAKEUP_Msk            (0x1000000UL)             /*!< EM23WAKEUP (Bitfield-Mask: 0x01)                      */
#define EMU_IEN_TEMP_Pos                  (29UL)                    /*!< TEMP (Bit 29)                                         */
#define EMU_IEN_TEMP_Msk                  (0x20000000UL)            /*!< TEMP (Bitfield-Mask: 0x01)                            */
#define EMU_IEN_TEMPLOW_Pos               (30UL)                    /*!< TEMPLOW (Bit 30)                                      */
#define EMU_IEN_TEMPLOW_Msk               (0x40000000UL)            /*!< TEMPLOW (Bitfield-Mask: 0x01)                         */
#define EMU_IEN_TEMPHIGH_Pos              (31UL)                    /*!< TEMPHIGH (Bit 31)                                     */
#define EMU_IEN_TEMPHIGH_Msk              (0x80000000UL)            /*!< TEMPHIGH (Bitfield-Mask: 0x01)                        */
/* ========================================================  PWRLOCK  ======================================================== */
#define EMU_PWRLOCK_LOCKKEY_Pos           (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define EMU_PWRLOCK_LOCKKEY_Msk           (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PWRCFG  ========================================================= */
#define EMU_PWRCFG_PWRCFG_Pos             (0UL)                     /*!< PWRCFG (Bit 0)                                        */
#define EMU_PWRCFG_PWRCFG_Msk             (0xfUL)                   /*!< PWRCFG (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PWRCTRL  ======================================================== */
#define EMU_PWRCTRL_ANASW_Pos             (5UL)                     /*!< ANASW (Bit 5)                                         */
#define EMU_PWRCTRL_ANASW_Msk             (0x20UL)                  /*!< ANASW (Bitfield-Mask: 0x01)                           */
/* =======================================================  DCDCCTRL  ======================================================== */
#define EMU_DCDCCTRL_DCDCMODE_Pos         (0UL)                     /*!< DCDCMODE (Bit 0)                                      */
#define EMU_DCDCCTRL_DCDCMODE_Msk         (0x3UL)                   /*!< DCDCMODE (Bitfield-Mask: 0x03)                        */
#define EMU_DCDCCTRL_DCDCMODEEM23_Pos     (4UL)                     /*!< DCDCMODEEM23 (Bit 4)                                  */
#define EMU_DCDCCTRL_DCDCMODEEM23_Msk     (0x10UL)                  /*!< DCDCMODEEM23 (Bitfield-Mask: 0x01)                    */
#define EMU_DCDCCTRL_DCDCMODEEM4_Pos      (5UL)                     /*!< DCDCMODEEM4 (Bit 5)                                   */
#define EMU_DCDCCTRL_DCDCMODEEM4_Msk      (0x20UL)                  /*!< DCDCMODEEM4 (Bitfield-Mask: 0x01)                     */
/* =====================================================  DCDCMISCCTRL  ====================================================== */
#define EMU_DCDCMISCCTRL_LNFORCECCM_Pos   (0UL)                     /*!< LNFORCECCM (Bit 0)                                    */
#define EMU_DCDCMISCCTRL_LNFORCECCM_Msk   (0x1UL)                   /*!< LNFORCECCM (Bitfield-Mask: 0x01)                      */
#define EMU_DCDCMISCCTRL_PFETCNT_Pos      (8UL)                     /*!< PFETCNT (Bit 8)                                       */
#define EMU_DCDCMISCCTRL_PFETCNT_Msk      (0xf00UL)                 /*!< PFETCNT (Bitfield-Mask: 0x0f)                         */
#define EMU_DCDCMISCCTRL_NFETCNT_Pos      (12UL)                    /*!< NFETCNT (Bit 12)                                      */
#define EMU_DCDCMISCCTRL_NFETCNT_Msk      (0xf000UL)                /*!< NFETCNT (Bitfield-Mask: 0x0f)                         */
#define EMU_DCDCMISCCTRL_BYPLIMSEL_Pos    (16UL)                    /*!< BYPLIMSEL (Bit 16)                                    */
#define EMU_DCDCMISCCTRL_BYPLIMSEL_Msk    (0xf0000UL)               /*!< BYPLIMSEL (Bitfield-Mask: 0x0f)                       */
#define EMU_DCDCMISCCTRL_LPCLIMILIMSEL_Pos (20UL)                   /*!< LPCLIMILIMSEL (Bit 20)                                */
#define EMU_DCDCMISCCTRL_LPCLIMILIMSEL_Msk (0x700000UL)             /*!< LPCLIMILIMSEL (Bitfield-Mask: 0x07)                   */
#define EMU_DCDCMISCCTRL_LNCLIMILIMSEL_Pos (24UL)                   /*!< LNCLIMILIMSEL (Bit 24)                                */
#define EMU_DCDCMISCCTRL_LNCLIMILIMSEL_Msk (0x7000000UL)            /*!< LNCLIMILIMSEL (Bitfield-Mask: 0x07)                   */
#define EMU_DCDCMISCCTRL_LPCMPBIAS_Pos    (28UL)                    /*!< LPCMPBIAS (Bit 28)                                    */
#define EMU_DCDCMISCCTRL_LPCMPBIAS_Msk    (0x30000000UL)            /*!< LPCMPBIAS (Bitfield-Mask: 0x03)                       */
/* =====================================================  DCDCZDETCTRL  ====================================================== */
#define EMU_DCDCZDETCTRL_ZDETILIMSEL_Pos  (4UL)                     /*!< ZDETILIMSEL (Bit 4)                                   */
#define EMU_DCDCZDETCTRL_ZDETILIMSEL_Msk  (0x70UL)                  /*!< ZDETILIMSEL (Bitfield-Mask: 0x07)                     */
#define EMU_DCDCZDETCTRL_ZDETBLANKDLY_Pos (8UL)                     /*!< ZDETBLANKDLY (Bit 8)                                  */
#define EMU_DCDCZDETCTRL_ZDETBLANKDLY_Msk (0x300UL)                 /*!< ZDETBLANKDLY (Bitfield-Mask: 0x03)                    */
/* =====================================================  DCDCCLIMCTRL  ====================================================== */
#define EMU_DCDCCLIMCTRL_CLIMBLANKDLY_Pos (8UL)                     /*!< CLIMBLANKDLY (Bit 8)                                  */
#define EMU_DCDCCLIMCTRL_CLIMBLANKDLY_Msk (0x300UL)                 /*!< CLIMBLANKDLY (Bitfield-Mask: 0x03)                    */
#define EMU_DCDCCLIMCTRL_BYPLIMEN_Pos     (13UL)                    /*!< BYPLIMEN (Bit 13)                                     */
#define EMU_DCDCCLIMCTRL_BYPLIMEN_Msk     (0x2000UL)                /*!< BYPLIMEN (Bitfield-Mask: 0x01)                        */
/* ====================================================  DCDCLNCOMPCTRL  ===================================================== */
#define EMU_DCDCLNCOMPCTRL_COMPENR1_Pos   (0UL)                     /*!< COMPENR1 (Bit 0)                                      */
#define EMU_DCDCLNCOMPCTRL_COMPENR1_Msk   (0x7UL)                   /*!< COMPENR1 (Bitfield-Mask: 0x07)                        */
#define EMU_DCDCLNCOMPCTRL_COMPENR2_Pos   (4UL)                     /*!< COMPENR2 (Bit 4)                                      */
#define EMU_DCDCLNCOMPCTRL_COMPENR2_Msk   (0x1f0UL)                 /*!< COMPENR2 (Bitfield-Mask: 0x1f)                        */
#define EMU_DCDCLNCOMPCTRL_COMPENR3_Pos   (12UL)                    /*!< COMPENR3 (Bit 12)                                     */
#define EMU_DCDCLNCOMPCTRL_COMPENR3_Msk   (0xf000UL)                /*!< COMPENR3 (Bitfield-Mask: 0x0f)                        */
#define EMU_DCDCLNCOMPCTRL_COMPENC1_Pos   (20UL)                    /*!< COMPENC1 (Bit 20)                                     */
#define EMU_DCDCLNCOMPCTRL_COMPENC1_Msk   (0x300000UL)              /*!< COMPENC1 (Bitfield-Mask: 0x03)                        */
#define EMU_DCDCLNCOMPCTRL_COMPENC2_Pos   (24UL)                    /*!< COMPENC2 (Bit 24)                                     */
#define EMU_DCDCLNCOMPCTRL_COMPENC2_Msk   (0x7000000UL)             /*!< COMPENC2 (Bitfield-Mask: 0x07)                        */
#define EMU_DCDCLNCOMPCTRL_COMPENC3_Pos   (28UL)                    /*!< COMPENC3 (Bit 28)                                     */
#define EMU_DCDCLNCOMPCTRL_COMPENC3_Msk   (0xf0000000UL)            /*!< COMPENC3 (Bitfield-Mask: 0x0f)                        */
/* ======================================================  DCDCLNVCTRL  ====================================================== */
#define EMU_DCDCLNVCTRL_LNATT_Pos         (1UL)                     /*!< LNATT (Bit 1)                                         */
#define EMU_DCDCLNVCTRL_LNATT_Msk         (0x2UL)                   /*!< LNATT (Bitfield-Mask: 0x01)                           */
#define EMU_DCDCLNVCTRL_LNVREF_Pos        (8UL)                     /*!< LNVREF (Bit 8)                                        */
#define EMU_DCDCLNVCTRL_LNVREF_Msk        (0x7f00UL)                /*!< LNVREF (Bitfield-Mask: 0x7f)                          */
/* ======================================================  DCDCTIMING  ======================================================= */
#define EMU_DCDCTIMING_LPINITWAIT_Pos     (0UL)                     /*!< LPINITWAIT (Bit 0)                                    */
#define EMU_DCDCTIMING_LPINITWAIT_Msk     (0xffUL)                  /*!< LPINITWAIT (Bitfield-Mask: 0xff)                      */
#define EMU_DCDCTIMING_COMPENPRCHGEN_Pos  (11UL)                    /*!< COMPENPRCHGEN (Bit 11)                                */
#define EMU_DCDCTIMING_COMPENPRCHGEN_Msk  (0x800UL)                 /*!< COMPENPRCHGEN (Bitfield-Mask: 0x01)                   */
#define EMU_DCDCTIMING_LNWAIT_Pos         (12UL)                    /*!< LNWAIT (Bit 12)                                       */
#define EMU_DCDCTIMING_LNWAIT_Msk         (0x1f000UL)               /*!< LNWAIT (Bitfield-Mask: 0x1f)                          */
#define EMU_DCDCTIMING_BYPWAIT_Pos        (20UL)                    /*!< BYPWAIT (Bit 20)                                      */
#define EMU_DCDCTIMING_BYPWAIT_Msk        (0xff00000UL)             /*!< BYPWAIT (Bitfield-Mask: 0xff)                         */
#define EMU_DCDCTIMING_DUTYSCALE_Pos      (29UL)                    /*!< DUTYSCALE (Bit 29)                                    */
#define EMU_DCDCTIMING_DUTYSCALE_Msk      (0x60000000UL)            /*!< DUTYSCALE (Bitfield-Mask: 0x03)                       */
/* ======================================================  DCDCLPVCTRL  ====================================================== */
#define EMU_DCDCLPVCTRL_LPATT_Pos         (0UL)                     /*!< LPATT (Bit 0)                                         */
#define EMU_DCDCLPVCTRL_LPATT_Msk         (0x1UL)                   /*!< LPATT (Bitfield-Mask: 0x01)                           */
#define EMU_DCDCLPVCTRL_LPVREF_Pos        (1UL)                     /*!< LPVREF (Bit 1)                                        */
#define EMU_DCDCLPVCTRL_LPVREF_Msk        (0x1feUL)                 /*!< LPVREF (Bitfield-Mask: 0xff)                          */
/* ======================================================  DCDCLPCTRL  ======================================================= */
#define EMU_DCDCLPCTRL_LPCMPHYSSEL_Pos    (12UL)                    /*!< LPCMPHYSSEL (Bit 12)                                  */
#define EMU_DCDCLPCTRL_LPCMPHYSSEL_Msk    (0xf000UL)                /*!< LPCMPHYSSEL (Bitfield-Mask: 0x0f)                     */
#define EMU_DCDCLPCTRL_LPVREFDUTYEN_Pos   (24UL)                    /*!< LPVREFDUTYEN (Bit 24)                                 */
#define EMU_DCDCLPCTRL_LPVREFDUTYEN_Msk   (0x1000000UL)             /*!< LPVREFDUTYEN (Bitfield-Mask: 0x01)                    */
#define EMU_DCDCLPCTRL_LPBLANK_Pos        (25UL)                    /*!< LPBLANK (Bit 25)                                      */
#define EMU_DCDCLPCTRL_LPBLANK_Msk        (0x6000000UL)             /*!< LPBLANK (Bitfield-Mask: 0x03)                         */
/* ====================================================  DCDCLNFREQCTRL  ===================================================== */
#define EMU_DCDCLNFREQCTRL_RCOBAND_Pos    (0UL)                     /*!< RCOBAND (Bit 0)                                       */
#define EMU_DCDCLNFREQCTRL_RCOBAND_Msk    (0x7UL)                   /*!< RCOBAND (Bitfield-Mask: 0x07)                         */
#define EMU_DCDCLNFREQCTRL_RCOTRIM_Pos    (24UL)                    /*!< RCOTRIM (Bit 24)                                      */
#define EMU_DCDCLNFREQCTRL_RCOTRIM_Msk    (0x1f000000UL)            /*!< RCOTRIM (Bitfield-Mask: 0x1f)                         */
/* =======================================================  DCDCSYNC  ======================================================== */
#define EMU_DCDCSYNC_DCDCCTRLBUSY_Pos     (0UL)                     /*!< DCDCCTRLBUSY (Bit 0)                                  */
#define EMU_DCDCSYNC_DCDCCTRLBUSY_Msk     (0x1UL)                   /*!< DCDCCTRLBUSY (Bitfield-Mask: 0x01)                    */
/* =====================================================  VMONAVDDCTRL  ====================================================== */
#define EMU_VMONAVDDCTRL_EN_Pos           (0UL)                     /*!< EN (Bit 0)                                            */
#define EMU_VMONAVDDCTRL_EN_Msk           (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define EMU_VMONAVDDCTRL_RISEWU_Pos       (2UL)                     /*!< RISEWU (Bit 2)                                        */
#define EMU_VMONAVDDCTRL_RISEWU_Msk       (0x4UL)                   /*!< RISEWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONAVDDCTRL_FALLWU_Pos       (3UL)                     /*!< FALLWU (Bit 3)                                        */
#define EMU_VMONAVDDCTRL_FALLWU_Msk       (0x8UL)                   /*!< FALLWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONAVDDCTRL_FALLTHRESFINE_Pos (8UL)                    /*!< FALLTHRESFINE (Bit 8)                                 */
#define EMU_VMONAVDDCTRL_FALLTHRESFINE_Msk (0xf00UL)                /*!< FALLTHRESFINE (Bitfield-Mask: 0x0f)                   */
#define EMU_VMONAVDDCTRL_FALLTHRESCOARSE_Pos (12UL)                 /*!< FALLTHRESCOARSE (Bit 12)                              */
#define EMU_VMONAVDDCTRL_FALLTHRESCOARSE_Msk (0xf000UL)             /*!< FALLTHRESCOARSE (Bitfield-Mask: 0x0f)                 */
#define EMU_VMONAVDDCTRL_RISETHRESFINE_Pos (16UL)                   /*!< RISETHRESFINE (Bit 16)                                */
#define EMU_VMONAVDDCTRL_RISETHRESFINE_Msk (0xf0000UL)              /*!< RISETHRESFINE (Bitfield-Mask: 0x0f)                   */
#define EMU_VMONAVDDCTRL_RISETHRESCOARSE_Pos (20UL)                 /*!< RISETHRESCOARSE (Bit 20)                              */
#define EMU_VMONAVDDCTRL_RISETHRESCOARSE_Msk (0xf00000UL)           /*!< RISETHRESCOARSE (Bitfield-Mask: 0x0f)                 */
/* ====================================================  VMONALTAVDDCTRL  ==================================================== */
#define EMU_VMONALTAVDDCTRL_EN_Pos        (0UL)                     /*!< EN (Bit 0)                                            */
#define EMU_VMONALTAVDDCTRL_EN_Msk        (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define EMU_VMONALTAVDDCTRL_RISEWU_Pos    (2UL)                     /*!< RISEWU (Bit 2)                                        */
#define EMU_VMONALTAVDDCTRL_RISEWU_Msk    (0x4UL)                   /*!< RISEWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONALTAVDDCTRL_FALLWU_Pos    (3UL)                     /*!< FALLWU (Bit 3)                                        */
#define EMU_VMONALTAVDDCTRL_FALLWU_Msk    (0x8UL)                   /*!< FALLWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONALTAVDDCTRL_THRESFINE_Pos (8UL)                     /*!< THRESFINE (Bit 8)                                     */
#define EMU_VMONALTAVDDCTRL_THRESFINE_Msk (0xf00UL)                 /*!< THRESFINE (Bitfield-Mask: 0x0f)                       */
#define EMU_VMONALTAVDDCTRL_THRESCOARSE_Pos (12UL)                  /*!< THRESCOARSE (Bit 12)                                  */
#define EMU_VMONALTAVDDCTRL_THRESCOARSE_Msk (0xf000UL)              /*!< THRESCOARSE (Bitfield-Mask: 0x0f)                     */
/* =====================================================  VMONDVDDCTRL  ====================================================== */
#define EMU_VMONDVDDCTRL_EN_Pos           (0UL)                     /*!< EN (Bit 0)                                            */
#define EMU_VMONDVDDCTRL_EN_Msk           (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define EMU_VMONDVDDCTRL_RISEWU_Pos       (2UL)                     /*!< RISEWU (Bit 2)                                        */
#define EMU_VMONDVDDCTRL_RISEWU_Msk       (0x4UL)                   /*!< RISEWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONDVDDCTRL_FALLWU_Pos       (3UL)                     /*!< FALLWU (Bit 3)                                        */
#define EMU_VMONDVDDCTRL_FALLWU_Msk       (0x8UL)                   /*!< FALLWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONDVDDCTRL_THRESFINE_Pos    (8UL)                     /*!< THRESFINE (Bit 8)                                     */
#define EMU_VMONDVDDCTRL_THRESFINE_Msk    (0xf00UL)                 /*!< THRESFINE (Bitfield-Mask: 0x0f)                       */
#define EMU_VMONDVDDCTRL_THRESCOARSE_Pos  (12UL)                    /*!< THRESCOARSE (Bit 12)                                  */
#define EMU_VMONDVDDCTRL_THRESCOARSE_Msk  (0xf000UL)                /*!< THRESCOARSE (Bitfield-Mask: 0x0f)                     */
/* ======================================================  VMONIO0CTRL  ====================================================== */
#define EMU_VMONIO0CTRL_EN_Pos            (0UL)                     /*!< EN (Bit 0)                                            */
#define EMU_VMONIO0CTRL_EN_Msk            (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define EMU_VMONIO0CTRL_RISEWU_Pos        (2UL)                     /*!< RISEWU (Bit 2)                                        */
#define EMU_VMONIO0CTRL_RISEWU_Msk        (0x4UL)                   /*!< RISEWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONIO0CTRL_FALLWU_Pos        (3UL)                     /*!< FALLWU (Bit 3)                                        */
#define EMU_VMONIO0CTRL_FALLWU_Msk        (0x8UL)                   /*!< FALLWU (Bitfield-Mask: 0x01)                          */
#define EMU_VMONIO0CTRL_RETDIS_Pos        (4UL)                     /*!< RETDIS (Bit 4)                                        */
#define EMU_VMONIO0CTRL_RETDIS_Msk        (0x10UL)                  /*!< RETDIS (Bitfield-Mask: 0x01)                          */
#define EMU_VMONIO0CTRL_THRESFINE_Pos     (8UL)                     /*!< THRESFINE (Bit 8)                                     */
#define EMU_VMONIO0CTRL_THRESFINE_Msk     (0xf00UL)                 /*!< THRESFINE (Bitfield-Mask: 0x0f)                       */
#define EMU_VMONIO0CTRL_THRESCOARSE_Pos   (12UL)                    /*!< THRESCOARSE (Bit 12)                                  */
#define EMU_VMONIO0CTRL_THRESCOARSE_Msk   (0xf000UL)                /*!< THRESCOARSE (Bitfield-Mask: 0x0f)                     */
/* =======================================================  BIASCONF  ======================================================== */
#define EMU_BIASCONF_NADUTYEM01_Pos       (2UL)                     /*!< NADUTYEM01 (Bit 2)                                    */
#define EMU_BIASCONF_NADUTYEM01_Msk       (0x4UL)                   /*!< NADUTYEM01 (Bitfield-Mask: 0x01)                      */
#define EMU_BIASCONF_LPEM01_Pos           (3UL)                     /*!< LPEM01 (Bit 3)                                        */
#define EMU_BIASCONF_LPEM01_Msk           (0x8UL)                   /*!< LPEM01 (Bitfield-Mask: 0x01)                          */
#define EMU_BIASCONF_GMCEM23_Pos          (4UL)                     /*!< GMCEM23 (Bit 4)                                       */
#define EMU_BIASCONF_GMCEM23_Msk          (0x10UL)                  /*!< GMCEM23 (Bitfield-Mask: 0x01)                         */
#define EMU_BIASCONF_UADUTYEM23_Pos       (5UL)                     /*!< UADUTYEM23 (Bit 5)                                    */
#define EMU_BIASCONF_UADUTYEM23_Msk       (0x20UL)                  /*!< UADUTYEM23 (Bitfield-Mask: 0x01)                      */
#define EMU_BIASCONF_NADUTYEM23_Pos       (6UL)                     /*!< NADUTYEM23 (Bit 6)                                    */
#define EMU_BIASCONF_NADUTYEM23_Msk       (0x40UL)                  /*!< NADUTYEM23 (Bitfield-Mask: 0x01)                      */
#define EMU_BIASCONF_LPEM23_Pos           (7UL)                     /*!< LPEM23 (Bit 7)                                        */
#define EMU_BIASCONF_LPEM23_Msk           (0x80UL)                  /*!< LPEM23 (Bitfield-Mask: 0x01)                          */
/* =======================================================  TESTLOCK  ======================================================== */
#define EMU_TESTLOCK_LOCKKEY_Pos          (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define EMU_TESTLOCK_LOCKKEY_Msk          (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* =====================================================  BIASTESTCTRL  ====================================================== */
#define EMU_BIASTESTCTRL_BIAS_RIP_RESET_Pos (3UL)                   /*!< BIAS_RIP_RESET (Bit 3)                                */
#define EMU_BIASTESTCTRL_BIAS_RIP_RESET_Msk (0x8UL)                 /*!< BIAS_RIP_RESET (Bitfield-Mask: 0x01)                  */


/* =========================================================================================================================== */
/* ================                                            RMU                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define RMU_CTRL_WDOGRMODE_Pos            (0UL)                     /*!< WDOGRMODE (Bit 0)                                     */
#define RMU_CTRL_WDOGRMODE_Msk            (0x7UL)                   /*!< WDOGRMODE (Bitfield-Mask: 0x07)                       */
#define RMU_CTRL_LOCKUPRMODE_Pos          (4UL)                     /*!< LOCKUPRMODE (Bit 4)                                   */
#define RMU_CTRL_LOCKUPRMODE_Msk          (0x70UL)                  /*!< LOCKUPRMODE (Bitfield-Mask: 0x07)                     */
#define RMU_CTRL_SYSRMODE_Pos             (8UL)                     /*!< SYSRMODE (Bit 8)                                      */
#define RMU_CTRL_SYSRMODE_Msk             (0x700UL)                 /*!< SYSRMODE (Bitfield-Mask: 0x07)                        */
#define RMU_CTRL_PINRMODE_Pos             (12UL)                    /*!< PINRMODE (Bit 12)                                     */
#define RMU_CTRL_PINRMODE_Msk             (0x7000UL)                /*!< PINRMODE (Bitfield-Mask: 0x07)                        */
#define RMU_CTRL_RESETSTATE_Pos           (24UL)                    /*!< RESETSTATE (Bit 24)                                   */
#define RMU_CTRL_RESETSTATE_Msk           (0x3000000UL)             /*!< RESETSTATE (Bitfield-Mask: 0x03)                      */
/* =======================================================  RSTCAUSE  ======================================================== */
#define RMU_RSTCAUSE_PORST_Pos            (0UL)                     /*!< PORST (Bit 0)                                         */
#define RMU_RSTCAUSE_PORST_Msk            (0x1UL)                   /*!< PORST (Bitfield-Mask: 0x01)                           */
#define RMU_RSTCAUSE_AVDDBOD_Pos          (2UL)                     /*!< AVDDBOD (Bit 2)                                       */
#define RMU_RSTCAUSE_AVDDBOD_Msk          (0x4UL)                   /*!< AVDDBOD (Bitfield-Mask: 0x01)                         */
#define RMU_RSTCAUSE_DVDDBOD_Pos          (3UL)                     /*!< DVDDBOD (Bit 3)                                       */
#define RMU_RSTCAUSE_DVDDBOD_Msk          (0x8UL)                   /*!< DVDDBOD (Bitfield-Mask: 0x01)                         */
#define RMU_RSTCAUSE_DECBOD_Pos           (4UL)                     /*!< DECBOD (Bit 4)                                        */
#define RMU_RSTCAUSE_DECBOD_Msk           (0x10UL)                  /*!< DECBOD (Bitfield-Mask: 0x01)                          */
#define RMU_RSTCAUSE_EXTRST_Pos           (8UL)                     /*!< EXTRST (Bit 8)                                        */
#define RMU_RSTCAUSE_EXTRST_Msk           (0x100UL)                 /*!< EXTRST (Bitfield-Mask: 0x01)                          */
#define RMU_RSTCAUSE_LOCKUPRST_Pos        (9UL)                     /*!< LOCKUPRST (Bit 9)                                     */
#define RMU_RSTCAUSE_LOCKUPRST_Msk        (0x200UL)                 /*!< LOCKUPRST (Bitfield-Mask: 0x01)                       */
#define RMU_RSTCAUSE_SYSREQRST_Pos        (10UL)                    /*!< SYSREQRST (Bit 10)                                    */
#define RMU_RSTCAUSE_SYSREQRST_Msk        (0x400UL)                 /*!< SYSREQRST (Bitfield-Mask: 0x01)                       */
#define RMU_RSTCAUSE_WDOGRST_Pos          (11UL)                    /*!< WDOGRST (Bit 11)                                      */
#define RMU_RSTCAUSE_WDOGRST_Msk          (0x800UL)                 /*!< WDOGRST (Bitfield-Mask: 0x01)                         */
#define RMU_RSTCAUSE_EM4RST_Pos           (16UL)                    /*!< EM4RST (Bit 16)                                       */
#define RMU_RSTCAUSE_EM4RST_Msk           (0x10000UL)               /*!< EM4RST (Bitfield-Mask: 0x01)                          */
/* ==========================================================  CMD  ========================================================== */
#define RMU_CMD_RCCLR_Pos                 (0UL)                     /*!< RCCLR (Bit 0)                                         */
#define RMU_CMD_RCCLR_Msk                 (0x1UL)                   /*!< RCCLR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  RST  ========================================================== */
/* =========================================================  LOCK  ========================================================== */
#define RMU_LOCK_LOCKKEY_Pos              (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define RMU_LOCK_LOCKKEY_Msk              (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */


/* =========================================================================================================================== */
/* ================                                            CMU                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CMU_CTRL_CLKOUTSEL0_Pos           (0UL)                     /*!< CLKOUTSEL0 (Bit 0)                                    */
#define CMU_CTRL_CLKOUTSEL0_Msk           (0xfUL)                   /*!< CLKOUTSEL0 (Bitfield-Mask: 0x0f)                      */
#define CMU_CTRL_CLKOUTSEL1_Pos           (5UL)                     /*!< CLKOUTSEL1 (Bit 5)                                    */
#define CMU_CTRL_CLKOUTSEL1_Msk           (0x1e0UL)                 /*!< CLKOUTSEL1 (Bitfield-Mask: 0x0f)                      */
#define CMU_CTRL_WSHFLE_Pos               (16UL)                    /*!< WSHFLE (Bit 16)                                       */
#define CMU_CTRL_WSHFLE_Msk               (0x10000UL)               /*!< WSHFLE (Bitfield-Mask: 0x01)                          */
#define CMU_CTRL_HFPERCLKEN_Pos           (20UL)                    /*!< HFPERCLKEN (Bit 20)                                   */
#define CMU_CTRL_HFPERCLKEN_Msk           (0x100000UL)              /*!< HFPERCLKEN (Bitfield-Mask: 0x01)                      */
/* =======================================================  HFRCOCTRL  ======================================================= */
#define CMU_HFRCOCTRL_TUNING_Pos          (0UL)                     /*!< TUNING (Bit 0)                                        */
#define CMU_HFRCOCTRL_TUNING_Msk          (0x7fUL)                  /*!< TUNING (Bitfield-Mask: 0x7f)                          */
#define CMU_HFRCOCTRL_FINETUNING_Pos      (8UL)                     /*!< FINETUNING (Bit 8)                                    */
#define CMU_HFRCOCTRL_FINETUNING_Msk      (0x3f00UL)                /*!< FINETUNING (Bitfield-Mask: 0x3f)                      */
#define CMU_HFRCOCTRL_FREQRANGE_Pos       (16UL)                    /*!< FREQRANGE (Bit 16)                                    */
#define CMU_HFRCOCTRL_FREQRANGE_Msk       (0x1f0000UL)              /*!< FREQRANGE (Bitfield-Mask: 0x1f)                       */
#define CMU_HFRCOCTRL_CMPBIAS_Pos         (21UL)                    /*!< CMPBIAS (Bit 21)                                      */
#define CMU_HFRCOCTRL_CMPBIAS_Msk         (0xe00000UL)              /*!< CMPBIAS (Bitfield-Mask: 0x07)                         */
#define CMU_HFRCOCTRL_LDOHP_Pos           (24UL)                    /*!< LDOHP (Bit 24)                                        */
#define CMU_HFRCOCTRL_LDOHP_Msk           (0x1000000UL)             /*!< LDOHP (Bitfield-Mask: 0x01)                           */
#define CMU_HFRCOCTRL_CLKDIV_Pos          (25UL)                    /*!< CLKDIV (Bit 25)                                       */
#define CMU_HFRCOCTRL_CLKDIV_Msk          (0x6000000UL)             /*!< CLKDIV (Bitfield-Mask: 0x03)                          */
#define CMU_HFRCOCTRL_FINETUNINGEN_Pos    (27UL)                    /*!< FINETUNINGEN (Bit 27)                                 */
#define CMU_HFRCOCTRL_FINETUNINGEN_Msk    (0x8000000UL)             /*!< FINETUNINGEN (Bitfield-Mask: 0x01)                    */
#define CMU_HFRCOCTRL_VREFTC_Pos          (28UL)                    /*!< VREFTC (Bit 28)                                       */
#define CMU_HFRCOCTRL_VREFTC_Msk          (0xf0000000UL)            /*!< VREFTC (Bitfield-Mask: 0x0f)                          */
/* =====================================================  AUXHFRCOCTRL  ====================================================== */
#define CMU_AUXHFRCOCTRL_TUNING_Pos       (0UL)                     /*!< TUNING (Bit 0)                                        */
#define CMU_AUXHFRCOCTRL_TUNING_Msk       (0x7fUL)                  /*!< TUNING (Bitfield-Mask: 0x7f)                          */
#define CMU_AUXHFRCOCTRL_FINETUNING_Pos   (8UL)                     /*!< FINETUNING (Bit 8)                                    */
#define CMU_AUXHFRCOCTRL_FINETUNING_Msk   (0x3f00UL)                /*!< FINETUNING (Bitfield-Mask: 0x3f)                      */
#define CMU_AUXHFRCOCTRL_FREQRANGE_Pos    (16UL)                    /*!< FREQRANGE (Bit 16)                                    */
#define CMU_AUXHFRCOCTRL_FREQRANGE_Msk    (0x1f0000UL)              /*!< FREQRANGE (Bitfield-Mask: 0x1f)                       */
#define CMU_AUXHFRCOCTRL_CMPBIAS_Pos      (21UL)                    /*!< CMPBIAS (Bit 21)                                      */
#define CMU_AUXHFRCOCTRL_CMPBIAS_Msk      (0xe00000UL)              /*!< CMPBIAS (Bitfield-Mask: 0x07)                         */
#define CMU_AUXHFRCOCTRL_LDOHP_Pos        (24UL)                    /*!< LDOHP (Bit 24)                                        */
#define CMU_AUXHFRCOCTRL_LDOHP_Msk        (0x1000000UL)             /*!< LDOHP (Bitfield-Mask: 0x01)                           */
#define CMU_AUXHFRCOCTRL_CLKDIV_Pos       (25UL)                    /*!< CLKDIV (Bit 25)                                       */
#define CMU_AUXHFRCOCTRL_CLKDIV_Msk       (0x6000000UL)             /*!< CLKDIV (Bitfield-Mask: 0x03)                          */
#define CMU_AUXHFRCOCTRL_FINETUNINGEN_Pos (27UL)                    /*!< FINETUNINGEN (Bit 27)                                 */
#define CMU_AUXHFRCOCTRL_FINETUNINGEN_Msk (0x8000000UL)             /*!< FINETUNINGEN (Bitfield-Mask: 0x01)                    */
#define CMU_AUXHFRCOCTRL_VREFTC_Pos       (28UL)                    /*!< VREFTC (Bit 28)                                       */
#define CMU_AUXHFRCOCTRL_VREFTC_Msk       (0xf0000000UL)            /*!< VREFTC (Bitfield-Mask: 0x0f)                          */
/* =======================================================  LFRCOCTRL  ======================================================= */
#define CMU_LFRCOCTRL_TUNING_Pos          (0UL)                     /*!< TUNING (Bit 0)                                        */
#define CMU_LFRCOCTRL_TUNING_Msk          (0x1ffUL)                 /*!< TUNING (Bitfield-Mask: 0x1ff)                         */
#define CMU_LFRCOCTRL_ENVREF_Pos          (16UL)                    /*!< ENVREF (Bit 16)                                       */
#define CMU_LFRCOCTRL_ENVREF_Msk          (0x10000UL)               /*!< ENVREF (Bitfield-Mask: 0x01)                          */
#define CMU_LFRCOCTRL_ENCHOP_Pos          (17UL)                    /*!< ENCHOP (Bit 17)                                       */
#define CMU_LFRCOCTRL_ENCHOP_Msk          (0x20000UL)               /*!< ENCHOP (Bitfield-Mask: 0x01)                          */
#define CMU_LFRCOCTRL_ENDEM_Pos           (18UL)                    /*!< ENDEM (Bit 18)                                        */
#define CMU_LFRCOCTRL_ENDEM_Msk           (0x40000UL)               /*!< ENDEM (Bitfield-Mask: 0x01)                           */
#define CMU_LFRCOCTRL_TIMEOUT_Pos         (24UL)                    /*!< TIMEOUT (Bit 24)                                      */
#define CMU_LFRCOCTRL_TIMEOUT_Msk         (0x3000000UL)             /*!< TIMEOUT (Bitfield-Mask: 0x03)                         */
#define CMU_LFRCOCTRL_GMCCURTUNE_Pos      (28UL)                    /*!< GMCCURTUNE (Bit 28)                                   */
#define CMU_LFRCOCTRL_GMCCURTUNE_Msk      (0xf0000000UL)            /*!< GMCCURTUNE (Bitfield-Mask: 0x0f)                      */
/* =======================================================  HFXOCTRL  ======================================================== */
#define CMU_HFXOCTRL_MODE_Pos             (0UL)                     /*!< MODE (Bit 0)                                          */
#define CMU_HFXOCTRL_MODE_Msk             (0x1UL)                   /*!< MODE (Bitfield-Mask: 0x01)                            */
#define CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_Pos (4UL)                  /*!< PEAKDETSHUNTOPTMODE (Bit 4)                           */
#define CMU_HFXOCTRL_PEAKDETSHUNTOPTMODE_Msk (0x30UL)               /*!< PEAKDETSHUNTOPTMODE (Bitfield-Mask: 0x03)             */
#define CMU_HFXOCTRL_LOWPOWER_Pos         (8UL)                     /*!< LOWPOWER (Bit 8)                                      */
#define CMU_HFXOCTRL_LOWPOWER_Msk         (0x100UL)                 /*!< LOWPOWER (Bitfield-Mask: 0x01)                        */
#define CMU_HFXOCTRL_XTI2GND_Pos          (9UL)                     /*!< XTI2GND (Bit 9)                                       */
#define CMU_HFXOCTRL_XTI2GND_Msk          (0x200UL)                 /*!< XTI2GND (Bitfield-Mask: 0x01)                         */
#define CMU_HFXOCTRL_XTO2GND_Pos          (10UL)                    /*!< XTO2GND (Bit 10)                                      */
#define CMU_HFXOCTRL_XTO2GND_Msk          (0x400UL)                 /*!< XTO2GND (Bitfield-Mask: 0x01)                         */
#define CMU_HFXOCTRL_LFTIMEOUT_Pos        (24UL)                    /*!< LFTIMEOUT (Bit 24)                                    */
#define CMU_HFXOCTRL_LFTIMEOUT_Msk        (0x7000000UL)             /*!< LFTIMEOUT (Bitfield-Mask: 0x07)                       */
#define CMU_HFXOCTRL_AUTOSTARTEM0EM1_Pos  (28UL)                    /*!< AUTOSTARTEM0EM1 (Bit 28)                              */
#define CMU_HFXOCTRL_AUTOSTARTEM0EM1_Msk  (0x10000000UL)            /*!< AUTOSTARTEM0EM1 (Bitfield-Mask: 0x01)                 */
#define CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_Pos (29UL)                  /*!< AUTOSTARTSELEM0EM1 (Bit 29)                           */
#define CMU_HFXOCTRL_AUTOSTARTSELEM0EM1_Msk (0x20000000UL)          /*!< AUTOSTARTSELEM0EM1 (Bitfield-Mask: 0x01)              */
/* =======================================================  HFXOCTRL1  ======================================================= */
#define CMU_HFXOCTRL1_PEAKDETTHR_Pos      (0UL)                     /*!< PEAKDETTHR (Bit 0)                                    */
#define CMU_HFXOCTRL1_PEAKDETTHR_Msk      (0x7UL)                   /*!< PEAKDETTHR (Bitfield-Mask: 0x07)                      */
#define CMU_HFXOCTRL1_REGLVL_Pos          (4UL)                     /*!< REGLVL (Bit 4)                                        */
#define CMU_HFXOCTRL1_REGLVL_Msk          (0x70UL)                  /*!< REGLVL (Bitfield-Mask: 0x07)                          */
#define CMU_HFXOCTRL1_XTIBIASEN_Pos       (9UL)                     /*!< XTIBIASEN (Bit 9)                                     */
#define CMU_HFXOCTRL1_XTIBIASEN_Msk       (0x200UL)                 /*!< XTIBIASEN (Bitfield-Mask: 0x01)                       */
/* ====================================================  HFXOSTARTUPCTRL  ==================================================== */
#define CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_Pos (0UL)                  /*!< IBTRIMXOCORE (Bit 0)                                  */
#define CMU_HFXOSTARTUPCTRL_IBTRIMXOCORE_Msk (0x7fUL)               /*!< IBTRIMXOCORE (Bitfield-Mask: 0x7f)                    */
#define CMU_HFXOSTARTUPCTRL_CTUNE_Pos     (11UL)                    /*!< CTUNE (Bit 11)                                        */
#define CMU_HFXOSTARTUPCTRL_CTUNE_Msk     (0xff800UL)               /*!< CTUNE (Bitfield-Mask: 0x1ff)                          */
#define CMU_HFXOSTARTUPCTRL_RESERVED0_Pos (21UL)                    /*!< RESERVED0 (Bit 21)                                    */
#define CMU_HFXOSTARTUPCTRL_RESERVED0_Msk (0xfe00000UL)             /*!< RESERVED0 (Bitfield-Mask: 0x7f)                       */
#define CMU_HFXOSTARTUPCTRL_RESERVED1_Pos (28UL)                    /*!< RESERVED1 (Bit 28)                                    */
#define CMU_HFXOSTARTUPCTRL_RESERVED1_Msk (0xf0000000UL)            /*!< RESERVED1 (Bitfield-Mask: 0x0f)                       */
/* ==================================================  HFXOSTEADYSTATECTRL  ================================================== */
#define CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_Pos (0UL)              /*!< IBTRIMXOCORE (Bit 0)                                  */
#define CMU_HFXOSTEADYSTATECTRL_IBTRIMXOCORE_Msk (0x7fUL)           /*!< IBTRIMXOCORE (Bitfield-Mask: 0x7f)                    */
#define CMU_HFXOSTEADYSTATECTRL_REGISH_Pos (7UL)                    /*!< REGISH (Bit 7)                                        */
#define CMU_HFXOSTEADYSTATECTRL_REGISH_Msk (0x780UL)                /*!< REGISH (Bitfield-Mask: 0x0f)                          */
#define CMU_HFXOSTEADYSTATECTRL_CTUNE_Pos (11UL)                    /*!< CTUNE (Bit 11)                                        */
#define CMU_HFXOSTEADYSTATECTRL_CTUNE_Msk (0xff800UL)               /*!< CTUNE (Bitfield-Mask: 0x1ff)                          */
#define CMU_HFXOSTEADYSTATECTRL_REGSELILOW_Pos (24UL)               /*!< REGSELILOW (Bit 24)                                   */
#define CMU_HFXOSTEADYSTATECTRL_REGSELILOW_Msk (0x3000000UL)        /*!< REGSELILOW (Bitfield-Mask: 0x03)                      */
#define CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_Pos (26UL)                /*!< PEAKDETEN (Bit 26)                                    */
#define CMU_HFXOSTEADYSTATECTRL_PEAKDETEN_Msk (0x4000000UL)         /*!< PEAKDETEN (Bitfield-Mask: 0x01)                       */
#define CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_Pos (28UL)              /*!< REGISHUPPER (Bit 28)                                  */
#define CMU_HFXOSTEADYSTATECTRL_REGISHUPPER_Msk (0xf0000000UL)      /*!< REGISHUPPER (Bitfield-Mask: 0x0f)                     */
/* ====================================================  HFXOTIMEOUTCTRL  ==================================================== */
#define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_Pos (0UL)                /*!< STARTUPTIMEOUT (Bit 0)                                */
#define CMU_HFXOTIMEOUTCTRL_STARTUPTIMEOUT_Msk (0xfUL)              /*!< STARTUPTIMEOUT (Bitfield-Mask: 0x0f)                  */
#define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_Pos (4UL)                 /*!< STEADYTIMEOUT (Bit 4)                                 */
#define CMU_HFXOTIMEOUTCTRL_STEADYTIMEOUT_Msk (0xf0UL)              /*!< STEADYTIMEOUT (Bitfield-Mask: 0x0f)                   */
#define CMU_HFXOTIMEOUTCTRL_RESERVED2_Pos (8UL)                     /*!< RESERVED2 (Bit 8)                                     */
#define CMU_HFXOTIMEOUTCTRL_RESERVED2_Msk (0xf00UL)                 /*!< RESERVED2 (Bitfield-Mask: 0x0f)                       */
#define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_Pos (12UL)               /*!< PEAKDETTIMEOUT (Bit 12)                               */
#define CMU_HFXOTIMEOUTCTRL_PEAKDETTIMEOUT_Msk (0xf000UL)           /*!< PEAKDETTIMEOUT (Bitfield-Mask: 0x0f)                  */
#define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_Pos (16UL)              /*!< SHUNTOPTTIMEOUT (Bit 16)                              */
#define CMU_HFXOTIMEOUTCTRL_SHUNTOPTTIMEOUT_Msk (0xf0000UL)         /*!< SHUNTOPTTIMEOUT (Bitfield-Mask: 0x0f)                 */
/* =======================================================  LFXOCTRL  ======================================================== */
#define CMU_LFXOCTRL_TUNING_Pos           (0UL)                     /*!< TUNING (Bit 0)                                        */
#define CMU_LFXOCTRL_TUNING_Msk           (0x7fUL)                  /*!< TUNING (Bitfield-Mask: 0x7f)                          */
#define CMU_LFXOCTRL_MODE_Pos             (8UL)                     /*!< MODE (Bit 8)                                          */
#define CMU_LFXOCTRL_MODE_Msk             (0x300UL)                 /*!< MODE (Bitfield-Mask: 0x03)                            */
#define CMU_LFXOCTRL_GAIN_Pos             (11UL)                    /*!< GAIN (Bit 11)                                         */
#define CMU_LFXOCTRL_GAIN_Msk             (0x1800UL)                /*!< GAIN (Bitfield-Mask: 0x03)                            */
#define CMU_LFXOCTRL_HIGHAMPL_Pos         (14UL)                    /*!< HIGHAMPL (Bit 14)                                     */
#define CMU_LFXOCTRL_HIGHAMPL_Msk         (0x4000UL)                /*!< HIGHAMPL (Bitfield-Mask: 0x01)                        */
#define CMU_LFXOCTRL_AGC_Pos              (15UL)                    /*!< AGC (Bit 15)                                          */
#define CMU_LFXOCTRL_AGC_Msk              (0x8000UL)                /*!< AGC (Bitfield-Mask: 0x01)                             */
#define CMU_LFXOCTRL_CUR_Pos              (16UL)                    /*!< CUR (Bit 16)                                          */
#define CMU_LFXOCTRL_CUR_Msk              (0x30000UL)               /*!< CUR (Bitfield-Mask: 0x03)                             */
#define CMU_LFXOCTRL_BUFCUR_Pos           (20UL)                    /*!< BUFCUR (Bit 20)                                       */
#define CMU_LFXOCTRL_BUFCUR_Msk           (0x100000UL)              /*!< BUFCUR (Bitfield-Mask: 0x01)                          */
#define CMU_LFXOCTRL_TIMEOUT_Pos          (24UL)                    /*!< TIMEOUT (Bit 24)                                      */
#define CMU_LFXOCTRL_TIMEOUT_Msk          (0x7000000UL)             /*!< TIMEOUT (Bitfield-Mask: 0x07)                         */
/* ======================================================  ULFRCOCTRL  ======================================================= */
#define CMU_ULFRCOCTRL_TUNING_Pos         (0UL)                     /*!< TUNING (Bit 0)                                        */
#define CMU_ULFRCOCTRL_TUNING_Msk         (0x3fUL)                  /*!< TUNING (Bitfield-Mask: 0x3f)                          */
#define CMU_ULFRCOCTRL_MODE_Pos           (10UL)                    /*!< MODE (Bit 10)                                         */
#define CMU_ULFRCOCTRL_MODE_Msk           (0xc00UL)                 /*!< MODE (Bitfield-Mask: 0x03)                            */
#define CMU_ULFRCOCTRL_RESTRIM_Pos        (16UL)                    /*!< RESTRIM (Bit 16)                                      */
#define CMU_ULFRCOCTRL_RESTRIM_Msk        (0x30000UL)               /*!< RESTRIM (Bitfield-Mask: 0x03)                         */
/* ========================================================  CALCTRL  ======================================================== */
#define CMU_CALCTRL_UPSEL_Pos             (0UL)                     /*!< UPSEL (Bit 0)                                         */
#define CMU_CALCTRL_UPSEL_Msk             (0x7UL)                   /*!< UPSEL (Bitfield-Mask: 0x07)                           */
#define CMU_CALCTRL_DOWNSEL_Pos           (4UL)                     /*!< DOWNSEL (Bit 4)                                       */
#define CMU_CALCTRL_DOWNSEL_Msk           (0x70UL)                  /*!< DOWNSEL (Bitfield-Mask: 0x07)                         */
#define CMU_CALCTRL_CONT_Pos              (8UL)                     /*!< CONT (Bit 8)                                          */
#define CMU_CALCTRL_CONT_Msk              (0x100UL)                 /*!< CONT (Bitfield-Mask: 0x01)                            */
#define CMU_CALCTRL_PRSUPSEL_Pos          (16UL)                    /*!< PRSUPSEL (Bit 16)                                     */
#define CMU_CALCTRL_PRSUPSEL_Msk          (0xf0000UL)               /*!< PRSUPSEL (Bitfield-Mask: 0x0f)                        */
#define CMU_CALCTRL_PRSDOWNSEL_Pos        (24UL)                    /*!< PRSDOWNSEL (Bit 24)                                   */
#define CMU_CALCTRL_PRSDOWNSEL_Msk        (0xf000000UL)             /*!< PRSDOWNSEL (Bitfield-Mask: 0x0f)                      */
/* ========================================================  CALCNT  ========================================================= */
#define CMU_CALCNT_CALCNT_Pos             (0UL)                     /*!< CALCNT (Bit 0)                                        */
#define CMU_CALCNT_CALCNT_Msk             (0xfffffUL)               /*!< CALCNT (Bitfield-Mask: 0xfffff)                       */
/* =======================================================  OSCENCMD  ======================================================== */
#define CMU_OSCENCMD_HFRCOEN_Pos          (0UL)                     /*!< HFRCOEN (Bit 0)                                       */
#define CMU_OSCENCMD_HFRCOEN_Msk          (0x1UL)                   /*!< HFRCOEN (Bitfield-Mask: 0x01)                         */
#define CMU_OSCENCMD_HFRCODIS_Pos         (1UL)                     /*!< HFRCODIS (Bit 1)                                      */
#define CMU_OSCENCMD_HFRCODIS_Msk         (0x2UL)                   /*!< HFRCODIS (Bitfield-Mask: 0x01)                        */
#define CMU_OSCENCMD_HFXOEN_Pos           (2UL)                     /*!< HFXOEN (Bit 2)                                        */
#define CMU_OSCENCMD_HFXOEN_Msk           (0x4UL)                   /*!< HFXOEN (Bitfield-Mask: 0x01)                          */
#define CMU_OSCENCMD_HFXODIS_Pos          (3UL)                     /*!< HFXODIS (Bit 3)                                       */
#define CMU_OSCENCMD_HFXODIS_Msk          (0x8UL)                   /*!< HFXODIS (Bitfield-Mask: 0x01)                         */
#define CMU_OSCENCMD_AUXHFRCOEN_Pos       (4UL)                     /*!< AUXHFRCOEN (Bit 4)                                    */
#define CMU_OSCENCMD_AUXHFRCOEN_Msk       (0x10UL)                  /*!< AUXHFRCOEN (Bitfield-Mask: 0x01)                      */
#define CMU_OSCENCMD_AUXHFRCODIS_Pos      (5UL)                     /*!< AUXHFRCODIS (Bit 5)                                   */
#define CMU_OSCENCMD_AUXHFRCODIS_Msk      (0x20UL)                  /*!< AUXHFRCODIS (Bitfield-Mask: 0x01)                     */
#define CMU_OSCENCMD_LFRCOEN_Pos          (6UL)                     /*!< LFRCOEN (Bit 6)                                       */
#define CMU_OSCENCMD_LFRCOEN_Msk          (0x40UL)                  /*!< LFRCOEN (Bitfield-Mask: 0x01)                         */
#define CMU_OSCENCMD_LFRCODIS_Pos         (7UL)                     /*!< LFRCODIS (Bit 7)                                      */
#define CMU_OSCENCMD_LFRCODIS_Msk         (0x80UL)                  /*!< LFRCODIS (Bitfield-Mask: 0x01)                        */
#define CMU_OSCENCMD_LFXOEN_Pos           (8UL)                     /*!< LFXOEN (Bit 8)                                        */
#define CMU_OSCENCMD_LFXOEN_Msk           (0x100UL)                 /*!< LFXOEN (Bitfield-Mask: 0x01)                          */
#define CMU_OSCENCMD_LFXODIS_Pos          (9UL)                     /*!< LFXODIS (Bit 9)                                       */
#define CMU_OSCENCMD_LFXODIS_Msk          (0x200UL)                 /*!< LFXODIS (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CMD  ========================================================== */
#define CMU_CMD_CALSTART_Pos              (0UL)                     /*!< CALSTART (Bit 0)                                      */
#define CMU_CMD_CALSTART_Msk              (0x1UL)                   /*!< CALSTART (Bitfield-Mask: 0x01)                        */
#define CMU_CMD_CALSTOP_Pos               (1UL)                     /*!< CALSTOP (Bit 1)                                       */
#define CMU_CMD_CALSTOP_Msk               (0x2UL)                   /*!< CALSTOP (Bitfield-Mask: 0x01)                         */
#define CMU_CMD_HFXOPEAKDETSTART_Pos      (4UL)                     /*!< HFXOPEAKDETSTART (Bit 4)                              */
#define CMU_CMD_HFXOPEAKDETSTART_Msk      (0x10UL)                  /*!< HFXOPEAKDETSTART (Bitfield-Mask: 0x01)                */
#define CMU_CMD_HFXOSHUNTOPTSTART_Pos     (5UL)                     /*!< HFXOSHUNTOPTSTART (Bit 5)                             */
#define CMU_CMD_HFXOSHUNTOPTSTART_Msk     (0x20UL)                  /*!< HFXOSHUNTOPTSTART (Bitfield-Mask: 0x01)               */
/* =======================================================  DBGCLKSEL  ======================================================= */
#define CMU_DBGCLKSEL_DBG_Pos             (0UL)                     /*!< DBG (Bit 0)                                           */
#define CMU_DBGCLKSEL_DBG_Msk             (0x1UL)                   /*!< DBG (Bitfield-Mask: 0x01)                             */
/* =======================================================  HFCLKSEL  ======================================================== */
#define CMU_HFCLKSEL_HF_Pos               (0UL)                     /*!< HF (Bit 0)                                            */
#define CMU_HFCLKSEL_HF_Msk               (0x7UL)                   /*!< HF (Bitfield-Mask: 0x07)                              */
/* =======================================================  LFACLKSEL  ======================================================= */
#define CMU_LFACLKSEL_LFA_Pos             (0UL)                     /*!< LFA (Bit 0)                                           */
#define CMU_LFACLKSEL_LFA_Msk             (0x7UL)                   /*!< LFA (Bitfield-Mask: 0x07)                             */
/* =======================================================  LFBCLKSEL  ======================================================= */
#define CMU_LFBCLKSEL_LFB_Pos             (0UL)                     /*!< LFB (Bit 0)                                           */
#define CMU_LFBCLKSEL_LFB_Msk             (0x7UL)                   /*!< LFB (Bitfield-Mask: 0x07)                             */
/* =======================================================  LFECLKSEL  ======================================================= */
#define CMU_LFECLKSEL_LFE_Pos             (0UL)                     /*!< LFE (Bit 0)                                           */
#define CMU_LFECLKSEL_LFE_Msk             (0x7UL)                   /*!< LFE (Bitfield-Mask: 0x07)                             */
/* ========================================================  STATUS  ========================================================= */
#define CMU_STATUS_HFRCOENS_Pos           (0UL)                     /*!< HFRCOENS (Bit 0)                                      */
#define CMU_STATUS_HFRCOENS_Msk           (0x1UL)                   /*!< HFRCOENS (Bitfield-Mask: 0x01)                        */
#define CMU_STATUS_HFRCORDY_Pos           (1UL)                     /*!< HFRCORDY (Bit 1)                                      */
#define CMU_STATUS_HFRCORDY_Msk           (0x2UL)                   /*!< HFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_STATUS_HFXOENS_Pos            (2UL)                     /*!< HFXOENS (Bit 2)                                       */
#define CMU_STATUS_HFXOENS_Msk            (0x4UL)                   /*!< HFXOENS (Bitfield-Mask: 0x01)                         */
#define CMU_STATUS_HFXORDY_Pos            (3UL)                     /*!< HFXORDY (Bit 3)                                       */
#define CMU_STATUS_HFXORDY_Msk            (0x8UL)                   /*!< HFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_STATUS_AUXHFRCOENS_Pos        (4UL)                     /*!< AUXHFRCOENS (Bit 4)                                   */
#define CMU_STATUS_AUXHFRCOENS_Msk        (0x10UL)                  /*!< AUXHFRCOENS (Bitfield-Mask: 0x01)                     */
#define CMU_STATUS_AUXHFRCORDY_Pos        (5UL)                     /*!< AUXHFRCORDY (Bit 5)                                   */
#define CMU_STATUS_AUXHFRCORDY_Msk        (0x20UL)                  /*!< AUXHFRCORDY (Bitfield-Mask: 0x01)                     */
#define CMU_STATUS_LFRCOENS_Pos           (6UL)                     /*!< LFRCOENS (Bit 6)                                      */
#define CMU_STATUS_LFRCOENS_Msk           (0x40UL)                  /*!< LFRCOENS (Bitfield-Mask: 0x01)                        */
#define CMU_STATUS_LFRCORDY_Pos           (7UL)                     /*!< LFRCORDY (Bit 7)                                      */
#define CMU_STATUS_LFRCORDY_Msk           (0x80UL)                  /*!< LFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_STATUS_LFXOENS_Pos            (8UL)                     /*!< LFXOENS (Bit 8)                                       */
#define CMU_STATUS_LFXOENS_Msk            (0x100UL)                 /*!< LFXOENS (Bitfield-Mask: 0x01)                         */
#define CMU_STATUS_LFXORDY_Pos            (9UL)                     /*!< LFXORDY (Bit 9)                                       */
#define CMU_STATUS_LFXORDY_Msk            (0x200UL)                 /*!< LFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_STATUS_CALRDY_Pos             (16UL)                    /*!< CALRDY (Bit 16)                                       */
#define CMU_STATUS_CALRDY_Msk             (0x10000UL)               /*!< CALRDY (Bitfield-Mask: 0x01)                          */
#define CMU_STATUS_HFXOREQ_Pos            (21UL)                    /*!< HFXOREQ (Bit 21)                                      */
#define CMU_STATUS_HFXOREQ_Msk            (0x200000UL)              /*!< HFXOREQ (Bitfield-Mask: 0x01)                         */
#define CMU_STATUS_HFXOPEAKDETRDY_Pos     (22UL)                    /*!< HFXOPEAKDETRDY (Bit 22)                               */
#define CMU_STATUS_HFXOPEAKDETRDY_Msk     (0x400000UL)              /*!< HFXOPEAKDETRDY (Bitfield-Mask: 0x01)                  */
#define CMU_STATUS_HFXOSHUNTOPTRDY_Pos    (23UL)                    /*!< HFXOSHUNTOPTRDY (Bit 23)                              */
#define CMU_STATUS_HFXOSHUNTOPTRDY_Msk    (0x800000UL)              /*!< HFXOSHUNTOPTRDY (Bitfield-Mask: 0x01)                 */
#define CMU_STATUS_HFXOAMPHIGH_Pos        (24UL)                    /*!< HFXOAMPHIGH (Bit 24)                                  */
#define CMU_STATUS_HFXOAMPHIGH_Msk        (0x1000000UL)             /*!< HFXOAMPHIGH (Bitfield-Mask: 0x01)                     */
#define CMU_STATUS_HFXOAMPLOW_Pos         (25UL)                    /*!< HFXOAMPLOW (Bit 25)                                   */
#define CMU_STATUS_HFXOAMPLOW_Msk         (0x2000000UL)             /*!< HFXOAMPLOW (Bitfield-Mask: 0x01)                      */
#define CMU_STATUS_HFXOREGILOW_Pos        (26UL)                    /*!< HFXOREGILOW (Bit 26)                                  */
#define CMU_STATUS_HFXOREGILOW_Msk        (0x4000000UL)             /*!< HFXOREGILOW (Bitfield-Mask: 0x01)                     */
/* ======================================================  HFCLKSTATUS  ====================================================== */
#define CMU_HFCLKSTATUS_SELECTED_Pos      (0UL)                     /*!< SELECTED (Bit 0)                                      */
#define CMU_HFCLKSTATUS_SELECTED_Msk      (0x7UL)                   /*!< SELECTED (Bitfield-Mask: 0x07)                        */
/* ====================================================  HFXOTRIMSTATUS  ===================================================== */
#define CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_Pos (0UL)                   /*!< IBTRIMXOCORE (Bit 0)                                  */
#define CMU_HFXOTRIMSTATUS_IBTRIMXOCORE_Msk (0x7fUL)                /*!< IBTRIMXOCORE (Bitfield-Mask: 0x7f)                    */
#define CMU_HFXOTRIMSTATUS_REGISH_Pos     (7UL)                     /*!< REGISH (Bit 7)                                        */
#define CMU_HFXOTRIMSTATUS_REGISH_Msk     (0x780UL)                 /*!< REGISH (Bitfield-Mask: 0x0f)                          */
/* ==========================================================  IF  =========================================================== */
#define CMU_IF_HFRCORDY_Pos               (0UL)                     /*!< HFRCORDY (Bit 0)                                      */
#define CMU_IF_HFRCORDY_Msk               (0x1UL)                   /*!< HFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IF_HFXORDY_Pos                (1UL)                     /*!< HFXORDY (Bit 1)                                       */
#define CMU_IF_HFXORDY_Msk                (0x2UL)                   /*!< HFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IF_LFRCORDY_Pos               (2UL)                     /*!< LFRCORDY (Bit 2)                                      */
#define CMU_IF_LFRCORDY_Msk               (0x4UL)                   /*!< LFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IF_LFXORDY_Pos                (3UL)                     /*!< LFXORDY (Bit 3)                                       */
#define CMU_IF_LFXORDY_Msk                (0x8UL)                   /*!< LFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IF_AUXHFRCORDY_Pos            (4UL)                     /*!< AUXHFRCORDY (Bit 4)                                   */
#define CMU_IF_AUXHFRCORDY_Msk            (0x10UL)                  /*!< AUXHFRCORDY (Bitfield-Mask: 0x01)                     */
#define CMU_IF_CALRDY_Pos                 (5UL)                     /*!< CALRDY (Bit 5)                                        */
#define CMU_IF_CALRDY_Msk                 (0x20UL)                  /*!< CALRDY (Bitfield-Mask: 0x01)                          */
#define CMU_IF_CALOF_Pos                  (6UL)                     /*!< CALOF (Bit 6)                                         */
#define CMU_IF_CALOF_Msk                  (0x40UL)                  /*!< CALOF (Bitfield-Mask: 0x01)                           */
#define CMU_IF_HFXODISERR_Pos             (8UL)                     /*!< HFXODISERR (Bit 8)                                    */
#define CMU_IF_HFXODISERR_Msk             (0x100UL)                 /*!< HFXODISERR (Bitfield-Mask: 0x01)                      */
#define CMU_IF_HFXOAUTOSW_Pos             (9UL)                     /*!< HFXOAUTOSW (Bit 9)                                    */
#define CMU_IF_HFXOAUTOSW_Msk             (0x200UL)                 /*!< HFXOAUTOSW (Bitfield-Mask: 0x01)                      */
#define CMU_IF_HFXOPEAKDETERR_Pos         (10UL)                    /*!< HFXOPEAKDETERR (Bit 10)                               */
#define CMU_IF_HFXOPEAKDETERR_Msk         (0x400UL)                 /*!< HFXOPEAKDETERR (Bitfield-Mask: 0x01)                  */
#define CMU_IF_HFXOPEAKDETRDY_Pos         (11UL)                    /*!< HFXOPEAKDETRDY (Bit 11)                               */
#define CMU_IF_HFXOPEAKDETRDY_Msk         (0x800UL)                 /*!< HFXOPEAKDETRDY (Bitfield-Mask: 0x01)                  */
#define CMU_IF_HFXOSHUNTOPTRDY_Pos        (12UL)                    /*!< HFXOSHUNTOPTRDY (Bit 12)                              */
#define CMU_IF_HFXOSHUNTOPTRDY_Msk        (0x1000UL)                /*!< HFXOSHUNTOPTRDY (Bitfield-Mask: 0x01)                 */
#define CMU_IF_HFRCODIS_Pos               (13UL)                    /*!< HFRCODIS (Bit 13)                                     */
#define CMU_IF_HFRCODIS_Msk               (0x2000UL)                /*!< HFRCODIS (Bitfield-Mask: 0x01)                        */
#define CMU_IF_LFTIMEOUTERR_Pos           (14UL)                    /*!< LFTIMEOUTERR (Bit 14)                                 */
#define CMU_IF_LFTIMEOUTERR_Msk           (0x4000UL)                /*!< LFTIMEOUTERR (Bitfield-Mask: 0x01)                    */
#define CMU_IF_CMUERR_Pos                 (31UL)                    /*!< CMUERR (Bit 31)                                       */
#define CMU_IF_CMUERR_Msk                 (0x80000000UL)            /*!< CMUERR (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFS  ========================================================== */
#define CMU_IFS_HFRCORDY_Pos              (0UL)                     /*!< HFRCORDY (Bit 0)                                      */
#define CMU_IFS_HFRCORDY_Msk              (0x1UL)                   /*!< HFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IFS_HFXORDY_Pos               (1UL)                     /*!< HFXORDY (Bit 1)                                       */
#define CMU_IFS_HFXORDY_Msk               (0x2UL)                   /*!< HFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IFS_LFRCORDY_Pos              (2UL)                     /*!< LFRCORDY (Bit 2)                                      */
#define CMU_IFS_LFRCORDY_Msk              (0x4UL)                   /*!< LFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IFS_LFXORDY_Pos               (3UL)                     /*!< LFXORDY (Bit 3)                                       */
#define CMU_IFS_LFXORDY_Msk               (0x8UL)                   /*!< LFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IFS_AUXHFRCORDY_Pos           (4UL)                     /*!< AUXHFRCORDY (Bit 4)                                   */
#define CMU_IFS_AUXHFRCORDY_Msk           (0x10UL)                  /*!< AUXHFRCORDY (Bitfield-Mask: 0x01)                     */
#define CMU_IFS_CALRDY_Pos                (5UL)                     /*!< CALRDY (Bit 5)                                        */
#define CMU_IFS_CALRDY_Msk                (0x20UL)                  /*!< CALRDY (Bitfield-Mask: 0x01)                          */
#define CMU_IFS_CALOF_Pos                 (6UL)                     /*!< CALOF (Bit 6)                                         */
#define CMU_IFS_CALOF_Msk                 (0x40UL)                  /*!< CALOF (Bitfield-Mask: 0x01)                           */
#define CMU_IFS_HFXODISERR_Pos            (8UL)                     /*!< HFXODISERR (Bit 8)                                    */
#define CMU_IFS_HFXODISERR_Msk            (0x100UL)                 /*!< HFXODISERR (Bitfield-Mask: 0x01)                      */
#define CMU_IFS_HFXOAUTOSW_Pos            (9UL)                     /*!< HFXOAUTOSW (Bit 9)                                    */
#define CMU_IFS_HFXOAUTOSW_Msk            (0x200UL)                 /*!< HFXOAUTOSW (Bitfield-Mask: 0x01)                      */
#define CMU_IFS_HFXOPEAKDETERR_Pos        (10UL)                    /*!< HFXOPEAKDETERR (Bit 10)                               */
#define CMU_IFS_HFXOPEAKDETERR_Msk        (0x400UL)                 /*!< HFXOPEAKDETERR (Bitfield-Mask: 0x01)                  */
#define CMU_IFS_HFXOPEAKDETRDY_Pos        (11UL)                    /*!< HFXOPEAKDETRDY (Bit 11)                               */
#define CMU_IFS_HFXOPEAKDETRDY_Msk        (0x800UL)                 /*!< HFXOPEAKDETRDY (Bitfield-Mask: 0x01)                  */
#define CMU_IFS_HFXOSHUNTOPTRDY_Pos       (12UL)                    /*!< HFXOSHUNTOPTRDY (Bit 12)                              */
#define CMU_IFS_HFXOSHUNTOPTRDY_Msk       (0x1000UL)                /*!< HFXOSHUNTOPTRDY (Bitfield-Mask: 0x01)                 */
#define CMU_IFS_HFRCODIS_Pos              (13UL)                    /*!< HFRCODIS (Bit 13)                                     */
#define CMU_IFS_HFRCODIS_Msk              (0x2000UL)                /*!< HFRCODIS (Bitfield-Mask: 0x01)                        */
#define CMU_IFS_LFTIMEOUTERR_Pos          (14UL)                    /*!< LFTIMEOUTERR (Bit 14)                                 */
#define CMU_IFS_LFTIMEOUTERR_Msk          (0x4000UL)                /*!< LFTIMEOUTERR (Bitfield-Mask: 0x01)                    */
#define CMU_IFS_CMUERR_Pos                (31UL)                    /*!< CMUERR (Bit 31)                                       */
#define CMU_IFS_CMUERR_Msk                (0x80000000UL)            /*!< CMUERR (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFC  ========================================================== */
#define CMU_IFC_HFRCORDY_Pos              (0UL)                     /*!< HFRCORDY (Bit 0)                                      */
#define CMU_IFC_HFRCORDY_Msk              (0x1UL)                   /*!< HFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IFC_HFXORDY_Pos               (1UL)                     /*!< HFXORDY (Bit 1)                                       */
#define CMU_IFC_HFXORDY_Msk               (0x2UL)                   /*!< HFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IFC_LFRCORDY_Pos              (2UL)                     /*!< LFRCORDY (Bit 2)                                      */
#define CMU_IFC_LFRCORDY_Msk              (0x4UL)                   /*!< LFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IFC_LFXORDY_Pos               (3UL)                     /*!< LFXORDY (Bit 3)                                       */
#define CMU_IFC_LFXORDY_Msk               (0x8UL)                   /*!< LFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IFC_AUXHFRCORDY_Pos           (4UL)                     /*!< AUXHFRCORDY (Bit 4)                                   */
#define CMU_IFC_AUXHFRCORDY_Msk           (0x10UL)                  /*!< AUXHFRCORDY (Bitfield-Mask: 0x01)                     */
#define CMU_IFC_CALRDY_Pos                (5UL)                     /*!< CALRDY (Bit 5)                                        */
#define CMU_IFC_CALRDY_Msk                (0x20UL)                  /*!< CALRDY (Bitfield-Mask: 0x01)                          */
#define CMU_IFC_CALOF_Pos                 (6UL)                     /*!< CALOF (Bit 6)                                         */
#define CMU_IFC_CALOF_Msk                 (0x40UL)                  /*!< CALOF (Bitfield-Mask: 0x01)                           */
#define CMU_IFC_HFXODISERR_Pos            (8UL)                     /*!< HFXODISERR (Bit 8)                                    */
#define CMU_IFC_HFXODISERR_Msk            (0x100UL)                 /*!< HFXODISERR (Bitfield-Mask: 0x01)                      */
#define CMU_IFC_HFXOAUTOSW_Pos            (9UL)                     /*!< HFXOAUTOSW (Bit 9)                                    */
#define CMU_IFC_HFXOAUTOSW_Msk            (0x200UL)                 /*!< HFXOAUTOSW (Bitfield-Mask: 0x01)                      */
#define CMU_IFC_HFXOPEAKDETERR_Pos        (10UL)                    /*!< HFXOPEAKDETERR (Bit 10)                               */
#define CMU_IFC_HFXOPEAKDETERR_Msk        (0x400UL)                 /*!< HFXOPEAKDETERR (Bitfield-Mask: 0x01)                  */
#define CMU_IFC_HFXOPEAKDETRDY_Pos        (11UL)                    /*!< HFXOPEAKDETRDY (Bit 11)                               */
#define CMU_IFC_HFXOPEAKDETRDY_Msk        (0x800UL)                 /*!< HFXOPEAKDETRDY (Bitfield-Mask: 0x01)                  */
#define CMU_IFC_HFXOSHUNTOPTRDY_Pos       (12UL)                    /*!< HFXOSHUNTOPTRDY (Bit 12)                              */
#define CMU_IFC_HFXOSHUNTOPTRDY_Msk       (0x1000UL)                /*!< HFXOSHUNTOPTRDY (Bitfield-Mask: 0x01)                 */
#define CMU_IFC_HFRCODIS_Pos              (13UL)                    /*!< HFRCODIS (Bit 13)                                     */
#define CMU_IFC_HFRCODIS_Msk              (0x2000UL)                /*!< HFRCODIS (Bitfield-Mask: 0x01)                        */
#define CMU_IFC_LFTIMEOUTERR_Pos          (14UL)                    /*!< LFTIMEOUTERR (Bit 14)                                 */
#define CMU_IFC_LFTIMEOUTERR_Msk          (0x4000UL)                /*!< LFTIMEOUTERR (Bitfield-Mask: 0x01)                    */
#define CMU_IFC_CMUERR_Pos                (31UL)                    /*!< CMUERR (Bit 31)                                       */
#define CMU_IFC_CMUERR_Msk                (0x80000000UL)            /*!< CMUERR (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IEN  ========================================================== */
#define CMU_IEN_HFRCORDY_Pos              (0UL)                     /*!< HFRCORDY (Bit 0)                                      */
#define CMU_IEN_HFRCORDY_Msk              (0x1UL)                   /*!< HFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IEN_HFXORDY_Pos               (1UL)                     /*!< HFXORDY (Bit 1)                                       */
#define CMU_IEN_HFXORDY_Msk               (0x2UL)                   /*!< HFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IEN_LFRCORDY_Pos              (2UL)                     /*!< LFRCORDY (Bit 2)                                      */
#define CMU_IEN_LFRCORDY_Msk              (0x4UL)                   /*!< LFRCORDY (Bitfield-Mask: 0x01)                        */
#define CMU_IEN_LFXORDY_Pos               (3UL)                     /*!< LFXORDY (Bit 3)                                       */
#define CMU_IEN_LFXORDY_Msk               (0x8UL)                   /*!< LFXORDY (Bitfield-Mask: 0x01)                         */
#define CMU_IEN_AUXHFRCORDY_Pos           (4UL)                     /*!< AUXHFRCORDY (Bit 4)                                   */
#define CMU_IEN_AUXHFRCORDY_Msk           (0x10UL)                  /*!< AUXHFRCORDY (Bitfield-Mask: 0x01)                     */
#define CMU_IEN_CALRDY_Pos                (5UL)                     /*!< CALRDY (Bit 5)                                        */
#define CMU_IEN_CALRDY_Msk                (0x20UL)                  /*!< CALRDY (Bitfield-Mask: 0x01)                          */
#define CMU_IEN_CALOF_Pos                 (6UL)                     /*!< CALOF (Bit 6)                                         */
#define CMU_IEN_CALOF_Msk                 (0x40UL)                  /*!< CALOF (Bitfield-Mask: 0x01)                           */
#define CMU_IEN_HFXODISERR_Pos            (8UL)                     /*!< HFXODISERR (Bit 8)                                    */
#define CMU_IEN_HFXODISERR_Msk            (0x100UL)                 /*!< HFXODISERR (Bitfield-Mask: 0x01)                      */
#define CMU_IEN_HFXOAUTOSW_Pos            (9UL)                     /*!< HFXOAUTOSW (Bit 9)                                    */
#define CMU_IEN_HFXOAUTOSW_Msk            (0x200UL)                 /*!< HFXOAUTOSW (Bitfield-Mask: 0x01)                      */
#define CMU_IEN_HFXOPEAKDETERR_Pos        (10UL)                    /*!< HFXOPEAKDETERR (Bit 10)                               */
#define CMU_IEN_HFXOPEAKDETERR_Msk        (0x400UL)                 /*!< HFXOPEAKDETERR (Bitfield-Mask: 0x01)                  */
#define CMU_IEN_HFXOPEAKDETRDY_Pos        (11UL)                    /*!< HFXOPEAKDETRDY (Bit 11)                               */
#define CMU_IEN_HFXOPEAKDETRDY_Msk        (0x800UL)                 /*!< HFXOPEAKDETRDY (Bitfield-Mask: 0x01)                  */
#define CMU_IEN_HFXOSHUNTOPTRDY_Pos       (12UL)                    /*!< HFXOSHUNTOPTRDY (Bit 12)                              */
#define CMU_IEN_HFXOSHUNTOPTRDY_Msk       (0x1000UL)                /*!< HFXOSHUNTOPTRDY (Bitfield-Mask: 0x01)                 */
#define CMU_IEN_HFRCODIS_Pos              (13UL)                    /*!< HFRCODIS (Bit 13)                                     */
#define CMU_IEN_HFRCODIS_Msk              (0x2000UL)                /*!< HFRCODIS (Bitfield-Mask: 0x01)                        */
#define CMU_IEN_LFTIMEOUTERR_Pos          (14UL)                    /*!< LFTIMEOUTERR (Bit 14)                                 */
#define CMU_IEN_LFTIMEOUTERR_Msk          (0x4000UL)                /*!< LFTIMEOUTERR (Bitfield-Mask: 0x01)                    */
#define CMU_IEN_CMUERR_Pos                (31UL)                    /*!< CMUERR (Bit 31)                                       */
#define CMU_IEN_CMUERR_Msk                (0x80000000UL)            /*!< CMUERR (Bitfield-Mask: 0x01)                          */
/* ======================================================  HFBUSCLKEN0  ====================================================== */
#define CMU_HFBUSCLKEN0_LE_Pos            (0UL)                     /*!< LE (Bit 0)                                            */
#define CMU_HFBUSCLKEN0_LE_Msk            (0x1UL)                   /*!< LE (Bitfield-Mask: 0x01)                              */
#define CMU_HFBUSCLKEN0_CRYPTO_Pos        (1UL)                     /*!< CRYPTO (Bit 1)                                        */
#define CMU_HFBUSCLKEN0_CRYPTO_Msk        (0x2UL)                   /*!< CRYPTO (Bitfield-Mask: 0x01)                          */
#define CMU_HFBUSCLKEN0_GPIO_Pos          (2UL)                     /*!< GPIO (Bit 2)                                          */
#define CMU_HFBUSCLKEN0_GPIO_Msk          (0x4UL)                   /*!< GPIO (Bitfield-Mask: 0x01)                            */
#define CMU_HFBUSCLKEN0_PRS_Pos           (3UL)                     /*!< PRS (Bit 3)                                           */
#define CMU_HFBUSCLKEN0_PRS_Msk           (0x8UL)                   /*!< PRS (Bitfield-Mask: 0x01)                             */
#define CMU_HFBUSCLKEN0_LDMA_Pos          (4UL)                     /*!< LDMA (Bit 4)                                          */
#define CMU_HFBUSCLKEN0_LDMA_Msk          (0x10UL)                  /*!< LDMA (Bitfield-Mask: 0x01)                            */
#define CMU_HFBUSCLKEN0_GPCRC_Pos         (5UL)                     /*!< GPCRC (Bit 5)                                         */
#define CMU_HFBUSCLKEN0_GPCRC_Msk         (0x20UL)                  /*!< GPCRC (Bitfield-Mask: 0x01)                           */
/* ======================================================  HFPERCLKEN0  ====================================================== */
#define CMU_HFPERCLKEN0_TIMER0_Pos        (0UL)                     /*!< TIMER0 (Bit 0)                                        */
#define CMU_HFPERCLKEN0_TIMER0_Msk        (0x1UL)                   /*!< TIMER0 (Bitfield-Mask: 0x01)                          */
#define CMU_HFPERCLKEN0_TIMER1_Pos        (1UL)                     /*!< TIMER1 (Bit 1)                                        */
#define CMU_HFPERCLKEN0_TIMER1_Msk        (0x2UL)                   /*!< TIMER1 (Bitfield-Mask: 0x01)                          */
#define CMU_HFPERCLKEN0_USART0_Pos        (2UL)                     /*!< USART0 (Bit 2)                                        */
#define CMU_HFPERCLKEN0_USART0_Msk        (0x4UL)                   /*!< USART0 (Bitfield-Mask: 0x01)                          */
#define CMU_HFPERCLKEN0_USART1_Pos        (3UL)                     /*!< USART1 (Bit 3)                                        */
#define CMU_HFPERCLKEN0_USART1_Msk        (0x8UL)                   /*!< USART1 (Bitfield-Mask: 0x01)                          */
#define CMU_HFPERCLKEN0_ACMP0_Pos         (4UL)                     /*!< ACMP0 (Bit 4)                                         */
#define CMU_HFPERCLKEN0_ACMP0_Msk         (0x10UL)                  /*!< ACMP0 (Bitfield-Mask: 0x01)                           */
#define CMU_HFPERCLKEN0_ACMP1_Pos         (5UL)                     /*!< ACMP1 (Bit 5)                                         */
#define CMU_HFPERCLKEN0_ACMP1_Msk         (0x20UL)                  /*!< ACMP1 (Bitfield-Mask: 0x01)                           */
#define CMU_HFPERCLKEN0_CRYOTIMER_Pos     (6UL)                     /*!< CRYOTIMER (Bit 6)                                     */
#define CMU_HFPERCLKEN0_CRYOTIMER_Msk     (0x40UL)                  /*!< CRYOTIMER (Bitfield-Mask: 0x01)                       */
#define CMU_HFPERCLKEN0_I2C0_Pos          (7UL)                     /*!< I2C0 (Bit 7)                                          */
#define CMU_HFPERCLKEN0_I2C0_Msk          (0x80UL)                  /*!< I2C0 (Bitfield-Mask: 0x01)                            */
#define CMU_HFPERCLKEN0_ADC0_Pos          (8UL)                     /*!< ADC0 (Bit 8)                                          */
#define CMU_HFPERCLKEN0_ADC0_Msk          (0x100UL)                 /*!< ADC0 (Bitfield-Mask: 0x01)                            */
#define CMU_HFPERCLKEN0_IDAC0_Pos         (9UL)                     /*!< IDAC0 (Bit 9)                                         */
#define CMU_HFPERCLKEN0_IDAC0_Msk         (0x200UL)                 /*!< IDAC0 (Bitfield-Mask: 0x01)                           */
/* =====================================================  HFRADIOCLKEN0  ===================================================== */
#define CMU_HFRADIOCLKEN0_RADIOCLOCKS_Pos (0UL)                     /*!< RADIOCLOCKS (Bit 0)                                   */
#define CMU_HFRADIOCLKEN0_RADIOCLOCKS_Msk (0xffffffffUL)            /*!< RADIOCLOCKS (Bitfield-Mask: 0xffffffff)               */
/* =======================================================  LFACLKEN0  ======================================================= */
#define CMU_LFACLKEN0_LETIMER0_Pos        (0UL)                     /*!< LETIMER0 (Bit 0)                                      */
#define CMU_LFACLKEN0_LETIMER0_Msk        (0x1UL)                   /*!< LETIMER0 (Bitfield-Mask: 0x01)                        */
/* =======================================================  LFBCLKEN0  ======================================================= */
#define CMU_LFBCLKEN0_LEUART0_Pos         (0UL)                     /*!< LEUART0 (Bit 0)                                       */
#define CMU_LFBCLKEN0_LEUART0_Msk         (0x1UL)                   /*!< LEUART0 (Bitfield-Mask: 0x01)                         */
/* =======================================================  LFECLKEN0  ======================================================= */
#define CMU_LFECLKEN0_RTCC_Pos            (0UL)                     /*!< RTCC (Bit 0)                                          */
#define CMU_LFECLKEN0_RTCC_Msk            (0x1UL)                   /*!< RTCC (Bitfield-Mask: 0x01)                            */
/* ========================================================  HFPRESC  ======================================================== */
#define CMU_HFPRESC_PRESC_Pos             (8UL)                     /*!< PRESC (Bit 8)                                         */
#define CMU_HFPRESC_PRESC_Msk             (0x1f00UL)                /*!< PRESC (Bitfield-Mask: 0x1f)                           */
#define CMU_HFPRESC_HFCLKLEPRESC_Pos      (24UL)                    /*!< HFCLKLEPRESC (Bit 24)                                 */
#define CMU_HFPRESC_HFCLKLEPRESC_Msk      (0x1000000UL)             /*!< HFCLKLEPRESC (Bitfield-Mask: 0x01)                    */
/* ======================================================  HFCOREPRESC  ====================================================== */
#define CMU_HFCOREPRESC_PRESC_Pos         (8UL)                     /*!< PRESC (Bit 8)                                         */
#define CMU_HFCOREPRESC_PRESC_Msk         (0x1ff00UL)               /*!< PRESC (Bitfield-Mask: 0x1ff)                          */
/* ======================================================  HFPERPRESC  ======================================================= */
#define CMU_HFPERPRESC_PRESC_Pos          (8UL)                     /*!< PRESC (Bit 8)                                         */
#define CMU_HFPERPRESC_PRESC_Msk          (0x1ff00UL)               /*!< PRESC (Bitfield-Mask: 0x1ff)                          */
/* =====================================================  HFRADIOPRESC  ====================================================== */
#define CMU_HFRADIOPRESC_PRESC_Pos        (8UL)                     /*!< PRESC (Bit 8)                                         */
#define CMU_HFRADIOPRESC_PRESC_Msk        (0x1ff00UL)               /*!< PRESC (Bitfield-Mask: 0x1ff)                          */
/* ======================================================  HFEXPPRESC  ======================================================= */
#define CMU_HFEXPPRESC_PRESC_Pos          (8UL)                     /*!< PRESC (Bit 8)                                         */
#define CMU_HFEXPPRESC_PRESC_Msk          (0x1f00UL)                /*!< PRESC (Bitfield-Mask: 0x1f)                           */
/* =======================================================  LFAPRESC0  ======================================================= */
#define CMU_LFAPRESC0_LETIMER0_Pos        (0UL)                     /*!< LETIMER0 (Bit 0)                                      */
#define CMU_LFAPRESC0_LETIMER0_Msk        (0xfUL)                   /*!< LETIMER0 (Bitfield-Mask: 0x0f)                        */
/* =======================================================  LFBPRESC0  ======================================================= */
#define CMU_LFBPRESC0_LEUART0_Pos         (0UL)                     /*!< LEUART0 (Bit 0)                                       */
#define CMU_LFBPRESC0_LEUART0_Msk         (0x3UL)                   /*!< LEUART0 (Bitfield-Mask: 0x03)                         */
/* =======================================================  LFEPRESC0  ======================================================= */
#define CMU_LFEPRESC0_RTCC_Pos            (0UL)                     /*!< RTCC (Bit 0)                                          */
#define CMU_LFEPRESC0_RTCC_Msk            (0xfUL)                   /*!< RTCC (Bitfield-Mask: 0x0f)                            */
/* =======================================================  SYNCBUSY  ======================================================== */
#define CMU_SYNCBUSY_LFACLKEN0_Pos        (0UL)                     /*!< LFACLKEN0 (Bit 0)                                     */
#define CMU_SYNCBUSY_LFACLKEN0_Msk        (0x1UL)                   /*!< LFACLKEN0 (Bitfield-Mask: 0x01)                       */
#define CMU_SYNCBUSY_LFAPRESC0_Pos        (2UL)                     /*!< LFAPRESC0 (Bit 2)                                     */
#define CMU_SYNCBUSY_LFAPRESC0_Msk        (0x4UL)                   /*!< LFAPRESC0 (Bitfield-Mask: 0x01)                       */
#define CMU_SYNCBUSY_LFBCLKEN0_Pos        (4UL)                     /*!< LFBCLKEN0 (Bit 4)                                     */
#define CMU_SYNCBUSY_LFBCLKEN0_Msk        (0x10UL)                  /*!< LFBCLKEN0 (Bitfield-Mask: 0x01)                       */
#define CMU_SYNCBUSY_LFBPRESC0_Pos        (6UL)                     /*!< LFBPRESC0 (Bit 6)                                     */
#define CMU_SYNCBUSY_LFBPRESC0_Msk        (0x40UL)                  /*!< LFBPRESC0 (Bitfield-Mask: 0x01)                       */
#define CMU_SYNCBUSY_LFECLKEN0_Pos        (16UL)                    /*!< LFECLKEN0 (Bit 16)                                    */
#define CMU_SYNCBUSY_LFECLKEN0_Msk        (0x10000UL)               /*!< LFECLKEN0 (Bitfield-Mask: 0x01)                       */
#define CMU_SYNCBUSY_LFEPRESC0_Pos        (18UL)                    /*!< LFEPRESC0 (Bit 18)                                    */
#define CMU_SYNCBUSY_LFEPRESC0_Msk        (0x40000UL)               /*!< LFEPRESC0 (Bitfield-Mask: 0x01)                       */
#define CMU_SYNCBUSY_HFRCOBSY_Pos         (24UL)                    /*!< HFRCOBSY (Bit 24)                                     */
#define CMU_SYNCBUSY_HFRCOBSY_Msk         (0x1000000UL)             /*!< HFRCOBSY (Bitfield-Mask: 0x01)                        */
#define CMU_SYNCBUSY_AUXHFRCOBSY_Pos      (25UL)                    /*!< AUXHFRCOBSY (Bit 25)                                  */
#define CMU_SYNCBUSY_AUXHFRCOBSY_Msk      (0x2000000UL)             /*!< AUXHFRCOBSY (Bitfield-Mask: 0x01)                     */
#define CMU_SYNCBUSY_LFRCOBSY_Pos         (26UL)                    /*!< LFRCOBSY (Bit 26)                                     */
#define CMU_SYNCBUSY_LFRCOBSY_Msk         (0x4000000UL)             /*!< LFRCOBSY (Bitfield-Mask: 0x01)                        */
#define CMU_SYNCBUSY_LFRCOVREFBSY_Pos     (27UL)                    /*!< LFRCOVREFBSY (Bit 27)                                 */
#define CMU_SYNCBUSY_LFRCOVREFBSY_Msk     (0x8000000UL)             /*!< LFRCOVREFBSY (Bitfield-Mask: 0x01)                    */
#define CMU_SYNCBUSY_HFXOBSY_Pos          (28UL)                    /*!< HFXOBSY (Bit 28)                                      */
#define CMU_SYNCBUSY_HFXOBSY_Msk          (0x10000000UL)            /*!< HFXOBSY (Bitfield-Mask: 0x01)                         */
#define CMU_SYNCBUSY_LFXOBSY_Pos          (29UL)                    /*!< LFXOBSY (Bit 29)                                      */
#define CMU_SYNCBUSY_LFXOBSY_Msk          (0x20000000UL)            /*!< LFXOBSY (Bitfield-Mask: 0x01)                         */
/* ========================================================  FREEZE  ========================================================= */
#define CMU_FREEZE_REGFREEZE_Pos          (0UL)                     /*!< REGFREEZE (Bit 0)                                     */
#define CMU_FREEZE_REGFREEZE_Msk          (0x1UL)                   /*!< REGFREEZE (Bitfield-Mask: 0x01)                       */
/* =======================================================  PCNTCTRL  ======================================================== */
#define CMU_PCNTCTRL_PCNT0CLKEN_Pos       (0UL)                     /*!< PCNT0CLKEN (Bit 0)                                    */
#define CMU_PCNTCTRL_PCNT0CLKEN_Msk       (0x1UL)                   /*!< PCNT0CLKEN (Bitfield-Mask: 0x01)                      */
#define CMU_PCNTCTRL_PCNT0CLKSEL_Pos      (1UL)                     /*!< PCNT0CLKSEL (Bit 1)                                   */
#define CMU_PCNTCTRL_PCNT0CLKSEL_Msk      (0x2UL)                   /*!< PCNT0CLKSEL (Bitfield-Mask: 0x01)                     */
/* ========================================================  LCDCTRL  ======================================================== */
#define CMU_LCDCTRL_LCDCLK_Pos            (0UL)                     /*!< LCDCLK (Bit 0)                                        */
#define CMU_LCDCTRL_LCDCLK_Msk            (0xffffffffUL)            /*!< LCDCLK (Bitfield-Mask: 0xffffffff)                    */
/* =======================================================  LVDSCTRL  ======================================================== */
#define CMU_LVDSCTRL_LVDSCLK_Pos          (0UL)                     /*!< LVDSCLK (Bit 0)                                       */
#define CMU_LVDSCTRL_LVDSCLK_Msk          (0xffffffffUL)            /*!< LVDSCLK (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  ADCCTRL  ======================================================== */
#define CMU_ADCCTRL_ADC0CLKSEL_Pos        (4UL)                     /*!< ADC0CLKSEL (Bit 4)                                    */
#define CMU_ADCCTRL_ADC0CLKSEL_Msk        (0x30UL)                  /*!< ADC0CLKSEL (Bitfield-Mask: 0x03)                      */
#define CMU_ADCCTRL_ADC0CLKINV_Pos        (8UL)                     /*!< ADC0CLKINV (Bit 8)                                    */
#define CMU_ADCCTRL_ADC0CLKINV_Msk        (0x100UL)                 /*!< ADC0CLKINV (Bitfield-Mask: 0x01)                      */
/* =======================================================  ROUTEPEN  ======================================================== */
#define CMU_ROUTEPEN_CLKOUT0PEN_Pos       (0UL)                     /*!< CLKOUT0PEN (Bit 0)                                    */
#define CMU_ROUTEPEN_CLKOUT0PEN_Msk       (0x1UL)                   /*!< CLKOUT0PEN (Bitfield-Mask: 0x01)                      */
#define CMU_ROUTEPEN_CLKOUT1PEN_Pos       (1UL)                     /*!< CLKOUT1PEN (Bit 1)                                    */
#define CMU_ROUTEPEN_CLKOUT1PEN_Msk       (0x2UL)                   /*!< CLKOUT1PEN (Bitfield-Mask: 0x01)                      */
/* =======================================================  ROUTELOC0  ======================================================= */
#define CMU_ROUTELOC0_CLKOUT0LOC_Pos      (0UL)                     /*!< CLKOUT0LOC (Bit 0)                                    */
#define CMU_ROUTELOC0_CLKOUT0LOC_Msk      (0x3fUL)                  /*!< CLKOUT0LOC (Bitfield-Mask: 0x3f)                      */
#define CMU_ROUTELOC0_CLKOUT1LOC_Pos      (8UL)                     /*!< CLKOUT1LOC (Bit 8)                                    */
#define CMU_ROUTELOC0_CLKOUT1LOC_Msk      (0x3f00UL)                /*!< CLKOUT1LOC (Bitfield-Mask: 0x3f)                      */
/* =========================================================  LOCK  ========================================================== */
#define CMU_LOCK_LOCKKEY_Pos              (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define CMU_LOCK_LOCKKEY_Msk              (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* ========================================================  RFLOCK0  ======================================================== */
#define CMU_RFLOCK0_RFLOCK0_Pos           (0UL)                     /*!< RFLOCK0 (Bit 0)                                       */
#define CMU_RFLOCK0_RFLOCK0_Msk           (0xffffffffUL)            /*!< RFLOCK0 (Bitfield-Mask: 0xffffffff)                   */
/* ====================================================  HFBUSCLKENMASK0  ==================================================== */
#define CMU_HFBUSCLKENMASK0_HFBUSCLKENMASK0_Pos (0UL)               /*!< HFBUSCLKENMASK0 (Bit 0)                               */
#define CMU_HFBUSCLKENMASK0_HFBUSCLKENMASK0_Msk (0xffffffffUL)      /*!< HFBUSCLKENMASK0 (Bitfield-Mask: 0xffffffff)           */
/* ====================================================  HFPERCLKENMASK0  ==================================================== */
#define CMU_HFPERCLKENMASK0_HFPERCLKENMASK0_Pos (0UL)               /*!< HFPERCLKENMASK0 (Bit 0)                               */
#define CMU_HFPERCLKENMASK0_HFPERCLKENMASK0_Msk (0xffffffffUL)      /*!< HFPERCLKENMASK0 (Bitfield-Mask: 0xffffffff)           */
/* ===================================================  HFRADIOCLKENMASK0  =================================================== */
#define CMU_HFRADIOCLKENMASK0_HFRADIOCLKENMASK0_Pos (0UL)           /*!< HFRADIOCLKENMASK0 (Bit 0)                             */
#define CMU_HFRADIOCLKENMASK0_HFRADIOCLKENMASK0_Msk (0xffffffffUL)  /*!< HFRADIOCLKENMASK0 (Bitfield-Mask: 0xffffffff)         */
/* =====================================================  LFACLKENMASK0  ===================================================== */
#define CMU_LFACLKENMASK0_LFACLKENMASK0_Pos (0UL)                   /*!< LFACLKENMASK0 (Bit 0)                                 */
#define CMU_LFACLKENMASK0_LFACLKENMASK0_Msk (0xffffffffUL)          /*!< LFACLKENMASK0 (Bitfield-Mask: 0xffffffff)             */
/* =====================================================  LFBCLKENMASK0  ===================================================== */
#define CMU_LFBCLKENMASK0_LFBCLKENMASK0_Pos (0UL)                   /*!< LFBCLKENMASK0 (Bit 0)                                 */
#define CMU_LFBCLKENMASK0_LFBCLKENMASK0_Msk (0xffffffffUL)          /*!< LFBCLKENMASK0 (Bitfield-Mask: 0xffffffff)             */
/* =====================================================  LFECLKENMASK0  ===================================================== */
#define CMU_LFECLKENMASK0_LFECLKENMASK0_Pos (0UL)                   /*!< LFECLKENMASK0 (Bit 0)                                 */
#define CMU_LFECLKENMASK0_LFECLKENMASK0_Msk (0xffffffffUL)          /*!< LFECLKENMASK0 (Bitfield-Mask: 0xffffffff)             */
/* =====================================================  PCNTCLKENMASK  ===================================================== */
#define CMU_PCNTCLKENMASK_PCNTCLKENMASK_Pos (0UL)                   /*!< PCNTCLKENMASK (Bit 0)                                 */
#define CMU_PCNTCLKENMASK_PCNTCLKENMASK_Msk (0xffffffffUL)          /*!< PCNTCLKENMASK (Bitfield-Mask: 0xffffffff)             */
/* =========================================================  TEST  ========================================================== */
#define CMU_TEST_TEST_Pos                 (0UL)                     /*!< TEST (Bit 0)                                          */
#define CMU_TEST_TEST_Msk                 (0xffffffffUL)            /*!< TEST (Bitfield-Mask: 0xffffffff)                      */
/* =====================================================  TESTHFRCOCTRL  ===================================================== */
#define CMU_TESTHFRCOCTRL_TESTHFRCOCTRL_Pos (0UL)                   /*!< TESTHFRCOCTRL (Bit 0)                                 */
#define CMU_TESTHFRCOCTRL_TESTHFRCOCTRL_Msk (0xffffffffUL)          /*!< TESTHFRCOCTRL (Bitfield-Mask: 0xffffffff)             */
/* ===================================================  TESTAUXHFRCOCTRL  ==================================================== */
#define CMU_TESTAUXHFRCOCTRL_TESTAUXHFRCOCTRL_Pos (0UL)             /*!< TESTAUXHFRCOCTRL (Bit 0)                              */
#define CMU_TESTAUXHFRCOCTRL_TESTAUXHFRCOCTRL_Msk (0xffffffffUL)    /*!< TESTAUXHFRCOCTRL (Bitfield-Mask: 0xffffffff)          */
/* =====================================================  TESTLFRCOCTRL  ===================================================== */
#define CMU_TESTLFRCOCTRL_TESTLFRCOCTRL_Pos (0UL)                   /*!< TESTLFRCOCTRL (Bit 0)                                 */
#define CMU_TESTLFRCOCTRL_TESTLFRCOCTRL_Msk (0xffffffffUL)          /*!< TESTLFRCOCTRL (Bitfield-Mask: 0xffffffff)             */
/* =====================================================  TESTHFXOCTRL  ====================================================== */
#define CMU_TESTHFXOCTRL_TESTHFXOCTRL_Pos (0UL)                     /*!< TESTHFXOCTRL (Bit 0)                                  */
#define CMU_TESTHFXOCTRL_TESTHFXOCTRL_Msk (0xffffffffUL)            /*!< TESTHFXOCTRL (Bitfield-Mask: 0xffffffff)              */
/* =====================================================  TESTLFXOCTRL  ====================================================== */
#define CMU_TESTLFXOCTRL_TESTLFXOCTRL_Pos (0UL)                     /*!< TESTLFXOCTRL (Bit 0)                                  */
#define CMU_TESTLFXOCTRL_TESTLFXOCTRL_Msk (0xffffffffUL)            /*!< TESTLFXOCTRL (Bitfield-Mask: 0xffffffff)              */


/* =========================================================================================================================== */
/* ================                                          CRYPTO                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CRYPTO_CTRL_AES_Pos               (0UL)                     /*!< AES (Bit 0)                                           */
#define CRYPTO_CTRL_AES_Msk               (0x1UL)                   /*!< AES (Bitfield-Mask: 0x01)                             */
#define CRYPTO_CTRL_KEYBUFDIS_Pos         (1UL)                     /*!< KEYBUFDIS (Bit 1)                                     */
#define CRYPTO_CTRL_KEYBUFDIS_Msk         (0x2UL)                   /*!< KEYBUFDIS (Bitfield-Mask: 0x01)                       */
#define CRYPTO_CTRL_SHA_Pos               (2UL)                     /*!< SHA (Bit 2)                                           */
#define CRYPTO_CTRL_SHA_Msk               (0x4UL)                   /*!< SHA (Bitfield-Mask: 0x01)                             */
#define CRYPTO_CTRL_NOBUSYSTALL_Pos       (10UL)                    /*!< NOBUSYSTALL (Bit 10)                                  */
#define CRYPTO_CTRL_NOBUSYSTALL_Msk       (0x400UL)                 /*!< NOBUSYSTALL (Bitfield-Mask: 0x01)                     */
#define CRYPTO_CTRL_INCWIDTH_Pos          (14UL)                    /*!< INCWIDTH (Bit 14)                                     */
#define CRYPTO_CTRL_INCWIDTH_Msk          (0xc000UL)                /*!< INCWIDTH (Bitfield-Mask: 0x03)                        */
#define CRYPTO_CTRL_DMA0MODE_Pos          (16UL)                    /*!< DMA0MODE (Bit 16)                                     */
#define CRYPTO_CTRL_DMA0MODE_Msk          (0x30000UL)               /*!< DMA0MODE (Bitfield-Mask: 0x03)                        */
#define CRYPTO_CTRL_DMA0RSEL_Pos          (20UL)                    /*!< DMA0RSEL (Bit 20)                                     */
#define CRYPTO_CTRL_DMA0RSEL_Msk          (0x300000UL)              /*!< DMA0RSEL (Bitfield-Mask: 0x03)                        */
#define CRYPTO_CTRL_DMA1MODE_Pos          (24UL)                    /*!< DMA1MODE (Bit 24)                                     */
#define CRYPTO_CTRL_DMA1MODE_Msk          (0x3000000UL)             /*!< DMA1MODE (Bitfield-Mask: 0x03)                        */
#define CRYPTO_CTRL_DMA1RSEL_Pos          (28UL)                    /*!< DMA1RSEL (Bit 28)                                     */
#define CRYPTO_CTRL_DMA1RSEL_Msk          (0x30000000UL)            /*!< DMA1RSEL (Bitfield-Mask: 0x03)                        */
#define CRYPTO_CTRL_COMBDMA0WEREQ_Pos     (31UL)                    /*!< COMBDMA0WEREQ (Bit 31)                                */
#define CRYPTO_CTRL_COMBDMA0WEREQ_Msk     (0x80000000UL)            /*!< COMBDMA0WEREQ (Bitfield-Mask: 0x01)                   */
/* ==========================================================  WAC  ========================================================== */
#define CRYPTO_WAC_MODULUS_Pos            (0UL)                     /*!< MODULUS (Bit 0)                                       */
#define CRYPTO_WAC_MODULUS_Msk            (0xfUL)                   /*!< MODULUS (Bitfield-Mask: 0x0f)                         */
#define CRYPTO_WAC_MODOP_Pos              (4UL)                     /*!< MODOP (Bit 4)                                         */
#define CRYPTO_WAC_MODOP_Msk              (0x10UL)                  /*!< MODOP (Bitfield-Mask: 0x01)                           */
#define CRYPTO_WAC_MULWIDTH_Pos           (8UL)                     /*!< MULWIDTH (Bit 8)                                      */
#define CRYPTO_WAC_MULWIDTH_Msk           (0x300UL)                 /*!< MULWIDTH (Bitfield-Mask: 0x03)                        */
#define CRYPTO_WAC_RESULTWIDTH_Pos        (10UL)                    /*!< RESULTWIDTH (Bit 10)                                  */
#define CRYPTO_WAC_RESULTWIDTH_Msk        (0xc00UL)                 /*!< RESULTWIDTH (Bitfield-Mask: 0x03)                     */
/* ==========================================================  CMD  ========================================================== */
#define CRYPTO_CMD_INSTR_Pos              (0UL)                     /*!< INSTR (Bit 0)                                         */
#define CRYPTO_CMD_INSTR_Msk              (0xffUL)                  /*!< INSTR (Bitfield-Mask: 0xff)                           */
#define CRYPTO_CMD_SEQSTART_Pos           (9UL)                     /*!< SEQSTART (Bit 9)                                      */
#define CRYPTO_CMD_SEQSTART_Msk           (0x200UL)                 /*!< SEQSTART (Bitfield-Mask: 0x01)                        */
#define CRYPTO_CMD_SEQSTOP_Pos            (10UL)                    /*!< SEQSTOP (Bit 10)                                      */
#define CRYPTO_CMD_SEQSTOP_Msk            (0x400UL)                 /*!< SEQSTOP (Bitfield-Mask: 0x01)                         */
#define CRYPTO_CMD_SEQSTEP_Pos            (11UL)                    /*!< SEQSTEP (Bit 11)                                      */
#define CRYPTO_CMD_SEQSTEP_Msk            (0x800UL)                 /*!< SEQSTEP (Bitfield-Mask: 0x01)                         */
/* ========================================================  STATUS  ========================================================= */
#define CRYPTO_STATUS_SEQRUNNING_Pos      (0UL)                     /*!< SEQRUNNING (Bit 0)                                    */
#define CRYPTO_STATUS_SEQRUNNING_Msk      (0x1UL)                   /*!< SEQRUNNING (Bitfield-Mask: 0x01)                      */
#define CRYPTO_STATUS_INSTRRUNNING_Pos    (1UL)                     /*!< INSTRRUNNING (Bit 1)                                  */
#define CRYPTO_STATUS_INSTRRUNNING_Msk    (0x2UL)                   /*!< INSTRRUNNING (Bitfield-Mask: 0x01)                    */
#define CRYPTO_STATUS_DMAACTIVE_Pos       (2UL)                     /*!< DMAACTIVE (Bit 2)                                     */
#define CRYPTO_STATUS_DMAACTIVE_Msk       (0x4UL)                   /*!< DMAACTIVE (Bitfield-Mask: 0x01)                       */
/* ========================================================  DSTATUS  ======================================================== */
#define CRYPTO_DSTATUS_DATA0ZERO_Pos      (0UL)                     /*!< DATA0ZERO (Bit 0)                                     */
#define CRYPTO_DSTATUS_DATA0ZERO_Msk      (0xfUL)                   /*!< DATA0ZERO (Bitfield-Mask: 0x0f)                       */
#define CRYPTO_DSTATUS_DDATA0LSBS_Pos     (8UL)                     /*!< DDATA0LSBS (Bit 8)                                    */
#define CRYPTO_DSTATUS_DDATA0LSBS_Msk     (0xf00UL)                 /*!< DDATA0LSBS (Bitfield-Mask: 0x0f)                      */
#define CRYPTO_DSTATUS_DDATA0MSBS_Pos     (16UL)                    /*!< DDATA0MSBS (Bit 16)                                   */
#define CRYPTO_DSTATUS_DDATA0MSBS_Msk     (0xf0000UL)               /*!< DDATA0MSBS (Bitfield-Mask: 0x0f)                      */
#define CRYPTO_DSTATUS_DDATA1MSB_Pos      (20UL)                    /*!< DDATA1MSB (Bit 20)                                    */
#define CRYPTO_DSTATUS_DDATA1MSB_Msk      (0x100000UL)              /*!< DDATA1MSB (Bitfield-Mask: 0x01)                       */
#define CRYPTO_DSTATUS_CARRY_Pos          (24UL)                    /*!< CARRY (Bit 24)                                        */
#define CRYPTO_DSTATUS_CARRY_Msk          (0x1000000UL)             /*!< CARRY (Bitfield-Mask: 0x01)                           */
/* ========================================================  CSTATUS  ======================================================== */
#define CRYPTO_CSTATUS_V0_Pos             (0UL)                     /*!< V0 (Bit 0)                                            */
#define CRYPTO_CSTATUS_V0_Msk             (0x7UL)                   /*!< V0 (Bitfield-Mask: 0x07)                              */
#define CRYPTO_CSTATUS_V1_Pos             (8UL)                     /*!< V1 (Bit 8)                                            */
#define CRYPTO_CSTATUS_V1_Msk             (0x700UL)                 /*!< V1 (Bitfield-Mask: 0x07)                              */
#define CRYPTO_CSTATUS_SEQPART_Pos        (16UL)                    /*!< SEQPART (Bit 16)                                      */
#define CRYPTO_CSTATUS_SEQPART_Msk        (0x10000UL)               /*!< SEQPART (Bitfield-Mask: 0x01)                         */
#define CRYPTO_CSTATUS_SEQSKIP_Pos        (17UL)                    /*!< SEQSKIP (Bit 17)                                      */
#define CRYPTO_CSTATUS_SEQSKIP_Msk        (0x20000UL)               /*!< SEQSKIP (Bitfield-Mask: 0x01)                         */
#define CRYPTO_CSTATUS_SEQIP_Pos          (20UL)                    /*!< SEQIP (Bit 20)                                        */
#define CRYPTO_CSTATUS_SEQIP_Msk          (0x1f00000UL)             /*!< SEQIP (Bitfield-Mask: 0x1f)                           */
/* ==========================================================  KEY  ========================================================== */
#define CRYPTO_KEY_KEY_Pos                (0UL)                     /*!< KEY (Bit 0)                                           */
#define CRYPTO_KEY_KEY_Msk                (0xffffffffUL)            /*!< KEY (Bitfield-Mask: 0xffffffff)                       */
/* ========================================================  KEYBUF  ========================================================= */
#define CRYPTO_KEYBUF_KEYBUF_Pos          (0UL)                     /*!< KEYBUF (Bit 0)                                        */
#define CRYPTO_KEYBUF_KEYBUF_Msk          (0xffffffffUL)            /*!< KEYBUF (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  SEQCTRL  ======================================================== */
#define CRYPTO_SEQCTRL_LENGTHA_Pos        (0UL)                     /*!< LENGTHA (Bit 0)                                       */
#define CRYPTO_SEQCTRL_LENGTHA_Msk        (0x3fffUL)                /*!< LENGTHA (Bitfield-Mask: 0x3fff)                       */
#define CRYPTO_SEQCTRL_BLOCKSIZE_Pos      (20UL)                    /*!< BLOCKSIZE (Bit 20)                                    */
#define CRYPTO_SEQCTRL_BLOCKSIZE_Msk      (0x300000UL)              /*!< BLOCKSIZE (Bitfield-Mask: 0x03)                       */
#define CRYPTO_SEQCTRL_DMA0SKIP_Pos       (24UL)                    /*!< DMA0SKIP (Bit 24)                                     */
#define CRYPTO_SEQCTRL_DMA0SKIP_Msk       (0x3000000UL)             /*!< DMA0SKIP (Bitfield-Mask: 0x03)                        */
#define CRYPTO_SEQCTRL_DMA1SKIP_Pos       (26UL)                    /*!< DMA1SKIP (Bit 26)                                     */
#define CRYPTO_SEQCTRL_DMA1SKIP_Msk       (0xc000000UL)             /*!< DMA1SKIP (Bitfield-Mask: 0x03)                        */
#define CRYPTO_SEQCTRL_DMA0PRESA_Pos      (28UL)                    /*!< DMA0PRESA (Bit 28)                                    */
#define CRYPTO_SEQCTRL_DMA0PRESA_Msk      (0x10000000UL)            /*!< DMA0PRESA (Bitfield-Mask: 0x01)                       */
#define CRYPTO_SEQCTRL_DMA1PRESA_Pos      (29UL)                    /*!< DMA1PRESA (Bit 29)                                    */
#define CRYPTO_SEQCTRL_DMA1PRESA_Msk      (0x20000000UL)            /*!< DMA1PRESA (Bitfield-Mask: 0x01)                       */
#define CRYPTO_SEQCTRL_HALT_Pos           (31UL)                    /*!< HALT (Bit 31)                                         */
#define CRYPTO_SEQCTRL_HALT_Msk           (0x80000000UL)            /*!< HALT (Bitfield-Mask: 0x01)                            */
/* =======================================================  SEQCTRLB  ======================================================== */
#define CRYPTO_SEQCTRLB_LENGTHB_Pos       (0UL)                     /*!< LENGTHB (Bit 0)                                       */
#define CRYPTO_SEQCTRLB_LENGTHB_Msk       (0x3fffUL)                /*!< LENGTHB (Bitfield-Mask: 0x3fff)                       */
#define CRYPTO_SEQCTRLB_DMA0PRESB_Pos     (28UL)                    /*!< DMA0PRESB (Bit 28)                                    */
#define CRYPTO_SEQCTRLB_DMA0PRESB_Msk     (0x10000000UL)            /*!< DMA0PRESB (Bitfield-Mask: 0x01)                       */
#define CRYPTO_SEQCTRLB_DMA1PRESB_Pos     (29UL)                    /*!< DMA1PRESB (Bit 29)                                    */
#define CRYPTO_SEQCTRLB_DMA1PRESB_Msk     (0x20000000UL)            /*!< DMA1PRESB (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IF  =========================================================== */
#define CRYPTO_IF_INSTRDONE_Pos           (0UL)                     /*!< INSTRDONE (Bit 0)                                     */
#define CRYPTO_IF_INSTRDONE_Msk           (0x1UL)                   /*!< INSTRDONE (Bitfield-Mask: 0x01)                       */
#define CRYPTO_IF_SEQDONE_Pos             (1UL)                     /*!< SEQDONE (Bit 1)                                       */
#define CRYPTO_IF_SEQDONE_Msk             (0x2UL)                   /*!< SEQDONE (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFS  ========================================================== */
#define CRYPTO_IFS_INSTRDONE_Pos          (0UL)                     /*!< INSTRDONE (Bit 0)                                     */
#define CRYPTO_IFS_INSTRDONE_Msk          (0x1UL)                   /*!< INSTRDONE (Bitfield-Mask: 0x01)                       */
#define CRYPTO_IFS_SEQDONE_Pos            (1UL)                     /*!< SEQDONE (Bit 1)                                       */
#define CRYPTO_IFS_SEQDONE_Msk            (0x2UL)                   /*!< SEQDONE (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFC  ========================================================== */
#define CRYPTO_IFC_INSTRDONE_Pos          (0UL)                     /*!< INSTRDONE (Bit 0)                                     */
#define CRYPTO_IFC_INSTRDONE_Msk          (0x1UL)                   /*!< INSTRDONE (Bitfield-Mask: 0x01)                       */
#define CRYPTO_IFC_SEQDONE_Pos            (1UL)                     /*!< SEQDONE (Bit 1)                                       */
#define CRYPTO_IFC_SEQDONE_Msk            (0x2UL)                   /*!< SEQDONE (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IEN  ========================================================== */
#define CRYPTO_IEN_INSTRDONE_Pos          (0UL)                     /*!< INSTRDONE (Bit 0)                                     */
#define CRYPTO_IEN_INSTRDONE_Msk          (0x1UL)                   /*!< INSTRDONE (Bitfield-Mask: 0x01)                       */
#define CRYPTO_IEN_SEQDONE_Pos            (1UL)                     /*!< SEQDONE (Bit 1)                                       */
#define CRYPTO_IEN_SEQDONE_Msk            (0x2UL)                   /*!< SEQDONE (Bitfield-Mask: 0x01)                         */
/* =========================================================  SEQ0  ========================================================== */
#define CRYPTO_SEQ0_INSTR0_Pos            (0UL)                     /*!< INSTR0 (Bit 0)                                        */
#define CRYPTO_SEQ0_INSTR0_Msk            (0xffUL)                  /*!< INSTR0 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ0_INSTR1_Pos            (8UL)                     /*!< INSTR1 (Bit 8)                                        */
#define CRYPTO_SEQ0_INSTR1_Msk            (0xff00UL)                /*!< INSTR1 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ0_INSTR2_Pos            (16UL)                    /*!< INSTR2 (Bit 16)                                       */
#define CRYPTO_SEQ0_INSTR2_Msk            (0xff0000UL)              /*!< INSTR2 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ0_INSTR3_Pos            (24UL)                    /*!< INSTR3 (Bit 24)                                       */
#define CRYPTO_SEQ0_INSTR3_Msk            (0xff000000UL)            /*!< INSTR3 (Bitfield-Mask: 0xff)                          */
/* =========================================================  SEQ1  ========================================================== */
#define CRYPTO_SEQ1_INSTR4_Pos            (0UL)                     /*!< INSTR4 (Bit 0)                                        */
#define CRYPTO_SEQ1_INSTR4_Msk            (0xffUL)                  /*!< INSTR4 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ1_INSTR5_Pos            (8UL)                     /*!< INSTR5 (Bit 8)                                        */
#define CRYPTO_SEQ1_INSTR5_Msk            (0xff00UL)                /*!< INSTR5 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ1_INSTR6_Pos            (16UL)                    /*!< INSTR6 (Bit 16)                                       */
#define CRYPTO_SEQ1_INSTR6_Msk            (0xff0000UL)              /*!< INSTR6 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ1_INSTR7_Pos            (24UL)                    /*!< INSTR7 (Bit 24)                                       */
#define CRYPTO_SEQ1_INSTR7_Msk            (0xff000000UL)            /*!< INSTR7 (Bitfield-Mask: 0xff)                          */
/* =========================================================  SEQ2  ========================================================== */
#define CRYPTO_SEQ2_INSTR8_Pos            (0UL)                     /*!< INSTR8 (Bit 0)                                        */
#define CRYPTO_SEQ2_INSTR8_Msk            (0xffUL)                  /*!< INSTR8 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ2_INSTR9_Pos            (8UL)                     /*!< INSTR9 (Bit 8)                                        */
#define CRYPTO_SEQ2_INSTR9_Msk            (0xff00UL)                /*!< INSTR9 (Bitfield-Mask: 0xff)                          */
#define CRYPTO_SEQ2_INSTR10_Pos           (16UL)                    /*!< INSTR10 (Bit 16)                                      */
#define CRYPTO_SEQ2_INSTR10_Msk           (0xff0000UL)              /*!< INSTR10 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ2_INSTR11_Pos           (24UL)                    /*!< INSTR11 (Bit 24)                                      */
#define CRYPTO_SEQ2_INSTR11_Msk           (0xff000000UL)            /*!< INSTR11 (Bitfield-Mask: 0xff)                         */
/* =========================================================  SEQ3  ========================================================== */
#define CRYPTO_SEQ3_INSTR12_Pos           (0UL)                     /*!< INSTR12 (Bit 0)                                       */
#define CRYPTO_SEQ3_INSTR12_Msk           (0xffUL)                  /*!< INSTR12 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ3_INSTR13_Pos           (8UL)                     /*!< INSTR13 (Bit 8)                                       */
#define CRYPTO_SEQ3_INSTR13_Msk           (0xff00UL)                /*!< INSTR13 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ3_INSTR14_Pos           (16UL)                    /*!< INSTR14 (Bit 16)                                      */
#define CRYPTO_SEQ3_INSTR14_Msk           (0xff0000UL)              /*!< INSTR14 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ3_INSTR15_Pos           (24UL)                    /*!< INSTR15 (Bit 24)                                      */
#define CRYPTO_SEQ3_INSTR15_Msk           (0xff000000UL)            /*!< INSTR15 (Bitfield-Mask: 0xff)                         */
/* =========================================================  SEQ4  ========================================================== */
#define CRYPTO_SEQ4_INSTR16_Pos           (0UL)                     /*!< INSTR16 (Bit 0)                                       */
#define CRYPTO_SEQ4_INSTR16_Msk           (0xffUL)                  /*!< INSTR16 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ4_INSTR17_Pos           (8UL)                     /*!< INSTR17 (Bit 8)                                       */
#define CRYPTO_SEQ4_INSTR17_Msk           (0xff00UL)                /*!< INSTR17 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ4_INSTR18_Pos           (16UL)                    /*!< INSTR18 (Bit 16)                                      */
#define CRYPTO_SEQ4_INSTR18_Msk           (0xff0000UL)              /*!< INSTR18 (Bitfield-Mask: 0xff)                         */
#define CRYPTO_SEQ4_INSTR19_Pos           (24UL)                    /*!< INSTR19 (Bit 24)                                      */
#define CRYPTO_SEQ4_INSTR19_Msk           (0xff000000UL)            /*!< INSTR19 (Bitfield-Mask: 0xff)                         */
/* =========================================================  DATA0  ========================================================= */
#define CRYPTO_DATA0_DATA0_Pos            (0UL)                     /*!< DATA0 (Bit 0)                                         */
#define CRYPTO_DATA0_DATA0_Msk            (0xffffffffUL)            /*!< DATA0 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  DATA1  ========================================================= */
#define CRYPTO_DATA1_DATA1_Pos            (0UL)                     /*!< DATA1 (Bit 0)                                         */
#define CRYPTO_DATA1_DATA1_Msk            (0xffffffffUL)            /*!< DATA1 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  DATA2  ========================================================= */
#define CRYPTO_DATA2_DATA2_Pos            (0UL)                     /*!< DATA2 (Bit 0)                                         */
#define CRYPTO_DATA2_DATA2_Msk            (0xffffffffUL)            /*!< DATA2 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  DATA3  ========================================================= */
#define CRYPTO_DATA3_DATA3_Pos            (0UL)                     /*!< DATA3 (Bit 0)                                         */
#define CRYPTO_DATA3_DATA3_Msk            (0xffffffffUL)            /*!< DATA3 (Bitfield-Mask: 0xffffffff)                     */
/* =======================================================  DATA0XOR  ======================================================== */
#define CRYPTO_DATA0XOR_DATA0XOR_Pos      (0UL)                     /*!< DATA0XOR (Bit 0)                                      */
#define CRYPTO_DATA0XOR_DATA0XOR_Msk      (0xffffffffUL)            /*!< DATA0XOR (Bitfield-Mask: 0xffffffff)                  */
/* =======================================================  DATA0BYTE  ======================================================= */
#define CRYPTO_DATA0BYTE_DATA0BYTE_Pos    (0UL)                     /*!< DATA0BYTE (Bit 0)                                     */
#define CRYPTO_DATA0BYTE_DATA0BYTE_Msk    (0xffUL)                  /*!< DATA0BYTE (Bitfield-Mask: 0xff)                       */
/* =======================================================  DATA1BYTE  ======================================================= */
#define CRYPTO_DATA1BYTE_DATA1BYTE_Pos    (0UL)                     /*!< DATA1BYTE (Bit 0)                                     */
#define CRYPTO_DATA1BYTE_DATA1BYTE_Msk    (0xffUL)                  /*!< DATA1BYTE (Bitfield-Mask: 0xff)                       */
/* =====================================================  DATA0XORBYTE  ====================================================== */
#define CRYPTO_DATA0XORBYTE_DATA0XORBYTE_Pos (0UL)                  /*!< DATA0XORBYTE (Bit 0)                                  */
#define CRYPTO_DATA0XORBYTE_DATA0XORBYTE_Msk (0xffUL)               /*!< DATA0XORBYTE (Bitfield-Mask: 0xff)                    */
/* ======================================================  DATA0BYTE12  ====================================================== */
#define CRYPTO_DATA0BYTE12_DATA0BYTE12_Pos (0UL)                    /*!< DATA0BYTE12 (Bit 0)                                   */
#define CRYPTO_DATA0BYTE12_DATA0BYTE12_Msk (0xffUL)                 /*!< DATA0BYTE12 (Bitfield-Mask: 0xff)                     */
/* ======================================================  DATA0BYTE13  ====================================================== */
#define CRYPTO_DATA0BYTE13_DATA0BYTE13_Pos (0UL)                    /*!< DATA0BYTE13 (Bit 0)                                   */
#define CRYPTO_DATA0BYTE13_DATA0BYTE13_Msk (0xffUL)                 /*!< DATA0BYTE13 (Bitfield-Mask: 0xff)                     */
/* ======================================================  DATA0BYTE14  ====================================================== */
#define CRYPTO_DATA0BYTE14_DATA0BYTE14_Pos (0UL)                    /*!< DATA0BYTE14 (Bit 0)                                   */
#define CRYPTO_DATA0BYTE14_DATA0BYTE14_Msk (0xffUL)                 /*!< DATA0BYTE14 (Bitfield-Mask: 0xff)                     */
/* ======================================================  DATA0BYTE15  ====================================================== */
#define CRYPTO_DATA0BYTE15_DATA0BYTE15_Pos (0UL)                    /*!< DATA0BYTE15 (Bit 0)                                   */
#define CRYPTO_DATA0BYTE15_DATA0BYTE15_Msk (0xffUL)                 /*!< DATA0BYTE15 (Bitfield-Mask: 0xff)                     */
/* ========================================================  DDATA0  ========================================================= */
#define CRYPTO_DDATA0_DDATA0_Pos          (0UL)                     /*!< DDATA0 (Bit 0)                                        */
#define CRYPTO_DDATA0_DDATA0_Msk          (0xffffffffUL)            /*!< DDATA0 (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  DDATA1  ========================================================= */
#define CRYPTO_DDATA1_DDATA1_Pos          (0UL)                     /*!< DDATA1 (Bit 0)                                        */
#define CRYPTO_DDATA1_DDATA1_Msk          (0xffffffffUL)            /*!< DDATA1 (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  DDATA2  ========================================================= */
#define CRYPTO_DDATA2_DDATA2_Pos          (0UL)                     /*!< DDATA2 (Bit 0)                                        */
#define CRYPTO_DDATA2_DDATA2_Msk          (0xffffffffUL)            /*!< DDATA2 (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  DDATA3  ========================================================= */
#define CRYPTO_DDATA3_DDATA3_Pos          (0UL)                     /*!< DDATA3 (Bit 0)                                        */
#define CRYPTO_DDATA3_DDATA3_Msk          (0xffffffffUL)            /*!< DDATA3 (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  DDATA4  ========================================================= */
#define CRYPTO_DDATA4_DDATA4_Pos          (0UL)                     /*!< DDATA4 (Bit 0)                                        */
#define CRYPTO_DDATA4_DDATA4_Msk          (0xffffffffUL)            /*!< DDATA4 (Bitfield-Mask: 0xffffffff)                    */
/* =======================================================  DDATA0BIG  ======================================================= */
#define CRYPTO_DDATA0BIG_DDATA0BIG_Pos    (0UL)                     /*!< DDATA0BIG (Bit 0)                                     */
#define CRYPTO_DDATA0BIG_DDATA0BIG_Msk    (0xffffffffUL)            /*!< DDATA0BIG (Bitfield-Mask: 0xffffffff)                 */
/* ======================================================  DDATA0BYTE  ======================================================= */
#define CRYPTO_DDATA0BYTE_DDATA0BYTE_Pos  (0UL)                     /*!< DDATA0BYTE (Bit 0)                                    */
#define CRYPTO_DDATA0BYTE_DDATA0BYTE_Msk  (0xffUL)                  /*!< DDATA0BYTE (Bitfield-Mask: 0xff)                      */
/* ======================================================  DDATA1BYTE  ======================================================= */
#define CRYPTO_DDATA1BYTE_DDATA1BYTE_Pos  (0UL)                     /*!< DDATA1BYTE (Bit 0)                                    */
#define CRYPTO_DDATA1BYTE_DDATA1BYTE_Msk  (0xffUL)                  /*!< DDATA1BYTE (Bitfield-Mask: 0xff)                      */
/* =====================================================  DDATA0BYTE32  ====================================================== */
#define CRYPTO_DDATA0BYTE32_DDATA0BYTE32_Pos (0UL)                  /*!< DDATA0BYTE32 (Bit 0)                                  */
#define CRYPTO_DDATA0BYTE32_DDATA0BYTE32_Msk (0xfUL)                /*!< DDATA0BYTE32 (Bitfield-Mask: 0x0f)                    */
/* ========================================================  QDATA0  ========================================================= */
#define CRYPTO_QDATA0_QDATA0_Pos          (0UL)                     /*!< QDATA0 (Bit 0)                                        */
#define CRYPTO_QDATA0_QDATA0_Msk          (0xffffffffUL)            /*!< QDATA0 (Bitfield-Mask: 0xffffffff)                    */
/* ========================================================  QDATA1  ========================================================= */
#define CRYPTO_QDATA1_QDATA1_Pos          (0UL)                     /*!< QDATA1 (Bit 0)                                        */
#define CRYPTO_QDATA1_QDATA1_Msk          (0xffffffffUL)            /*!< QDATA1 (Bitfield-Mask: 0xffffffff)                    */
/* =======================================================  QDATA1BIG  ======================================================= */
#define CRYPTO_QDATA1BIG_QDATA1BIG_Pos    (0UL)                     /*!< QDATA1BIG (Bit 0)                                     */
#define CRYPTO_QDATA1BIG_QDATA1BIG_Msk    (0xffffffffUL)            /*!< QDATA1BIG (Bitfield-Mask: 0xffffffff)                 */
/* ======================================================  QDATA0BYTE  ======================================================= */
#define CRYPTO_QDATA0BYTE_QDATA0BYTE_Pos  (0UL)                     /*!< QDATA0BYTE (Bit 0)                                    */
#define CRYPTO_QDATA0BYTE_QDATA0BYTE_Msk  (0xffUL)                  /*!< QDATA0BYTE (Bitfield-Mask: 0xff)                      */
/* ======================================================  QDATA1BYTE  ======================================================= */
#define CRYPTO_QDATA1BYTE_QDATA1BYTE_Pos  (0UL)                     /*!< QDATA1BYTE (Bit 0)                                    */
#define CRYPTO_QDATA1BYTE_QDATA1BYTE_Msk  (0xffUL)                  /*!< QDATA1BYTE (Bitfield-Mask: 0xff)                      */


/* =========================================================================================================================== */
/* ================                                           GPIO                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  PA_CTRL  ======================================================== */
#define GPIO_PA_CTRL_DRIVESTRENGTH_Pos    (0UL)                     /*!< DRIVESTRENGTH (Bit 0)                                 */
#define GPIO_PA_CTRL_DRIVESTRENGTH_Msk    (0x1UL)                   /*!< DRIVESTRENGTH (Bitfield-Mask: 0x01)                   */
#define GPIO_PA_CTRL_SLEWRATE_Pos         (4UL)                     /*!< SLEWRATE (Bit 4)                                      */
#define GPIO_PA_CTRL_SLEWRATE_Msk         (0x70UL)                  /*!< SLEWRATE (Bitfield-Mask: 0x07)                        */
#define GPIO_PA_CTRL_DINDIS_Pos           (12UL)                    /*!< DINDIS (Bit 12)                                       */
#define GPIO_PA_CTRL_DINDIS_Msk           (0x1000UL)                /*!< DINDIS (Bitfield-Mask: 0x01)                          */
#define GPIO_PA_CTRL_DRIVESTRENGTHALT_Pos (16UL)                    /*!< DRIVESTRENGTHALT (Bit 16)                             */
#define GPIO_PA_CTRL_DRIVESTRENGTHALT_Msk (0x10000UL)               /*!< DRIVESTRENGTHALT (Bitfield-Mask: 0x01)                */
#define GPIO_PA_CTRL_SLEWRATEALT_Pos      (20UL)                    /*!< SLEWRATEALT (Bit 20)                                  */
#define GPIO_PA_CTRL_SLEWRATEALT_Msk      (0x700000UL)              /*!< SLEWRATEALT (Bitfield-Mask: 0x07)                     */
#define GPIO_PA_CTRL_DINDISALT_Pos        (28UL)                    /*!< DINDISALT (Bit 28)                                    */
#define GPIO_PA_CTRL_DINDISALT_Msk        (0x10000000UL)            /*!< DINDISALT (Bitfield-Mask: 0x01)                       */
/* =======================================================  PA_MODEL  ======================================================== */
#define GPIO_PA_MODEL_MODE0_Pos           (0UL)                     /*!< MODE0 (Bit 0)                                         */
#define GPIO_PA_MODEL_MODE0_Msk           (0xfUL)                   /*!< MODE0 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE1_Pos           (4UL)                     /*!< MODE1 (Bit 4)                                         */
#define GPIO_PA_MODEL_MODE1_Msk           (0xf0UL)                  /*!< MODE1 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE2_Pos           (8UL)                     /*!< MODE2 (Bit 8)                                         */
#define GPIO_PA_MODEL_MODE2_Msk           (0xf00UL)                 /*!< MODE2 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE3_Pos           (12UL)                    /*!< MODE3 (Bit 12)                                        */
#define GPIO_PA_MODEL_MODE3_Msk           (0xf000UL)                /*!< MODE3 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE4_Pos           (16UL)                    /*!< MODE4 (Bit 16)                                        */
#define GPIO_PA_MODEL_MODE4_Msk           (0xf0000UL)               /*!< MODE4 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE5_Pos           (20UL)                    /*!< MODE5 (Bit 20)                                        */
#define GPIO_PA_MODEL_MODE5_Msk           (0xf00000UL)              /*!< MODE5 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE6_Pos           (24UL)                    /*!< MODE6 (Bit 24)                                        */
#define GPIO_PA_MODEL_MODE6_Msk           (0xf000000UL)             /*!< MODE6 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEL_MODE7_Pos           (28UL)                    /*!< MODE7 (Bit 28)                                        */
#define GPIO_PA_MODEL_MODE7_Msk           (0xf0000000UL)            /*!< MODE7 (Bitfield-Mask: 0x0f)                           */
/* =======================================================  PA_MODEH  ======================================================== */
#define GPIO_PA_MODEH_MODE8_Pos           (0UL)                     /*!< MODE8 (Bit 0)                                         */
#define GPIO_PA_MODEH_MODE8_Msk           (0xfUL)                   /*!< MODE8 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEH_MODE9_Pos           (4UL)                     /*!< MODE9 (Bit 4)                                         */
#define GPIO_PA_MODEH_MODE9_Msk           (0xf0UL)                  /*!< MODE9 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PA_MODEH_MODE10_Pos          (8UL)                     /*!< MODE10 (Bit 8)                                        */
#define GPIO_PA_MODEH_MODE10_Msk          (0xf00UL)                 /*!< MODE10 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PA_MODEH_MODE11_Pos          (12UL)                    /*!< MODE11 (Bit 12)                                       */
#define GPIO_PA_MODEH_MODE11_Msk          (0xf000UL)                /*!< MODE11 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PA_MODEH_MODE12_Pos          (16UL)                    /*!< MODE12 (Bit 16)                                       */
#define GPIO_PA_MODEH_MODE12_Msk          (0xf0000UL)               /*!< MODE12 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PA_MODEH_MODE13_Pos          (20UL)                    /*!< MODE13 (Bit 20)                                       */
#define GPIO_PA_MODEH_MODE13_Msk          (0xf00000UL)              /*!< MODE13 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PA_MODEH_MODE14_Pos          (24UL)                    /*!< MODE14 (Bit 24)                                       */
#define GPIO_PA_MODEH_MODE14_Msk          (0xf000000UL)             /*!< MODE14 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PA_MODEH_MODE15_Pos          (28UL)                    /*!< MODE15 (Bit 28)                                       */
#define GPIO_PA_MODEH_MODE15_Msk          (0xf0000000UL)            /*!< MODE15 (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PA_DOUT  ======================================================== */
#define GPIO_PA_DOUT_DOUT_Pos             (0UL)                     /*!< DOUT (Bit 0)                                          */
#define GPIO_PA_DOUT_DOUT_Msk             (0xffffUL)                /*!< DOUT (Bitfield-Mask: 0xffff)                          */
/* ======================================================  PA_DOUTTGL  ======================================================= */
#define GPIO_PA_DOUTTGL_DOUTTGL_Pos       (0UL)                     /*!< DOUTTGL (Bit 0)                                       */
#define GPIO_PA_DOUTTGL_DOUTTGL_Msk       (0xffffUL)                /*!< DOUTTGL (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PA_DIN  ========================================================= */
#define GPIO_PA_DIN_DIN_Pos               (0UL)                     /*!< DIN (Bit 0)                                           */
#define GPIO_PA_DIN_DIN_Msk               (0xffffUL)                /*!< DIN (Bitfield-Mask: 0xffff)                           */
/* ======================================================  PA_PINLOCKN  ====================================================== */
#define GPIO_PA_PINLOCKN_PINLOCKN_Pos     (0UL)                     /*!< PINLOCKN (Bit 0)                                      */
#define GPIO_PA_PINLOCKN_PINLOCKN_Msk     (0xffffUL)                /*!< PINLOCKN (Bitfield-Mask: 0xffff)                      */
/* =======================================================  PA_OVTDIS  ======================================================= */
#define GPIO_PA_OVTDIS_OVTDIS_Pos         (0UL)                     /*!< OVTDIS (Bit 0)                                        */
#define GPIO_PA_OVTDIS_OVTDIS_Msk         (0xffffUL)                /*!< OVTDIS (Bitfield-Mask: 0xffff)                        */
/* ========================================================  PB_CTRL  ======================================================== */
#define GPIO_PB_CTRL_DRIVESTRENGTH_Pos    (0UL)                     /*!< DRIVESTRENGTH (Bit 0)                                 */
#define GPIO_PB_CTRL_DRIVESTRENGTH_Msk    (0x1UL)                   /*!< DRIVESTRENGTH (Bitfield-Mask: 0x01)                   */
#define GPIO_PB_CTRL_SLEWRATE_Pos         (4UL)                     /*!< SLEWRATE (Bit 4)                                      */
#define GPIO_PB_CTRL_SLEWRATE_Msk         (0x70UL)                  /*!< SLEWRATE (Bitfield-Mask: 0x07)                        */
#define GPIO_PB_CTRL_DINDIS_Pos           (12UL)                    /*!< DINDIS (Bit 12)                                       */
#define GPIO_PB_CTRL_DINDIS_Msk           (0x1000UL)                /*!< DINDIS (Bitfield-Mask: 0x01)                          */
#define GPIO_PB_CTRL_DRIVESTRENGTHALT_Pos (16UL)                    /*!< DRIVESTRENGTHALT (Bit 16)                             */
#define GPIO_PB_CTRL_DRIVESTRENGTHALT_Msk (0x10000UL)               /*!< DRIVESTRENGTHALT (Bitfield-Mask: 0x01)                */
#define GPIO_PB_CTRL_SLEWRATEALT_Pos      (20UL)                    /*!< SLEWRATEALT (Bit 20)                                  */
#define GPIO_PB_CTRL_SLEWRATEALT_Msk      (0x700000UL)              /*!< SLEWRATEALT (Bitfield-Mask: 0x07)                     */
#define GPIO_PB_CTRL_DINDISALT_Pos        (28UL)                    /*!< DINDISALT (Bit 28)                                    */
#define GPIO_PB_CTRL_DINDISALT_Msk        (0x10000000UL)            /*!< DINDISALT (Bitfield-Mask: 0x01)                       */
/* =======================================================  PB_MODEL  ======================================================== */
#define GPIO_PB_MODEL_MODE0_Pos           (0UL)                     /*!< MODE0 (Bit 0)                                         */
#define GPIO_PB_MODEL_MODE0_Msk           (0xfUL)                   /*!< MODE0 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE1_Pos           (4UL)                     /*!< MODE1 (Bit 4)                                         */
#define GPIO_PB_MODEL_MODE1_Msk           (0xf0UL)                  /*!< MODE1 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE2_Pos           (8UL)                     /*!< MODE2 (Bit 8)                                         */
#define GPIO_PB_MODEL_MODE2_Msk           (0xf00UL)                 /*!< MODE2 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE3_Pos           (12UL)                    /*!< MODE3 (Bit 12)                                        */
#define GPIO_PB_MODEL_MODE3_Msk           (0xf000UL)                /*!< MODE3 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE4_Pos           (16UL)                    /*!< MODE4 (Bit 16)                                        */
#define GPIO_PB_MODEL_MODE4_Msk           (0xf0000UL)               /*!< MODE4 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE5_Pos           (20UL)                    /*!< MODE5 (Bit 20)                                        */
#define GPIO_PB_MODEL_MODE5_Msk           (0xf00000UL)              /*!< MODE5 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE6_Pos           (24UL)                    /*!< MODE6 (Bit 24)                                        */
#define GPIO_PB_MODEL_MODE6_Msk           (0xf000000UL)             /*!< MODE6 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEL_MODE7_Pos           (28UL)                    /*!< MODE7 (Bit 28)                                        */
#define GPIO_PB_MODEL_MODE7_Msk           (0xf0000000UL)            /*!< MODE7 (Bitfield-Mask: 0x0f)                           */
/* =======================================================  PB_MODEH  ======================================================== */
#define GPIO_PB_MODEH_MODE8_Pos           (0UL)                     /*!< MODE8 (Bit 0)                                         */
#define GPIO_PB_MODEH_MODE8_Msk           (0xfUL)                   /*!< MODE8 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEH_MODE9_Pos           (4UL)                     /*!< MODE9 (Bit 4)                                         */
#define GPIO_PB_MODEH_MODE9_Msk           (0xf0UL)                  /*!< MODE9 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PB_MODEH_MODE10_Pos          (8UL)                     /*!< MODE10 (Bit 8)                                        */
#define GPIO_PB_MODEH_MODE10_Msk          (0xf00UL)                 /*!< MODE10 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PB_MODEH_MODE11_Pos          (12UL)                    /*!< MODE11 (Bit 12)                                       */
#define GPIO_PB_MODEH_MODE11_Msk          (0xf000UL)                /*!< MODE11 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PB_MODEH_MODE12_Pos          (16UL)                    /*!< MODE12 (Bit 16)                                       */
#define GPIO_PB_MODEH_MODE12_Msk          (0xf0000UL)               /*!< MODE12 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PB_MODEH_MODE13_Pos          (20UL)                    /*!< MODE13 (Bit 20)                                       */
#define GPIO_PB_MODEH_MODE13_Msk          (0xf00000UL)              /*!< MODE13 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PB_MODEH_MODE14_Pos          (24UL)                    /*!< MODE14 (Bit 24)                                       */
#define GPIO_PB_MODEH_MODE14_Msk          (0xf000000UL)             /*!< MODE14 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PB_MODEH_MODE15_Pos          (28UL)                    /*!< MODE15 (Bit 28)                                       */
#define GPIO_PB_MODEH_MODE15_Msk          (0xf0000000UL)            /*!< MODE15 (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PB_DOUT  ======================================================== */
#define GPIO_PB_DOUT_DOUT_Pos             (0UL)                     /*!< DOUT (Bit 0)                                          */
#define GPIO_PB_DOUT_DOUT_Msk             (0xffffUL)                /*!< DOUT (Bitfield-Mask: 0xffff)                          */
/* ======================================================  PB_DOUTTGL  ======================================================= */
#define GPIO_PB_DOUTTGL_DOUTTGL_Pos       (0UL)                     /*!< DOUTTGL (Bit 0)                                       */
#define GPIO_PB_DOUTTGL_DOUTTGL_Msk       (0xffffUL)                /*!< DOUTTGL (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PB_DIN  ========================================================= */
#define GPIO_PB_DIN_DIN_Pos               (0UL)                     /*!< DIN (Bit 0)                                           */
#define GPIO_PB_DIN_DIN_Msk               (0xffffUL)                /*!< DIN (Bitfield-Mask: 0xffff)                           */
/* ======================================================  PB_PINLOCKN  ====================================================== */
#define GPIO_PB_PINLOCKN_PINLOCKN_Pos     (0UL)                     /*!< PINLOCKN (Bit 0)                                      */
#define GPIO_PB_PINLOCKN_PINLOCKN_Msk     (0xffffUL)                /*!< PINLOCKN (Bitfield-Mask: 0xffff)                      */
/* =======================================================  PB_OVTDIS  ======================================================= */
#define GPIO_PB_OVTDIS_OVTDIS_Pos         (0UL)                     /*!< OVTDIS (Bit 0)                                        */
#define GPIO_PB_OVTDIS_OVTDIS_Msk         (0xffffUL)                /*!< OVTDIS (Bitfield-Mask: 0xffff)                        */
/* ========================================================  PC_CTRL  ======================================================== */
#define GPIO_PC_CTRL_DRIVESTRENGTH_Pos    (0UL)                     /*!< DRIVESTRENGTH (Bit 0)                                 */
#define GPIO_PC_CTRL_DRIVESTRENGTH_Msk    (0x1UL)                   /*!< DRIVESTRENGTH (Bitfield-Mask: 0x01)                   */
#define GPIO_PC_CTRL_SLEWRATE_Pos         (4UL)                     /*!< SLEWRATE (Bit 4)                                      */
#define GPIO_PC_CTRL_SLEWRATE_Msk         (0x70UL)                  /*!< SLEWRATE (Bitfield-Mask: 0x07)                        */
#define GPIO_PC_CTRL_DINDIS_Pos           (12UL)                    /*!< DINDIS (Bit 12)                                       */
#define GPIO_PC_CTRL_DINDIS_Msk           (0x1000UL)                /*!< DINDIS (Bitfield-Mask: 0x01)                          */
#define GPIO_PC_CTRL_DRIVESTRENGTHALT_Pos (16UL)                    /*!< DRIVESTRENGTHALT (Bit 16)                             */
#define GPIO_PC_CTRL_DRIVESTRENGTHALT_Msk (0x10000UL)               /*!< DRIVESTRENGTHALT (Bitfield-Mask: 0x01)                */
#define GPIO_PC_CTRL_SLEWRATEALT_Pos      (20UL)                    /*!< SLEWRATEALT (Bit 20)                                  */
#define GPIO_PC_CTRL_SLEWRATEALT_Msk      (0x700000UL)              /*!< SLEWRATEALT (Bitfield-Mask: 0x07)                     */
#define GPIO_PC_CTRL_DINDISALT_Pos        (28UL)                    /*!< DINDISALT (Bit 28)                                    */
#define GPIO_PC_CTRL_DINDISALT_Msk        (0x10000000UL)            /*!< DINDISALT (Bitfield-Mask: 0x01)                       */
/* =======================================================  PC_MODEL  ======================================================== */
#define GPIO_PC_MODEL_MODE0_Pos           (0UL)                     /*!< MODE0 (Bit 0)                                         */
#define GPIO_PC_MODEL_MODE0_Msk           (0xfUL)                   /*!< MODE0 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE1_Pos           (4UL)                     /*!< MODE1 (Bit 4)                                         */
#define GPIO_PC_MODEL_MODE1_Msk           (0xf0UL)                  /*!< MODE1 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE2_Pos           (8UL)                     /*!< MODE2 (Bit 8)                                         */
#define GPIO_PC_MODEL_MODE2_Msk           (0xf00UL)                 /*!< MODE2 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE3_Pos           (12UL)                    /*!< MODE3 (Bit 12)                                        */
#define GPIO_PC_MODEL_MODE3_Msk           (0xf000UL)                /*!< MODE3 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE4_Pos           (16UL)                    /*!< MODE4 (Bit 16)                                        */
#define GPIO_PC_MODEL_MODE4_Msk           (0xf0000UL)               /*!< MODE4 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE5_Pos           (20UL)                    /*!< MODE5 (Bit 20)                                        */
#define GPIO_PC_MODEL_MODE5_Msk           (0xf00000UL)              /*!< MODE5 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE6_Pos           (24UL)                    /*!< MODE6 (Bit 24)                                        */
#define GPIO_PC_MODEL_MODE6_Msk           (0xf000000UL)             /*!< MODE6 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEL_MODE7_Pos           (28UL)                    /*!< MODE7 (Bit 28)                                        */
#define GPIO_PC_MODEL_MODE7_Msk           (0xf0000000UL)            /*!< MODE7 (Bitfield-Mask: 0x0f)                           */
/* =======================================================  PC_MODEH  ======================================================== */
#define GPIO_PC_MODEH_MODE8_Pos           (0UL)                     /*!< MODE8 (Bit 0)                                         */
#define GPIO_PC_MODEH_MODE8_Msk           (0xfUL)                   /*!< MODE8 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEH_MODE9_Pos           (4UL)                     /*!< MODE9 (Bit 4)                                         */
#define GPIO_PC_MODEH_MODE9_Msk           (0xf0UL)                  /*!< MODE9 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PC_MODEH_MODE10_Pos          (8UL)                     /*!< MODE10 (Bit 8)                                        */
#define GPIO_PC_MODEH_MODE10_Msk          (0xf00UL)                 /*!< MODE10 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PC_MODEH_MODE11_Pos          (12UL)                    /*!< MODE11 (Bit 12)                                       */
#define GPIO_PC_MODEH_MODE11_Msk          (0xf000UL)                /*!< MODE11 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PC_MODEH_MODE12_Pos          (16UL)                    /*!< MODE12 (Bit 16)                                       */
#define GPIO_PC_MODEH_MODE12_Msk          (0xf0000UL)               /*!< MODE12 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PC_MODEH_MODE13_Pos          (20UL)                    /*!< MODE13 (Bit 20)                                       */
#define GPIO_PC_MODEH_MODE13_Msk          (0xf00000UL)              /*!< MODE13 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PC_MODEH_MODE14_Pos          (24UL)                    /*!< MODE14 (Bit 24)                                       */
#define GPIO_PC_MODEH_MODE14_Msk          (0xf000000UL)             /*!< MODE14 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PC_MODEH_MODE15_Pos          (28UL)                    /*!< MODE15 (Bit 28)                                       */
#define GPIO_PC_MODEH_MODE15_Msk          (0xf0000000UL)            /*!< MODE15 (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PC_DOUT  ======================================================== */
#define GPIO_PC_DOUT_DOUT_Pos             (0UL)                     /*!< DOUT (Bit 0)                                          */
#define GPIO_PC_DOUT_DOUT_Msk             (0xffffUL)                /*!< DOUT (Bitfield-Mask: 0xffff)                          */
/* ======================================================  PC_DOUTTGL  ======================================================= */
#define GPIO_PC_DOUTTGL_DOUTTGL_Pos       (0UL)                     /*!< DOUTTGL (Bit 0)                                       */
#define GPIO_PC_DOUTTGL_DOUTTGL_Msk       (0xffffUL)                /*!< DOUTTGL (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PC_DIN  ========================================================= */
#define GPIO_PC_DIN_DIN_Pos               (0UL)                     /*!< DIN (Bit 0)                                           */
#define GPIO_PC_DIN_DIN_Msk               (0xffffUL)                /*!< DIN (Bitfield-Mask: 0xffff)                           */
/* ======================================================  PC_PINLOCKN  ====================================================== */
#define GPIO_PC_PINLOCKN_PINLOCKN_Pos     (0UL)                     /*!< PINLOCKN (Bit 0)                                      */
#define GPIO_PC_PINLOCKN_PINLOCKN_Msk     (0xffffUL)                /*!< PINLOCKN (Bitfield-Mask: 0xffff)                      */
/* =======================================================  PC_OVTDIS  ======================================================= */
#define GPIO_PC_OVTDIS_OVTDIS_Pos         (0UL)                     /*!< OVTDIS (Bit 0)                                        */
#define GPIO_PC_OVTDIS_OVTDIS_Msk         (0xffffUL)                /*!< OVTDIS (Bitfield-Mask: 0xffff)                        */
/* ========================================================  PD_CTRL  ======================================================== */
#define GPIO_PD_CTRL_DRIVESTRENGTH_Pos    (0UL)                     /*!< DRIVESTRENGTH (Bit 0)                                 */
#define GPIO_PD_CTRL_DRIVESTRENGTH_Msk    (0x1UL)                   /*!< DRIVESTRENGTH (Bitfield-Mask: 0x01)                   */
#define GPIO_PD_CTRL_SLEWRATE_Pos         (4UL)                     /*!< SLEWRATE (Bit 4)                                      */
#define GPIO_PD_CTRL_SLEWRATE_Msk         (0x70UL)                  /*!< SLEWRATE (Bitfield-Mask: 0x07)                        */
#define GPIO_PD_CTRL_DINDIS_Pos           (12UL)                    /*!< DINDIS (Bit 12)                                       */
#define GPIO_PD_CTRL_DINDIS_Msk           (0x1000UL)                /*!< DINDIS (Bitfield-Mask: 0x01)                          */
#define GPIO_PD_CTRL_DRIVESTRENGTHALT_Pos (16UL)                    /*!< DRIVESTRENGTHALT (Bit 16)                             */
#define GPIO_PD_CTRL_DRIVESTRENGTHALT_Msk (0x10000UL)               /*!< DRIVESTRENGTHALT (Bitfield-Mask: 0x01)                */
#define GPIO_PD_CTRL_SLEWRATEALT_Pos      (20UL)                    /*!< SLEWRATEALT (Bit 20)                                  */
#define GPIO_PD_CTRL_SLEWRATEALT_Msk      (0x700000UL)              /*!< SLEWRATEALT (Bitfield-Mask: 0x07)                     */
#define GPIO_PD_CTRL_DINDISALT_Pos        (28UL)                    /*!< DINDISALT (Bit 28)                                    */
#define GPIO_PD_CTRL_DINDISALT_Msk        (0x10000000UL)            /*!< DINDISALT (Bitfield-Mask: 0x01)                       */
/* =======================================================  PD_MODEL  ======================================================== */
#define GPIO_PD_MODEL_MODE0_Pos           (0UL)                     /*!< MODE0 (Bit 0)                                         */
#define GPIO_PD_MODEL_MODE0_Msk           (0xfUL)                   /*!< MODE0 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE1_Pos           (4UL)                     /*!< MODE1 (Bit 4)                                         */
#define GPIO_PD_MODEL_MODE1_Msk           (0xf0UL)                  /*!< MODE1 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE2_Pos           (8UL)                     /*!< MODE2 (Bit 8)                                         */
#define GPIO_PD_MODEL_MODE2_Msk           (0xf00UL)                 /*!< MODE2 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE3_Pos           (12UL)                    /*!< MODE3 (Bit 12)                                        */
#define GPIO_PD_MODEL_MODE3_Msk           (0xf000UL)                /*!< MODE3 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE4_Pos           (16UL)                    /*!< MODE4 (Bit 16)                                        */
#define GPIO_PD_MODEL_MODE4_Msk           (0xf0000UL)               /*!< MODE4 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE5_Pos           (20UL)                    /*!< MODE5 (Bit 20)                                        */
#define GPIO_PD_MODEL_MODE5_Msk           (0xf00000UL)              /*!< MODE5 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE6_Pos           (24UL)                    /*!< MODE6 (Bit 24)                                        */
#define GPIO_PD_MODEL_MODE6_Msk           (0xf000000UL)             /*!< MODE6 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEL_MODE7_Pos           (28UL)                    /*!< MODE7 (Bit 28)                                        */
#define GPIO_PD_MODEL_MODE7_Msk           (0xf0000000UL)            /*!< MODE7 (Bitfield-Mask: 0x0f)                           */
/* =======================================================  PD_MODEH  ======================================================== */
#define GPIO_PD_MODEH_MODE8_Pos           (0UL)                     /*!< MODE8 (Bit 0)                                         */
#define GPIO_PD_MODEH_MODE8_Msk           (0xfUL)                   /*!< MODE8 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEH_MODE9_Pos           (4UL)                     /*!< MODE9 (Bit 4)                                         */
#define GPIO_PD_MODEH_MODE9_Msk           (0xf0UL)                  /*!< MODE9 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PD_MODEH_MODE10_Pos          (8UL)                     /*!< MODE10 (Bit 8)                                        */
#define GPIO_PD_MODEH_MODE10_Msk          (0xf00UL)                 /*!< MODE10 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PD_MODEH_MODE11_Pos          (12UL)                    /*!< MODE11 (Bit 12)                                       */
#define GPIO_PD_MODEH_MODE11_Msk          (0xf000UL)                /*!< MODE11 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PD_MODEH_MODE12_Pos          (16UL)                    /*!< MODE12 (Bit 16)                                       */
#define GPIO_PD_MODEH_MODE12_Msk          (0xf0000UL)               /*!< MODE12 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PD_MODEH_MODE13_Pos          (20UL)                    /*!< MODE13 (Bit 20)                                       */
#define GPIO_PD_MODEH_MODE13_Msk          (0xf00000UL)              /*!< MODE13 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PD_MODEH_MODE14_Pos          (24UL)                    /*!< MODE14 (Bit 24)                                       */
#define GPIO_PD_MODEH_MODE14_Msk          (0xf000000UL)             /*!< MODE14 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PD_MODEH_MODE15_Pos          (28UL)                    /*!< MODE15 (Bit 28)                                       */
#define GPIO_PD_MODEH_MODE15_Msk          (0xf0000000UL)            /*!< MODE15 (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PD_DOUT  ======================================================== */
#define GPIO_PD_DOUT_DOUT_Pos             (0UL)                     /*!< DOUT (Bit 0)                                          */
#define GPIO_PD_DOUT_DOUT_Msk             (0xffffUL)                /*!< DOUT (Bitfield-Mask: 0xffff)                          */
/* ======================================================  PD_DOUTTGL  ======================================================= */
#define GPIO_PD_DOUTTGL_DOUTTGL_Pos       (0UL)                     /*!< DOUTTGL (Bit 0)                                       */
#define GPIO_PD_DOUTTGL_DOUTTGL_Msk       (0xffffUL)                /*!< DOUTTGL (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PD_DIN  ========================================================= */
#define GPIO_PD_DIN_DIN_Pos               (0UL)                     /*!< DIN (Bit 0)                                           */
#define GPIO_PD_DIN_DIN_Msk               (0xffffUL)                /*!< DIN (Bitfield-Mask: 0xffff)                           */
/* ======================================================  PD_PINLOCKN  ====================================================== */
#define GPIO_PD_PINLOCKN_PINLOCKN_Pos     (0UL)                     /*!< PINLOCKN (Bit 0)                                      */
#define GPIO_PD_PINLOCKN_PINLOCKN_Msk     (0xffffUL)                /*!< PINLOCKN (Bitfield-Mask: 0xffff)                      */
/* =======================================================  PD_OVTDIS  ======================================================= */
#define GPIO_PD_OVTDIS_OVTDIS_Pos         (0UL)                     /*!< OVTDIS (Bit 0)                                        */
#define GPIO_PD_OVTDIS_OVTDIS_Msk         (0xffffUL)                /*!< OVTDIS (Bitfield-Mask: 0xffff)                        */
/* ========================================================  PE_CTRL  ======================================================== */
#define GPIO_PE_CTRL_DRIVESTRENGTH_Pos    (0UL)                     /*!< DRIVESTRENGTH (Bit 0)                                 */
#define GPIO_PE_CTRL_DRIVESTRENGTH_Msk    (0x1UL)                   /*!< DRIVESTRENGTH (Bitfield-Mask: 0x01)                   */
#define GPIO_PE_CTRL_SLEWRATE_Pos         (4UL)                     /*!< SLEWRATE (Bit 4)                                      */
#define GPIO_PE_CTRL_SLEWRATE_Msk         (0x70UL)                  /*!< SLEWRATE (Bitfield-Mask: 0x07)                        */
#define GPIO_PE_CTRL_DINDIS_Pos           (12UL)                    /*!< DINDIS (Bit 12)                                       */
#define GPIO_PE_CTRL_DINDIS_Msk           (0x1000UL)                /*!< DINDIS (Bitfield-Mask: 0x01)                          */
#define GPIO_PE_CTRL_DRIVESTRENGTHALT_Pos (16UL)                    /*!< DRIVESTRENGTHALT (Bit 16)                             */
#define GPIO_PE_CTRL_DRIVESTRENGTHALT_Msk (0x10000UL)               /*!< DRIVESTRENGTHALT (Bitfield-Mask: 0x01)                */
#define GPIO_PE_CTRL_SLEWRATEALT_Pos      (20UL)                    /*!< SLEWRATEALT (Bit 20)                                  */
#define GPIO_PE_CTRL_SLEWRATEALT_Msk      (0x700000UL)              /*!< SLEWRATEALT (Bitfield-Mask: 0x07)                     */
#define GPIO_PE_CTRL_DINDISALT_Pos        (28UL)                    /*!< DINDISALT (Bit 28)                                    */
#define GPIO_PE_CTRL_DINDISALT_Msk        (0x10000000UL)            /*!< DINDISALT (Bitfield-Mask: 0x01)                       */
/* =======================================================  PE_MODEL  ======================================================== */
#define GPIO_PE_MODEL_MODE0_Pos           (0UL)                     /*!< MODE0 (Bit 0)                                         */
#define GPIO_PE_MODEL_MODE0_Msk           (0xfUL)                   /*!< MODE0 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE1_Pos           (4UL)                     /*!< MODE1 (Bit 4)                                         */
#define GPIO_PE_MODEL_MODE1_Msk           (0xf0UL)                  /*!< MODE1 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE2_Pos           (8UL)                     /*!< MODE2 (Bit 8)                                         */
#define GPIO_PE_MODEL_MODE2_Msk           (0xf00UL)                 /*!< MODE2 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE3_Pos           (12UL)                    /*!< MODE3 (Bit 12)                                        */
#define GPIO_PE_MODEL_MODE3_Msk           (0xf000UL)                /*!< MODE3 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE4_Pos           (16UL)                    /*!< MODE4 (Bit 16)                                        */
#define GPIO_PE_MODEL_MODE4_Msk           (0xf0000UL)               /*!< MODE4 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE5_Pos           (20UL)                    /*!< MODE5 (Bit 20)                                        */
#define GPIO_PE_MODEL_MODE5_Msk           (0xf00000UL)              /*!< MODE5 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE6_Pos           (24UL)                    /*!< MODE6 (Bit 24)                                        */
#define GPIO_PE_MODEL_MODE6_Msk           (0xf000000UL)             /*!< MODE6 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEL_MODE7_Pos           (28UL)                    /*!< MODE7 (Bit 28)                                        */
#define GPIO_PE_MODEL_MODE7_Msk           (0xf0000000UL)            /*!< MODE7 (Bitfield-Mask: 0x0f)                           */
/* =======================================================  PE_MODEH  ======================================================== */
#define GPIO_PE_MODEH_MODE8_Pos           (0UL)                     /*!< MODE8 (Bit 0)                                         */
#define GPIO_PE_MODEH_MODE8_Msk           (0xfUL)                   /*!< MODE8 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEH_MODE9_Pos           (4UL)                     /*!< MODE9 (Bit 4)                                         */
#define GPIO_PE_MODEH_MODE9_Msk           (0xf0UL)                  /*!< MODE9 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PE_MODEH_MODE10_Pos          (8UL)                     /*!< MODE10 (Bit 8)                                        */
#define GPIO_PE_MODEH_MODE10_Msk          (0xf00UL)                 /*!< MODE10 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PE_MODEH_MODE11_Pos          (12UL)                    /*!< MODE11 (Bit 12)                                       */
#define GPIO_PE_MODEH_MODE11_Msk          (0xf000UL)                /*!< MODE11 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PE_MODEH_MODE12_Pos          (16UL)                    /*!< MODE12 (Bit 16)                                       */
#define GPIO_PE_MODEH_MODE12_Msk          (0xf0000UL)               /*!< MODE12 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PE_MODEH_MODE13_Pos          (20UL)                    /*!< MODE13 (Bit 20)                                       */
#define GPIO_PE_MODEH_MODE13_Msk          (0xf00000UL)              /*!< MODE13 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PE_MODEH_MODE14_Pos          (24UL)                    /*!< MODE14 (Bit 24)                                       */
#define GPIO_PE_MODEH_MODE14_Msk          (0xf000000UL)             /*!< MODE14 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PE_MODEH_MODE15_Pos          (28UL)                    /*!< MODE15 (Bit 28)                                       */
#define GPIO_PE_MODEH_MODE15_Msk          (0xf0000000UL)            /*!< MODE15 (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PE_DOUT  ======================================================== */
#define GPIO_PE_DOUT_DOUT_Pos             (0UL)                     /*!< DOUT (Bit 0)                                          */
#define GPIO_PE_DOUT_DOUT_Msk             (0xffffUL)                /*!< DOUT (Bitfield-Mask: 0xffff)                          */
/* ======================================================  PE_DOUTTGL  ======================================================= */
#define GPIO_PE_DOUTTGL_DOUTTGL_Pos       (0UL)                     /*!< DOUTTGL (Bit 0)                                       */
#define GPIO_PE_DOUTTGL_DOUTTGL_Msk       (0xffffUL)                /*!< DOUTTGL (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PE_DIN  ========================================================= */
#define GPIO_PE_DIN_DIN_Pos               (0UL)                     /*!< DIN (Bit 0)                                           */
#define GPIO_PE_DIN_DIN_Msk               (0xffffUL)                /*!< DIN (Bitfield-Mask: 0xffff)                           */
/* ======================================================  PE_PINLOCKN  ====================================================== */
#define GPIO_PE_PINLOCKN_PINLOCKN_Pos     (0UL)                     /*!< PINLOCKN (Bit 0)                                      */
#define GPIO_PE_PINLOCKN_PINLOCKN_Msk     (0xffffUL)                /*!< PINLOCKN (Bitfield-Mask: 0xffff)                      */
/* =======================================================  PE_OVTDIS  ======================================================= */
#define GPIO_PE_OVTDIS_OVTDIS_Pos         (0UL)                     /*!< OVTDIS (Bit 0)                                        */
#define GPIO_PE_OVTDIS_OVTDIS_Msk         (0xffffUL)                /*!< OVTDIS (Bitfield-Mask: 0xffff)                        */
/* ========================================================  PF_CTRL  ======================================================== */
#define GPIO_PF_CTRL_DRIVESTRENGTH_Pos    (0UL)                     /*!< DRIVESTRENGTH (Bit 0)                                 */
#define GPIO_PF_CTRL_DRIVESTRENGTH_Msk    (0x1UL)                   /*!< DRIVESTRENGTH (Bitfield-Mask: 0x01)                   */
#define GPIO_PF_CTRL_SLEWRATE_Pos         (4UL)                     /*!< SLEWRATE (Bit 4)                                      */
#define GPIO_PF_CTRL_SLEWRATE_Msk         (0x70UL)                  /*!< SLEWRATE (Bitfield-Mask: 0x07)                        */
#define GPIO_PF_CTRL_DINDIS_Pos           (12UL)                    /*!< DINDIS (Bit 12)                                       */
#define GPIO_PF_CTRL_DINDIS_Msk           (0x1000UL)                /*!< DINDIS (Bitfield-Mask: 0x01)                          */
#define GPIO_PF_CTRL_DRIVESTRENGTHALT_Pos (16UL)                    /*!< DRIVESTRENGTHALT (Bit 16)                             */
#define GPIO_PF_CTRL_DRIVESTRENGTHALT_Msk (0x10000UL)               /*!< DRIVESTRENGTHALT (Bitfield-Mask: 0x01)                */
#define GPIO_PF_CTRL_SLEWRATEALT_Pos      (20UL)                    /*!< SLEWRATEALT (Bit 20)                                  */
#define GPIO_PF_CTRL_SLEWRATEALT_Msk      (0x700000UL)              /*!< SLEWRATEALT (Bitfield-Mask: 0x07)                     */
#define GPIO_PF_CTRL_DINDISALT_Pos        (28UL)                    /*!< DINDISALT (Bit 28)                                    */
#define GPIO_PF_CTRL_DINDISALT_Msk        (0x10000000UL)            /*!< DINDISALT (Bitfield-Mask: 0x01)                       */
/* =======================================================  PF_MODEL  ======================================================== */
#define GPIO_PF_MODEL_MODE0_Pos           (0UL)                     /*!< MODE0 (Bit 0)                                         */
#define GPIO_PF_MODEL_MODE0_Msk           (0xfUL)                   /*!< MODE0 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE1_Pos           (4UL)                     /*!< MODE1 (Bit 4)                                         */
#define GPIO_PF_MODEL_MODE1_Msk           (0xf0UL)                  /*!< MODE1 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE2_Pos           (8UL)                     /*!< MODE2 (Bit 8)                                         */
#define GPIO_PF_MODEL_MODE2_Msk           (0xf00UL)                 /*!< MODE2 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE3_Pos           (12UL)                    /*!< MODE3 (Bit 12)                                        */
#define GPIO_PF_MODEL_MODE3_Msk           (0xf000UL)                /*!< MODE3 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE4_Pos           (16UL)                    /*!< MODE4 (Bit 16)                                        */
#define GPIO_PF_MODEL_MODE4_Msk           (0xf0000UL)               /*!< MODE4 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE5_Pos           (20UL)                    /*!< MODE5 (Bit 20)                                        */
#define GPIO_PF_MODEL_MODE5_Msk           (0xf00000UL)              /*!< MODE5 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE6_Pos           (24UL)                    /*!< MODE6 (Bit 24)                                        */
#define GPIO_PF_MODEL_MODE6_Msk           (0xf000000UL)             /*!< MODE6 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEL_MODE7_Pos           (28UL)                    /*!< MODE7 (Bit 28)                                        */
#define GPIO_PF_MODEL_MODE7_Msk           (0xf0000000UL)            /*!< MODE7 (Bitfield-Mask: 0x0f)                           */
/* =======================================================  PF_MODEH  ======================================================== */
#define GPIO_PF_MODEH_MODE8_Pos           (0UL)                     /*!< MODE8 (Bit 0)                                         */
#define GPIO_PF_MODEH_MODE8_Msk           (0xfUL)                   /*!< MODE8 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEH_MODE9_Pos           (4UL)                     /*!< MODE9 (Bit 4)                                         */
#define GPIO_PF_MODEH_MODE9_Msk           (0xf0UL)                  /*!< MODE9 (Bitfield-Mask: 0x0f)                           */
#define GPIO_PF_MODEH_MODE10_Pos          (8UL)                     /*!< MODE10 (Bit 8)                                        */
#define GPIO_PF_MODEH_MODE10_Msk          (0xf00UL)                 /*!< MODE10 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PF_MODEH_MODE11_Pos          (12UL)                    /*!< MODE11 (Bit 12)                                       */
#define GPIO_PF_MODEH_MODE11_Msk          (0xf000UL)                /*!< MODE11 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PF_MODEH_MODE12_Pos          (16UL)                    /*!< MODE12 (Bit 16)                                       */
#define GPIO_PF_MODEH_MODE12_Msk          (0xf0000UL)               /*!< MODE12 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PF_MODEH_MODE13_Pos          (20UL)                    /*!< MODE13 (Bit 20)                                       */
#define GPIO_PF_MODEH_MODE13_Msk          (0xf00000UL)              /*!< MODE13 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PF_MODEH_MODE14_Pos          (24UL)                    /*!< MODE14 (Bit 24)                                       */
#define GPIO_PF_MODEH_MODE14_Msk          (0xf000000UL)             /*!< MODE14 (Bitfield-Mask: 0x0f)                          */
#define GPIO_PF_MODEH_MODE15_Pos          (28UL)                    /*!< MODE15 (Bit 28)                                       */
#define GPIO_PF_MODEH_MODE15_Msk          (0xf0000000UL)            /*!< MODE15 (Bitfield-Mask: 0x0f)                          */
/* ========================================================  PF_DOUT  ======================================================== */
#define GPIO_PF_DOUT_DOUT_Pos             (0UL)                     /*!< DOUT (Bit 0)                                          */
#define GPIO_PF_DOUT_DOUT_Msk             (0xffffUL)                /*!< DOUT (Bitfield-Mask: 0xffff)                          */
/* ======================================================  PF_DOUTTGL  ======================================================= */
#define GPIO_PF_DOUTTGL_DOUTTGL_Pos       (0UL)                     /*!< DOUTTGL (Bit 0)                                       */
#define GPIO_PF_DOUTTGL_DOUTTGL_Msk       (0xffffUL)                /*!< DOUTTGL (Bitfield-Mask: 0xffff)                       */
/* ========================================================  PF_DIN  ========================================================= */
#define GPIO_PF_DIN_DIN_Pos               (0UL)                     /*!< DIN (Bit 0)                                           */
#define GPIO_PF_DIN_DIN_Msk               (0xffffUL)                /*!< DIN (Bitfield-Mask: 0xffff)                           */
/* ======================================================  PF_PINLOCKN  ====================================================== */
#define GPIO_PF_PINLOCKN_PINLOCKN_Pos     (0UL)                     /*!< PINLOCKN (Bit 0)                                      */
#define GPIO_PF_PINLOCKN_PINLOCKN_Msk     (0xffffUL)                /*!< PINLOCKN (Bitfield-Mask: 0xffff)                      */
/* =======================================================  PF_OVTDIS  ======================================================= */
#define GPIO_PF_OVTDIS_OVTDIS_Pos         (0UL)                     /*!< OVTDIS (Bit 0)                                        */
#define GPIO_PF_OVTDIS_OVTDIS_Msk         (0xffffUL)                /*!< OVTDIS (Bitfield-Mask: 0xffff)                        */
/* =======================================================  EXTIPSELL  ======================================================= */
#define GPIO_EXTIPSELL_EXTIPSEL0_Pos      (0UL)                     /*!< EXTIPSEL0 (Bit 0)                                     */
#define GPIO_EXTIPSELL_EXTIPSEL0_Msk      (0xfUL)                   /*!< EXTIPSEL0 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL1_Pos      (4UL)                     /*!< EXTIPSEL1 (Bit 4)                                     */
#define GPIO_EXTIPSELL_EXTIPSEL1_Msk      (0xf0UL)                  /*!< EXTIPSEL1 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL2_Pos      (8UL)                     /*!< EXTIPSEL2 (Bit 8)                                     */
#define GPIO_EXTIPSELL_EXTIPSEL2_Msk      (0xf00UL)                 /*!< EXTIPSEL2 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL3_Pos      (12UL)                    /*!< EXTIPSEL3 (Bit 12)                                    */
#define GPIO_EXTIPSELL_EXTIPSEL3_Msk      (0xf000UL)                /*!< EXTIPSEL3 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL4_Pos      (16UL)                    /*!< EXTIPSEL4 (Bit 16)                                    */
#define GPIO_EXTIPSELL_EXTIPSEL4_Msk      (0xf0000UL)               /*!< EXTIPSEL4 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL5_Pos      (20UL)                    /*!< EXTIPSEL5 (Bit 20)                                    */
#define GPIO_EXTIPSELL_EXTIPSEL5_Msk      (0xf00000UL)              /*!< EXTIPSEL5 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL6_Pos      (24UL)                    /*!< EXTIPSEL6 (Bit 24)                                    */
#define GPIO_EXTIPSELL_EXTIPSEL6_Msk      (0xf000000UL)             /*!< EXTIPSEL6 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELL_EXTIPSEL7_Pos      (28UL)                    /*!< EXTIPSEL7 (Bit 28)                                    */
#define GPIO_EXTIPSELL_EXTIPSEL7_Msk      (0xf0000000UL)            /*!< EXTIPSEL7 (Bitfield-Mask: 0x0f)                       */
/* =======================================================  EXTIPSELH  ======================================================= */
#define GPIO_EXTIPSELH_EXTIPSEL8_Pos      (0UL)                     /*!< EXTIPSEL8 (Bit 0)                                     */
#define GPIO_EXTIPSELH_EXTIPSEL8_Msk      (0xfUL)                   /*!< EXTIPSEL8 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELH_EXTIPSEL9_Pos      (4UL)                     /*!< EXTIPSEL9 (Bit 4)                                     */
#define GPIO_EXTIPSELH_EXTIPSEL9_Msk      (0xf0UL)                  /*!< EXTIPSEL9 (Bitfield-Mask: 0x0f)                       */
#define GPIO_EXTIPSELH_EXTIPSEL10_Pos     (8UL)                     /*!< EXTIPSEL10 (Bit 8)                                    */
#define GPIO_EXTIPSELH_EXTIPSEL10_Msk     (0xf00UL)                 /*!< EXTIPSEL10 (Bitfield-Mask: 0x0f)                      */
#define GPIO_EXTIPSELH_EXTIPSEL11_Pos     (12UL)                    /*!< EXTIPSEL11 (Bit 12)                                   */
#define GPIO_EXTIPSELH_EXTIPSEL11_Msk     (0xf000UL)                /*!< EXTIPSEL11 (Bitfield-Mask: 0x0f)                      */
#define GPIO_EXTIPSELH_EXTIPSEL12_Pos     (16UL)                    /*!< EXTIPSEL12 (Bit 16)                                   */
#define GPIO_EXTIPSELH_EXTIPSEL12_Msk     (0xf0000UL)               /*!< EXTIPSEL12 (Bitfield-Mask: 0x0f)                      */
#define GPIO_EXTIPSELH_EXTIPSEL13_Pos     (20UL)                    /*!< EXTIPSEL13 (Bit 20)                                   */
#define GPIO_EXTIPSELH_EXTIPSEL13_Msk     (0xf00000UL)              /*!< EXTIPSEL13 (Bitfield-Mask: 0x0f)                      */
#define GPIO_EXTIPSELH_EXTIPSEL14_Pos     (24UL)                    /*!< EXTIPSEL14 (Bit 24)                                   */
#define GPIO_EXTIPSELH_EXTIPSEL14_Msk     (0xf000000UL)             /*!< EXTIPSEL14 (Bitfield-Mask: 0x0f)                      */
#define GPIO_EXTIPSELH_EXTIPSEL15_Pos     (28UL)                    /*!< EXTIPSEL15 (Bit 28)                                   */
#define GPIO_EXTIPSELH_EXTIPSEL15_Msk     (0xf0000000UL)            /*!< EXTIPSEL15 (Bitfield-Mask: 0x0f)                      */
/* ======================================================  EXTIPINSELL  ====================================================== */
#define GPIO_EXTIPINSELL_EXTIPINSEL0_Pos  (0UL)                     /*!< EXTIPINSEL0 (Bit 0)                                   */
#define GPIO_EXTIPINSELL_EXTIPINSEL0_Msk  (0x3UL)                   /*!< EXTIPINSEL0 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL1_Pos  (4UL)                     /*!< EXTIPINSEL1 (Bit 4)                                   */
#define GPIO_EXTIPINSELL_EXTIPINSEL1_Msk  (0x30UL)                  /*!< EXTIPINSEL1 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL2_Pos  (8UL)                     /*!< EXTIPINSEL2 (Bit 8)                                   */
#define GPIO_EXTIPINSELL_EXTIPINSEL2_Msk  (0x300UL)                 /*!< EXTIPINSEL2 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL3_Pos  (12UL)                    /*!< EXTIPINSEL3 (Bit 12)                                  */
#define GPIO_EXTIPINSELL_EXTIPINSEL3_Msk  (0x3000UL)                /*!< EXTIPINSEL3 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL4_Pos  (16UL)                    /*!< EXTIPINSEL4 (Bit 16)                                  */
#define GPIO_EXTIPINSELL_EXTIPINSEL4_Msk  (0x30000UL)               /*!< EXTIPINSEL4 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL5_Pos  (20UL)                    /*!< EXTIPINSEL5 (Bit 20)                                  */
#define GPIO_EXTIPINSELL_EXTIPINSEL5_Msk  (0x300000UL)              /*!< EXTIPINSEL5 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL6_Pos  (24UL)                    /*!< EXTIPINSEL6 (Bit 24)                                  */
#define GPIO_EXTIPINSELL_EXTIPINSEL6_Msk  (0x3000000UL)             /*!< EXTIPINSEL6 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELL_EXTIPINSEL7_Pos  (28UL)                    /*!< EXTIPINSEL7 (Bit 28)                                  */
#define GPIO_EXTIPINSELL_EXTIPINSEL7_Msk  (0x30000000UL)            /*!< EXTIPINSEL7 (Bitfield-Mask: 0x03)                     */
/* ======================================================  EXTIPINSELH  ====================================================== */
#define GPIO_EXTIPINSELH_EXTIPINSEL8_Pos  (0UL)                     /*!< EXTIPINSEL8 (Bit 0)                                   */
#define GPIO_EXTIPINSELH_EXTIPINSEL8_Msk  (0x3UL)                   /*!< EXTIPINSEL8 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELH_EXTIPINSEL9_Pos  (4UL)                     /*!< EXTIPINSEL9 (Bit 4)                                   */
#define GPIO_EXTIPINSELH_EXTIPINSEL9_Msk  (0x30UL)                  /*!< EXTIPINSEL9 (Bitfield-Mask: 0x03)                     */
#define GPIO_EXTIPINSELH_EXTIPINSEL10_Pos (8UL)                     /*!< EXTIPINSEL10 (Bit 8)                                  */
#define GPIO_EXTIPINSELH_EXTIPINSEL10_Msk (0x300UL)                 /*!< EXTIPINSEL10 (Bitfield-Mask: 0x03)                    */
#define GPIO_EXTIPINSELH_EXTIPINSEL11_Pos (12UL)                    /*!< EXTIPINSEL11 (Bit 12)                                 */
#define GPIO_EXTIPINSELH_EXTIPINSEL11_Msk (0x3000UL)                /*!< EXTIPINSEL11 (Bitfield-Mask: 0x03)                    */
#define GPIO_EXTIPINSELH_EXTIPINSEL12_Pos (16UL)                    /*!< EXTIPINSEL12 (Bit 16)                                 */
#define GPIO_EXTIPINSELH_EXTIPINSEL12_Msk (0x30000UL)               /*!< EXTIPINSEL12 (Bitfield-Mask: 0x03)                    */
#define GPIO_EXTIPINSELH_EXTIPINSEL13_Pos (20UL)                    /*!< EXTIPINSEL13 (Bit 20)                                 */
#define GPIO_EXTIPINSELH_EXTIPINSEL13_Msk (0x300000UL)              /*!< EXTIPINSEL13 (Bitfield-Mask: 0x03)                    */
#define GPIO_EXTIPINSELH_EXTIPINSEL14_Pos (24UL)                    /*!< EXTIPINSEL14 (Bit 24)                                 */
#define GPIO_EXTIPINSELH_EXTIPINSEL14_Msk (0x3000000UL)             /*!< EXTIPINSEL14 (Bitfield-Mask: 0x03)                    */
#define GPIO_EXTIPINSELH_EXTIPINSEL15_Pos (28UL)                    /*!< EXTIPINSEL15 (Bit 28)                                 */
#define GPIO_EXTIPINSELH_EXTIPINSEL15_Msk (0x30000000UL)            /*!< EXTIPINSEL15 (Bitfield-Mask: 0x03)                    */
/* =======================================================  EXTIRISE  ======================================================== */
#define GPIO_EXTIRISE_EXTIRISE_Pos        (0UL)                     /*!< EXTIRISE (Bit 0)                                      */
#define GPIO_EXTIRISE_EXTIRISE_Msk        (0xffffUL)                /*!< EXTIRISE (Bitfield-Mask: 0xffff)                      */
/* =======================================================  EXTIFALL  ======================================================== */
#define GPIO_EXTIFALL_EXTIFALL_Pos        (0UL)                     /*!< EXTIFALL (Bit 0)                                      */
#define GPIO_EXTIFALL_EXTIFALL_Msk        (0xffffUL)                /*!< EXTIFALL (Bitfield-Mask: 0xffff)                      */
/* =======================================================  EXTILEVEL  ======================================================= */
#define GPIO_EXTILEVEL_EM4WU0_Pos         (16UL)                    /*!< EM4WU0 (Bit 16)                                       */
#define GPIO_EXTILEVEL_EM4WU0_Msk         (0x10000UL)               /*!< EM4WU0 (Bitfield-Mask: 0x01)                          */
#define GPIO_EXTILEVEL_EM4WU1_Pos         (17UL)                    /*!< EM4WU1 (Bit 17)                                       */
#define GPIO_EXTILEVEL_EM4WU1_Msk         (0x20000UL)               /*!< EM4WU1 (Bitfield-Mask: 0x01)                          */
#define GPIO_EXTILEVEL_EM4WU4_Pos         (20UL)                    /*!< EM4WU4 (Bit 20)                                       */
#define GPIO_EXTILEVEL_EM4WU4_Msk         (0x100000UL)              /*!< EM4WU4 (Bitfield-Mask: 0x01)                          */
#define GPIO_EXTILEVEL_EM4WU8_Pos         (24UL)                    /*!< EM4WU8 (Bit 24)                                       */
#define GPIO_EXTILEVEL_EM4WU8_Msk         (0x1000000UL)             /*!< EM4WU8 (Bitfield-Mask: 0x01)                          */
#define GPIO_EXTILEVEL_EM4WU9_Pos         (25UL)                    /*!< EM4WU9 (Bit 25)                                       */
#define GPIO_EXTILEVEL_EM4WU9_Msk         (0x2000000UL)             /*!< EM4WU9 (Bitfield-Mask: 0x01)                          */
#define GPIO_EXTILEVEL_EM4WU12_Pos        (28UL)                    /*!< EM4WU12 (Bit 28)                                      */
#define GPIO_EXTILEVEL_EM4WU12_Msk        (0x10000000UL)            /*!< EM4WU12 (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IF  =========================================================== */
#define GPIO_IF_EXT_Pos                   (0UL)                     /*!< EXT (Bit 0)                                           */
#define GPIO_IF_EXT_Msk                   (0xffffUL)                /*!< EXT (Bitfield-Mask: 0xffff)                           */
#define GPIO_IF_EM4WU_Pos                 (16UL)                    /*!< EM4WU (Bit 16)                                        */
#define GPIO_IF_EM4WU_Msk                 (0xffff0000UL)            /*!< EM4WU (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IFS  ========================================================== */
#define GPIO_IFS_EXT_Pos                  (0UL)                     /*!< EXT (Bit 0)                                           */
#define GPIO_IFS_EXT_Msk                  (0xffffUL)                /*!< EXT (Bitfield-Mask: 0xffff)                           */
#define GPIO_IFS_EM4WU_Pos                (16UL)                    /*!< EM4WU (Bit 16)                                        */
#define GPIO_IFS_EM4WU_Msk                (0xffff0000UL)            /*!< EM4WU (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IFC  ========================================================== */
#define GPIO_IFC_EXT_Pos                  (0UL)                     /*!< EXT (Bit 0)                                           */
#define GPIO_IFC_EXT_Msk                  (0xffffUL)                /*!< EXT (Bitfield-Mask: 0xffff)                           */
#define GPIO_IFC_EM4WU_Pos                (16UL)                    /*!< EM4WU (Bit 16)                                        */
#define GPIO_IFC_EM4WU_Msk                (0xffff0000UL)            /*!< EM4WU (Bitfield-Mask: 0xffff)                         */
/* ==========================================================  IEN  ========================================================== */
#define GPIO_IEN_EXT_Pos                  (0UL)                     /*!< EXT (Bit 0)                                           */
#define GPIO_IEN_EXT_Msk                  (0xffffUL)                /*!< EXT (Bitfield-Mask: 0xffff)                           */
#define GPIO_IEN_EM4WU_Pos                (16UL)                    /*!< EM4WU (Bit 16)                                        */
#define GPIO_IEN_EM4WU_Msk                (0xffff0000UL)            /*!< EM4WU (Bitfield-Mask: 0xffff)                         */
/* ========================================================  EM4WUEN  ======================================================== */
#define GPIO_EM4WUEN_EM4WUEN_Pos          (16UL)                    /*!< EM4WUEN (Bit 16)                                      */
#define GPIO_EM4WUEN_EM4WUEN_Msk          (0xffff0000UL)            /*!< EM4WUEN (Bitfield-Mask: 0xffff)                       */
/* =======================================================  ROUTEPEN  ======================================================== */
#define GPIO_ROUTEPEN_SWCLKTCKPEN_Pos     (0UL)                     /*!< SWCLKTCKPEN (Bit 0)                                   */
#define GPIO_ROUTEPEN_SWCLKTCKPEN_Msk     (0x1UL)                   /*!< SWCLKTCKPEN (Bitfield-Mask: 0x01)                     */
#define GPIO_ROUTEPEN_SWDIOTMSPEN_Pos     (1UL)                     /*!< SWDIOTMSPEN (Bit 1)                                   */
#define GPIO_ROUTEPEN_SWDIOTMSPEN_Msk     (0x2UL)                   /*!< SWDIOTMSPEN (Bitfield-Mask: 0x01)                     */
#define GPIO_ROUTEPEN_TDOPEN_Pos          (2UL)                     /*!< TDOPEN (Bit 2)                                        */
#define GPIO_ROUTEPEN_TDOPEN_Msk          (0x4UL)                   /*!< TDOPEN (Bitfield-Mask: 0x01)                          */
#define GPIO_ROUTEPEN_TDIPEN_Pos          (3UL)                     /*!< TDIPEN (Bit 3)                                        */
#define GPIO_ROUTEPEN_TDIPEN_Msk          (0x8UL)                   /*!< TDIPEN (Bitfield-Mask: 0x01)                          */
#define GPIO_ROUTEPEN_SWVPEN_Pos          (4UL)                     /*!< SWVPEN (Bit 4)                                        */
#define GPIO_ROUTEPEN_SWVPEN_Msk          (0x10UL)                  /*!< SWVPEN (Bitfield-Mask: 0x01)                          */
/* =======================================================  ROUTELOC0  ======================================================= */
#define GPIO_ROUTELOC0_SWVLOC_Pos         (0UL)                     /*!< SWVLOC (Bit 0)                                        */
#define GPIO_ROUTELOC0_SWVLOC_Msk         (0x3fUL)                  /*!< SWVLOC (Bitfield-Mask: 0x3f)                          */
/* ========================================================  INSENSE  ======================================================== */
#define GPIO_INSENSE_INT_Pos              (0UL)                     /*!< INT (Bit 0)                                           */
#define GPIO_INSENSE_INT_Msk              (0x1UL)                   /*!< INT (Bitfield-Mask: 0x01)                             */
#define GPIO_INSENSE_EM4WU_Pos            (1UL)                     /*!< EM4WU (Bit 1)                                         */
#define GPIO_INSENSE_EM4WU_Msk            (0x2UL)                   /*!< EM4WU (Bitfield-Mask: 0x01)                           */
/* =========================================================  LOCK  ========================================================== */
#define GPIO_LOCK_LOCKKEY_Pos             (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define GPIO_LOCK_LOCKKEY_Msk             (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */


/* =========================================================================================================================== */
/* ================                                            PRS                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  SWPULSE  ======================================================== */
#define PRS_SWPULSE_CH0PULSE_Pos          (0UL)                     /*!< CH0PULSE (Bit 0)                                      */
#define PRS_SWPULSE_CH0PULSE_Msk          (0x1UL)                   /*!< CH0PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH1PULSE_Pos          (1UL)                     /*!< CH1PULSE (Bit 1)                                      */
#define PRS_SWPULSE_CH1PULSE_Msk          (0x2UL)                   /*!< CH1PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH2PULSE_Pos          (2UL)                     /*!< CH2PULSE (Bit 2)                                      */
#define PRS_SWPULSE_CH2PULSE_Msk          (0x4UL)                   /*!< CH2PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH3PULSE_Pos          (3UL)                     /*!< CH3PULSE (Bit 3)                                      */
#define PRS_SWPULSE_CH3PULSE_Msk          (0x8UL)                   /*!< CH3PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH4PULSE_Pos          (4UL)                     /*!< CH4PULSE (Bit 4)                                      */
#define PRS_SWPULSE_CH4PULSE_Msk          (0x10UL)                  /*!< CH4PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH5PULSE_Pos          (5UL)                     /*!< CH5PULSE (Bit 5)                                      */
#define PRS_SWPULSE_CH5PULSE_Msk          (0x20UL)                  /*!< CH5PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH6PULSE_Pos          (6UL)                     /*!< CH6PULSE (Bit 6)                                      */
#define PRS_SWPULSE_CH6PULSE_Msk          (0x40UL)                  /*!< CH6PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH7PULSE_Pos          (7UL)                     /*!< CH7PULSE (Bit 7)                                      */
#define PRS_SWPULSE_CH7PULSE_Msk          (0x80UL)                  /*!< CH7PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH8PULSE_Pos          (8UL)                     /*!< CH8PULSE (Bit 8)                                      */
#define PRS_SWPULSE_CH8PULSE_Msk          (0x100UL)                 /*!< CH8PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH9PULSE_Pos          (9UL)                     /*!< CH9PULSE (Bit 9)                                      */
#define PRS_SWPULSE_CH9PULSE_Msk          (0x200UL)                 /*!< CH9PULSE (Bitfield-Mask: 0x01)                        */
#define PRS_SWPULSE_CH10PULSE_Pos         (10UL)                    /*!< CH10PULSE (Bit 10)                                    */
#define PRS_SWPULSE_CH10PULSE_Msk         (0x400UL)                 /*!< CH10PULSE (Bitfield-Mask: 0x01)                       */
#define PRS_SWPULSE_CH11PULSE_Pos         (11UL)                    /*!< CH11PULSE (Bit 11)                                    */
#define PRS_SWPULSE_CH11PULSE_Msk         (0x800UL)                 /*!< CH11PULSE (Bitfield-Mask: 0x01)                       */
/* ========================================================  SWLEVEL  ======================================================== */
#define PRS_SWLEVEL_CH0LEVEL_Pos          (0UL)                     /*!< CH0LEVEL (Bit 0)                                      */
#define PRS_SWLEVEL_CH0LEVEL_Msk          (0x1UL)                   /*!< CH0LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH1LEVEL_Pos          (1UL)                     /*!< CH1LEVEL (Bit 1)                                      */
#define PRS_SWLEVEL_CH1LEVEL_Msk          (0x2UL)                   /*!< CH1LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH2LEVEL_Pos          (2UL)                     /*!< CH2LEVEL (Bit 2)                                      */
#define PRS_SWLEVEL_CH2LEVEL_Msk          (0x4UL)                   /*!< CH2LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH3LEVEL_Pos          (3UL)                     /*!< CH3LEVEL (Bit 3)                                      */
#define PRS_SWLEVEL_CH3LEVEL_Msk          (0x8UL)                   /*!< CH3LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH4LEVEL_Pos          (4UL)                     /*!< CH4LEVEL (Bit 4)                                      */
#define PRS_SWLEVEL_CH4LEVEL_Msk          (0x10UL)                  /*!< CH4LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH5LEVEL_Pos          (5UL)                     /*!< CH5LEVEL (Bit 5)                                      */
#define PRS_SWLEVEL_CH5LEVEL_Msk          (0x20UL)                  /*!< CH5LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH6LEVEL_Pos          (6UL)                     /*!< CH6LEVEL (Bit 6)                                      */
#define PRS_SWLEVEL_CH6LEVEL_Msk          (0x40UL)                  /*!< CH6LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH7LEVEL_Pos          (7UL)                     /*!< CH7LEVEL (Bit 7)                                      */
#define PRS_SWLEVEL_CH7LEVEL_Msk          (0x80UL)                  /*!< CH7LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH8LEVEL_Pos          (8UL)                     /*!< CH8LEVEL (Bit 8)                                      */
#define PRS_SWLEVEL_CH8LEVEL_Msk          (0x100UL)                 /*!< CH8LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH9LEVEL_Pos          (9UL)                     /*!< CH9LEVEL (Bit 9)                                      */
#define PRS_SWLEVEL_CH9LEVEL_Msk          (0x200UL)                 /*!< CH9LEVEL (Bitfield-Mask: 0x01)                        */
#define PRS_SWLEVEL_CH10LEVEL_Pos         (10UL)                    /*!< CH10LEVEL (Bit 10)                                    */
#define PRS_SWLEVEL_CH10LEVEL_Msk         (0x400UL)                 /*!< CH10LEVEL (Bitfield-Mask: 0x01)                       */
#define PRS_SWLEVEL_CH11LEVEL_Pos         (11UL)                    /*!< CH11LEVEL (Bit 11)                                    */
#define PRS_SWLEVEL_CH11LEVEL_Msk         (0x800UL)                 /*!< CH11LEVEL (Bitfield-Mask: 0x01)                       */
/* =======================================================  ROUTEPEN  ======================================================== */
#define PRS_ROUTEPEN_CH0PEN_Pos           (0UL)                     /*!< CH0PEN (Bit 0)                                        */
#define PRS_ROUTEPEN_CH0PEN_Msk           (0x1UL)                   /*!< CH0PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH1PEN_Pos           (1UL)                     /*!< CH1PEN (Bit 1)                                        */
#define PRS_ROUTEPEN_CH1PEN_Msk           (0x2UL)                   /*!< CH1PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH2PEN_Pos           (2UL)                     /*!< CH2PEN (Bit 2)                                        */
#define PRS_ROUTEPEN_CH2PEN_Msk           (0x4UL)                   /*!< CH2PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH3PEN_Pos           (3UL)                     /*!< CH3PEN (Bit 3)                                        */
#define PRS_ROUTEPEN_CH3PEN_Msk           (0x8UL)                   /*!< CH3PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH4PEN_Pos           (4UL)                     /*!< CH4PEN (Bit 4)                                        */
#define PRS_ROUTEPEN_CH4PEN_Msk           (0x10UL)                  /*!< CH4PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH5PEN_Pos           (5UL)                     /*!< CH5PEN (Bit 5)                                        */
#define PRS_ROUTEPEN_CH5PEN_Msk           (0x20UL)                  /*!< CH5PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH6PEN_Pos           (6UL)                     /*!< CH6PEN (Bit 6)                                        */
#define PRS_ROUTEPEN_CH6PEN_Msk           (0x40UL)                  /*!< CH6PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH7PEN_Pos           (7UL)                     /*!< CH7PEN (Bit 7)                                        */
#define PRS_ROUTEPEN_CH7PEN_Msk           (0x80UL)                  /*!< CH7PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH8PEN_Pos           (8UL)                     /*!< CH8PEN (Bit 8)                                        */
#define PRS_ROUTEPEN_CH8PEN_Msk           (0x100UL)                 /*!< CH8PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH9PEN_Pos           (9UL)                     /*!< CH9PEN (Bit 9)                                        */
#define PRS_ROUTEPEN_CH9PEN_Msk           (0x200UL)                 /*!< CH9PEN (Bitfield-Mask: 0x01)                          */
#define PRS_ROUTEPEN_CH10PEN_Pos          (10UL)                    /*!< CH10PEN (Bit 10)                                      */
#define PRS_ROUTEPEN_CH10PEN_Msk          (0x400UL)                 /*!< CH10PEN (Bitfield-Mask: 0x01)                         */
#define PRS_ROUTEPEN_CH11PEN_Pos          (11UL)                    /*!< CH11PEN (Bit 11)                                      */
#define PRS_ROUTEPEN_CH11PEN_Msk          (0x800UL)                 /*!< CH11PEN (Bitfield-Mask: 0x01)                         */
/* =======================================================  ROUTELOC0  ======================================================= */
#define PRS_ROUTELOC0_CH0LOC_Pos          (0UL)                     /*!< CH0LOC (Bit 0)                                        */
#define PRS_ROUTELOC0_CH0LOC_Msk          (0x3fUL)                  /*!< CH0LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC0_CH1LOC_Pos          (8UL)                     /*!< CH1LOC (Bit 8)                                        */
#define PRS_ROUTELOC0_CH1LOC_Msk          (0x3f00UL)                /*!< CH1LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC0_CH2LOC_Pos          (16UL)                    /*!< CH2LOC (Bit 16)                                       */
#define PRS_ROUTELOC0_CH2LOC_Msk          (0x3f0000UL)              /*!< CH2LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC0_CH3LOC_Pos          (24UL)                    /*!< CH3LOC (Bit 24)                                       */
#define PRS_ROUTELOC0_CH3LOC_Msk          (0x3f000000UL)            /*!< CH3LOC (Bitfield-Mask: 0x3f)                          */
/* =======================================================  ROUTELOC1  ======================================================= */
#define PRS_ROUTELOC1_CH4LOC_Pos          (0UL)                     /*!< CH4LOC (Bit 0)                                        */
#define PRS_ROUTELOC1_CH4LOC_Msk          (0x3fUL)                  /*!< CH4LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC1_CH5LOC_Pos          (8UL)                     /*!< CH5LOC (Bit 8)                                        */
#define PRS_ROUTELOC1_CH5LOC_Msk          (0x3f00UL)                /*!< CH5LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC1_CH6LOC_Pos          (16UL)                    /*!< CH6LOC (Bit 16)                                       */
#define PRS_ROUTELOC1_CH6LOC_Msk          (0x3f0000UL)              /*!< CH6LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC1_CH7LOC_Pos          (24UL)                    /*!< CH7LOC (Bit 24)                                       */
#define PRS_ROUTELOC1_CH7LOC_Msk          (0x3f000000UL)            /*!< CH7LOC (Bitfield-Mask: 0x3f)                          */
/* =======================================================  ROUTELOC2  ======================================================= */
#define PRS_ROUTELOC2_CH8LOC_Pos          (0UL)                     /*!< CH8LOC (Bit 0)                                        */
#define PRS_ROUTELOC2_CH8LOC_Msk          (0x3fUL)                  /*!< CH8LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC2_CH9LOC_Pos          (8UL)                     /*!< CH9LOC (Bit 8)                                        */
#define PRS_ROUTELOC2_CH9LOC_Msk          (0x3f00UL)                /*!< CH9LOC (Bitfield-Mask: 0x3f)                          */
#define PRS_ROUTELOC2_CH10LOC_Pos         (16UL)                    /*!< CH10LOC (Bit 16)                                      */
#define PRS_ROUTELOC2_CH10LOC_Msk         (0x3f0000UL)              /*!< CH10LOC (Bitfield-Mask: 0x3f)                         */
#define PRS_ROUTELOC2_CH11LOC_Pos         (24UL)                    /*!< CH11LOC (Bit 24)                                      */
#define PRS_ROUTELOC2_CH11LOC_Msk         (0x3f000000UL)            /*!< CH11LOC (Bitfield-Mask: 0x3f)                         */
/* =========================================================  CTRL  ========================================================== */
#define PRS_CTRL_SEVONPRS_Pos             (0UL)                     /*!< SEVONPRS (Bit 0)                                      */
#define PRS_CTRL_SEVONPRS_Msk             (0x1UL)                   /*!< SEVONPRS (Bitfield-Mask: 0x01)                        */
#define PRS_CTRL_SEVONPRSSEL_Pos          (1UL)                     /*!< SEVONPRSSEL (Bit 1)                                   */
#define PRS_CTRL_SEVONPRSSEL_Msk          (0x1eUL)                  /*!< SEVONPRSSEL (Bitfield-Mask: 0x0f)                     */
/* ========================================================  DMAREQ0  ======================================================== */
#define PRS_DMAREQ0_PRSSEL_Pos            (6UL)                     /*!< PRSSEL (Bit 6)                                        */
#define PRS_DMAREQ0_PRSSEL_Msk            (0x3c0UL)                 /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
/* ========================================================  DMAREQ1  ======================================================== */
#define PRS_DMAREQ1_PRSSEL_Pos            (6UL)                     /*!< PRSSEL (Bit 6)                                        */
#define PRS_DMAREQ1_PRSSEL_Msk            (0x3c0UL)                 /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
/* =========================================================  PEEK  ========================================================== */
#define PRS_PEEK_CH0VAL_Pos               (0UL)                     /*!< CH0VAL (Bit 0)                                        */
#define PRS_PEEK_CH0VAL_Msk               (0x1UL)                   /*!< CH0VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH1VAL_Pos               (1UL)                     /*!< CH1VAL (Bit 1)                                        */
#define PRS_PEEK_CH1VAL_Msk               (0x2UL)                   /*!< CH1VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH2VAL_Pos               (2UL)                     /*!< CH2VAL (Bit 2)                                        */
#define PRS_PEEK_CH2VAL_Msk               (0x4UL)                   /*!< CH2VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH3VAL_Pos               (3UL)                     /*!< CH3VAL (Bit 3)                                        */
#define PRS_PEEK_CH3VAL_Msk               (0x8UL)                   /*!< CH3VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH4VAL_Pos               (4UL)                     /*!< CH4VAL (Bit 4)                                        */
#define PRS_PEEK_CH4VAL_Msk               (0x10UL)                  /*!< CH4VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH5VAL_Pos               (5UL)                     /*!< CH5VAL (Bit 5)                                        */
#define PRS_PEEK_CH5VAL_Msk               (0x20UL)                  /*!< CH5VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH6VAL_Pos               (6UL)                     /*!< CH6VAL (Bit 6)                                        */
#define PRS_PEEK_CH6VAL_Msk               (0x40UL)                  /*!< CH6VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH7VAL_Pos               (7UL)                     /*!< CH7VAL (Bit 7)                                        */
#define PRS_PEEK_CH7VAL_Msk               (0x80UL)                  /*!< CH7VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH8VAL_Pos               (8UL)                     /*!< CH8VAL (Bit 8)                                        */
#define PRS_PEEK_CH8VAL_Msk               (0x100UL)                 /*!< CH8VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH9VAL_Pos               (9UL)                     /*!< CH9VAL (Bit 9)                                        */
#define PRS_PEEK_CH9VAL_Msk               (0x200UL)                 /*!< CH9VAL (Bitfield-Mask: 0x01)                          */
#define PRS_PEEK_CH10VAL_Pos              (10UL)                    /*!< CH10VAL (Bit 10)                                      */
#define PRS_PEEK_CH10VAL_Msk              (0x400UL)                 /*!< CH10VAL (Bitfield-Mask: 0x01)                         */
#define PRS_PEEK_CH11VAL_Pos              (11UL)                    /*!< CH11VAL (Bit 11)                                      */
#define PRS_PEEK_CH11VAL_Msk              (0x800UL)                 /*!< CH11VAL (Bitfield-Mask: 0x01)                         */
/* =======================================================  CH0_CTRL  ======================================================== */
#define PRS_CH0_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH0_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH0_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH0_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH0_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH0_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH0_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH0_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH0_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH0_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH0_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH0_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH0_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH0_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH0_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH0_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH1_CTRL  ======================================================== */
#define PRS_CH1_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH1_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH1_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH1_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH1_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH1_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH1_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH1_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH1_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH1_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH1_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH1_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH1_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH1_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH1_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH1_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH2_CTRL  ======================================================== */
#define PRS_CH2_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH2_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH2_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH2_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH2_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH2_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH2_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH2_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH2_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH2_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH2_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH2_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH2_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH2_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH2_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH2_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH3_CTRL  ======================================================== */
#define PRS_CH3_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH3_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH3_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH3_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH3_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH3_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH3_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH3_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH3_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH3_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH3_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH3_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH3_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH3_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH3_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH3_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH4_CTRL  ======================================================== */
#define PRS_CH4_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH4_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH4_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH4_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH4_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH4_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH4_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH4_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH4_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH4_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH4_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH4_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH4_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH4_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH4_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH4_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH5_CTRL  ======================================================== */
#define PRS_CH5_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH5_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH5_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH5_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH5_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH5_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH5_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH5_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH5_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH5_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH5_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH5_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH5_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH5_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH5_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH5_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH6_CTRL  ======================================================== */
#define PRS_CH6_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH6_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH6_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH6_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH6_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH6_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH6_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH6_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH6_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH6_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH6_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH6_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH6_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH6_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH6_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH6_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH7_CTRL  ======================================================== */
#define PRS_CH7_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH7_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH7_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH7_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH7_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH7_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH7_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH7_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH7_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH7_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH7_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH7_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH7_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH7_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH7_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH7_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH8_CTRL  ======================================================== */
#define PRS_CH8_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH8_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH8_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH8_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH8_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH8_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH8_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH8_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH8_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH8_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH8_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH8_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH8_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH8_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH8_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH8_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH9_CTRL  ======================================================== */
#define PRS_CH9_CTRL_SIGSEL_Pos           (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH9_CTRL_SIGSEL_Msk           (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH9_CTRL_SOURCESEL_Pos        (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH9_CTRL_SOURCESEL_Msk        (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH9_CTRL_EDSEL_Pos            (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH9_CTRL_EDSEL_Msk            (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH9_CTRL_STRETCH_Pos          (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH9_CTRL_STRETCH_Msk          (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH9_CTRL_INV_Pos              (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH9_CTRL_INV_Msk              (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH9_CTRL_ORPREV_Pos           (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH9_CTRL_ORPREV_Msk           (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH9_CTRL_ANDNEXT_Pos          (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH9_CTRL_ANDNEXT_Msk          (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH9_CTRL_ASYNC_Pos            (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH9_CTRL_ASYNC_Msk            (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH10_CTRL  ======================================================= */
#define PRS_CH10_CTRL_SIGSEL_Pos          (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH10_CTRL_SIGSEL_Msk          (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH10_CTRL_SOURCESEL_Pos       (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH10_CTRL_SOURCESEL_Msk       (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH10_CTRL_EDSEL_Pos           (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH10_CTRL_EDSEL_Msk           (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH10_CTRL_STRETCH_Pos         (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH10_CTRL_STRETCH_Msk         (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH10_CTRL_INV_Pos             (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH10_CTRL_INV_Msk             (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH10_CTRL_ORPREV_Pos          (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH10_CTRL_ORPREV_Msk          (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH10_CTRL_ANDNEXT_Pos         (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH10_CTRL_ANDNEXT_Msk         (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH10_CTRL_ASYNC_Pos           (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH10_CTRL_ASYNC_Msk           (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */
/* =======================================================  CH11_CTRL  ======================================================= */
#define PRS_CH11_CTRL_SIGSEL_Pos          (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define PRS_CH11_CTRL_SIGSEL_Msk          (0x7UL)                   /*!< SIGSEL (Bitfield-Mask: 0x07)                          */
#define PRS_CH11_CTRL_SOURCESEL_Pos       (8UL)                     /*!< SOURCESEL (Bit 8)                                     */
#define PRS_CH11_CTRL_SOURCESEL_Msk       (0x7f00UL)                /*!< SOURCESEL (Bitfield-Mask: 0x7f)                       */
#define PRS_CH11_CTRL_EDSEL_Pos           (20UL)                    /*!< EDSEL (Bit 20)                                        */
#define PRS_CH11_CTRL_EDSEL_Msk           (0x300000UL)              /*!< EDSEL (Bitfield-Mask: 0x03)                           */
#define PRS_CH11_CTRL_STRETCH_Pos         (25UL)                    /*!< STRETCH (Bit 25)                                      */
#define PRS_CH11_CTRL_STRETCH_Msk         (0x2000000UL)             /*!< STRETCH (Bitfield-Mask: 0x01)                         */
#define PRS_CH11_CTRL_INV_Pos             (26UL)                    /*!< INV (Bit 26)                                          */
#define PRS_CH11_CTRL_INV_Msk             (0x4000000UL)             /*!< INV (Bitfield-Mask: 0x01)                             */
#define PRS_CH11_CTRL_ORPREV_Pos          (27UL)                    /*!< ORPREV (Bit 27)                                       */
#define PRS_CH11_CTRL_ORPREV_Msk          (0x8000000UL)             /*!< ORPREV (Bitfield-Mask: 0x01)                          */
#define PRS_CH11_CTRL_ANDNEXT_Pos         (28UL)                    /*!< ANDNEXT (Bit 28)                                      */
#define PRS_CH11_CTRL_ANDNEXT_Msk         (0x10000000UL)            /*!< ANDNEXT (Bitfield-Mask: 0x01)                         */
#define PRS_CH11_CTRL_ASYNC_Pos           (30UL)                    /*!< ASYNC (Bit 30)                                        */
#define PRS_CH11_CTRL_ASYNC_Msk           (0x40000000UL)            /*!< ASYNC (Bitfield-Mask: 0x01)                           */


/* =========================================================================================================================== */
/* ================                                           LDMA                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define LDMA_CTRL_SYNCPRSSETEN_Pos        (0UL)                     /*!< SYNCPRSSETEN (Bit 0)                                  */
#define LDMA_CTRL_SYNCPRSSETEN_Msk        (0xffUL)                  /*!< SYNCPRSSETEN (Bitfield-Mask: 0xff)                    */
#define LDMA_CTRL_SYNCPRSCLREN_Pos        (8UL)                     /*!< SYNCPRSCLREN (Bit 8)                                  */
#define LDMA_CTRL_SYNCPRSCLREN_Msk        (0xff00UL)                /*!< SYNCPRSCLREN (Bitfield-Mask: 0xff)                    */
#define LDMA_CTRL_NUMFIXED_Pos            (24UL)                    /*!< NUMFIXED (Bit 24)                                     */
#define LDMA_CTRL_NUMFIXED_Msk            (0x7000000UL)             /*!< NUMFIXED (Bitfield-Mask: 0x07)                        */
/* ========================================================  STATUS  ========================================================= */
#define LDMA_STATUS_ANYBUSY_Pos           (0UL)                     /*!< ANYBUSY (Bit 0)                                       */
#define LDMA_STATUS_ANYBUSY_Msk           (0x1UL)                   /*!< ANYBUSY (Bitfield-Mask: 0x01)                         */
#define LDMA_STATUS_ANYREQ_Pos            (1UL)                     /*!< ANYREQ (Bit 1)                                        */
#define LDMA_STATUS_ANYREQ_Msk            (0x2UL)                   /*!< ANYREQ (Bitfield-Mask: 0x01)                          */
#define LDMA_STATUS_CHGRANT_Pos           (3UL)                     /*!< CHGRANT (Bit 3)                                       */
#define LDMA_STATUS_CHGRANT_Msk           (0x38UL)                  /*!< CHGRANT (Bitfield-Mask: 0x07)                         */
#define LDMA_STATUS_CHERROR_Pos           (8UL)                     /*!< CHERROR (Bit 8)                                       */
#define LDMA_STATUS_CHERROR_Msk           (0x700UL)                 /*!< CHERROR (Bitfield-Mask: 0x07)                         */
#define LDMA_STATUS_FIFOLEVEL_Pos         (16UL)                    /*!< FIFOLEVEL (Bit 16)                                    */
#define LDMA_STATUS_FIFOLEVEL_Msk         (0x1f0000UL)              /*!< FIFOLEVEL (Bitfield-Mask: 0x1f)                       */
#define LDMA_STATUS_CHNUM_Pos             (24UL)                    /*!< CHNUM (Bit 24)                                        */
#define LDMA_STATUS_CHNUM_Msk             (0x1f000000UL)            /*!< CHNUM (Bitfield-Mask: 0x1f)                           */
/* =========================================================  SYNC  ========================================================== */
#define LDMA_SYNC_SYNCTRIG_Pos            (0UL)                     /*!< SYNCTRIG (Bit 0)                                      */
#define LDMA_SYNC_SYNCTRIG_Msk            (0xffUL)                  /*!< SYNCTRIG (Bitfield-Mask: 0xff)                        */
/* =========================================================  CHEN  ========================================================== */
#define LDMA_CHEN_CHEN_Pos                (0UL)                     /*!< CHEN (Bit 0)                                          */
#define LDMA_CHEN_CHEN_Msk                (0xffUL)                  /*!< CHEN (Bitfield-Mask: 0xff)                            */
/* ========================================================  CHBUSY  ========================================================= */
#define LDMA_CHBUSY_BUSY_Pos              (0UL)                     /*!< BUSY (Bit 0)                                          */
#define LDMA_CHBUSY_BUSY_Msk              (0xffUL)                  /*!< BUSY (Bitfield-Mask: 0xff)                            */
/* ========================================================  CHDONE  ========================================================= */
#define LDMA_CHDONE_CHDONE_Pos            (0UL)                     /*!< CHDONE (Bit 0)                                        */
#define LDMA_CHDONE_CHDONE_Msk            (0xffUL)                  /*!< CHDONE (Bitfield-Mask: 0xff)                          */
/* ========================================================  DBGHALT  ======================================================== */
#define LDMA_DBGHALT_DBGHALT_Pos          (0UL)                     /*!< DBGHALT (Bit 0)                                       */
#define LDMA_DBGHALT_DBGHALT_Msk          (0xffUL)                  /*!< DBGHALT (Bitfield-Mask: 0xff)                         */
/* =========================================================  SWREQ  ========================================================= */
#define LDMA_SWREQ_SWREQ_Pos              (0UL)                     /*!< SWREQ (Bit 0)                                         */
#define LDMA_SWREQ_SWREQ_Msk              (0xffUL)                  /*!< SWREQ (Bitfield-Mask: 0xff)                           */
/* ========================================================  REQDIS  ========================================================= */
#define LDMA_REQDIS_REQDIS_Pos            (0UL)                     /*!< REQDIS (Bit 0)                                        */
#define LDMA_REQDIS_REQDIS_Msk            (0xffUL)                  /*!< REQDIS (Bitfield-Mask: 0xff)                          */
/* ========================================================  REQPEND  ======================================================== */
#define LDMA_REQPEND_REQPEND_Pos          (0UL)                     /*!< REQPEND (Bit 0)                                       */
#define LDMA_REQPEND_REQPEND_Msk          (0xffUL)                  /*!< REQPEND (Bitfield-Mask: 0xff)                         */
/* =======================================================  LINKLOAD  ======================================================== */
#define LDMA_LINKLOAD_LINKLOAD_Pos        (0UL)                     /*!< LINKLOAD (Bit 0)                                      */
#define LDMA_LINKLOAD_LINKLOAD_Msk        (0xffUL)                  /*!< LINKLOAD (Bitfield-Mask: 0xff)                        */
/* =======================================================  REQCLEAR  ======================================================== */
#define LDMA_REQCLEAR_REQCLEAR_Pos        (0UL)                     /*!< REQCLEAR (Bit 0)                                      */
#define LDMA_REQCLEAR_REQCLEAR_Msk        (0xffUL)                  /*!< REQCLEAR (Bitfield-Mask: 0xff)                        */
/* ==========================================================  IF  =========================================================== */
#define LDMA_IF_DONE_Pos                  (0UL)                     /*!< DONE (Bit 0)                                          */
#define LDMA_IF_DONE_Msk                  (0xffUL)                  /*!< DONE (Bitfield-Mask: 0xff)                            */
#define LDMA_IF_ERROR_Pos                 (31UL)                    /*!< ERROR (Bit 31)                                        */
#define LDMA_IF_ERROR_Msk                 (0x80000000UL)            /*!< ERROR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFS  ========================================================== */
#define LDMA_IFS_DONE_Pos                 (0UL)                     /*!< DONE (Bit 0)                                          */
#define LDMA_IFS_DONE_Msk                 (0xffUL)                  /*!< DONE (Bitfield-Mask: 0xff)                            */
#define LDMA_IFS_ERROR_Pos                (31UL)                    /*!< ERROR (Bit 31)                                        */
#define LDMA_IFS_ERROR_Msk                (0x80000000UL)            /*!< ERROR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFC  ========================================================== */
#define LDMA_IFC_DONE_Pos                 (0UL)                     /*!< DONE (Bit 0)                                          */
#define LDMA_IFC_DONE_Msk                 (0xffUL)                  /*!< DONE (Bitfield-Mask: 0xff)                            */
#define LDMA_IFC_ERROR_Pos                (31UL)                    /*!< ERROR (Bit 31)                                        */
#define LDMA_IFC_ERROR_Msk                (0x80000000UL)            /*!< ERROR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IEN  ========================================================== */
#define LDMA_IEN_DONE_Pos                 (0UL)                     /*!< DONE (Bit 0)                                          */
#define LDMA_IEN_DONE_Msk                 (0xffUL)                  /*!< DONE (Bitfield-Mask: 0xff)                            */
#define LDMA_IEN_ERROR_Pos                (31UL)                    /*!< ERROR (Bit 31)                                        */
#define LDMA_IEN_ERROR_Msk                (0x80000000UL)            /*!< ERROR (Bitfield-Mask: 0x01)                           */
/* ======================================================  CH0_REQSEL  ======================================================= */
#define LDMA_CH0_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH0_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH0_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH0_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH0_CFG  ======================================================== */
#define LDMA_CH0_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH0_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH0_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH0_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH0_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH0_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH0_LOOP  ======================================================== */
#define LDMA_CH0_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH0_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH0_CTRL  ======================================================== */
#define LDMA_CH0_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH0_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH0_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH0_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH0_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH0_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH0_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH0_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH0_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH0_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH0_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH0_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH0_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH0_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH0_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH0_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH0_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH0_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH0_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH0_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH0_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH0_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH0_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH0_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH0_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH0_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH0_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH0_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH0_SRC  ======================================================== */
#define LDMA_CH0_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH0_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH0_DST  ======================================================== */
#define LDMA_CH0_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH0_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH0_LINK  ======================================================== */
#define LDMA_CH0_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH0_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH0_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH0_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH0_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH0_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH1_REQSEL  ======================================================= */
#define LDMA_CH1_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH1_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH1_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH1_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH1_CFG  ======================================================== */
#define LDMA_CH1_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH1_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH1_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH1_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH1_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH1_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH1_LOOP  ======================================================== */
#define LDMA_CH1_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH1_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH1_CTRL  ======================================================== */
#define LDMA_CH1_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH1_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH1_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH1_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH1_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH1_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH1_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH1_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH1_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH1_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH1_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH1_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH1_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH1_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH1_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH1_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH1_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH1_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH1_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH1_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH1_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH1_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH1_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH1_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH1_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH1_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH1_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH1_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH1_SRC  ======================================================== */
#define LDMA_CH1_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH1_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH1_DST  ======================================================== */
#define LDMA_CH1_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH1_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH1_LINK  ======================================================== */
#define LDMA_CH1_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH1_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH1_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH1_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH1_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH1_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH2_REQSEL  ======================================================= */
#define LDMA_CH2_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH2_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH2_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH2_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH2_CFG  ======================================================== */
#define LDMA_CH2_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH2_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH2_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH2_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH2_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH2_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH2_LOOP  ======================================================== */
#define LDMA_CH2_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH2_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH2_CTRL  ======================================================== */
#define LDMA_CH2_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH2_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH2_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH2_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH2_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH2_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH2_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH2_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH2_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH2_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH2_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH2_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH2_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH2_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH2_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH2_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH2_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH2_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH2_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH2_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH2_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH2_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH2_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH2_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH2_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH2_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH2_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH2_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH2_SRC  ======================================================== */
#define LDMA_CH2_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH2_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH2_DST  ======================================================== */
#define LDMA_CH2_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH2_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH2_LINK  ======================================================== */
#define LDMA_CH2_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH2_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH2_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH2_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH2_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH2_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH3_REQSEL  ======================================================= */
#define LDMA_CH3_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH3_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH3_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH3_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH3_CFG  ======================================================== */
#define LDMA_CH3_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH3_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH3_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH3_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH3_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH3_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH3_LOOP  ======================================================== */
#define LDMA_CH3_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH3_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH3_CTRL  ======================================================== */
#define LDMA_CH3_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH3_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH3_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH3_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH3_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH3_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH3_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH3_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH3_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH3_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH3_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH3_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH3_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH3_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH3_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH3_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH3_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH3_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH3_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH3_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH3_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH3_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH3_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH3_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH3_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH3_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH3_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH3_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH3_SRC  ======================================================== */
#define LDMA_CH3_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH3_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH3_DST  ======================================================== */
#define LDMA_CH3_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH3_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH3_LINK  ======================================================== */
#define LDMA_CH3_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH3_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH3_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH3_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH3_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH3_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH4_REQSEL  ======================================================= */
#define LDMA_CH4_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH4_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH4_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH4_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH4_CFG  ======================================================== */
#define LDMA_CH4_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH4_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH4_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH4_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH4_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH4_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH4_LOOP  ======================================================== */
#define LDMA_CH4_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH4_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH4_CTRL  ======================================================== */
#define LDMA_CH4_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH4_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH4_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH4_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH4_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH4_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH4_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH4_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH4_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH4_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH4_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH4_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH4_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH4_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH4_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH4_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH4_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH4_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH4_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH4_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH4_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH4_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH4_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH4_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH4_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH4_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH4_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH4_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH4_SRC  ======================================================== */
#define LDMA_CH4_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH4_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH4_DST  ======================================================== */
#define LDMA_CH4_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH4_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH4_LINK  ======================================================== */
#define LDMA_CH4_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH4_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH4_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH4_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH4_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH4_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH5_REQSEL  ======================================================= */
#define LDMA_CH5_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH5_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH5_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH5_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH5_CFG  ======================================================== */
#define LDMA_CH5_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH5_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH5_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH5_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH5_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH5_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH5_LOOP  ======================================================== */
#define LDMA_CH5_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH5_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH5_CTRL  ======================================================== */
#define LDMA_CH5_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH5_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH5_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH5_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH5_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH5_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH5_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH5_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH5_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH5_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH5_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH5_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH5_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH5_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH5_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH5_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH5_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH5_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH5_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH5_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH5_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH5_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH5_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH5_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH5_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH5_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH5_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH5_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH5_SRC  ======================================================== */
#define LDMA_CH5_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH5_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH5_DST  ======================================================== */
#define LDMA_CH5_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH5_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH5_LINK  ======================================================== */
#define LDMA_CH5_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH5_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH5_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH5_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH5_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH5_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH6_REQSEL  ======================================================= */
#define LDMA_CH6_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH6_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH6_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH6_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH6_CFG  ======================================================== */
#define LDMA_CH6_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH6_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH6_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH6_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH6_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH6_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH6_LOOP  ======================================================== */
#define LDMA_CH6_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH6_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH6_CTRL  ======================================================== */
#define LDMA_CH6_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH6_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH6_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH6_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH6_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH6_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH6_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH6_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH6_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH6_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH6_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH6_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH6_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH6_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH6_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH6_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH6_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH6_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH6_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH6_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH6_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH6_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH6_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH6_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH6_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH6_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH6_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH6_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH6_SRC  ======================================================== */
#define LDMA_CH6_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH6_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH6_DST  ======================================================== */
#define LDMA_CH6_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH6_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH6_LINK  ======================================================== */
#define LDMA_CH6_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH6_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH6_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH6_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH6_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH6_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */
/* ======================================================  CH7_REQSEL  ======================================================= */
#define LDMA_CH7_REQSEL_SIGSEL_Pos        (0UL)                     /*!< SIGSEL (Bit 0)                                        */
#define LDMA_CH7_REQSEL_SIGSEL_Msk        (0xfUL)                   /*!< SIGSEL (Bitfield-Mask: 0x0f)                          */
#define LDMA_CH7_REQSEL_SOURCESEL_Pos     (16UL)                    /*!< SOURCESEL (Bit 16)                                    */
#define LDMA_CH7_REQSEL_SOURCESEL_Msk     (0x3f0000UL)              /*!< SOURCESEL (Bitfield-Mask: 0x3f)                       */
/* ========================================================  CH7_CFG  ======================================================== */
#define LDMA_CH7_CFG_ARBSLOTS_Pos         (16UL)                    /*!< ARBSLOTS (Bit 16)                                     */
#define LDMA_CH7_CFG_ARBSLOTS_Msk         (0x30000UL)               /*!< ARBSLOTS (Bitfield-Mask: 0x03)                        */
#define LDMA_CH7_CFG_SRCINCSIGN_Pos       (20UL)                    /*!< SRCINCSIGN (Bit 20)                                   */
#define LDMA_CH7_CFG_SRCINCSIGN_Msk       (0x100000UL)              /*!< SRCINCSIGN (Bitfield-Mask: 0x01)                      */
#define LDMA_CH7_CFG_DSTINCSIGN_Pos       (21UL)                    /*!< DSTINCSIGN (Bit 21)                                   */
#define LDMA_CH7_CFG_DSTINCSIGN_Msk       (0x200000UL)              /*!< DSTINCSIGN (Bitfield-Mask: 0x01)                      */
/* =======================================================  CH7_LOOP  ======================================================== */
#define LDMA_CH7_LOOP_LOOPCNT_Pos         (0UL)                     /*!< LOOPCNT (Bit 0)                                       */
#define LDMA_CH7_LOOP_LOOPCNT_Msk         (0xffUL)                  /*!< LOOPCNT (Bitfield-Mask: 0xff)                         */
/* =======================================================  CH7_CTRL  ======================================================== */
#define LDMA_CH7_CTRL_STRUCTTYPE_Pos      (0UL)                     /*!< STRUCTTYPE (Bit 0)                                    */
#define LDMA_CH7_CTRL_STRUCTTYPE_Msk      (0x3UL)                   /*!< STRUCTTYPE (Bitfield-Mask: 0x03)                      */
#define LDMA_CH7_CTRL_STRUCTREQ_Pos       (3UL)                     /*!< STRUCTREQ (Bit 3)                                     */
#define LDMA_CH7_CTRL_STRUCTREQ_Msk       (0x8UL)                   /*!< STRUCTREQ (Bitfield-Mask: 0x01)                       */
#define LDMA_CH7_CTRL_XFERCNT_Pos         (4UL)                     /*!< XFERCNT (Bit 4)                                       */
#define LDMA_CH7_CTRL_XFERCNT_Msk         (0x7ff0UL)                /*!< XFERCNT (Bitfield-Mask: 0x7ff)                        */
#define LDMA_CH7_CTRL_BYTESWAP_Pos        (15UL)                    /*!< BYTESWAP (Bit 15)                                     */
#define LDMA_CH7_CTRL_BYTESWAP_Msk        (0x8000UL)                /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define LDMA_CH7_CTRL_BLOCKSIZE_Pos       (16UL)                    /*!< BLOCKSIZE (Bit 16)                                    */
#define LDMA_CH7_CTRL_BLOCKSIZE_Msk       (0xf0000UL)               /*!< BLOCKSIZE (Bitfield-Mask: 0x0f)                       */
#define LDMA_CH7_CTRL_DONEIFSEN_Pos       (20UL)                    /*!< DONEIFSEN (Bit 20)                                    */
#define LDMA_CH7_CTRL_DONEIFSEN_Msk       (0x100000UL)              /*!< DONEIFSEN (Bitfield-Mask: 0x01)                       */
#define LDMA_CH7_CTRL_REQMODE_Pos         (21UL)                    /*!< REQMODE (Bit 21)                                      */
#define LDMA_CH7_CTRL_REQMODE_Msk         (0x200000UL)              /*!< REQMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH7_CTRL_DECLOOPCNT_Pos      (22UL)                    /*!< DECLOOPCNT (Bit 22)                                   */
#define LDMA_CH7_CTRL_DECLOOPCNT_Msk      (0x400000UL)              /*!< DECLOOPCNT (Bitfield-Mask: 0x01)                      */
#define LDMA_CH7_CTRL_IGNORESREQ_Pos      (23UL)                    /*!< IGNORESREQ (Bit 23)                                   */
#define LDMA_CH7_CTRL_IGNORESREQ_Msk      (0x800000UL)              /*!< IGNORESREQ (Bitfield-Mask: 0x01)                      */
#define LDMA_CH7_CTRL_SRCINC_Pos          (24UL)                    /*!< SRCINC (Bit 24)                                       */
#define LDMA_CH7_CTRL_SRCINC_Msk          (0x3000000UL)             /*!< SRCINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH7_CTRL_SIZE_Pos            (26UL)                    /*!< SIZE (Bit 26)                                         */
#define LDMA_CH7_CTRL_SIZE_Msk            (0xc000000UL)             /*!< SIZE (Bitfield-Mask: 0x03)                            */
#define LDMA_CH7_CTRL_DSTINC_Pos          (28UL)                    /*!< DSTINC (Bit 28)                                       */
#define LDMA_CH7_CTRL_DSTINC_Msk          (0x30000000UL)            /*!< DSTINC (Bitfield-Mask: 0x03)                          */
#define LDMA_CH7_CTRL_SRCMODE_Pos         (30UL)                    /*!< SRCMODE (Bit 30)                                      */
#define LDMA_CH7_CTRL_SRCMODE_Msk         (0x40000000UL)            /*!< SRCMODE (Bitfield-Mask: 0x01)                         */
#define LDMA_CH7_CTRL_DSTMODE_Pos         (31UL)                    /*!< DSTMODE (Bit 31)                                      */
#define LDMA_CH7_CTRL_DSTMODE_Msk         (0x80000000UL)            /*!< DSTMODE (Bitfield-Mask: 0x01)                         */
/* ========================================================  CH7_SRC  ======================================================== */
#define LDMA_CH7_SRC_SRCADDR_Pos          (0UL)                     /*!< SRCADDR (Bit 0)                                       */
#define LDMA_CH7_SRC_SRCADDR_Msk          (0xffffffffUL)            /*!< SRCADDR (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  CH7_DST  ======================================================== */
#define LDMA_CH7_DST_DSTADDR_Pos          (0UL)                     /*!< DSTADDR (Bit 0)                                       */
#define LDMA_CH7_DST_DSTADDR_Msk          (0xffffffffUL)            /*!< DSTADDR (Bitfield-Mask: 0xffffffff)                   */
/* =======================================================  CH7_LINK  ======================================================== */
#define LDMA_CH7_LINK_LINKMODE_Pos        (0UL)                     /*!< LINKMODE (Bit 0)                                      */
#define LDMA_CH7_LINK_LINKMODE_Msk        (0x1UL)                   /*!< LINKMODE (Bitfield-Mask: 0x01)                        */
#define LDMA_CH7_LINK_LINK_Pos            (1UL)                     /*!< LINK (Bit 1)                                          */
#define LDMA_CH7_LINK_LINK_Msk            (0x2UL)                   /*!< LINK (Bitfield-Mask: 0x01)                            */
#define LDMA_CH7_LINK_LINKADDR_Pos        (2UL)                     /*!< LINKADDR (Bit 2)                                      */
#define LDMA_CH7_LINK_LINKADDR_Msk        (0xfffffffcUL)            /*!< LINKADDR (Bitfield-Mask: 0x3fffffff)                  */


/* =========================================================================================================================== */
/* ================                                           FPUEH                                           ================ */
/* =========================================================================================================================== */

/* ==========================================================  IF  =========================================================== */
#define FPUEH_IF_FPIOC_Pos                (0UL)                     /*!< FPIOC (Bit 0)                                         */
#define FPUEH_IF_FPIOC_Msk                (0x1UL)                   /*!< FPIOC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IF_FPDZC_Pos                (1UL)                     /*!< FPDZC (Bit 1)                                         */
#define FPUEH_IF_FPDZC_Msk                (0x2UL)                   /*!< FPDZC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IF_FPUFC_Pos                (2UL)                     /*!< FPUFC (Bit 2)                                         */
#define FPUEH_IF_FPUFC_Msk                (0x4UL)                   /*!< FPUFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IF_FPOFC_Pos                (3UL)                     /*!< FPOFC (Bit 3)                                         */
#define FPUEH_IF_FPOFC_Msk                (0x8UL)                   /*!< FPOFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IF_FPIDC_Pos                (4UL)                     /*!< FPIDC (Bit 4)                                         */
#define FPUEH_IF_FPIDC_Msk                (0x10UL)                  /*!< FPIDC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IF_FPIXC_Pos                (5UL)                     /*!< FPIXC (Bit 5)                                         */
#define FPUEH_IF_FPIXC_Msk                (0x20UL)                  /*!< FPIXC (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFS  ========================================================== */
#define FPUEH_IFS_FPIOC_Pos               (0UL)                     /*!< FPIOC (Bit 0)                                         */
#define FPUEH_IFS_FPIOC_Msk               (0x1UL)                   /*!< FPIOC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFS_FPDZC_Pos               (1UL)                     /*!< FPDZC (Bit 1)                                         */
#define FPUEH_IFS_FPDZC_Msk               (0x2UL)                   /*!< FPDZC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFS_FPUFC_Pos               (2UL)                     /*!< FPUFC (Bit 2)                                         */
#define FPUEH_IFS_FPUFC_Msk               (0x4UL)                   /*!< FPUFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFS_FPOFC_Pos               (3UL)                     /*!< FPOFC (Bit 3)                                         */
#define FPUEH_IFS_FPOFC_Msk               (0x8UL)                   /*!< FPOFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFS_FPIDC_Pos               (4UL)                     /*!< FPIDC (Bit 4)                                         */
#define FPUEH_IFS_FPIDC_Msk               (0x10UL)                  /*!< FPIDC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFS_FPIXC_Pos               (5UL)                     /*!< FPIXC (Bit 5)                                         */
#define FPUEH_IFS_FPIXC_Msk               (0x20UL)                  /*!< FPIXC (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFC  ========================================================== */
#define FPUEH_IFC_FPIOC_Pos               (0UL)                     /*!< FPIOC (Bit 0)                                         */
#define FPUEH_IFC_FPIOC_Msk               (0x1UL)                   /*!< FPIOC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFC_FPDZC_Pos               (1UL)                     /*!< FPDZC (Bit 1)                                         */
#define FPUEH_IFC_FPDZC_Msk               (0x2UL)                   /*!< FPDZC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFC_FPUFC_Pos               (2UL)                     /*!< FPUFC (Bit 2)                                         */
#define FPUEH_IFC_FPUFC_Msk               (0x4UL)                   /*!< FPUFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFC_FPOFC_Pos               (3UL)                     /*!< FPOFC (Bit 3)                                         */
#define FPUEH_IFC_FPOFC_Msk               (0x8UL)                   /*!< FPOFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFC_FPIDC_Pos               (4UL)                     /*!< FPIDC (Bit 4)                                         */
#define FPUEH_IFC_FPIDC_Msk               (0x10UL)                  /*!< FPIDC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IFC_FPIXC_Pos               (5UL)                     /*!< FPIXC (Bit 5)                                         */
#define FPUEH_IFC_FPIXC_Msk               (0x20UL)                  /*!< FPIXC (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IEN  ========================================================== */
#define FPUEH_IEN_FPIOC_Pos               (0UL)                     /*!< FPIOC (Bit 0)                                         */
#define FPUEH_IEN_FPIOC_Msk               (0x1UL)                   /*!< FPIOC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IEN_FPDZC_Pos               (1UL)                     /*!< FPDZC (Bit 1)                                         */
#define FPUEH_IEN_FPDZC_Msk               (0x2UL)                   /*!< FPDZC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IEN_FPUFC_Pos               (2UL)                     /*!< FPUFC (Bit 2)                                         */
#define FPUEH_IEN_FPUFC_Msk               (0x4UL)                   /*!< FPUFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IEN_FPOFC_Pos               (3UL)                     /*!< FPOFC (Bit 3)                                         */
#define FPUEH_IEN_FPOFC_Msk               (0x8UL)                   /*!< FPOFC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IEN_FPIDC_Pos               (4UL)                     /*!< FPIDC (Bit 4)                                         */
#define FPUEH_IEN_FPIDC_Msk               (0x10UL)                  /*!< FPIDC (Bitfield-Mask: 0x01)                           */
#define FPUEH_IEN_FPIXC_Pos               (5UL)                     /*!< FPIXC (Bit 5)                                         */
#define FPUEH_IEN_FPIXC_Msk               (0x20UL)                  /*!< FPIXC (Bitfield-Mask: 0x01)                           */


/* =========================================================================================================================== */
/* ================                                           GPCRC                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define GPCRC_CTRL_EN_Pos                 (0UL)                     /*!< EN (Bit 0)                                            */
#define GPCRC_CTRL_EN_Msk                 (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define GPCRC_CTRL_POLYSEL_Pos            (4UL)                     /*!< POLYSEL (Bit 4)                                       */
#define GPCRC_CTRL_POLYSEL_Msk            (0x10UL)                  /*!< POLYSEL (Bitfield-Mask: 0x01)                         */
#define GPCRC_CTRL_BYTEMODE_Pos           (8UL)                     /*!< BYTEMODE (Bit 8)                                      */
#define GPCRC_CTRL_BYTEMODE_Msk           (0x100UL)                 /*!< BYTEMODE (Bitfield-Mask: 0x01)                        */
#define GPCRC_CTRL_BITREVERSE_Pos         (9UL)                     /*!< BITREVERSE (Bit 9)                                    */
#define GPCRC_CTRL_BITREVERSE_Msk         (0x200UL)                 /*!< BITREVERSE (Bitfield-Mask: 0x01)                      */
#define GPCRC_CTRL_BYTEREVERSE_Pos        (10UL)                    /*!< BYTEREVERSE (Bit 10)                                  */
#define GPCRC_CTRL_BYTEREVERSE_Msk        (0x400UL)                 /*!< BYTEREVERSE (Bitfield-Mask: 0x01)                     */
#define GPCRC_CTRL_AUTOINIT_Pos           (13UL)                    /*!< AUTOINIT (Bit 13)                                     */
#define GPCRC_CTRL_AUTOINIT_Msk           (0x2000UL)                /*!< AUTOINIT (Bitfield-Mask: 0x01)                        */
/* ==========================================================  CMD  ========================================================== */
#define GPCRC_CMD_INIT_Pos                (0UL)                     /*!< INIT (Bit 0)                                          */
#define GPCRC_CMD_INIT_Msk                (0x1UL)                   /*!< INIT (Bitfield-Mask: 0x01)                            */
/* =========================================================  INIT  ========================================================== */
#define GPCRC_INIT_INIT_Pos               (0UL)                     /*!< INIT (Bit 0)                                          */
#define GPCRC_INIT_INIT_Msk               (0xffffffffUL)            /*!< INIT (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  POLY  ========================================================== */
#define GPCRC_POLY_POLY_Pos               (0UL)                     /*!< POLY (Bit 0)                                          */
#define GPCRC_POLY_POLY_Msk               (0xffffUL)                /*!< POLY (Bitfield-Mask: 0xffff)                          */
/* =======================================================  INPUTDATA  ======================================================= */
#define GPCRC_INPUTDATA_INPUTDATA_Pos     (0UL)                     /*!< INPUTDATA (Bit 0)                                     */
#define GPCRC_INPUTDATA_INPUTDATA_Msk     (0xffffffffUL)            /*!< INPUTDATA (Bitfield-Mask: 0xffffffff)                 */
/* ====================================================  INPUTDATAHWORD  ===================================================== */
#define GPCRC_INPUTDATAHWORD_INPUTDATAHWORD_Pos (0UL)               /*!< INPUTDATAHWORD (Bit 0)                                */
#define GPCRC_INPUTDATAHWORD_INPUTDATAHWORD_Msk (0xffffUL)          /*!< INPUTDATAHWORD (Bitfield-Mask: 0xffff)                */
/* =====================================================  INPUTDATABYTE  ===================================================== */
#define GPCRC_INPUTDATABYTE_INPUTDATABYTE_Pos (0UL)                 /*!< INPUTDATABYTE (Bit 0)                                 */
#define GPCRC_INPUTDATABYTE_INPUTDATABYTE_Msk (0xffUL)              /*!< INPUTDATABYTE (Bitfield-Mask: 0xff)                   */
/* =========================================================  DATA  ========================================================== */
#define GPCRC_DATA_DATA_Pos               (0UL)                     /*!< DATA (Bit 0)                                          */
#define GPCRC_DATA_DATA_Msk               (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* ========================================================  DATAREV  ======================================================== */
#define GPCRC_DATAREV_DATAREV_Pos         (0UL)                     /*!< DATAREV (Bit 0)                                       */
#define GPCRC_DATAREV_DATAREV_Msk         (0xffffffffUL)            /*!< DATAREV (Bitfield-Mask: 0xffffffff)                   */
/* ======================================================  DATABYTEREV  ====================================================== */
#define GPCRC_DATABYTEREV_DATABYTEREV_Pos (0UL)                     /*!< DATABYTEREV (Bit 0)                                   */
#define GPCRC_DATABYTEREV_DATABYTEREV_Msk (0xffffffffUL)            /*!< DATABYTEREV (Bitfield-Mask: 0xffffffff)               */


/* =========================================================================================================================== */
/* ================                                          TIMER0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define TIMER0_CTRL_MODE_Pos              (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER0_CTRL_MODE_Msk              (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER0_CTRL_SYNC_Pos              (3UL)                     /*!< SYNC (Bit 3)                                          */
#define TIMER0_CTRL_SYNC_Msk              (0x8UL)                   /*!< SYNC (Bitfield-Mask: 0x01)                            */
#define TIMER0_CTRL_OSMEN_Pos             (4UL)                     /*!< OSMEN (Bit 4)                                         */
#define TIMER0_CTRL_OSMEN_Msk             (0x10UL)                  /*!< OSMEN (Bitfield-Mask: 0x01)                           */
#define TIMER0_CTRL_QDM_Pos               (5UL)                     /*!< QDM (Bit 5)                                           */
#define TIMER0_CTRL_QDM_Msk               (0x20UL)                  /*!< QDM (Bitfield-Mask: 0x01)                             */
#define TIMER0_CTRL_DEBUGRUN_Pos          (6UL)                     /*!< DEBUGRUN (Bit 6)                                      */
#define TIMER0_CTRL_DEBUGRUN_Msk          (0x40UL)                  /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
#define TIMER0_CTRL_DMACLRACT_Pos         (7UL)                     /*!< DMACLRACT (Bit 7)                                     */
#define TIMER0_CTRL_DMACLRACT_Msk         (0x80UL)                  /*!< DMACLRACT (Bitfield-Mask: 0x01)                       */
#define TIMER0_CTRL_RISEA_Pos             (8UL)                     /*!< RISEA (Bit 8)                                         */
#define TIMER0_CTRL_RISEA_Msk             (0x300UL)                 /*!< RISEA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CTRL_FALLA_Pos             (10UL)                    /*!< FALLA (Bit 10)                                        */
#define TIMER0_CTRL_FALLA_Msk             (0xc00UL)                 /*!< FALLA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CTRL_X2CNT_Pos             (13UL)                    /*!< X2CNT (Bit 13)                                        */
#define TIMER0_CTRL_X2CNT_Msk             (0x2000UL)                /*!< X2CNT (Bitfield-Mask: 0x01)                           */
#define TIMER0_CTRL_CLKSEL_Pos            (16UL)                    /*!< CLKSEL (Bit 16)                                       */
#define TIMER0_CTRL_CLKSEL_Msk            (0x30000UL)               /*!< CLKSEL (Bitfield-Mask: 0x03)                          */
#define TIMER0_CTRL_PRESC_Pos             (24UL)                    /*!< PRESC (Bit 24)                                        */
#define TIMER0_CTRL_PRESC_Msk             (0xf000000UL)             /*!< PRESC (Bitfield-Mask: 0x0f)                           */
#define TIMER0_CTRL_ATI_Pos               (28UL)                    /*!< ATI (Bit 28)                                          */
#define TIMER0_CTRL_ATI_Msk               (0x10000000UL)            /*!< ATI (Bitfield-Mask: 0x01)                             */
#define TIMER0_CTRL_RSSCOIST_Pos          (29UL)                    /*!< RSSCOIST (Bit 29)                                     */
#define TIMER0_CTRL_RSSCOIST_Msk          (0x20000000UL)            /*!< RSSCOIST (Bitfield-Mask: 0x01)                        */
/* ==========================================================  CMD  ========================================================== */
#define TIMER0_CMD_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define TIMER0_CMD_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define TIMER0_CMD_STOP_Pos               (1UL)                     /*!< STOP (Bit 1)                                          */
#define TIMER0_CMD_STOP_Msk               (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define TIMER0_STATUS_RUNNING_Pos         (0UL)                     /*!< RUNNING (Bit 0)                                       */
#define TIMER0_STATUS_RUNNING_Msk         (0x1UL)                   /*!< RUNNING (Bitfield-Mask: 0x01)                         */
#define TIMER0_STATUS_DIR_Pos             (1UL)                     /*!< DIR (Bit 1)                                           */
#define TIMER0_STATUS_DIR_Msk             (0x2UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TIMER0_STATUS_TOPBV_Pos           (2UL)                     /*!< TOPBV (Bit 2)                                         */
#define TIMER0_STATUS_TOPBV_Msk           (0x4UL)                   /*!< TOPBV (Bitfield-Mask: 0x01)                           */
#define TIMER0_STATUS_CCVBV0_Pos          (8UL)                     /*!< CCVBV0 (Bit 8)                                        */
#define TIMER0_STATUS_CCVBV0_Msk          (0x100UL)                 /*!< CCVBV0 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_CCVBV1_Pos          (9UL)                     /*!< CCVBV1 (Bit 9)                                        */
#define TIMER0_STATUS_CCVBV1_Msk          (0x200UL)                 /*!< CCVBV1 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_CCVBV2_Pos          (10UL)                    /*!< CCVBV2 (Bit 10)                                       */
#define TIMER0_STATUS_CCVBV2_Msk          (0x400UL)                 /*!< CCVBV2 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_CCVBV3_Pos          (11UL)                    /*!< CCVBV3 (Bit 11)                                       */
#define TIMER0_STATUS_CCVBV3_Msk          (0x800UL)                 /*!< CCVBV3 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_ICV0_Pos            (16UL)                    /*!< ICV0 (Bit 16)                                         */
#define TIMER0_STATUS_ICV0_Msk            (0x10000UL)               /*!< ICV0 (Bitfield-Mask: 0x01)                            */
#define TIMER0_STATUS_ICV1_Pos            (17UL)                    /*!< ICV1 (Bit 17)                                         */
#define TIMER0_STATUS_ICV1_Msk            (0x20000UL)               /*!< ICV1 (Bitfield-Mask: 0x01)                            */
#define TIMER0_STATUS_ICV2_Pos            (18UL)                    /*!< ICV2 (Bit 18)                                         */
#define TIMER0_STATUS_ICV2_Msk            (0x40000UL)               /*!< ICV2 (Bitfield-Mask: 0x01)                            */
#define TIMER0_STATUS_ICV3_Pos            (19UL)                    /*!< ICV3 (Bit 19)                                         */
#define TIMER0_STATUS_ICV3_Msk            (0x80000UL)               /*!< ICV3 (Bitfield-Mask: 0x01)                            */
#define TIMER0_STATUS_CCPOL0_Pos          (24UL)                    /*!< CCPOL0 (Bit 24)                                       */
#define TIMER0_STATUS_CCPOL0_Msk          (0x1000000UL)             /*!< CCPOL0 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_CCPOL1_Pos          (25UL)                    /*!< CCPOL1 (Bit 25)                                       */
#define TIMER0_STATUS_CCPOL1_Msk          (0x2000000UL)             /*!< CCPOL1 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_CCPOL2_Pos          (26UL)                    /*!< CCPOL2 (Bit 26)                                       */
#define TIMER0_STATUS_CCPOL2_Msk          (0x4000000UL)             /*!< CCPOL2 (Bitfield-Mask: 0x01)                          */
#define TIMER0_STATUS_CCPOL3_Pos          (27UL)                    /*!< CCPOL3 (Bit 27)                                       */
#define TIMER0_STATUS_CCPOL3_Msk          (0x8000000UL)             /*!< CCPOL3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IF  =========================================================== */
#define TIMER0_IF_OF_Pos                  (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER0_IF_OF_Msk                  (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IF_UF_Pos                  (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER0_IF_UF_Msk                  (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IF_DIRCHG_Pos              (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER0_IF_DIRCHG_Msk              (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER0_IF_CC0_Pos                 (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER0_IF_CC0_Msk                 (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IF_CC1_Pos                 (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER0_IF_CC1_Msk                 (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IF_CC2_Pos                 (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER0_IF_CC2_Msk                 (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IF_CC3_Pos                 (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER0_IF_CC3_Msk                 (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IF_ICBOF0_Pos              (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER0_IF_ICBOF0_Msk              (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IF_ICBOF1_Pos              (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER0_IF_ICBOF1_Msk              (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IF_ICBOF2_Pos              (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER0_IF_ICBOF2_Msk              (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IF_ICBOF3_Pos              (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER0_IF_ICBOF3_Msk              (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFS  ========================================================== */
#define TIMER0_IFS_OF_Pos                 (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER0_IFS_OF_Msk                 (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IFS_UF_Pos                 (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER0_IFS_UF_Msk                 (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IFS_DIRCHG_Pos             (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER0_IFS_DIRCHG_Msk             (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFS_CC0_Pos                (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER0_IFS_CC0_Msk                (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFS_CC1_Pos                (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER0_IFS_CC1_Msk                (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFS_CC2_Pos                (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER0_IFS_CC2_Msk                (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFS_CC3_Pos                (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER0_IFS_CC3_Msk                (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFS_ICBOF0_Pos             (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER0_IFS_ICBOF0_Msk             (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFS_ICBOF1_Pos             (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER0_IFS_ICBOF1_Msk             (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFS_ICBOF2_Pos             (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER0_IFS_ICBOF2_Msk             (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFS_ICBOF3_Pos             (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER0_IFS_ICBOF3_Msk             (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFC  ========================================================== */
#define TIMER0_IFC_OF_Pos                 (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER0_IFC_OF_Msk                 (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IFC_UF_Pos                 (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER0_IFC_UF_Msk                 (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IFC_DIRCHG_Pos             (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER0_IFC_DIRCHG_Msk             (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFC_CC0_Pos                (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER0_IFC_CC0_Msk                (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFC_CC1_Pos                (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER0_IFC_CC1_Msk                (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFC_CC2_Pos                (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER0_IFC_CC2_Msk                (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFC_CC3_Pos                (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER0_IFC_CC3_Msk                (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IFC_ICBOF0_Pos             (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER0_IFC_ICBOF0_Msk             (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFC_ICBOF1_Pos             (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER0_IFC_ICBOF1_Msk             (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFC_ICBOF2_Pos             (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER0_IFC_ICBOF2_Msk             (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IFC_ICBOF3_Pos             (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER0_IFC_ICBOF3_Msk             (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IEN  ========================================================== */
#define TIMER0_IEN_OF_Pos                 (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER0_IEN_OF_Msk                 (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IEN_UF_Pos                 (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER0_IEN_UF_Msk                 (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER0_IEN_DIRCHG_Pos             (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER0_IEN_DIRCHG_Msk             (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER0_IEN_CC0_Pos                (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER0_IEN_CC0_Msk                (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IEN_CC1_Pos                (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER0_IEN_CC1_Msk                (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IEN_CC2_Pos                (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER0_IEN_CC2_Msk                (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IEN_CC3_Pos                (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER0_IEN_CC3_Msk                (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER0_IEN_ICBOF0_Pos             (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER0_IEN_ICBOF0_Msk             (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IEN_ICBOF1_Pos             (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER0_IEN_ICBOF1_Msk             (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IEN_ICBOF2_Pos             (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER0_IEN_ICBOF2_Msk             (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER0_IEN_ICBOF3_Pos             (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER0_IEN_ICBOF3_Msk             (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  TOP  ========================================================== */
#define TIMER0_TOP_TOP_Pos                (0UL)                     /*!< TOP (Bit 0)                                           */
#define TIMER0_TOP_TOP_Msk                (0xffffUL)                /*!< TOP (Bitfield-Mask: 0xffff)                           */
/* =========================================================  TOPB  ========================================================== */
#define TIMER0_TOPB_TOPB_Pos              (0UL)                     /*!< TOPB (Bit 0)                                          */
#define TIMER0_TOPB_TOPB_Msk              (0xffffUL)                /*!< TOPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CNT  ========================================================== */
#define TIMER0_CNT_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TIMER0_CNT_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  LOCK  ========================================================== */
#define TIMER0_LOCK_TIMERLOCKKEY_Pos      (0UL)                     /*!< TIMERLOCKKEY (Bit 0)                                  */
#define TIMER0_LOCK_TIMERLOCKKEY_Msk      (0xffffUL)                /*!< TIMERLOCKKEY (Bitfield-Mask: 0xffff)                  */
/* =======================================================  ROUTEPEN  ======================================================== */
#define TIMER0_ROUTEPEN_CC0PEN_Pos        (0UL)                     /*!< CC0PEN (Bit 0)                                        */
#define TIMER0_ROUTEPEN_CC0PEN_Msk        (0x1UL)                   /*!< CC0PEN (Bitfield-Mask: 0x01)                          */
#define TIMER0_ROUTEPEN_CC1PEN_Pos        (1UL)                     /*!< CC1PEN (Bit 1)                                        */
#define TIMER0_ROUTEPEN_CC1PEN_Msk        (0x2UL)                   /*!< CC1PEN (Bitfield-Mask: 0x01)                          */
#define TIMER0_ROUTEPEN_CC2PEN_Pos        (2UL)                     /*!< CC2PEN (Bit 2)                                        */
#define TIMER0_ROUTEPEN_CC2PEN_Msk        (0x4UL)                   /*!< CC2PEN (Bitfield-Mask: 0x01)                          */
#define TIMER0_ROUTEPEN_CC3PEN_Pos        (3UL)                     /*!< CC3PEN (Bit 3)                                        */
#define TIMER0_ROUTEPEN_CC3PEN_Msk        (0x8UL)                   /*!< CC3PEN (Bitfield-Mask: 0x01)                          */
#define TIMER0_ROUTEPEN_CDTI0PEN_Pos      (8UL)                     /*!< CDTI0PEN (Bit 8)                                      */
#define TIMER0_ROUTEPEN_CDTI0PEN_Msk      (0x100UL)                 /*!< CDTI0PEN (Bitfield-Mask: 0x01)                        */
#define TIMER0_ROUTEPEN_CDTI1PEN_Pos      (9UL)                     /*!< CDTI1PEN (Bit 9)                                      */
#define TIMER0_ROUTEPEN_CDTI1PEN_Msk      (0x200UL)                 /*!< CDTI1PEN (Bitfield-Mask: 0x01)                        */
#define TIMER0_ROUTEPEN_CDTI2PEN_Pos      (10UL)                    /*!< CDTI2PEN (Bit 10)                                     */
#define TIMER0_ROUTEPEN_CDTI2PEN_Msk      (0x400UL)                 /*!< CDTI2PEN (Bitfield-Mask: 0x01)                        */
/* =======================================================  ROUTELOC0  ======================================================= */
#define TIMER0_ROUTELOC0_CC0LOC_Pos       (0UL)                     /*!< CC0LOC (Bit 0)                                        */
#define TIMER0_ROUTELOC0_CC0LOC_Msk       (0x3fUL)                  /*!< CC0LOC (Bitfield-Mask: 0x3f)                          */
#define TIMER0_ROUTELOC0_CC1LOC_Pos       (8UL)                     /*!< CC1LOC (Bit 8)                                        */
#define TIMER0_ROUTELOC0_CC1LOC_Msk       (0x3f00UL)                /*!< CC1LOC (Bitfield-Mask: 0x3f)                          */
#define TIMER0_ROUTELOC0_CC2LOC_Pos       (16UL)                    /*!< CC2LOC (Bit 16)                                       */
#define TIMER0_ROUTELOC0_CC2LOC_Msk       (0x3f0000UL)              /*!< CC2LOC (Bitfield-Mask: 0x3f)                          */
#define TIMER0_ROUTELOC0_CC3LOC_Pos       (24UL)                    /*!< CC3LOC (Bit 24)                                       */
#define TIMER0_ROUTELOC0_CC3LOC_Msk       (0x3f000000UL)            /*!< CC3LOC (Bitfield-Mask: 0x3f)                          */
/* =======================================================  ROUTELOC2  ======================================================= */
#define TIMER0_ROUTELOC2_CDTI0LOC_Pos     (0UL)                     /*!< CDTI0LOC (Bit 0)                                      */
#define TIMER0_ROUTELOC2_CDTI0LOC_Msk     (0x3fUL)                  /*!< CDTI0LOC (Bitfield-Mask: 0x3f)                        */
#define TIMER0_ROUTELOC2_CDTI1LOC_Pos     (8UL)                     /*!< CDTI1LOC (Bit 8)                                      */
#define TIMER0_ROUTELOC2_CDTI1LOC_Msk     (0x3f00UL)                /*!< CDTI1LOC (Bitfield-Mask: 0x3f)                        */
#define TIMER0_ROUTELOC2_CDTI2LOC_Pos     (16UL)                    /*!< CDTI2LOC (Bit 16)                                     */
#define TIMER0_ROUTELOC2_CDTI2LOC_Msk     (0x3f0000UL)              /*!< CDTI2LOC (Bitfield-Mask: 0x3f)                        */
/* =======================================================  CC0_CTRL  ======================================================== */
#define TIMER0_CC0_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER0_CC0_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC0_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER0_CC0_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER0_CC0_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER0_CC0_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC0_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER0_CC0_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC0_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER0_CC0_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC0_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER0_CC0_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC0_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER0_CC0_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER0_CC0_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER0_CC0_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER0_CC0_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER0_CC0_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER0_CC0_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER0_CC0_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER0_CC0_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER0_CC0_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC0_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER0_CC0_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC0_CCV  ======================================================== */
#define TIMER0_CC0_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER0_CC0_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC0_CCVP  ======================================================== */
#define TIMER0_CC0_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER0_CC0_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC0_CCVB  ======================================================== */
#define TIMER0_CC0_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER0_CC0_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC1_CTRL  ======================================================== */
#define TIMER0_CC1_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER0_CC1_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC1_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER0_CC1_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER0_CC1_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER0_CC1_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC1_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER0_CC1_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC1_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER0_CC1_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC1_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER0_CC1_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC1_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER0_CC1_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER0_CC1_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER0_CC1_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER0_CC1_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER0_CC1_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER0_CC1_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER0_CC1_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER0_CC1_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER0_CC1_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC1_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER0_CC1_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC1_CCV  ======================================================== */
#define TIMER0_CC1_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER0_CC1_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC1_CCVP  ======================================================== */
#define TIMER0_CC1_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER0_CC1_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC1_CCVB  ======================================================== */
#define TIMER0_CC1_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER0_CC1_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC2_CTRL  ======================================================== */
#define TIMER0_CC2_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER0_CC2_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC2_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER0_CC2_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER0_CC2_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER0_CC2_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC2_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER0_CC2_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC2_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER0_CC2_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC2_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER0_CC2_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC2_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER0_CC2_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER0_CC2_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER0_CC2_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER0_CC2_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER0_CC2_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER0_CC2_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER0_CC2_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER0_CC2_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER0_CC2_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC2_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER0_CC2_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC2_CCV  ======================================================== */
#define TIMER0_CC2_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER0_CC2_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC2_CCVP  ======================================================== */
#define TIMER0_CC2_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER0_CC2_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC2_CCVB  ======================================================== */
#define TIMER0_CC2_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER0_CC2_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC3_CTRL  ======================================================== */
#define TIMER0_CC3_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER0_CC3_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC3_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER0_CC3_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER0_CC3_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER0_CC3_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC3_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER0_CC3_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER0_CC3_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER0_CC3_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC3_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER0_CC3_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER0_CC3_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER0_CC3_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER0_CC3_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER0_CC3_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER0_CC3_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER0_CC3_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER0_CC3_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER0_CC3_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER0_CC3_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER0_CC3_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER0_CC3_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER0_CC3_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC3_CCV  ======================================================== */
#define TIMER0_CC3_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER0_CC3_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC3_CCVP  ======================================================== */
#define TIMER0_CC3_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER0_CC3_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC3_CCVB  ======================================================== */
#define TIMER0_CC3_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER0_CC3_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* ========================================================  DTCTRL  ========================================================= */
#define TIMER0_DTCTRL_DTEN_Pos            (0UL)                     /*!< DTEN (Bit 0)                                          */
#define TIMER0_DTCTRL_DTEN_Msk            (0x1UL)                   /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define TIMER0_DTCTRL_DTDAS_Pos           (1UL)                     /*!< DTDAS (Bit 1)                                         */
#define TIMER0_DTCTRL_DTDAS_Msk           (0x2UL)                   /*!< DTDAS (Bitfield-Mask: 0x01)                           */
#define TIMER0_DTCTRL_DTIPOL_Pos          (2UL)                     /*!< DTIPOL (Bit 2)                                        */
#define TIMER0_DTCTRL_DTIPOL_Msk          (0x4UL)                   /*!< DTIPOL (Bitfield-Mask: 0x01)                          */
#define TIMER0_DTCTRL_DTCINV_Pos          (3UL)                     /*!< DTCINV (Bit 3)                                        */
#define TIMER0_DTCTRL_DTCINV_Msk          (0x8UL)                   /*!< DTCINV (Bitfield-Mask: 0x01)                          */
#define TIMER0_DTCTRL_DTPRSSEL_Pos        (4UL)                     /*!< DTPRSSEL (Bit 4)                                      */
#define TIMER0_DTCTRL_DTPRSSEL_Msk        (0xf0UL)                  /*!< DTPRSSEL (Bitfield-Mask: 0x0f)                        */
#define TIMER0_DTCTRL_DTAR_Pos            (9UL)                     /*!< DTAR (Bit 9)                                          */
#define TIMER0_DTCTRL_DTAR_Msk            (0x200UL)                 /*!< DTAR (Bitfield-Mask: 0x01)                            */
#define TIMER0_DTCTRL_DTFATS_Pos          (10UL)                    /*!< DTFATS (Bit 10)                                       */
#define TIMER0_DTCTRL_DTFATS_Msk          (0x400UL)                 /*!< DTFATS (Bitfield-Mask: 0x01)                          */
#define TIMER0_DTCTRL_DTPRSEN_Pos         (24UL)                    /*!< DTPRSEN (Bit 24)                                      */
#define TIMER0_DTCTRL_DTPRSEN_Msk         (0x1000000UL)             /*!< DTPRSEN (Bitfield-Mask: 0x01)                         */
/* ========================================================  DTTIME  ========================================================= */
#define TIMER0_DTTIME_DTPRESC_Pos         (0UL)                     /*!< DTPRESC (Bit 0)                                       */
#define TIMER0_DTTIME_DTPRESC_Msk         (0xfUL)                   /*!< DTPRESC (Bitfield-Mask: 0x0f)                         */
#define TIMER0_DTTIME_DTRISET_Pos         (8UL)                     /*!< DTRISET (Bit 8)                                       */
#define TIMER0_DTTIME_DTRISET_Msk         (0x3f00UL)                /*!< DTRISET (Bitfield-Mask: 0x3f)                         */
#define TIMER0_DTTIME_DTFALLT_Pos         (16UL)                    /*!< DTFALLT (Bit 16)                                      */
#define TIMER0_DTTIME_DTFALLT_Msk         (0x3f0000UL)              /*!< DTFALLT (Bitfield-Mask: 0x3f)                         */
/* =========================================================  DTFC  ========================================================== */
#define TIMER0_DTFC_DTPRS0FSEL_Pos        (0UL)                     /*!< DTPRS0FSEL (Bit 0)                                    */
#define TIMER0_DTFC_DTPRS0FSEL_Msk        (0xfUL)                   /*!< DTPRS0FSEL (Bitfield-Mask: 0x0f)                      */
#define TIMER0_DTFC_DTPRS1FSEL_Pos        (8UL)                     /*!< DTPRS1FSEL (Bit 8)                                    */
#define TIMER0_DTFC_DTPRS1FSEL_Msk        (0xf00UL)                 /*!< DTPRS1FSEL (Bitfield-Mask: 0x0f)                      */
#define TIMER0_DTFC_DTFA_Pos              (16UL)                    /*!< DTFA (Bit 16)                                         */
#define TIMER0_DTFC_DTFA_Msk              (0x30000UL)               /*!< DTFA (Bitfield-Mask: 0x03)                            */
#define TIMER0_DTFC_DTPRS0FEN_Pos         (24UL)                    /*!< DTPRS0FEN (Bit 24)                                    */
#define TIMER0_DTFC_DTPRS0FEN_Msk         (0x1000000UL)             /*!< DTPRS0FEN (Bitfield-Mask: 0x01)                       */
#define TIMER0_DTFC_DTPRS1FEN_Pos         (25UL)                    /*!< DTPRS1FEN (Bit 25)                                    */
#define TIMER0_DTFC_DTPRS1FEN_Msk         (0x2000000UL)             /*!< DTPRS1FEN (Bitfield-Mask: 0x01)                       */
#define TIMER0_DTFC_DTDBGFEN_Pos          (26UL)                    /*!< DTDBGFEN (Bit 26)                                     */
#define TIMER0_DTFC_DTDBGFEN_Msk          (0x4000000UL)             /*!< DTDBGFEN (Bitfield-Mask: 0x01)                        */
#define TIMER0_DTFC_DTLOCKUPFEN_Pos       (27UL)                    /*!< DTLOCKUPFEN (Bit 27)                                  */
#define TIMER0_DTFC_DTLOCKUPFEN_Msk       (0x8000000UL)             /*!< DTLOCKUPFEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  DTOGEN  ========================================================= */
#define TIMER0_DTOGEN_DTOGCC0EN_Pos       (0UL)                     /*!< DTOGCC0EN (Bit 0)                                     */
#define TIMER0_DTOGEN_DTOGCC0EN_Msk       (0x1UL)                   /*!< DTOGCC0EN (Bitfield-Mask: 0x01)                       */
#define TIMER0_DTOGEN_DTOGCC1EN_Pos       (1UL)                     /*!< DTOGCC1EN (Bit 1)                                     */
#define TIMER0_DTOGEN_DTOGCC1EN_Msk       (0x2UL)                   /*!< DTOGCC1EN (Bitfield-Mask: 0x01)                       */
#define TIMER0_DTOGEN_DTOGCC2EN_Pos       (2UL)                     /*!< DTOGCC2EN (Bit 2)                                     */
#define TIMER0_DTOGEN_DTOGCC2EN_Msk       (0x4UL)                   /*!< DTOGCC2EN (Bitfield-Mask: 0x01)                       */
#define TIMER0_DTOGEN_DTOGCDTI0EN_Pos     (3UL)                     /*!< DTOGCDTI0EN (Bit 3)                                   */
#define TIMER0_DTOGEN_DTOGCDTI0EN_Msk     (0x8UL)                   /*!< DTOGCDTI0EN (Bitfield-Mask: 0x01)                     */
#define TIMER0_DTOGEN_DTOGCDTI1EN_Pos     (4UL)                     /*!< DTOGCDTI1EN (Bit 4)                                   */
#define TIMER0_DTOGEN_DTOGCDTI1EN_Msk     (0x10UL)                  /*!< DTOGCDTI1EN (Bitfield-Mask: 0x01)                     */
#define TIMER0_DTOGEN_DTOGCDTI2EN_Pos     (5UL)                     /*!< DTOGCDTI2EN (Bit 5)                                   */
#define TIMER0_DTOGEN_DTOGCDTI2EN_Msk     (0x20UL)                  /*!< DTOGCDTI2EN (Bitfield-Mask: 0x01)                     */
/* ========================================================  DTFAULT  ======================================================== */
#define TIMER0_DTFAULT_DTPRS0F_Pos        (0UL)                     /*!< DTPRS0F (Bit 0)                                       */
#define TIMER0_DTFAULT_DTPRS0F_Msk        (0x1UL)                   /*!< DTPRS0F (Bitfield-Mask: 0x01)                         */
#define TIMER0_DTFAULT_DTPRS1F_Pos        (1UL)                     /*!< DTPRS1F (Bit 1)                                       */
#define TIMER0_DTFAULT_DTPRS1F_Msk        (0x2UL)                   /*!< DTPRS1F (Bitfield-Mask: 0x01)                         */
#define TIMER0_DTFAULT_DTDBGF_Pos         (2UL)                     /*!< DTDBGF (Bit 2)                                        */
#define TIMER0_DTFAULT_DTDBGF_Msk         (0x4UL)                   /*!< DTDBGF (Bitfield-Mask: 0x01)                          */
#define TIMER0_DTFAULT_DTLOCKUPF_Pos      (3UL)                     /*!< DTLOCKUPF (Bit 3)                                     */
#define TIMER0_DTFAULT_DTLOCKUPF_Msk      (0x8UL)                   /*!< DTLOCKUPF (Bitfield-Mask: 0x01)                       */
/* =======================================================  DTFAULTC  ======================================================== */
#define TIMER0_DTFAULTC_DTPRS0FC_Pos      (0UL)                     /*!< DTPRS0FC (Bit 0)                                      */
#define TIMER0_DTFAULTC_DTPRS0FC_Msk      (0x1UL)                   /*!< DTPRS0FC (Bitfield-Mask: 0x01)                        */
#define TIMER0_DTFAULTC_DTPRS1FC_Pos      (1UL)                     /*!< DTPRS1FC (Bit 1)                                      */
#define TIMER0_DTFAULTC_DTPRS1FC_Msk      (0x2UL)                   /*!< DTPRS1FC (Bitfield-Mask: 0x01)                        */
#define TIMER0_DTFAULTC_DTDBGFC_Pos       (2UL)                     /*!< DTDBGFC (Bit 2)                                       */
#define TIMER0_DTFAULTC_DTDBGFC_Msk       (0x4UL)                   /*!< DTDBGFC (Bitfield-Mask: 0x01)                         */
#define TIMER0_DTFAULTC_TLOCKUPFC_Pos     (3UL)                     /*!< TLOCKUPFC (Bit 3)                                     */
#define TIMER0_DTFAULTC_TLOCKUPFC_Msk     (0x8UL)                   /*!< TLOCKUPFC (Bitfield-Mask: 0x01)                       */
/* ========================================================  DTLOCK  ========================================================= */
#define TIMER0_DTLOCK_LOCKKEY_Pos         (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define TIMER0_DTLOCK_LOCKKEY_Msk         (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */


/* =========================================================================================================================== */
/* ================                                          TIMER1                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define TIMER1_CTRL_MODE_Pos              (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER1_CTRL_MODE_Msk              (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER1_CTRL_SYNC_Pos              (3UL)                     /*!< SYNC (Bit 3)                                          */
#define TIMER1_CTRL_SYNC_Msk              (0x8UL)                   /*!< SYNC (Bitfield-Mask: 0x01)                            */
#define TIMER1_CTRL_OSMEN_Pos             (4UL)                     /*!< OSMEN (Bit 4)                                         */
#define TIMER1_CTRL_OSMEN_Msk             (0x10UL)                  /*!< OSMEN (Bitfield-Mask: 0x01)                           */
#define TIMER1_CTRL_QDM_Pos               (5UL)                     /*!< QDM (Bit 5)                                           */
#define TIMER1_CTRL_QDM_Msk               (0x20UL)                  /*!< QDM (Bitfield-Mask: 0x01)                             */
#define TIMER1_CTRL_DEBUGRUN_Pos          (6UL)                     /*!< DEBUGRUN (Bit 6)                                      */
#define TIMER1_CTRL_DEBUGRUN_Msk          (0x40UL)                  /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
#define TIMER1_CTRL_DMACLRACT_Pos         (7UL)                     /*!< DMACLRACT (Bit 7)                                     */
#define TIMER1_CTRL_DMACLRACT_Msk         (0x80UL)                  /*!< DMACLRACT (Bitfield-Mask: 0x01)                       */
#define TIMER1_CTRL_RISEA_Pos             (8UL)                     /*!< RISEA (Bit 8)                                         */
#define TIMER1_CTRL_RISEA_Msk             (0x300UL)                 /*!< RISEA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CTRL_FALLA_Pos             (10UL)                    /*!< FALLA (Bit 10)                                        */
#define TIMER1_CTRL_FALLA_Msk             (0xc00UL)                 /*!< FALLA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CTRL_X2CNT_Pos             (13UL)                    /*!< X2CNT (Bit 13)                                        */
#define TIMER1_CTRL_X2CNT_Msk             (0x2000UL)                /*!< X2CNT (Bitfield-Mask: 0x01)                           */
#define TIMER1_CTRL_CLKSEL_Pos            (16UL)                    /*!< CLKSEL (Bit 16)                                       */
#define TIMER1_CTRL_CLKSEL_Msk            (0x30000UL)               /*!< CLKSEL (Bitfield-Mask: 0x03)                          */
#define TIMER1_CTRL_PRESC_Pos             (24UL)                    /*!< PRESC (Bit 24)                                        */
#define TIMER1_CTRL_PRESC_Msk             (0xf000000UL)             /*!< PRESC (Bitfield-Mask: 0x0f)                           */
#define TIMER1_CTRL_ATI_Pos               (28UL)                    /*!< ATI (Bit 28)                                          */
#define TIMER1_CTRL_ATI_Msk               (0x10000000UL)            /*!< ATI (Bitfield-Mask: 0x01)                             */
#define TIMER1_CTRL_RSSCOIST_Pos          (29UL)                    /*!< RSSCOIST (Bit 29)                                     */
#define TIMER1_CTRL_RSSCOIST_Msk          (0x20000000UL)            /*!< RSSCOIST (Bitfield-Mask: 0x01)                        */
/* ==========================================================  CMD  ========================================================== */
#define TIMER1_CMD_START_Pos              (0UL)                     /*!< START (Bit 0)                                         */
#define TIMER1_CMD_START_Msk              (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define TIMER1_CMD_STOP_Pos               (1UL)                     /*!< STOP (Bit 1)                                          */
#define TIMER1_CMD_STOP_Msk               (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define TIMER1_STATUS_RUNNING_Pos         (0UL)                     /*!< RUNNING (Bit 0)                                       */
#define TIMER1_STATUS_RUNNING_Msk         (0x1UL)                   /*!< RUNNING (Bitfield-Mask: 0x01)                         */
#define TIMER1_STATUS_DIR_Pos             (1UL)                     /*!< DIR (Bit 1)                                           */
#define TIMER1_STATUS_DIR_Msk             (0x2UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */
#define TIMER1_STATUS_TOPBV_Pos           (2UL)                     /*!< TOPBV (Bit 2)                                         */
#define TIMER1_STATUS_TOPBV_Msk           (0x4UL)                   /*!< TOPBV (Bitfield-Mask: 0x01)                           */
#define TIMER1_STATUS_CCVBV0_Pos          (8UL)                     /*!< CCVBV0 (Bit 8)                                        */
#define TIMER1_STATUS_CCVBV0_Msk          (0x100UL)                 /*!< CCVBV0 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_CCVBV1_Pos          (9UL)                     /*!< CCVBV1 (Bit 9)                                        */
#define TIMER1_STATUS_CCVBV1_Msk          (0x200UL)                 /*!< CCVBV1 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_CCVBV2_Pos          (10UL)                    /*!< CCVBV2 (Bit 10)                                       */
#define TIMER1_STATUS_CCVBV2_Msk          (0x400UL)                 /*!< CCVBV2 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_CCVBV3_Pos          (11UL)                    /*!< CCVBV3 (Bit 11)                                       */
#define TIMER1_STATUS_CCVBV3_Msk          (0x800UL)                 /*!< CCVBV3 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_ICV0_Pos            (16UL)                    /*!< ICV0 (Bit 16)                                         */
#define TIMER1_STATUS_ICV0_Msk            (0x10000UL)               /*!< ICV0 (Bitfield-Mask: 0x01)                            */
#define TIMER1_STATUS_ICV1_Pos            (17UL)                    /*!< ICV1 (Bit 17)                                         */
#define TIMER1_STATUS_ICV1_Msk            (0x20000UL)               /*!< ICV1 (Bitfield-Mask: 0x01)                            */
#define TIMER1_STATUS_ICV2_Pos            (18UL)                    /*!< ICV2 (Bit 18)                                         */
#define TIMER1_STATUS_ICV2_Msk            (0x40000UL)               /*!< ICV2 (Bitfield-Mask: 0x01)                            */
#define TIMER1_STATUS_ICV3_Pos            (19UL)                    /*!< ICV3 (Bit 19)                                         */
#define TIMER1_STATUS_ICV3_Msk            (0x80000UL)               /*!< ICV3 (Bitfield-Mask: 0x01)                            */
#define TIMER1_STATUS_CCPOL0_Pos          (24UL)                    /*!< CCPOL0 (Bit 24)                                       */
#define TIMER1_STATUS_CCPOL0_Msk          (0x1000000UL)             /*!< CCPOL0 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_CCPOL1_Pos          (25UL)                    /*!< CCPOL1 (Bit 25)                                       */
#define TIMER1_STATUS_CCPOL1_Msk          (0x2000000UL)             /*!< CCPOL1 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_CCPOL2_Pos          (26UL)                    /*!< CCPOL2 (Bit 26)                                       */
#define TIMER1_STATUS_CCPOL2_Msk          (0x4000000UL)             /*!< CCPOL2 (Bitfield-Mask: 0x01)                          */
#define TIMER1_STATUS_CCPOL3_Pos          (27UL)                    /*!< CCPOL3 (Bit 27)                                       */
#define TIMER1_STATUS_CCPOL3_Msk          (0x8000000UL)             /*!< CCPOL3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IF  =========================================================== */
#define TIMER1_IF_OF_Pos                  (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER1_IF_OF_Msk                  (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IF_UF_Pos                  (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER1_IF_UF_Msk                  (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IF_DIRCHG_Pos              (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER1_IF_DIRCHG_Msk              (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER1_IF_CC0_Pos                 (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER1_IF_CC0_Msk                 (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IF_CC1_Pos                 (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER1_IF_CC1_Msk                 (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IF_CC2_Pos                 (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER1_IF_CC2_Msk                 (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IF_CC3_Pos                 (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER1_IF_CC3_Msk                 (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IF_ICBOF0_Pos              (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER1_IF_ICBOF0_Msk              (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IF_ICBOF1_Pos              (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER1_IF_ICBOF1_Msk              (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IF_ICBOF2_Pos              (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER1_IF_ICBOF2_Msk              (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IF_ICBOF3_Pos              (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER1_IF_ICBOF3_Msk              (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFS  ========================================================== */
#define TIMER1_IFS_OF_Pos                 (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER1_IFS_OF_Msk                 (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IFS_UF_Pos                 (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER1_IFS_UF_Msk                 (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IFS_DIRCHG_Pos             (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER1_IFS_DIRCHG_Msk             (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFS_CC0_Pos                (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER1_IFS_CC0_Msk                (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFS_CC1_Pos                (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER1_IFS_CC1_Msk                (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFS_CC2_Pos                (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER1_IFS_CC2_Msk                (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFS_CC3_Pos                (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER1_IFS_CC3_Msk                (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFS_ICBOF0_Pos             (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER1_IFS_ICBOF0_Msk             (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFS_ICBOF1_Pos             (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER1_IFS_ICBOF1_Msk             (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFS_ICBOF2_Pos             (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER1_IFS_ICBOF2_Msk             (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFS_ICBOF3_Pos             (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER1_IFS_ICBOF3_Msk             (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFC  ========================================================== */
#define TIMER1_IFC_OF_Pos                 (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER1_IFC_OF_Msk                 (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IFC_UF_Pos                 (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER1_IFC_UF_Msk                 (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IFC_DIRCHG_Pos             (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER1_IFC_DIRCHG_Msk             (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFC_CC0_Pos                (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER1_IFC_CC0_Msk                (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFC_CC1_Pos                (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER1_IFC_CC1_Msk                (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFC_CC2_Pos                (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER1_IFC_CC2_Msk                (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFC_CC3_Pos                (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER1_IFC_CC3_Msk                (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IFC_ICBOF0_Pos             (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER1_IFC_ICBOF0_Msk             (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFC_ICBOF1_Pos             (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER1_IFC_ICBOF1_Msk             (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFC_ICBOF2_Pos             (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER1_IFC_ICBOF2_Msk             (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IFC_ICBOF3_Pos             (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER1_IFC_ICBOF3_Msk             (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IEN  ========================================================== */
#define TIMER1_IEN_OF_Pos                 (0UL)                     /*!< OF (Bit 0)                                            */
#define TIMER1_IEN_OF_Msk                 (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IEN_UF_Pos                 (1UL)                     /*!< UF (Bit 1)                                            */
#define TIMER1_IEN_UF_Msk                 (0x2UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define TIMER1_IEN_DIRCHG_Pos             (2UL)                     /*!< DIRCHG (Bit 2)                                        */
#define TIMER1_IEN_DIRCHG_Msk             (0x4UL)                   /*!< DIRCHG (Bitfield-Mask: 0x01)                          */
#define TIMER1_IEN_CC0_Pos                (4UL)                     /*!< CC0 (Bit 4)                                           */
#define TIMER1_IEN_CC0_Msk                (0x10UL)                  /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IEN_CC1_Pos                (5UL)                     /*!< CC1 (Bit 5)                                           */
#define TIMER1_IEN_CC1_Msk                (0x20UL)                  /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IEN_CC2_Pos                (6UL)                     /*!< CC2 (Bit 6)                                           */
#define TIMER1_IEN_CC2_Msk                (0x40UL)                  /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IEN_CC3_Pos                (7UL)                     /*!< CC3 (Bit 7)                                           */
#define TIMER1_IEN_CC3_Msk                (0x80UL)                  /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define TIMER1_IEN_ICBOF0_Pos             (8UL)                     /*!< ICBOF0 (Bit 8)                                        */
#define TIMER1_IEN_ICBOF0_Msk             (0x100UL)                 /*!< ICBOF0 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IEN_ICBOF1_Pos             (9UL)                     /*!< ICBOF1 (Bit 9)                                        */
#define TIMER1_IEN_ICBOF1_Msk             (0x200UL)                 /*!< ICBOF1 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IEN_ICBOF2_Pos             (10UL)                    /*!< ICBOF2 (Bit 10)                                       */
#define TIMER1_IEN_ICBOF2_Msk             (0x400UL)                 /*!< ICBOF2 (Bitfield-Mask: 0x01)                          */
#define TIMER1_IEN_ICBOF3_Pos             (11UL)                    /*!< ICBOF3 (Bit 11)                                       */
#define TIMER1_IEN_ICBOF3_Msk             (0x800UL)                 /*!< ICBOF3 (Bitfield-Mask: 0x01)                          */
/* ==========================================================  TOP  ========================================================== */
#define TIMER1_TOP_TOP_Pos                (0UL)                     /*!< TOP (Bit 0)                                           */
#define TIMER1_TOP_TOP_Msk                (0xffffUL)                /*!< TOP (Bitfield-Mask: 0xffff)                           */
/* =========================================================  TOPB  ========================================================== */
#define TIMER1_TOPB_TOPB_Pos              (0UL)                     /*!< TOPB (Bit 0)                                          */
#define TIMER1_TOPB_TOPB_Msk              (0xffffUL)                /*!< TOPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  CNT  ========================================================== */
#define TIMER1_CNT_CNT_Pos                (0UL)                     /*!< CNT (Bit 0)                                           */
#define TIMER1_CNT_CNT_Msk                (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  LOCK  ========================================================== */
#define TIMER1_LOCK_TIMERLOCKKEY_Pos      (0UL)                     /*!< TIMERLOCKKEY (Bit 0)                                  */
#define TIMER1_LOCK_TIMERLOCKKEY_Msk      (0xffffUL)                /*!< TIMERLOCKKEY (Bitfield-Mask: 0xffff)                  */
/* =======================================================  ROUTEPEN  ======================================================== */
#define TIMER1_ROUTEPEN_CC0PEN_Pos        (0UL)                     /*!< CC0PEN (Bit 0)                                        */
#define TIMER1_ROUTEPEN_CC0PEN_Msk        (0x1UL)                   /*!< CC0PEN (Bitfield-Mask: 0x01)                          */
#define TIMER1_ROUTEPEN_CC1PEN_Pos        (1UL)                     /*!< CC1PEN (Bit 1)                                        */
#define TIMER1_ROUTEPEN_CC1PEN_Msk        (0x2UL)                   /*!< CC1PEN (Bitfield-Mask: 0x01)                          */
#define TIMER1_ROUTEPEN_CC2PEN_Pos        (2UL)                     /*!< CC2PEN (Bit 2)                                        */
#define TIMER1_ROUTEPEN_CC2PEN_Msk        (0x4UL)                   /*!< CC2PEN (Bitfield-Mask: 0x01)                          */
#define TIMER1_ROUTEPEN_CC3PEN_Pos        (3UL)                     /*!< CC3PEN (Bit 3)                                        */
#define TIMER1_ROUTEPEN_CC3PEN_Msk        (0x8UL)                   /*!< CC3PEN (Bitfield-Mask: 0x01)                          */
#define TIMER1_ROUTEPEN_CDTI0PEN_Pos      (8UL)                     /*!< CDTI0PEN (Bit 8)                                      */
#define TIMER1_ROUTEPEN_CDTI0PEN_Msk      (0x100UL)                 /*!< CDTI0PEN (Bitfield-Mask: 0x01)                        */
#define TIMER1_ROUTEPEN_CDTI1PEN_Pos      (9UL)                     /*!< CDTI1PEN (Bit 9)                                      */
#define TIMER1_ROUTEPEN_CDTI1PEN_Msk      (0x200UL)                 /*!< CDTI1PEN (Bitfield-Mask: 0x01)                        */
#define TIMER1_ROUTEPEN_CDTI2PEN_Pos      (10UL)                    /*!< CDTI2PEN (Bit 10)                                     */
#define TIMER1_ROUTEPEN_CDTI2PEN_Msk      (0x400UL)                 /*!< CDTI2PEN (Bitfield-Mask: 0x01)                        */
/* =======================================================  ROUTELOC0  ======================================================= */
#define TIMER1_ROUTELOC0_CC0LOC_Pos       (0UL)                     /*!< CC0LOC (Bit 0)                                        */
#define TIMER1_ROUTELOC0_CC0LOC_Msk       (0x3fUL)                  /*!< CC0LOC (Bitfield-Mask: 0x3f)                          */
#define TIMER1_ROUTELOC0_CC1LOC_Pos       (8UL)                     /*!< CC1LOC (Bit 8)                                        */
#define TIMER1_ROUTELOC0_CC1LOC_Msk       (0x3f00UL)                /*!< CC1LOC (Bitfield-Mask: 0x3f)                          */
#define TIMER1_ROUTELOC0_CC2LOC_Pos       (16UL)                    /*!< CC2LOC (Bit 16)                                       */
#define TIMER1_ROUTELOC0_CC2LOC_Msk       (0x3f0000UL)              /*!< CC2LOC (Bitfield-Mask: 0x3f)                          */
#define TIMER1_ROUTELOC0_CC3LOC_Pos       (24UL)                    /*!< CC3LOC (Bit 24)                                       */
#define TIMER1_ROUTELOC0_CC3LOC_Msk       (0x3f000000UL)            /*!< CC3LOC (Bitfield-Mask: 0x3f)                          */
/* =======================================================  ROUTELOC2  ======================================================= */
#define TIMER1_ROUTELOC2_CDTI0LOC_Pos     (0UL)                     /*!< CDTI0LOC (Bit 0)                                      */
#define TIMER1_ROUTELOC2_CDTI0LOC_Msk     (0x3fUL)                  /*!< CDTI0LOC (Bitfield-Mask: 0x3f)                        */
#define TIMER1_ROUTELOC2_CDTI1LOC_Pos     (8UL)                     /*!< CDTI1LOC (Bit 8)                                      */
#define TIMER1_ROUTELOC2_CDTI1LOC_Msk     (0x3f00UL)                /*!< CDTI1LOC (Bitfield-Mask: 0x3f)                        */
#define TIMER1_ROUTELOC2_CDTI2LOC_Pos     (16UL)                    /*!< CDTI2LOC (Bit 16)                                     */
#define TIMER1_ROUTELOC2_CDTI2LOC_Msk     (0x3f0000UL)              /*!< CDTI2LOC (Bitfield-Mask: 0x3f)                        */
/* =======================================================  CC0_CTRL  ======================================================== */
#define TIMER1_CC0_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER1_CC0_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC0_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER1_CC0_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER1_CC0_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER1_CC0_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC0_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER1_CC0_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC0_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER1_CC0_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC0_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER1_CC0_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC0_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER1_CC0_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER1_CC0_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER1_CC0_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER1_CC0_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER1_CC0_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER1_CC0_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER1_CC0_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER1_CC0_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER1_CC0_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC0_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER1_CC0_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC0_CCV  ======================================================== */
#define TIMER1_CC0_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER1_CC0_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC0_CCVP  ======================================================== */
#define TIMER1_CC0_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER1_CC0_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC0_CCVB  ======================================================== */
#define TIMER1_CC0_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER1_CC0_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC1_CTRL  ======================================================== */
#define TIMER1_CC1_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER1_CC1_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC1_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER1_CC1_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER1_CC1_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER1_CC1_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC1_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER1_CC1_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC1_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER1_CC1_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC1_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER1_CC1_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC1_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER1_CC1_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER1_CC1_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER1_CC1_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER1_CC1_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER1_CC1_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER1_CC1_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER1_CC1_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER1_CC1_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER1_CC1_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC1_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER1_CC1_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC1_CCV  ======================================================== */
#define TIMER1_CC1_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER1_CC1_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC1_CCVP  ======================================================== */
#define TIMER1_CC1_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER1_CC1_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC1_CCVB  ======================================================== */
#define TIMER1_CC1_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER1_CC1_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC2_CTRL  ======================================================== */
#define TIMER1_CC2_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER1_CC2_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC2_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER1_CC2_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER1_CC2_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER1_CC2_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC2_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER1_CC2_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC2_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER1_CC2_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC2_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER1_CC2_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC2_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER1_CC2_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER1_CC2_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER1_CC2_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER1_CC2_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER1_CC2_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER1_CC2_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER1_CC2_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER1_CC2_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER1_CC2_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC2_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER1_CC2_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC2_CCV  ======================================================== */
#define TIMER1_CC2_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER1_CC2_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC2_CCVP  ======================================================== */
#define TIMER1_CC2_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER1_CC2_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC2_CCVB  ======================================================== */
#define TIMER1_CC2_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER1_CC2_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC3_CTRL  ======================================================== */
#define TIMER1_CC3_CTRL_MODE_Pos          (0UL)                     /*!< MODE (Bit 0)                                          */
#define TIMER1_CC3_CTRL_MODE_Msk          (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC3_CTRL_OUTINV_Pos        (2UL)                     /*!< OUTINV (Bit 2)                                        */
#define TIMER1_CC3_CTRL_OUTINV_Msk        (0x4UL)                   /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define TIMER1_CC3_CTRL_COIST_Pos         (4UL)                     /*!< COIST (Bit 4)                                         */
#define TIMER1_CC3_CTRL_COIST_Msk         (0x10UL)                  /*!< COIST (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC3_CTRL_CMOA_Pos          (8UL)                     /*!< CMOA (Bit 8)                                          */
#define TIMER1_CC3_CTRL_CMOA_Msk          (0x300UL)                 /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define TIMER1_CC3_CTRL_COFOA_Pos         (10UL)                    /*!< COFOA (Bit 10)                                        */
#define TIMER1_CC3_CTRL_COFOA_Msk         (0xc00UL)                 /*!< COFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC3_CTRL_CUFOA_Pos         (12UL)                    /*!< CUFOA (Bit 12)                                        */
#define TIMER1_CC3_CTRL_CUFOA_Msk         (0x3000UL)                /*!< CUFOA (Bitfield-Mask: 0x03)                           */
#define TIMER1_CC3_CTRL_PRSSEL_Pos        (16UL)                    /*!< PRSSEL (Bit 16)                                       */
#define TIMER1_CC3_CTRL_PRSSEL_Msk        (0xf0000UL)               /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define TIMER1_CC3_CTRL_ICEDGE_Pos        (24UL)                    /*!< ICEDGE (Bit 24)                                       */
#define TIMER1_CC3_CTRL_ICEDGE_Msk        (0x3000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define TIMER1_CC3_CTRL_ICEVCTRL_Pos      (26UL)                    /*!< ICEVCTRL (Bit 26)                                     */
#define TIMER1_CC3_CTRL_ICEVCTRL_Msk      (0xc000000UL)             /*!< ICEVCTRL (Bitfield-Mask: 0x03)                        */
#define TIMER1_CC3_CTRL_PRSCONF_Pos       (28UL)                    /*!< PRSCONF (Bit 28)                                      */
#define TIMER1_CC3_CTRL_PRSCONF_Msk       (0x10000000UL)            /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define TIMER1_CC3_CTRL_INSEL_Pos         (29UL)                    /*!< INSEL (Bit 29)                                        */
#define TIMER1_CC3_CTRL_INSEL_Msk         (0x20000000UL)            /*!< INSEL (Bitfield-Mask: 0x01)                           */
#define TIMER1_CC3_CTRL_FILT_Pos          (30UL)                    /*!< FILT (Bit 30)                                         */
#define TIMER1_CC3_CTRL_FILT_Msk          (0x40000000UL)            /*!< FILT (Bitfield-Mask: 0x01)                            */
/* ========================================================  CC3_CCV  ======================================================== */
#define TIMER1_CC3_CCV_CCV_Pos            (0UL)                     /*!< CCV (Bit 0)                                           */
#define TIMER1_CC3_CCV_CCV_Msk            (0xffffUL)                /*!< CCV (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC3_CCVP  ======================================================== */
#define TIMER1_CC3_CCVP_CCVP_Pos          (0UL)                     /*!< CCVP (Bit 0)                                          */
#define TIMER1_CC3_CCVP_CCVP_Msk          (0xffffUL)                /*!< CCVP (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC3_CCVB  ======================================================== */
#define TIMER1_CC3_CCVB_CCVB_Pos          (0UL)                     /*!< CCVB (Bit 0)                                          */
#define TIMER1_CC3_CCVB_CCVB_Msk          (0xffffUL)                /*!< CCVB (Bitfield-Mask: 0xffff)                          */
/* ========================================================  DTCTRL  ========================================================= */
#define TIMER1_DTCTRL_DTEN_Pos            (0UL)                     /*!< DTEN (Bit 0)                                          */
#define TIMER1_DTCTRL_DTEN_Msk            (0x1UL)                   /*!< DTEN (Bitfield-Mask: 0x01)                            */
#define TIMER1_DTCTRL_DTDAS_Pos           (1UL)                     /*!< DTDAS (Bit 1)                                         */
#define TIMER1_DTCTRL_DTDAS_Msk           (0x2UL)                   /*!< DTDAS (Bitfield-Mask: 0x01)                           */
#define TIMER1_DTCTRL_DTIPOL_Pos          (2UL)                     /*!< DTIPOL (Bit 2)                                        */
#define TIMER1_DTCTRL_DTIPOL_Msk          (0x4UL)                   /*!< DTIPOL (Bitfield-Mask: 0x01)                          */
#define TIMER1_DTCTRL_DTCINV_Pos          (3UL)                     /*!< DTCINV (Bit 3)                                        */
#define TIMER1_DTCTRL_DTCINV_Msk          (0x8UL)                   /*!< DTCINV (Bitfield-Mask: 0x01)                          */
#define TIMER1_DTCTRL_DTPRSSEL_Pos        (4UL)                     /*!< DTPRSSEL (Bit 4)                                      */
#define TIMER1_DTCTRL_DTPRSSEL_Msk        (0xf0UL)                  /*!< DTPRSSEL (Bitfield-Mask: 0x0f)                        */
#define TIMER1_DTCTRL_DTAR_Pos            (9UL)                     /*!< DTAR (Bit 9)                                          */
#define TIMER1_DTCTRL_DTAR_Msk            (0x200UL)                 /*!< DTAR (Bitfield-Mask: 0x01)                            */
#define TIMER1_DTCTRL_DTFATS_Pos          (10UL)                    /*!< DTFATS (Bit 10)                                       */
#define TIMER1_DTCTRL_DTFATS_Msk          (0x400UL)                 /*!< DTFATS (Bitfield-Mask: 0x01)                          */
#define TIMER1_DTCTRL_DTPRSEN_Pos         (24UL)                    /*!< DTPRSEN (Bit 24)                                      */
#define TIMER1_DTCTRL_DTPRSEN_Msk         (0x1000000UL)             /*!< DTPRSEN (Bitfield-Mask: 0x01)                         */
/* ========================================================  DTTIME  ========================================================= */
#define TIMER1_DTTIME_DTPRESC_Pos         (0UL)                     /*!< DTPRESC (Bit 0)                                       */
#define TIMER1_DTTIME_DTPRESC_Msk         (0xfUL)                   /*!< DTPRESC (Bitfield-Mask: 0x0f)                         */
#define TIMER1_DTTIME_DTRISET_Pos         (8UL)                     /*!< DTRISET (Bit 8)                                       */
#define TIMER1_DTTIME_DTRISET_Msk         (0x3f00UL)                /*!< DTRISET (Bitfield-Mask: 0x3f)                         */
#define TIMER1_DTTIME_DTFALLT_Pos         (16UL)                    /*!< DTFALLT (Bit 16)                                      */
#define TIMER1_DTTIME_DTFALLT_Msk         (0x3f0000UL)              /*!< DTFALLT (Bitfield-Mask: 0x3f)                         */
/* =========================================================  DTFC  ========================================================== */
#define TIMER1_DTFC_DTPRS0FSEL_Pos        (0UL)                     /*!< DTPRS0FSEL (Bit 0)                                    */
#define TIMER1_DTFC_DTPRS0FSEL_Msk        (0xfUL)                   /*!< DTPRS0FSEL (Bitfield-Mask: 0x0f)                      */
#define TIMER1_DTFC_DTPRS1FSEL_Pos        (8UL)                     /*!< DTPRS1FSEL (Bit 8)                                    */
#define TIMER1_DTFC_DTPRS1FSEL_Msk        (0xf00UL)                 /*!< DTPRS1FSEL (Bitfield-Mask: 0x0f)                      */
#define TIMER1_DTFC_DTFA_Pos              (16UL)                    /*!< DTFA (Bit 16)                                         */
#define TIMER1_DTFC_DTFA_Msk              (0x30000UL)               /*!< DTFA (Bitfield-Mask: 0x03)                            */
#define TIMER1_DTFC_DTPRS0FEN_Pos         (24UL)                    /*!< DTPRS0FEN (Bit 24)                                    */
#define TIMER1_DTFC_DTPRS0FEN_Msk         (0x1000000UL)             /*!< DTPRS0FEN (Bitfield-Mask: 0x01)                       */
#define TIMER1_DTFC_DTPRS1FEN_Pos         (25UL)                    /*!< DTPRS1FEN (Bit 25)                                    */
#define TIMER1_DTFC_DTPRS1FEN_Msk         (0x2000000UL)             /*!< DTPRS1FEN (Bitfield-Mask: 0x01)                       */
#define TIMER1_DTFC_DTDBGFEN_Pos          (26UL)                    /*!< DTDBGFEN (Bit 26)                                     */
#define TIMER1_DTFC_DTDBGFEN_Msk          (0x4000000UL)             /*!< DTDBGFEN (Bitfield-Mask: 0x01)                        */
#define TIMER1_DTFC_DTLOCKUPFEN_Pos       (27UL)                    /*!< DTLOCKUPFEN (Bit 27)                                  */
#define TIMER1_DTFC_DTLOCKUPFEN_Msk       (0x8000000UL)             /*!< DTLOCKUPFEN (Bitfield-Mask: 0x01)                     */
/* ========================================================  DTOGEN  ========================================================= */
#define TIMER1_DTOGEN_DTOGCC0EN_Pos       (0UL)                     /*!< DTOGCC0EN (Bit 0)                                     */
#define TIMER1_DTOGEN_DTOGCC0EN_Msk       (0x1UL)                   /*!< DTOGCC0EN (Bitfield-Mask: 0x01)                       */
#define TIMER1_DTOGEN_DTOGCC1EN_Pos       (1UL)                     /*!< DTOGCC1EN (Bit 1)                                     */
#define TIMER1_DTOGEN_DTOGCC1EN_Msk       (0x2UL)                   /*!< DTOGCC1EN (Bitfield-Mask: 0x01)                       */
#define TIMER1_DTOGEN_DTOGCC2EN_Pos       (2UL)                     /*!< DTOGCC2EN (Bit 2)                                     */
#define TIMER1_DTOGEN_DTOGCC2EN_Msk       (0x4UL)                   /*!< DTOGCC2EN (Bitfield-Mask: 0x01)                       */
#define TIMER1_DTOGEN_DTOGCDTI0EN_Pos     (3UL)                     /*!< DTOGCDTI0EN (Bit 3)                                   */
#define TIMER1_DTOGEN_DTOGCDTI0EN_Msk     (0x8UL)                   /*!< DTOGCDTI0EN (Bitfield-Mask: 0x01)                     */
#define TIMER1_DTOGEN_DTOGCDTI1EN_Pos     (4UL)                     /*!< DTOGCDTI1EN (Bit 4)                                   */
#define TIMER1_DTOGEN_DTOGCDTI1EN_Msk     (0x10UL)                  /*!< DTOGCDTI1EN (Bitfield-Mask: 0x01)                     */
#define TIMER1_DTOGEN_DTOGCDTI2EN_Pos     (5UL)                     /*!< DTOGCDTI2EN (Bit 5)                                   */
#define TIMER1_DTOGEN_DTOGCDTI2EN_Msk     (0x20UL)                  /*!< DTOGCDTI2EN (Bitfield-Mask: 0x01)                     */
/* ========================================================  DTFAULT  ======================================================== */
#define TIMER1_DTFAULT_DTPRS0F_Pos        (0UL)                     /*!< DTPRS0F (Bit 0)                                       */
#define TIMER1_DTFAULT_DTPRS0F_Msk        (0x1UL)                   /*!< DTPRS0F (Bitfield-Mask: 0x01)                         */
#define TIMER1_DTFAULT_DTPRS1F_Pos        (1UL)                     /*!< DTPRS1F (Bit 1)                                       */
#define TIMER1_DTFAULT_DTPRS1F_Msk        (0x2UL)                   /*!< DTPRS1F (Bitfield-Mask: 0x01)                         */
#define TIMER1_DTFAULT_DTDBGF_Pos         (2UL)                     /*!< DTDBGF (Bit 2)                                        */
#define TIMER1_DTFAULT_DTDBGF_Msk         (0x4UL)                   /*!< DTDBGF (Bitfield-Mask: 0x01)                          */
#define TIMER1_DTFAULT_DTLOCKUPF_Pos      (3UL)                     /*!< DTLOCKUPF (Bit 3)                                     */
#define TIMER1_DTFAULT_DTLOCKUPF_Msk      (0x8UL)                   /*!< DTLOCKUPF (Bitfield-Mask: 0x01)                       */
/* =======================================================  DTFAULTC  ======================================================== */
#define TIMER1_DTFAULTC_DTPRS0FC_Pos      (0UL)                     /*!< DTPRS0FC (Bit 0)                                      */
#define TIMER1_DTFAULTC_DTPRS0FC_Msk      (0x1UL)                   /*!< DTPRS0FC (Bitfield-Mask: 0x01)                        */
#define TIMER1_DTFAULTC_DTPRS1FC_Pos      (1UL)                     /*!< DTPRS1FC (Bit 1)                                      */
#define TIMER1_DTFAULTC_DTPRS1FC_Msk      (0x2UL)                   /*!< DTPRS1FC (Bitfield-Mask: 0x01)                        */
#define TIMER1_DTFAULTC_DTDBGFC_Pos       (2UL)                     /*!< DTDBGFC (Bit 2)                                       */
#define TIMER1_DTFAULTC_DTDBGFC_Msk       (0x4UL)                   /*!< DTDBGFC (Bitfield-Mask: 0x01)                         */
#define TIMER1_DTFAULTC_TLOCKUPFC_Pos     (3UL)                     /*!< TLOCKUPFC (Bit 3)                                     */
#define TIMER1_DTFAULTC_TLOCKUPFC_Msk     (0x8UL)                   /*!< TLOCKUPFC (Bitfield-Mask: 0x01)                       */
/* ========================================================  DTLOCK  ========================================================= */
#define TIMER1_DTLOCK_LOCKKEY_Pos         (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define TIMER1_DTLOCK_LOCKKEY_Msk         (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */


/* =========================================================================================================================== */
/* ================                                          USART0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define USART0_CTRL_SYNC_Pos              (0UL)                     /*!< SYNC (Bit 0)                                          */
#define USART0_CTRL_SYNC_Msk              (0x1UL)                   /*!< SYNC (Bitfield-Mask: 0x01)                            */
#define USART0_CTRL_LOOPBK_Pos            (1UL)                     /*!< LOOPBK (Bit 1)                                        */
#define USART0_CTRL_LOOPBK_Msk            (0x2UL)                   /*!< LOOPBK (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_CCEN_Pos              (2UL)                     /*!< CCEN (Bit 2)                                          */
#define USART0_CTRL_CCEN_Msk              (0x4UL)                   /*!< CCEN (Bitfield-Mask: 0x01)                            */
#define USART0_CTRL_MPM_Pos               (3UL)                     /*!< MPM (Bit 3)                                           */
#define USART0_CTRL_MPM_Msk               (0x8UL)                   /*!< MPM (Bitfield-Mask: 0x01)                             */
#define USART0_CTRL_MPAB_Pos              (4UL)                     /*!< MPAB (Bit 4)                                          */
#define USART0_CTRL_MPAB_Msk              (0x10UL)                  /*!< MPAB (Bitfield-Mask: 0x01)                            */
#define USART0_CTRL_OVS_Pos               (5UL)                     /*!< OVS (Bit 5)                                           */
#define USART0_CTRL_OVS_Msk               (0x60UL)                  /*!< OVS (Bitfield-Mask: 0x03)                             */
#define USART0_CTRL_CLKPOL_Pos            (8UL)                     /*!< CLKPOL (Bit 8)                                        */
#define USART0_CTRL_CLKPOL_Msk            (0x100UL)                 /*!< CLKPOL (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_CLKPHA_Pos            (9UL)                     /*!< CLKPHA (Bit 9)                                        */
#define USART0_CTRL_CLKPHA_Msk            (0x200UL)                 /*!< CLKPHA (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_MSBF_Pos              (10UL)                    /*!< MSBF (Bit 10)                                         */
#define USART0_CTRL_MSBF_Msk              (0x400UL)                 /*!< MSBF (Bitfield-Mask: 0x01)                            */
#define USART0_CTRL_CSMA_Pos              (11UL)                    /*!< CSMA (Bit 11)                                         */
#define USART0_CTRL_CSMA_Msk              (0x800UL)                 /*!< CSMA (Bitfield-Mask: 0x01)                            */
#define USART0_CTRL_TXBIL_Pos             (12UL)                    /*!< TXBIL (Bit 12)                                        */
#define USART0_CTRL_TXBIL_Msk             (0x1000UL)                /*!< TXBIL (Bitfield-Mask: 0x01)                           */
#define USART0_CTRL_RXINV_Pos             (13UL)                    /*!< RXINV (Bit 13)                                        */
#define USART0_CTRL_RXINV_Msk             (0x2000UL)                /*!< RXINV (Bitfield-Mask: 0x01)                           */
#define USART0_CTRL_TXINV_Pos             (14UL)                    /*!< TXINV (Bit 14)                                        */
#define USART0_CTRL_TXINV_Msk             (0x4000UL)                /*!< TXINV (Bitfield-Mask: 0x01)                           */
#define USART0_CTRL_CSINV_Pos             (15UL)                    /*!< CSINV (Bit 15)                                        */
#define USART0_CTRL_CSINV_Msk             (0x8000UL)                /*!< CSINV (Bitfield-Mask: 0x01)                           */
#define USART0_CTRL_AUTOCS_Pos            (16UL)                    /*!< AUTOCS (Bit 16)                                       */
#define USART0_CTRL_AUTOCS_Msk            (0x10000UL)               /*!< AUTOCS (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_AUTOTRI_Pos           (17UL)                    /*!< AUTOTRI (Bit 17)                                      */
#define USART0_CTRL_AUTOTRI_Msk           (0x20000UL)               /*!< AUTOTRI (Bitfield-Mask: 0x01)                         */
#define USART0_CTRL_SCMODE_Pos            (18UL)                    /*!< SCMODE (Bit 18)                                       */
#define USART0_CTRL_SCMODE_Msk            (0x40000UL)               /*!< SCMODE (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_SCRETRANS_Pos         (19UL)                    /*!< SCRETRANS (Bit 19)                                    */
#define USART0_CTRL_SCRETRANS_Msk         (0x80000UL)               /*!< SCRETRANS (Bitfield-Mask: 0x01)                       */
#define USART0_CTRL_SKIPPERRF_Pos         (20UL)                    /*!< SKIPPERRF (Bit 20)                                    */
#define USART0_CTRL_SKIPPERRF_Msk         (0x100000UL)              /*!< SKIPPERRF (Bitfield-Mask: 0x01)                       */
#define USART0_CTRL_BIT8DV_Pos            (21UL)                    /*!< BIT8DV (Bit 21)                                       */
#define USART0_CTRL_BIT8DV_Msk            (0x200000UL)              /*!< BIT8DV (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_ERRSDMA_Pos           (22UL)                    /*!< ERRSDMA (Bit 22)                                      */
#define USART0_CTRL_ERRSDMA_Msk           (0x400000UL)              /*!< ERRSDMA (Bitfield-Mask: 0x01)                         */
#define USART0_CTRL_ERRSRX_Pos            (23UL)                    /*!< ERRSRX (Bit 23)                                       */
#define USART0_CTRL_ERRSRX_Msk            (0x800000UL)              /*!< ERRSRX (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_ERRSTX_Pos            (24UL)                    /*!< ERRSTX (Bit 24)                                       */
#define USART0_CTRL_ERRSTX_Msk            (0x1000000UL)             /*!< ERRSTX (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_SSSEARLY_Pos          (25UL)                    /*!< SSSEARLY (Bit 25)                                     */
#define USART0_CTRL_SSSEARLY_Msk          (0x2000000UL)             /*!< SSSEARLY (Bitfield-Mask: 0x01)                        */
#define USART0_CTRL_BYTESWAP_Pos          (28UL)                    /*!< BYTESWAP (Bit 28)                                     */
#define USART0_CTRL_BYTESWAP_Msk          (0x10000000UL)            /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define USART0_CTRL_AUTOTX_Pos            (29UL)                    /*!< AUTOTX (Bit 29)                                       */
#define USART0_CTRL_AUTOTX_Msk            (0x20000000UL)            /*!< AUTOTX (Bitfield-Mask: 0x01)                          */
#define USART0_CTRL_MVDIS_Pos             (30UL)                    /*!< MVDIS (Bit 30)                                        */
#define USART0_CTRL_MVDIS_Msk             (0x40000000UL)            /*!< MVDIS (Bitfield-Mask: 0x01)                           */
#define USART0_CTRL_SMSDELAY_Pos          (31UL)                    /*!< SMSDELAY (Bit 31)                                     */
#define USART0_CTRL_SMSDELAY_Msk          (0x80000000UL)            /*!< SMSDELAY (Bitfield-Mask: 0x01)                        */
/* =========================================================  FRAME  ========================================================= */
#define USART0_FRAME_DATABITS_Pos         (0UL)                     /*!< DATABITS (Bit 0)                                      */
#define USART0_FRAME_DATABITS_Msk         (0xfUL)                   /*!< DATABITS (Bitfield-Mask: 0x0f)                        */
#define USART0_FRAME_PARITY_Pos           (8UL)                     /*!< PARITY (Bit 8)                                        */
#define USART0_FRAME_PARITY_Msk           (0x300UL)                 /*!< PARITY (Bitfield-Mask: 0x03)                          */
#define USART0_FRAME_STOPBITS_Pos         (12UL)                    /*!< STOPBITS (Bit 12)                                     */
#define USART0_FRAME_STOPBITS_Msk         (0x3000UL)                /*!< STOPBITS (Bitfield-Mask: 0x03)                        */
/* =======================================================  TRIGCTRL  ======================================================== */
#define USART0_TRIGCTRL_RXTEN_Pos         (4UL)                     /*!< RXTEN (Bit 4)                                         */
#define USART0_TRIGCTRL_RXTEN_Msk         (0x10UL)                  /*!< RXTEN (Bitfield-Mask: 0x01)                           */
#define USART0_TRIGCTRL_TXTEN_Pos         (5UL)                     /*!< TXTEN (Bit 5)                                         */
#define USART0_TRIGCTRL_TXTEN_Msk         (0x20UL)                  /*!< TXTEN (Bitfield-Mask: 0x01)                           */
#define USART0_TRIGCTRL_AUTOTXTEN_Pos     (6UL)                     /*!< AUTOTXTEN (Bit 6)                                     */
#define USART0_TRIGCTRL_AUTOTXTEN_Msk     (0x40UL)                  /*!< AUTOTXTEN (Bitfield-Mask: 0x01)                       */
#define USART0_TRIGCTRL_TXARX0EN_Pos      (7UL)                     /*!< TXARX0EN (Bit 7)                                      */
#define USART0_TRIGCTRL_TXARX0EN_Msk      (0x80UL)                  /*!< TXARX0EN (Bitfield-Mask: 0x01)                        */
#define USART0_TRIGCTRL_TXARX1EN_Pos      (8UL)                     /*!< TXARX1EN (Bit 8)                                      */
#define USART0_TRIGCTRL_TXARX1EN_Msk      (0x100UL)                 /*!< TXARX1EN (Bitfield-Mask: 0x01)                        */
#define USART0_TRIGCTRL_TXARX2EN_Pos      (9UL)                     /*!< TXARX2EN (Bit 9)                                      */
#define USART0_TRIGCTRL_TXARX2EN_Msk      (0x200UL)                 /*!< TXARX2EN (Bitfield-Mask: 0x01)                        */
#define USART0_TRIGCTRL_RXATX0EN_Pos      (10UL)                    /*!< RXATX0EN (Bit 10)                                     */
#define USART0_TRIGCTRL_RXATX0EN_Msk      (0x400UL)                 /*!< RXATX0EN (Bitfield-Mask: 0x01)                        */
#define USART0_TRIGCTRL_RXATX1EN_Pos      (11UL)                    /*!< RXATX1EN (Bit 11)                                     */
#define USART0_TRIGCTRL_RXATX1EN_Msk      (0x800UL)                 /*!< RXATX1EN (Bitfield-Mask: 0x01)                        */
#define USART0_TRIGCTRL_RXATX2EN_Pos      (12UL)                    /*!< RXATX2EN (Bit 12)                                     */
#define USART0_TRIGCTRL_RXATX2EN_Msk      (0x1000UL)                /*!< RXATX2EN (Bitfield-Mask: 0x01)                        */
#define USART0_TRIGCTRL_TSEL_Pos          (16UL)                    /*!< TSEL (Bit 16)                                         */
#define USART0_TRIGCTRL_TSEL_Msk          (0xf0000UL)               /*!< TSEL (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  CMD  ========================================================== */
#define USART0_CMD_RXEN_Pos               (0UL)                     /*!< RXEN (Bit 0)                                          */
#define USART0_CMD_RXEN_Msk               (0x1UL)                   /*!< RXEN (Bitfield-Mask: 0x01)                            */
#define USART0_CMD_RXDIS_Pos              (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define USART0_CMD_RXDIS_Msk              (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define USART0_CMD_TXEN_Pos               (2UL)                     /*!< TXEN (Bit 2)                                          */
#define USART0_CMD_TXEN_Msk               (0x4UL)                   /*!< TXEN (Bitfield-Mask: 0x01)                            */
#define USART0_CMD_TXDIS_Pos              (3UL)                     /*!< TXDIS (Bit 3)                                         */
#define USART0_CMD_TXDIS_Msk              (0x8UL)                   /*!< TXDIS (Bitfield-Mask: 0x01)                           */
#define USART0_CMD_MASTEREN_Pos           (4UL)                     /*!< MASTEREN (Bit 4)                                      */
#define USART0_CMD_MASTEREN_Msk           (0x10UL)                  /*!< MASTEREN (Bitfield-Mask: 0x01)                        */
#define USART0_CMD_MASTERDIS_Pos          (5UL)                     /*!< MASTERDIS (Bit 5)                                     */
#define USART0_CMD_MASTERDIS_Msk          (0x20UL)                  /*!< MASTERDIS (Bitfield-Mask: 0x01)                       */
#define USART0_CMD_RXBLOCKEN_Pos          (6UL)                     /*!< RXBLOCKEN (Bit 6)                                     */
#define USART0_CMD_RXBLOCKEN_Msk          (0x40UL)                  /*!< RXBLOCKEN (Bitfield-Mask: 0x01)                       */
#define USART0_CMD_RXBLOCKDIS_Pos         (7UL)                     /*!< RXBLOCKDIS (Bit 7)                                    */
#define USART0_CMD_RXBLOCKDIS_Msk         (0x80UL)                  /*!< RXBLOCKDIS (Bitfield-Mask: 0x01)                      */
#define USART0_CMD_TXTRIEN_Pos            (8UL)                     /*!< TXTRIEN (Bit 8)                                       */
#define USART0_CMD_TXTRIEN_Msk            (0x100UL)                 /*!< TXTRIEN (Bitfield-Mask: 0x01)                         */
#define USART0_CMD_TXTRIDIS_Pos           (9UL)                     /*!< TXTRIDIS (Bit 9)                                      */
#define USART0_CMD_TXTRIDIS_Msk           (0x200UL)                 /*!< TXTRIDIS (Bitfield-Mask: 0x01)                        */
#define USART0_CMD_CLEARTX_Pos            (10UL)                    /*!< CLEARTX (Bit 10)                                      */
#define USART0_CMD_CLEARTX_Msk            (0x400UL)                 /*!< CLEARTX (Bitfield-Mask: 0x01)                         */
#define USART0_CMD_CLEARRX_Pos            (11UL)                    /*!< CLEARRX (Bit 11)                                      */
#define USART0_CMD_CLEARRX_Msk            (0x800UL)                 /*!< CLEARRX (Bitfield-Mask: 0x01)                         */
/* ========================================================  STATUS  ========================================================= */
#define USART0_STATUS_RXENS_Pos           (0UL)                     /*!< RXENS (Bit 0)                                         */
#define USART0_STATUS_RXENS_Msk           (0x1UL)                   /*!< RXENS (Bitfield-Mask: 0x01)                           */
#define USART0_STATUS_TXENS_Pos           (1UL)                     /*!< TXENS (Bit 1)                                         */
#define USART0_STATUS_TXENS_Msk           (0x2UL)                   /*!< TXENS (Bitfield-Mask: 0x01)                           */
#define USART0_STATUS_MASTER_Pos          (2UL)                     /*!< MASTER (Bit 2)                                        */
#define USART0_STATUS_MASTER_Msk          (0x4UL)                   /*!< MASTER (Bitfield-Mask: 0x01)                          */
#define USART0_STATUS_RXBLOCK_Pos         (3UL)                     /*!< RXBLOCK (Bit 3)                                       */
#define USART0_STATUS_RXBLOCK_Msk         (0x8UL)                   /*!< RXBLOCK (Bitfield-Mask: 0x01)                         */
#define USART0_STATUS_TXTRI_Pos           (4UL)                     /*!< TXTRI (Bit 4)                                         */
#define USART0_STATUS_TXTRI_Msk           (0x10UL)                  /*!< TXTRI (Bitfield-Mask: 0x01)                           */
#define USART0_STATUS_TXC_Pos             (5UL)                     /*!< TXC (Bit 5)                                           */
#define USART0_STATUS_TXC_Msk             (0x20UL)                  /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART0_STATUS_TXBL_Pos            (6UL)                     /*!< TXBL (Bit 6)                                          */
#define USART0_STATUS_TXBL_Msk            (0x40UL)                  /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define USART0_STATUS_RXDATAV_Pos         (7UL)                     /*!< RXDATAV (Bit 7)                                       */
#define USART0_STATUS_RXDATAV_Msk         (0x80UL)                  /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define USART0_STATUS_RXFULL_Pos          (8UL)                     /*!< RXFULL (Bit 8)                                        */
#define USART0_STATUS_RXFULL_Msk          (0x100UL)                 /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART0_STATUS_TXBDRIGHT_Pos       (9UL)                     /*!< TXBDRIGHT (Bit 9)                                     */
#define USART0_STATUS_TXBDRIGHT_Msk       (0x200UL)                 /*!< TXBDRIGHT (Bitfield-Mask: 0x01)                       */
#define USART0_STATUS_TXBSRIGHT_Pos       (10UL)                    /*!< TXBSRIGHT (Bit 10)                                    */
#define USART0_STATUS_TXBSRIGHT_Msk       (0x400UL)                 /*!< TXBSRIGHT (Bitfield-Mask: 0x01)                       */
#define USART0_STATUS_RXDATAVRIGHT_Pos    (11UL)                    /*!< RXDATAVRIGHT (Bit 11)                                 */
#define USART0_STATUS_RXDATAVRIGHT_Msk    (0x800UL)                 /*!< RXDATAVRIGHT (Bitfield-Mask: 0x01)                    */
#define USART0_STATUS_RXFULLRIGHT_Pos     (12UL)                    /*!< RXFULLRIGHT (Bit 12)                                  */
#define USART0_STATUS_RXFULLRIGHT_Msk     (0x1000UL)                /*!< RXFULLRIGHT (Bitfield-Mask: 0x01)                     */
#define USART0_STATUS_TXIDLE_Pos          (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART0_STATUS_TXIDLE_Msk          (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART0_STATUS_TIMERRESTARTED_Pos  (14UL)                    /*!< TIMERRESTARTED (Bit 14)                               */
#define USART0_STATUS_TIMERRESTARTED_Msk  (0x4000UL)                /*!< TIMERRESTARTED (Bitfield-Mask: 0x01)                  */
#define USART0_STATUS_TXBUFCNT_Pos        (16UL)                    /*!< TXBUFCNT (Bit 16)                                     */
#define USART0_STATUS_TXBUFCNT_Msk        (0x30000UL)               /*!< TXBUFCNT (Bitfield-Mask: 0x03)                        */
/* ========================================================  CLKDIV  ========================================================= */
#define USART0_CLKDIV_DIV_Pos             (3UL)                     /*!< DIV (Bit 3)                                           */
#define USART0_CLKDIV_DIV_Msk             (0x7ffff8UL)              /*!< DIV (Bitfield-Mask: 0xfffff)                          */
#define USART0_CLKDIV_AUTOBAUDEN_Pos      (31UL)                    /*!< AUTOBAUDEN (Bit 31)                                   */
#define USART0_CLKDIV_AUTOBAUDEN_Msk      (0x80000000UL)            /*!< AUTOBAUDEN (Bitfield-Mask: 0x01)                      */
/* ========================================================  RXDATAX  ======================================================== */
#define USART0_RXDATAX_RXDATA_Pos         (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define USART0_RXDATAX_RXDATA_Msk         (0x1ffUL)                 /*!< RXDATA (Bitfield-Mask: 0x1ff)                         */
#define USART0_RXDATAX_PERR_Pos           (14UL)                    /*!< PERR (Bit 14)                                         */
#define USART0_RXDATAX_PERR_Msk           (0x4000UL)                /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART0_RXDATAX_FERR_Pos           (15UL)                    /*!< FERR (Bit 15)                                         */
#define USART0_RXDATAX_FERR_Msk           (0x8000UL)                /*!< FERR (Bitfield-Mask: 0x01)                            */
/* ========================================================  RXDATA  ========================================================= */
#define USART0_RXDATA_RXDATA_Pos          (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define USART0_RXDATA_RXDATA_Msk          (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  RXDOUBLEX  ======================================================= */
#define USART0_RXDOUBLEX_RXDATA0_Pos      (0UL)                     /*!< RXDATA0 (Bit 0)                                       */
#define USART0_RXDOUBLEX_RXDATA0_Msk      (0x1ffUL)                 /*!< RXDATA0 (Bitfield-Mask: 0x1ff)                        */
#define USART0_RXDOUBLEX_PERR0_Pos        (14UL)                    /*!< PERR0 (Bit 14)                                        */
#define USART0_RXDOUBLEX_PERR0_Msk        (0x4000UL)                /*!< PERR0 (Bitfield-Mask: 0x01)                           */
#define USART0_RXDOUBLEX_FERR0_Pos        (15UL)                    /*!< FERR0 (Bit 15)                                        */
#define USART0_RXDOUBLEX_FERR0_Msk        (0x8000UL)                /*!< FERR0 (Bitfield-Mask: 0x01)                           */
#define USART0_RXDOUBLEX_RXDATA1_Pos      (16UL)                    /*!< RXDATA1 (Bit 16)                                      */
#define USART0_RXDOUBLEX_RXDATA1_Msk      (0x1ff0000UL)             /*!< RXDATA1 (Bitfield-Mask: 0x1ff)                        */
#define USART0_RXDOUBLEX_PERR1_Pos        (30UL)                    /*!< PERR1 (Bit 30)                                        */
#define USART0_RXDOUBLEX_PERR1_Msk        (0x40000000UL)            /*!< PERR1 (Bitfield-Mask: 0x01)                           */
#define USART0_RXDOUBLEX_FERR1_Pos        (31UL)                    /*!< FERR1 (Bit 31)                                        */
#define USART0_RXDOUBLEX_FERR1_Msk        (0x80000000UL)            /*!< FERR1 (Bitfield-Mask: 0x01)                           */
/* =======================================================  RXDOUBLE  ======================================================== */
#define USART0_RXDOUBLE_RXDATA0_Pos       (0UL)                     /*!< RXDATA0 (Bit 0)                                       */
#define USART0_RXDOUBLE_RXDATA0_Msk       (0xffUL)                  /*!< RXDATA0 (Bitfield-Mask: 0xff)                         */
#define USART0_RXDOUBLE_RXDATA1_Pos       (8UL)                     /*!< RXDATA1 (Bit 8)                                       */
#define USART0_RXDOUBLE_RXDATA1_Msk       (0xff00UL)                /*!< RXDATA1 (Bitfield-Mask: 0xff)                         */
/* =======================================================  RXDATAXP  ======================================================== */
#define USART0_RXDATAXP_RXDATAP_Pos       (0UL)                     /*!< RXDATAP (Bit 0)                                       */
#define USART0_RXDATAXP_RXDATAP_Msk       (0x1ffUL)                 /*!< RXDATAP (Bitfield-Mask: 0x1ff)                        */
#define USART0_RXDATAXP_PERRP_Pos         (14UL)                    /*!< PERRP (Bit 14)                                        */
#define USART0_RXDATAXP_PERRP_Msk         (0x4000UL)                /*!< PERRP (Bitfield-Mask: 0x01)                           */
#define USART0_RXDATAXP_FERRP_Pos         (15UL)                    /*!< FERRP (Bit 15)                                        */
#define USART0_RXDATAXP_FERRP_Msk         (0x8000UL)                /*!< FERRP (Bitfield-Mask: 0x01)                           */
/* ======================================================  RXDOUBLEXP  ======================================================= */
#define USART0_RXDOUBLEXP_RXDATAP0_Pos    (0UL)                     /*!< RXDATAP0 (Bit 0)                                      */
#define USART0_RXDOUBLEXP_RXDATAP0_Msk    (0x1ffUL)                 /*!< RXDATAP0 (Bitfield-Mask: 0x1ff)                       */
#define USART0_RXDOUBLEXP_PERRP0_Pos      (14UL)                    /*!< PERRP0 (Bit 14)                                       */
#define USART0_RXDOUBLEXP_PERRP0_Msk      (0x4000UL)                /*!< PERRP0 (Bitfield-Mask: 0x01)                          */
#define USART0_RXDOUBLEXP_FERRP0_Pos      (15UL)                    /*!< FERRP0 (Bit 15)                                       */
#define USART0_RXDOUBLEXP_FERRP0_Msk      (0x8000UL)                /*!< FERRP0 (Bitfield-Mask: 0x01)                          */
#define USART0_RXDOUBLEXP_RXDATAP1_Pos    (16UL)                    /*!< RXDATAP1 (Bit 16)                                     */
#define USART0_RXDOUBLEXP_RXDATAP1_Msk    (0x1ff0000UL)             /*!< RXDATAP1 (Bitfield-Mask: 0x1ff)                       */
#define USART0_RXDOUBLEXP_PERRP1_Pos      (30UL)                    /*!< PERRP1 (Bit 30)                                       */
#define USART0_RXDOUBLEXP_PERRP1_Msk      (0x40000000UL)            /*!< PERRP1 (Bitfield-Mask: 0x01)                          */
#define USART0_RXDOUBLEXP_FERRP1_Pos      (31UL)                    /*!< FERRP1 (Bit 31)                                       */
#define USART0_RXDOUBLEXP_FERRP1_Msk      (0x80000000UL)            /*!< FERRP1 (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATAX  ======================================================== */
#define USART0_TXDATAX_TXDATAX_Pos        (0UL)                     /*!< TXDATAX (Bit 0)                                       */
#define USART0_TXDATAX_TXDATAX_Msk        (0x1ffUL)                 /*!< TXDATAX (Bitfield-Mask: 0x1ff)                        */
#define USART0_TXDATAX_UBRXAT_Pos         (11UL)                    /*!< UBRXAT (Bit 11)                                       */
#define USART0_TXDATAX_UBRXAT_Msk         (0x800UL)                 /*!< UBRXAT (Bitfield-Mask: 0x01)                          */
#define USART0_TXDATAX_TXTRIAT_Pos        (12UL)                    /*!< TXTRIAT (Bit 12)                                      */
#define USART0_TXDATAX_TXTRIAT_Msk        (0x1000UL)                /*!< TXTRIAT (Bitfield-Mask: 0x01)                         */
#define USART0_TXDATAX_TXBREAK_Pos        (13UL)                    /*!< TXBREAK (Bit 13)                                      */
#define USART0_TXDATAX_TXBREAK_Msk        (0x2000UL)                /*!< TXBREAK (Bitfield-Mask: 0x01)                         */
#define USART0_TXDATAX_TXDISAT_Pos        (14UL)                    /*!< TXDISAT (Bit 14)                                      */
#define USART0_TXDATAX_TXDISAT_Msk        (0x4000UL)                /*!< TXDISAT (Bitfield-Mask: 0x01)                         */
#define USART0_TXDATAX_RXENAT_Pos         (15UL)                    /*!< RXENAT (Bit 15)                                       */
#define USART0_TXDATAX_RXENAT_Msk         (0x8000UL)                /*!< RXENAT (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATA  ========================================================= */
#define USART0_TXDATA_TXDATA_Pos          (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define USART0_TXDATA_TXDATA_Msk          (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  TXDOUBLEX  ======================================================= */
#define USART0_TXDOUBLEX_TXDATA0_Pos      (0UL)                     /*!< TXDATA0 (Bit 0)                                       */
#define USART0_TXDOUBLEX_TXDATA0_Msk      (0x1ffUL)                 /*!< TXDATA0 (Bitfield-Mask: 0x1ff)                        */
#define USART0_TXDOUBLEX_UBRXAT0_Pos      (11UL)                    /*!< UBRXAT0 (Bit 11)                                      */
#define USART0_TXDOUBLEX_UBRXAT0_Msk      (0x800UL)                 /*!< UBRXAT0 (Bitfield-Mask: 0x01)                         */
#define USART0_TXDOUBLEX_TXTRIAT0_Pos     (12UL)                    /*!< TXTRIAT0 (Bit 12)                                     */
#define USART0_TXDOUBLEX_TXTRIAT0_Msk     (0x1000UL)                /*!< TXTRIAT0 (Bitfield-Mask: 0x01)                        */
#define USART0_TXDOUBLEX_TXBREAK0_Pos     (13UL)                    /*!< TXBREAK0 (Bit 13)                                     */
#define USART0_TXDOUBLEX_TXBREAK0_Msk     (0x2000UL)                /*!< TXBREAK0 (Bitfield-Mask: 0x01)                        */
#define USART0_TXDOUBLEX_TXDISAT0_Pos     (14UL)                    /*!< TXDISAT0 (Bit 14)                                     */
#define USART0_TXDOUBLEX_TXDISAT0_Msk     (0x4000UL)                /*!< TXDISAT0 (Bitfield-Mask: 0x01)                        */
#define USART0_TXDOUBLEX_RXENAT0_Pos      (15UL)                    /*!< RXENAT0 (Bit 15)                                      */
#define USART0_TXDOUBLEX_RXENAT0_Msk      (0x8000UL)                /*!< RXENAT0 (Bitfield-Mask: 0x01)                         */
#define USART0_TXDOUBLEX_TXDATA1_Pos      (16UL)                    /*!< TXDATA1 (Bit 16)                                      */
#define USART0_TXDOUBLEX_TXDATA1_Msk      (0x1ff0000UL)             /*!< TXDATA1 (Bitfield-Mask: 0x1ff)                        */
#define USART0_TXDOUBLEX_UBRXAT1_Pos      (27UL)                    /*!< UBRXAT1 (Bit 27)                                      */
#define USART0_TXDOUBLEX_UBRXAT1_Msk      (0x8000000UL)             /*!< UBRXAT1 (Bitfield-Mask: 0x01)                         */
#define USART0_TXDOUBLEX_TXTRIAT1_Pos     (28UL)                    /*!< TXTRIAT1 (Bit 28)                                     */
#define USART0_TXDOUBLEX_TXTRIAT1_Msk     (0x10000000UL)            /*!< TXTRIAT1 (Bitfield-Mask: 0x01)                        */
#define USART0_TXDOUBLEX_TXBREAK1_Pos     (29UL)                    /*!< TXBREAK1 (Bit 29)                                     */
#define USART0_TXDOUBLEX_TXBREAK1_Msk     (0x20000000UL)            /*!< TXBREAK1 (Bitfield-Mask: 0x01)                        */
#define USART0_TXDOUBLEX_TXDISAT1_Pos     (30UL)                    /*!< TXDISAT1 (Bit 30)                                     */
#define USART0_TXDOUBLEX_TXDISAT1_Msk     (0x40000000UL)            /*!< TXDISAT1 (Bitfield-Mask: 0x01)                        */
#define USART0_TXDOUBLEX_RXENAT1_Pos      (31UL)                    /*!< RXENAT1 (Bit 31)                                      */
#define USART0_TXDOUBLEX_RXENAT1_Msk      (0x80000000UL)            /*!< RXENAT1 (Bitfield-Mask: 0x01)                         */
/* =======================================================  TXDOUBLE  ======================================================== */
#define USART0_TXDOUBLE_TXDATA0_Pos       (0UL)                     /*!< TXDATA0 (Bit 0)                                       */
#define USART0_TXDOUBLE_TXDATA0_Msk       (0xffUL)                  /*!< TXDATA0 (Bitfield-Mask: 0xff)                         */
#define USART0_TXDOUBLE_TXDATA1_Pos       (8UL)                     /*!< TXDATA1 (Bit 8)                                       */
#define USART0_TXDOUBLE_TXDATA1_Msk       (0xff00UL)                /*!< TXDATA1 (Bitfield-Mask: 0xff)                         */
/* ==========================================================  IF  =========================================================== */
#define USART0_IF_TXC_Pos                 (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART0_IF_TXC_Msk                 (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART0_IF_TXBL_Pos                (1UL)                     /*!< TXBL (Bit 1)                                          */
#define USART0_IF_TXBL_Msk                (0x2UL)                   /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define USART0_IF_RXDATAV_Pos             (2UL)                     /*!< RXDATAV (Bit 2)                                       */
#define USART0_IF_RXDATAV_Msk             (0x4UL)                   /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define USART0_IF_RXFULL_Pos              (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART0_IF_RXFULL_Msk              (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART0_IF_RXOF_Pos                (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART0_IF_RXOF_Msk                (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IF_RXUF_Pos                (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART0_IF_RXUF_Msk                (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IF_TXOF_Pos                (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART0_IF_TXOF_Msk                (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IF_TXUF_Pos                (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART0_IF_TXUF_Msk                (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IF_PERR_Pos                (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART0_IF_PERR_Msk                (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART0_IF_FERR_Pos                (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART0_IF_FERR_Msk                (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART0_IF_MPAF_Pos                (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART0_IF_MPAF_Msk                (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART0_IF_SSM_Pos                 (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART0_IF_SSM_Msk                 (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART0_IF_CCF_Pos                 (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART0_IF_CCF_Msk                 (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART0_IF_TXIDLE_Pos              (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART0_IF_TXIDLE_Msk              (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART0_IF_TCMP0_Pos               (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART0_IF_TCMP0_Msk               (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART0_IF_TCMP1_Pos               (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART0_IF_TCMP1_Msk               (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART0_IF_TCMP2_Pos               (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART0_IF_TCMP2_Msk               (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFS  ========================================================== */
#define USART0_IFS_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART0_IFS_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART0_IFS_RXFULL_Pos             (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART0_IFS_RXFULL_Msk             (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART0_IFS_RXOF_Pos               (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART0_IFS_RXOF_Msk               (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_RXUF_Pos               (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART0_IFS_RXUF_Msk               (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_TXOF_Pos               (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART0_IFS_TXOF_Msk               (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_TXUF_Pos               (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART0_IFS_TXUF_Msk               (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_PERR_Pos               (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART0_IFS_PERR_Msk               (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_FERR_Pos               (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART0_IFS_FERR_Msk               (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_MPAF_Pos               (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART0_IFS_MPAF_Msk               (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART0_IFS_SSM_Pos                (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART0_IFS_SSM_Msk                (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART0_IFS_CCF_Pos                (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART0_IFS_CCF_Msk                (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART0_IFS_TXIDLE_Pos             (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART0_IFS_TXIDLE_Msk             (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART0_IFS_TCMP0_Pos              (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART0_IFS_TCMP0_Msk              (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART0_IFS_TCMP1_Pos              (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART0_IFS_TCMP1_Msk              (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART0_IFS_TCMP2_Pos              (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART0_IFS_TCMP2_Msk              (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFC  ========================================================== */
#define USART0_IFC_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART0_IFC_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART0_IFC_RXFULL_Pos             (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART0_IFC_RXFULL_Msk             (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART0_IFC_RXOF_Pos               (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART0_IFC_RXOF_Msk               (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_RXUF_Pos               (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART0_IFC_RXUF_Msk               (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_TXOF_Pos               (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART0_IFC_TXOF_Msk               (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_TXUF_Pos               (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART0_IFC_TXUF_Msk               (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_PERR_Pos               (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART0_IFC_PERR_Msk               (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_FERR_Pos               (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART0_IFC_FERR_Msk               (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_MPAF_Pos               (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART0_IFC_MPAF_Msk               (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART0_IFC_SSM_Pos                (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART0_IFC_SSM_Msk                (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART0_IFC_CCF_Pos                (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART0_IFC_CCF_Msk                (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART0_IFC_TXIDLE_Pos             (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART0_IFC_TXIDLE_Msk             (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART0_IFC_TCMP0_Pos              (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART0_IFC_TCMP0_Msk              (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART0_IFC_TCMP1_Pos              (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART0_IFC_TCMP1_Msk              (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART0_IFC_TCMP2_Pos              (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART0_IFC_TCMP2_Msk              (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IEN  ========================================================== */
#define USART0_IEN_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART0_IEN_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART0_IEN_TXBL_Pos               (1UL)                     /*!< TXBL (Bit 1)                                          */
#define USART0_IEN_TXBL_Msk               (0x2UL)                   /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_RXDATAV_Pos            (2UL)                     /*!< RXDATAV (Bit 2)                                       */
#define USART0_IEN_RXDATAV_Msk            (0x4UL)                   /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define USART0_IEN_RXFULL_Pos             (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART0_IEN_RXFULL_Msk             (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART0_IEN_RXOF_Pos               (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART0_IEN_RXOF_Msk               (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_RXUF_Pos               (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART0_IEN_RXUF_Msk               (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_TXOF_Pos               (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART0_IEN_TXOF_Msk               (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_TXUF_Pos               (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART0_IEN_TXUF_Msk               (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_PERR_Pos               (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART0_IEN_PERR_Msk               (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_FERR_Pos               (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART0_IEN_FERR_Msk               (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_MPAF_Pos               (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART0_IEN_MPAF_Msk               (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART0_IEN_SSM_Pos                (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART0_IEN_SSM_Msk                (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART0_IEN_CCF_Pos                (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART0_IEN_CCF_Msk                (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART0_IEN_TXIDLE_Pos             (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART0_IEN_TXIDLE_Msk             (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART0_IEN_TCMP0_Pos              (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART0_IEN_TCMP0_Msk              (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART0_IEN_TCMP1_Pos              (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART0_IEN_TCMP1_Msk              (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART0_IEN_TCMP2_Pos              (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART0_IEN_TCMP2_Msk              (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ========================================================  IRCTRL  ========================================================= */
#define USART0_IRCTRL_IREN_Pos            (0UL)                     /*!< IREN (Bit 0)                                          */
#define USART0_IRCTRL_IREN_Msk            (0x1UL)                   /*!< IREN (Bitfield-Mask: 0x01)                            */
#define USART0_IRCTRL_IRPW_Pos            (1UL)                     /*!< IRPW (Bit 1)                                          */
#define USART0_IRCTRL_IRPW_Msk            (0x6UL)                   /*!< IRPW (Bitfield-Mask: 0x03)                            */
#define USART0_IRCTRL_IRFILT_Pos          (3UL)                     /*!< IRFILT (Bit 3)                                        */
#define USART0_IRCTRL_IRFILT_Msk          (0x8UL)                   /*!< IRFILT (Bitfield-Mask: 0x01)                          */
#define USART0_IRCTRL_IRPRSEN_Pos         (7UL)                     /*!< IRPRSEN (Bit 7)                                       */
#define USART0_IRCTRL_IRPRSEN_Msk         (0x80UL)                  /*!< IRPRSEN (Bitfield-Mask: 0x01)                         */
#define USART0_IRCTRL_IRPRSSEL_Pos        (8UL)                     /*!< IRPRSSEL (Bit 8)                                      */
#define USART0_IRCTRL_IRPRSSEL_Msk        (0xf00UL)                 /*!< IRPRSSEL (Bitfield-Mask: 0x0f)                        */
/* =========================================================  INPUT  ========================================================= */
#define USART0_INPUT_RXPRSSEL_Pos         (0UL)                     /*!< RXPRSSEL (Bit 0)                                      */
#define USART0_INPUT_RXPRSSEL_Msk         (0xfUL)                   /*!< RXPRSSEL (Bitfield-Mask: 0x0f)                        */
#define USART0_INPUT_RXPRS_Pos            (7UL)                     /*!< RXPRS (Bit 7)                                         */
#define USART0_INPUT_RXPRS_Msk            (0x80UL)                  /*!< RXPRS (Bitfield-Mask: 0x01)                           */
#define USART0_INPUT_CLKPRSSEL_Pos        (8UL)                     /*!< CLKPRSSEL (Bit 8)                                     */
#define USART0_INPUT_CLKPRSSEL_Msk        (0xf00UL)                 /*!< CLKPRSSEL (Bitfield-Mask: 0x0f)                       */
#define USART0_INPUT_CLKPRS_Pos           (15UL)                    /*!< CLKPRS (Bit 15)                                       */
#define USART0_INPUT_CLKPRS_Msk           (0x8000UL)                /*!< CLKPRS (Bitfield-Mask: 0x01)                          */
/* ========================================================  I2SCTRL  ======================================================== */
#define USART0_I2SCTRL_EN_Pos             (0UL)                     /*!< EN (Bit 0)                                            */
#define USART0_I2SCTRL_EN_Msk             (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define USART0_I2SCTRL_MONO_Pos           (1UL)                     /*!< MONO (Bit 1)                                          */
#define USART0_I2SCTRL_MONO_Msk           (0x2UL)                   /*!< MONO (Bitfield-Mask: 0x01)                            */
#define USART0_I2SCTRL_JUSTIFY_Pos        (2UL)                     /*!< JUSTIFY (Bit 2)                                       */
#define USART0_I2SCTRL_JUSTIFY_Msk        (0x4UL)                   /*!< JUSTIFY (Bitfield-Mask: 0x01)                         */
#define USART0_I2SCTRL_DMASPLIT_Pos       (3UL)                     /*!< DMASPLIT (Bit 3)                                      */
#define USART0_I2SCTRL_DMASPLIT_Msk       (0x8UL)                   /*!< DMASPLIT (Bitfield-Mask: 0x01)                        */
#define USART0_I2SCTRL_DELAY_Pos          (4UL)                     /*!< DELAY (Bit 4)                                         */
#define USART0_I2SCTRL_DELAY_Msk          (0x10UL)                  /*!< DELAY (Bitfield-Mask: 0x01)                           */
#define USART0_I2SCTRL_FORMAT_Pos         (8UL)                     /*!< FORMAT (Bit 8)                                        */
#define USART0_I2SCTRL_FORMAT_Msk         (0x700UL)                 /*!< FORMAT (Bitfield-Mask: 0x07)                          */
/* ========================================================  TIMING  ========================================================= */
#define USART0_TIMING_TXDELAY_Pos         (16UL)                    /*!< TXDELAY (Bit 16)                                      */
#define USART0_TIMING_TXDELAY_Msk         (0x70000UL)               /*!< TXDELAY (Bitfield-Mask: 0x07)                         */
#define USART0_TIMING_CSSETUP_Pos         (20UL)                    /*!< CSSETUP (Bit 20)                                      */
#define USART0_TIMING_CSSETUP_Msk         (0x700000UL)              /*!< CSSETUP (Bitfield-Mask: 0x07)                         */
#define USART0_TIMING_ICS_Pos             (24UL)                    /*!< ICS (Bit 24)                                          */
#define USART0_TIMING_ICS_Msk             (0x7000000UL)             /*!< ICS (Bitfield-Mask: 0x07)                             */
#define USART0_TIMING_CSHOLD_Pos          (28UL)                    /*!< CSHOLD (Bit 28)                                       */
#define USART0_TIMING_CSHOLD_Msk          (0x70000000UL)            /*!< CSHOLD (Bitfield-Mask: 0x07)                          */
/* =========================================================  CTRLX  ========================================================= */
#define USART0_CTRLX_DBGHALT_Pos          (0UL)                     /*!< DBGHALT (Bit 0)                                       */
#define USART0_CTRLX_DBGHALT_Msk          (0x1UL)                   /*!< DBGHALT (Bitfield-Mask: 0x01)                         */
#define USART0_CTRLX_CTSINV_Pos           (1UL)                     /*!< CTSINV (Bit 1)                                        */
#define USART0_CTRLX_CTSINV_Msk           (0x2UL)                   /*!< CTSINV (Bitfield-Mask: 0x01)                          */
#define USART0_CTRLX_CTSEN_Pos            (2UL)                     /*!< CTSEN (Bit 2)                                         */
#define USART0_CTRLX_CTSEN_Msk            (0x4UL)                   /*!< CTSEN (Bitfield-Mask: 0x01)                           */
#define USART0_CTRLX_RTSINV_Pos           (3UL)                     /*!< RTSINV (Bit 3)                                        */
#define USART0_CTRLX_RTSINV_Msk           (0x8UL)                   /*!< RTSINV (Bitfield-Mask: 0x01)                          */
/* =======================================================  TIMECMP0  ======================================================== */
#define USART0_TIMECMP0_TCMPVAL_Pos       (0UL)                     /*!< TCMPVAL (Bit 0)                                       */
#define USART0_TIMECMP0_TCMPVAL_Msk       (0xffUL)                  /*!< TCMPVAL (Bitfield-Mask: 0xff)                         */
#define USART0_TIMECMP0_TSTART_Pos        (16UL)                    /*!< TSTART (Bit 16)                                       */
#define USART0_TIMECMP0_TSTART_Msk        (0x70000UL)               /*!< TSTART (Bitfield-Mask: 0x07)                          */
#define USART0_TIMECMP0_TSTOP_Pos         (20UL)                    /*!< TSTOP (Bit 20)                                        */
#define USART0_TIMECMP0_TSTOP_Msk         (0x700000UL)              /*!< TSTOP (Bitfield-Mask: 0x07)                           */
#define USART0_TIMECMP0_RESTARTEN_Pos     (24UL)                    /*!< RESTARTEN (Bit 24)                                    */
#define USART0_TIMECMP0_RESTARTEN_Msk     (0x1000000UL)             /*!< RESTARTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  TIMECMP1  ======================================================== */
#define USART0_TIMECMP1_TCMPVAL_Pos       (0UL)                     /*!< TCMPVAL (Bit 0)                                       */
#define USART0_TIMECMP1_TCMPVAL_Msk       (0xffUL)                  /*!< TCMPVAL (Bitfield-Mask: 0xff)                         */
#define USART0_TIMECMP1_TSTART_Pos        (16UL)                    /*!< TSTART (Bit 16)                                       */
#define USART0_TIMECMP1_TSTART_Msk        (0x70000UL)               /*!< TSTART (Bitfield-Mask: 0x07)                          */
#define USART0_TIMECMP1_TSTOP_Pos         (20UL)                    /*!< TSTOP (Bit 20)                                        */
#define USART0_TIMECMP1_TSTOP_Msk         (0x700000UL)              /*!< TSTOP (Bitfield-Mask: 0x07)                           */
#define USART0_TIMECMP1_RESTARTEN_Pos     (24UL)                    /*!< RESTARTEN (Bit 24)                                    */
#define USART0_TIMECMP1_RESTARTEN_Msk     (0x1000000UL)             /*!< RESTARTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  TIMECMP2  ======================================================== */
#define USART0_TIMECMP2_TCMPVAL_Pos       (0UL)                     /*!< TCMPVAL (Bit 0)                                       */
#define USART0_TIMECMP2_TCMPVAL_Msk       (0xffUL)                  /*!< TCMPVAL (Bitfield-Mask: 0xff)                         */
#define USART0_TIMECMP2_TSTART_Pos        (16UL)                    /*!< TSTART (Bit 16)                                       */
#define USART0_TIMECMP2_TSTART_Msk        (0x70000UL)               /*!< TSTART (Bitfield-Mask: 0x07)                          */
#define USART0_TIMECMP2_TSTOP_Pos         (20UL)                    /*!< TSTOP (Bit 20)                                        */
#define USART0_TIMECMP2_TSTOP_Msk         (0x700000UL)              /*!< TSTOP (Bitfield-Mask: 0x07)                           */
#define USART0_TIMECMP2_RESTARTEN_Pos     (24UL)                    /*!< RESTARTEN (Bit 24)                                    */
#define USART0_TIMECMP2_RESTARTEN_Msk     (0x1000000UL)             /*!< RESTARTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  ROUTEPEN  ======================================================== */
#define USART0_ROUTEPEN_RXPEN_Pos         (0UL)                     /*!< RXPEN (Bit 0)                                         */
#define USART0_ROUTEPEN_RXPEN_Msk         (0x1UL)                   /*!< RXPEN (Bitfield-Mask: 0x01)                           */
#define USART0_ROUTEPEN_TXPEN_Pos         (1UL)                     /*!< TXPEN (Bit 1)                                         */
#define USART0_ROUTEPEN_TXPEN_Msk         (0x2UL)                   /*!< TXPEN (Bitfield-Mask: 0x01)                           */
#define USART0_ROUTEPEN_CSPEN_Pos         (2UL)                     /*!< CSPEN (Bit 2)                                         */
#define USART0_ROUTEPEN_CSPEN_Msk         (0x4UL)                   /*!< CSPEN (Bitfield-Mask: 0x01)                           */
#define USART0_ROUTEPEN_CLKPEN_Pos        (3UL)                     /*!< CLKPEN (Bit 3)                                        */
#define USART0_ROUTEPEN_CLKPEN_Msk        (0x8UL)                   /*!< CLKPEN (Bitfield-Mask: 0x01)                          */
#define USART0_ROUTEPEN_CTSPEN_Pos        (4UL)                     /*!< CTSPEN (Bit 4)                                        */
#define USART0_ROUTEPEN_CTSPEN_Msk        (0x10UL)                  /*!< CTSPEN (Bitfield-Mask: 0x01)                          */
#define USART0_ROUTEPEN_RTSPEN_Pos        (5UL)                     /*!< RTSPEN (Bit 5)                                        */
#define USART0_ROUTEPEN_RTSPEN_Msk        (0x20UL)                  /*!< RTSPEN (Bitfield-Mask: 0x01)                          */
/* =======================================================  ROUTELOC0  ======================================================= */
#define USART0_ROUTELOC0_RXLOC_Pos        (0UL)                     /*!< RXLOC (Bit 0)                                         */
#define USART0_ROUTELOC0_RXLOC_Msk        (0x3fUL)                  /*!< RXLOC (Bitfield-Mask: 0x3f)                           */
#define USART0_ROUTELOC0_TXLOC_Pos        (8UL)                     /*!< TXLOC (Bit 8)                                         */
#define USART0_ROUTELOC0_TXLOC_Msk        (0x3f00UL)                /*!< TXLOC (Bitfield-Mask: 0x3f)                           */
#define USART0_ROUTELOC0_CSLOC_Pos        (16UL)                    /*!< CSLOC (Bit 16)                                        */
#define USART0_ROUTELOC0_CSLOC_Msk        (0x3f0000UL)              /*!< CSLOC (Bitfield-Mask: 0x3f)                           */
#define USART0_ROUTELOC0_CLKLOC_Pos       (24UL)                    /*!< CLKLOC (Bit 24)                                       */
#define USART0_ROUTELOC0_CLKLOC_Msk       (0x3f000000UL)            /*!< CLKLOC (Bitfield-Mask: 0x3f)                          */
/* =======================================================  ROUTELOC1  ======================================================= */
#define USART0_ROUTELOC1_CTSLOC_Pos       (0UL)                     /*!< CTSLOC (Bit 0)                                        */
#define USART0_ROUTELOC1_CTSLOC_Msk       (0x3fUL)                  /*!< CTSLOC (Bitfield-Mask: 0x3f)                          */
#define USART0_ROUTELOC1_RTSLOC_Pos       (8UL)                     /*!< RTSLOC (Bit 8)                                        */
#define USART0_ROUTELOC1_RTSLOC_Msk       (0x3f00UL)                /*!< RTSLOC (Bitfield-Mask: 0x3f)                          */


/* =========================================================================================================================== */
/* ================                                          USART1                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define USART1_CTRL_SYNC_Pos              (0UL)                     /*!< SYNC (Bit 0)                                          */
#define USART1_CTRL_SYNC_Msk              (0x1UL)                   /*!< SYNC (Bitfield-Mask: 0x01)                            */
#define USART1_CTRL_LOOPBK_Pos            (1UL)                     /*!< LOOPBK (Bit 1)                                        */
#define USART1_CTRL_LOOPBK_Msk            (0x2UL)                   /*!< LOOPBK (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_CCEN_Pos              (2UL)                     /*!< CCEN (Bit 2)                                          */
#define USART1_CTRL_CCEN_Msk              (0x4UL)                   /*!< CCEN (Bitfield-Mask: 0x01)                            */
#define USART1_CTRL_MPM_Pos               (3UL)                     /*!< MPM (Bit 3)                                           */
#define USART1_CTRL_MPM_Msk               (0x8UL)                   /*!< MPM (Bitfield-Mask: 0x01)                             */
#define USART1_CTRL_MPAB_Pos              (4UL)                     /*!< MPAB (Bit 4)                                          */
#define USART1_CTRL_MPAB_Msk              (0x10UL)                  /*!< MPAB (Bitfield-Mask: 0x01)                            */
#define USART1_CTRL_OVS_Pos               (5UL)                     /*!< OVS (Bit 5)                                           */
#define USART1_CTRL_OVS_Msk               (0x60UL)                  /*!< OVS (Bitfield-Mask: 0x03)                             */
#define USART1_CTRL_CLKPOL_Pos            (8UL)                     /*!< CLKPOL (Bit 8)                                        */
#define USART1_CTRL_CLKPOL_Msk            (0x100UL)                 /*!< CLKPOL (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_CLKPHA_Pos            (9UL)                     /*!< CLKPHA (Bit 9)                                        */
#define USART1_CTRL_CLKPHA_Msk            (0x200UL)                 /*!< CLKPHA (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_MSBF_Pos              (10UL)                    /*!< MSBF (Bit 10)                                         */
#define USART1_CTRL_MSBF_Msk              (0x400UL)                 /*!< MSBF (Bitfield-Mask: 0x01)                            */
#define USART1_CTRL_CSMA_Pos              (11UL)                    /*!< CSMA (Bit 11)                                         */
#define USART1_CTRL_CSMA_Msk              (0x800UL)                 /*!< CSMA (Bitfield-Mask: 0x01)                            */
#define USART1_CTRL_TXBIL_Pos             (12UL)                    /*!< TXBIL (Bit 12)                                        */
#define USART1_CTRL_TXBIL_Msk             (0x1000UL)                /*!< TXBIL (Bitfield-Mask: 0x01)                           */
#define USART1_CTRL_RXINV_Pos             (13UL)                    /*!< RXINV (Bit 13)                                        */
#define USART1_CTRL_RXINV_Msk             (0x2000UL)                /*!< RXINV (Bitfield-Mask: 0x01)                           */
#define USART1_CTRL_TXINV_Pos             (14UL)                    /*!< TXINV (Bit 14)                                        */
#define USART1_CTRL_TXINV_Msk             (0x4000UL)                /*!< TXINV (Bitfield-Mask: 0x01)                           */
#define USART1_CTRL_CSINV_Pos             (15UL)                    /*!< CSINV (Bit 15)                                        */
#define USART1_CTRL_CSINV_Msk             (0x8000UL)                /*!< CSINV (Bitfield-Mask: 0x01)                           */
#define USART1_CTRL_AUTOCS_Pos            (16UL)                    /*!< AUTOCS (Bit 16)                                       */
#define USART1_CTRL_AUTOCS_Msk            (0x10000UL)               /*!< AUTOCS (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_AUTOTRI_Pos           (17UL)                    /*!< AUTOTRI (Bit 17)                                      */
#define USART1_CTRL_AUTOTRI_Msk           (0x20000UL)               /*!< AUTOTRI (Bitfield-Mask: 0x01)                         */
#define USART1_CTRL_SCMODE_Pos            (18UL)                    /*!< SCMODE (Bit 18)                                       */
#define USART1_CTRL_SCMODE_Msk            (0x40000UL)               /*!< SCMODE (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_SCRETRANS_Pos         (19UL)                    /*!< SCRETRANS (Bit 19)                                    */
#define USART1_CTRL_SCRETRANS_Msk         (0x80000UL)               /*!< SCRETRANS (Bitfield-Mask: 0x01)                       */
#define USART1_CTRL_SKIPPERRF_Pos         (20UL)                    /*!< SKIPPERRF (Bit 20)                                    */
#define USART1_CTRL_SKIPPERRF_Msk         (0x100000UL)              /*!< SKIPPERRF (Bitfield-Mask: 0x01)                       */
#define USART1_CTRL_BIT8DV_Pos            (21UL)                    /*!< BIT8DV (Bit 21)                                       */
#define USART1_CTRL_BIT8DV_Msk            (0x200000UL)              /*!< BIT8DV (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_ERRSDMA_Pos           (22UL)                    /*!< ERRSDMA (Bit 22)                                      */
#define USART1_CTRL_ERRSDMA_Msk           (0x400000UL)              /*!< ERRSDMA (Bitfield-Mask: 0x01)                         */
#define USART1_CTRL_ERRSRX_Pos            (23UL)                    /*!< ERRSRX (Bit 23)                                       */
#define USART1_CTRL_ERRSRX_Msk            (0x800000UL)              /*!< ERRSRX (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_ERRSTX_Pos            (24UL)                    /*!< ERRSTX (Bit 24)                                       */
#define USART1_CTRL_ERRSTX_Msk            (0x1000000UL)             /*!< ERRSTX (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_SSSEARLY_Pos          (25UL)                    /*!< SSSEARLY (Bit 25)                                     */
#define USART1_CTRL_SSSEARLY_Msk          (0x2000000UL)             /*!< SSSEARLY (Bitfield-Mask: 0x01)                        */
#define USART1_CTRL_BYTESWAP_Pos          (28UL)                    /*!< BYTESWAP (Bit 28)                                     */
#define USART1_CTRL_BYTESWAP_Msk          (0x10000000UL)            /*!< BYTESWAP (Bitfield-Mask: 0x01)                        */
#define USART1_CTRL_AUTOTX_Pos            (29UL)                    /*!< AUTOTX (Bit 29)                                       */
#define USART1_CTRL_AUTOTX_Msk            (0x20000000UL)            /*!< AUTOTX (Bitfield-Mask: 0x01)                          */
#define USART1_CTRL_MVDIS_Pos             (30UL)                    /*!< MVDIS (Bit 30)                                        */
#define USART1_CTRL_MVDIS_Msk             (0x40000000UL)            /*!< MVDIS (Bitfield-Mask: 0x01)                           */
#define USART1_CTRL_SMSDELAY_Pos          (31UL)                    /*!< SMSDELAY (Bit 31)                                     */
#define USART1_CTRL_SMSDELAY_Msk          (0x80000000UL)            /*!< SMSDELAY (Bitfield-Mask: 0x01)                        */
/* =========================================================  FRAME  ========================================================= */
#define USART1_FRAME_DATABITS_Pos         (0UL)                     /*!< DATABITS (Bit 0)                                      */
#define USART1_FRAME_DATABITS_Msk         (0xfUL)                   /*!< DATABITS (Bitfield-Mask: 0x0f)                        */
#define USART1_FRAME_PARITY_Pos           (8UL)                     /*!< PARITY (Bit 8)                                        */
#define USART1_FRAME_PARITY_Msk           (0x300UL)                 /*!< PARITY (Bitfield-Mask: 0x03)                          */
#define USART1_FRAME_STOPBITS_Pos         (12UL)                    /*!< STOPBITS (Bit 12)                                     */
#define USART1_FRAME_STOPBITS_Msk         (0x3000UL)                /*!< STOPBITS (Bitfield-Mask: 0x03)                        */
/* =======================================================  TRIGCTRL  ======================================================== */
#define USART1_TRIGCTRL_RXTEN_Pos         (4UL)                     /*!< RXTEN (Bit 4)                                         */
#define USART1_TRIGCTRL_RXTEN_Msk         (0x10UL)                  /*!< RXTEN (Bitfield-Mask: 0x01)                           */
#define USART1_TRIGCTRL_TXTEN_Pos         (5UL)                     /*!< TXTEN (Bit 5)                                         */
#define USART1_TRIGCTRL_TXTEN_Msk         (0x20UL)                  /*!< TXTEN (Bitfield-Mask: 0x01)                           */
#define USART1_TRIGCTRL_AUTOTXTEN_Pos     (6UL)                     /*!< AUTOTXTEN (Bit 6)                                     */
#define USART1_TRIGCTRL_AUTOTXTEN_Msk     (0x40UL)                  /*!< AUTOTXTEN (Bitfield-Mask: 0x01)                       */
#define USART1_TRIGCTRL_TXARX0EN_Pos      (7UL)                     /*!< TXARX0EN (Bit 7)                                      */
#define USART1_TRIGCTRL_TXARX0EN_Msk      (0x80UL)                  /*!< TXARX0EN (Bitfield-Mask: 0x01)                        */
#define USART1_TRIGCTRL_TXARX1EN_Pos      (8UL)                     /*!< TXARX1EN (Bit 8)                                      */
#define USART1_TRIGCTRL_TXARX1EN_Msk      (0x100UL)                 /*!< TXARX1EN (Bitfield-Mask: 0x01)                        */
#define USART1_TRIGCTRL_TXARX2EN_Pos      (9UL)                     /*!< TXARX2EN (Bit 9)                                      */
#define USART1_TRIGCTRL_TXARX2EN_Msk      (0x200UL)                 /*!< TXARX2EN (Bitfield-Mask: 0x01)                        */
#define USART1_TRIGCTRL_RXATX0EN_Pos      (10UL)                    /*!< RXATX0EN (Bit 10)                                     */
#define USART1_TRIGCTRL_RXATX0EN_Msk      (0x400UL)                 /*!< RXATX0EN (Bitfield-Mask: 0x01)                        */
#define USART1_TRIGCTRL_RXATX1EN_Pos      (11UL)                    /*!< RXATX1EN (Bit 11)                                     */
#define USART1_TRIGCTRL_RXATX1EN_Msk      (0x800UL)                 /*!< RXATX1EN (Bitfield-Mask: 0x01)                        */
#define USART1_TRIGCTRL_RXATX2EN_Pos      (12UL)                    /*!< RXATX2EN (Bit 12)                                     */
#define USART1_TRIGCTRL_RXATX2EN_Msk      (0x1000UL)                /*!< RXATX2EN (Bitfield-Mask: 0x01)                        */
#define USART1_TRIGCTRL_TSEL_Pos          (16UL)                    /*!< TSEL (Bit 16)                                         */
#define USART1_TRIGCTRL_TSEL_Msk          (0xf0000UL)               /*!< TSEL (Bitfield-Mask: 0x0f)                            */
/* ==========================================================  CMD  ========================================================== */
#define USART1_CMD_RXEN_Pos               (0UL)                     /*!< RXEN (Bit 0)                                          */
#define USART1_CMD_RXEN_Msk               (0x1UL)                   /*!< RXEN (Bitfield-Mask: 0x01)                            */
#define USART1_CMD_RXDIS_Pos              (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define USART1_CMD_RXDIS_Msk              (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define USART1_CMD_TXEN_Pos               (2UL)                     /*!< TXEN (Bit 2)                                          */
#define USART1_CMD_TXEN_Msk               (0x4UL)                   /*!< TXEN (Bitfield-Mask: 0x01)                            */
#define USART1_CMD_TXDIS_Pos              (3UL)                     /*!< TXDIS (Bit 3)                                         */
#define USART1_CMD_TXDIS_Msk              (0x8UL)                   /*!< TXDIS (Bitfield-Mask: 0x01)                           */
#define USART1_CMD_MASTEREN_Pos           (4UL)                     /*!< MASTEREN (Bit 4)                                      */
#define USART1_CMD_MASTEREN_Msk           (0x10UL)                  /*!< MASTEREN (Bitfield-Mask: 0x01)                        */
#define USART1_CMD_MASTERDIS_Pos          (5UL)                     /*!< MASTERDIS (Bit 5)                                     */
#define USART1_CMD_MASTERDIS_Msk          (0x20UL)                  /*!< MASTERDIS (Bitfield-Mask: 0x01)                       */
#define USART1_CMD_RXBLOCKEN_Pos          (6UL)                     /*!< RXBLOCKEN (Bit 6)                                     */
#define USART1_CMD_RXBLOCKEN_Msk          (0x40UL)                  /*!< RXBLOCKEN (Bitfield-Mask: 0x01)                       */
#define USART1_CMD_RXBLOCKDIS_Pos         (7UL)                     /*!< RXBLOCKDIS (Bit 7)                                    */
#define USART1_CMD_RXBLOCKDIS_Msk         (0x80UL)                  /*!< RXBLOCKDIS (Bitfield-Mask: 0x01)                      */
#define USART1_CMD_TXTRIEN_Pos            (8UL)                     /*!< TXTRIEN (Bit 8)                                       */
#define USART1_CMD_TXTRIEN_Msk            (0x100UL)                 /*!< TXTRIEN (Bitfield-Mask: 0x01)                         */
#define USART1_CMD_TXTRIDIS_Pos           (9UL)                     /*!< TXTRIDIS (Bit 9)                                      */
#define USART1_CMD_TXTRIDIS_Msk           (0x200UL)                 /*!< TXTRIDIS (Bitfield-Mask: 0x01)                        */
#define USART1_CMD_CLEARTX_Pos            (10UL)                    /*!< CLEARTX (Bit 10)                                      */
#define USART1_CMD_CLEARTX_Msk            (0x400UL)                 /*!< CLEARTX (Bitfield-Mask: 0x01)                         */
#define USART1_CMD_CLEARRX_Pos            (11UL)                    /*!< CLEARRX (Bit 11)                                      */
#define USART1_CMD_CLEARRX_Msk            (0x800UL)                 /*!< CLEARRX (Bitfield-Mask: 0x01)                         */
/* ========================================================  STATUS  ========================================================= */
#define USART1_STATUS_RXENS_Pos           (0UL)                     /*!< RXENS (Bit 0)                                         */
#define USART1_STATUS_RXENS_Msk           (0x1UL)                   /*!< RXENS (Bitfield-Mask: 0x01)                           */
#define USART1_STATUS_TXENS_Pos           (1UL)                     /*!< TXENS (Bit 1)                                         */
#define USART1_STATUS_TXENS_Msk           (0x2UL)                   /*!< TXENS (Bitfield-Mask: 0x01)                           */
#define USART1_STATUS_MASTER_Pos          (2UL)                     /*!< MASTER (Bit 2)                                        */
#define USART1_STATUS_MASTER_Msk          (0x4UL)                   /*!< MASTER (Bitfield-Mask: 0x01)                          */
#define USART1_STATUS_RXBLOCK_Pos         (3UL)                     /*!< RXBLOCK (Bit 3)                                       */
#define USART1_STATUS_RXBLOCK_Msk         (0x8UL)                   /*!< RXBLOCK (Bitfield-Mask: 0x01)                         */
#define USART1_STATUS_TXTRI_Pos           (4UL)                     /*!< TXTRI (Bit 4)                                         */
#define USART1_STATUS_TXTRI_Msk           (0x10UL)                  /*!< TXTRI (Bitfield-Mask: 0x01)                           */
#define USART1_STATUS_TXC_Pos             (5UL)                     /*!< TXC (Bit 5)                                           */
#define USART1_STATUS_TXC_Msk             (0x20UL)                  /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART1_STATUS_TXBL_Pos            (6UL)                     /*!< TXBL (Bit 6)                                          */
#define USART1_STATUS_TXBL_Msk            (0x40UL)                  /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define USART1_STATUS_RXDATAV_Pos         (7UL)                     /*!< RXDATAV (Bit 7)                                       */
#define USART1_STATUS_RXDATAV_Msk         (0x80UL)                  /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define USART1_STATUS_RXFULL_Pos          (8UL)                     /*!< RXFULL (Bit 8)                                        */
#define USART1_STATUS_RXFULL_Msk          (0x100UL)                 /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART1_STATUS_TXBDRIGHT_Pos       (9UL)                     /*!< TXBDRIGHT (Bit 9)                                     */
#define USART1_STATUS_TXBDRIGHT_Msk       (0x200UL)                 /*!< TXBDRIGHT (Bitfield-Mask: 0x01)                       */
#define USART1_STATUS_TXBSRIGHT_Pos       (10UL)                    /*!< TXBSRIGHT (Bit 10)                                    */
#define USART1_STATUS_TXBSRIGHT_Msk       (0x400UL)                 /*!< TXBSRIGHT (Bitfield-Mask: 0x01)                       */
#define USART1_STATUS_RXDATAVRIGHT_Pos    (11UL)                    /*!< RXDATAVRIGHT (Bit 11)                                 */
#define USART1_STATUS_RXDATAVRIGHT_Msk    (0x800UL)                 /*!< RXDATAVRIGHT (Bitfield-Mask: 0x01)                    */
#define USART1_STATUS_RXFULLRIGHT_Pos     (12UL)                    /*!< RXFULLRIGHT (Bit 12)                                  */
#define USART1_STATUS_RXFULLRIGHT_Msk     (0x1000UL)                /*!< RXFULLRIGHT (Bitfield-Mask: 0x01)                     */
#define USART1_STATUS_TXIDLE_Pos          (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART1_STATUS_TXIDLE_Msk          (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART1_STATUS_TIMERRESTARTED_Pos  (14UL)                    /*!< TIMERRESTARTED (Bit 14)                               */
#define USART1_STATUS_TIMERRESTARTED_Msk  (0x4000UL)                /*!< TIMERRESTARTED (Bitfield-Mask: 0x01)                  */
#define USART1_STATUS_TXBUFCNT_Pos        (16UL)                    /*!< TXBUFCNT (Bit 16)                                     */
#define USART1_STATUS_TXBUFCNT_Msk        (0x30000UL)               /*!< TXBUFCNT (Bitfield-Mask: 0x03)                        */
/* ========================================================  CLKDIV  ========================================================= */
#define USART1_CLKDIV_DIV_Pos             (3UL)                     /*!< DIV (Bit 3)                                           */
#define USART1_CLKDIV_DIV_Msk             (0x7ffff8UL)              /*!< DIV (Bitfield-Mask: 0xfffff)                          */
#define USART1_CLKDIV_AUTOBAUDEN_Pos      (31UL)                    /*!< AUTOBAUDEN (Bit 31)                                   */
#define USART1_CLKDIV_AUTOBAUDEN_Msk      (0x80000000UL)            /*!< AUTOBAUDEN (Bitfield-Mask: 0x01)                      */
/* ========================================================  RXDATAX  ======================================================== */
#define USART1_RXDATAX_RXDATA_Pos         (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define USART1_RXDATAX_RXDATA_Msk         (0x1ffUL)                 /*!< RXDATA (Bitfield-Mask: 0x1ff)                         */
#define USART1_RXDATAX_PERR_Pos           (14UL)                    /*!< PERR (Bit 14)                                         */
#define USART1_RXDATAX_PERR_Msk           (0x4000UL)                /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART1_RXDATAX_FERR_Pos           (15UL)                    /*!< FERR (Bit 15)                                         */
#define USART1_RXDATAX_FERR_Msk           (0x8000UL)                /*!< FERR (Bitfield-Mask: 0x01)                            */
/* ========================================================  RXDATA  ========================================================= */
#define USART1_RXDATA_RXDATA_Pos          (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define USART1_RXDATA_RXDATA_Msk          (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  RXDOUBLEX  ======================================================= */
#define USART1_RXDOUBLEX_RXDATA0_Pos      (0UL)                     /*!< RXDATA0 (Bit 0)                                       */
#define USART1_RXDOUBLEX_RXDATA0_Msk      (0x1ffUL)                 /*!< RXDATA0 (Bitfield-Mask: 0x1ff)                        */
#define USART1_RXDOUBLEX_PERR0_Pos        (14UL)                    /*!< PERR0 (Bit 14)                                        */
#define USART1_RXDOUBLEX_PERR0_Msk        (0x4000UL)                /*!< PERR0 (Bitfield-Mask: 0x01)                           */
#define USART1_RXDOUBLEX_FERR0_Pos        (15UL)                    /*!< FERR0 (Bit 15)                                        */
#define USART1_RXDOUBLEX_FERR0_Msk        (0x8000UL)                /*!< FERR0 (Bitfield-Mask: 0x01)                           */
#define USART1_RXDOUBLEX_RXDATA1_Pos      (16UL)                    /*!< RXDATA1 (Bit 16)                                      */
#define USART1_RXDOUBLEX_RXDATA1_Msk      (0x1ff0000UL)             /*!< RXDATA1 (Bitfield-Mask: 0x1ff)                        */
#define USART1_RXDOUBLEX_PERR1_Pos        (30UL)                    /*!< PERR1 (Bit 30)                                        */
#define USART1_RXDOUBLEX_PERR1_Msk        (0x40000000UL)            /*!< PERR1 (Bitfield-Mask: 0x01)                           */
#define USART1_RXDOUBLEX_FERR1_Pos        (31UL)                    /*!< FERR1 (Bit 31)                                        */
#define USART1_RXDOUBLEX_FERR1_Msk        (0x80000000UL)            /*!< FERR1 (Bitfield-Mask: 0x01)                           */
/* =======================================================  RXDOUBLE  ======================================================== */
#define USART1_RXDOUBLE_RXDATA0_Pos       (0UL)                     /*!< RXDATA0 (Bit 0)                                       */
#define USART1_RXDOUBLE_RXDATA0_Msk       (0xffUL)                  /*!< RXDATA0 (Bitfield-Mask: 0xff)                         */
#define USART1_RXDOUBLE_RXDATA1_Pos       (8UL)                     /*!< RXDATA1 (Bit 8)                                       */
#define USART1_RXDOUBLE_RXDATA1_Msk       (0xff00UL)                /*!< RXDATA1 (Bitfield-Mask: 0xff)                         */
/* =======================================================  RXDATAXP  ======================================================== */
#define USART1_RXDATAXP_RXDATAP_Pos       (0UL)                     /*!< RXDATAP (Bit 0)                                       */
#define USART1_RXDATAXP_RXDATAP_Msk       (0x1ffUL)                 /*!< RXDATAP (Bitfield-Mask: 0x1ff)                        */
#define USART1_RXDATAXP_PERRP_Pos         (14UL)                    /*!< PERRP (Bit 14)                                        */
#define USART1_RXDATAXP_PERRP_Msk         (0x4000UL)                /*!< PERRP (Bitfield-Mask: 0x01)                           */
#define USART1_RXDATAXP_FERRP_Pos         (15UL)                    /*!< FERRP (Bit 15)                                        */
#define USART1_RXDATAXP_FERRP_Msk         (0x8000UL)                /*!< FERRP (Bitfield-Mask: 0x01)                           */
/* ======================================================  RXDOUBLEXP  ======================================================= */
#define USART1_RXDOUBLEXP_RXDATAP0_Pos    (0UL)                     /*!< RXDATAP0 (Bit 0)                                      */
#define USART1_RXDOUBLEXP_RXDATAP0_Msk    (0x1ffUL)                 /*!< RXDATAP0 (Bitfield-Mask: 0x1ff)                       */
#define USART1_RXDOUBLEXP_PERRP0_Pos      (14UL)                    /*!< PERRP0 (Bit 14)                                       */
#define USART1_RXDOUBLEXP_PERRP0_Msk      (0x4000UL)                /*!< PERRP0 (Bitfield-Mask: 0x01)                          */
#define USART1_RXDOUBLEXP_FERRP0_Pos      (15UL)                    /*!< FERRP0 (Bit 15)                                       */
#define USART1_RXDOUBLEXP_FERRP0_Msk      (0x8000UL)                /*!< FERRP0 (Bitfield-Mask: 0x01)                          */
#define USART1_RXDOUBLEXP_RXDATAP1_Pos    (16UL)                    /*!< RXDATAP1 (Bit 16)                                     */
#define USART1_RXDOUBLEXP_RXDATAP1_Msk    (0x1ff0000UL)             /*!< RXDATAP1 (Bitfield-Mask: 0x1ff)                       */
#define USART1_RXDOUBLEXP_PERRP1_Pos      (30UL)                    /*!< PERRP1 (Bit 30)                                       */
#define USART1_RXDOUBLEXP_PERRP1_Msk      (0x40000000UL)            /*!< PERRP1 (Bitfield-Mask: 0x01)                          */
#define USART1_RXDOUBLEXP_FERRP1_Pos      (31UL)                    /*!< FERRP1 (Bit 31)                                       */
#define USART1_RXDOUBLEXP_FERRP1_Msk      (0x80000000UL)            /*!< FERRP1 (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATAX  ======================================================== */
#define USART1_TXDATAX_TXDATAX_Pos        (0UL)                     /*!< TXDATAX (Bit 0)                                       */
#define USART1_TXDATAX_TXDATAX_Msk        (0x1ffUL)                 /*!< TXDATAX (Bitfield-Mask: 0x1ff)                        */
#define USART1_TXDATAX_UBRXAT_Pos         (11UL)                    /*!< UBRXAT (Bit 11)                                       */
#define USART1_TXDATAX_UBRXAT_Msk         (0x800UL)                 /*!< UBRXAT (Bitfield-Mask: 0x01)                          */
#define USART1_TXDATAX_TXTRIAT_Pos        (12UL)                    /*!< TXTRIAT (Bit 12)                                      */
#define USART1_TXDATAX_TXTRIAT_Msk        (0x1000UL)                /*!< TXTRIAT (Bitfield-Mask: 0x01)                         */
#define USART1_TXDATAX_TXBREAK_Pos        (13UL)                    /*!< TXBREAK (Bit 13)                                      */
#define USART1_TXDATAX_TXBREAK_Msk        (0x2000UL)                /*!< TXBREAK (Bitfield-Mask: 0x01)                         */
#define USART1_TXDATAX_TXDISAT_Pos        (14UL)                    /*!< TXDISAT (Bit 14)                                      */
#define USART1_TXDATAX_TXDISAT_Msk        (0x4000UL)                /*!< TXDISAT (Bitfield-Mask: 0x01)                         */
#define USART1_TXDATAX_RXENAT_Pos         (15UL)                    /*!< RXENAT (Bit 15)                                       */
#define USART1_TXDATAX_RXENAT_Msk         (0x8000UL)                /*!< RXENAT (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATA  ========================================================= */
#define USART1_TXDATA_TXDATA_Pos          (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define USART1_TXDATA_TXDATA_Msk          (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  TXDOUBLEX  ======================================================= */
#define USART1_TXDOUBLEX_TXDATA0_Pos      (0UL)                     /*!< TXDATA0 (Bit 0)                                       */
#define USART1_TXDOUBLEX_TXDATA0_Msk      (0x1ffUL)                 /*!< TXDATA0 (Bitfield-Mask: 0x1ff)                        */
#define USART1_TXDOUBLEX_UBRXAT0_Pos      (11UL)                    /*!< UBRXAT0 (Bit 11)                                      */
#define USART1_TXDOUBLEX_UBRXAT0_Msk      (0x800UL)                 /*!< UBRXAT0 (Bitfield-Mask: 0x01)                         */
#define USART1_TXDOUBLEX_TXTRIAT0_Pos     (12UL)                    /*!< TXTRIAT0 (Bit 12)                                     */
#define USART1_TXDOUBLEX_TXTRIAT0_Msk     (0x1000UL)                /*!< TXTRIAT0 (Bitfield-Mask: 0x01)                        */
#define USART1_TXDOUBLEX_TXBREAK0_Pos     (13UL)                    /*!< TXBREAK0 (Bit 13)                                     */
#define USART1_TXDOUBLEX_TXBREAK0_Msk     (0x2000UL)                /*!< TXBREAK0 (Bitfield-Mask: 0x01)                        */
#define USART1_TXDOUBLEX_TXDISAT0_Pos     (14UL)                    /*!< TXDISAT0 (Bit 14)                                     */
#define USART1_TXDOUBLEX_TXDISAT0_Msk     (0x4000UL)                /*!< TXDISAT0 (Bitfield-Mask: 0x01)                        */
#define USART1_TXDOUBLEX_RXENAT0_Pos      (15UL)                    /*!< RXENAT0 (Bit 15)                                      */
#define USART1_TXDOUBLEX_RXENAT0_Msk      (0x8000UL)                /*!< RXENAT0 (Bitfield-Mask: 0x01)                         */
#define USART1_TXDOUBLEX_TXDATA1_Pos      (16UL)                    /*!< TXDATA1 (Bit 16)                                      */
#define USART1_TXDOUBLEX_TXDATA1_Msk      (0x1ff0000UL)             /*!< TXDATA1 (Bitfield-Mask: 0x1ff)                        */
#define USART1_TXDOUBLEX_UBRXAT1_Pos      (27UL)                    /*!< UBRXAT1 (Bit 27)                                      */
#define USART1_TXDOUBLEX_UBRXAT1_Msk      (0x8000000UL)             /*!< UBRXAT1 (Bitfield-Mask: 0x01)                         */
#define USART1_TXDOUBLEX_TXTRIAT1_Pos     (28UL)                    /*!< TXTRIAT1 (Bit 28)                                     */
#define USART1_TXDOUBLEX_TXTRIAT1_Msk     (0x10000000UL)            /*!< TXTRIAT1 (Bitfield-Mask: 0x01)                        */
#define USART1_TXDOUBLEX_TXBREAK1_Pos     (29UL)                    /*!< TXBREAK1 (Bit 29)                                     */
#define USART1_TXDOUBLEX_TXBREAK1_Msk     (0x20000000UL)            /*!< TXBREAK1 (Bitfield-Mask: 0x01)                        */
#define USART1_TXDOUBLEX_TXDISAT1_Pos     (30UL)                    /*!< TXDISAT1 (Bit 30)                                     */
#define USART1_TXDOUBLEX_TXDISAT1_Msk     (0x40000000UL)            /*!< TXDISAT1 (Bitfield-Mask: 0x01)                        */
#define USART1_TXDOUBLEX_RXENAT1_Pos      (31UL)                    /*!< RXENAT1 (Bit 31)                                      */
#define USART1_TXDOUBLEX_RXENAT1_Msk      (0x80000000UL)            /*!< RXENAT1 (Bitfield-Mask: 0x01)                         */
/* =======================================================  TXDOUBLE  ======================================================== */
#define USART1_TXDOUBLE_TXDATA0_Pos       (0UL)                     /*!< TXDATA0 (Bit 0)                                       */
#define USART1_TXDOUBLE_TXDATA0_Msk       (0xffUL)                  /*!< TXDATA0 (Bitfield-Mask: 0xff)                         */
#define USART1_TXDOUBLE_TXDATA1_Pos       (8UL)                     /*!< TXDATA1 (Bit 8)                                       */
#define USART1_TXDOUBLE_TXDATA1_Msk       (0xff00UL)                /*!< TXDATA1 (Bitfield-Mask: 0xff)                         */
/* ==========================================================  IF  =========================================================== */
#define USART1_IF_TXC_Pos                 (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART1_IF_TXC_Msk                 (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART1_IF_TXBL_Pos                (1UL)                     /*!< TXBL (Bit 1)                                          */
#define USART1_IF_TXBL_Msk                (0x2UL)                   /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define USART1_IF_RXDATAV_Pos             (2UL)                     /*!< RXDATAV (Bit 2)                                       */
#define USART1_IF_RXDATAV_Msk             (0x4UL)                   /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define USART1_IF_RXFULL_Pos              (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART1_IF_RXFULL_Msk              (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART1_IF_RXOF_Pos                (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART1_IF_RXOF_Msk                (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IF_RXUF_Pos                (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART1_IF_RXUF_Msk                (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IF_TXOF_Pos                (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART1_IF_TXOF_Msk                (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IF_TXUF_Pos                (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART1_IF_TXUF_Msk                (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IF_PERR_Pos                (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART1_IF_PERR_Msk                (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART1_IF_FERR_Pos                (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART1_IF_FERR_Msk                (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART1_IF_MPAF_Pos                (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART1_IF_MPAF_Msk                (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART1_IF_SSM_Pos                 (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART1_IF_SSM_Msk                 (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART1_IF_CCF_Pos                 (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART1_IF_CCF_Msk                 (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART1_IF_TXIDLE_Pos              (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART1_IF_TXIDLE_Msk              (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART1_IF_TCMP0_Pos               (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART1_IF_TCMP0_Msk               (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART1_IF_TCMP1_Pos               (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART1_IF_TCMP1_Msk               (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART1_IF_TCMP2_Pos               (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART1_IF_TCMP2_Msk               (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFS  ========================================================== */
#define USART1_IFS_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART1_IFS_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART1_IFS_RXFULL_Pos             (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART1_IFS_RXFULL_Msk             (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART1_IFS_RXOF_Pos               (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART1_IFS_RXOF_Msk               (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_RXUF_Pos               (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART1_IFS_RXUF_Msk               (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_TXOF_Pos               (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART1_IFS_TXOF_Msk               (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_TXUF_Pos               (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART1_IFS_TXUF_Msk               (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_PERR_Pos               (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART1_IFS_PERR_Msk               (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_FERR_Pos               (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART1_IFS_FERR_Msk               (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_MPAF_Pos               (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART1_IFS_MPAF_Msk               (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART1_IFS_SSM_Pos                (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART1_IFS_SSM_Msk                (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART1_IFS_CCF_Pos                (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART1_IFS_CCF_Msk                (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART1_IFS_TXIDLE_Pos             (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART1_IFS_TXIDLE_Msk             (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART1_IFS_TCMP0_Pos              (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART1_IFS_TCMP0_Msk              (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART1_IFS_TCMP1_Pos              (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART1_IFS_TCMP1_Msk              (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART1_IFS_TCMP2_Pos              (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART1_IFS_TCMP2_Msk              (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFC  ========================================================== */
#define USART1_IFC_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART1_IFC_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART1_IFC_RXFULL_Pos             (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART1_IFC_RXFULL_Msk             (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART1_IFC_RXOF_Pos               (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART1_IFC_RXOF_Msk               (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_RXUF_Pos               (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART1_IFC_RXUF_Msk               (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_TXOF_Pos               (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART1_IFC_TXOF_Msk               (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_TXUF_Pos               (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART1_IFC_TXUF_Msk               (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_PERR_Pos               (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART1_IFC_PERR_Msk               (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_FERR_Pos               (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART1_IFC_FERR_Msk               (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_MPAF_Pos               (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART1_IFC_MPAF_Msk               (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART1_IFC_SSM_Pos                (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART1_IFC_SSM_Msk                (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART1_IFC_CCF_Pos                (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART1_IFC_CCF_Msk                (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART1_IFC_TXIDLE_Pos             (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART1_IFC_TXIDLE_Msk             (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART1_IFC_TCMP0_Pos              (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART1_IFC_TCMP0_Msk              (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART1_IFC_TCMP1_Pos              (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART1_IFC_TCMP1_Msk              (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART1_IFC_TCMP2_Pos              (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART1_IFC_TCMP2_Msk              (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IEN  ========================================================== */
#define USART1_IEN_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define USART1_IEN_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define USART1_IEN_TXBL_Pos               (1UL)                     /*!< TXBL (Bit 1)                                          */
#define USART1_IEN_TXBL_Msk               (0x2UL)                   /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_RXDATAV_Pos            (2UL)                     /*!< RXDATAV (Bit 2)                                       */
#define USART1_IEN_RXDATAV_Msk            (0x4UL)                   /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define USART1_IEN_RXFULL_Pos             (3UL)                     /*!< RXFULL (Bit 3)                                        */
#define USART1_IEN_RXFULL_Msk             (0x8UL)                   /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define USART1_IEN_RXOF_Pos               (4UL)                     /*!< RXOF (Bit 4)                                          */
#define USART1_IEN_RXOF_Msk               (0x10UL)                  /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_RXUF_Pos               (5UL)                     /*!< RXUF (Bit 5)                                          */
#define USART1_IEN_RXUF_Msk               (0x20UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_TXOF_Pos               (6UL)                     /*!< TXOF (Bit 6)                                          */
#define USART1_IEN_TXOF_Msk               (0x40UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_TXUF_Pos               (7UL)                     /*!< TXUF (Bit 7)                                          */
#define USART1_IEN_TXUF_Msk               (0x80UL)                  /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_PERR_Pos               (8UL)                     /*!< PERR (Bit 8)                                          */
#define USART1_IEN_PERR_Msk               (0x100UL)                 /*!< PERR (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_FERR_Pos               (9UL)                     /*!< FERR (Bit 9)                                          */
#define USART1_IEN_FERR_Msk               (0x200UL)                 /*!< FERR (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_MPAF_Pos               (10UL)                    /*!< MPAF (Bit 10)                                         */
#define USART1_IEN_MPAF_Msk               (0x400UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define USART1_IEN_SSM_Pos                (11UL)                    /*!< SSM (Bit 11)                                          */
#define USART1_IEN_SSM_Msk                (0x800UL)                 /*!< SSM (Bitfield-Mask: 0x01)                             */
#define USART1_IEN_CCF_Pos                (12UL)                    /*!< CCF (Bit 12)                                          */
#define USART1_IEN_CCF_Msk                (0x1000UL)                /*!< CCF (Bitfield-Mask: 0x01)                             */
#define USART1_IEN_TXIDLE_Pos             (13UL)                    /*!< TXIDLE (Bit 13)                                       */
#define USART1_IEN_TXIDLE_Msk             (0x2000UL)                /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
#define USART1_IEN_TCMP0_Pos              (14UL)                    /*!< TCMP0 (Bit 14)                                        */
#define USART1_IEN_TCMP0_Msk              (0x4000UL)                /*!< TCMP0 (Bitfield-Mask: 0x01)                           */
#define USART1_IEN_TCMP1_Pos              (15UL)                    /*!< TCMP1 (Bit 15)                                        */
#define USART1_IEN_TCMP1_Msk              (0x8000UL)                /*!< TCMP1 (Bitfield-Mask: 0x01)                           */
#define USART1_IEN_TCMP2_Pos              (16UL)                    /*!< TCMP2 (Bit 16)                                        */
#define USART1_IEN_TCMP2_Msk              (0x10000UL)               /*!< TCMP2 (Bitfield-Mask: 0x01)                           */
/* ========================================================  IRCTRL  ========================================================= */
#define USART1_IRCTRL_IREN_Pos            (0UL)                     /*!< IREN (Bit 0)                                          */
#define USART1_IRCTRL_IREN_Msk            (0x1UL)                   /*!< IREN (Bitfield-Mask: 0x01)                            */
#define USART1_IRCTRL_IRPW_Pos            (1UL)                     /*!< IRPW (Bit 1)                                          */
#define USART1_IRCTRL_IRPW_Msk            (0x6UL)                   /*!< IRPW (Bitfield-Mask: 0x03)                            */
#define USART1_IRCTRL_IRFILT_Pos          (3UL)                     /*!< IRFILT (Bit 3)                                        */
#define USART1_IRCTRL_IRFILT_Msk          (0x8UL)                   /*!< IRFILT (Bitfield-Mask: 0x01)                          */
#define USART1_IRCTRL_IRPRSEN_Pos         (7UL)                     /*!< IRPRSEN (Bit 7)                                       */
#define USART1_IRCTRL_IRPRSEN_Msk         (0x80UL)                  /*!< IRPRSEN (Bitfield-Mask: 0x01)                         */
#define USART1_IRCTRL_IRPRSSEL_Pos        (8UL)                     /*!< IRPRSSEL (Bit 8)                                      */
#define USART1_IRCTRL_IRPRSSEL_Msk        (0xf00UL)                 /*!< IRPRSSEL (Bitfield-Mask: 0x0f)                        */
/* =========================================================  INPUT  ========================================================= */
#define USART1_INPUT_RXPRSSEL_Pos         (0UL)                     /*!< RXPRSSEL (Bit 0)                                      */
#define USART1_INPUT_RXPRSSEL_Msk         (0xfUL)                   /*!< RXPRSSEL (Bitfield-Mask: 0x0f)                        */
#define USART1_INPUT_RXPRS_Pos            (7UL)                     /*!< RXPRS (Bit 7)                                         */
#define USART1_INPUT_RXPRS_Msk            (0x80UL)                  /*!< RXPRS (Bitfield-Mask: 0x01)                           */
#define USART1_INPUT_CLKPRSSEL_Pos        (8UL)                     /*!< CLKPRSSEL (Bit 8)                                     */
#define USART1_INPUT_CLKPRSSEL_Msk        (0xf00UL)                 /*!< CLKPRSSEL (Bitfield-Mask: 0x0f)                       */
#define USART1_INPUT_CLKPRS_Pos           (15UL)                    /*!< CLKPRS (Bit 15)                                       */
#define USART1_INPUT_CLKPRS_Msk           (0x8000UL)                /*!< CLKPRS (Bitfield-Mask: 0x01)                          */
/* ========================================================  I2SCTRL  ======================================================== */
#define USART1_I2SCTRL_EN_Pos             (0UL)                     /*!< EN (Bit 0)                                            */
#define USART1_I2SCTRL_EN_Msk             (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define USART1_I2SCTRL_MONO_Pos           (1UL)                     /*!< MONO (Bit 1)                                          */
#define USART1_I2SCTRL_MONO_Msk           (0x2UL)                   /*!< MONO (Bitfield-Mask: 0x01)                            */
#define USART1_I2SCTRL_JUSTIFY_Pos        (2UL)                     /*!< JUSTIFY (Bit 2)                                       */
#define USART1_I2SCTRL_JUSTIFY_Msk        (0x4UL)                   /*!< JUSTIFY (Bitfield-Mask: 0x01)                         */
#define USART1_I2SCTRL_DMASPLIT_Pos       (3UL)                     /*!< DMASPLIT (Bit 3)                                      */
#define USART1_I2SCTRL_DMASPLIT_Msk       (0x8UL)                   /*!< DMASPLIT (Bitfield-Mask: 0x01)                        */
#define USART1_I2SCTRL_DELAY_Pos          (4UL)                     /*!< DELAY (Bit 4)                                         */
#define USART1_I2SCTRL_DELAY_Msk          (0x10UL)                  /*!< DELAY (Bitfield-Mask: 0x01)                           */
#define USART1_I2SCTRL_FORMAT_Pos         (8UL)                     /*!< FORMAT (Bit 8)                                        */
#define USART1_I2SCTRL_FORMAT_Msk         (0x700UL)                 /*!< FORMAT (Bitfield-Mask: 0x07)                          */
/* ========================================================  TIMING  ========================================================= */
#define USART1_TIMING_TXDELAY_Pos         (16UL)                    /*!< TXDELAY (Bit 16)                                      */
#define USART1_TIMING_TXDELAY_Msk         (0x70000UL)               /*!< TXDELAY (Bitfield-Mask: 0x07)                         */
#define USART1_TIMING_CSSETUP_Pos         (20UL)                    /*!< CSSETUP (Bit 20)                                      */
#define USART1_TIMING_CSSETUP_Msk         (0x700000UL)              /*!< CSSETUP (Bitfield-Mask: 0x07)                         */
#define USART1_TIMING_ICS_Pos             (24UL)                    /*!< ICS (Bit 24)                                          */
#define USART1_TIMING_ICS_Msk             (0x7000000UL)             /*!< ICS (Bitfield-Mask: 0x07)                             */
#define USART1_TIMING_CSHOLD_Pos          (28UL)                    /*!< CSHOLD (Bit 28)                                       */
#define USART1_TIMING_CSHOLD_Msk          (0x70000000UL)            /*!< CSHOLD (Bitfield-Mask: 0x07)                          */
/* =========================================================  CTRLX  ========================================================= */
#define USART1_CTRLX_DBGHALT_Pos          (0UL)                     /*!< DBGHALT (Bit 0)                                       */
#define USART1_CTRLX_DBGHALT_Msk          (0x1UL)                   /*!< DBGHALT (Bitfield-Mask: 0x01)                         */
#define USART1_CTRLX_CTSINV_Pos           (1UL)                     /*!< CTSINV (Bit 1)                                        */
#define USART1_CTRLX_CTSINV_Msk           (0x2UL)                   /*!< CTSINV (Bitfield-Mask: 0x01)                          */
#define USART1_CTRLX_CTSEN_Pos            (2UL)                     /*!< CTSEN (Bit 2)                                         */
#define USART1_CTRLX_CTSEN_Msk            (0x4UL)                   /*!< CTSEN (Bitfield-Mask: 0x01)                           */
#define USART1_CTRLX_RTSINV_Pos           (3UL)                     /*!< RTSINV (Bit 3)                                        */
#define USART1_CTRLX_RTSINV_Msk           (0x8UL)                   /*!< RTSINV (Bitfield-Mask: 0x01)                          */
/* =======================================================  TIMECMP0  ======================================================== */
#define USART1_TIMECMP0_TCMPVAL_Pos       (0UL)                     /*!< TCMPVAL (Bit 0)                                       */
#define USART1_TIMECMP0_TCMPVAL_Msk       (0xffUL)                  /*!< TCMPVAL (Bitfield-Mask: 0xff)                         */
#define USART1_TIMECMP0_TSTART_Pos        (16UL)                    /*!< TSTART (Bit 16)                                       */
#define USART1_TIMECMP0_TSTART_Msk        (0x70000UL)               /*!< TSTART (Bitfield-Mask: 0x07)                          */
#define USART1_TIMECMP0_TSTOP_Pos         (20UL)                    /*!< TSTOP (Bit 20)                                        */
#define USART1_TIMECMP0_TSTOP_Msk         (0x700000UL)              /*!< TSTOP (Bitfield-Mask: 0x07)                           */
#define USART1_TIMECMP0_RESTARTEN_Pos     (24UL)                    /*!< RESTARTEN (Bit 24)                                    */
#define USART1_TIMECMP0_RESTARTEN_Msk     (0x1000000UL)             /*!< RESTARTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  TIMECMP1  ======================================================== */
#define USART1_TIMECMP1_TCMPVAL_Pos       (0UL)                     /*!< TCMPVAL (Bit 0)                                       */
#define USART1_TIMECMP1_TCMPVAL_Msk       (0xffUL)                  /*!< TCMPVAL (Bitfield-Mask: 0xff)                         */
#define USART1_TIMECMP1_TSTART_Pos        (16UL)                    /*!< TSTART (Bit 16)                                       */
#define USART1_TIMECMP1_TSTART_Msk        (0x70000UL)               /*!< TSTART (Bitfield-Mask: 0x07)                          */
#define USART1_TIMECMP1_TSTOP_Pos         (20UL)                    /*!< TSTOP (Bit 20)                                        */
#define USART1_TIMECMP1_TSTOP_Msk         (0x700000UL)              /*!< TSTOP (Bitfield-Mask: 0x07)                           */
#define USART1_TIMECMP1_RESTARTEN_Pos     (24UL)                    /*!< RESTARTEN (Bit 24)                                    */
#define USART1_TIMECMP1_RESTARTEN_Msk     (0x1000000UL)             /*!< RESTARTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  TIMECMP2  ======================================================== */
#define USART1_TIMECMP2_TCMPVAL_Pos       (0UL)                     /*!< TCMPVAL (Bit 0)                                       */
#define USART1_TIMECMP2_TCMPVAL_Msk       (0xffUL)                  /*!< TCMPVAL (Bitfield-Mask: 0xff)                         */
#define USART1_TIMECMP2_TSTART_Pos        (16UL)                    /*!< TSTART (Bit 16)                                       */
#define USART1_TIMECMP2_TSTART_Msk        (0x70000UL)               /*!< TSTART (Bitfield-Mask: 0x07)                          */
#define USART1_TIMECMP2_TSTOP_Pos         (20UL)                    /*!< TSTOP (Bit 20)                                        */
#define USART1_TIMECMP2_TSTOP_Msk         (0x700000UL)              /*!< TSTOP (Bitfield-Mask: 0x07)                           */
#define USART1_TIMECMP2_RESTARTEN_Pos     (24UL)                    /*!< RESTARTEN (Bit 24)                                    */
#define USART1_TIMECMP2_RESTARTEN_Msk     (0x1000000UL)             /*!< RESTARTEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  ROUTEPEN  ======================================================== */
#define USART1_ROUTEPEN_RXPEN_Pos         (0UL)                     /*!< RXPEN (Bit 0)                                         */
#define USART1_ROUTEPEN_RXPEN_Msk         (0x1UL)                   /*!< RXPEN (Bitfield-Mask: 0x01)                           */
#define USART1_ROUTEPEN_TXPEN_Pos         (1UL)                     /*!< TXPEN (Bit 1)                                         */
#define USART1_ROUTEPEN_TXPEN_Msk         (0x2UL)                   /*!< TXPEN (Bitfield-Mask: 0x01)                           */
#define USART1_ROUTEPEN_CSPEN_Pos         (2UL)                     /*!< CSPEN (Bit 2)                                         */
#define USART1_ROUTEPEN_CSPEN_Msk         (0x4UL)                   /*!< CSPEN (Bitfield-Mask: 0x01)                           */
#define USART1_ROUTEPEN_CLKPEN_Pos        (3UL)                     /*!< CLKPEN (Bit 3)                                        */
#define USART1_ROUTEPEN_CLKPEN_Msk        (0x8UL)                   /*!< CLKPEN (Bitfield-Mask: 0x01)                          */
#define USART1_ROUTEPEN_CTSPEN_Pos        (4UL)                     /*!< CTSPEN (Bit 4)                                        */
#define USART1_ROUTEPEN_CTSPEN_Msk        (0x10UL)                  /*!< CTSPEN (Bitfield-Mask: 0x01)                          */
#define USART1_ROUTEPEN_RTSPEN_Pos        (5UL)                     /*!< RTSPEN (Bit 5)                                        */
#define USART1_ROUTEPEN_RTSPEN_Msk        (0x20UL)                  /*!< RTSPEN (Bitfield-Mask: 0x01)                          */
/* =======================================================  ROUTELOC0  ======================================================= */
#define USART1_ROUTELOC0_RXLOC_Pos        (0UL)                     /*!< RXLOC (Bit 0)                                         */
#define USART1_ROUTELOC0_RXLOC_Msk        (0x3fUL)                  /*!< RXLOC (Bitfield-Mask: 0x3f)                           */
#define USART1_ROUTELOC0_TXLOC_Pos        (8UL)                     /*!< TXLOC (Bit 8)                                         */
#define USART1_ROUTELOC0_TXLOC_Msk        (0x3f00UL)                /*!< TXLOC (Bitfield-Mask: 0x3f)                           */
#define USART1_ROUTELOC0_CSLOC_Pos        (16UL)                    /*!< CSLOC (Bit 16)                                        */
#define USART1_ROUTELOC0_CSLOC_Msk        (0x3f0000UL)              /*!< CSLOC (Bitfield-Mask: 0x3f)                           */
#define USART1_ROUTELOC0_CLKLOC_Pos       (24UL)                    /*!< CLKLOC (Bit 24)                                       */
#define USART1_ROUTELOC0_CLKLOC_Msk       (0x3f000000UL)            /*!< CLKLOC (Bitfield-Mask: 0x3f)                          */
/* =======================================================  ROUTELOC1  ======================================================= */
#define USART1_ROUTELOC1_CTSLOC_Pos       (0UL)                     /*!< CTSLOC (Bit 0)                                        */
#define USART1_ROUTELOC1_CTSLOC_Msk       (0x3fUL)                  /*!< CTSLOC (Bitfield-Mask: 0x3f)                          */
#define USART1_ROUTELOC1_RTSLOC_Pos       (8UL)                     /*!< RTSLOC (Bit 8)                                        */
#define USART1_ROUTELOC1_RTSLOC_Msk       (0x3f00UL)                /*!< RTSLOC (Bitfield-Mask: 0x3f)                          */


/* =========================================================================================================================== */
/* ================                                          LEUART0                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define LEUART0_CTRL_AUTOTRI_Pos          (0UL)                     /*!< AUTOTRI (Bit 0)                                       */
#define LEUART0_CTRL_AUTOTRI_Msk          (0x1UL)                   /*!< AUTOTRI (Bitfield-Mask: 0x01)                         */
#define LEUART0_CTRL_DATABITS_Pos         (1UL)                     /*!< DATABITS (Bit 1)                                      */
#define LEUART0_CTRL_DATABITS_Msk         (0x2UL)                   /*!< DATABITS (Bitfield-Mask: 0x01)                        */
#define LEUART0_CTRL_PARITY_Pos           (2UL)                     /*!< PARITY (Bit 2)                                        */
#define LEUART0_CTRL_PARITY_Msk           (0xcUL)                   /*!< PARITY (Bitfield-Mask: 0x03)                          */
#define LEUART0_CTRL_STOPBITS_Pos         (4UL)                     /*!< STOPBITS (Bit 4)                                      */
#define LEUART0_CTRL_STOPBITS_Msk         (0x10UL)                  /*!< STOPBITS (Bitfield-Mask: 0x01)                        */
#define LEUART0_CTRL_INV_Pos              (5UL)                     /*!< INV (Bit 5)                                           */
#define LEUART0_CTRL_INV_Msk              (0x20UL)                  /*!< INV (Bitfield-Mask: 0x01)                             */
#define LEUART0_CTRL_ERRSDMA_Pos          (6UL)                     /*!< ERRSDMA (Bit 6)                                       */
#define LEUART0_CTRL_ERRSDMA_Msk          (0x40UL)                  /*!< ERRSDMA (Bitfield-Mask: 0x01)                         */
#define LEUART0_CTRL_LOOPBK_Pos           (7UL)                     /*!< LOOPBK (Bit 7)                                        */
#define LEUART0_CTRL_LOOPBK_Msk           (0x80UL)                  /*!< LOOPBK (Bitfield-Mask: 0x01)                          */
#define LEUART0_CTRL_SFUBRX_Pos           (8UL)                     /*!< SFUBRX (Bit 8)                                        */
#define LEUART0_CTRL_SFUBRX_Msk           (0x100UL)                 /*!< SFUBRX (Bitfield-Mask: 0x01)                          */
#define LEUART0_CTRL_MPM_Pos              (9UL)                     /*!< MPM (Bit 9)                                           */
#define LEUART0_CTRL_MPM_Msk              (0x200UL)                 /*!< MPM (Bitfield-Mask: 0x01)                             */
#define LEUART0_CTRL_MPAB_Pos             (10UL)                    /*!< MPAB (Bit 10)                                         */
#define LEUART0_CTRL_MPAB_Msk             (0x400UL)                 /*!< MPAB (Bitfield-Mask: 0x01)                            */
#define LEUART0_CTRL_BIT8DV_Pos           (11UL)                    /*!< BIT8DV (Bit 11)                                       */
#define LEUART0_CTRL_BIT8DV_Msk           (0x800UL)                 /*!< BIT8DV (Bitfield-Mask: 0x01)                          */
#define LEUART0_CTRL_RXDMAWU_Pos          (12UL)                    /*!< RXDMAWU (Bit 12)                                      */
#define LEUART0_CTRL_RXDMAWU_Msk          (0x1000UL)                /*!< RXDMAWU (Bitfield-Mask: 0x01)                         */
#define LEUART0_CTRL_TXDMAWU_Pos          (13UL)                    /*!< TXDMAWU (Bit 13)                                      */
#define LEUART0_CTRL_TXDMAWU_Msk          (0x2000UL)                /*!< TXDMAWU (Bitfield-Mask: 0x01)                         */
#define LEUART0_CTRL_TXDELAY_Pos          (14UL)                    /*!< TXDELAY (Bit 14)                                      */
#define LEUART0_CTRL_TXDELAY_Msk          (0xc000UL)                /*!< TXDELAY (Bitfield-Mask: 0x03)                         */
/* ==========================================================  CMD  ========================================================== */
#define LEUART0_CMD_RXEN_Pos              (0UL)                     /*!< RXEN (Bit 0)                                          */
#define LEUART0_CMD_RXEN_Msk              (0x1UL)                   /*!< RXEN (Bitfield-Mask: 0x01)                            */
#define LEUART0_CMD_RXDIS_Pos             (1UL)                     /*!< RXDIS (Bit 1)                                         */
#define LEUART0_CMD_RXDIS_Msk             (0x2UL)                   /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define LEUART0_CMD_TXEN_Pos              (2UL)                     /*!< TXEN (Bit 2)                                          */
#define LEUART0_CMD_TXEN_Msk              (0x4UL)                   /*!< TXEN (Bitfield-Mask: 0x01)                            */
#define LEUART0_CMD_TXDIS_Pos             (3UL)                     /*!< TXDIS (Bit 3)                                         */
#define LEUART0_CMD_TXDIS_Msk             (0x8UL)                   /*!< TXDIS (Bitfield-Mask: 0x01)                           */
#define LEUART0_CMD_RXBLOCKEN_Pos         (4UL)                     /*!< RXBLOCKEN (Bit 4)                                     */
#define LEUART0_CMD_RXBLOCKEN_Msk         (0x10UL)                  /*!< RXBLOCKEN (Bitfield-Mask: 0x01)                       */
#define LEUART0_CMD_RXBLOCKDIS_Pos        (5UL)                     /*!< RXBLOCKDIS (Bit 5)                                    */
#define LEUART0_CMD_RXBLOCKDIS_Msk        (0x20UL)                  /*!< RXBLOCKDIS (Bitfield-Mask: 0x01)                      */
#define LEUART0_CMD_CLEARTX_Pos           (6UL)                     /*!< CLEARTX (Bit 6)                                       */
#define LEUART0_CMD_CLEARTX_Msk           (0x40UL)                  /*!< CLEARTX (Bitfield-Mask: 0x01)                         */
#define LEUART0_CMD_CLEARRX_Pos           (7UL)                     /*!< CLEARRX (Bit 7)                                       */
#define LEUART0_CMD_CLEARRX_Msk           (0x80UL)                  /*!< CLEARRX (Bitfield-Mask: 0x01)                         */
/* ========================================================  STATUS  ========================================================= */
#define LEUART0_STATUS_RXENS_Pos          (0UL)                     /*!< RXENS (Bit 0)                                         */
#define LEUART0_STATUS_RXENS_Msk          (0x1UL)                   /*!< RXENS (Bitfield-Mask: 0x01)                           */
#define LEUART0_STATUS_TXENS_Pos          (1UL)                     /*!< TXENS (Bit 1)                                         */
#define LEUART0_STATUS_TXENS_Msk          (0x2UL)                   /*!< TXENS (Bitfield-Mask: 0x01)                           */
#define LEUART0_STATUS_RXBLOCK_Pos        (2UL)                     /*!< RXBLOCK (Bit 2)                                       */
#define LEUART0_STATUS_RXBLOCK_Msk        (0x4UL)                   /*!< RXBLOCK (Bitfield-Mask: 0x01)                         */
#define LEUART0_STATUS_TXC_Pos            (3UL)                     /*!< TXC (Bit 3)                                           */
#define LEUART0_STATUS_TXC_Msk            (0x8UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define LEUART0_STATUS_TXBL_Pos           (4UL)                     /*!< TXBL (Bit 4)                                          */
#define LEUART0_STATUS_TXBL_Msk           (0x10UL)                  /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define LEUART0_STATUS_RXDATAV_Pos        (5UL)                     /*!< RXDATAV (Bit 5)                                       */
#define LEUART0_STATUS_RXDATAV_Msk        (0x20UL)                  /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define LEUART0_STATUS_TXIDLE_Pos         (6UL)                     /*!< TXIDLE (Bit 6)                                        */
#define LEUART0_STATUS_TXIDLE_Msk         (0x40UL)                  /*!< TXIDLE (Bitfield-Mask: 0x01)                          */
/* ========================================================  CLKDIV  ========================================================= */
#define LEUART0_CLKDIV_DIV_Pos            (3UL)                     /*!< DIV (Bit 3)                                           */
#define LEUART0_CLKDIV_DIV_Msk            (0x1fff8UL)               /*!< DIV (Bitfield-Mask: 0x3fff)                           */
/* ======================================================  STARTFRAME  ======================================================= */
#define LEUART0_STARTFRAME_STARTFRAME_Pos (0UL)                     /*!< STARTFRAME (Bit 0)                                    */
#define LEUART0_STARTFRAME_STARTFRAME_Msk (0x1ffUL)                 /*!< STARTFRAME (Bitfield-Mask: 0x1ff)                     */
/* =======================================================  SIGFRAME  ======================================================== */
#define LEUART0_SIGFRAME_SIGFRAME_Pos     (0UL)                     /*!< SIGFRAME (Bit 0)                                      */
#define LEUART0_SIGFRAME_SIGFRAME_Msk     (0x1ffUL)                 /*!< SIGFRAME (Bitfield-Mask: 0x1ff)                       */
/* ========================================================  RXDATAX  ======================================================== */
#define LEUART0_RXDATAX_RXDATA_Pos        (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define LEUART0_RXDATAX_RXDATA_Msk        (0x1ffUL)                 /*!< RXDATA (Bitfield-Mask: 0x1ff)                         */
#define LEUART0_RXDATAX_PERR_Pos          (14UL)                    /*!< PERR (Bit 14)                                         */
#define LEUART0_RXDATAX_PERR_Msk          (0x4000UL)                /*!< PERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_RXDATAX_FERR_Pos          (15UL)                    /*!< FERR (Bit 15)                                         */
#define LEUART0_RXDATAX_FERR_Msk          (0x8000UL)                /*!< FERR (Bitfield-Mask: 0x01)                            */
/* ========================================================  RXDATA  ========================================================= */
#define LEUART0_RXDATA_RXDATA_Pos         (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define LEUART0_RXDATA_RXDATA_Msk         (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  RXDATAXP  ======================================================== */
#define LEUART0_RXDATAXP_RXDATAP_Pos      (0UL)                     /*!< RXDATAP (Bit 0)                                       */
#define LEUART0_RXDATAXP_RXDATAP_Msk      (0x1ffUL)                 /*!< RXDATAP (Bitfield-Mask: 0x1ff)                        */
#define LEUART0_RXDATAXP_PERRP_Pos        (14UL)                    /*!< PERRP (Bit 14)                                        */
#define LEUART0_RXDATAXP_PERRP_Msk        (0x4000UL)                /*!< PERRP (Bitfield-Mask: 0x01)                           */
#define LEUART0_RXDATAXP_FERRP_Pos        (15UL)                    /*!< FERRP (Bit 15)                                        */
#define LEUART0_RXDATAXP_FERRP_Msk        (0x8000UL)                /*!< FERRP (Bitfield-Mask: 0x01)                           */
/* ========================================================  TXDATAX  ======================================================== */
#define LEUART0_TXDATAX_TXDATA_Pos        (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define LEUART0_TXDATAX_TXDATA_Msk        (0x1ffUL)                 /*!< TXDATA (Bitfield-Mask: 0x1ff)                         */
#define LEUART0_TXDATAX_TXBREAK_Pos       (13UL)                    /*!< TXBREAK (Bit 13)                                      */
#define LEUART0_TXDATAX_TXBREAK_Msk       (0x2000UL)                /*!< TXBREAK (Bitfield-Mask: 0x01)                         */
#define LEUART0_TXDATAX_TXDISAT_Pos       (14UL)                    /*!< TXDISAT (Bit 14)                                      */
#define LEUART0_TXDATAX_TXDISAT_Msk       (0x4000UL)                /*!< TXDISAT (Bitfield-Mask: 0x01)                         */
#define LEUART0_TXDATAX_RXENAT_Pos        (15UL)                    /*!< RXENAT (Bit 15)                                       */
#define LEUART0_TXDATAX_RXENAT_Msk        (0x8000UL)                /*!< RXENAT (Bitfield-Mask: 0x01)                          */
/* ========================================================  TXDATA  ========================================================= */
#define LEUART0_TXDATA_TXDATA_Pos         (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define LEUART0_TXDATA_TXDATA_Msk         (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* ==========================================================  IF  =========================================================== */
#define LEUART0_IF_TXC_Pos                (0UL)                     /*!< TXC (Bit 0)                                           */
#define LEUART0_IF_TXC_Msk                (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define LEUART0_IF_TXBL_Pos               (1UL)                     /*!< TXBL (Bit 1)                                          */
#define LEUART0_IF_TXBL_Msk               (0x2UL)                   /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_RXDATAV_Pos            (2UL)                     /*!< RXDATAV (Bit 2)                                       */
#define LEUART0_IF_RXDATAV_Msk            (0x4UL)                   /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define LEUART0_IF_RXOF_Pos               (3UL)                     /*!< RXOF (Bit 3)                                          */
#define LEUART0_IF_RXOF_Msk               (0x8UL)                   /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_RXUF_Pos               (4UL)                     /*!< RXUF (Bit 4)                                          */
#define LEUART0_IF_RXUF_Msk               (0x10UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_TXOF_Pos               (5UL)                     /*!< TXOF (Bit 5)                                          */
#define LEUART0_IF_TXOF_Msk               (0x20UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_PERR_Pos               (6UL)                     /*!< PERR (Bit 6)                                          */
#define LEUART0_IF_PERR_Msk               (0x40UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_FERR_Pos               (7UL)                     /*!< FERR (Bit 7)                                          */
#define LEUART0_IF_FERR_Msk               (0x80UL)                  /*!< FERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_MPAF_Pos               (8UL)                     /*!< MPAF (Bit 8)                                          */
#define LEUART0_IF_MPAF_Msk               (0x100UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IF_STARTF_Pos             (9UL)                     /*!< STARTF (Bit 9)                                        */
#define LEUART0_IF_STARTF_Msk             (0x200UL)                 /*!< STARTF (Bitfield-Mask: 0x01)                          */
#define LEUART0_IF_SIGF_Pos               (10UL)                    /*!< SIGF (Bit 10)                                         */
#define LEUART0_IF_SIGF_Msk               (0x400UL)                 /*!< SIGF (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IFS  ========================================================== */
#define LEUART0_IFS_TXC_Pos               (0UL)                     /*!< TXC (Bit 0)                                           */
#define LEUART0_IFS_TXC_Msk               (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define LEUART0_IFS_RXOF_Pos              (3UL)                     /*!< RXOF (Bit 3)                                          */
#define LEUART0_IFS_RXOF_Msk              (0x8UL)                   /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFS_RXUF_Pos              (4UL)                     /*!< RXUF (Bit 4)                                          */
#define LEUART0_IFS_RXUF_Msk              (0x10UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFS_TXOF_Pos              (5UL)                     /*!< TXOF (Bit 5)                                          */
#define LEUART0_IFS_TXOF_Msk              (0x20UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFS_PERR_Pos              (6UL)                     /*!< PERR (Bit 6)                                          */
#define LEUART0_IFS_PERR_Msk              (0x40UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFS_FERR_Pos              (7UL)                     /*!< FERR (Bit 7)                                          */
#define LEUART0_IFS_FERR_Msk              (0x80UL)                  /*!< FERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFS_MPAF_Pos              (8UL)                     /*!< MPAF (Bit 8)                                          */
#define LEUART0_IFS_MPAF_Msk              (0x100UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFS_STARTF_Pos            (9UL)                     /*!< STARTF (Bit 9)                                        */
#define LEUART0_IFS_STARTF_Msk            (0x200UL)                 /*!< STARTF (Bitfield-Mask: 0x01)                          */
#define LEUART0_IFS_SIGF_Pos              (10UL)                    /*!< SIGF (Bit 10)                                         */
#define LEUART0_IFS_SIGF_Msk              (0x400UL)                 /*!< SIGF (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IFC  ========================================================== */
#define LEUART0_IFC_TXC_Pos               (0UL)                     /*!< TXC (Bit 0)                                           */
#define LEUART0_IFC_TXC_Msk               (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define LEUART0_IFC_RXOF_Pos              (3UL)                     /*!< RXOF (Bit 3)                                          */
#define LEUART0_IFC_RXOF_Msk              (0x8UL)                   /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFC_RXUF_Pos              (4UL)                     /*!< RXUF (Bit 4)                                          */
#define LEUART0_IFC_RXUF_Msk              (0x10UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFC_TXOF_Pos              (5UL)                     /*!< TXOF (Bit 5)                                          */
#define LEUART0_IFC_TXOF_Msk              (0x20UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFC_PERR_Pos              (6UL)                     /*!< PERR (Bit 6)                                          */
#define LEUART0_IFC_PERR_Msk              (0x40UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFC_FERR_Pos              (7UL)                     /*!< FERR (Bit 7)                                          */
#define LEUART0_IFC_FERR_Msk              (0x80UL)                  /*!< FERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFC_MPAF_Pos              (8UL)                     /*!< MPAF (Bit 8)                                          */
#define LEUART0_IFC_MPAF_Msk              (0x100UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IFC_STARTF_Pos            (9UL)                     /*!< STARTF (Bit 9)                                        */
#define LEUART0_IFC_STARTF_Msk            (0x200UL)                 /*!< STARTF (Bitfield-Mask: 0x01)                          */
#define LEUART0_IFC_SIGF_Pos              (10UL)                    /*!< SIGF (Bit 10)                                         */
#define LEUART0_IFC_SIGF_Msk              (0x400UL)                 /*!< SIGF (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IEN  ========================================================== */
#define LEUART0_IEN_TXC_Pos               (0UL)                     /*!< TXC (Bit 0)                                           */
#define LEUART0_IEN_TXC_Msk               (0x1UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define LEUART0_IEN_TXBL_Pos              (1UL)                     /*!< TXBL (Bit 1)                                          */
#define LEUART0_IEN_TXBL_Msk              (0x2UL)                   /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_RXDATAV_Pos           (2UL)                     /*!< RXDATAV (Bit 2)                                       */
#define LEUART0_IEN_RXDATAV_Msk           (0x4UL)                   /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define LEUART0_IEN_RXOF_Pos              (3UL)                     /*!< RXOF (Bit 3)                                          */
#define LEUART0_IEN_RXOF_Msk              (0x8UL)                   /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_RXUF_Pos              (4UL)                     /*!< RXUF (Bit 4)                                          */
#define LEUART0_IEN_RXUF_Msk              (0x10UL)                  /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_TXOF_Pos              (5UL)                     /*!< TXOF (Bit 5)                                          */
#define LEUART0_IEN_TXOF_Msk              (0x20UL)                  /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_PERR_Pos              (6UL)                     /*!< PERR (Bit 6)                                          */
#define LEUART0_IEN_PERR_Msk              (0x40UL)                  /*!< PERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_FERR_Pos              (7UL)                     /*!< FERR (Bit 7)                                          */
#define LEUART0_IEN_FERR_Msk              (0x80UL)                  /*!< FERR (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_MPAF_Pos              (8UL)                     /*!< MPAF (Bit 8)                                          */
#define LEUART0_IEN_MPAF_Msk              (0x100UL)                 /*!< MPAF (Bitfield-Mask: 0x01)                            */
#define LEUART0_IEN_STARTF_Pos            (9UL)                     /*!< STARTF (Bit 9)                                        */
#define LEUART0_IEN_STARTF_Msk            (0x200UL)                 /*!< STARTF (Bitfield-Mask: 0x01)                          */
#define LEUART0_IEN_SIGF_Pos              (10UL)                    /*!< SIGF (Bit 10)                                         */
#define LEUART0_IEN_SIGF_Msk              (0x400UL)                 /*!< SIGF (Bitfield-Mask: 0x01)                            */
/* =======================================================  PULSECTRL  ======================================================= */
#define LEUART0_PULSECTRL_PULSEW_Pos      (0UL)                     /*!< PULSEW (Bit 0)                                        */
#define LEUART0_PULSECTRL_PULSEW_Msk      (0xfUL)                   /*!< PULSEW (Bitfield-Mask: 0x0f)                          */
#define LEUART0_PULSECTRL_PULSEEN_Pos     (4UL)                     /*!< PULSEEN (Bit 4)                                       */
#define LEUART0_PULSECTRL_PULSEEN_Msk     (0x10UL)                  /*!< PULSEEN (Bitfield-Mask: 0x01)                         */
#define LEUART0_PULSECTRL_PULSEFILT_Pos   (5UL)                     /*!< PULSEFILT (Bit 5)                                     */
#define LEUART0_PULSECTRL_PULSEFILT_Msk   (0x20UL)                  /*!< PULSEFILT (Bitfield-Mask: 0x01)                       */
/* ========================================================  FREEZE  ========================================================= */
#define LEUART0_FREEZE_REGFREEZE_Pos      (0UL)                     /*!< REGFREEZE (Bit 0)                                     */
#define LEUART0_FREEZE_REGFREEZE_Msk      (0x1UL)                   /*!< REGFREEZE (Bitfield-Mask: 0x01)                       */
/* =======================================================  SYNCBUSY  ======================================================== */
#define LEUART0_SYNCBUSY_CTRL_Pos         (0UL)                     /*!< CTRL (Bit 0)                                          */
#define LEUART0_SYNCBUSY_CTRL_Msk         (0x1UL)                   /*!< CTRL (Bitfield-Mask: 0x01)                            */
#define LEUART0_SYNCBUSY_CMD_Pos          (1UL)                     /*!< CMD (Bit 1)                                           */
#define LEUART0_SYNCBUSY_CMD_Msk          (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
#define LEUART0_SYNCBUSY_CLKDIV_Pos       (2UL)                     /*!< CLKDIV (Bit 2)                                        */
#define LEUART0_SYNCBUSY_CLKDIV_Msk       (0x4UL)                   /*!< CLKDIV (Bitfield-Mask: 0x01)                          */
#define LEUART0_SYNCBUSY_STARTFRAME_Pos   (3UL)                     /*!< STARTFRAME (Bit 3)                                    */
#define LEUART0_SYNCBUSY_STARTFRAME_Msk   (0x8UL)                   /*!< STARTFRAME (Bitfield-Mask: 0x01)                      */
#define LEUART0_SYNCBUSY_SIGFRAME_Pos     (4UL)                     /*!< SIGFRAME (Bit 4)                                      */
#define LEUART0_SYNCBUSY_SIGFRAME_Msk     (0x10UL)                  /*!< SIGFRAME (Bitfield-Mask: 0x01)                        */
#define LEUART0_SYNCBUSY_TXDATAX_Pos      (5UL)                     /*!< TXDATAX (Bit 5)                                       */
#define LEUART0_SYNCBUSY_TXDATAX_Msk      (0x20UL)                  /*!< TXDATAX (Bitfield-Mask: 0x01)                         */
#define LEUART0_SYNCBUSY_TXDATA_Pos       (6UL)                     /*!< TXDATA (Bit 6)                                        */
#define LEUART0_SYNCBUSY_TXDATA_Msk       (0x40UL)                  /*!< TXDATA (Bitfield-Mask: 0x01)                          */
#define LEUART0_SYNCBUSY_PULSECTRL_Pos    (7UL)                     /*!< PULSECTRL (Bit 7)                                     */
#define LEUART0_SYNCBUSY_PULSECTRL_Msk    (0x80UL)                  /*!< PULSECTRL (Bitfield-Mask: 0x01)                       */
/* =======================================================  ROUTEPEN  ======================================================== */
#define LEUART0_ROUTEPEN_RXPEN_Pos        (0UL)                     /*!< RXPEN (Bit 0)                                         */
#define LEUART0_ROUTEPEN_RXPEN_Msk        (0x1UL)                   /*!< RXPEN (Bitfield-Mask: 0x01)                           */
#define LEUART0_ROUTEPEN_TXPEN_Pos        (1UL)                     /*!< TXPEN (Bit 1)                                         */
#define LEUART0_ROUTEPEN_TXPEN_Msk        (0x2UL)                   /*!< TXPEN (Bitfield-Mask: 0x01)                           */
/* =======================================================  ROUTELOC0  ======================================================= */
#define LEUART0_ROUTELOC0_RXLOC_Pos       (0UL)                     /*!< RXLOC (Bit 0)                                         */
#define LEUART0_ROUTELOC0_RXLOC_Msk       (0x3fUL)                  /*!< RXLOC (Bitfield-Mask: 0x3f)                           */
#define LEUART0_ROUTELOC0_TXLOC_Pos       (8UL)                     /*!< TXLOC (Bit 8)                                         */
#define LEUART0_ROUTELOC0_TXLOC_Msk       (0x3f00UL)                /*!< TXLOC (Bitfield-Mask: 0x3f)                           */
/* =========================================================  INPUT  ========================================================= */
#define LEUART0_INPUT_RXPRSSEL_Pos        (0UL)                     /*!< RXPRSSEL (Bit 0)                                      */
#define LEUART0_INPUT_RXPRSSEL_Msk        (0xfUL)                   /*!< RXPRSSEL (Bitfield-Mask: 0x0f)                        */
#define LEUART0_INPUT_RXPRS_Pos           (5UL)                     /*!< RXPRS (Bit 5)                                         */
#define LEUART0_INPUT_RXPRS_Msk           (0x20UL)                  /*!< RXPRS (Bitfield-Mask: 0x01)                           */


/* =========================================================================================================================== */
/* ================                                         LETIMER0                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define LETIMER0_CTRL_REPMODE_Pos         (0UL)                     /*!< REPMODE (Bit 0)                                       */
#define LETIMER0_CTRL_REPMODE_Msk         (0x3UL)                   /*!< REPMODE (Bitfield-Mask: 0x03)                         */
#define LETIMER0_CTRL_UFOA0_Pos           (2UL)                     /*!< UFOA0 (Bit 2)                                         */
#define LETIMER0_CTRL_UFOA0_Msk           (0xcUL)                   /*!< UFOA0 (Bitfield-Mask: 0x03)                           */
#define LETIMER0_CTRL_UFOA1_Pos           (4UL)                     /*!< UFOA1 (Bit 4)                                         */
#define LETIMER0_CTRL_UFOA1_Msk           (0x30UL)                  /*!< UFOA1 (Bitfield-Mask: 0x03)                           */
#define LETIMER0_CTRL_OPOL0_Pos           (6UL)                     /*!< OPOL0 (Bit 6)                                         */
#define LETIMER0_CTRL_OPOL0_Msk           (0x40UL)                  /*!< OPOL0 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_CTRL_OPOL1_Pos           (7UL)                     /*!< OPOL1 (Bit 7)                                         */
#define LETIMER0_CTRL_OPOL1_Msk           (0x80UL)                  /*!< OPOL1 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_CTRL_BUFTOP_Pos          (8UL)                     /*!< BUFTOP (Bit 8)                                        */
#define LETIMER0_CTRL_BUFTOP_Msk          (0x100UL)                 /*!< BUFTOP (Bitfield-Mask: 0x01)                          */
#define LETIMER0_CTRL_COMP0TOP_Pos        (9UL)                     /*!< COMP0TOP (Bit 9)                                      */
#define LETIMER0_CTRL_COMP0TOP_Msk        (0x200UL)                 /*!< COMP0TOP (Bitfield-Mask: 0x01)                        */
#define LETIMER0_CTRL_DEBUGRUN_Pos        (12UL)                    /*!< DEBUGRUN (Bit 12)                                     */
#define LETIMER0_CTRL_DEBUGRUN_Msk        (0x1000UL)                /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
/* ==========================================================  CMD  ========================================================== */
#define LETIMER0_CMD_START_Pos            (0UL)                     /*!< START (Bit 0)                                         */
#define LETIMER0_CMD_START_Msk            (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define LETIMER0_CMD_STOP_Pos             (1UL)                     /*!< STOP (Bit 1)                                          */
#define LETIMER0_CMD_STOP_Msk             (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define LETIMER0_CMD_CLEAR_Pos            (2UL)                     /*!< CLEAR (Bit 2)                                         */
#define LETIMER0_CMD_CLEAR_Msk            (0x4UL)                   /*!< CLEAR (Bitfield-Mask: 0x01)                           */
#define LETIMER0_CMD_CTO0_Pos             (3UL)                     /*!< CTO0 (Bit 3)                                          */
#define LETIMER0_CMD_CTO0_Msk             (0x8UL)                   /*!< CTO0 (Bitfield-Mask: 0x01)                            */
#define LETIMER0_CMD_CTO1_Pos             (4UL)                     /*!< CTO1 (Bit 4)                                          */
#define LETIMER0_CMD_CTO1_Msk             (0x10UL)                  /*!< CTO1 (Bitfield-Mask: 0x01)                            */
/* ========================================================  STATUS  ========================================================= */
#define LETIMER0_STATUS_RUNNING_Pos       (0UL)                     /*!< RUNNING (Bit 0)                                       */
#define LETIMER0_STATUS_RUNNING_Msk       (0x1UL)                   /*!< RUNNING (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CNT  ========================================================== */
#define LETIMER0_CNT_CNT_Pos              (0UL)                     /*!< CNT (Bit 0)                                           */
#define LETIMER0_CNT_CNT_Msk              (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* =========================================================  COMP0  ========================================================= */
#define LETIMER0_COMP0_COMP0_Pos          (0UL)                     /*!< COMP0 (Bit 0)                                         */
#define LETIMER0_COMP0_COMP0_Msk          (0xffffUL)                /*!< COMP0 (Bitfield-Mask: 0xffff)                         */
/* =========================================================  COMP1  ========================================================= */
#define LETIMER0_COMP1_COMP1_Pos          (0UL)                     /*!< COMP1 (Bit 0)                                         */
#define LETIMER0_COMP1_COMP1_Msk          (0xffffUL)                /*!< COMP1 (Bitfield-Mask: 0xffff)                         */
/* =========================================================  REP0  ========================================================== */
#define LETIMER0_REP0_REP0_Pos            (0UL)                     /*!< REP0 (Bit 0)                                          */
#define LETIMER0_REP0_REP0_Msk            (0xffUL)                  /*!< REP0 (Bitfield-Mask: 0xff)                            */
/* =========================================================  REP1  ========================================================== */
#define LETIMER0_REP1_REP1_Pos            (0UL)                     /*!< REP1 (Bit 0)                                          */
#define LETIMER0_REP1_REP1_Msk            (0xffUL)                  /*!< REP1 (Bitfield-Mask: 0xff)                            */
/* ==========================================================  IF  =========================================================== */
#define LETIMER0_IF_COMP0_Pos             (0UL)                     /*!< COMP0 (Bit 0)                                         */
#define LETIMER0_IF_COMP0_Msk             (0x1UL)                   /*!< COMP0 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IF_COMP1_Pos             (1UL)                     /*!< COMP1 (Bit 1)                                         */
#define LETIMER0_IF_COMP1_Msk             (0x2UL)                   /*!< COMP1 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IF_UF_Pos                (2UL)                     /*!< UF (Bit 2)                                            */
#define LETIMER0_IF_UF_Msk                (0x4UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define LETIMER0_IF_REP0_Pos              (3UL)                     /*!< REP0 (Bit 3)                                          */
#define LETIMER0_IF_REP0_Msk              (0x8UL)                   /*!< REP0 (Bitfield-Mask: 0x01)                            */
#define LETIMER0_IF_REP1_Pos              (4UL)                     /*!< REP1 (Bit 4)                                          */
#define LETIMER0_IF_REP1_Msk              (0x10UL)                  /*!< REP1 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IFS  ========================================================== */
#define LETIMER0_IFS_COMP0_Pos            (0UL)                     /*!< COMP0 (Bit 0)                                         */
#define LETIMER0_IFS_COMP0_Msk            (0x1UL)                   /*!< COMP0 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IFS_COMP1_Pos            (1UL)                     /*!< COMP1 (Bit 1)                                         */
#define LETIMER0_IFS_COMP1_Msk            (0x2UL)                   /*!< COMP1 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IFS_UF_Pos               (2UL)                     /*!< UF (Bit 2)                                            */
#define LETIMER0_IFS_UF_Msk               (0x4UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define LETIMER0_IFS_REP0_Pos             (3UL)                     /*!< REP0 (Bit 3)                                          */
#define LETIMER0_IFS_REP0_Msk             (0x8UL)                   /*!< REP0 (Bitfield-Mask: 0x01)                            */
#define LETIMER0_IFS_REP1_Pos             (4UL)                     /*!< REP1 (Bit 4)                                          */
#define LETIMER0_IFS_REP1_Msk             (0x10UL)                  /*!< REP1 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IFC  ========================================================== */
#define LETIMER0_IFC_COMP0_Pos            (0UL)                     /*!< COMP0 (Bit 0)                                         */
#define LETIMER0_IFC_COMP0_Msk            (0x1UL)                   /*!< COMP0 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IFC_COMP1_Pos            (1UL)                     /*!< COMP1 (Bit 1)                                         */
#define LETIMER0_IFC_COMP1_Msk            (0x2UL)                   /*!< COMP1 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IFC_UF_Pos               (2UL)                     /*!< UF (Bit 2)                                            */
#define LETIMER0_IFC_UF_Msk               (0x4UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define LETIMER0_IFC_REP0_Pos             (3UL)                     /*!< REP0 (Bit 3)                                          */
#define LETIMER0_IFC_REP0_Msk             (0x8UL)                   /*!< REP0 (Bitfield-Mask: 0x01)                            */
#define LETIMER0_IFC_REP1_Pos             (4UL)                     /*!< REP1 (Bit 4)                                          */
#define LETIMER0_IFC_REP1_Msk             (0x10UL)                  /*!< REP1 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IEN  ========================================================== */
#define LETIMER0_IEN_COMP0_Pos            (0UL)                     /*!< COMP0 (Bit 0)                                         */
#define LETIMER0_IEN_COMP0_Msk            (0x1UL)                   /*!< COMP0 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IEN_COMP1_Pos            (1UL)                     /*!< COMP1 (Bit 1)                                         */
#define LETIMER0_IEN_COMP1_Msk            (0x2UL)                   /*!< COMP1 (Bitfield-Mask: 0x01)                           */
#define LETIMER0_IEN_UF_Pos               (2UL)                     /*!< UF (Bit 2)                                            */
#define LETIMER0_IEN_UF_Msk               (0x4UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define LETIMER0_IEN_REP0_Pos             (3UL)                     /*!< REP0 (Bit 3)                                          */
#define LETIMER0_IEN_REP0_Msk             (0x8UL)                   /*!< REP0 (Bitfield-Mask: 0x01)                            */
#define LETIMER0_IEN_REP1_Pos             (4UL)                     /*!< REP1 (Bit 4)                                          */
#define LETIMER0_IEN_REP1_Msk             (0x10UL)                  /*!< REP1 (Bitfield-Mask: 0x01)                            */
/* =======================================================  SYNCBUSY  ======================================================== */
#define LETIMER0_SYNCBUSY_CMD_Pos         (1UL)                     /*!< CMD (Bit 1)                                           */
#define LETIMER0_SYNCBUSY_CMD_Msk         (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
/* =======================================================  ROUTEPEN  ======================================================== */
#define LETIMER0_ROUTEPEN_OUT0PEN_Pos     (0UL)                     /*!< OUT0PEN (Bit 0)                                       */
#define LETIMER0_ROUTEPEN_OUT0PEN_Msk     (0x1UL)                   /*!< OUT0PEN (Bitfield-Mask: 0x01)                         */
#define LETIMER0_ROUTEPEN_OUT1PEN_Pos     (1UL)                     /*!< OUT1PEN (Bit 1)                                       */
#define LETIMER0_ROUTEPEN_OUT1PEN_Msk     (0x2UL)                   /*!< OUT1PEN (Bitfield-Mask: 0x01)                         */
/* =======================================================  ROUTELOC0  ======================================================= */
#define LETIMER0_ROUTELOC0_OUT0LOC_Pos    (0UL)                     /*!< OUT0LOC (Bit 0)                                       */
#define LETIMER0_ROUTELOC0_OUT0LOC_Msk    (0x3fUL)                  /*!< OUT0LOC (Bitfield-Mask: 0x3f)                         */
#define LETIMER0_ROUTELOC0_OUT1LOC_Pos    (8UL)                     /*!< OUT1LOC (Bit 8)                                       */
#define LETIMER0_ROUTELOC0_OUT1LOC_Msk    (0x3f00UL)                /*!< OUT1LOC (Bitfield-Mask: 0x3f)                         */
/* ========================================================  PRSSEL  ========================================================= */
#define LETIMER0_PRSSEL_PRSSTARTSEL_Pos   (0UL)                     /*!< PRSSTARTSEL (Bit 0)                                   */
#define LETIMER0_PRSSEL_PRSSTARTSEL_Msk   (0xfUL)                   /*!< PRSSTARTSEL (Bitfield-Mask: 0x0f)                     */
#define LETIMER0_PRSSEL_PRSSTOPSEL_Pos    (6UL)                     /*!< PRSSTOPSEL (Bit 6)                                    */
#define LETIMER0_PRSSEL_PRSSTOPSEL_Msk    (0x3c0UL)                 /*!< PRSSTOPSEL (Bitfield-Mask: 0x0f)                      */
#define LETIMER0_PRSSEL_PRSCLEARSEL_Pos   (12UL)                    /*!< PRSCLEARSEL (Bit 12)                                  */
#define LETIMER0_PRSSEL_PRSCLEARSEL_Msk   (0xf000UL)                /*!< PRSCLEARSEL (Bitfield-Mask: 0x0f)                     */
#define LETIMER0_PRSSEL_PRSSTARTMODE_Pos  (18UL)                    /*!< PRSSTARTMODE (Bit 18)                                 */
#define LETIMER0_PRSSEL_PRSSTARTMODE_Msk  (0xc0000UL)               /*!< PRSSTARTMODE (Bitfield-Mask: 0x03)                    */
#define LETIMER0_PRSSEL_PRSSTOPMODE_Pos   (22UL)                    /*!< PRSSTOPMODE (Bit 22)                                  */
#define LETIMER0_PRSSEL_PRSSTOPMODE_Msk   (0xc00000UL)              /*!< PRSSTOPMODE (Bitfield-Mask: 0x03)                     */
#define LETIMER0_PRSSEL_PRSCLEARMODE_Pos  (26UL)                    /*!< PRSCLEARMODE (Bit 26)                                 */
#define LETIMER0_PRSSEL_PRSCLEARMODE_Msk  (0xc000000UL)             /*!< PRSCLEARMODE (Bitfield-Mask: 0x03)                    */


/* =========================================================================================================================== */
/* ================                                         CRYOTIMER                                         ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CRYOTIMER_CTRL_EN_Pos             (0UL)                     /*!< EN (Bit 0)                                            */
#define CRYOTIMER_CTRL_EN_Msk             (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define CRYOTIMER_CTRL_DEBUGRUN_Pos       (1UL)                     /*!< DEBUGRUN (Bit 1)                                      */
#define CRYOTIMER_CTRL_DEBUGRUN_Msk       (0x2UL)                   /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
#define CRYOTIMER_CTRL_OSCSEL_Pos         (2UL)                     /*!< OSCSEL (Bit 2)                                        */
#define CRYOTIMER_CTRL_OSCSEL_Msk         (0xcUL)                   /*!< OSCSEL (Bitfield-Mask: 0x03)                          */
#define CRYOTIMER_CTRL_PRESC_Pos          (5UL)                     /*!< PRESC (Bit 5)                                         */
#define CRYOTIMER_CTRL_PRESC_Msk          (0xe0UL)                  /*!< PRESC (Bitfield-Mask: 0x07)                           */
/* =======================================================  PERIODSEL  ======================================================= */
#define CRYOTIMER_PERIODSEL_PERIODSEL_Pos (0UL)                     /*!< PERIODSEL (Bit 0)                                     */
#define CRYOTIMER_PERIODSEL_PERIODSEL_Msk (0x3fUL)                  /*!< PERIODSEL (Bitfield-Mask: 0x3f)                       */
/* ==========================================================  CNT  ========================================================== */
#define CRYOTIMER_CNT_CNT_Pos             (0UL)                     /*!< CNT (Bit 0)                                           */
#define CRYOTIMER_CNT_CNT_Msk             (0xffffffffUL)            /*!< CNT (Bitfield-Mask: 0xffffffff)                       */
/* ========================================================  EM4WUEN  ======================================================== */
#define CRYOTIMER_EM4WUEN_EM4WU_Pos       (0UL)                     /*!< EM4WU (Bit 0)                                         */
#define CRYOTIMER_EM4WUEN_EM4WU_Msk       (0x1UL)                   /*!< EM4WU (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IF  =========================================================== */
#define CRYOTIMER_IF_PERIOD_Pos           (0UL)                     /*!< PERIOD (Bit 0)                                        */
#define CRYOTIMER_IF_PERIOD_Msk           (0x1UL)                   /*!< PERIOD (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFS  ========================================================== */
#define CRYOTIMER_IFS_PERIOD_Pos          (0UL)                     /*!< PERIOD (Bit 0)                                        */
#define CRYOTIMER_IFS_PERIOD_Msk          (0x1UL)                   /*!< PERIOD (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFC  ========================================================== */
#define CRYOTIMER_IFC_PERIOD_Pos          (0UL)                     /*!< PERIOD (Bit 0)                                        */
#define CRYOTIMER_IFC_PERIOD_Msk          (0x1UL)                   /*!< PERIOD (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IEN  ========================================================== */
#define CRYOTIMER_IEN_PERIOD_Pos          (0UL)                     /*!< PERIOD (Bit 0)                                        */
#define CRYOTIMER_IEN_PERIOD_Msk          (0x1UL)                   /*!< PERIOD (Bitfield-Mask: 0x01)                          */


/* =========================================================================================================================== */
/* ================                                           PCNT0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define PCNT0_CTRL_MODE_Pos               (0UL)                     /*!< MODE (Bit 0)                                          */
#define PCNT0_CTRL_MODE_Msk               (0x7UL)                   /*!< MODE (Bitfield-Mask: 0x07)                            */
#define PCNT0_CTRL_FILT_Pos               (3UL)                     /*!< FILT (Bit 3)                                          */
#define PCNT0_CTRL_FILT_Msk               (0x8UL)                   /*!< FILT (Bitfield-Mask: 0x01)                            */
#define PCNT0_CTRL_RSTEN_Pos              (4UL)                     /*!< RSTEN (Bit 4)                                         */
#define PCNT0_CTRL_RSTEN_Msk              (0x10UL)                  /*!< RSTEN (Bitfield-Mask: 0x01)                           */
#define PCNT0_CTRL_CNTRSTEN_Pos           (5UL)                     /*!< CNTRSTEN (Bit 5)                                      */
#define PCNT0_CTRL_CNTRSTEN_Msk           (0x20UL)                  /*!< CNTRSTEN (Bitfield-Mask: 0x01)                        */
#define PCNT0_CTRL_AUXCNTRSTEN_Pos        (6UL)                     /*!< AUXCNTRSTEN (Bit 6)                                   */
#define PCNT0_CTRL_AUXCNTRSTEN_Msk        (0x40UL)                  /*!< AUXCNTRSTEN (Bitfield-Mask: 0x01)                     */
#define PCNT0_CTRL_DEBUGHALT_Pos          (7UL)                     /*!< DEBUGHALT (Bit 7)                                     */
#define PCNT0_CTRL_DEBUGHALT_Msk          (0x80UL)                  /*!< DEBUGHALT (Bitfield-Mask: 0x01)                       */
#define PCNT0_CTRL_HYST_Pos               (8UL)                     /*!< HYST (Bit 8)                                          */
#define PCNT0_CTRL_HYST_Msk               (0x100UL)                 /*!< HYST (Bitfield-Mask: 0x01)                            */
#define PCNT0_CTRL_S1CDIR_Pos             (9UL)                     /*!< S1CDIR (Bit 9)                                        */
#define PCNT0_CTRL_S1CDIR_Msk             (0x200UL)                 /*!< S1CDIR (Bitfield-Mask: 0x01)                          */
#define PCNT0_CTRL_CNTEV_Pos              (10UL)                    /*!< CNTEV (Bit 10)                                        */
#define PCNT0_CTRL_CNTEV_Msk              (0xc00UL)                 /*!< CNTEV (Bitfield-Mask: 0x03)                           */
#define PCNT0_CTRL_AUXCNTEV_Pos           (12UL)                    /*!< AUXCNTEV (Bit 12)                                     */
#define PCNT0_CTRL_AUXCNTEV_Msk           (0x3000UL)                /*!< AUXCNTEV (Bitfield-Mask: 0x03)                        */
#define PCNT0_CTRL_CNTDIR_Pos             (14UL)                    /*!< CNTDIR (Bit 14)                                       */
#define PCNT0_CTRL_CNTDIR_Msk             (0x4000UL)                /*!< CNTDIR (Bitfield-Mask: 0x01)                          */
#define PCNT0_CTRL_EDGE_Pos               (15UL)                    /*!< EDGE (Bit 15)                                         */
#define PCNT0_CTRL_EDGE_Msk               (0x8000UL)                /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define PCNT0_CTRL_TCCMODE_Pos            (16UL)                    /*!< TCCMODE (Bit 16)                                      */
#define PCNT0_CTRL_TCCMODE_Msk            (0x30000UL)               /*!< TCCMODE (Bitfield-Mask: 0x03)                         */
#define PCNT0_CTRL_TCCPRESC_Pos           (19UL)                    /*!< TCCPRESC (Bit 19)                                     */
#define PCNT0_CTRL_TCCPRESC_Msk           (0x180000UL)              /*!< TCCPRESC (Bitfield-Mask: 0x03)                        */
#define PCNT0_CTRL_TCCCOMP_Pos            (22UL)                    /*!< TCCCOMP (Bit 22)                                      */
#define PCNT0_CTRL_TCCCOMP_Msk            (0xc00000UL)              /*!< TCCCOMP (Bitfield-Mask: 0x03)                         */
#define PCNT0_CTRL_PRSGATEEN_Pos          (24UL)                    /*!< PRSGATEEN (Bit 24)                                    */
#define PCNT0_CTRL_PRSGATEEN_Msk          (0x1000000UL)             /*!< PRSGATEEN (Bitfield-Mask: 0x01)                       */
#define PCNT0_CTRL_TCCPRSPOL_Pos          (25UL)                    /*!< TCCPRSPOL (Bit 25)                                    */
#define PCNT0_CTRL_TCCPRSPOL_Msk          (0x2000000UL)             /*!< TCCPRSPOL (Bitfield-Mask: 0x01)                       */
#define PCNT0_CTRL_TCCPRSSEL_Pos          (26UL)                    /*!< TCCPRSSEL (Bit 26)                                    */
#define PCNT0_CTRL_TCCPRSSEL_Msk          (0x3c000000UL)            /*!< TCCPRSSEL (Bitfield-Mask: 0x0f)                       */
#define PCNT0_CTRL_TOPBHFSEL_Pos          (31UL)                    /*!< TOPBHFSEL (Bit 31)                                    */
#define PCNT0_CTRL_TOPBHFSEL_Msk          (0x80000000UL)            /*!< TOPBHFSEL (Bitfield-Mask: 0x01)                       */
/* ==========================================================  CMD  ========================================================== */
#define PCNT0_CMD_LCNTIM_Pos              (0UL)                     /*!< LCNTIM (Bit 0)                                        */
#define PCNT0_CMD_LCNTIM_Msk              (0x1UL)                   /*!< LCNTIM (Bitfield-Mask: 0x01)                          */
#define PCNT0_CMD_LTOPBIM_Pos             (1UL)                     /*!< LTOPBIM (Bit 1)                                       */
#define PCNT0_CMD_LTOPBIM_Msk             (0x2UL)                   /*!< LTOPBIM (Bitfield-Mask: 0x01)                         */
/* ========================================================  STATUS  ========================================================= */
#define PCNT0_STATUS_DIR_Pos              (0UL)                     /*!< DIR (Bit 0)                                           */
#define PCNT0_STATUS_DIR_Msk              (0x1UL)                   /*!< DIR (Bitfield-Mask: 0x01)                             */
/* ==========================================================  CNT  ========================================================== */
#define PCNT0_CNT_CNT_Pos                 (0UL)                     /*!< CNT (Bit 0)                                           */
#define PCNT0_CNT_CNT_Msk                 (0xffffUL)                /*!< CNT (Bitfield-Mask: 0xffff)                           */
/* ==========================================================  TOP  ========================================================== */
#define PCNT0_TOP_TOP_Pos                 (0UL)                     /*!< TOP (Bit 0)                                           */
#define PCNT0_TOP_TOP_Msk                 (0xffffUL)                /*!< TOP (Bitfield-Mask: 0xffff)                           */
/* =========================================================  TOPB  ========================================================== */
#define PCNT0_TOPB_TOPB_Pos               (0UL)                     /*!< TOPB (Bit 0)                                          */
#define PCNT0_TOPB_TOPB_Msk               (0xffffUL)                /*!< TOPB (Bitfield-Mask: 0xffff)                          */
/* ==========================================================  IF  =========================================================== */
#define PCNT0_IF_UF_Pos                   (0UL)                     /*!< UF (Bit 0)                                            */
#define PCNT0_IF_UF_Msk                   (0x1UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IF_OF_Pos                   (1UL)                     /*!< OF (Bit 1)                                            */
#define PCNT0_IF_OF_Msk                   (0x2UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IF_DIRCNG_Pos               (2UL)                     /*!< DIRCNG (Bit 2)                                        */
#define PCNT0_IF_DIRCNG_Msk               (0x4UL)                   /*!< DIRCNG (Bitfield-Mask: 0x01)                          */
#define PCNT0_IF_AUXOF_Pos                (3UL)                     /*!< AUXOF (Bit 3)                                         */
#define PCNT0_IF_AUXOF_Msk                (0x8UL)                   /*!< AUXOF (Bitfield-Mask: 0x01)                           */
#define PCNT0_IF_TCC_Pos                  (4UL)                     /*!< TCC (Bit 4)                                           */
#define PCNT0_IF_TCC_Msk                  (0x10UL)                  /*!< TCC (Bitfield-Mask: 0x01)                             */
#define PCNT0_IF_OQSTERR_Pos              (5UL)                     /*!< OQSTERR (Bit 5)                                       */
#define PCNT0_IF_OQSTERR_Msk              (0x20UL)                  /*!< OQSTERR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFS  ========================================================== */
#define PCNT0_IFS_UF_Pos                  (0UL)                     /*!< UF (Bit 0)                                            */
#define PCNT0_IFS_UF_Msk                  (0x1UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IFS_OF_Pos                  (1UL)                     /*!< OF (Bit 1)                                            */
#define PCNT0_IFS_OF_Msk                  (0x2UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IFS_DIRCNG_Pos              (2UL)                     /*!< DIRCNG (Bit 2)                                        */
#define PCNT0_IFS_DIRCNG_Msk              (0x4UL)                   /*!< DIRCNG (Bitfield-Mask: 0x01)                          */
#define PCNT0_IFS_AUXOF_Pos               (3UL)                     /*!< AUXOF (Bit 3)                                         */
#define PCNT0_IFS_AUXOF_Msk               (0x8UL)                   /*!< AUXOF (Bitfield-Mask: 0x01)                           */
#define PCNT0_IFS_TCC_Pos                 (4UL)                     /*!< TCC (Bit 4)                                           */
#define PCNT0_IFS_TCC_Msk                 (0x10UL)                  /*!< TCC (Bitfield-Mask: 0x01)                             */
#define PCNT0_IFS_OQSTERR_Pos             (5UL)                     /*!< OQSTERR (Bit 5)                                       */
#define PCNT0_IFS_OQSTERR_Msk             (0x20UL)                  /*!< OQSTERR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFC  ========================================================== */
#define PCNT0_IFC_UF_Pos                  (0UL)                     /*!< UF (Bit 0)                                            */
#define PCNT0_IFC_UF_Msk                  (0x1UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IFC_OF_Pos                  (1UL)                     /*!< OF (Bit 1)                                            */
#define PCNT0_IFC_OF_Msk                  (0x2UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IFC_DIRCNG_Pos              (2UL)                     /*!< DIRCNG (Bit 2)                                        */
#define PCNT0_IFC_DIRCNG_Msk              (0x4UL)                   /*!< DIRCNG (Bitfield-Mask: 0x01)                          */
#define PCNT0_IFC_AUXOF_Pos               (3UL)                     /*!< AUXOF (Bit 3)                                         */
#define PCNT0_IFC_AUXOF_Msk               (0x8UL)                   /*!< AUXOF (Bitfield-Mask: 0x01)                           */
#define PCNT0_IFC_TCC_Pos                 (4UL)                     /*!< TCC (Bit 4)                                           */
#define PCNT0_IFC_TCC_Msk                 (0x10UL)                  /*!< TCC (Bitfield-Mask: 0x01)                             */
#define PCNT0_IFC_OQSTERR_Pos             (5UL)                     /*!< OQSTERR (Bit 5)                                       */
#define PCNT0_IFC_OQSTERR_Msk             (0x20UL)                  /*!< OQSTERR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IEN  ========================================================== */
#define PCNT0_IEN_UF_Pos                  (0UL)                     /*!< UF (Bit 0)                                            */
#define PCNT0_IEN_UF_Msk                  (0x1UL)                   /*!< UF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IEN_OF_Pos                  (1UL)                     /*!< OF (Bit 1)                                            */
#define PCNT0_IEN_OF_Msk                  (0x2UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define PCNT0_IEN_DIRCNG_Pos              (2UL)                     /*!< DIRCNG (Bit 2)                                        */
#define PCNT0_IEN_DIRCNG_Msk              (0x4UL)                   /*!< DIRCNG (Bitfield-Mask: 0x01)                          */
#define PCNT0_IEN_AUXOF_Pos               (3UL)                     /*!< AUXOF (Bit 3)                                         */
#define PCNT0_IEN_AUXOF_Msk               (0x8UL)                   /*!< AUXOF (Bitfield-Mask: 0x01)                           */
#define PCNT0_IEN_TCC_Pos                 (4UL)                     /*!< TCC (Bit 4)                                           */
#define PCNT0_IEN_TCC_Msk                 (0x10UL)                  /*!< TCC (Bitfield-Mask: 0x01)                             */
#define PCNT0_IEN_OQSTERR_Pos             (5UL)                     /*!< OQSTERR (Bit 5)                                       */
#define PCNT0_IEN_OQSTERR_Msk             (0x20UL)                  /*!< OQSTERR (Bitfield-Mask: 0x01)                         */
/* =======================================================  ROUTELOC0  ======================================================= */
#define PCNT0_ROUTELOC0_S0INLOC_Pos       (0UL)                     /*!< S0INLOC (Bit 0)                                       */
#define PCNT0_ROUTELOC0_S0INLOC_Msk       (0x3fUL)                  /*!< S0INLOC (Bitfield-Mask: 0x3f)                         */
#define PCNT0_ROUTELOC0_S1INLOC_Pos       (8UL)                     /*!< S1INLOC (Bit 8)                                       */
#define PCNT0_ROUTELOC0_S1INLOC_Msk       (0x3f00UL)                /*!< S1INLOC (Bitfield-Mask: 0x3f)                         */
/* ========================================================  FREEZE  ========================================================= */
#define PCNT0_FREEZE_REGFREEZE_Pos        (0UL)                     /*!< REGFREEZE (Bit 0)                                     */
#define PCNT0_FREEZE_REGFREEZE_Msk        (0x1UL)                   /*!< REGFREEZE (Bitfield-Mask: 0x01)                       */
/* =======================================================  SYNCBUSY  ======================================================== */
#define PCNT0_SYNCBUSY_CTRL_Pos           (0UL)                     /*!< CTRL (Bit 0)                                          */
#define PCNT0_SYNCBUSY_CTRL_Msk           (0x1UL)                   /*!< CTRL (Bitfield-Mask: 0x01)                            */
#define PCNT0_SYNCBUSY_CMD_Pos            (1UL)                     /*!< CMD (Bit 1)                                           */
#define PCNT0_SYNCBUSY_CMD_Msk            (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
#define PCNT0_SYNCBUSY_TOPB_Pos           (2UL)                     /*!< TOPB (Bit 2)                                          */
#define PCNT0_SYNCBUSY_TOPB_Msk           (0x4UL)                   /*!< TOPB (Bitfield-Mask: 0x01)                            */
#define PCNT0_SYNCBUSY_OVSCFG_Pos         (3UL)                     /*!< OVSCFG (Bit 3)                                        */
#define PCNT0_SYNCBUSY_OVSCFG_Msk         (0x8UL)                   /*!< OVSCFG (Bitfield-Mask: 0x01)                          */
/* ========================================================  AUXCNT  ========================================================= */
#define PCNT0_AUXCNT_AUXCNT_Pos           (0UL)                     /*!< AUXCNT (Bit 0)                                        */
#define PCNT0_AUXCNT_AUXCNT_Msk           (0xffffUL)                /*!< AUXCNT (Bitfield-Mask: 0xffff)                        */
/* =========================================================  INPUT  ========================================================= */
#define PCNT0_INPUT_S0PRSSEL_Pos          (0UL)                     /*!< S0PRSSEL (Bit 0)                                      */
#define PCNT0_INPUT_S0PRSSEL_Msk          (0xfUL)                   /*!< S0PRSSEL (Bitfield-Mask: 0x0f)                        */
#define PCNT0_INPUT_S0PRSEN_Pos           (5UL)                     /*!< S0PRSEN (Bit 5)                                       */
#define PCNT0_INPUT_S0PRSEN_Msk           (0x20UL)                  /*!< S0PRSEN (Bitfield-Mask: 0x01)                         */
#define PCNT0_INPUT_S1PRSSEL_Pos          (6UL)                     /*!< S1PRSSEL (Bit 6)                                      */
#define PCNT0_INPUT_S1PRSSEL_Msk          (0x3c0UL)                 /*!< S1PRSSEL (Bitfield-Mask: 0x0f)                        */
#define PCNT0_INPUT_S1PRSEN_Pos           (11UL)                    /*!< S1PRSEN (Bit 11)                                      */
#define PCNT0_INPUT_S1PRSEN_Msk           (0x800UL)                 /*!< S1PRSEN (Bitfield-Mask: 0x01)                         */
/* ========================================================  OVSCFG  ========================================================= */
#define PCNT0_OVSCFG_FILTLEN_Pos          (0UL)                     /*!< FILTLEN (Bit 0)                                       */
#define PCNT0_OVSCFG_FILTLEN_Msk          (0xffUL)                  /*!< FILTLEN (Bitfield-Mask: 0xff)                         */
#define PCNT0_OVSCFG_FLUTTERRM_Pos        (12UL)                    /*!< FLUTTERRM (Bit 12)                                    */
#define PCNT0_OVSCFG_FLUTTERRM_Msk        (0x1000UL)                /*!< FLUTTERRM (Bitfield-Mask: 0x01)                       */


/* =========================================================================================================================== */
/* ================                                           I2C0                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define I2C0_CTRL_EN_Pos                  (0UL)                     /*!< EN (Bit 0)                                            */
#define I2C0_CTRL_EN_Msk                  (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define I2C0_CTRL_SLAVE_Pos               (1UL)                     /*!< SLAVE (Bit 1)                                         */
#define I2C0_CTRL_SLAVE_Msk               (0x2UL)                   /*!< SLAVE (Bitfield-Mask: 0x01)                           */
#define I2C0_CTRL_AUTOACK_Pos             (2UL)                     /*!< AUTOACK (Bit 2)                                       */
#define I2C0_CTRL_AUTOACK_Msk             (0x4UL)                   /*!< AUTOACK (Bitfield-Mask: 0x01)                         */
#define I2C0_CTRL_AUTOSE_Pos              (3UL)                     /*!< AUTOSE (Bit 3)                                        */
#define I2C0_CTRL_AUTOSE_Msk              (0x8UL)                   /*!< AUTOSE (Bitfield-Mask: 0x01)                          */
#define I2C0_CTRL_AUTOSN_Pos              (4UL)                     /*!< AUTOSN (Bit 4)                                        */
#define I2C0_CTRL_AUTOSN_Msk              (0x10UL)                  /*!< AUTOSN (Bitfield-Mask: 0x01)                          */
#define I2C0_CTRL_ARBDIS_Pos              (5UL)                     /*!< ARBDIS (Bit 5)                                        */
#define I2C0_CTRL_ARBDIS_Msk              (0x20UL)                  /*!< ARBDIS (Bitfield-Mask: 0x01)                          */
#define I2C0_CTRL_GCAMEN_Pos              (6UL)                     /*!< GCAMEN (Bit 6)                                        */
#define I2C0_CTRL_GCAMEN_Msk              (0x40UL)                  /*!< GCAMEN (Bitfield-Mask: 0x01)                          */
#define I2C0_CTRL_TXBIL_Pos               (7UL)                     /*!< TXBIL (Bit 7)                                         */
#define I2C0_CTRL_TXBIL_Msk               (0x80UL)                  /*!< TXBIL (Bitfield-Mask: 0x01)                           */
#define I2C0_CTRL_CLHR_Pos                (8UL)                     /*!< CLHR (Bit 8)                                          */
#define I2C0_CTRL_CLHR_Msk                (0x300UL)                 /*!< CLHR (Bitfield-Mask: 0x03)                            */
#define I2C0_CTRL_BITO_Pos                (12UL)                    /*!< BITO (Bit 12)                                         */
#define I2C0_CTRL_BITO_Msk                (0x3000UL)                /*!< BITO (Bitfield-Mask: 0x03)                            */
#define I2C0_CTRL_GIBITO_Pos              (15UL)                    /*!< GIBITO (Bit 15)                                       */
#define I2C0_CTRL_GIBITO_Msk              (0x8000UL)                /*!< GIBITO (Bitfield-Mask: 0x01)                          */
#define I2C0_CTRL_CLTO_Pos                (16UL)                    /*!< CLTO (Bit 16)                                         */
#define I2C0_CTRL_CLTO_Msk                (0x70000UL)               /*!< CLTO (Bitfield-Mask: 0x07)                            */
/* ==========================================================  CMD  ========================================================== */
#define I2C0_CMD_START_Pos                (0UL)                     /*!< START (Bit 0)                                         */
#define I2C0_CMD_START_Msk                (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_CMD_STOP_Pos                 (1UL)                     /*!< STOP (Bit 1)                                          */
#define I2C0_CMD_STOP_Msk                 (0x2UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define I2C0_CMD_ACK_Pos                  (2UL)                     /*!< ACK (Bit 2)                                           */
#define I2C0_CMD_ACK_Msk                  (0x4UL)                   /*!< ACK (Bitfield-Mask: 0x01)                             */
#define I2C0_CMD_NACK_Pos                 (3UL)                     /*!< NACK (Bit 3)                                          */
#define I2C0_CMD_NACK_Msk                 (0x8UL)                   /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C0_CMD_CONT_Pos                 (4UL)                     /*!< CONT (Bit 4)                                          */
#define I2C0_CMD_CONT_Msk                 (0x10UL)                  /*!< CONT (Bitfield-Mask: 0x01)                            */
#define I2C0_CMD_ABORT_Pos                (5UL)                     /*!< ABORT (Bit 5)                                         */
#define I2C0_CMD_ABORT_Msk                (0x20UL)                  /*!< ABORT (Bitfield-Mask: 0x01)                           */
#define I2C0_CMD_CLEARTX_Pos              (6UL)                     /*!< CLEARTX (Bit 6)                                       */
#define I2C0_CMD_CLEARTX_Msk              (0x40UL)                  /*!< CLEARTX (Bitfield-Mask: 0x01)                         */
#define I2C0_CMD_CLEARPC_Pos              (7UL)                     /*!< CLEARPC (Bit 7)                                       */
#define I2C0_CMD_CLEARPC_Msk              (0x80UL)                  /*!< CLEARPC (Bitfield-Mask: 0x01)                         */
/* =========================================================  STATE  ========================================================= */
#define I2C0_STATE_BUSY_Pos               (0UL)                     /*!< BUSY (Bit 0)                                          */
#define I2C0_STATE_BUSY_Msk               (0x1UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
#define I2C0_STATE_MASTER_Pos             (1UL)                     /*!< MASTER (Bit 1)                                        */
#define I2C0_STATE_MASTER_Msk             (0x2UL)                   /*!< MASTER (Bitfield-Mask: 0x01)                          */
#define I2C0_STATE_TRANSMITTER_Pos        (2UL)                     /*!< TRANSMITTER (Bit 2)                                   */
#define I2C0_STATE_TRANSMITTER_Msk        (0x4UL)                   /*!< TRANSMITTER (Bitfield-Mask: 0x01)                     */
#define I2C0_STATE_NACKED_Pos             (3UL)                     /*!< NACKED (Bit 3)                                        */
#define I2C0_STATE_NACKED_Msk             (0x8UL)                   /*!< NACKED (Bitfield-Mask: 0x01)                          */
#define I2C0_STATE_BUSHOLD_Pos            (4UL)                     /*!< BUSHOLD (Bit 4)                                       */
#define I2C0_STATE_BUSHOLD_Msk            (0x10UL)                  /*!< BUSHOLD (Bitfield-Mask: 0x01)                         */
#define I2C0_STATE_STATE_Pos              (5UL)                     /*!< STATE (Bit 5)                                         */
#define I2C0_STATE_STATE_Msk              (0xe0UL)                  /*!< STATE (Bitfield-Mask: 0x07)                           */
/* ========================================================  STATUS  ========================================================= */
#define I2C0_STATUS_PSTART_Pos            (0UL)                     /*!< PSTART (Bit 0)                                        */
#define I2C0_STATUS_PSTART_Msk            (0x1UL)                   /*!< PSTART (Bitfield-Mask: 0x01)                          */
#define I2C0_STATUS_PSTOP_Pos             (1UL)                     /*!< PSTOP (Bit 1)                                         */
#define I2C0_STATUS_PSTOP_Msk             (0x2UL)                   /*!< PSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_STATUS_PACK_Pos              (2UL)                     /*!< PACK (Bit 2)                                          */
#define I2C0_STATUS_PACK_Msk              (0x4UL)                   /*!< PACK (Bitfield-Mask: 0x01)                            */
#define I2C0_STATUS_PNACK_Pos             (3UL)                     /*!< PNACK (Bit 3)                                         */
#define I2C0_STATUS_PNACK_Msk             (0x8UL)                   /*!< PNACK (Bitfield-Mask: 0x01)                           */
#define I2C0_STATUS_PCONT_Pos             (4UL)                     /*!< PCONT (Bit 4)                                         */
#define I2C0_STATUS_PCONT_Msk             (0x10UL)                  /*!< PCONT (Bitfield-Mask: 0x01)                           */
#define I2C0_STATUS_PABORT_Pos            (5UL)                     /*!< PABORT (Bit 5)                                        */
#define I2C0_STATUS_PABORT_Msk            (0x20UL)                  /*!< PABORT (Bitfield-Mask: 0x01)                          */
#define I2C0_STATUS_TXC_Pos               (6UL)                     /*!< TXC (Bit 6)                                           */
#define I2C0_STATUS_TXC_Msk               (0x40UL)                  /*!< TXC (Bitfield-Mask: 0x01)                             */
#define I2C0_STATUS_TXBL_Pos              (7UL)                     /*!< TXBL (Bit 7)                                          */
#define I2C0_STATUS_TXBL_Msk              (0x80UL)                  /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define I2C0_STATUS_RXDATAV_Pos           (8UL)                     /*!< RXDATAV (Bit 8)                                       */
#define I2C0_STATUS_RXDATAV_Msk           (0x100UL)                 /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define I2C0_STATUS_RXFULL_Pos            (9UL)                     /*!< RXFULL (Bit 9)                                        */
#define I2C0_STATUS_RXFULL_Msk            (0x200UL)                 /*!< RXFULL (Bitfield-Mask: 0x01)                          */
/* ========================================================  CLKDIV  ========================================================= */
#define I2C0_CLKDIV_DIV_Pos               (0UL)                     /*!< DIV (Bit 0)                                           */
#define I2C0_CLKDIV_DIV_Msk               (0x1ffUL)                 /*!< DIV (Bitfield-Mask: 0x1ff)                            */
/* =========================================================  SADDR  ========================================================= */
#define I2C0_SADDR_ADDR_Pos               (1UL)                     /*!< ADDR (Bit 1)                                          */
#define I2C0_SADDR_ADDR_Msk               (0xfeUL)                  /*!< ADDR (Bitfield-Mask: 0x7f)                            */
/* =======================================================  SADDRMASK  ======================================================= */
#define I2C0_SADDRMASK_MASK_Pos           (1UL)                     /*!< MASK (Bit 1)                                          */
#define I2C0_SADDRMASK_MASK_Msk           (0xfeUL)                  /*!< MASK (Bitfield-Mask: 0x7f)                            */
/* ========================================================  RXDATA  ========================================================= */
#define I2C0_RXDATA_RXDATA_Pos            (0UL)                     /*!< RXDATA (Bit 0)                                        */
#define I2C0_RXDATA_RXDATA_Msk            (0xffUL)                  /*!< RXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  RXDOUBLE  ======================================================== */
#define I2C0_RXDOUBLE_RXDATA0_Pos         (0UL)                     /*!< RXDATA0 (Bit 0)                                       */
#define I2C0_RXDOUBLE_RXDATA0_Msk         (0xffUL)                  /*!< RXDATA0 (Bitfield-Mask: 0xff)                         */
#define I2C0_RXDOUBLE_RXDATA1_Pos         (8UL)                     /*!< RXDATA1 (Bit 8)                                       */
#define I2C0_RXDOUBLE_RXDATA1_Msk         (0xff00UL)                /*!< RXDATA1 (Bitfield-Mask: 0xff)                         */
/* ========================================================  RXDATAP  ======================================================== */
#define I2C0_RXDATAP_RXDATAP_Pos          (0UL)                     /*!< RXDATAP (Bit 0)                                       */
#define I2C0_RXDATAP_RXDATAP_Msk          (0xffUL)                  /*!< RXDATAP (Bitfield-Mask: 0xff)                         */
/* =======================================================  RXDOUBLEP  ======================================================= */
#define I2C0_RXDOUBLEP_RXDATAP0_Pos       (0UL)                     /*!< RXDATAP0 (Bit 0)                                      */
#define I2C0_RXDOUBLEP_RXDATAP0_Msk       (0xffUL)                  /*!< RXDATAP0 (Bitfield-Mask: 0xff)                        */
#define I2C0_RXDOUBLEP_RXDATAP1_Pos       (8UL)                     /*!< RXDATAP1 (Bit 8)                                      */
#define I2C0_RXDOUBLEP_RXDATAP1_Msk       (0xff00UL)                /*!< RXDATAP1 (Bitfield-Mask: 0xff)                        */
/* ========================================================  TXDATA  ========================================================= */
#define I2C0_TXDATA_TXDATA_Pos            (0UL)                     /*!< TXDATA (Bit 0)                                        */
#define I2C0_TXDATA_TXDATA_Msk            (0xffUL)                  /*!< TXDATA (Bitfield-Mask: 0xff)                          */
/* =======================================================  TXDOUBLE  ======================================================== */
#define I2C0_TXDOUBLE_TXDATA0_Pos         (0UL)                     /*!< TXDATA0 (Bit 0)                                       */
#define I2C0_TXDOUBLE_TXDATA0_Msk         (0xffUL)                  /*!< TXDATA0 (Bitfield-Mask: 0xff)                         */
#define I2C0_TXDOUBLE_TXDATA1_Pos         (8UL)                     /*!< TXDATA1 (Bit 8)                                       */
#define I2C0_TXDOUBLE_TXDATA1_Msk         (0xff00UL)                /*!< TXDATA1 (Bitfield-Mask: 0xff)                         */
/* ==========================================================  IF  =========================================================== */
#define I2C0_IF_START_Pos                 (0UL)                     /*!< START (Bit 0)                                         */
#define I2C0_IF_START_Msk                 (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_IF_RSTART_Pos                (1UL)                     /*!< RSTART (Bit 1)                                        */
#define I2C0_IF_RSTART_Msk                (0x2UL)                   /*!< RSTART (Bitfield-Mask: 0x01)                          */
#define I2C0_IF_ADDR_Pos                  (2UL)                     /*!< ADDR (Bit 2)                                          */
#define I2C0_IF_ADDR_Msk                  (0x4UL)                   /*!< ADDR (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_TXC_Pos                   (3UL)                     /*!< TXC (Bit 3)                                           */
#define I2C0_IF_TXC_Msk                   (0x8UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define I2C0_IF_TXBL_Pos                  (4UL)                     /*!< TXBL (Bit 4)                                          */
#define I2C0_IF_TXBL_Msk                  (0x10UL)                  /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_RXDATAV_Pos               (5UL)                     /*!< RXDATAV (Bit 5)                                       */
#define I2C0_IF_RXDATAV_Msk               (0x20UL)                  /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define I2C0_IF_ACK_Pos                   (6UL)                     /*!< ACK (Bit 6)                                           */
#define I2C0_IF_ACK_Msk                   (0x40UL)                  /*!< ACK (Bitfield-Mask: 0x01)                             */
#define I2C0_IF_NACK_Pos                  (7UL)                     /*!< NACK (Bit 7)                                          */
#define I2C0_IF_NACK_Msk                  (0x80UL)                  /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_MSTOP_Pos                 (8UL)                     /*!< MSTOP (Bit 8)                                         */
#define I2C0_IF_MSTOP_Msk                 (0x100UL)                 /*!< MSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IF_ARBLOST_Pos               (9UL)                     /*!< ARBLOST (Bit 9)                                       */
#define I2C0_IF_ARBLOST_Msk               (0x200UL)                 /*!< ARBLOST (Bitfield-Mask: 0x01)                         */
#define I2C0_IF_BUSERR_Pos                (10UL)                    /*!< BUSERR (Bit 10)                                       */
#define I2C0_IF_BUSERR_Msk                (0x400UL)                 /*!< BUSERR (Bitfield-Mask: 0x01)                          */
#define I2C0_IF_BUSHOLD_Pos               (11UL)                    /*!< BUSHOLD (Bit 11)                                      */
#define I2C0_IF_BUSHOLD_Msk               (0x800UL)                 /*!< BUSHOLD (Bitfield-Mask: 0x01)                         */
#define I2C0_IF_TXOF_Pos                  (12UL)                    /*!< TXOF (Bit 12)                                         */
#define I2C0_IF_TXOF_Msk                  (0x1000UL)                /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_RXUF_Pos                  (13UL)                    /*!< RXUF (Bit 13)                                         */
#define I2C0_IF_RXUF_Msk                  (0x2000UL)                /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_BITO_Pos                  (14UL)                    /*!< BITO (Bit 14)                                         */
#define I2C0_IF_BITO_Msk                  (0x4000UL)                /*!< BITO (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_CLTO_Pos                  (15UL)                    /*!< CLTO (Bit 15)                                         */
#define I2C0_IF_CLTO_Msk                  (0x8000UL)                /*!< CLTO (Bitfield-Mask: 0x01)                            */
#define I2C0_IF_SSTOP_Pos                 (16UL)                    /*!< SSTOP (Bit 16)                                        */
#define I2C0_IF_SSTOP_Msk                 (0x10000UL)               /*!< SSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IF_RXFULL_Pos                (17UL)                    /*!< RXFULL (Bit 17)                                       */
#define I2C0_IF_RXFULL_Msk                (0x20000UL)               /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define I2C0_IF_CLERR_Pos                 (18UL)                    /*!< CLERR (Bit 18)                                        */
#define I2C0_IF_CLERR_Msk                 (0x40000UL)               /*!< CLERR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFS  ========================================================== */
#define I2C0_IFS_START_Pos                (0UL)                     /*!< START (Bit 0)                                         */
#define I2C0_IFS_START_Msk                (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_IFS_RSTART_Pos               (1UL)                     /*!< RSTART (Bit 1)                                        */
#define I2C0_IFS_RSTART_Msk               (0x2UL)                   /*!< RSTART (Bitfield-Mask: 0x01)                          */
#define I2C0_IFS_ADDR_Pos                 (2UL)                     /*!< ADDR (Bit 2)                                          */
#define I2C0_IFS_ADDR_Msk                 (0x4UL)                   /*!< ADDR (Bitfield-Mask: 0x01)                            */
#define I2C0_IFS_TXC_Pos                  (3UL)                     /*!< TXC (Bit 3)                                           */
#define I2C0_IFS_TXC_Msk                  (0x8UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define I2C0_IFS_ACK_Pos                  (6UL)                     /*!< ACK (Bit 6)                                           */
#define I2C0_IFS_ACK_Msk                  (0x40UL)                  /*!< ACK (Bitfield-Mask: 0x01)                             */
#define I2C0_IFS_NACK_Pos                 (7UL)                     /*!< NACK (Bit 7)                                          */
#define I2C0_IFS_NACK_Msk                 (0x80UL)                  /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C0_IFS_MSTOP_Pos                (8UL)                     /*!< MSTOP (Bit 8)                                         */
#define I2C0_IFS_MSTOP_Msk                (0x100UL)                 /*!< MSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IFS_ARBLOST_Pos              (9UL)                     /*!< ARBLOST (Bit 9)                                       */
#define I2C0_IFS_ARBLOST_Msk              (0x200UL)                 /*!< ARBLOST (Bitfield-Mask: 0x01)                         */
#define I2C0_IFS_BUSERR_Pos               (10UL)                    /*!< BUSERR (Bit 10)                                       */
#define I2C0_IFS_BUSERR_Msk               (0x400UL)                 /*!< BUSERR (Bitfield-Mask: 0x01)                          */
#define I2C0_IFS_BUSHOLD_Pos              (11UL)                    /*!< BUSHOLD (Bit 11)                                      */
#define I2C0_IFS_BUSHOLD_Msk              (0x800UL)                 /*!< BUSHOLD (Bitfield-Mask: 0x01)                         */
#define I2C0_IFS_TXOF_Pos                 (12UL)                    /*!< TXOF (Bit 12)                                         */
#define I2C0_IFS_TXOF_Msk                 (0x1000UL)                /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define I2C0_IFS_RXUF_Pos                 (13UL)                    /*!< RXUF (Bit 13)                                         */
#define I2C0_IFS_RXUF_Msk                 (0x2000UL)                /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define I2C0_IFS_BITO_Pos                 (14UL)                    /*!< BITO (Bit 14)                                         */
#define I2C0_IFS_BITO_Msk                 (0x4000UL)                /*!< BITO (Bitfield-Mask: 0x01)                            */
#define I2C0_IFS_CLTO_Pos                 (15UL)                    /*!< CLTO (Bit 15)                                         */
#define I2C0_IFS_CLTO_Msk                 (0x8000UL)                /*!< CLTO (Bitfield-Mask: 0x01)                            */
#define I2C0_IFS_SSTOP_Pos                (16UL)                    /*!< SSTOP (Bit 16)                                        */
#define I2C0_IFS_SSTOP_Msk                (0x10000UL)               /*!< SSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IFS_RXFULL_Pos               (17UL)                    /*!< RXFULL (Bit 17)                                       */
#define I2C0_IFS_RXFULL_Msk               (0x20000UL)               /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define I2C0_IFS_CLERR_Pos                (18UL)                    /*!< CLERR (Bit 18)                                        */
#define I2C0_IFS_CLERR_Msk                (0x40000UL)               /*!< CLERR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IFC  ========================================================== */
#define I2C0_IFC_START_Pos                (0UL)                     /*!< START (Bit 0)                                         */
#define I2C0_IFC_START_Msk                (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_IFC_RSTART_Pos               (1UL)                     /*!< RSTART (Bit 1)                                        */
#define I2C0_IFC_RSTART_Msk               (0x2UL)                   /*!< RSTART (Bitfield-Mask: 0x01)                          */
#define I2C0_IFC_ADDR_Pos                 (2UL)                     /*!< ADDR (Bit 2)                                          */
#define I2C0_IFC_ADDR_Msk                 (0x4UL)                   /*!< ADDR (Bitfield-Mask: 0x01)                            */
#define I2C0_IFC_TXC_Pos                  (3UL)                     /*!< TXC (Bit 3)                                           */
#define I2C0_IFC_TXC_Msk                  (0x8UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define I2C0_IFC_ACK_Pos                  (6UL)                     /*!< ACK (Bit 6)                                           */
#define I2C0_IFC_ACK_Msk                  (0x40UL)                  /*!< ACK (Bitfield-Mask: 0x01)                             */
#define I2C0_IFC_NACK_Pos                 (7UL)                     /*!< NACK (Bit 7)                                          */
#define I2C0_IFC_NACK_Msk                 (0x80UL)                  /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C0_IFC_MSTOP_Pos                (8UL)                     /*!< MSTOP (Bit 8)                                         */
#define I2C0_IFC_MSTOP_Msk                (0x100UL)                 /*!< MSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IFC_ARBLOST_Pos              (9UL)                     /*!< ARBLOST (Bit 9)                                       */
#define I2C0_IFC_ARBLOST_Msk              (0x200UL)                 /*!< ARBLOST (Bitfield-Mask: 0x01)                         */
#define I2C0_IFC_BUSERR_Pos               (10UL)                    /*!< BUSERR (Bit 10)                                       */
#define I2C0_IFC_BUSERR_Msk               (0x400UL)                 /*!< BUSERR (Bitfield-Mask: 0x01)                          */
#define I2C0_IFC_BUSHOLD_Pos              (11UL)                    /*!< BUSHOLD (Bit 11)                                      */
#define I2C0_IFC_BUSHOLD_Msk              (0x800UL)                 /*!< BUSHOLD (Bitfield-Mask: 0x01)                         */
#define I2C0_IFC_TXOF_Pos                 (12UL)                    /*!< TXOF (Bit 12)                                         */
#define I2C0_IFC_TXOF_Msk                 (0x1000UL)                /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define I2C0_IFC_RXUF_Pos                 (13UL)                    /*!< RXUF (Bit 13)                                         */
#define I2C0_IFC_RXUF_Msk                 (0x2000UL)                /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define I2C0_IFC_BITO_Pos                 (14UL)                    /*!< BITO (Bit 14)                                         */
#define I2C0_IFC_BITO_Msk                 (0x4000UL)                /*!< BITO (Bitfield-Mask: 0x01)                            */
#define I2C0_IFC_CLTO_Pos                 (15UL)                    /*!< CLTO (Bit 15)                                         */
#define I2C0_IFC_CLTO_Msk                 (0x8000UL)                /*!< CLTO (Bitfield-Mask: 0x01)                            */
#define I2C0_IFC_SSTOP_Pos                (16UL)                    /*!< SSTOP (Bit 16)                                        */
#define I2C0_IFC_SSTOP_Msk                (0x10000UL)               /*!< SSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IFC_RXFULL_Pos               (17UL)                    /*!< RXFULL (Bit 17)                                       */
#define I2C0_IFC_RXFULL_Msk               (0x20000UL)               /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define I2C0_IFC_CLERR_Pos                (18UL)                    /*!< CLERR (Bit 18)                                        */
#define I2C0_IFC_CLERR_Msk                (0x40000UL)               /*!< CLERR (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IEN  ========================================================== */
#define I2C0_IEN_START_Pos                (0UL)                     /*!< START (Bit 0)                                         */
#define I2C0_IEN_START_Msk                (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define I2C0_IEN_RSTART_Pos               (1UL)                     /*!< RSTART (Bit 1)                                        */
#define I2C0_IEN_RSTART_Msk               (0x2UL)                   /*!< RSTART (Bitfield-Mask: 0x01)                          */
#define I2C0_IEN_ADDR_Pos                 (2UL)                     /*!< ADDR (Bit 2)                                          */
#define I2C0_IEN_ADDR_Msk                 (0x4UL)                   /*!< ADDR (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_TXC_Pos                  (3UL)                     /*!< TXC (Bit 3)                                           */
#define I2C0_IEN_TXC_Msk                  (0x8UL)                   /*!< TXC (Bitfield-Mask: 0x01)                             */
#define I2C0_IEN_TXBL_Pos                 (4UL)                     /*!< TXBL (Bit 4)                                          */
#define I2C0_IEN_TXBL_Msk                 (0x10UL)                  /*!< TXBL (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_RXDATAV_Pos              (5UL)                     /*!< RXDATAV (Bit 5)                                       */
#define I2C0_IEN_RXDATAV_Msk              (0x20UL)                  /*!< RXDATAV (Bitfield-Mask: 0x01)                         */
#define I2C0_IEN_ACK_Pos                  (6UL)                     /*!< ACK (Bit 6)                                           */
#define I2C0_IEN_ACK_Msk                  (0x40UL)                  /*!< ACK (Bitfield-Mask: 0x01)                             */
#define I2C0_IEN_NACK_Pos                 (7UL)                     /*!< NACK (Bit 7)                                          */
#define I2C0_IEN_NACK_Msk                 (0x80UL)                  /*!< NACK (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_MSTOP_Pos                (8UL)                     /*!< MSTOP (Bit 8)                                         */
#define I2C0_IEN_MSTOP_Msk                (0x100UL)                 /*!< MSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IEN_ARBLOST_Pos              (9UL)                     /*!< ARBLOST (Bit 9)                                       */
#define I2C0_IEN_ARBLOST_Msk              (0x200UL)                 /*!< ARBLOST (Bitfield-Mask: 0x01)                         */
#define I2C0_IEN_BUSERR_Pos               (10UL)                    /*!< BUSERR (Bit 10)                                       */
#define I2C0_IEN_BUSERR_Msk               (0x400UL)                 /*!< BUSERR (Bitfield-Mask: 0x01)                          */
#define I2C0_IEN_BUSHOLD_Pos              (11UL)                    /*!< BUSHOLD (Bit 11)                                      */
#define I2C0_IEN_BUSHOLD_Msk              (0x800UL)                 /*!< BUSHOLD (Bitfield-Mask: 0x01)                         */
#define I2C0_IEN_TXOF_Pos                 (12UL)                    /*!< TXOF (Bit 12)                                         */
#define I2C0_IEN_TXOF_Msk                 (0x1000UL)                /*!< TXOF (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_RXUF_Pos                 (13UL)                    /*!< RXUF (Bit 13)                                         */
#define I2C0_IEN_RXUF_Msk                 (0x2000UL)                /*!< RXUF (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_BITO_Pos                 (14UL)                    /*!< BITO (Bit 14)                                         */
#define I2C0_IEN_BITO_Msk                 (0x4000UL)                /*!< BITO (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_CLTO_Pos                 (15UL)                    /*!< CLTO (Bit 15)                                         */
#define I2C0_IEN_CLTO_Msk                 (0x8000UL)                /*!< CLTO (Bitfield-Mask: 0x01)                            */
#define I2C0_IEN_SSTOP_Pos                (16UL)                    /*!< SSTOP (Bit 16)                                        */
#define I2C0_IEN_SSTOP_Msk                (0x10000UL)               /*!< SSTOP (Bitfield-Mask: 0x01)                           */
#define I2C0_IEN_RXFULL_Pos               (17UL)                    /*!< RXFULL (Bit 17)                                       */
#define I2C0_IEN_RXFULL_Msk               (0x20000UL)               /*!< RXFULL (Bitfield-Mask: 0x01)                          */
#define I2C0_IEN_CLERR_Pos                (18UL)                    /*!< CLERR (Bit 18)                                        */
#define I2C0_IEN_CLERR_Msk                (0x40000UL)               /*!< CLERR (Bitfield-Mask: 0x01)                           */
/* =======================================================  ROUTEPEN  ======================================================== */
#define I2C0_ROUTEPEN_SDAPEN_Pos          (0UL)                     /*!< SDAPEN (Bit 0)                                        */
#define I2C0_ROUTEPEN_SDAPEN_Msk          (0x1UL)                   /*!< SDAPEN (Bitfield-Mask: 0x01)                          */
#define I2C0_ROUTEPEN_SCLPEN_Pos          (1UL)                     /*!< SCLPEN (Bit 1)                                        */
#define I2C0_ROUTEPEN_SCLPEN_Msk          (0x2UL)                   /*!< SCLPEN (Bitfield-Mask: 0x01)                          */
/* =======================================================  ROUTELOC0  ======================================================= */
#define I2C0_ROUTELOC0_SDALOC_Pos         (0UL)                     /*!< SDALOC (Bit 0)                                        */
#define I2C0_ROUTELOC0_SDALOC_Msk         (0x3fUL)                  /*!< SDALOC (Bitfield-Mask: 0x3f)                          */
#define I2C0_ROUTELOC0_SCLLOC_Pos         (8UL)                     /*!< SCLLOC (Bit 8)                                        */
#define I2C0_ROUTELOC0_SCLLOC_Msk         (0x3f00UL)                /*!< SCLLOC (Bitfield-Mask: 0x3f)                          */


/* =========================================================================================================================== */
/* ================                                           ADC0                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define ADC0_CTRL_WARMUPMODE_Pos          (0UL)                     /*!< WARMUPMODE (Bit 0)                                    */
#define ADC0_CTRL_WARMUPMODE_Msk          (0x3UL)                   /*!< WARMUPMODE (Bitfield-Mask: 0x03)                      */
#define ADC0_CTRL_SINGLEDMAWU_Pos         (2UL)                     /*!< SINGLEDMAWU (Bit 2)                                   */
#define ADC0_CTRL_SINGLEDMAWU_Msk         (0x4UL)                   /*!< SINGLEDMAWU (Bitfield-Mask: 0x01)                     */
#define ADC0_CTRL_SCANDMAWU_Pos           (3UL)                     /*!< SCANDMAWU (Bit 3)                                     */
#define ADC0_CTRL_SCANDMAWU_Msk           (0x8UL)                   /*!< SCANDMAWU (Bitfield-Mask: 0x01)                       */
#define ADC0_CTRL_TAILGATE_Pos            (4UL)                     /*!< TAILGATE (Bit 4)                                      */
#define ADC0_CTRL_TAILGATE_Msk            (0x10UL)                  /*!< TAILGATE (Bitfield-Mask: 0x01)                        */
#define ADC0_CTRL_ASYNCCLKEN_Pos          (6UL)                     /*!< ASYNCCLKEN (Bit 6)                                    */
#define ADC0_CTRL_ASYNCCLKEN_Msk          (0x40UL)                  /*!< ASYNCCLKEN (Bitfield-Mask: 0x01)                      */
#define ADC0_CTRL_ADCCLKMODE_Pos          (7UL)                     /*!< ADCCLKMODE (Bit 7)                                    */
#define ADC0_CTRL_ADCCLKMODE_Msk          (0x80UL)                  /*!< ADCCLKMODE (Bitfield-Mask: 0x01)                      */
#define ADC0_CTRL_PRESC_Pos               (8UL)                     /*!< PRESC (Bit 8)                                         */
#define ADC0_CTRL_PRESC_Msk               (0x7f00UL)                /*!< PRESC (Bitfield-Mask: 0x7f)                           */
#define ADC0_CTRL_TIMEBASE_Pos            (16UL)                    /*!< TIMEBASE (Bit 16)                                     */
#define ADC0_CTRL_TIMEBASE_Msk            (0x7f0000UL)              /*!< TIMEBASE (Bitfield-Mask: 0x7f)                        */
#define ADC0_CTRL_OVSRSEL_Pos             (24UL)                    /*!< OVSRSEL (Bit 24)                                      */
#define ADC0_CTRL_OVSRSEL_Msk             (0xf000000UL)             /*!< OVSRSEL (Bitfield-Mask: 0x0f)                         */
#define ADC0_CTRL_CHCONMODE_Pos           (29UL)                    /*!< CHCONMODE (Bit 29)                                    */
#define ADC0_CTRL_CHCONMODE_Msk           (0x20000000UL)            /*!< CHCONMODE (Bitfield-Mask: 0x01)                       */
/* ==========================================================  CMD  ========================================================== */
#define ADC0_CMD_SINGLESTART_Pos          (0UL)                     /*!< SINGLESTART (Bit 0)                                   */
#define ADC0_CMD_SINGLESTART_Msk          (0x1UL)                   /*!< SINGLESTART (Bitfield-Mask: 0x01)                     */
#define ADC0_CMD_SINGLESTOP_Pos           (1UL)                     /*!< SINGLESTOP (Bit 1)                                    */
#define ADC0_CMD_SINGLESTOP_Msk           (0x2UL)                   /*!< SINGLESTOP (Bitfield-Mask: 0x01)                      */
#define ADC0_CMD_SCANSTART_Pos            (2UL)                     /*!< SCANSTART (Bit 2)                                     */
#define ADC0_CMD_SCANSTART_Msk            (0x4UL)                   /*!< SCANSTART (Bitfield-Mask: 0x01)                       */
#define ADC0_CMD_SCANSTOP_Pos             (3UL)                     /*!< SCANSTOP (Bit 3)                                      */
#define ADC0_CMD_SCANSTOP_Msk             (0x8UL)                   /*!< SCANSTOP (Bitfield-Mask: 0x01)                        */
/* ========================================================  STATUS  ========================================================= */
#define ADC0_STATUS_SINGLEACT_Pos         (0UL)                     /*!< SINGLEACT (Bit 0)                                     */
#define ADC0_STATUS_SINGLEACT_Msk         (0x1UL)                   /*!< SINGLEACT (Bitfield-Mask: 0x01)                       */
#define ADC0_STATUS_SCANACT_Pos           (1UL)                     /*!< SCANACT (Bit 1)                                       */
#define ADC0_STATUS_SCANACT_Msk           (0x2UL)                   /*!< SCANACT (Bitfield-Mask: 0x01)                         */
#define ADC0_STATUS_SINGLEREFWARM_Pos     (8UL)                     /*!< SINGLEREFWARM (Bit 8)                                 */
#define ADC0_STATUS_SINGLEREFWARM_Msk     (0x100UL)                 /*!< SINGLEREFWARM (Bitfield-Mask: 0x01)                   */
#define ADC0_STATUS_SCANREFWARM_Pos       (9UL)                     /*!< SCANREFWARM (Bit 9)                                   */
#define ADC0_STATUS_SCANREFWARM_Msk       (0x200UL)                 /*!< SCANREFWARM (Bitfield-Mask: 0x01)                     */
#define ADC0_STATUS_PROGERR_Pos           (10UL)                    /*!< PROGERR (Bit 10)                                      */
#define ADC0_STATUS_PROGERR_Msk           (0xc00UL)                 /*!< PROGERR (Bitfield-Mask: 0x03)                         */
#define ADC0_STATUS_WARM_Pos              (12UL)                    /*!< WARM (Bit 12)                                         */
#define ADC0_STATUS_WARM_Msk              (0x1000UL)                /*!< WARM (Bitfield-Mask: 0x01)                            */
#define ADC0_STATUS_SINGLEDV_Pos          (16UL)                    /*!< SINGLEDV (Bit 16)                                     */
#define ADC0_STATUS_SINGLEDV_Msk          (0x10000UL)               /*!< SINGLEDV (Bitfield-Mask: 0x01)                        */
#define ADC0_STATUS_SCANDV_Pos            (17UL)                    /*!< SCANDV (Bit 17)                                       */
#define ADC0_STATUS_SCANDV_Msk            (0x20000UL)               /*!< SCANDV (Bitfield-Mask: 0x01)                          */
/* ======================================================  SINGLECTRL  ======================================================= */
#define ADC0_SINGLECTRL_REP_Pos           (0UL)                     /*!< REP (Bit 0)                                           */
#define ADC0_SINGLECTRL_REP_Msk           (0x1UL)                   /*!< REP (Bitfield-Mask: 0x01)                             */
#define ADC0_SINGLECTRL_DIFF_Pos          (1UL)                     /*!< DIFF (Bit 1)                                          */
#define ADC0_SINGLECTRL_DIFF_Msk          (0x2UL)                   /*!< DIFF (Bitfield-Mask: 0x01)                            */
#define ADC0_SINGLECTRL_ADJ_Pos           (2UL)                     /*!< ADJ (Bit 2)                                           */
#define ADC0_SINGLECTRL_ADJ_Msk           (0x4UL)                   /*!< ADJ (Bitfield-Mask: 0x01)                             */
#define ADC0_SINGLECTRL_RES_Pos           (3UL)                     /*!< RES (Bit 3)                                           */
#define ADC0_SINGLECTRL_RES_Msk           (0x18UL)                  /*!< RES (Bitfield-Mask: 0x03)                             */
#define ADC0_SINGLECTRL_REF_Pos           (5UL)                     /*!< REF (Bit 5)                                           */
#define ADC0_SINGLECTRL_REF_Msk           (0xe0UL)                  /*!< REF (Bitfield-Mask: 0x07)                             */
#define ADC0_SINGLECTRL_POSSEL_Pos        (8UL)                     /*!< POSSEL (Bit 8)                                        */
#define ADC0_SINGLECTRL_POSSEL_Msk        (0xff00UL)                /*!< POSSEL (Bitfield-Mask: 0xff)                          */
#define ADC0_SINGLECTRL_NEGSEL_Pos        (16UL)                    /*!< NEGSEL (Bit 16)                                       */
#define ADC0_SINGLECTRL_NEGSEL_Msk        (0xff0000UL)              /*!< NEGSEL (Bitfield-Mask: 0xff)                          */
#define ADC0_SINGLECTRL_AT_Pos            (24UL)                    /*!< AT (Bit 24)                                           */
#define ADC0_SINGLECTRL_AT_Msk            (0xf000000UL)             /*!< AT (Bitfield-Mask: 0x0f)                              */
#define ADC0_SINGLECTRL_PRSEN_Pos         (29UL)                    /*!< PRSEN (Bit 29)                                        */
#define ADC0_SINGLECTRL_PRSEN_Msk         (0x20000000UL)            /*!< PRSEN (Bitfield-Mask: 0x01)                           */
#define ADC0_SINGLECTRL_CMPEN_Pos         (31UL)                    /*!< CMPEN (Bit 31)                                        */
#define ADC0_SINGLECTRL_CMPEN_Msk         (0x80000000UL)            /*!< CMPEN (Bitfield-Mask: 0x01)                           */
/* ======================================================  SINGLECTRLX  ====================================================== */
#define ADC0_SINGLECTRLX_VREFSEL_Pos      (0UL)                     /*!< VREFSEL (Bit 0)                                       */
#define ADC0_SINGLECTRLX_VREFSEL_Msk      (0x7UL)                   /*!< VREFSEL (Bitfield-Mask: 0x07)                         */
#define ADC0_SINGLECTRLX_VREFATTFIX_Pos   (3UL)                     /*!< VREFATTFIX (Bit 3)                                    */
#define ADC0_SINGLECTRLX_VREFATTFIX_Msk   (0x8UL)                   /*!< VREFATTFIX (Bitfield-Mask: 0x01)                      */
#define ADC0_SINGLECTRLX_VREFATT_Pos      (4UL)                     /*!< VREFATT (Bit 4)                                       */
#define ADC0_SINGLECTRLX_VREFATT_Msk      (0xf0UL)                  /*!< VREFATT (Bitfield-Mask: 0x0f)                         */
#define ADC0_SINGLECTRLX_VINATT_Pos       (8UL)                     /*!< VINATT (Bit 8)                                        */
#define ADC0_SINGLECTRLX_VINATT_Msk       (0xf00UL)                 /*!< VINATT (Bitfield-Mask: 0x0f)                          */
#define ADC0_SINGLECTRLX_DVL_Pos          (12UL)                    /*!< DVL (Bit 12)                                          */
#define ADC0_SINGLECTRLX_DVL_Msk          (0x3000UL)                /*!< DVL (Bitfield-Mask: 0x03)                             */
#define ADC0_SINGLECTRLX_FIFOOFACT_Pos    (14UL)                    /*!< FIFOOFACT (Bit 14)                                    */
#define ADC0_SINGLECTRLX_FIFOOFACT_Msk    (0x4000UL)                /*!< FIFOOFACT (Bitfield-Mask: 0x01)                       */
#define ADC0_SINGLECTRLX_PRSMODE_Pos      (16UL)                    /*!< PRSMODE (Bit 16)                                      */
#define ADC0_SINGLECTRLX_PRSMODE_Msk      (0x10000UL)               /*!< PRSMODE (Bitfield-Mask: 0x01)                         */
#define ADC0_SINGLECTRLX_PRSSEL_Pos       (17UL)                    /*!< PRSSEL (Bit 17)                                       */
#define ADC0_SINGLECTRLX_PRSSEL_Msk       (0x1e0000UL)              /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define ADC0_SINGLECTRLX_CONVSTARTDELAY_Pos (24UL)                  /*!< CONVSTARTDELAY (Bit 24)                               */
#define ADC0_SINGLECTRLX_CONVSTARTDELAY_Msk (0x7000000UL)           /*!< CONVSTARTDELAY (Bitfield-Mask: 0x07)                  */
#define ADC0_SINGLECTRLX_CONVSTARTDELAYEN_Pos (27UL)                /*!< CONVSTARTDELAYEN (Bit 27)                             */
#define ADC0_SINGLECTRLX_CONVSTARTDELAYEN_Msk (0x8000000UL)         /*!< CONVSTARTDELAYEN (Bitfield-Mask: 0x01)                */
/* =======================================================  SCANCTRL  ======================================================== */
#define ADC0_SCANCTRL_REP_Pos             (0UL)                     /*!< REP (Bit 0)                                           */
#define ADC0_SCANCTRL_REP_Msk             (0x1UL)                   /*!< REP (Bitfield-Mask: 0x01)                             */
#define ADC0_SCANCTRL_DIFF_Pos            (1UL)                     /*!< DIFF (Bit 1)                                          */
#define ADC0_SCANCTRL_DIFF_Msk            (0x2UL)                   /*!< DIFF (Bitfield-Mask: 0x01)                            */
#define ADC0_SCANCTRL_ADJ_Pos             (2UL)                     /*!< ADJ (Bit 2)                                           */
#define ADC0_SCANCTRL_ADJ_Msk             (0x4UL)                   /*!< ADJ (Bitfield-Mask: 0x01)                             */
#define ADC0_SCANCTRL_RES_Pos             (3UL)                     /*!< RES (Bit 3)                                           */
#define ADC0_SCANCTRL_RES_Msk             (0x18UL)                  /*!< RES (Bitfield-Mask: 0x03)                             */
#define ADC0_SCANCTRL_REF_Pos             (5UL)                     /*!< REF (Bit 5)                                           */
#define ADC0_SCANCTRL_REF_Msk             (0xe0UL)                  /*!< REF (Bitfield-Mask: 0x07)                             */
#define ADC0_SCANCTRL_AT_Pos              (24UL)                    /*!< AT (Bit 24)                                           */
#define ADC0_SCANCTRL_AT_Msk              (0xf000000UL)             /*!< AT (Bitfield-Mask: 0x0f)                              */
#define ADC0_SCANCTRL_PRSEN_Pos           (29UL)                    /*!< PRSEN (Bit 29)                                        */
#define ADC0_SCANCTRL_PRSEN_Msk           (0x20000000UL)            /*!< PRSEN (Bitfield-Mask: 0x01)                           */
#define ADC0_SCANCTRL_CMPEN_Pos           (31UL)                    /*!< CMPEN (Bit 31)                                        */
#define ADC0_SCANCTRL_CMPEN_Msk           (0x80000000UL)            /*!< CMPEN (Bitfield-Mask: 0x01)                           */
/* =======================================================  SCANCTRLX  ======================================================= */
#define ADC0_SCANCTRLX_VREFSEL_Pos        (0UL)                     /*!< VREFSEL (Bit 0)                                       */
#define ADC0_SCANCTRLX_VREFSEL_Msk        (0x7UL)                   /*!< VREFSEL (Bitfield-Mask: 0x07)                         */
#define ADC0_SCANCTRLX_VREFATTFIX_Pos     (3UL)                     /*!< VREFATTFIX (Bit 3)                                    */
#define ADC0_SCANCTRLX_VREFATTFIX_Msk     (0x8UL)                   /*!< VREFATTFIX (Bitfield-Mask: 0x01)                      */
#define ADC0_SCANCTRLX_VREFATT_Pos        (4UL)                     /*!< VREFATT (Bit 4)                                       */
#define ADC0_SCANCTRLX_VREFATT_Msk        (0xf0UL)                  /*!< VREFATT (Bitfield-Mask: 0x0f)                         */
#define ADC0_SCANCTRLX_VINATT_Pos         (8UL)                     /*!< VINATT (Bit 8)                                        */
#define ADC0_SCANCTRLX_VINATT_Msk         (0xf00UL)                 /*!< VINATT (Bitfield-Mask: 0x0f)                          */
#define ADC0_SCANCTRLX_DVL_Pos            (12UL)                    /*!< DVL (Bit 12)                                          */
#define ADC0_SCANCTRLX_DVL_Msk            (0x3000UL)                /*!< DVL (Bitfield-Mask: 0x03)                             */
#define ADC0_SCANCTRLX_FIFOOFACT_Pos      (14UL)                    /*!< FIFOOFACT (Bit 14)                                    */
#define ADC0_SCANCTRLX_FIFOOFACT_Msk      (0x4000UL)                /*!< FIFOOFACT (Bitfield-Mask: 0x01)                       */
#define ADC0_SCANCTRLX_PRSMODE_Pos        (16UL)                    /*!< PRSMODE (Bit 16)                                      */
#define ADC0_SCANCTRLX_PRSMODE_Msk        (0x10000UL)               /*!< PRSMODE (Bitfield-Mask: 0x01)                         */
#define ADC0_SCANCTRLX_PRSSEL_Pos         (17UL)                    /*!< PRSSEL (Bit 17)                                       */
#define ADC0_SCANCTRLX_PRSSEL_Msk         (0x1e0000UL)              /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define ADC0_SCANCTRLX_CONVSTARTDELAY_Pos (24UL)                    /*!< CONVSTARTDELAY (Bit 24)                               */
#define ADC0_SCANCTRLX_CONVSTARTDELAY_Msk (0x7000000UL)             /*!< CONVSTARTDELAY (Bitfield-Mask: 0x07)                  */
#define ADC0_SCANCTRLX_CONVSTARTDELAYEN_Pos (27UL)                  /*!< CONVSTARTDELAYEN (Bit 27)                             */
#define ADC0_SCANCTRLX_CONVSTARTDELAYEN_Msk (0x8000000UL)           /*!< CONVSTARTDELAYEN (Bitfield-Mask: 0x01)                */
/* =======================================================  SCANMASK  ======================================================== */
#define ADC0_SCANMASK_SCANINPUTEN_Pos     (0UL)                     /*!< SCANINPUTEN (Bit 0)                                   */
#define ADC0_SCANMASK_SCANINPUTEN_Msk     (0xffffffffUL)            /*!< SCANINPUTEN (Bitfield-Mask: 0xffffffff)               */
/* =====================================================  SCANINPUTSEL  ====================================================== */
#define ADC0_SCANINPUTSEL_INPUT0TO7SEL_Pos (0UL)                    /*!< INPUT0TO7SEL (Bit 0)                                  */
#define ADC0_SCANINPUTSEL_INPUT0TO7SEL_Msk (0x1fUL)                 /*!< INPUT0TO7SEL (Bitfield-Mask: 0x1f)                    */
#define ADC0_SCANINPUTSEL_INPUT8TO15SEL_Pos (8UL)                   /*!< INPUT8TO15SEL (Bit 8)                                 */
#define ADC0_SCANINPUTSEL_INPUT8TO15SEL_Msk (0x1f00UL)              /*!< INPUT8TO15SEL (Bitfield-Mask: 0x1f)                   */
#define ADC0_SCANINPUTSEL_INPUT16TO23SEL_Pos (16UL)                 /*!< INPUT16TO23SEL (Bit 16)                               */
#define ADC0_SCANINPUTSEL_INPUT16TO23SEL_Msk (0x1f0000UL)           /*!< INPUT16TO23SEL (Bitfield-Mask: 0x1f)                  */
#define ADC0_SCANINPUTSEL_INPUT24TO31SEL_Pos (24UL)                 /*!< INPUT24TO31SEL (Bit 24)                               */
#define ADC0_SCANINPUTSEL_INPUT24TO31SEL_Msk (0x1f000000UL)         /*!< INPUT24TO31SEL (Bitfield-Mask: 0x1f)                  */
/* ======================================================  SCANNEGSEL  ======================================================= */
#define ADC0_SCANNEGSEL_INPUT0NEGSEL_Pos  (0UL)                     /*!< INPUT0NEGSEL (Bit 0)                                  */
#define ADC0_SCANNEGSEL_INPUT0NEGSEL_Msk  (0x3UL)                   /*!< INPUT0NEGSEL (Bitfield-Mask: 0x03)                    */
#define ADC0_SCANNEGSEL_INPUT2NEGSEL_Pos  (2UL)                     /*!< INPUT2NEGSEL (Bit 2)                                  */
#define ADC0_SCANNEGSEL_INPUT2NEGSEL_Msk  (0xcUL)                   /*!< INPUT2NEGSEL (Bitfield-Mask: 0x03)                    */
#define ADC0_SCANNEGSEL_INPUT4NEGSEL_Pos  (4UL)                     /*!< INPUT4NEGSEL (Bit 4)                                  */
#define ADC0_SCANNEGSEL_INPUT4NEGSEL_Msk  (0x30UL)                  /*!< INPUT4NEGSEL (Bitfield-Mask: 0x03)                    */
#define ADC0_SCANNEGSEL_INPUT6NEGSEL_Pos  (6UL)                     /*!< INPUT6NEGSEL (Bit 6)                                  */
#define ADC0_SCANNEGSEL_INPUT6NEGSEL_Msk  (0xc0UL)                  /*!< INPUT6NEGSEL (Bitfield-Mask: 0x03)                    */
#define ADC0_SCANNEGSEL_INPUT9NEGSEL_Pos  (8UL)                     /*!< INPUT9NEGSEL (Bit 8)                                  */
#define ADC0_SCANNEGSEL_INPUT9NEGSEL_Msk  (0x300UL)                 /*!< INPUT9NEGSEL (Bitfield-Mask: 0x03)                    */
#define ADC0_SCANNEGSEL_INPUT11NEGSEL_Pos (10UL)                    /*!< INPUT11NEGSEL (Bit 10)                                */
#define ADC0_SCANNEGSEL_INPUT11NEGSEL_Msk (0xc00UL)                 /*!< INPUT11NEGSEL (Bitfield-Mask: 0x03)                   */
#define ADC0_SCANNEGSEL_INPUT13NEGSEL_Pos (12UL)                    /*!< INPUT13NEGSEL (Bit 12)                                */
#define ADC0_SCANNEGSEL_INPUT13NEGSEL_Msk (0x3000UL)                /*!< INPUT13NEGSEL (Bitfield-Mask: 0x03)                   */
#define ADC0_SCANNEGSEL_INPUT15NEGSEL_Pos (14UL)                    /*!< INPUT15NEGSEL (Bit 14)                                */
#define ADC0_SCANNEGSEL_INPUT15NEGSEL_Msk (0xc000UL)                /*!< INPUT15NEGSEL (Bitfield-Mask: 0x03)                   */
/* ========================================================  CMPTHR  ========================================================= */
#define ADC0_CMPTHR_ADLT_Pos              (0UL)                     /*!< ADLT (Bit 0)                                          */
#define ADC0_CMPTHR_ADLT_Msk              (0xffffUL)                /*!< ADLT (Bitfield-Mask: 0xffff)                          */
#define ADC0_CMPTHR_ADGT_Pos              (16UL)                    /*!< ADGT (Bit 16)                                         */
#define ADC0_CMPTHR_ADGT_Msk              (0xffff0000UL)            /*!< ADGT (Bitfield-Mask: 0xffff)                          */
/* =======================================================  BIASPROG  ======================================================== */
#define ADC0_BIASPROG_ADCBIASPROG_Pos     (0UL)                     /*!< ADCBIASPROG (Bit 0)                                   */
#define ADC0_BIASPROG_ADCBIASPROG_Msk     (0xfUL)                   /*!< ADCBIASPROG (Bitfield-Mask: 0x0f)                     */
#define ADC0_BIASPROG_VFAULTCLR_Pos       (12UL)                    /*!< VFAULTCLR (Bit 12)                                    */
#define ADC0_BIASPROG_VFAULTCLR_Msk       (0x1000UL)                /*!< VFAULTCLR (Bitfield-Mask: 0x01)                       */
#define ADC0_BIASPROG_GPBIASACC_Pos       (16UL)                    /*!< GPBIASACC (Bit 16)                                    */
#define ADC0_BIASPROG_GPBIASACC_Msk       (0x10000UL)               /*!< GPBIASACC (Bitfield-Mask: 0x01)                       */
/* ==========================================================  CAL  ========================================================== */
#define ADC0_CAL_SINGLEOFFSET_Pos         (0UL)                     /*!< SINGLEOFFSET (Bit 0)                                  */
#define ADC0_CAL_SINGLEOFFSET_Msk         (0xfUL)                   /*!< SINGLEOFFSET (Bitfield-Mask: 0x0f)                    */
#define ADC0_CAL_SINGLEOFFSETINV_Pos      (4UL)                     /*!< SINGLEOFFSETINV (Bit 4)                               */
#define ADC0_CAL_SINGLEOFFSETINV_Msk      (0xf0UL)                  /*!< SINGLEOFFSETINV (Bitfield-Mask: 0x0f)                 */
#define ADC0_CAL_SINGLEGAIN_Pos           (8UL)                     /*!< SINGLEGAIN (Bit 8)                                    */
#define ADC0_CAL_SINGLEGAIN_Msk           (0x7f00UL)                /*!< SINGLEGAIN (Bitfield-Mask: 0x7f)                      */
#define ADC0_CAL_OFFSETINVMODE_Pos        (15UL)                    /*!< OFFSETINVMODE (Bit 15)                                */
#define ADC0_CAL_OFFSETINVMODE_Msk        (0x8000UL)                /*!< OFFSETINVMODE (Bitfield-Mask: 0x01)                   */
#define ADC0_CAL_SCANOFFSET_Pos           (16UL)                    /*!< SCANOFFSET (Bit 16)                                   */
#define ADC0_CAL_SCANOFFSET_Msk           (0xf0000UL)               /*!< SCANOFFSET (Bitfield-Mask: 0x0f)                      */
#define ADC0_CAL_SCANOFFSETINV_Pos        (20UL)                    /*!< SCANOFFSETINV (Bit 20)                                */
#define ADC0_CAL_SCANOFFSETINV_Msk        (0xf00000UL)              /*!< SCANOFFSETINV (Bitfield-Mask: 0x0f)                   */
#define ADC0_CAL_SCANGAIN_Pos             (24UL)                    /*!< SCANGAIN (Bit 24)                                     */
#define ADC0_CAL_SCANGAIN_Msk             (0x7f000000UL)            /*!< SCANGAIN (Bitfield-Mask: 0x7f)                        */
#define ADC0_CAL_CALEN_Pos                (31UL)                    /*!< CALEN (Bit 31)                                        */
#define ADC0_CAL_CALEN_Msk                (0x80000000UL)            /*!< CALEN (Bitfield-Mask: 0x01)                           */
/* ==========================================================  IF  =========================================================== */
#define ADC0_IF_SINGLE_Pos                (0UL)                     /*!< SINGLE (Bit 0)                                        */
#define ADC0_IF_SINGLE_Msk                (0x1UL)                   /*!< SINGLE (Bitfield-Mask: 0x01)                          */
#define ADC0_IF_SCAN_Pos                  (1UL)                     /*!< SCAN (Bit 1)                                          */
#define ADC0_IF_SCAN_Msk                  (0x2UL)                   /*!< SCAN (Bitfield-Mask: 0x01)                            */
#define ADC0_IF_SINGLEOF_Pos              (8UL)                     /*!< SINGLEOF (Bit 8)                                      */
#define ADC0_IF_SINGLEOF_Msk              (0x100UL)                 /*!< SINGLEOF (Bitfield-Mask: 0x01)                        */
#define ADC0_IF_SCANOF_Pos                (9UL)                     /*!< SCANOF (Bit 9)                                        */
#define ADC0_IF_SCANOF_Msk                (0x200UL)                 /*!< SCANOF (Bitfield-Mask: 0x01)                          */
#define ADC0_IF_SINGLEUF_Pos              (10UL)                    /*!< SINGLEUF (Bit 10)                                     */
#define ADC0_IF_SINGLEUF_Msk              (0x400UL)                 /*!< SINGLEUF (Bitfield-Mask: 0x01)                        */
#define ADC0_IF_SCANUF_Pos                (11UL)                    /*!< SCANUF (Bit 11)                                       */
#define ADC0_IF_SCANUF_Msk                (0x800UL)                 /*!< SCANUF (Bitfield-Mask: 0x01)                          */
#define ADC0_IF_SINGLECMP_Pos             (16UL)                    /*!< SINGLECMP (Bit 16)                                    */
#define ADC0_IF_SINGLECMP_Msk             (0x10000UL)               /*!< SINGLECMP (Bitfield-Mask: 0x01)                       */
#define ADC0_IF_SCANCMP_Pos               (17UL)                    /*!< SCANCMP (Bit 17)                                      */
#define ADC0_IF_SCANCMP_Msk               (0x20000UL)               /*!< SCANCMP (Bitfield-Mask: 0x01)                         */
#define ADC0_IF_VREFOV_Pos                (24UL)                    /*!< VREFOV (Bit 24)                                       */
#define ADC0_IF_VREFOV_Msk                (0x1000000UL)             /*!< VREFOV (Bitfield-Mask: 0x01)                          */
#define ADC0_IF_PROGERR_Pos               (25UL)                    /*!< PROGERR (Bit 25)                                      */
#define ADC0_IF_PROGERR_Msk               (0x2000000UL)             /*!< PROGERR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFS  ========================================================== */
#define ADC0_IFS_SINGLEOF_Pos             (8UL)                     /*!< SINGLEOF (Bit 8)                                      */
#define ADC0_IFS_SINGLEOF_Msk             (0x100UL)                 /*!< SINGLEOF (Bitfield-Mask: 0x01)                        */
#define ADC0_IFS_SCANOF_Pos               (9UL)                     /*!< SCANOF (Bit 9)                                        */
#define ADC0_IFS_SCANOF_Msk               (0x200UL)                 /*!< SCANOF (Bitfield-Mask: 0x01)                          */
#define ADC0_IFS_SINGLEUF_Pos             (10UL)                    /*!< SINGLEUF (Bit 10)                                     */
#define ADC0_IFS_SINGLEUF_Msk             (0x400UL)                 /*!< SINGLEUF (Bitfield-Mask: 0x01)                        */
#define ADC0_IFS_SCANUF_Pos               (11UL)                    /*!< SCANUF (Bit 11)                                       */
#define ADC0_IFS_SCANUF_Msk               (0x800UL)                 /*!< SCANUF (Bitfield-Mask: 0x01)                          */
#define ADC0_IFS_SINGLECMP_Pos            (16UL)                    /*!< SINGLECMP (Bit 16)                                    */
#define ADC0_IFS_SINGLECMP_Msk            (0x10000UL)               /*!< SINGLECMP (Bitfield-Mask: 0x01)                       */
#define ADC0_IFS_SCANCMP_Pos              (17UL)                    /*!< SCANCMP (Bit 17)                                      */
#define ADC0_IFS_SCANCMP_Msk              (0x20000UL)               /*!< SCANCMP (Bitfield-Mask: 0x01)                         */
#define ADC0_IFS_VREFOV_Pos               (24UL)                    /*!< VREFOV (Bit 24)                                       */
#define ADC0_IFS_VREFOV_Msk               (0x1000000UL)             /*!< VREFOV (Bitfield-Mask: 0x01)                          */
#define ADC0_IFS_PROGERR_Pos              (25UL)                    /*!< PROGERR (Bit 25)                                      */
#define ADC0_IFS_PROGERR_Msk              (0x2000000UL)             /*!< PROGERR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFC  ========================================================== */
#define ADC0_IFC_SINGLEOF_Pos             (8UL)                     /*!< SINGLEOF (Bit 8)                                      */
#define ADC0_IFC_SINGLEOF_Msk             (0x100UL)                 /*!< SINGLEOF (Bitfield-Mask: 0x01)                        */
#define ADC0_IFC_SCANOF_Pos               (9UL)                     /*!< SCANOF (Bit 9)                                        */
#define ADC0_IFC_SCANOF_Msk               (0x200UL)                 /*!< SCANOF (Bitfield-Mask: 0x01)                          */
#define ADC0_IFC_SINGLEUF_Pos             (10UL)                    /*!< SINGLEUF (Bit 10)                                     */
#define ADC0_IFC_SINGLEUF_Msk             (0x400UL)                 /*!< SINGLEUF (Bitfield-Mask: 0x01)                        */
#define ADC0_IFC_SCANUF_Pos               (11UL)                    /*!< SCANUF (Bit 11)                                       */
#define ADC0_IFC_SCANUF_Msk               (0x800UL)                 /*!< SCANUF (Bitfield-Mask: 0x01)                          */
#define ADC0_IFC_SINGLECMP_Pos            (16UL)                    /*!< SINGLECMP (Bit 16)                                    */
#define ADC0_IFC_SINGLECMP_Msk            (0x10000UL)               /*!< SINGLECMP (Bitfield-Mask: 0x01)                       */
#define ADC0_IFC_SCANCMP_Pos              (17UL)                    /*!< SCANCMP (Bit 17)                                      */
#define ADC0_IFC_SCANCMP_Msk              (0x20000UL)               /*!< SCANCMP (Bitfield-Mask: 0x01)                         */
#define ADC0_IFC_VREFOV_Pos               (24UL)                    /*!< VREFOV (Bit 24)                                       */
#define ADC0_IFC_VREFOV_Msk               (0x1000000UL)             /*!< VREFOV (Bitfield-Mask: 0x01)                          */
#define ADC0_IFC_PROGERR_Pos              (25UL)                    /*!< PROGERR (Bit 25)                                      */
#define ADC0_IFC_PROGERR_Msk              (0x2000000UL)             /*!< PROGERR (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IEN  ========================================================== */
#define ADC0_IEN_SINGLE_Pos               (0UL)                     /*!< SINGLE (Bit 0)                                        */
#define ADC0_IEN_SINGLE_Msk               (0x1UL)                   /*!< SINGLE (Bitfield-Mask: 0x01)                          */
#define ADC0_IEN_SCAN_Pos                 (1UL)                     /*!< SCAN (Bit 1)                                          */
#define ADC0_IEN_SCAN_Msk                 (0x2UL)                   /*!< SCAN (Bitfield-Mask: 0x01)                            */
#define ADC0_IEN_SINGLEOF_Pos             (8UL)                     /*!< SINGLEOF (Bit 8)                                      */
#define ADC0_IEN_SINGLEOF_Msk             (0x100UL)                 /*!< SINGLEOF (Bitfield-Mask: 0x01)                        */
#define ADC0_IEN_SCANOF_Pos               (9UL)                     /*!< SCANOF (Bit 9)                                        */
#define ADC0_IEN_SCANOF_Msk               (0x200UL)                 /*!< SCANOF (Bitfield-Mask: 0x01)                          */
#define ADC0_IEN_SINGLEUF_Pos             (10UL)                    /*!< SINGLEUF (Bit 10)                                     */
#define ADC0_IEN_SINGLEUF_Msk             (0x400UL)                 /*!< SINGLEUF (Bitfield-Mask: 0x01)                        */
#define ADC0_IEN_SCANUF_Pos               (11UL)                    /*!< SCANUF (Bit 11)                                       */
#define ADC0_IEN_SCANUF_Msk               (0x800UL)                 /*!< SCANUF (Bitfield-Mask: 0x01)                          */
#define ADC0_IEN_SINGLECMP_Pos            (16UL)                    /*!< SINGLECMP (Bit 16)                                    */
#define ADC0_IEN_SINGLECMP_Msk            (0x10000UL)               /*!< SINGLECMP (Bitfield-Mask: 0x01)                       */
#define ADC0_IEN_SCANCMP_Pos              (17UL)                    /*!< SCANCMP (Bit 17)                                      */
#define ADC0_IEN_SCANCMP_Msk              (0x20000UL)               /*!< SCANCMP (Bitfield-Mask: 0x01)                         */
#define ADC0_IEN_VREFOV_Pos               (24UL)                    /*!< VREFOV (Bit 24)                                       */
#define ADC0_IEN_VREFOV_Msk               (0x1000000UL)             /*!< VREFOV (Bitfield-Mask: 0x01)                          */
#define ADC0_IEN_PROGERR_Pos              (25UL)                    /*!< PROGERR (Bit 25)                                      */
#define ADC0_IEN_PROGERR_Msk              (0x2000000UL)             /*!< PROGERR (Bitfield-Mask: 0x01)                         */
/* ======================================================  SINGLEDATA  ======================================================= */
#define ADC0_SINGLEDATA_DATA_Pos          (0UL)                     /*!< DATA (Bit 0)                                          */
#define ADC0_SINGLEDATA_DATA_Msk          (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  SCANDATA  ======================================================== */
#define ADC0_SCANDATA_DATA_Pos            (0UL)                     /*!< DATA (Bit 0)                                          */
#define ADC0_SCANDATA_DATA_Msk            (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* ======================================================  SINGLEDATAP  ====================================================== */
#define ADC0_SINGLEDATAP_DATAP_Pos        (0UL)                     /*!< DATAP (Bit 0)                                         */
#define ADC0_SINGLEDATAP_DATAP_Msk        (0xffffffffUL)            /*!< DATAP (Bitfield-Mask: 0xffffffff)                     */
/* =======================================================  SCANDATAP  ======================================================= */
#define ADC0_SCANDATAP_DATAP_Pos          (0UL)                     /*!< DATAP (Bit 0)                                         */
#define ADC0_SCANDATAP_DATAP_Msk          (0xffffffffUL)            /*!< DATAP (Bitfield-Mask: 0xffffffff)                     */
/* =======================================================  SCANDATAX  ======================================================= */
#define ADC0_SCANDATAX_DATA_Pos           (0UL)                     /*!< DATA (Bit 0)                                          */
#define ADC0_SCANDATAX_DATA_Msk           (0xffffUL)                /*!< DATA (Bitfield-Mask: 0xffff)                          */
#define ADC0_SCANDATAX_SCANINPUTID_Pos    (16UL)                    /*!< SCANINPUTID (Bit 16)                                  */
#define ADC0_SCANDATAX_SCANINPUTID_Msk    (0x1f0000UL)              /*!< SCANINPUTID (Bitfield-Mask: 0x1f)                     */
/* ======================================================  SCANDATAXP  ======================================================= */
#define ADC0_SCANDATAXP_DATAP_Pos         (0UL)                     /*!< DATAP (Bit 0)                                         */
#define ADC0_SCANDATAXP_DATAP_Msk         (0xffffUL)                /*!< DATAP (Bitfield-Mask: 0xffff)                         */
#define ADC0_SCANDATAXP_SCANINPUTIDPEEK_Pos (16UL)                  /*!< SCANINPUTIDPEEK (Bit 16)                              */
#define ADC0_SCANDATAXP_SCANINPUTIDPEEK_Msk (0x1f0000UL)            /*!< SCANINPUTIDPEEK (Bitfield-Mask: 0x1f)                 */
/* =======================================================  APORTREQ  ======================================================== */
#define ADC0_APORTREQ_APORT0XREQ_Pos      (0UL)                     /*!< APORT0XREQ (Bit 0)                                    */
#define ADC0_APORTREQ_APORT0XREQ_Msk      (0x1UL)                   /*!< APORT0XREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT0YREQ_Pos      (1UL)                     /*!< APORT0YREQ (Bit 1)                                    */
#define ADC0_APORTREQ_APORT0YREQ_Msk      (0x2UL)                   /*!< APORT0YREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT1XREQ_Pos      (2UL)                     /*!< APORT1XREQ (Bit 2)                                    */
#define ADC0_APORTREQ_APORT1XREQ_Msk      (0x4UL)                   /*!< APORT1XREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT1YREQ_Pos      (3UL)                     /*!< APORT1YREQ (Bit 3)                                    */
#define ADC0_APORTREQ_APORT1YREQ_Msk      (0x8UL)                   /*!< APORT1YREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT2XREQ_Pos      (4UL)                     /*!< APORT2XREQ (Bit 4)                                    */
#define ADC0_APORTREQ_APORT2XREQ_Msk      (0x10UL)                  /*!< APORT2XREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT2YREQ_Pos      (5UL)                     /*!< APORT2YREQ (Bit 5)                                    */
#define ADC0_APORTREQ_APORT2YREQ_Msk      (0x20UL)                  /*!< APORT2YREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT3XREQ_Pos      (6UL)                     /*!< APORT3XREQ (Bit 6)                                    */
#define ADC0_APORTREQ_APORT3XREQ_Msk      (0x40UL)                  /*!< APORT3XREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT3YREQ_Pos      (7UL)                     /*!< APORT3YREQ (Bit 7)                                    */
#define ADC0_APORTREQ_APORT3YREQ_Msk      (0x80UL)                  /*!< APORT3YREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT4XREQ_Pos      (8UL)                     /*!< APORT4XREQ (Bit 8)                                    */
#define ADC0_APORTREQ_APORT4XREQ_Msk      (0x100UL)                 /*!< APORT4XREQ (Bitfield-Mask: 0x01)                      */
#define ADC0_APORTREQ_APORT4YREQ_Pos      (9UL)                     /*!< APORT4YREQ (Bit 9)                                    */
#define ADC0_APORTREQ_APORT4YREQ_Msk      (0x200UL)                 /*!< APORT4YREQ (Bitfield-Mask: 0x01)                      */
/* =====================================================  APORTCONFLICT  ===================================================== */
#define ADC0_APORTCONFLICT_APORT0XCONFLICT_Pos (0UL)                /*!< APORT0XCONFLICT (Bit 0)                               */
#define ADC0_APORTCONFLICT_APORT0XCONFLICT_Msk (0x1UL)              /*!< APORT0XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT0YCONFLICT_Pos (1UL)                /*!< APORT0YCONFLICT (Bit 1)                               */
#define ADC0_APORTCONFLICT_APORT0YCONFLICT_Msk (0x2UL)              /*!< APORT0YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT1XCONFLICT_Pos (2UL)                /*!< APORT1XCONFLICT (Bit 2)                               */
#define ADC0_APORTCONFLICT_APORT1XCONFLICT_Msk (0x4UL)              /*!< APORT1XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT1YCONFLICT_Pos (3UL)                /*!< APORT1YCONFLICT (Bit 3)                               */
#define ADC0_APORTCONFLICT_APORT1YCONFLICT_Msk (0x8UL)              /*!< APORT1YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT2XCONFLICT_Pos (4UL)                /*!< APORT2XCONFLICT (Bit 4)                               */
#define ADC0_APORTCONFLICT_APORT2XCONFLICT_Msk (0x10UL)             /*!< APORT2XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT2YCONFLICT_Pos (5UL)                /*!< APORT2YCONFLICT (Bit 5)                               */
#define ADC0_APORTCONFLICT_APORT2YCONFLICT_Msk (0x20UL)             /*!< APORT2YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT3XCONFLICT_Pos (6UL)                /*!< APORT3XCONFLICT (Bit 6)                               */
#define ADC0_APORTCONFLICT_APORT3XCONFLICT_Msk (0x40UL)             /*!< APORT3XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT3YCONFLICT_Pos (7UL)                /*!< APORT3YCONFLICT (Bit 7)                               */
#define ADC0_APORTCONFLICT_APORT3YCONFLICT_Msk (0x80UL)             /*!< APORT3YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT4XCONFLICT_Pos (8UL)                /*!< APORT4XCONFLICT (Bit 8)                               */
#define ADC0_APORTCONFLICT_APORT4XCONFLICT_Msk (0x100UL)            /*!< APORT4XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ADC0_APORTCONFLICT_APORT4YCONFLICT_Pos (9UL)                /*!< APORT4YCONFLICT (Bit 9)                               */
#define ADC0_APORTCONFLICT_APORT4YCONFLICT_Msk (0x200UL)            /*!< APORT4YCONFLICT (Bitfield-Mask: 0x01)                 */
/* ====================================================  SINGLEFIFOCOUNT  ==================================================== */
#define ADC0_SINGLEFIFOCOUNT_SINGLEDC_Pos (0UL)                     /*!< SINGLEDC (Bit 0)                                      */
#define ADC0_SINGLEFIFOCOUNT_SINGLEDC_Msk (0x7UL)                   /*!< SINGLEDC (Bitfield-Mask: 0x07)                        */
/* =====================================================  SCANFIFOCOUNT  ===================================================== */
#define ADC0_SCANFIFOCOUNT_SCANDC_Pos     (0UL)                     /*!< SCANDC (Bit 0)                                        */
#define ADC0_SCANFIFOCOUNT_SCANDC_Msk     (0x7UL)                   /*!< SCANDC (Bitfield-Mask: 0x07)                          */
/* ====================================================  SINGLEFIFOCLEAR  ==================================================== */
#define ADC0_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_Pos (0UL)              /*!< SINGLEFIFOCLEAR (Bit 0)                               */
#define ADC0_SINGLEFIFOCLEAR_SINGLEFIFOCLEAR_Msk (0x1UL)            /*!< SINGLEFIFOCLEAR (Bitfield-Mask: 0x01)                 */
/* =====================================================  SCANFIFOCLEAR  ===================================================== */
#define ADC0_SCANFIFOCLEAR_SCANFIFOCLEAR_Pos (0UL)                  /*!< SCANFIFOCLEAR (Bit 0)                                 */
#define ADC0_SCANFIFOCLEAR_SCANFIFOCLEAR_Msk (0x1UL)                /*!< SCANFIFOCLEAR (Bitfield-Mask: 0x01)                   */
/* ====================================================  APORTMASTERDIS  ===================================================== */
#define ADC0_APORTMASTERDIS_APORT1XMASTERDIS_Pos (2UL)              /*!< APORT1XMASTERDIS (Bit 2)                              */
#define ADC0_APORTMASTERDIS_APORT1XMASTERDIS_Msk (0x4UL)            /*!< APORT1XMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT1YMASTERDIS_Pos (3UL)              /*!< APORT1YMASTERDIS (Bit 3)                              */
#define ADC0_APORTMASTERDIS_APORT1YMASTERDIS_Msk (0x8UL)            /*!< APORT1YMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT2XMASTERDIS_Pos (4UL)              /*!< APORT2XMASTERDIS (Bit 4)                              */
#define ADC0_APORTMASTERDIS_APORT2XMASTERDIS_Msk (0x10UL)           /*!< APORT2XMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT2YMASTERDIS_Pos (5UL)              /*!< APORT2YMASTERDIS (Bit 5)                              */
#define ADC0_APORTMASTERDIS_APORT2YMASTERDIS_Msk (0x20UL)           /*!< APORT2YMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT3XMASTERDIS_Pos (6UL)              /*!< APORT3XMASTERDIS (Bit 6)                              */
#define ADC0_APORTMASTERDIS_APORT3XMASTERDIS_Msk (0x40UL)           /*!< APORT3XMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT3YMASTERDIS_Pos (7UL)              /*!< APORT3YMASTERDIS (Bit 7)                              */
#define ADC0_APORTMASTERDIS_APORT3YMASTERDIS_Msk (0x80UL)           /*!< APORT3YMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT4XMASTERDIS_Pos (8UL)              /*!< APORT4XMASTERDIS (Bit 8)                              */
#define ADC0_APORTMASTERDIS_APORT4XMASTERDIS_Msk (0x100UL)          /*!< APORT4XMASTERDIS (Bitfield-Mask: 0x01)                */
#define ADC0_APORTMASTERDIS_APORT4YMASTERDIS_Pos (9UL)              /*!< APORT4YMASTERDIS (Bit 9)                              */
#define ADC0_APORTMASTERDIS_APORT4YMASTERDIS_Msk (0x200UL)          /*!< APORT4YMASTERDIS (Bitfield-Mask: 0x01)                */


/* =========================================================================================================================== */
/* ================                                           ACMP0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define ACMP0_CTRL_EN_Pos                 (0UL)                     /*!< EN (Bit 0)                                            */
#define ACMP0_CTRL_EN_Msk                 (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define ACMP0_CTRL_INACTVAL_Pos           (2UL)                     /*!< INACTVAL (Bit 2)                                      */
#define ACMP0_CTRL_INACTVAL_Msk           (0x4UL)                   /*!< INACTVAL (Bitfield-Mask: 0x01)                        */
#define ACMP0_CTRL_GPIOINV_Pos            (3UL)                     /*!< GPIOINV (Bit 3)                                       */
#define ACMP0_CTRL_GPIOINV_Msk            (0x8UL)                   /*!< GPIOINV (Bitfield-Mask: 0x01)                         */
#define ACMP0_CTRL_APORTXMASTERDIS_Pos    (8UL)                     /*!< APORTXMASTERDIS (Bit 8)                               */
#define ACMP0_CTRL_APORTXMASTERDIS_Msk    (0x100UL)                 /*!< APORTXMASTERDIS (Bitfield-Mask: 0x01)                 */
#define ACMP0_CTRL_APORTYMASTERDIS_Pos    (9UL)                     /*!< APORTYMASTERDIS (Bit 9)                               */
#define ACMP0_CTRL_APORTYMASTERDIS_Msk    (0x200UL)                 /*!< APORTYMASTERDIS (Bitfield-Mask: 0x01)                 */
#define ACMP0_CTRL_APORTVMASTERDIS_Pos    (10UL)                    /*!< APORTVMASTERDIS (Bit 10)                              */
#define ACMP0_CTRL_APORTVMASTERDIS_Msk    (0x400UL)                 /*!< APORTVMASTERDIS (Bitfield-Mask: 0x01)                 */
#define ACMP0_CTRL_PWRSEL_Pos             (12UL)                    /*!< PWRSEL (Bit 12)                                       */
#define ACMP0_CTRL_PWRSEL_Msk             (0x7000UL)                /*!< PWRSEL (Bitfield-Mask: 0x07)                          */
#define ACMP0_CTRL_ACCURACY_Pos           (15UL)                    /*!< ACCURACY (Bit 15)                                     */
#define ACMP0_CTRL_ACCURACY_Msk           (0x8000UL)                /*!< ACCURACY (Bitfield-Mask: 0x01)                        */
#define ACMP0_CTRL_INPUTRANGE_Pos         (18UL)                    /*!< INPUTRANGE (Bit 18)                                   */
#define ACMP0_CTRL_INPUTRANGE_Msk         (0xc0000UL)               /*!< INPUTRANGE (Bitfield-Mask: 0x03)                      */
#define ACMP0_CTRL_IRISE_Pos              (20UL)                    /*!< IRISE (Bit 20)                                        */
#define ACMP0_CTRL_IRISE_Msk              (0x100000UL)              /*!< IRISE (Bitfield-Mask: 0x01)                           */
#define ACMP0_CTRL_IFALL_Pos              (21UL)                    /*!< IFALL (Bit 21)                                        */
#define ACMP0_CTRL_IFALL_Msk              (0x200000UL)              /*!< IFALL (Bitfield-Mask: 0x01)                           */
#define ACMP0_CTRL_BIASPROG_Pos           (24UL)                    /*!< BIASPROG (Bit 24)                                     */
#define ACMP0_CTRL_BIASPROG_Msk           (0x3f000000UL)            /*!< BIASPROG (Bitfield-Mask: 0x3f)                        */
#define ACMP0_CTRL_FULLBIAS_Pos           (31UL)                    /*!< FULLBIAS (Bit 31)                                     */
#define ACMP0_CTRL_FULLBIAS_Msk           (0x80000000UL)            /*!< FULLBIAS (Bitfield-Mask: 0x01)                        */
/* =======================================================  INPUTSEL  ======================================================== */
#define ACMP0_INPUTSEL_POSSEL_Pos         (0UL)                     /*!< POSSEL (Bit 0)                                        */
#define ACMP0_INPUTSEL_POSSEL_Msk         (0xffUL)                  /*!< POSSEL (Bitfield-Mask: 0xff)                          */
#define ACMP0_INPUTSEL_NEGSEL_Pos         (8UL)                     /*!< NEGSEL (Bit 8)                                        */
#define ACMP0_INPUTSEL_NEGSEL_Msk         (0xff00UL)                /*!< NEGSEL (Bitfield-Mask: 0xff)                          */
#define ACMP0_INPUTSEL_VASEL_Pos          (16UL)                    /*!< VASEL (Bit 16)                                        */
#define ACMP0_INPUTSEL_VASEL_Msk          (0x3f0000UL)              /*!< VASEL (Bitfield-Mask: 0x3f)                           */
#define ACMP0_INPUTSEL_VBSEL_Pos          (22UL)                    /*!< VBSEL (Bit 22)                                        */
#define ACMP0_INPUTSEL_VBSEL_Msk          (0x400000UL)              /*!< VBSEL (Bitfield-Mask: 0x01)                           */
#define ACMP0_INPUTSEL_VLPSEL_Pos         (24UL)                    /*!< VLPSEL (Bit 24)                                       */
#define ACMP0_INPUTSEL_VLPSEL_Msk         (0x1000000UL)             /*!< VLPSEL (Bitfield-Mask: 0x01)                          */
#define ACMP0_INPUTSEL_CSRESEN_Pos        (26UL)                    /*!< CSRESEN (Bit 26)                                      */
#define ACMP0_INPUTSEL_CSRESEN_Msk        (0x4000000UL)             /*!< CSRESEN (Bitfield-Mask: 0x01)                         */
#define ACMP0_INPUTSEL_CSRESSEL_Pos       (28UL)                    /*!< CSRESSEL (Bit 28)                                     */
#define ACMP0_INPUTSEL_CSRESSEL_Msk       (0x70000000UL)            /*!< CSRESSEL (Bitfield-Mask: 0x07)                        */
/* ========================================================  STATUS  ========================================================= */
#define ACMP0_STATUS_ACMPACT_Pos          (0UL)                     /*!< ACMPACT (Bit 0)                                       */
#define ACMP0_STATUS_ACMPACT_Msk          (0x1UL)                   /*!< ACMPACT (Bitfield-Mask: 0x01)                         */
#define ACMP0_STATUS_ACMPOUT_Pos          (1UL)                     /*!< ACMPOUT (Bit 1)                                       */
#define ACMP0_STATUS_ACMPOUT_Msk          (0x2UL)                   /*!< ACMPOUT (Bitfield-Mask: 0x01)                         */
#define ACMP0_STATUS_APORTCONFLICT_Pos    (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP0_STATUS_APORTCONFLICT_Msk    (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IF  =========================================================== */
#define ACMP0_IF_EDGE_Pos                 (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP0_IF_EDGE_Msk                 (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP0_IF_WARMUP_Pos               (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP0_IF_WARMUP_Msk               (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP0_IF_APORTCONFLICT_Pos        (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP0_IF_APORTCONFLICT_Msk        (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFS  ========================================================== */
#define ACMP0_IFS_EDGE_Pos                (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP0_IFS_EDGE_Msk                (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP0_IFS_WARMUP_Pos              (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP0_IFS_WARMUP_Msk              (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP0_IFS_APORTCONFLICT_Pos       (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP0_IFS_APORTCONFLICT_Msk       (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFC  ========================================================== */
#define ACMP0_IFC_EDGE_Pos                (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP0_IFC_EDGE_Msk                (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP0_IFC_WARMUP_Pos              (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP0_IFC_WARMUP_Msk              (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP0_IFC_APORTCONFLICT_Pos       (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP0_IFC_APORTCONFLICT_Msk       (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IEN  ========================================================== */
#define ACMP0_IEN_EDGE_Pos                (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP0_IEN_EDGE_Msk                (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP0_IEN_WARMUP_Pos              (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP0_IEN_WARMUP_Msk              (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP0_IEN_APORTCONFLICT_Pos       (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP0_IEN_APORTCONFLICT_Msk       (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* =======================================================  APORTREQ  ======================================================== */
#define ACMP0_APORTREQ_APORT0XREQ_Pos     (0UL)                     /*!< APORT0XREQ (Bit 0)                                    */
#define ACMP0_APORTREQ_APORT0XREQ_Msk     (0x1UL)                   /*!< APORT0XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT0YREQ_Pos     (1UL)                     /*!< APORT0YREQ (Bit 1)                                    */
#define ACMP0_APORTREQ_APORT0YREQ_Msk     (0x2UL)                   /*!< APORT0YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT1XREQ_Pos     (2UL)                     /*!< APORT1XREQ (Bit 2)                                    */
#define ACMP0_APORTREQ_APORT1XREQ_Msk     (0x4UL)                   /*!< APORT1XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT1YREQ_Pos     (3UL)                     /*!< APORT1YREQ (Bit 3)                                    */
#define ACMP0_APORTREQ_APORT1YREQ_Msk     (0x8UL)                   /*!< APORT1YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT2XREQ_Pos     (4UL)                     /*!< APORT2XREQ (Bit 4)                                    */
#define ACMP0_APORTREQ_APORT2XREQ_Msk     (0x10UL)                  /*!< APORT2XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT2YREQ_Pos     (5UL)                     /*!< APORT2YREQ (Bit 5)                                    */
#define ACMP0_APORTREQ_APORT2YREQ_Msk     (0x20UL)                  /*!< APORT2YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT3XREQ_Pos     (6UL)                     /*!< APORT3XREQ (Bit 6)                                    */
#define ACMP0_APORTREQ_APORT3XREQ_Msk     (0x40UL)                  /*!< APORT3XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT3YREQ_Pos     (7UL)                     /*!< APORT3YREQ (Bit 7)                                    */
#define ACMP0_APORTREQ_APORT3YREQ_Msk     (0x80UL)                  /*!< APORT3YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT4XREQ_Pos     (8UL)                     /*!< APORT4XREQ (Bit 8)                                    */
#define ACMP0_APORTREQ_APORT4XREQ_Msk     (0x100UL)                 /*!< APORT4XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP0_APORTREQ_APORT4YREQ_Pos     (9UL)                     /*!< APORT4YREQ (Bit 9)                                    */
#define ACMP0_APORTREQ_APORT4YREQ_Msk     (0x200UL)                 /*!< APORT4YREQ (Bitfield-Mask: 0x01)                      */
/* =====================================================  APORTCONFLICT  ===================================================== */
#define ACMP0_APORTCONFLICT_APORT0XCONFLICT_Pos (0UL)               /*!< APORT0XCONFLICT (Bit 0)                               */
#define ACMP0_APORTCONFLICT_APORT0XCONFLICT_Msk (0x1UL)             /*!< APORT0XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT0YCONFLICT_Pos (1UL)               /*!< APORT0YCONFLICT (Bit 1)                               */
#define ACMP0_APORTCONFLICT_APORT0YCONFLICT_Msk (0x2UL)             /*!< APORT0YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT1XCONFLICT_Pos (2UL)               /*!< APORT1XCONFLICT (Bit 2)                               */
#define ACMP0_APORTCONFLICT_APORT1XCONFLICT_Msk (0x4UL)             /*!< APORT1XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT1YCONFLICT_Pos (3UL)               /*!< APORT1YCONFLICT (Bit 3)                               */
#define ACMP0_APORTCONFLICT_APORT1YCONFLICT_Msk (0x8UL)             /*!< APORT1YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT2XCONFLICT_Pos (4UL)               /*!< APORT2XCONFLICT (Bit 4)                               */
#define ACMP0_APORTCONFLICT_APORT2XCONFLICT_Msk (0x10UL)            /*!< APORT2XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT2YCONFLICT_Pos (5UL)               /*!< APORT2YCONFLICT (Bit 5)                               */
#define ACMP0_APORTCONFLICT_APORT2YCONFLICT_Msk (0x20UL)            /*!< APORT2YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT3XCONFLICT_Pos (6UL)               /*!< APORT3XCONFLICT (Bit 6)                               */
#define ACMP0_APORTCONFLICT_APORT3XCONFLICT_Msk (0x40UL)            /*!< APORT3XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT3YCONFLICT_Pos (7UL)               /*!< APORT3YCONFLICT (Bit 7)                               */
#define ACMP0_APORTCONFLICT_APORT3YCONFLICT_Msk (0x80UL)            /*!< APORT3YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT4XCONFLICT_Pos (8UL)               /*!< APORT4XCONFLICT (Bit 8)                               */
#define ACMP0_APORTCONFLICT_APORT4XCONFLICT_Msk (0x100UL)           /*!< APORT4XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP0_APORTCONFLICT_APORT4YCONFLICT_Pos (9UL)               /*!< APORT4YCONFLICT (Bit 9)                               */
#define ACMP0_APORTCONFLICT_APORT4YCONFLICT_Msk (0x200UL)           /*!< APORT4YCONFLICT (Bitfield-Mask: 0x01)                 */
/* ======================================================  HYSTERESIS0  ====================================================== */
#define ACMP0_HYSTERESIS0_HYST_Pos        (0UL)                     /*!< HYST (Bit 0)                                          */
#define ACMP0_HYSTERESIS0_HYST_Msk        (0xfUL)                   /*!< HYST (Bitfield-Mask: 0x0f)                            */
#define ACMP0_HYSTERESIS0_DIVVA_Pos       (16UL)                    /*!< DIVVA (Bit 16)                                        */
#define ACMP0_HYSTERESIS0_DIVVA_Msk       (0x3f0000UL)              /*!< DIVVA (Bitfield-Mask: 0x3f)                           */
#define ACMP0_HYSTERESIS0_DIVVB_Pos       (24UL)                    /*!< DIVVB (Bit 24)                                        */
#define ACMP0_HYSTERESIS0_DIVVB_Msk       (0x3f000000UL)            /*!< DIVVB (Bitfield-Mask: 0x3f)                           */
/* ======================================================  HYSTERESIS1  ====================================================== */
#define ACMP0_HYSTERESIS1_HYST_Pos        (0UL)                     /*!< HYST (Bit 0)                                          */
#define ACMP0_HYSTERESIS1_HYST_Msk        (0xfUL)                   /*!< HYST (Bitfield-Mask: 0x0f)                            */
#define ACMP0_HYSTERESIS1_DIVVA_Pos       (16UL)                    /*!< DIVVA (Bit 16)                                        */
#define ACMP0_HYSTERESIS1_DIVVA_Msk       (0x3f0000UL)              /*!< DIVVA (Bitfield-Mask: 0x3f)                           */
#define ACMP0_HYSTERESIS1_DIVVB_Pos       (24UL)                    /*!< DIVVB (Bit 24)                                        */
#define ACMP0_HYSTERESIS1_DIVVB_Msk       (0x3f000000UL)            /*!< DIVVB (Bitfield-Mask: 0x3f)                           */
/* =======================================================  ROUTEPEN  ======================================================== */
#define ACMP0_ROUTEPEN_OUTPEN_Pos         (0UL)                     /*!< OUTPEN (Bit 0)                                        */
#define ACMP0_ROUTEPEN_OUTPEN_Msk         (0x1UL)                   /*!< OUTPEN (Bitfield-Mask: 0x01)                          */
/* =======================================================  ROUTELOC0  ======================================================= */
#define ACMP0_ROUTELOC0_OUTLOC_Pos        (0UL)                     /*!< OUTLOC (Bit 0)                                        */
#define ACMP0_ROUTELOC0_OUTLOC_Msk        (0x3fUL)                  /*!< OUTLOC (Bitfield-Mask: 0x3f)                          */


/* =========================================================================================================================== */
/* ================                                           ACMP1                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define ACMP1_CTRL_EN_Pos                 (0UL)                     /*!< EN (Bit 0)                                            */
#define ACMP1_CTRL_EN_Msk                 (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define ACMP1_CTRL_INACTVAL_Pos           (2UL)                     /*!< INACTVAL (Bit 2)                                      */
#define ACMP1_CTRL_INACTVAL_Msk           (0x4UL)                   /*!< INACTVAL (Bitfield-Mask: 0x01)                        */
#define ACMP1_CTRL_GPIOINV_Pos            (3UL)                     /*!< GPIOINV (Bit 3)                                       */
#define ACMP1_CTRL_GPIOINV_Msk            (0x8UL)                   /*!< GPIOINV (Bitfield-Mask: 0x01)                         */
#define ACMP1_CTRL_APORTXMASTERDIS_Pos    (8UL)                     /*!< APORTXMASTERDIS (Bit 8)                               */
#define ACMP1_CTRL_APORTXMASTERDIS_Msk    (0x100UL)                 /*!< APORTXMASTERDIS (Bitfield-Mask: 0x01)                 */
#define ACMP1_CTRL_APORTYMASTERDIS_Pos    (9UL)                     /*!< APORTYMASTERDIS (Bit 9)                               */
#define ACMP1_CTRL_APORTYMASTERDIS_Msk    (0x200UL)                 /*!< APORTYMASTERDIS (Bitfield-Mask: 0x01)                 */
#define ACMP1_CTRL_APORTVMASTERDIS_Pos    (10UL)                    /*!< APORTVMASTERDIS (Bit 10)                              */
#define ACMP1_CTRL_APORTVMASTERDIS_Msk    (0x400UL)                 /*!< APORTVMASTERDIS (Bitfield-Mask: 0x01)                 */
#define ACMP1_CTRL_PWRSEL_Pos             (12UL)                    /*!< PWRSEL (Bit 12)                                       */
#define ACMP1_CTRL_PWRSEL_Msk             (0x7000UL)                /*!< PWRSEL (Bitfield-Mask: 0x07)                          */
#define ACMP1_CTRL_ACCURACY_Pos           (15UL)                    /*!< ACCURACY (Bit 15)                                     */
#define ACMP1_CTRL_ACCURACY_Msk           (0x8000UL)                /*!< ACCURACY (Bitfield-Mask: 0x01)                        */
#define ACMP1_CTRL_INPUTRANGE_Pos         (18UL)                    /*!< INPUTRANGE (Bit 18)                                   */
#define ACMP1_CTRL_INPUTRANGE_Msk         (0xc0000UL)               /*!< INPUTRANGE (Bitfield-Mask: 0x03)                      */
#define ACMP1_CTRL_IRISE_Pos              (20UL)                    /*!< IRISE (Bit 20)                                        */
#define ACMP1_CTRL_IRISE_Msk              (0x100000UL)              /*!< IRISE (Bitfield-Mask: 0x01)                           */
#define ACMP1_CTRL_IFALL_Pos              (21UL)                    /*!< IFALL (Bit 21)                                        */
#define ACMP1_CTRL_IFALL_Msk              (0x200000UL)              /*!< IFALL (Bitfield-Mask: 0x01)                           */
#define ACMP1_CTRL_BIASPROG_Pos           (24UL)                    /*!< BIASPROG (Bit 24)                                     */
#define ACMP1_CTRL_BIASPROG_Msk           (0x3f000000UL)            /*!< BIASPROG (Bitfield-Mask: 0x3f)                        */
#define ACMP1_CTRL_FULLBIAS_Pos           (31UL)                    /*!< FULLBIAS (Bit 31)                                     */
#define ACMP1_CTRL_FULLBIAS_Msk           (0x80000000UL)            /*!< FULLBIAS (Bitfield-Mask: 0x01)                        */
/* =======================================================  INPUTSEL  ======================================================== */
#define ACMP1_INPUTSEL_POSSEL_Pos         (0UL)                     /*!< POSSEL (Bit 0)                                        */
#define ACMP1_INPUTSEL_POSSEL_Msk         (0xffUL)                  /*!< POSSEL (Bitfield-Mask: 0xff)                          */
#define ACMP1_INPUTSEL_NEGSEL_Pos         (8UL)                     /*!< NEGSEL (Bit 8)                                        */
#define ACMP1_INPUTSEL_NEGSEL_Msk         (0xff00UL)                /*!< NEGSEL (Bitfield-Mask: 0xff)                          */
#define ACMP1_INPUTSEL_VASEL_Pos          (16UL)                    /*!< VASEL (Bit 16)                                        */
#define ACMP1_INPUTSEL_VASEL_Msk          (0x3f0000UL)              /*!< VASEL (Bitfield-Mask: 0x3f)                           */
#define ACMP1_INPUTSEL_VBSEL_Pos          (22UL)                    /*!< VBSEL (Bit 22)                                        */
#define ACMP1_INPUTSEL_VBSEL_Msk          (0x400000UL)              /*!< VBSEL (Bitfield-Mask: 0x01)                           */
#define ACMP1_INPUTSEL_VLPSEL_Pos         (24UL)                    /*!< VLPSEL (Bit 24)                                       */
#define ACMP1_INPUTSEL_VLPSEL_Msk         (0x1000000UL)             /*!< VLPSEL (Bitfield-Mask: 0x01)                          */
#define ACMP1_INPUTSEL_CSRESEN_Pos        (26UL)                    /*!< CSRESEN (Bit 26)                                      */
#define ACMP1_INPUTSEL_CSRESEN_Msk        (0x4000000UL)             /*!< CSRESEN (Bitfield-Mask: 0x01)                         */
#define ACMP1_INPUTSEL_CSRESSEL_Pos       (28UL)                    /*!< CSRESSEL (Bit 28)                                     */
#define ACMP1_INPUTSEL_CSRESSEL_Msk       (0x70000000UL)            /*!< CSRESSEL (Bitfield-Mask: 0x07)                        */
/* ========================================================  STATUS  ========================================================= */
#define ACMP1_STATUS_ACMPACT_Pos          (0UL)                     /*!< ACMPACT (Bit 0)                                       */
#define ACMP1_STATUS_ACMPACT_Msk          (0x1UL)                   /*!< ACMPACT (Bitfield-Mask: 0x01)                         */
#define ACMP1_STATUS_ACMPOUT_Pos          (1UL)                     /*!< ACMPOUT (Bit 1)                                       */
#define ACMP1_STATUS_ACMPOUT_Msk          (0x2UL)                   /*!< ACMPOUT (Bitfield-Mask: 0x01)                         */
#define ACMP1_STATUS_APORTCONFLICT_Pos    (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP1_STATUS_APORTCONFLICT_Msk    (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IF  =========================================================== */
#define ACMP1_IF_EDGE_Pos                 (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP1_IF_EDGE_Msk                 (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP1_IF_WARMUP_Pos               (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP1_IF_WARMUP_Msk               (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP1_IF_APORTCONFLICT_Pos        (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP1_IF_APORTCONFLICT_Msk        (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFS  ========================================================== */
#define ACMP1_IFS_EDGE_Pos                (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP1_IFS_EDGE_Msk                (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP1_IFS_WARMUP_Pos              (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP1_IFS_WARMUP_Msk              (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP1_IFS_APORTCONFLICT_Pos       (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP1_IFS_APORTCONFLICT_Msk       (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFC  ========================================================== */
#define ACMP1_IFC_EDGE_Pos                (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP1_IFC_EDGE_Msk                (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP1_IFC_WARMUP_Pos              (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP1_IFC_WARMUP_Msk              (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP1_IFC_APORTCONFLICT_Pos       (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP1_IFC_APORTCONFLICT_Msk       (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IEN  ========================================================== */
#define ACMP1_IEN_EDGE_Pos                (0UL)                     /*!< EDGE (Bit 0)                                          */
#define ACMP1_IEN_EDGE_Msk                (0x1UL)                   /*!< EDGE (Bitfield-Mask: 0x01)                            */
#define ACMP1_IEN_WARMUP_Pos              (1UL)                     /*!< WARMUP (Bit 1)                                        */
#define ACMP1_IEN_WARMUP_Msk              (0x2UL)                   /*!< WARMUP (Bitfield-Mask: 0x01)                          */
#define ACMP1_IEN_APORTCONFLICT_Pos       (2UL)                     /*!< APORTCONFLICT (Bit 2)                                 */
#define ACMP1_IEN_APORTCONFLICT_Msk       (0x4UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* =======================================================  APORTREQ  ======================================================== */
#define ACMP1_APORTREQ_APORT0XREQ_Pos     (0UL)                     /*!< APORT0XREQ (Bit 0)                                    */
#define ACMP1_APORTREQ_APORT0XREQ_Msk     (0x1UL)                   /*!< APORT0XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT0YREQ_Pos     (1UL)                     /*!< APORT0YREQ (Bit 1)                                    */
#define ACMP1_APORTREQ_APORT0YREQ_Msk     (0x2UL)                   /*!< APORT0YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT1XREQ_Pos     (2UL)                     /*!< APORT1XREQ (Bit 2)                                    */
#define ACMP1_APORTREQ_APORT1XREQ_Msk     (0x4UL)                   /*!< APORT1XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT1YREQ_Pos     (3UL)                     /*!< APORT1YREQ (Bit 3)                                    */
#define ACMP1_APORTREQ_APORT1YREQ_Msk     (0x8UL)                   /*!< APORT1YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT2XREQ_Pos     (4UL)                     /*!< APORT2XREQ (Bit 4)                                    */
#define ACMP1_APORTREQ_APORT2XREQ_Msk     (0x10UL)                  /*!< APORT2XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT2YREQ_Pos     (5UL)                     /*!< APORT2YREQ (Bit 5)                                    */
#define ACMP1_APORTREQ_APORT2YREQ_Msk     (0x20UL)                  /*!< APORT2YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT3XREQ_Pos     (6UL)                     /*!< APORT3XREQ (Bit 6)                                    */
#define ACMP1_APORTREQ_APORT3XREQ_Msk     (0x40UL)                  /*!< APORT3XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT3YREQ_Pos     (7UL)                     /*!< APORT3YREQ (Bit 7)                                    */
#define ACMP1_APORTREQ_APORT3YREQ_Msk     (0x80UL)                  /*!< APORT3YREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT4XREQ_Pos     (8UL)                     /*!< APORT4XREQ (Bit 8)                                    */
#define ACMP1_APORTREQ_APORT4XREQ_Msk     (0x100UL)                 /*!< APORT4XREQ (Bitfield-Mask: 0x01)                      */
#define ACMP1_APORTREQ_APORT4YREQ_Pos     (9UL)                     /*!< APORT4YREQ (Bit 9)                                    */
#define ACMP1_APORTREQ_APORT4YREQ_Msk     (0x200UL)                 /*!< APORT4YREQ (Bitfield-Mask: 0x01)                      */
/* =====================================================  APORTCONFLICT  ===================================================== */
#define ACMP1_APORTCONFLICT_APORT0XCONFLICT_Pos (0UL)               /*!< APORT0XCONFLICT (Bit 0)                               */
#define ACMP1_APORTCONFLICT_APORT0XCONFLICT_Msk (0x1UL)             /*!< APORT0XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT0YCONFLICT_Pos (1UL)               /*!< APORT0YCONFLICT (Bit 1)                               */
#define ACMP1_APORTCONFLICT_APORT0YCONFLICT_Msk (0x2UL)             /*!< APORT0YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT1XCONFLICT_Pos (2UL)               /*!< APORT1XCONFLICT (Bit 2)                               */
#define ACMP1_APORTCONFLICT_APORT1XCONFLICT_Msk (0x4UL)             /*!< APORT1XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT1YCONFLICT_Pos (3UL)               /*!< APORT1YCONFLICT (Bit 3)                               */
#define ACMP1_APORTCONFLICT_APORT1YCONFLICT_Msk (0x8UL)             /*!< APORT1YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT2XCONFLICT_Pos (4UL)               /*!< APORT2XCONFLICT (Bit 4)                               */
#define ACMP1_APORTCONFLICT_APORT2XCONFLICT_Msk (0x10UL)            /*!< APORT2XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT2YCONFLICT_Pos (5UL)               /*!< APORT2YCONFLICT (Bit 5)                               */
#define ACMP1_APORTCONFLICT_APORT2YCONFLICT_Msk (0x20UL)            /*!< APORT2YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT3XCONFLICT_Pos (6UL)               /*!< APORT3XCONFLICT (Bit 6)                               */
#define ACMP1_APORTCONFLICT_APORT3XCONFLICT_Msk (0x40UL)            /*!< APORT3XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT3YCONFLICT_Pos (7UL)               /*!< APORT3YCONFLICT (Bit 7)                               */
#define ACMP1_APORTCONFLICT_APORT3YCONFLICT_Msk (0x80UL)            /*!< APORT3YCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT4XCONFLICT_Pos (8UL)               /*!< APORT4XCONFLICT (Bit 8)                               */
#define ACMP1_APORTCONFLICT_APORT4XCONFLICT_Msk (0x100UL)           /*!< APORT4XCONFLICT (Bitfield-Mask: 0x01)                 */
#define ACMP1_APORTCONFLICT_APORT4YCONFLICT_Pos (9UL)               /*!< APORT4YCONFLICT (Bit 9)                               */
#define ACMP1_APORTCONFLICT_APORT4YCONFLICT_Msk (0x200UL)           /*!< APORT4YCONFLICT (Bitfield-Mask: 0x01)                 */
/* ======================================================  HYSTERESIS0  ====================================================== */
#define ACMP1_HYSTERESIS0_HYST_Pos        (0UL)                     /*!< HYST (Bit 0)                                          */
#define ACMP1_HYSTERESIS0_HYST_Msk        (0xfUL)                   /*!< HYST (Bitfield-Mask: 0x0f)                            */
#define ACMP1_HYSTERESIS0_DIVVA_Pos       (16UL)                    /*!< DIVVA (Bit 16)                                        */
#define ACMP1_HYSTERESIS0_DIVVA_Msk       (0x3f0000UL)              /*!< DIVVA (Bitfield-Mask: 0x3f)                           */
#define ACMP1_HYSTERESIS0_DIVVB_Pos       (24UL)                    /*!< DIVVB (Bit 24)                                        */
#define ACMP1_HYSTERESIS0_DIVVB_Msk       (0x3f000000UL)            /*!< DIVVB (Bitfield-Mask: 0x3f)                           */
/* ======================================================  HYSTERESIS1  ====================================================== */
#define ACMP1_HYSTERESIS1_HYST_Pos        (0UL)                     /*!< HYST (Bit 0)                                          */
#define ACMP1_HYSTERESIS1_HYST_Msk        (0xfUL)                   /*!< HYST (Bitfield-Mask: 0x0f)                            */
#define ACMP1_HYSTERESIS1_DIVVA_Pos       (16UL)                    /*!< DIVVA (Bit 16)                                        */
#define ACMP1_HYSTERESIS1_DIVVA_Msk       (0x3f0000UL)              /*!< DIVVA (Bitfield-Mask: 0x3f)                           */
#define ACMP1_HYSTERESIS1_DIVVB_Pos       (24UL)                    /*!< DIVVB (Bit 24)                                        */
#define ACMP1_HYSTERESIS1_DIVVB_Msk       (0x3f000000UL)            /*!< DIVVB (Bitfield-Mask: 0x3f)                           */
/* =======================================================  ROUTEPEN  ======================================================== */
#define ACMP1_ROUTEPEN_OUTPEN_Pos         (0UL)                     /*!< OUTPEN (Bit 0)                                        */
#define ACMP1_ROUTEPEN_OUTPEN_Msk         (0x1UL)                   /*!< OUTPEN (Bitfield-Mask: 0x01)                          */
/* =======================================================  ROUTELOC0  ======================================================= */
#define ACMP1_ROUTELOC0_OUTLOC_Pos        (0UL)                     /*!< OUTLOC (Bit 0)                                        */
#define ACMP1_ROUTELOC0_OUTLOC_Msk        (0x3fUL)                  /*!< OUTLOC (Bitfield-Mask: 0x3f)                          */


/* =========================================================================================================================== */
/* ================                                           IDAC0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define IDAC0_CTRL_EN_Pos                 (0UL)                     /*!< EN (Bit 0)                                            */
#define IDAC0_CTRL_EN_Msk                 (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define IDAC0_CTRL_CURSINK_Pos            (1UL)                     /*!< CURSINK (Bit 1)                                       */
#define IDAC0_CTRL_CURSINK_Msk            (0x2UL)                   /*!< CURSINK (Bitfield-Mask: 0x01)                         */
#define IDAC0_CTRL_MINOUTTRANS_Pos        (2UL)                     /*!< MINOUTTRANS (Bit 2)                                   */
#define IDAC0_CTRL_MINOUTTRANS_Msk        (0x4UL)                   /*!< MINOUTTRANS (Bitfield-Mask: 0x01)                     */
#define IDAC0_CTRL_APORTOUTEN_Pos         (3UL)                     /*!< APORTOUTEN (Bit 3)                                    */
#define IDAC0_CTRL_APORTOUTEN_Msk         (0x8UL)                   /*!< APORTOUTEN (Bitfield-Mask: 0x01)                      */
#define IDAC0_CTRL_APORTOUTSEL_Pos        (4UL)                     /*!< APORTOUTSEL (Bit 4)                                   */
#define IDAC0_CTRL_APORTOUTSEL_Msk        (0xff0UL)                 /*!< APORTOUTSEL (Bitfield-Mask: 0xff)                     */
#define IDAC0_CTRL_PWRSEL_Pos             (12UL)                    /*!< PWRSEL (Bit 12)                                       */
#define IDAC0_CTRL_PWRSEL_Msk             (0x1000UL)                /*!< PWRSEL (Bitfield-Mask: 0x01)                          */
#define IDAC0_CTRL_EM2DELAY_Pos           (13UL)                    /*!< EM2DELAY (Bit 13)                                     */
#define IDAC0_CTRL_EM2DELAY_Msk           (0x2000UL)                /*!< EM2DELAY (Bitfield-Mask: 0x01)                        */
#define IDAC0_CTRL_APORTMASTERDIS_Pos     (14UL)                    /*!< APORTMASTERDIS (Bit 14)                               */
#define IDAC0_CTRL_APORTMASTERDIS_Msk     (0x4000UL)                /*!< APORTMASTERDIS (Bitfield-Mask: 0x01)                  */
#define IDAC0_CTRL_APORTOUTENPRS_Pos      (16UL)                    /*!< APORTOUTENPRS (Bit 16)                                */
#define IDAC0_CTRL_APORTOUTENPRS_Msk      (0x10000UL)               /*!< APORTOUTENPRS (Bitfield-Mask: 0x01)                   */
#define IDAC0_CTRL_PRSSEL_Pos             (20UL)                    /*!< PRSSEL (Bit 20)                                       */
#define IDAC0_CTRL_PRSSEL_Msk             (0xf00000UL)              /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
/* ========================================================  CURPROG  ======================================================== */
#define IDAC0_CURPROG_RANGESEL_Pos        (0UL)                     /*!< RANGESEL (Bit 0)                                      */
#define IDAC0_CURPROG_RANGESEL_Msk        (0x3UL)                   /*!< RANGESEL (Bitfield-Mask: 0x03)                        */
#define IDAC0_CURPROG_STEPSEL_Pos         (8UL)                     /*!< STEPSEL (Bit 8)                                       */
#define IDAC0_CURPROG_STEPSEL_Msk         (0x1f00UL)                /*!< STEPSEL (Bitfield-Mask: 0x1f)                         */
#define IDAC0_CURPROG_TUNING_Pos          (16UL)                    /*!< TUNING (Bit 16)                                       */
#define IDAC0_CURPROG_TUNING_Msk          (0xff0000UL)              /*!< TUNING (Bitfield-Mask: 0xff)                          */
/* ======================================================  DUTYCONFIG  ======================================================= */
#define IDAC0_DUTYCONFIG_EM2DUTYCYCLEDIS_Pos (1UL)                  /*!< EM2DUTYCYCLEDIS (Bit 1)                               */
#define IDAC0_DUTYCONFIG_EM2DUTYCYCLEDIS_Msk (0x2UL)                /*!< EM2DUTYCYCLEDIS (Bitfield-Mask: 0x01)                 */
/* ========================================================  STATUS  ========================================================= */
#define IDAC0_STATUS_APORTCONFLICT_Pos    (1UL)                     /*!< APORTCONFLICT (Bit 1)                                 */
#define IDAC0_STATUS_APORTCONFLICT_Msk    (0x2UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IF  =========================================================== */
#define IDAC0_IF_APORTCONFLICT_Pos        (1UL)                     /*!< APORTCONFLICT (Bit 1)                                 */
#define IDAC0_IF_APORTCONFLICT_Msk        (0x2UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFS  ========================================================== */
#define IDAC0_IFS_APORTCONFLICT_Pos       (1UL)                     /*!< APORTCONFLICT (Bit 1)                                 */
#define IDAC0_IFS_APORTCONFLICT_Msk       (0x2UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFC  ========================================================== */
#define IDAC0_IFC_APORTCONFLICT_Pos       (1UL)                     /*!< APORTCONFLICT (Bit 1)                                 */
#define IDAC0_IFC_APORTCONFLICT_Msk       (0x2UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IEN  ========================================================== */
#define IDAC0_IEN_APORTCONFLICT_Pos       (1UL)                     /*!< APORTCONFLICT (Bit 1)                                 */
#define IDAC0_IEN_APORTCONFLICT_Msk       (0x2UL)                   /*!< APORTCONFLICT (Bitfield-Mask: 0x01)                   */
/* =======================================================  APORTREQ  ======================================================== */
#define IDAC0_APORTREQ_APORT1XREQ_Pos     (2UL)                     /*!< APORT1XREQ (Bit 2)                                    */
#define IDAC0_APORTREQ_APORT1XREQ_Msk     (0x4UL)                   /*!< APORT1XREQ (Bitfield-Mask: 0x01)                      */
#define IDAC0_APORTREQ_APORT1YREQ_Pos     (3UL)                     /*!< APORT1YREQ (Bit 3)                                    */
#define IDAC0_APORTREQ_APORT1YREQ_Msk     (0x8UL)                   /*!< APORT1YREQ (Bitfield-Mask: 0x01)                      */
/* =====================================================  APORTCONFLICT  ===================================================== */
#define IDAC0_APORTCONFLICT_APORT1XCONFLICT_Pos (2UL)               /*!< APORT1XCONFLICT (Bit 2)                               */
#define IDAC0_APORTCONFLICT_APORT1XCONFLICT_Msk (0x4UL)             /*!< APORT1XCONFLICT (Bitfield-Mask: 0x01)                 */
#define IDAC0_APORTCONFLICT_APORT1YCONFLICT_Pos (3UL)               /*!< APORT1YCONFLICT (Bit 3)                               */
#define IDAC0_APORTCONFLICT_APORT1YCONFLICT_Msk (0x8UL)             /*!< APORT1YCONFLICT (Bitfield-Mask: 0x01)                 */


/* =========================================================================================================================== */
/* ================                                           RTCC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define RTCC_CTRL_ENABLE_Pos              (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define RTCC_CTRL_ENABLE_Msk              (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
#define RTCC_CTRL_DEBUGRUN_Pos            (2UL)                     /*!< DEBUGRUN (Bit 2)                                      */
#define RTCC_CTRL_DEBUGRUN_Msk            (0x4UL)                   /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
#define RTCC_CTRL_PRECCV0TOP_Pos          (4UL)                     /*!< PRECCV0TOP (Bit 4)                                    */
#define RTCC_CTRL_PRECCV0TOP_Msk          (0x10UL)                  /*!< PRECCV0TOP (Bitfield-Mask: 0x01)                      */
#define RTCC_CTRL_CCV1TOP_Pos             (5UL)                     /*!< CCV1TOP (Bit 5)                                       */
#define RTCC_CTRL_CCV1TOP_Msk             (0x20UL)                  /*!< CCV1TOP (Bitfield-Mask: 0x01)                         */
#define RTCC_CTRL_CNTPRESC_Pos            (8UL)                     /*!< CNTPRESC (Bit 8)                                      */
#define RTCC_CTRL_CNTPRESC_Msk            (0xf00UL)                 /*!< CNTPRESC (Bitfield-Mask: 0x0f)                        */
#define RTCC_CTRL_CNTTICK_Pos             (12UL)                    /*!< CNTTICK (Bit 12)                                      */
#define RTCC_CTRL_CNTTICK_Msk             (0x1000UL)                /*!< CNTTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_CTRL_OSCFDETEN_Pos           (15UL)                    /*!< OSCFDETEN (Bit 15)                                    */
#define RTCC_CTRL_OSCFDETEN_Msk           (0x8000UL)                /*!< OSCFDETEN (Bitfield-Mask: 0x01)                       */
#define RTCC_CTRL_CNTMODE_Pos             (16UL)                    /*!< CNTMODE (Bit 16)                                      */
#define RTCC_CTRL_CNTMODE_Msk             (0x10000UL)               /*!< CNTMODE (Bitfield-Mask: 0x01)                         */
#define RTCC_CTRL_LYEARCORRDIS_Pos        (17UL)                    /*!< LYEARCORRDIS (Bit 17)                                 */
#define RTCC_CTRL_LYEARCORRDIS_Msk        (0x20000UL)               /*!< LYEARCORRDIS (Bitfield-Mask: 0x01)                    */
/* ========================================================  PRECNT  ========================================================= */
#define RTCC_PRECNT_PRECNT_Pos            (0UL)                     /*!< PRECNT (Bit 0)                                        */
#define RTCC_PRECNT_PRECNT_Msk            (0x7fffUL)                /*!< PRECNT (Bitfield-Mask: 0x7fff)                        */
/* ==========================================================  CNT  ========================================================== */
#define RTCC_CNT_CNT_Pos                  (0UL)                     /*!< CNT (Bit 0)                                           */
#define RTCC_CNT_CNT_Msk                  (0xffffffffUL)            /*!< CNT (Bitfield-Mask: 0xffffffff)                       */
/* ========================================================  COMBCNT  ======================================================== */
#define RTCC_COMBCNT_PRECNT_Pos           (0UL)                     /*!< PRECNT (Bit 0)                                        */
#define RTCC_COMBCNT_PRECNT_Msk           (0x7fffUL)                /*!< PRECNT (Bitfield-Mask: 0x7fff)                        */
#define RTCC_COMBCNT_CNTLSB_Pos           (15UL)                    /*!< CNTLSB (Bit 15)                                       */
#define RTCC_COMBCNT_CNTLSB_Msk           (0xffff8000UL)            /*!< CNTLSB (Bitfield-Mask: 0x1ffff)                       */
/* =========================================================  TIME  ========================================================== */
#define RTCC_TIME_SECU_Pos                (0UL)                     /*!< SECU (Bit 0)                                          */
#define RTCC_TIME_SECU_Msk                (0xfUL)                   /*!< SECU (Bitfield-Mask: 0x0f)                            */
#define RTCC_TIME_SECT_Pos                (4UL)                     /*!< SECT (Bit 4)                                          */
#define RTCC_TIME_SECT_Msk                (0x70UL)                  /*!< SECT (Bitfield-Mask: 0x07)                            */
#define RTCC_TIME_MINU_Pos                (8UL)                     /*!< MINU (Bit 8)                                          */
#define RTCC_TIME_MINU_Msk                (0xf00UL)                 /*!< MINU (Bitfield-Mask: 0x0f)                            */
#define RTCC_TIME_MINT_Pos                (12UL)                    /*!< MINT (Bit 12)                                         */
#define RTCC_TIME_MINT_Msk                (0x7000UL)                /*!< MINT (Bitfield-Mask: 0x07)                            */
#define RTCC_TIME_HOURU_Pos               (16UL)                    /*!< HOURU (Bit 16)                                        */
#define RTCC_TIME_HOURU_Msk               (0xf0000UL)               /*!< HOURU (Bitfield-Mask: 0x0f)                           */
#define RTCC_TIME_HOURT_Pos               (20UL)                    /*!< HOURT (Bit 20)                                        */
#define RTCC_TIME_HOURT_Msk               (0x300000UL)              /*!< HOURT (Bitfield-Mask: 0x03)                           */
/* =========================================================  DATE  ========================================================== */
#define RTCC_DATE_DAYOMU_Pos              (0UL)                     /*!< DAYOMU (Bit 0)                                        */
#define RTCC_DATE_DAYOMU_Msk              (0xfUL)                   /*!< DAYOMU (Bitfield-Mask: 0x0f)                          */
#define RTCC_DATE_DAYOMT_Pos              (4UL)                     /*!< DAYOMT (Bit 4)                                        */
#define RTCC_DATE_DAYOMT_Msk              (0x30UL)                  /*!< DAYOMT (Bitfield-Mask: 0x03)                          */
#define RTCC_DATE_MONTHU_Pos              (8UL)                     /*!< MONTHU (Bit 8)                                        */
#define RTCC_DATE_MONTHU_Msk              (0xf00UL)                 /*!< MONTHU (Bitfield-Mask: 0x0f)                          */
#define RTCC_DATE_MONTHT_Pos              (12UL)                    /*!< MONTHT (Bit 12)                                       */
#define RTCC_DATE_MONTHT_Msk              (0x1000UL)                /*!< MONTHT (Bitfield-Mask: 0x01)                          */
#define RTCC_DATE_YEARU_Pos               (16UL)                    /*!< YEARU (Bit 16)                                        */
#define RTCC_DATE_YEARU_Msk               (0xf0000UL)               /*!< YEARU (Bitfield-Mask: 0x0f)                           */
#define RTCC_DATE_YEART_Pos               (20UL)                    /*!< YEART (Bit 20)                                        */
#define RTCC_DATE_YEART_Msk               (0xf00000UL)              /*!< YEART (Bitfield-Mask: 0x0f)                           */
#define RTCC_DATE_DAYOW_Pos               (24UL)                    /*!< DAYOW (Bit 24)                                        */
#define RTCC_DATE_DAYOW_Msk               (0x7000000UL)             /*!< DAYOW (Bitfield-Mask: 0x07)                           */
/* ==========================================================  IF  =========================================================== */
#define RTCC_IF_OF_Pos                    (0UL)                     /*!< OF (Bit 0)                                            */
#define RTCC_IF_OF_Msk                    (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define RTCC_IF_CC0_Pos                   (1UL)                     /*!< CC0 (Bit 1)                                           */
#define RTCC_IF_CC0_Msk                   (0x2UL)                   /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define RTCC_IF_CC1_Pos                   (2UL)                     /*!< CC1 (Bit 2)                                           */
#define RTCC_IF_CC1_Msk                   (0x4UL)                   /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define RTCC_IF_CC2_Pos                   (3UL)                     /*!< CC2 (Bit 3)                                           */
#define RTCC_IF_CC2_Msk                   (0x8UL)                   /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define RTCC_IF_OSCFAIL_Pos               (4UL)                     /*!< OSCFAIL (Bit 4)                                       */
#define RTCC_IF_OSCFAIL_Msk               (0x10UL)                  /*!< OSCFAIL (Bitfield-Mask: 0x01)                         */
#define RTCC_IF_CNTTICK_Pos               (5UL)                     /*!< CNTTICK (Bit 5)                                       */
#define RTCC_IF_CNTTICK_Msk               (0x20UL)                  /*!< CNTTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IF_MINTICK_Pos               (6UL)                     /*!< MINTICK (Bit 6)                                       */
#define RTCC_IF_MINTICK_Msk               (0x40UL)                  /*!< MINTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IF_HOURTICK_Pos              (7UL)                     /*!< HOURTICK (Bit 7)                                      */
#define RTCC_IF_HOURTICK_Msk              (0x80UL)                  /*!< HOURTICK (Bitfield-Mask: 0x01)                        */
#define RTCC_IF_DAYTICK_Pos               (8UL)                     /*!< DAYTICK (Bit 8)                                       */
#define RTCC_IF_DAYTICK_Msk               (0x100UL)                 /*!< DAYTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IF_DAYOWOF_Pos               (9UL)                     /*!< DAYOWOF (Bit 9)                                       */
#define RTCC_IF_DAYOWOF_Msk               (0x200UL)                 /*!< DAYOWOF (Bitfield-Mask: 0x01)                         */
#define RTCC_IF_MONTHTICK_Pos             (10UL)                    /*!< MONTHTICK (Bit 10)                                    */
#define RTCC_IF_MONTHTICK_Msk             (0x400UL)                 /*!< MONTHTICK (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IFS  ========================================================== */
#define RTCC_IFS_OF_Pos                   (0UL)                     /*!< OF (Bit 0)                                            */
#define RTCC_IFS_OF_Msk                   (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define RTCC_IFS_CC0_Pos                  (1UL)                     /*!< CC0 (Bit 1)                                           */
#define RTCC_IFS_CC0_Msk                  (0x2UL)                   /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define RTCC_IFS_CC1_Pos                  (2UL)                     /*!< CC1 (Bit 2)                                           */
#define RTCC_IFS_CC1_Msk                  (0x4UL)                   /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define RTCC_IFS_CC2_Pos                  (3UL)                     /*!< CC2 (Bit 3)                                           */
#define RTCC_IFS_CC2_Msk                  (0x8UL)                   /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define RTCC_IFS_OSCFAIL_Pos              (4UL)                     /*!< OSCFAIL (Bit 4)                                       */
#define RTCC_IFS_OSCFAIL_Msk              (0x10UL)                  /*!< OSCFAIL (Bitfield-Mask: 0x01)                         */
#define RTCC_IFS_CNTTICK_Pos              (5UL)                     /*!< CNTTICK (Bit 5)                                       */
#define RTCC_IFS_CNTTICK_Msk              (0x20UL)                  /*!< CNTTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IFS_MINTICK_Pos              (6UL)                     /*!< MINTICK (Bit 6)                                       */
#define RTCC_IFS_MINTICK_Msk              (0x40UL)                  /*!< MINTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IFS_HOURTICK_Pos             (7UL)                     /*!< HOURTICK (Bit 7)                                      */
#define RTCC_IFS_HOURTICK_Msk             (0x80UL)                  /*!< HOURTICK (Bitfield-Mask: 0x01)                        */
#define RTCC_IFS_DAYTICK_Pos              (8UL)                     /*!< DAYTICK (Bit 8)                                       */
#define RTCC_IFS_DAYTICK_Msk              (0x100UL)                 /*!< DAYTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IFS_DAYOWOF_Pos              (9UL)                     /*!< DAYOWOF (Bit 9)                                       */
#define RTCC_IFS_DAYOWOF_Msk              (0x200UL)                 /*!< DAYOWOF (Bitfield-Mask: 0x01)                         */
#define RTCC_IFS_MONTHTICK_Pos            (10UL)                    /*!< MONTHTICK (Bit 10)                                    */
#define RTCC_IFS_MONTHTICK_Msk            (0x400UL)                 /*!< MONTHTICK (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IFC  ========================================================== */
#define RTCC_IFC_OF_Pos                   (0UL)                     /*!< OF (Bit 0)                                            */
#define RTCC_IFC_OF_Msk                   (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define RTCC_IFC_CC0_Pos                  (1UL)                     /*!< CC0 (Bit 1)                                           */
#define RTCC_IFC_CC0_Msk                  (0x2UL)                   /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define RTCC_IFC_CC1_Pos                  (2UL)                     /*!< CC1 (Bit 2)                                           */
#define RTCC_IFC_CC1_Msk                  (0x4UL)                   /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define RTCC_IFC_CC2_Pos                  (3UL)                     /*!< CC2 (Bit 3)                                           */
#define RTCC_IFC_CC2_Msk                  (0x8UL)                   /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define RTCC_IFC_OSCFAIL_Pos              (4UL)                     /*!< OSCFAIL (Bit 4)                                       */
#define RTCC_IFC_OSCFAIL_Msk              (0x10UL)                  /*!< OSCFAIL (Bitfield-Mask: 0x01)                         */
#define RTCC_IFC_CNTTICK_Pos              (5UL)                     /*!< CNTTICK (Bit 5)                                       */
#define RTCC_IFC_CNTTICK_Msk              (0x20UL)                  /*!< CNTTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IFC_MINTICK_Pos              (6UL)                     /*!< MINTICK (Bit 6)                                       */
#define RTCC_IFC_MINTICK_Msk              (0x40UL)                  /*!< MINTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IFC_HOURTICK_Pos             (7UL)                     /*!< HOURTICK (Bit 7)                                      */
#define RTCC_IFC_HOURTICK_Msk             (0x80UL)                  /*!< HOURTICK (Bitfield-Mask: 0x01)                        */
#define RTCC_IFC_DAYTICK_Pos              (8UL)                     /*!< DAYTICK (Bit 8)                                       */
#define RTCC_IFC_DAYTICK_Msk              (0x100UL)                 /*!< DAYTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IFC_DAYOWOF_Pos              (9UL)                     /*!< DAYOWOF (Bit 9)                                       */
#define RTCC_IFC_DAYOWOF_Msk              (0x200UL)                 /*!< DAYOWOF (Bitfield-Mask: 0x01)                         */
#define RTCC_IFC_MONTHTICK_Pos            (10UL)                    /*!< MONTHTICK (Bit 10)                                    */
#define RTCC_IFC_MONTHTICK_Msk            (0x400UL)                 /*!< MONTHTICK (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IEN  ========================================================== */
#define RTCC_IEN_OF_Pos                   (0UL)                     /*!< OF (Bit 0)                                            */
#define RTCC_IEN_OF_Msk                   (0x1UL)                   /*!< OF (Bitfield-Mask: 0x01)                              */
#define RTCC_IEN_CC0_Pos                  (1UL)                     /*!< CC0 (Bit 1)                                           */
#define RTCC_IEN_CC0_Msk                  (0x2UL)                   /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define RTCC_IEN_CC1_Pos                  (2UL)                     /*!< CC1 (Bit 2)                                           */
#define RTCC_IEN_CC1_Msk                  (0x4UL)                   /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define RTCC_IEN_CC2_Pos                  (3UL)                     /*!< CC2 (Bit 3)                                           */
#define RTCC_IEN_CC2_Msk                  (0x8UL)                   /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define RTCC_IEN_OSCFAIL_Pos              (4UL)                     /*!< OSCFAIL (Bit 4)                                       */
#define RTCC_IEN_OSCFAIL_Msk              (0x10UL)                  /*!< OSCFAIL (Bitfield-Mask: 0x01)                         */
#define RTCC_IEN_CNTTICK_Pos              (5UL)                     /*!< CNTTICK (Bit 5)                                       */
#define RTCC_IEN_CNTTICK_Msk              (0x20UL)                  /*!< CNTTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IEN_MINTICK_Pos              (6UL)                     /*!< MINTICK (Bit 6)                                       */
#define RTCC_IEN_MINTICK_Msk              (0x40UL)                  /*!< MINTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IEN_HOURTICK_Pos             (7UL)                     /*!< HOURTICK (Bit 7)                                      */
#define RTCC_IEN_HOURTICK_Msk             (0x80UL)                  /*!< HOURTICK (Bitfield-Mask: 0x01)                        */
#define RTCC_IEN_DAYTICK_Pos              (8UL)                     /*!< DAYTICK (Bit 8)                                       */
#define RTCC_IEN_DAYTICK_Msk              (0x100UL)                 /*!< DAYTICK (Bitfield-Mask: 0x01)                         */
#define RTCC_IEN_DAYOWOF_Pos              (9UL)                     /*!< DAYOWOF (Bit 9)                                       */
#define RTCC_IEN_DAYOWOF_Msk              (0x200UL)                 /*!< DAYOWOF (Bitfield-Mask: 0x01)                         */
#define RTCC_IEN_MONTHTICK_Pos            (10UL)                    /*!< MONTHTICK (Bit 10)                                    */
#define RTCC_IEN_MONTHTICK_Msk            (0x400UL)                 /*!< MONTHTICK (Bitfield-Mask: 0x01)                       */
/* ========================================================  STATUS  ========================================================= */
/* ==========================================================  CMD  ========================================================== */
#define RTCC_CMD_CLRSTATUS_Pos            (0UL)                     /*!< CLRSTATUS (Bit 0)                                     */
#define RTCC_CMD_CLRSTATUS_Msk            (0x1UL)                   /*!< CLRSTATUS (Bitfield-Mask: 0x01)                       */
/* =======================================================  SYNCBUSY  ======================================================== */
#define RTCC_SYNCBUSY_CMD_Pos             (5UL)                     /*!< CMD (Bit 5)                                           */
#define RTCC_SYNCBUSY_CMD_Msk             (0x20UL)                  /*!< CMD (Bitfield-Mask: 0x01)                             */
/* =======================================================  POWERDOWN  ======================================================= */
#define RTCC_POWERDOWN_RAM_Pos            (0UL)                     /*!< RAM (Bit 0)                                           */
#define RTCC_POWERDOWN_RAM_Msk            (0x1UL)                   /*!< RAM (Bitfield-Mask: 0x01)                             */
/* =========================================================  LOCK  ========================================================== */
#define RTCC_LOCK_LOCKKEY_Pos             (0UL)                     /*!< LOCKKEY (Bit 0)                                       */
#define RTCC_LOCK_LOCKKEY_Msk             (0xffffUL)                /*!< LOCKKEY (Bitfield-Mask: 0xffff)                       */
/* ========================================================  EM4WUEN  ======================================================== */
#define RTCC_EM4WUEN_EM4WU_Pos            (0UL)                     /*!< EM4WU (Bit 0)                                         */
#define RTCC_EM4WUEN_EM4WU_Msk            (0x1UL)                   /*!< EM4WU (Bitfield-Mask: 0x01)                           */
/* =======================================================  CC0_CTRL  ======================================================== */
#define RTCC_CC0_CTRL_MODE_Pos            (0UL)                     /*!< MODE (Bit 0)                                          */
#define RTCC_CC0_CTRL_MODE_Msk            (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define RTCC_CC0_CTRL_CMOA_Pos            (2UL)                     /*!< CMOA (Bit 2)                                          */
#define RTCC_CC0_CTRL_CMOA_Msk            (0xcUL)                   /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define RTCC_CC0_CTRL_ICEDGE_Pos          (4UL)                     /*!< ICEDGE (Bit 4)                                        */
#define RTCC_CC0_CTRL_ICEDGE_Msk          (0x30UL)                  /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define RTCC_CC0_CTRL_PRSSEL_Pos          (6UL)                     /*!< PRSSEL (Bit 6)                                        */
#define RTCC_CC0_CTRL_PRSSEL_Msk          (0x3c0UL)                 /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define RTCC_CC0_CTRL_COMPBASE_Pos        (11UL)                    /*!< COMPBASE (Bit 11)                                     */
#define RTCC_CC0_CTRL_COMPBASE_Msk        (0x800UL)                 /*!< COMPBASE (Bitfield-Mask: 0x01)                        */
#define RTCC_CC0_CTRL_COMPMASK_Pos        (12UL)                    /*!< COMPMASK (Bit 12)                                     */
#define RTCC_CC0_CTRL_COMPMASK_Msk        (0x1f000UL)               /*!< COMPMASK (Bitfield-Mask: 0x1f)                        */
#define RTCC_CC0_CTRL_DAYCC_Pos           (17UL)                    /*!< DAYCC (Bit 17)                                        */
#define RTCC_CC0_CTRL_DAYCC_Msk           (0x20000UL)               /*!< DAYCC (Bitfield-Mask: 0x01)                           */
/* ========================================================  CC0_CCV  ======================================================== */
#define RTCC_CC0_CCV_CCV_Pos              (0UL)                     /*!< CCV (Bit 0)                                           */
#define RTCC_CC0_CCV_CCV_Msk              (0xffffffffUL)            /*!< CCV (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  CC0_TIME  ======================================================== */
#define RTCC_CC0_TIME_SECU_Pos            (0UL)                     /*!< SECU (Bit 0)                                          */
#define RTCC_CC0_TIME_SECU_Msk            (0xfUL)                   /*!< SECU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC0_TIME_SECT_Pos            (4UL)                     /*!< SECT (Bit 4)                                          */
#define RTCC_CC0_TIME_SECT_Msk            (0x70UL)                  /*!< SECT (Bitfield-Mask: 0x07)                            */
#define RTCC_CC0_TIME_MINU_Pos            (8UL)                     /*!< MINU (Bit 8)                                          */
#define RTCC_CC0_TIME_MINU_Msk            (0xf00UL)                 /*!< MINU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC0_TIME_MINT_Pos            (12UL)                    /*!< MINT (Bit 12)                                         */
#define RTCC_CC0_TIME_MINT_Msk            (0x7000UL)                /*!< MINT (Bitfield-Mask: 0x07)                            */
#define RTCC_CC0_TIME_HOURU_Pos           (16UL)                    /*!< HOURU (Bit 16)                                        */
#define RTCC_CC0_TIME_HOURU_Msk           (0xf0000UL)               /*!< HOURU (Bitfield-Mask: 0x0f)                           */
#define RTCC_CC0_TIME_HOURT_Pos           (20UL)                    /*!< HOURT (Bit 20)                                        */
#define RTCC_CC0_TIME_HOURT_Msk           (0x300000UL)              /*!< HOURT (Bitfield-Mask: 0x03)                           */
/* =======================================================  CC0_DATE  ======================================================== */
#define RTCC_CC0_DATE_DAYU_Pos            (0UL)                     /*!< DAYU (Bit 0)                                          */
#define RTCC_CC0_DATE_DAYU_Msk            (0xfUL)                   /*!< DAYU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC0_DATE_DAYT_Pos            (4UL)                     /*!< DAYT (Bit 4)                                          */
#define RTCC_CC0_DATE_DAYT_Msk            (0x30UL)                  /*!< DAYT (Bitfield-Mask: 0x03)                            */
#define RTCC_CC0_DATE_MONTHU_Pos          (8UL)                     /*!< MONTHU (Bit 8)                                        */
#define RTCC_CC0_DATE_MONTHU_Msk          (0xf00UL)                 /*!< MONTHU (Bitfield-Mask: 0x0f)                          */
#define RTCC_CC0_DATE_MONTHT_Pos          (12UL)                    /*!< MONTHT (Bit 12)                                       */
#define RTCC_CC0_DATE_MONTHT_Msk          (0x1000UL)                /*!< MONTHT (Bitfield-Mask: 0x01)                          */
/* =======================================================  CC1_CTRL  ======================================================== */
#define RTCC_CC1_CTRL_MODE_Pos            (0UL)                     /*!< MODE (Bit 0)                                          */
#define RTCC_CC1_CTRL_MODE_Msk            (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define RTCC_CC1_CTRL_CMOA_Pos            (2UL)                     /*!< CMOA (Bit 2)                                          */
#define RTCC_CC1_CTRL_CMOA_Msk            (0xcUL)                   /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define RTCC_CC1_CTRL_ICEDGE_Pos          (4UL)                     /*!< ICEDGE (Bit 4)                                        */
#define RTCC_CC1_CTRL_ICEDGE_Msk          (0x30UL)                  /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define RTCC_CC1_CTRL_PRSSEL_Pos          (6UL)                     /*!< PRSSEL (Bit 6)                                        */
#define RTCC_CC1_CTRL_PRSSEL_Msk          (0x3c0UL)                 /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define RTCC_CC1_CTRL_COMPBASE_Pos        (11UL)                    /*!< COMPBASE (Bit 11)                                     */
#define RTCC_CC1_CTRL_COMPBASE_Msk        (0x800UL)                 /*!< COMPBASE (Bitfield-Mask: 0x01)                        */
#define RTCC_CC1_CTRL_COMPMASK_Pos        (12UL)                    /*!< COMPMASK (Bit 12)                                     */
#define RTCC_CC1_CTRL_COMPMASK_Msk        (0x1f000UL)               /*!< COMPMASK (Bitfield-Mask: 0x1f)                        */
#define RTCC_CC1_CTRL_DAYCC_Pos           (17UL)                    /*!< DAYCC (Bit 17)                                        */
#define RTCC_CC1_CTRL_DAYCC_Msk           (0x20000UL)               /*!< DAYCC (Bitfield-Mask: 0x01)                           */
/* ========================================================  CC1_CCV  ======================================================== */
#define RTCC_CC1_CCV_CCV_Pos              (0UL)                     /*!< CCV (Bit 0)                                           */
#define RTCC_CC1_CCV_CCV_Msk              (0xffffffffUL)            /*!< CCV (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  CC1_TIME  ======================================================== */
#define RTCC_CC1_TIME_SECU_Pos            (0UL)                     /*!< SECU (Bit 0)                                          */
#define RTCC_CC1_TIME_SECU_Msk            (0xfUL)                   /*!< SECU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC1_TIME_SECT_Pos            (4UL)                     /*!< SECT (Bit 4)                                          */
#define RTCC_CC1_TIME_SECT_Msk            (0x70UL)                  /*!< SECT (Bitfield-Mask: 0x07)                            */
#define RTCC_CC1_TIME_MINU_Pos            (8UL)                     /*!< MINU (Bit 8)                                          */
#define RTCC_CC1_TIME_MINU_Msk            (0xf00UL)                 /*!< MINU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC1_TIME_MINT_Pos            (12UL)                    /*!< MINT (Bit 12)                                         */
#define RTCC_CC1_TIME_MINT_Msk            (0x7000UL)                /*!< MINT (Bitfield-Mask: 0x07)                            */
#define RTCC_CC1_TIME_HOURU_Pos           (16UL)                    /*!< HOURU (Bit 16)                                        */
#define RTCC_CC1_TIME_HOURU_Msk           (0xf0000UL)               /*!< HOURU (Bitfield-Mask: 0x0f)                           */
#define RTCC_CC1_TIME_HOURT_Pos           (20UL)                    /*!< HOURT (Bit 20)                                        */
#define RTCC_CC1_TIME_HOURT_Msk           (0x300000UL)              /*!< HOURT (Bitfield-Mask: 0x03)                           */
/* =======================================================  CC1_DATE  ======================================================== */
#define RTCC_CC1_DATE_DAYU_Pos            (0UL)                     /*!< DAYU (Bit 0)                                          */
#define RTCC_CC1_DATE_DAYU_Msk            (0xfUL)                   /*!< DAYU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC1_DATE_DAYT_Pos            (4UL)                     /*!< DAYT (Bit 4)                                          */
#define RTCC_CC1_DATE_DAYT_Msk            (0x30UL)                  /*!< DAYT (Bitfield-Mask: 0x03)                            */
#define RTCC_CC1_DATE_MONTHU_Pos          (8UL)                     /*!< MONTHU (Bit 8)                                        */
#define RTCC_CC1_DATE_MONTHU_Msk          (0xf00UL)                 /*!< MONTHU (Bitfield-Mask: 0x0f)                          */
#define RTCC_CC1_DATE_MONTHT_Pos          (12UL)                    /*!< MONTHT (Bit 12)                                       */
#define RTCC_CC1_DATE_MONTHT_Msk          (0x1000UL)                /*!< MONTHT (Bitfield-Mask: 0x01)                          */
/* =======================================================  CC2_CTRL  ======================================================== */
#define RTCC_CC2_CTRL_MODE_Pos            (0UL)                     /*!< MODE (Bit 0)                                          */
#define RTCC_CC2_CTRL_MODE_Msk            (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define RTCC_CC2_CTRL_CMOA_Pos            (2UL)                     /*!< CMOA (Bit 2)                                          */
#define RTCC_CC2_CTRL_CMOA_Msk            (0xcUL)                   /*!< CMOA (Bitfield-Mask: 0x03)                            */
#define RTCC_CC2_CTRL_ICEDGE_Pos          (4UL)                     /*!< ICEDGE (Bit 4)                                        */
#define RTCC_CC2_CTRL_ICEDGE_Msk          (0x30UL)                  /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
#define RTCC_CC2_CTRL_PRSSEL_Pos          (6UL)                     /*!< PRSSEL (Bit 6)                                        */
#define RTCC_CC2_CTRL_PRSSEL_Msk          (0x3c0UL)                 /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define RTCC_CC2_CTRL_COMPBASE_Pos        (11UL)                    /*!< COMPBASE (Bit 11)                                     */
#define RTCC_CC2_CTRL_COMPBASE_Msk        (0x800UL)                 /*!< COMPBASE (Bitfield-Mask: 0x01)                        */
#define RTCC_CC2_CTRL_COMPMASK_Pos        (12UL)                    /*!< COMPMASK (Bit 12)                                     */
#define RTCC_CC2_CTRL_COMPMASK_Msk        (0x1f000UL)               /*!< COMPMASK (Bitfield-Mask: 0x1f)                        */
#define RTCC_CC2_CTRL_DAYCC_Pos           (17UL)                    /*!< DAYCC (Bit 17)                                        */
#define RTCC_CC2_CTRL_DAYCC_Msk           (0x20000UL)               /*!< DAYCC (Bitfield-Mask: 0x01)                           */
/* ========================================================  CC2_CCV  ======================================================== */
#define RTCC_CC2_CCV_CCV_Pos              (0UL)                     /*!< CCV (Bit 0)                                           */
#define RTCC_CC2_CCV_CCV_Msk              (0xffffffffUL)            /*!< CCV (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  CC2_TIME  ======================================================== */
#define RTCC_CC2_TIME_SECU_Pos            (0UL)                     /*!< SECU (Bit 0)                                          */
#define RTCC_CC2_TIME_SECU_Msk            (0xfUL)                   /*!< SECU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC2_TIME_SECT_Pos            (4UL)                     /*!< SECT (Bit 4)                                          */
#define RTCC_CC2_TIME_SECT_Msk            (0x70UL)                  /*!< SECT (Bitfield-Mask: 0x07)                            */
#define RTCC_CC2_TIME_MINU_Pos            (8UL)                     /*!< MINU (Bit 8)                                          */
#define RTCC_CC2_TIME_MINU_Msk            (0xf00UL)                 /*!< MINU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC2_TIME_MINT_Pos            (12UL)                    /*!< MINT (Bit 12)                                         */
#define RTCC_CC2_TIME_MINT_Msk            (0x7000UL)                /*!< MINT (Bitfield-Mask: 0x07)                            */
#define RTCC_CC2_TIME_HOURU_Pos           (16UL)                    /*!< HOURU (Bit 16)                                        */
#define RTCC_CC2_TIME_HOURU_Msk           (0xf0000UL)               /*!< HOURU (Bitfield-Mask: 0x0f)                           */
#define RTCC_CC2_TIME_HOURT_Pos           (20UL)                    /*!< HOURT (Bit 20)                                        */
#define RTCC_CC2_TIME_HOURT_Msk           (0x300000UL)              /*!< HOURT (Bitfield-Mask: 0x03)                           */
/* =======================================================  CC2_DATE  ======================================================== */
#define RTCC_CC2_DATE_DAYU_Pos            (0UL)                     /*!< DAYU (Bit 0)                                          */
#define RTCC_CC2_DATE_DAYU_Msk            (0xfUL)                   /*!< DAYU (Bitfield-Mask: 0x0f)                            */
#define RTCC_CC2_DATE_DAYT_Pos            (4UL)                     /*!< DAYT (Bit 4)                                          */
#define RTCC_CC2_DATE_DAYT_Msk            (0x30UL)                  /*!< DAYT (Bitfield-Mask: 0x03)                            */
#define RTCC_CC2_DATE_MONTHU_Pos          (8UL)                     /*!< MONTHU (Bit 8)                                        */
#define RTCC_CC2_DATE_MONTHU_Msk          (0xf00UL)                 /*!< MONTHU (Bitfield-Mask: 0x0f)                          */
#define RTCC_CC2_DATE_MONTHT_Pos          (12UL)                    /*!< MONTHT (Bit 12)                                       */
#define RTCC_CC2_DATE_MONTHT_Msk          (0x1000UL)                /*!< MONTHT (Bitfield-Mask: 0x01)                          */
/* =======================================================  RET0_REG  ======================================================== */
#define RTCC_RET0_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET0_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET1_REG  ======================================================== */
#define RTCC_RET1_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET1_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET2_REG  ======================================================== */
#define RTCC_RET2_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET2_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET3_REG  ======================================================== */
#define RTCC_RET3_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET3_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET4_REG  ======================================================== */
#define RTCC_RET4_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET4_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET5_REG  ======================================================== */
#define RTCC_RET5_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET5_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET6_REG  ======================================================== */
#define RTCC_RET6_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET6_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET7_REG  ======================================================== */
#define RTCC_RET7_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET7_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET8_REG  ======================================================== */
#define RTCC_RET8_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET8_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET9_REG  ======================================================== */
#define RTCC_RET9_REG_REG_Pos             (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET9_REG_REG_Msk             (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET10_REG  ======================================================= */
#define RTCC_RET10_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET10_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET11_REG  ======================================================= */
#define RTCC_RET11_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET11_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET12_REG  ======================================================= */
#define RTCC_RET12_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET12_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET13_REG  ======================================================= */
#define RTCC_RET13_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET13_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET14_REG  ======================================================= */
#define RTCC_RET14_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET14_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET15_REG  ======================================================= */
#define RTCC_RET15_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET15_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET16_REG  ======================================================= */
#define RTCC_RET16_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET16_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET17_REG  ======================================================= */
#define RTCC_RET17_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET17_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET18_REG  ======================================================= */
#define RTCC_RET18_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET18_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET19_REG  ======================================================= */
#define RTCC_RET19_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET19_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET20_REG  ======================================================= */
#define RTCC_RET20_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET20_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET21_REG  ======================================================= */
#define RTCC_RET21_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET21_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET22_REG  ======================================================= */
#define RTCC_RET22_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET22_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET23_REG  ======================================================= */
#define RTCC_RET23_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET23_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET24_REG  ======================================================= */
#define RTCC_RET24_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET24_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET25_REG  ======================================================= */
#define RTCC_RET25_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET25_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET26_REG  ======================================================= */
#define RTCC_RET26_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET26_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET27_REG  ======================================================= */
#define RTCC_RET27_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET27_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET28_REG  ======================================================= */
#define RTCC_RET28_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET28_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET29_REG  ======================================================= */
#define RTCC_RET29_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET29_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET30_REG  ======================================================= */
#define RTCC_RET30_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET30_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */
/* =======================================================  RET31_REG  ======================================================= */
#define RTCC_RET31_REG_REG_Pos            (0UL)                     /*!< REG (Bit 0)                                           */
#define RTCC_RET31_REG_REG_Msk            (0xffffffffUL)            /*!< REG (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           WDOG0                                           ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define WDOG0_CTRL_EN_Pos                 (0UL)                     /*!< EN (Bit 0)                                            */
#define WDOG0_CTRL_EN_Msk                 (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define WDOG0_CTRL_DEBUGRUN_Pos           (1UL)                     /*!< DEBUGRUN (Bit 1)                                      */
#define WDOG0_CTRL_DEBUGRUN_Msk           (0x2UL)                   /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
#define WDOG0_CTRL_EM2RUN_Pos             (2UL)                     /*!< EM2RUN (Bit 2)                                        */
#define WDOG0_CTRL_EM2RUN_Msk             (0x4UL)                   /*!< EM2RUN (Bitfield-Mask: 0x01)                          */
#define WDOG0_CTRL_EM3RUN_Pos             (3UL)                     /*!< EM3RUN (Bit 3)                                        */
#define WDOG0_CTRL_EM3RUN_Msk             (0x8UL)                   /*!< EM3RUN (Bitfield-Mask: 0x01)                          */
#define WDOG0_CTRL_LOCK_Pos               (4UL)                     /*!< LOCK (Bit 4)                                          */
#define WDOG0_CTRL_LOCK_Msk               (0x10UL)                  /*!< LOCK (Bitfield-Mask: 0x01)                            */
#define WDOG0_CTRL_EM4BLOCK_Pos           (5UL)                     /*!< EM4BLOCK (Bit 5)                                      */
#define WDOG0_CTRL_EM4BLOCK_Msk           (0x20UL)                  /*!< EM4BLOCK (Bitfield-Mask: 0x01)                        */
#define WDOG0_CTRL_SWOSCBLOCK_Pos         (6UL)                     /*!< SWOSCBLOCK (Bit 6)                                    */
#define WDOG0_CTRL_SWOSCBLOCK_Msk         (0x40UL)                  /*!< SWOSCBLOCK (Bitfield-Mask: 0x01)                      */
#define WDOG0_CTRL_PERSEL_Pos             (8UL)                     /*!< PERSEL (Bit 8)                                        */
#define WDOG0_CTRL_PERSEL_Msk             (0xf00UL)                 /*!< PERSEL (Bitfield-Mask: 0x0f)                          */
#define WDOG0_CTRL_CLKSEL_Pos             (12UL)                    /*!< CLKSEL (Bit 12)                                       */
#define WDOG0_CTRL_CLKSEL_Msk             (0x3000UL)                /*!< CLKSEL (Bitfield-Mask: 0x03)                          */
#define WDOG0_CTRL_WARNSEL_Pos            (16UL)                    /*!< WARNSEL (Bit 16)                                      */
#define WDOG0_CTRL_WARNSEL_Msk            (0x30000UL)               /*!< WARNSEL (Bitfield-Mask: 0x03)                         */
#define WDOG0_CTRL_WINSEL_Pos             (24UL)                    /*!< WINSEL (Bit 24)                                       */
#define WDOG0_CTRL_WINSEL_Msk             (0x7000000UL)             /*!< WINSEL (Bitfield-Mask: 0x07)                          */
#define WDOG0_CTRL_CLRSRC_Pos             (30UL)                    /*!< CLRSRC (Bit 30)                                       */
#define WDOG0_CTRL_CLRSRC_Msk             (0x40000000UL)            /*!< CLRSRC (Bitfield-Mask: 0x01)                          */
#define WDOG0_CTRL_WDOGRSTDIS_Pos         (31UL)                    /*!< WDOGRSTDIS (Bit 31)                                   */
#define WDOG0_CTRL_WDOGRSTDIS_Msk         (0x80000000UL)            /*!< WDOGRSTDIS (Bitfield-Mask: 0x01)                      */
/* ==========================================================  CMD  ========================================================== */
#define WDOG0_CMD_CLEAR_Pos               (0UL)                     /*!< CLEAR (Bit 0)                                         */
#define WDOG0_CMD_CLEAR_Msk               (0x1UL)                   /*!< CLEAR (Bitfield-Mask: 0x01)                           */
/* =======================================================  SYNCBUSY  ======================================================== */
#define WDOG0_SYNCBUSY_CTRL_Pos           (0UL)                     /*!< CTRL (Bit 0)                                          */
#define WDOG0_SYNCBUSY_CTRL_Msk           (0x1UL)                   /*!< CTRL (Bitfield-Mask: 0x01)                            */
#define WDOG0_SYNCBUSY_CMD_Pos            (1UL)                     /*!< CMD (Bit 1)                                           */
#define WDOG0_SYNCBUSY_CMD_Msk            (0x2UL)                   /*!< CMD (Bitfield-Mask: 0x01)                             */
#define WDOG0_SYNCBUSY_PCH0_PRSCTRL_Pos   (2UL)                     /*!< PCH0_PRSCTRL (Bit 2)                                  */
#define WDOG0_SYNCBUSY_PCH0_PRSCTRL_Msk   (0x4UL)                   /*!< PCH0_PRSCTRL (Bitfield-Mask: 0x01)                    */
#define WDOG0_SYNCBUSY_PCH1_PRSCTRL_Pos   (3UL)                     /*!< PCH1_PRSCTRL (Bit 3)                                  */
#define WDOG0_SYNCBUSY_PCH1_PRSCTRL_Msk   (0x8UL)                   /*!< PCH1_PRSCTRL (Bitfield-Mask: 0x01)                    */
/* =====================================================  PCH0_PRSCTRL  ====================================================== */
#define WDOG0_PCH0_PRSCTRL_PRSSEL_Pos     (0UL)                     /*!< PRSSEL (Bit 0)                                        */
#define WDOG0_PCH0_PRSCTRL_PRSSEL_Msk     (0xfUL)                   /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define WDOG0_PCH0_PRSCTRL_PRSMISSRSTEN_Pos (8UL)                   /*!< PRSMISSRSTEN (Bit 8)                                  */
#define WDOG0_PCH0_PRSCTRL_PRSMISSRSTEN_Msk (0x100UL)               /*!< PRSMISSRSTEN (Bitfield-Mask: 0x01)                    */
/* =====================================================  PCH1_PRSCTRL  ====================================================== */
#define WDOG0_PCH1_PRSCTRL_PRSSEL_Pos     (0UL)                     /*!< PRSSEL (Bit 0)                                        */
#define WDOG0_PCH1_PRSCTRL_PRSSEL_Msk     (0xfUL)                   /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define WDOG0_PCH1_PRSCTRL_PRSMISSRSTEN_Pos (8UL)                   /*!< PRSMISSRSTEN (Bit 8)                                  */
#define WDOG0_PCH1_PRSCTRL_PRSMISSRSTEN_Msk (0x100UL)               /*!< PRSMISSRSTEN (Bitfield-Mask: 0x01)                    */
/* ==========================================================  IF  =========================================================== */
#define WDOG0_IF_TOUT_Pos                 (0UL)                     /*!< TOUT (Bit 0)                                          */
#define WDOG0_IF_TOUT_Msk                 (0x1UL)                   /*!< TOUT (Bitfield-Mask: 0x01)                            */
#define WDOG0_IF_WARN_Pos                 (1UL)                     /*!< WARN (Bit 1)                                          */
#define WDOG0_IF_WARN_Msk                 (0x2UL)                   /*!< WARN (Bitfield-Mask: 0x01)                            */
#define WDOG0_IF_WIN_Pos                  (2UL)                     /*!< WIN (Bit 2)                                           */
#define WDOG0_IF_WIN_Msk                  (0x4UL)                   /*!< WIN (Bitfield-Mask: 0x01)                             */
#define WDOG0_IF_PEM0_Pos                 (3UL)                     /*!< PEM0 (Bit 3)                                          */
#define WDOG0_IF_PEM0_Msk                 (0x8UL)                   /*!< PEM0 (Bitfield-Mask: 0x01)                            */
#define WDOG0_IF_PEM1_Pos                 (4UL)                     /*!< PEM1 (Bit 4)                                          */
#define WDOG0_IF_PEM1_Msk                 (0x10UL)                  /*!< PEM1 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IFS  ========================================================== */
#define WDOG0_IFS_TOUT_Pos                (0UL)                     /*!< TOUT (Bit 0)                                          */
#define WDOG0_IFS_TOUT_Msk                (0x1UL)                   /*!< TOUT (Bitfield-Mask: 0x01)                            */
#define WDOG0_IFS_WARN_Pos                (1UL)                     /*!< WARN (Bit 1)                                          */
#define WDOG0_IFS_WARN_Msk                (0x2UL)                   /*!< WARN (Bitfield-Mask: 0x01)                            */
#define WDOG0_IFS_WIN_Pos                 (2UL)                     /*!< WIN (Bit 2)                                           */
#define WDOG0_IFS_WIN_Msk                 (0x4UL)                   /*!< WIN (Bitfield-Mask: 0x01)                             */
#define WDOG0_IFS_PEM0_Pos                (3UL)                     /*!< PEM0 (Bit 3)                                          */
#define WDOG0_IFS_PEM0_Msk                (0x8UL)                   /*!< PEM0 (Bitfield-Mask: 0x01)                            */
#define WDOG0_IFS_PEM1_Pos                (4UL)                     /*!< PEM1 (Bit 4)                                          */
#define WDOG0_IFS_PEM1_Msk                (0x10UL)                  /*!< PEM1 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IFC  ========================================================== */
#define WDOG0_IFC_TOUT_Pos                (0UL)                     /*!< TOUT (Bit 0)                                          */
#define WDOG0_IFC_TOUT_Msk                (0x1UL)                   /*!< TOUT (Bitfield-Mask: 0x01)                            */
#define WDOG0_IFC_WARN_Pos                (1UL)                     /*!< WARN (Bit 1)                                          */
#define WDOG0_IFC_WARN_Msk                (0x2UL)                   /*!< WARN (Bitfield-Mask: 0x01)                            */
#define WDOG0_IFC_WIN_Pos                 (2UL)                     /*!< WIN (Bit 2)                                           */
#define WDOG0_IFC_WIN_Msk                 (0x4UL)                   /*!< WIN (Bitfield-Mask: 0x01)                             */
#define WDOG0_IFC_PEM0_Pos                (3UL)                     /*!< PEM0 (Bit 3)                                          */
#define WDOG0_IFC_PEM0_Msk                (0x8UL)                   /*!< PEM0 (Bitfield-Mask: 0x01)                            */
#define WDOG0_IFC_PEM1_Pos                (4UL)                     /*!< PEM1 (Bit 4)                                          */
#define WDOG0_IFC_PEM1_Msk                (0x10UL)                  /*!< PEM1 (Bitfield-Mask: 0x01)                            */
/* ==========================================================  IEN  ========================================================== */
#define WDOG0_IEN_TOUT_Pos                (0UL)                     /*!< TOUT (Bit 0)                                          */
#define WDOG0_IEN_TOUT_Msk                (0x1UL)                   /*!< TOUT (Bitfield-Mask: 0x01)                            */
#define WDOG0_IEN_WARN_Pos                (1UL)                     /*!< WARN (Bit 1)                                          */
#define WDOG0_IEN_WARN_Msk                (0x2UL)                   /*!< WARN (Bitfield-Mask: 0x01)                            */
#define WDOG0_IEN_WIN_Pos                 (2UL)                     /*!< WIN (Bit 2)                                           */
#define WDOG0_IEN_WIN_Msk                 (0x4UL)                   /*!< WIN (Bitfield-Mask: 0x01)                             */
#define WDOG0_IEN_PEM0_Pos                (3UL)                     /*!< PEM0 (Bit 3)                                          */
#define WDOG0_IEN_PEM0_Msk                (0x8UL)                   /*!< PEM0 (Bitfield-Mask: 0x01)                            */
#define WDOG0_IEN_PEM1_Pos                (4UL)                     /*!< PEM1 (Bit 4)                                          */
#define WDOG0_IEN_PEM1_Msk                (0x10UL)                  /*!< PEM1 (Bitfield-Mask: 0x01)                            */


/* =========================================================================================================================== */
/* ================                                            AGC                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  STATUS0  ======================================================== */
#define AGC_STATUS0_GAININDEX_Pos         (0UL)                     /*!< GAININDEX (Bit 0)                                     */
#define AGC_STATUS0_GAININDEX_Msk         (0x3fUL)                  /*!< GAININDEX (Bitfield-Mask: 0x3f)                       */
#define AGC_STATUS0_CCA_Pos               (10UL)                    /*!< CCA (Bit 10)                                          */
#define AGC_STATUS0_CCA_Msk               (0x400UL)                 /*!< CCA (Bitfield-Mask: 0x01)                             */
#define AGC_STATUS0_GAINOK_Pos            (12UL)                    /*!< GAINOK (Bit 12)                                       */
#define AGC_STATUS0_GAINOK_Msk            (0x1000UL)                /*!< GAINOK (Bitfield-Mask: 0x01)                          */
#define AGC_STATUS0_GAINIFPGA_Pos         (13UL)                    /*!< GAINIFPGA (Bit 13)                                    */
#define AGC_STATUS0_GAINIFPGA_Msk         (0x1e000UL)               /*!< GAINIFPGA (Bitfield-Mask: 0x0f)                       */
#define AGC_STATUS0_GAINLNADEGEN_Pos      (17UL)                    /*!< GAINLNADEGEN (Bit 17)                                 */
#define AGC_STATUS0_GAINLNADEGEN_Msk      (0xe0000UL)               /*!< GAINLNADEGEN (Bitfield-Mask: 0x07)                    */
#define AGC_STATUS0_GAINLNASLICE_Pos      (20UL)                    /*!< GAINLNASLICE (Bit 20)                                 */
#define AGC_STATUS0_GAINLNASLICE_Msk      (0xf00000UL)              /*!< GAINLNASLICE (Bitfield-Mask: 0x0f)                    */
#define AGC_STATUS0_GAINLNAATTEN_Pos      (25UL)                    /*!< GAINLNAATTEN (Bit 25)                                 */
#define AGC_STATUS0_GAINLNAATTEN_Msk      (0x3e000000UL)            /*!< GAINLNAATTEN (Bitfield-Mask: 0x1f)                    */
/* ========================================================  STATUS1  ======================================================== */
#define AGC_STATUS1_CHPWR_Pos             (0UL)                     /*!< CHPWR (Bit 0)                                         */
#define AGC_STATUS1_CHPWR_Msk             (0xffUL)                  /*!< CHPWR (Bitfield-Mask: 0xff)                           */
#define AGC_STATUS1_ADCSTABILITYDET_Pos   (9UL)                     /*!< ADCSTABILITYDET (Bit 9)                               */
#define AGC_STATUS1_ADCSTABILITYDET_Msk   (0x200UL)                 /*!< ADCSTABILITYDET (Bitfield-Mask: 0x01)                 */
#define AGC_STATUS1_PGAPEAKDET2_Pos       (10UL)                    /*!< PGAPEAKDET2 (Bit 10)                                  */
#define AGC_STATUS1_PGAPEAKDET2_Msk       (0x400UL)                 /*!< PGAPEAKDET2 (Bitfield-Mask: 0x01)                     */
#define AGC_STATUS1_PGAPEAKDET1_Pos       (11UL)                    /*!< PGAPEAKDET1 (Bit 11)                                  */
#define AGC_STATUS1_PGAPEAKDET1_Msk       (0x800UL)                 /*!< PGAPEAKDET1 (Bitfield-Mask: 0x01)                     */
#define AGC_STATUS1_CFLOOPSTATE_Pos       (12UL)                    /*!< CFLOOPSTATE (Bit 12)                                  */
#define AGC_STATUS1_CFLOOPSTATE_Msk       (0x3000UL)                /*!< CFLOOPSTATE (Bitfield-Mask: 0x03)                     */
#define AGC_STATUS1_FASTLOOPSTATE_Pos     (14UL)                    /*!< FASTLOOPSTATE (Bit 14)                                */
#define AGC_STATUS1_FASTLOOPSTATE_Msk     (0x1c000UL)               /*!< FASTLOOPSTATE (Bitfield-Mask: 0x07)                   */
/* =========================================================  RSSI  ========================================================== */
#define AGC_RSSI_RSSIFRAC_Pos             (6UL)                     /*!< RSSIFRAC (Bit 6)                                      */
#define AGC_RSSI_RSSIFRAC_Msk             (0xc0UL)                  /*!< RSSIFRAC (Bitfield-Mask: 0x03)                        */
#define AGC_RSSI_RSSIINT_Pos              (8UL)                     /*!< RSSIINT (Bit 8)                                       */
#define AGC_RSSI_RSSIINT_Msk              (0xff00UL)                /*!< RSSIINT (Bitfield-Mask: 0xff)                         */
/* =======================================================  FRAMERSSI  ======================================================= */
#define AGC_FRAMERSSI_FRAMERSSIFRAC_Pos   (6UL)                     /*!< FRAMERSSIFRAC (Bit 6)                                 */
#define AGC_FRAMERSSI_FRAMERSSIFRAC_Msk   (0xc0UL)                  /*!< FRAMERSSIFRAC (Bitfield-Mask: 0x03)                   */
#define AGC_FRAMERSSI_FRAMERSSIINT_Pos    (8UL)                     /*!< FRAMERSSIINT (Bit 8)                                  */
#define AGC_FRAMERSSI_FRAMERSSIINT_Msk    (0xff00UL)                /*!< FRAMERSSIINT (Bitfield-Mask: 0xff)                    */
/* =========================================================  CTRL0  ========================================================= */
#define AGC_CTRL0_PWRTARGET_Pos           (0UL)                     /*!< PWRTARGET (Bit 0)                                     */
#define AGC_CTRL0_PWRTARGET_Msk           (0xffUL)                  /*!< PWRTARGET (Bitfield-Mask: 0xff)                       */
#define AGC_CTRL0_MODE_Pos                (8UL)                     /*!< MODE (Bit 8)                                          */
#define AGC_CTRL0_MODE_Msk                (0x700UL)                 /*!< MODE (Bitfield-Mask: 0x07)                            */
#define AGC_CTRL0_RSSISHIFT_Pos           (11UL)                    /*!< RSSISHIFT (Bit 11)                                    */
#define AGC_CTRL0_RSSISHIFT_Msk           (0x7f800UL)               /*!< RSSISHIFT (Bitfield-Mask: 0xff)                       */
#define AGC_CTRL0_DISCFLOOPADJ_Pos        (19UL)                    /*!< DISCFLOOPADJ (Bit 19)                                 */
#define AGC_CTRL0_DISCFLOOPADJ_Msk        (0x80000UL)               /*!< DISCFLOOPADJ (Bitfield-Mask: 0x01)                    */
#define AGC_CTRL0_USEADCSATDET_Pos        (20UL)                    /*!< USEADCSATDET (Bit 20)                                 */
#define AGC_CTRL0_USEADCSATDET_Msk        (0x100000UL)              /*!< USEADCSATDET (Bitfield-Mask: 0x01)                    */
#define AGC_CTRL0_AGCCLKUNDIVREQ_Pos      (21UL)                    /*!< AGCCLKUNDIVREQ (Bit 21)                               */
#define AGC_CTRL0_AGCCLKUNDIVREQ_Msk      (0x200000UL)              /*!< AGCCLKUNDIVREQ (Bitfield-Mask: 0x01)                  */
#define AGC_CTRL0_DISRESETCHPWR_Pos       (22UL)                    /*!< DISRESETCHPWR (Bit 22)                                */
#define AGC_CTRL0_DISRESETCHPWR_Msk       (0x400000UL)              /*!< DISRESETCHPWR (Bitfield-Mask: 0x01)                   */
#define AGC_CTRL0_ADCRESETDURATION_Pos    (23UL)                    /*!< ADCRESETDURATION (Bit 23)                             */
#define AGC_CTRL0_ADCRESETDURATION_Msk    (0x1800000UL)             /*!< ADCRESETDURATION (Bitfield-Mask: 0x03)                */
/* =========================================================  CTRL1  ========================================================= */
#define AGC_CTRL1_CCATHRSH_Pos            (0UL)                     /*!< CCATHRSH (Bit 0)                                      */
#define AGC_CTRL1_CCATHRSH_Msk            (0xffUL)                  /*!< CCATHRSH (Bitfield-Mask: 0xff)                        */
#define AGC_CTRL1_RSSIPERIOD_Pos          (8UL)                     /*!< RSSIPERIOD (Bit 8)                                    */
#define AGC_CTRL1_RSSIPERIOD_Msk          (0xf00UL)                 /*!< RSSIPERIOD (Bitfield-Mask: 0x0f)                      */
#define AGC_CTRL1_AGCPERIOD_Pos           (12UL)                    /*!< AGCPERIOD (Bit 12)                                    */
#define AGC_CTRL1_AGCPERIOD_Msk           (0x7000UL)                /*!< AGCPERIOD (Bitfield-Mask: 0x07)                       */
#define AGC_CTRL1_SUBPERIOD_Pos           (15UL)                    /*!< SUBPERIOD (Bit 15)                                    */
#define AGC_CTRL1_SUBPERIOD_Msk           (0x8000UL)                /*!< SUBPERIOD (Bitfield-Mask: 0x01)                       */
#define AGC_CTRL1_SUBNUM_Pos              (16UL)                    /*!< SUBNUM (Bit 16)                                       */
#define AGC_CTRL1_SUBNUM_Msk              (0x1f0000UL)              /*!< SUBNUM (Bitfield-Mask: 0x1f)                          */
#define AGC_CTRL1_SUBDEN_Pos              (21UL)                    /*!< SUBDEN (Bit 21)                                       */
#define AGC_CTRL1_SUBDEN_Msk              (0x3e00000UL)             /*!< SUBDEN (Bitfield-Mask: 0x1f)                          */
#define AGC_CTRL1_SUBINT_Pos              (26UL)                    /*!< SUBINT (Bit 26)                                       */
#define AGC_CTRL1_SUBINT_Msk              (0xfc000000UL)            /*!< SUBINT (Bitfield-Mask: 0x3f)                          */
/* =========================================================  CTRL2  ========================================================= */
#define AGC_CTRL2_FASTSTEP_Pos            (0UL)                     /*!< FASTSTEP (Bit 0)                                      */
#define AGC_CTRL2_FASTSTEP_Msk            (0x1fUL)                  /*!< FASTSTEP (Bitfield-Mask: 0x1f)                        */
#define AGC_CTRL2_HYST_Pos                (5UL)                     /*!< HYST (Bit 5)                                          */
#define AGC_CTRL2_HYST_Msk                (0x1e0UL)                 /*!< HYST (Bitfield-Mask: 0x0f)                            */
#define AGC_CTRL2_DMASEL_Pos              (9UL)                     /*!< DMASEL (Bit 9)                                        */
#define AGC_CTRL2_DMASEL_Msk              (0x200UL)                 /*!< DMASEL (Bitfield-Mask: 0x01)                          */
#define AGC_CTRL2_MAXPWRVAR_Pos           (10UL)                    /*!< MAXPWRVAR (Bit 10)                                    */
#define AGC_CTRL2_MAXPWRVAR_Msk           (0xfc00UL)                /*!< MAXPWRVAR (Bitfield-Mask: 0x3f)                       */
#define AGC_CTRL2_FASTLOOPDEL_Pos         (16UL)                    /*!< FASTLOOPDEL (Bit 16)                                  */
#define AGC_CTRL2_FASTLOOPDEL_Msk         (0xf0000UL)               /*!< FASTLOOPDEL (Bitfield-Mask: 0x0f)                     */
#define AGC_CTRL2_CFLOOPDEL_Pos           (20UL)                    /*!< CFLOOPDEL (Bit 20)                                    */
#define AGC_CTRL2_CFLOOPDEL_Msk           (0x3f00000UL)             /*!< CFLOOPDEL (Bitfield-Mask: 0x3f)                       */
#define AGC_CTRL2_RSSIFAST_Pos            (26UL)                    /*!< RSSIFAST (Bit 26)                                     */
#define AGC_CTRL2_RSSIFAST_Msk            (0x4000000UL)             /*!< RSSIFAST (Bitfield-Mask: 0x01)                        */
#define AGC_CTRL2_SLOWGAINADJ_Pos         (27UL)                    /*!< SLOWGAINADJ (Bit 27)                                  */
#define AGC_CTRL2_SLOWGAINADJ_Msk         (0x8000000UL)             /*!< SLOWGAINADJ (Bitfield-Mask: 0x01)                     */
#define AGC_CTRL2_ADCRSTFASTLOOP_Pos      (29UL)                    /*!< ADCRSTFASTLOOP (Bit 29)                               */
#define AGC_CTRL2_ADCRSTFASTLOOP_Msk      (0x60000000UL)            /*!< ADCRSTFASTLOOP (Bitfield-Mask: 0x03)                  */
#define AGC_CTRL2_ADCRSTSTARTUP_Pos       (31UL)                    /*!< ADCRSTSTARTUP (Bit 31)                                */
#define AGC_CTRL2_ADCRSTSTARTUP_Msk       (0x80000000UL)            /*!< ADCRSTSTARTUP (Bitfield-Mask: 0x01)                   */
/* ======================================================  RSSISTEPTHR  ====================================================== */
#define AGC_RSSISTEPTHR_POSSTEPTHR_Pos    (0UL)                     /*!< POSSTEPTHR (Bit 0)                                    */
#define AGC_RSSISTEPTHR_POSSTEPTHR_Msk    (0xffUL)                  /*!< POSSTEPTHR (Bitfield-Mask: 0xff)                      */
#define AGC_RSSISTEPTHR_NEGSTEPTHR_Pos    (8UL)                     /*!< NEGSTEPTHR (Bit 8)                                    */
#define AGC_RSSISTEPTHR_NEGSTEPTHR_Msk    (0xff00UL)                /*!< NEGSTEPTHR (Bitfield-Mask: 0xff)                      */
/* =======================================================  IFPEAKDET  ======================================================= */
#define AGC_IFPEAKDET_PKDTHRESH1_Pos      (0UL)                     /*!< PKDTHRESH1 (Bit 0)                                    */
#define AGC_IFPEAKDET_PKDTHRESH1_Msk      (0xfUL)                   /*!< PKDTHRESH1 (Bitfield-Mask: 0x0f)                      */
#define AGC_IFPEAKDET_PKDTHRESH2_Pos      (4UL)                     /*!< PKDTHRESH2 (Bit 4)                                    */
#define AGC_IFPEAKDET_PKDTHRESH2_Msk      (0xf0UL)                  /*!< PKDTHRESH2 (Bitfield-Mask: 0x0f)                      */
#define AGC_IFPEAKDET_MODEPKD_Pos         (8UL)                     /*!< MODEPKD (Bit 8)                                       */
#define AGC_IFPEAKDET_MODEPKD_Msk         (0x300UL)                 /*!< MODEPKD (Bitfield-Mask: 0x03)                         */
/* ========================================================  MANGAIN  ======================================================== */
#define AGC_MANGAIN_MANGAININDEX_Pos      (0UL)                     /*!< MANGAININDEX (Bit 0)                                  */
#define AGC_MANGAIN_MANGAININDEX_Msk      (0x3fUL)                  /*!< MANGAININDEX (Bitfield-Mask: 0x3f)                    */
#define AGC_MANGAIN_MANGAININDEXEN_Pos    (7UL)                     /*!< MANGAININDEXEN (Bit 7)                                */
#define AGC_MANGAIN_MANGAININDEXEN_Msk    (0x80UL)                  /*!< MANGAININDEXEN (Bitfield-Mask: 0x01)                  */
#define AGC_MANGAIN_MANGAINIFPGA_Pos      (9UL)                     /*!< MANGAINIFPGA (Bit 9)                                  */
#define AGC_MANGAIN_MANGAINIFPGA_Msk      (0x1e00UL)                /*!< MANGAINIFPGA (Bitfield-Mask: 0x0f)                    */
#define AGC_MANGAIN_MANGAINLNADEGEN_Pos   (13UL)                    /*!< MANGAINLNADEGEN (Bit 13)                              */
#define AGC_MANGAIN_MANGAINLNADEGEN_Msk   (0xe000UL)                /*!< MANGAINLNADEGEN (Bitfield-Mask: 0x07)                 */
#define AGC_MANGAIN_MANGAINLNASLICES_Pos  (16UL)                    /*!< MANGAINLNASLICES (Bit 16)                             */
#define AGC_MANGAIN_MANGAINLNASLICES_Msk  (0xf0000UL)               /*!< MANGAINLNASLICES (Bitfield-Mask: 0x0f)                */
#define AGC_MANGAIN_MANGAINLNAATTEN_Pos   (21UL)                    /*!< MANGAINLNAATTEN (Bit 21)                              */
#define AGC_MANGAIN_MANGAINLNAATTEN_Msk   (0x3e00000UL)             /*!< MANGAINLNAATTEN (Bitfield-Mask: 0x1f)                 */
#define AGC_MANGAIN_MANGAINLNASLICESREG_Pos (26UL)                  /*!< MANGAINLNASLICESREG (Bit 26)                          */
#define AGC_MANGAIN_MANGAINLNASLICESREG_Msk (0x3c000000UL)          /*!< MANGAINLNASLICESREG (Bitfield-Mask: 0x0f)             */
#define AGC_MANGAIN_MANGAINEN_Pos         (30UL)                    /*!< MANGAINEN (Bit 30)                                    */
#define AGC_MANGAIN_MANGAINEN_Msk         (0x40000000UL)            /*!< MANGAINEN (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IF  =========================================================== */
#define AGC_IF_RSSIVALID_Pos              (0UL)                     /*!< RSSIVALID (Bit 0)                                     */
#define AGC_IF_RSSIVALID_Msk              (0x1UL)                   /*!< RSSIVALID (Bitfield-Mask: 0x01)                       */
#define AGC_IF_CCA_Pos                    (2UL)                     /*!< CCA (Bit 2)                                           */
#define AGC_IF_CCA_Msk                    (0x4UL)                   /*!< CCA (Bitfield-Mask: 0x01)                             */
#define AGC_IF_RSSIPOSSTEP_Pos            (3UL)                     /*!< RSSIPOSSTEP (Bit 3)                                   */
#define AGC_IF_RSSIPOSSTEP_Msk            (0x8UL)                   /*!< RSSIPOSSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IF_RSSINEGSTEP_Pos            (4UL)                     /*!< RSSINEGSTEP (Bit 4)                                   */
#define AGC_IF_RSSINEGSTEP_Msk            (0x10UL)                  /*!< RSSINEGSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IF_RSSIDONE_Pos               (5UL)                     /*!< RSSIDONE (Bit 5)                                      */
#define AGC_IF_RSSIDONE_Msk               (0x20UL)                  /*!< RSSIDONE (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFS  ========================================================== */
#define AGC_IFS_RSSIVALID_Pos             (0UL)                     /*!< RSSIVALID (Bit 0)                                     */
#define AGC_IFS_RSSIVALID_Msk             (0x1UL)                   /*!< RSSIVALID (Bitfield-Mask: 0x01)                       */
#define AGC_IFS_CCA_Pos                   (2UL)                     /*!< CCA (Bit 2)                                           */
#define AGC_IFS_CCA_Msk                   (0x4UL)                   /*!< CCA (Bitfield-Mask: 0x01)                             */
#define AGC_IFS_RSSIPOSSTEP_Pos           (3UL)                     /*!< RSSIPOSSTEP (Bit 3)                                   */
#define AGC_IFS_RSSIPOSSTEP_Msk           (0x8UL)                   /*!< RSSIPOSSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IFS_RSSINEGSTEP_Pos           (4UL)                     /*!< RSSINEGSTEP (Bit 4)                                   */
#define AGC_IFS_RSSINEGSTEP_Msk           (0x10UL)                  /*!< RSSINEGSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IFS_RSSIDONE_Pos              (5UL)                     /*!< RSSIDONE (Bit 5)                                      */
#define AGC_IFS_RSSIDONE_Msk              (0x20UL)                  /*!< RSSIDONE (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFC  ========================================================== */
#define AGC_IFC_RSSIVALID_Pos             (0UL)                     /*!< RSSIVALID (Bit 0)                                     */
#define AGC_IFC_RSSIVALID_Msk             (0x1UL)                   /*!< RSSIVALID (Bitfield-Mask: 0x01)                       */
#define AGC_IFC_CCA_Pos                   (2UL)                     /*!< CCA (Bit 2)                                           */
#define AGC_IFC_CCA_Msk                   (0x4UL)                   /*!< CCA (Bitfield-Mask: 0x01)                             */
#define AGC_IFC_RSSIPOSSTEP_Pos           (3UL)                     /*!< RSSIPOSSTEP (Bit 3)                                   */
#define AGC_IFC_RSSIPOSSTEP_Msk           (0x8UL)                   /*!< RSSIPOSSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IFC_RSSINEGSTEP_Pos           (4UL)                     /*!< RSSINEGSTEP (Bit 4)                                   */
#define AGC_IFC_RSSINEGSTEP_Msk           (0x10UL)                  /*!< RSSINEGSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IFC_RSSIDONE_Pos              (5UL)                     /*!< RSSIDONE (Bit 5)                                      */
#define AGC_IFC_RSSIDONE_Msk              (0x20UL)                  /*!< RSSIDONE (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IEN  ========================================================== */
#define AGC_IEN_RSSIVALID_Pos             (0UL)                     /*!< RSSIVALID (Bit 0)                                     */
#define AGC_IEN_RSSIVALID_Msk             (0x1UL)                   /*!< RSSIVALID (Bitfield-Mask: 0x01)                       */
#define AGC_IEN_CCA_Pos                   (2UL)                     /*!< CCA (Bit 2)                                           */
#define AGC_IEN_CCA_Msk                   (0x4UL)                   /*!< CCA (Bitfield-Mask: 0x01)                             */
#define AGC_IEN_RSSIPOSSTEP_Pos           (3UL)                     /*!< RSSIPOSSTEP (Bit 3)                                   */
#define AGC_IEN_RSSIPOSSTEP_Msk           (0x8UL)                   /*!< RSSIPOSSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IEN_RSSINEGSTEP_Pos           (4UL)                     /*!< RSSINEGSTEP (Bit 4)                                   */
#define AGC_IEN_RSSINEGSTEP_Msk           (0x10UL)                  /*!< RSSINEGSTEP (Bitfield-Mask: 0x01)                     */
#define AGC_IEN_RSSIDONE_Pos              (5UL)                     /*!< RSSIDONE (Bit 5)                                      */
#define AGC_IEN_RSSIDONE_Msk              (0x20UL)                  /*!< RSSIDONE (Bitfield-Mask: 0x01)                        */
/* ==========================================================  CMD  ========================================================== */
#define AGC_CMD_RSSISTART_Pos             (0UL)                     /*!< RSSISTART (Bit 0)                                     */
#define AGC_CMD_RSSISTART_Msk             (0x1UL)                   /*!< RSSISTART (Bitfield-Mask: 0x01)                       */
/* =======================================================  GAINRANGE  ======================================================= */
#define AGC_GAINRANGE_MAXGAIN_Pos         (0UL)                     /*!< MAXGAIN (Bit 0)                                       */
#define AGC_GAINRANGE_MAXGAIN_Msk         (0x7fUL)                  /*!< MAXGAIN (Bitfield-Mask: 0x7f)                         */
#define AGC_GAINRANGE_MINGAIN_Pos         (7UL)                     /*!< MINGAIN (Bit 7)                                       */
#define AGC_GAINRANGE_MINGAIN_Msk         (0x3f80UL)                /*!< MINGAIN (Bitfield-Mask: 0x7f)                         */
/* =======================================================  GAININDEX  ======================================================= */
#define AGC_GAININDEX_NUMINDEXPGA_Pos     (0UL)                     /*!< NUMINDEXPGA (Bit 0)                                   */
#define AGC_GAININDEX_NUMINDEXPGA_Msk     (0xfUL)                   /*!< NUMINDEXPGA (Bitfield-Mask: 0x0f)                     */
#define AGC_GAININDEX_NUMINDEXDEGEN_Pos   (4UL)                     /*!< NUMINDEXDEGEN (Bit 4)                                 */
#define AGC_GAININDEX_NUMINDEXDEGEN_Msk   (0x30UL)                  /*!< NUMINDEXDEGEN (Bitfield-Mask: 0x03)                   */
#define AGC_GAININDEX_NUMINDEXSLICES_Pos  (6UL)                     /*!< NUMINDEXSLICES (Bit 6)                                */
#define AGC_GAININDEX_NUMINDEXSLICES_Msk  (0x1c0UL)                 /*!< NUMINDEXSLICES (Bitfield-Mask: 0x07)                  */
#define AGC_GAININDEX_NUMINDEXATTEN_Pos   (9UL)                     /*!< NUMINDEXATTEN (Bit 9)                                 */
#define AGC_GAININDEX_NUMINDEXATTEN_Msk   (0x3e00UL)                /*!< NUMINDEXATTEN (Bitfield-Mask: 0x1f)                   */
#define AGC_GAININDEX_MININDEXPGA_Pos     (14UL)                    /*!< MININDEXPGA (Bit 14)                                  */
#define AGC_GAININDEX_MININDEXPGA_Msk     (0x3c000UL)               /*!< MININDEXPGA (Bitfield-Mask: 0x0f)                     */
#define AGC_GAININDEX_MININDEXDEGEN_Pos   (18UL)                    /*!< MININDEXDEGEN (Bit 18)                                */
#define AGC_GAININDEX_MININDEXDEGEN_Msk   (0xc0000UL)               /*!< MININDEXDEGEN (Bitfield-Mask: 0x03)                   */
/* =======================================================  SLICECODE  ======================================================= */
#define AGC_SLICECODE_SLICECODEINDEX0_Pos (0UL)                     /*!< SLICECODEINDEX0 (Bit 0)                               */
#define AGC_SLICECODE_SLICECODEINDEX0_Msk (0xfUL)                   /*!< SLICECODEINDEX0 (Bitfield-Mask: 0x0f)                 */
#define AGC_SLICECODE_SLICECODEINDEX1_Pos (4UL)                     /*!< SLICECODEINDEX1 (Bit 4)                               */
#define AGC_SLICECODE_SLICECODEINDEX1_Msk (0xf0UL)                  /*!< SLICECODEINDEX1 (Bitfield-Mask: 0x0f)                 */
#define AGC_SLICECODE_SLICECODEINDEX2_Pos (8UL)                     /*!< SLICECODEINDEX2 (Bit 8)                               */
#define AGC_SLICECODE_SLICECODEINDEX2_Msk (0xf00UL)                 /*!< SLICECODEINDEX2 (Bitfield-Mask: 0x0f)                 */
#define AGC_SLICECODE_SLICECODEINDEX3_Pos (12UL)                    /*!< SLICECODEINDEX3 (Bit 12)                              */
#define AGC_SLICECODE_SLICECODEINDEX3_Msk (0xf000UL)                /*!< SLICECODEINDEX3 (Bitfield-Mask: 0x0f)                 */
#define AGC_SLICECODE_SLICECODEINDEX4_Pos (16UL)                    /*!< SLICECODEINDEX4 (Bit 16)                              */
#define AGC_SLICECODE_SLICECODEINDEX4_Msk (0xf0000UL)               /*!< SLICECODEINDEX4 (Bitfield-Mask: 0x0f)                 */
#define AGC_SLICECODE_SLICECODEINDEX5_Pos (20UL)                    /*!< SLICECODEINDEX5 (Bit 20)                              */
#define AGC_SLICECODE_SLICECODEINDEX5_Msk (0xf00000UL)              /*!< SLICECODEINDEX5 (Bitfield-Mask: 0x0f)                 */
#define AGC_SLICECODE_SLICECODEINDEX6_Pos (24UL)                    /*!< SLICECODEINDEX6 (Bit 24)                              */
#define AGC_SLICECODE_SLICECODEINDEX6_Msk (0xf000000UL)             /*!< SLICECODEINDEX6 (Bitfield-Mask: 0x0f)                 */
/* ======================================================  ATTENCODE1  ======================================================= */
#define AGC_ATTENCODE1_ATTENCODEINDEX0_Pos (0UL)                    /*!< ATTENCODEINDEX0 (Bit 0)                               */
#define AGC_ATTENCODE1_ATTENCODEINDEX0_Msk (0xfUL)                  /*!< ATTENCODEINDEX0 (Bitfield-Mask: 0x0f)                 */
#define AGC_ATTENCODE1_ATTENCODEINDEX1_Pos (4UL)                    /*!< ATTENCODEINDEX1 (Bit 4)                               */
#define AGC_ATTENCODE1_ATTENCODEINDEX1_Msk (0xf0UL)                 /*!< ATTENCODEINDEX1 (Bitfield-Mask: 0x0f)                 */
#define AGC_ATTENCODE1_ATTENCODEINDEX2_Pos (8UL)                    /*!< ATTENCODEINDEX2 (Bit 8)                               */
#define AGC_ATTENCODE1_ATTENCODEINDEX2_Msk (0xf00UL)                /*!< ATTENCODEINDEX2 (Bitfield-Mask: 0x0f)                 */
#define AGC_ATTENCODE1_ATTENCODEINDEX3_Pos (12UL)                   /*!< ATTENCODEINDEX3 (Bit 12)                              */
#define AGC_ATTENCODE1_ATTENCODEINDEX3_Msk (0xf000UL)               /*!< ATTENCODEINDEX3 (Bitfield-Mask: 0x0f)                 */
#define AGC_ATTENCODE1_ATTENCODEINDEX4_Pos (16UL)                   /*!< ATTENCODEINDEX4 (Bit 16)                              */
#define AGC_ATTENCODE1_ATTENCODEINDEX4_Msk (0xf0000UL)              /*!< ATTENCODEINDEX4 (Bitfield-Mask: 0x0f)                 */
#define AGC_ATTENCODE1_ATTENCODEINDEX5_Pos (20UL)                   /*!< ATTENCODEINDEX5 (Bit 20)                              */
#define AGC_ATTENCODE1_ATTENCODEINDEX5_Msk (0xf00000UL)             /*!< ATTENCODEINDEX5 (Bitfield-Mask: 0x0f)                 */
#define AGC_ATTENCODE1_ATTENCODEINDEX6_Pos (24UL)                   /*!< ATTENCODEINDEX6 (Bit 24)                              */
#define AGC_ATTENCODE1_ATTENCODEINDEX6_Msk (0xf000000UL)            /*!< ATTENCODEINDEX6 (Bitfield-Mask: 0x0f)                 */
/* ======================================================  ATTENCODE2  ======================================================= */
#define AGC_ATTENCODE2_ATTENCODEINDEX7_Pos (0UL)                    /*!< ATTENCODEINDEX7 (Bit 0)                               */
#define AGC_ATTENCODE2_ATTENCODEINDEX7_Msk (0x1fUL)                 /*!< ATTENCODEINDEX7 (Bitfield-Mask: 0x1f)                 */
#define AGC_ATTENCODE2_ATTENCODEINDEX8_Pos (5UL)                    /*!< ATTENCODEINDEX8 (Bit 5)                               */
#define AGC_ATTENCODE2_ATTENCODEINDEX8_Msk (0x3e0UL)                /*!< ATTENCODEINDEX8 (Bitfield-Mask: 0x1f)                 */
#define AGC_ATTENCODE2_ATTENCODEINDEX9_Pos (10UL)                   /*!< ATTENCODEINDEX9 (Bit 10)                              */
#define AGC_ATTENCODE2_ATTENCODEINDEX9_Msk (0x7c00UL)               /*!< ATTENCODEINDEX9 (Bitfield-Mask: 0x1f)                 */
#define AGC_ATTENCODE2_ATTENCODEINDEX10_Pos (15UL)                  /*!< ATTENCODEINDEX10 (Bit 15)                             */
#define AGC_ATTENCODE2_ATTENCODEINDEX10_Msk (0xf8000UL)             /*!< ATTENCODEINDEX10 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE2_ATTENCODEINDEX11_Pos (20UL)                  /*!< ATTENCODEINDEX11 (Bit 20)                             */
#define AGC_ATTENCODE2_ATTENCODEINDEX11_Msk (0x1f00000UL)           /*!< ATTENCODEINDEX11 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE2_ATTENCODEINDEX12_Pos (25UL)                  /*!< ATTENCODEINDEX12 (Bit 25)                             */
#define AGC_ATTENCODE2_ATTENCODEINDEX12_Msk (0x3e000000UL)          /*!< ATTENCODEINDEX12 (Bitfield-Mask: 0x1f)                */
/* ======================================================  ATTENCODE3  ======================================================= */
#define AGC_ATTENCODE3_ATTENCODEINDEX13_Pos (0UL)                   /*!< ATTENCODEINDEX13 (Bit 0)                              */
#define AGC_ATTENCODE3_ATTENCODEINDEX13_Msk (0x1fUL)                /*!< ATTENCODEINDEX13 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE3_ATTENCODEINDEX14_Pos (5UL)                   /*!< ATTENCODEINDEX14 (Bit 5)                              */
#define AGC_ATTENCODE3_ATTENCODEINDEX14_Msk (0x3e0UL)               /*!< ATTENCODEINDEX14 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE3_ATTENCODEINDEX15_Pos (10UL)                  /*!< ATTENCODEINDEX15 (Bit 10)                             */
#define AGC_ATTENCODE3_ATTENCODEINDEX15_Msk (0x7c00UL)              /*!< ATTENCODEINDEX15 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE3_ATTENCODEINDEX16_Pos (15UL)                  /*!< ATTENCODEINDEX16 (Bit 15)                             */
#define AGC_ATTENCODE3_ATTENCODEINDEX16_Msk (0xf8000UL)             /*!< ATTENCODEINDEX16 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE3_ATTENCODEINDEX17_Pos (20UL)                  /*!< ATTENCODEINDEX17 (Bit 20)                             */
#define AGC_ATTENCODE3_ATTENCODEINDEX17_Msk (0x1f00000UL)           /*!< ATTENCODEINDEX17 (Bitfield-Mask: 0x1f)                */
#define AGC_ATTENCODE3_ATTENCODEINDEX18_Pos (25UL)                  /*!< ATTENCODEINDEX18 (Bit 25)                             */
#define AGC_ATTENCODE3_ATTENCODEINDEX18_Msk (0x3e000000UL)          /*!< ATTENCODEINDEX18 (Bitfield-Mask: 0x1f)                */
/* ======================================================  GAINERROR1  ======================================================= */
#define AGC_GAINERROR1_DEGENERRINDEX0_Pos (0UL)                     /*!< DEGENERRINDEX0 (Bit 0)                                */
#define AGC_GAINERROR1_DEGENERRINDEX0_Msk (0x7UL)                   /*!< DEGENERRINDEX0 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_DEGENERRINDEX1_Pos (3UL)                     /*!< DEGENERRINDEX1 (Bit 3)                                */
#define AGC_GAINERROR1_DEGENERRINDEX1_Msk (0x38UL)                  /*!< DEGENERRINDEX1 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_DEGENERRINDEX2_Pos (6UL)                     /*!< DEGENERRINDEX2 (Bit 6)                                */
#define AGC_GAINERROR1_DEGENERRINDEX2_Msk (0x1c0UL)                 /*!< DEGENERRINDEX2 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_SLICEERRINDEX0_Pos (9UL)                     /*!< SLICEERRINDEX0 (Bit 9)                                */
#define AGC_GAINERROR1_SLICEERRINDEX0_Msk (0xe00UL)                 /*!< SLICEERRINDEX0 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_SLICEERRINDEX1_Pos (12UL)                    /*!< SLICEERRINDEX1 (Bit 12)                               */
#define AGC_GAINERROR1_SLICEERRINDEX1_Msk (0x7000UL)                /*!< SLICEERRINDEX1 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_SLICEERRINDEX2_Pos (15UL)                    /*!< SLICEERRINDEX2 (Bit 15)                               */
#define AGC_GAINERROR1_SLICEERRINDEX2_Msk (0x38000UL)               /*!< SLICEERRINDEX2 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_SLICEERRINDEX3_Pos (18UL)                    /*!< SLICEERRINDEX3 (Bit 18)                               */
#define AGC_GAINERROR1_SLICEERRINDEX3_Msk (0x1c0000UL)              /*!< SLICEERRINDEX3 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_SLICEERRINDEX4_Pos (21UL)                    /*!< SLICEERRINDEX4 (Bit 21)                               */
#define AGC_GAINERROR1_SLICEERRINDEX4_Msk (0xe00000UL)              /*!< SLICEERRINDEX4 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR1_SLICEERRINDEX5_Pos (24UL)                    /*!< SLICEERRINDEX5 (Bit 24)                               */
#define AGC_GAINERROR1_SLICEERRINDEX5_Msk (0x7000000UL)             /*!< SLICEERRINDEX5 (Bitfield-Mask: 0x07)                  */
/* ======================================================  GAINERROR2  ======================================================= */
#define AGC_GAINERROR2_ATTENERRINDEX0_Pos (0UL)                     /*!< ATTENERRINDEX0 (Bit 0)                                */
#define AGC_GAINERROR2_ATTENERRINDEX0_Msk (0x7UL)                   /*!< ATTENERRINDEX0 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX1_Pos (3UL)                     /*!< ATTENERRINDEX1 (Bit 3)                                */
#define AGC_GAINERROR2_ATTENERRINDEX1_Msk (0x38UL)                  /*!< ATTENERRINDEX1 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX2_Pos (6UL)                     /*!< ATTENERRINDEX2 (Bit 6)                                */
#define AGC_GAINERROR2_ATTENERRINDEX2_Msk (0x1c0UL)                 /*!< ATTENERRINDEX2 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX3_Pos (9UL)                     /*!< ATTENERRINDEX3 (Bit 9)                                */
#define AGC_GAINERROR2_ATTENERRINDEX3_Msk (0xe00UL)                 /*!< ATTENERRINDEX3 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX4_Pos (12UL)                    /*!< ATTENERRINDEX4 (Bit 12)                               */
#define AGC_GAINERROR2_ATTENERRINDEX4_Msk (0x7000UL)                /*!< ATTENERRINDEX4 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX5_Pos (15UL)                    /*!< ATTENERRINDEX5 (Bit 15)                               */
#define AGC_GAINERROR2_ATTENERRINDEX5_Msk (0x38000UL)               /*!< ATTENERRINDEX5 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX6_Pos (18UL)                    /*!< ATTENERRINDEX6 (Bit 18)                               */
#define AGC_GAINERROR2_ATTENERRINDEX6_Msk (0x1c0000UL)              /*!< ATTENERRINDEX6 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX7_Pos (21UL)                    /*!< ATTENERRINDEX7 (Bit 21)                               */
#define AGC_GAINERROR2_ATTENERRINDEX7_Msk (0xe00000UL)              /*!< ATTENERRINDEX7 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX8_Pos (24UL)                    /*!< ATTENERRINDEX8 (Bit 24)                               */
#define AGC_GAINERROR2_ATTENERRINDEX8_Msk (0x7000000UL)             /*!< ATTENERRINDEX8 (Bitfield-Mask: 0x07)                  */
#define AGC_GAINERROR2_ATTENERRINDEX9_Pos (27UL)                    /*!< ATTENERRINDEX9 (Bit 27)                               */
#define AGC_GAINERROR2_ATTENERRINDEX9_Msk (0x38000000UL)            /*!< ATTENERRINDEX9 (Bitfield-Mask: 0x07)                  */
/* ======================================================  GAINERROR3  ======================================================= */
#define AGC_GAINERROR3_ATTENERRINDEX10_Pos (0UL)                    /*!< ATTENERRINDEX10 (Bit 0)                               */
#define AGC_GAINERROR3_ATTENERRINDEX10_Msk (0x7UL)                  /*!< ATTENERRINDEX10 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX11_Pos (3UL)                    /*!< ATTENERRINDEX11 (Bit 3)                               */
#define AGC_GAINERROR3_ATTENERRINDEX11_Msk (0x38UL)                 /*!< ATTENERRINDEX11 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX12_Pos (6UL)                    /*!< ATTENERRINDEX12 (Bit 6)                               */
#define AGC_GAINERROR3_ATTENERRINDEX12_Msk (0x1c0UL)                /*!< ATTENERRINDEX12 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX13_Pos (9UL)                    /*!< ATTENERRINDEX13 (Bit 9)                               */
#define AGC_GAINERROR3_ATTENERRINDEX13_Msk (0xe00UL)                /*!< ATTENERRINDEX13 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX14_Pos (12UL)                   /*!< ATTENERRINDEX14 (Bit 12)                              */
#define AGC_GAINERROR3_ATTENERRINDEX14_Msk (0x7000UL)               /*!< ATTENERRINDEX14 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX15_Pos (15UL)                   /*!< ATTENERRINDEX15 (Bit 15)                              */
#define AGC_GAINERROR3_ATTENERRINDEX15_Msk (0x38000UL)              /*!< ATTENERRINDEX15 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX16_Pos (18UL)                   /*!< ATTENERRINDEX16 (Bit 18)                              */
#define AGC_GAINERROR3_ATTENERRINDEX16_Msk (0x1c0000UL)             /*!< ATTENERRINDEX16 (Bitfield-Mask: 0x07)                 */
#define AGC_GAINERROR3_ATTENERRINDEX17_Pos (21UL)                   /*!< ATTENERRINDEX17 (Bit 21)                              */
#define AGC_GAINERROR3_ATTENERRINDEX17_Msk (0xe00000UL)             /*!< ATTENERRINDEX17 (Bitfield-Mask: 0x07)                 */
/* ======================================================  MANUALCTRL  ======================================================= */
#define AGC_MANUALCTRL_ENMANUALRSTPKD_Pos (0UL)                     /*!< ENMANUALRSTPKD (Bit 0)                                */
#define AGC_MANUALCTRL_ENMANUALRSTPKD_Msk (0x1UL)                   /*!< ENMANUALRSTPKD (Bitfield-Mask: 0x01)                  */
#define AGC_MANUALCTRL_MANUALRSTPKD_Pos   (1UL)                     /*!< MANUALRSTPKD (Bit 1)                                  */
#define AGC_MANUALCTRL_MANUALRSTPKD_Msk   (0x2UL)                   /*!< MANUALRSTPKD (Bitfield-Mask: 0x01)                    */
#define AGC_MANUALCTRL_ENMANUALSLICESSEL_Pos (2UL)                  /*!< ENMANUALSLICESSEL (Bit 2)                             */
#define AGC_MANUALCTRL_ENMANUALSLICESSEL_Msk (0x4UL)                /*!< ENMANUALSLICESSEL (Bitfield-Mask: 0x01)               */
#define AGC_MANUALCTRL_MANUALSLICESSEL_Pos (3UL)                    /*!< MANUALSLICESSEL (Bit 3)                               */
#define AGC_MANUALCTRL_MANUALSLICESSEL_Msk (0x8UL)                  /*!< MANUALSLICESSEL (Bitfield-Mask: 0x01)                 */
#define AGC_MANUALCTRL_ENMANUALSLICESDUMP_Pos (4UL)                 /*!< ENMANUALSLICESDUMP (Bit 4)                            */
#define AGC_MANUALCTRL_ENMANUALSLICESDUMP_Msk (0x10UL)              /*!< ENMANUALSLICESDUMP (Bitfield-Mask: 0x01)              */
#define AGC_MANUALCTRL_MANUALSLICESDUMP_Pos (5UL)                   /*!< MANUALSLICESDUMP (Bit 5)                              */
#define AGC_MANUALCTRL_MANUALSLICESDUMP_Msk (0x20UL)                /*!< MANUALSLICESDUMP (Bitfield-Mask: 0x01)                */
/* ======================================================  GAINSTEPLIM  ====================================================== */
#define AGC_GAINSTEPLIM_FASTSTEPDOWN_Pos  (0UL)                     /*!< FASTSTEPDOWN (Bit 0)                                  */
#define AGC_GAINSTEPLIM_FASTSTEPDOWN_Msk  (0x3fUL)                  /*!< FASTSTEPDOWN (Bitfield-Mask: 0x3f)                    */
#define AGC_GAINSTEPLIM_EN2XFASTSTEPDOWN_Pos (6UL)                  /*!< EN2XFASTSTEPDOWN (Bit 6)                              */
#define AGC_GAINSTEPLIM_EN2XFASTSTEPDOWN_Msk (0x40UL)               /*!< EN2XFASTSTEPDOWN (Bitfield-Mask: 0x01)                */
#define AGC_GAINSTEPLIM_FASTSTEPUP_Pos    (7UL)                     /*!< FASTSTEPUP (Bit 7)                                    */
#define AGC_GAINSTEPLIM_FASTSTEPUP_Msk    (0x1f80UL)                /*!< FASTSTEPUP (Bitfield-Mask: 0x3f)                      */
#define AGC_GAINSTEPLIM_EN2XFASTSTEPUP_Pos (13UL)                   /*!< EN2XFASTSTEPUP (Bit 13)                               */
#define AGC_GAINSTEPLIM_EN2XFASTSTEPUP_Msk (0x2000UL)               /*!< EN2XFASTSTEPUP (Bitfield-Mask: 0x01)                  */
#define AGC_GAINSTEPLIM_CFLOOPSTEPMAX_Pos (14UL)                    /*!< CFLOOPSTEPMAX (Bit 14)                                */
#define AGC_GAINSTEPLIM_CFLOOPSTEPMAX_Msk (0xfc000UL)               /*!< CFLOOPSTEPMAX (Bitfield-Mask: 0x3f)                   */
/* ========================================================  LOOPDEL  ======================================================== */
#define AGC_LOOPDEL_PKDWAIT_Pos           (0UL)                     /*!< PKDWAIT (Bit 0)                                       */
#define AGC_LOOPDEL_PKDWAIT_Msk           (0xfUL)                   /*!< PKDWAIT (Bitfield-Mask: 0x0f)                         */
#define AGC_LOOPDEL_IFPGADEL_Pos          (4UL)                     /*!< IFPGADEL (Bit 4)                                      */
#define AGC_LOOPDEL_IFPGADEL_Msk          (0xf0UL)                  /*!< IFPGADEL (Bitfield-Mask: 0x0f)                        */
#define AGC_LOOPDEL_LNASLICESDEL_Pos      (8UL)                     /*!< LNASLICESDEL (Bit 8)                                  */
#define AGC_LOOPDEL_LNASLICESDEL_Msk      (0xf00UL)                 /*!< LNASLICESDEL (Bitfield-Mask: 0x0f)                    */
/* =======================================================  MININDEX  ======================================================== */
#define AGC_MININDEX_INDEXMINATTEN_Pos    (0UL)                     /*!< INDEXMINATTEN (Bit 0)                                 */
#define AGC_MININDEX_INDEXMINATTEN_Msk    (0x3fUL)                  /*!< INDEXMINATTEN (Bitfield-Mask: 0x3f)                   */
#define AGC_MININDEX_INDEXMINSLICES_Pos   (6UL)                     /*!< INDEXMINSLICES (Bit 6)                                */
#define AGC_MININDEX_INDEXMINSLICES_Msk   (0xfc0UL)                 /*!< INDEXMINSLICES (Bitfield-Mask: 0x3f)                  */
#define AGC_MININDEX_INDEXMINDEGEN_Pos    (12UL)                    /*!< INDEXMINDEGEN (Bit 12)                                */
#define AGC_MININDEX_INDEXMINDEGEN_Msk    (0x3f000UL)               /*!< INDEXMINDEGEN (Bitfield-Mask: 0x3f)                   */
#define AGC_MININDEX_INDEXMINPGA_Pos      (18UL)                    /*!< INDEXMINPGA (Bit 18)                                  */
#define AGC_MININDEX_INDEXMINPGA_Msk      (0xfc0000UL)              /*!< INDEXMINPGA (Bitfield-Mask: 0x3f)                     */


/* =========================================================================================================================== */
/* ================                                            CRC                                            ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define CRC_CTRL_INPUTINV_Pos             (0UL)                     /*!< INPUTINV (Bit 0)                                      */
#define CRC_CTRL_INPUTINV_Msk             (0x1UL)                   /*!< INPUTINV (Bitfield-Mask: 0x01)                        */
#define CRC_CTRL_OUTPUTINV_Pos            (1UL)                     /*!< OUTPUTINV (Bit 1)                                     */
#define CRC_CTRL_OUTPUTINV_Msk            (0x2UL)                   /*!< OUTPUTINV (Bitfield-Mask: 0x01)                       */
#define CRC_CTRL_CRCWIDTH_Pos             (2UL)                     /*!< CRCWIDTH (Bit 2)                                      */
#define CRC_CTRL_CRCWIDTH_Msk             (0xcUL)                   /*!< CRCWIDTH (Bitfield-Mask: 0x03)                        */
#define CRC_CTRL_INPUTBITORDER_Pos        (5UL)                     /*!< INPUTBITORDER (Bit 5)                                 */
#define CRC_CTRL_INPUTBITORDER_Msk        (0x20UL)                  /*!< INPUTBITORDER (Bitfield-Mask: 0x01)                   */
#define CRC_CTRL_BYTEREVERSE_Pos          (6UL)                     /*!< BYTEREVERSE (Bit 6)                                   */
#define CRC_CTRL_BYTEREVERSE_Msk          (0x40UL)                  /*!< BYTEREVERSE (Bitfield-Mask: 0x01)                     */
#define CRC_CTRL_BITREVERSE_Pos           (7UL)                     /*!< BITREVERSE (Bit 7)                                    */
#define CRC_CTRL_BITREVERSE_Msk           (0x80UL)                  /*!< BITREVERSE (Bitfield-Mask: 0x01)                      */
#define CRC_CTRL_BITSPERWORD_Pos          (8UL)                     /*!< BITSPERWORD (Bit 8)                                   */
#define CRC_CTRL_BITSPERWORD_Msk          (0xf00UL)                 /*!< BITSPERWORD (Bitfield-Mask: 0x0f)                     */
#define CRC_CTRL_PADCRCINPUT_Pos          (12UL)                    /*!< PADCRCINPUT (Bit 12)                                  */
#define CRC_CTRL_PADCRCINPUT_Msk          (0x1000UL)                /*!< PADCRCINPUT (Bitfield-Mask: 0x01)                     */
/* ========================================================  STATUS  ========================================================= */
#define CRC_STATUS_BUSY_Pos               (0UL)                     /*!< BUSY (Bit 0)                                          */
#define CRC_STATUS_BUSY_Msk               (0x1UL)                   /*!< BUSY (Bitfield-Mask: 0x01)                            */
/* ==========================================================  CMD  ========================================================== */
#define CRC_CMD_INITIALIZE_Pos            (0UL)                     /*!< INITIALIZE (Bit 0)                                    */
#define CRC_CMD_INITIALIZE_Msk            (0x3fUL)                  /*!< INITIALIZE (Bitfield-Mask: 0x3f)                      */
/* =======================================================  INPUTDATA  ======================================================= */
#define CRC_INPUTDATA_INPUTDATA_Pos       (0UL)                     /*!< INPUTDATA (Bit 0)                                     */
#define CRC_INPUTDATA_INPUTDATA_Msk       (0xffffUL)                /*!< INPUTDATA (Bitfield-Mask: 0xffff)                     */
/* =========================================================  INIT  ========================================================== */
#define CRC_INIT_INIT_Pos                 (0UL)                     /*!< INIT (Bit 0)                                          */
#define CRC_INIT_INIT_Msk                 (0xffffffffUL)            /*!< INIT (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  DATA  ========================================================== */
#define CRC_DATA_DATA_Pos                 (0UL)                     /*!< DATA (Bit 0)                                          */
#define CRC_DATA_DATA_Msk                 (0xffffffffUL)            /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* =========================================================  POLY  ========================================================== */
#define CRC_POLY_POLY_Pos                 (0UL)                     /*!< POLY (Bit 0)                                          */
#define CRC_POLY_POLY_Msk                 (0xffffffffUL)            /*!< POLY (Bitfield-Mask: 0xffffffff)                      */


/* =========================================================================================================================== */
/* ================                                            FRC                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  STATUS  ========================================================= */
#define FRC_STATUS_ACTIVETXFCD_Pos        (0UL)                     /*!< ACTIVETXFCD (Bit 0)                                   */
#define FRC_STATUS_ACTIVETXFCD_Msk        (0x1UL)                   /*!< ACTIVETXFCD (Bitfield-Mask: 0x01)                     */
#define FRC_STATUS_ACTIVERXFCD_Pos        (1UL)                     /*!< ACTIVERXFCD (Bit 1)                                   */
#define FRC_STATUS_ACTIVERXFCD_Msk        (0x2UL)                   /*!< ACTIVERXFCD (Bitfield-Mask: 0x01)                     */
#define FRC_STATUS_RXABORTINPROGRESS_Pos  (2UL)                     /*!< RXABORTINPROGRESS (Bit 2)                             */
#define FRC_STATUS_RXABORTINPROGRESS_Msk  (0x4UL)                   /*!< RXABORTINPROGRESS (Bitfield-Mask: 0x01)               */
#define FRC_STATUS_SNIFFDFRAME_Pos        (3UL)                     /*!< SNIFFDFRAME (Bit 3)                                   */
#define FRC_STATUS_SNIFFDFRAME_Msk        (0x8UL)                   /*!< SNIFFDFRAME (Bitfield-Mask: 0x01)                     */
#define FRC_STATUS_SNIFFDCOUNT_Pos        (4UL)                     /*!< SNIFFDCOUNT (Bit 4)                                   */
#define FRC_STATUS_SNIFFDCOUNT_Msk        (0xf0UL)                  /*!< SNIFFDCOUNT (Bitfield-Mask: 0x0f)                     */
#define FRC_STATUS_RXRAWBLOCKED_Pos       (8UL)                     /*!< RXRAWBLOCKED (Bit 8)                                  */
#define FRC_STATUS_RXRAWBLOCKED_Msk       (0x100UL)                 /*!< RXRAWBLOCKED (Bitfield-Mask: 0x01)                    */
/* ========================================================  DFLCTRL  ======================================================== */
#define FRC_DFLCTRL_DFLMODE_Pos           (0UL)                     /*!< DFLMODE (Bit 0)                                       */
#define FRC_DFLCTRL_DFLMODE_Msk           (0x7UL)                   /*!< DFLMODE (Bitfield-Mask: 0x07)                         */
#define FRC_DFLCTRL_DFLBITORDER_Pos       (3UL)                     /*!< DFLBITORDER (Bit 3)                                   */
#define FRC_DFLCTRL_DFLBITORDER_Msk       (0x8UL)                   /*!< DFLBITORDER (Bitfield-Mask: 0x01)                     */
#define FRC_DFLCTRL_DFLSHIFT_Pos          (4UL)                     /*!< DFLSHIFT (Bit 4)                                      */
#define FRC_DFLCTRL_DFLSHIFT_Msk          (0x70UL)                  /*!< DFLSHIFT (Bitfield-Mask: 0x07)                        */
#define FRC_DFLCTRL_DFLOFFSET_Pos         (8UL)                     /*!< DFLOFFSET (Bit 8)                                     */
#define FRC_DFLCTRL_DFLOFFSET_Msk         (0xf00UL)                 /*!< DFLOFFSET (Bitfield-Mask: 0x0f)                       */
#define FRC_DFLCTRL_DFLBITS_Pos           (12UL)                    /*!< DFLBITS (Bit 12)                                      */
#define FRC_DFLCTRL_DFLBITS_Msk           (0xf000UL)                /*!< DFLBITS (Bitfield-Mask: 0x0f)                         */
#define FRC_DFLCTRL_MINLENGTH_Pos         (16UL)                    /*!< MINLENGTH (Bit 16)                                    */
#define FRC_DFLCTRL_MINLENGTH_Msk         (0xf0000UL)               /*!< MINLENGTH (Bitfield-Mask: 0x0f)                       */
#define FRC_DFLCTRL_DFLINCLUDECRC_Pos     (20UL)                    /*!< DFLINCLUDECRC (Bit 20)                                */
#define FRC_DFLCTRL_DFLINCLUDECRC_Msk     (0x100000UL)              /*!< DFLINCLUDECRC (Bitfield-Mask: 0x01)                   */
/* =======================================================  MAXLENGTH  ======================================================= */
#define FRC_MAXLENGTH_MAXLENGTH_Pos       (0UL)                     /*!< MAXLENGTH (Bit 0)                                     */
#define FRC_MAXLENGTH_MAXLENGTH_Msk       (0xfffUL)                 /*!< MAXLENGTH (Bitfield-Mask: 0xfff)                      */
/* =====================================================  ADDRFILTCTRL  ====================================================== */
#define FRC_ADDRFILTCTRL_EN_Pos           (0UL)                     /*!< EN (Bit 0)                                            */
#define FRC_ADDRFILTCTRL_EN_Msk           (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define FRC_ADDRFILTCTRL_BRDCST00EN_Pos   (1UL)                     /*!< BRDCST00EN (Bit 1)                                    */
#define FRC_ADDRFILTCTRL_BRDCST00EN_Msk   (0x2UL)                   /*!< BRDCST00EN (Bitfield-Mask: 0x01)                      */
#define FRC_ADDRFILTCTRL_BRDCSTFFEN_Pos   (2UL)                     /*!< BRDCSTFFEN (Bit 2)                                    */
#define FRC_ADDRFILTCTRL_BRDCSTFFEN_Msk   (0x4UL)                   /*!< BRDCSTFFEN (Bitfield-Mask: 0x01)                      */
#define FRC_ADDRFILTCTRL_ADDRESS_Pos      (8UL)                     /*!< ADDRESS (Bit 8)                                       */
#define FRC_ADDRFILTCTRL_ADDRESS_Msk      (0xff00UL)                /*!< ADDRESS (Bitfield-Mask: 0xff)                         */
/* ======================================================  DATABUFFER  ======================================================= */
#define FRC_DATABUFFER_DATABUFFER_Pos     (0UL)                     /*!< DATABUFFER (Bit 0)                                    */
#define FRC_DATABUFFER_DATABUFFER_Msk     (0xffUL)                  /*!< DATABUFFER (Bitfield-Mask: 0xff)                      */
/* =========================================================  WCNT  ========================================================== */
#define FRC_WCNT_WCNT_Pos                 (0UL)                     /*!< WCNT (Bit 0)                                          */
#define FRC_WCNT_WCNT_Msk                 (0xfffUL)                 /*!< WCNT (Bitfield-Mask: 0xfff)                           */
/* =======================================================  WCNTCMP0  ======================================================== */
#define FRC_WCNTCMP0_FRAMELENGTH_Pos      (0UL)                     /*!< FRAMELENGTH (Bit 0)                                   */
#define FRC_WCNTCMP0_FRAMELENGTH_Msk      (0xfffUL)                 /*!< FRAMELENGTH (Bitfield-Mask: 0xfff)                    */
/* =======================================================  WCNTCMP1  ======================================================== */
#define FRC_WCNTCMP1_LENGTHFIELDLOC_Pos   (0UL)                     /*!< LENGTHFIELDLOC (Bit 0)                                */
#define FRC_WCNTCMP1_LENGTHFIELDLOC_Msk   (0xfffUL)                 /*!< LENGTHFIELDLOC (Bitfield-Mask: 0xfff)                 */
/* =======================================================  WCNTCMP2  ======================================================== */
#define FRC_WCNTCMP2_ADDRFIELDLOC_Pos     (0UL)                     /*!< ADDRFIELDLOC (Bit 0)                                  */
#define FRC_WCNTCMP2_ADDRFIELDLOC_Msk     (0xfffUL)                 /*!< ADDRFIELDLOC (Bitfield-Mask: 0xfff)                   */
/* ==========================================================  CMD  ========================================================== */
#define FRC_CMD_RXABORT_Pos               (0UL)                     /*!< RXABORT (Bit 0)                                       */
#define FRC_CMD_RXABORT_Msk               (0x1UL)                   /*!< RXABORT (Bitfield-Mask: 0x01)                         */
#define FRC_CMD_FRAMEDETRESUME_Pos        (1UL)                     /*!< FRAMEDETRESUME (Bit 1)                                */
#define FRC_CMD_FRAMEDETRESUME_Msk        (0x2UL)                   /*!< FRAMEDETRESUME (Bitfield-Mask: 0x01)                  */
#define FRC_CMD_INTERLEAVEWRITERESUME_Pos (2UL)                     /*!< INTERLEAVEWRITERESUME (Bit 2)                         */
#define FRC_CMD_INTERLEAVEWRITERESUME_Msk (0x4UL)                   /*!< INTERLEAVEWRITERESUME (Bitfield-Mask: 0x01)           */
#define FRC_CMD_INTERLEAVEREADRESUME_Pos  (3UL)                     /*!< INTERLEAVEREADRESUME (Bit 3)                          */
#define FRC_CMD_INTERLEAVEREADRESUME_Msk  (0x8UL)                   /*!< INTERLEAVEREADRESUME (Bitfield-Mask: 0x01)            */
#define FRC_CMD_CONVRESUME_Pos            (4UL)                     /*!< CONVRESUME (Bit 4)                                    */
#define FRC_CMD_CONVRESUME_Msk            (0x10UL)                  /*!< CONVRESUME (Bitfield-Mask: 0x01)                      */
#define FRC_CMD_CONVTERMINATE_Pos         (5UL)                     /*!< CONVTERMINATE (Bit 5)                                 */
#define FRC_CMD_CONVTERMINATE_Msk         (0x20UL)                  /*!< CONVTERMINATE (Bitfield-Mask: 0x01)                   */
#define FRC_CMD_TXSUBFRAMERESUME_Pos      (6UL)                     /*!< TXSUBFRAMERESUME (Bit 6)                              */
#define FRC_CMD_TXSUBFRAMERESUME_Msk      (0x40UL)                  /*!< TXSUBFRAMERESUME (Bitfield-Mask: 0x01)                */
#define FRC_CMD_INTERLEAVEINIT_Pos        (7UL)                     /*!< INTERLEAVEINIT (Bit 7)                                */
#define FRC_CMD_INTERLEAVEINIT_Msk        (0x80UL)                  /*!< INTERLEAVEINIT (Bitfield-Mask: 0x01)                  */
#define FRC_CMD_INTERLEAVECNTCLEAR_Pos    (8UL)                     /*!< INTERLEAVECNTCLEAR (Bit 8)                            */
#define FRC_CMD_INTERLEAVECNTCLEAR_Msk    (0x100UL)                 /*!< INTERLEAVECNTCLEAR (Bitfield-Mask: 0x01)              */
#define FRC_CMD_CONVINIT_Pos              (9UL)                     /*!< CONVINIT (Bit 9)                                      */
#define FRC_CMD_CONVINIT_Msk              (0x200UL)                 /*!< CONVINIT (Bitfield-Mask: 0x01)                        */
#define FRC_CMD_BLOCKINIT_Pos             (10UL)                    /*!< BLOCKINIT (Bit 10)                                    */
#define FRC_CMD_BLOCKINIT_Msk             (0x400UL)                 /*!< BLOCKINIT (Bitfield-Mask: 0x01)                       */
#define FRC_CMD_STATEINIT_Pos             (11UL)                    /*!< STATEINIT (Bit 11)                                    */
#define FRC_CMD_STATEINIT_Msk             (0x800UL)                 /*!< STATEINIT (Bitfield-Mask: 0x01)                       */
#define FRC_CMD_RXRAWUNBLOCK_Pos          (12UL)                    /*!< RXRAWUNBLOCK (Bit 12)                                 */
#define FRC_CMD_RXRAWUNBLOCK_Msk          (0x1000UL)                /*!< RXRAWUNBLOCK (Bitfield-Mask: 0x01)                    */
/* =======================================================  WHITECTRL  ======================================================= */
#define FRC_WHITECTRL_FEEDBACKSEL_Pos     (0UL)                     /*!< FEEDBACKSEL (Bit 0)                                   */
#define FRC_WHITECTRL_FEEDBACKSEL_Msk     (0x1fUL)                  /*!< FEEDBACKSEL (Bitfield-Mask: 0x1f)                     */
#define FRC_WHITECTRL_XORFEEDBACK_Pos     (5UL)                     /*!< XORFEEDBACK (Bit 5)                                   */
#define FRC_WHITECTRL_XORFEEDBACK_Msk     (0x60UL)                  /*!< XORFEEDBACK (Bitfield-Mask: 0x03)                     */
#define FRC_WHITECTRL_SHROUTPUTSEL_Pos    (8UL)                     /*!< SHROUTPUTSEL (Bit 8)                                  */
#define FRC_WHITECTRL_SHROUTPUTSEL_Msk    (0xf00UL)                 /*!< SHROUTPUTSEL (Bitfield-Mask: 0x0f)                    */
#define FRC_WHITECTRL_BLOCKERRORCORRECT_Pos (12UL)                  /*!< BLOCKERRORCORRECT (Bit 12)                            */
#define FRC_WHITECTRL_BLOCKERRORCORRECT_Msk (0x1000UL)              /*!< BLOCKERRORCORRECT (Bitfield-Mask: 0x01)               */
/* =======================================================  WHITEPOLY  ======================================================= */
#define FRC_WHITEPOLY_POLY_Pos            (0UL)                     /*!< POLY (Bit 0)                                          */
#define FRC_WHITEPOLY_POLY_Msk            (0xffffUL)                /*!< POLY (Bitfield-Mask: 0xffff)                          */
/* =======================================================  WHITEINIT  ======================================================= */
#define FRC_WHITEINIT_WHITEINIT_Pos       (0UL)                     /*!< WHITEINIT (Bit 0)                                     */
#define FRC_WHITEINIT_WHITEINIT_Msk       (0xffffUL)                /*!< WHITEINIT (Bitfield-Mask: 0xffff)                     */
/* ========================================================  FECCTRL  ======================================================== */
#define FRC_FECCTRL_BLOCKWHITEMODE_Pos    (0UL)                     /*!< BLOCKWHITEMODE (Bit 0)                                */
#define FRC_FECCTRL_BLOCKWHITEMODE_Msk    (0x7UL)                   /*!< BLOCKWHITEMODE (Bitfield-Mask: 0x07)                  */
#define FRC_FECCTRL_CONVMODE_Pos          (4UL)                     /*!< CONVMODE (Bit 4)                                      */
#define FRC_FECCTRL_CONVMODE_Msk          (0x30UL)                  /*!< CONVMODE (Bitfield-Mask: 0x03)                        */
#define FRC_FECCTRL_CONVDECODEMODE_Pos    (6UL)                     /*!< CONVDECODEMODE (Bit 6)                                */
#define FRC_FECCTRL_CONVDECODEMODE_Msk    (0x40UL)                  /*!< CONVDECODEMODE (Bitfield-Mask: 0x01)                  */
#define FRC_FECCTRL_CONVTRACEBACKDISABLE_Pos (7UL)                  /*!< CONVTRACEBACKDISABLE (Bit 7)                          */
#define FRC_FECCTRL_CONVTRACEBACKDISABLE_Msk (0x80UL)               /*!< CONVTRACEBACKDISABLE (Bitfield-Mask: 0x01)            */
#define FRC_FECCTRL_CONVINV_Pos           (8UL)                     /*!< CONVINV (Bit 8)                                       */
#define FRC_FECCTRL_CONVINV_Msk           (0x300UL)                 /*!< CONVINV (Bitfield-Mask: 0x03)                         */
#define FRC_FECCTRL_INTERLEAVEMODE_Pos    (10UL)                    /*!< INTERLEAVEMODE (Bit 10)                               */
#define FRC_FECCTRL_INTERLEAVEMODE_Msk    (0xc00UL)                 /*!< INTERLEAVEMODE (Bitfield-Mask: 0x03)                  */
#define FRC_FECCTRL_INTERLEAVEFIRSTINDEX_Pos (12UL)                 /*!< INTERLEAVEFIRSTINDEX (Bit 12)                         */
#define FRC_FECCTRL_INTERLEAVEFIRSTINDEX_Msk (0xf000UL)             /*!< INTERLEAVEFIRSTINDEX (Bitfield-Mask: 0x0f)            */
#define FRC_FECCTRL_INTERLEAVEWIDTH_Pos   (16UL)                    /*!< INTERLEAVEWIDTH (Bit 16)                              */
#define FRC_FECCTRL_INTERLEAVEWIDTH_Msk   (0x10000UL)               /*!< INTERLEAVEWIDTH (Bitfield-Mask: 0x01)                 */
#define FRC_FECCTRL_CONVBUSLOCK_Pos       (17UL)                    /*!< CONVBUSLOCK (Bit 17)                                  */
#define FRC_FECCTRL_CONVBUSLOCK_Msk       (0x20000UL)               /*!< CONVBUSLOCK (Bitfield-Mask: 0x01)                     */
#define FRC_FECCTRL_CONVSUBFRAMETERMINATE_Pos (18UL)                /*!< CONVSUBFRAMETERMINATE (Bit 18)                        */
#define FRC_FECCTRL_CONVSUBFRAMETERMINATE_Msk (0x40000UL)           /*!< CONVSUBFRAMETERMINATE (Bitfield-Mask: 0x01)           */
#define FRC_FECCTRL_SINGLEBLOCK_Pos       (19UL)                    /*!< SINGLEBLOCK (Bit 19)                                  */
#define FRC_FECCTRL_SINGLEBLOCK_Msk       (0x80000UL)               /*!< SINGLEBLOCK (Bitfield-Mask: 0x01)                     */
#define FRC_FECCTRL_FORCE2FSK_Pos         (20UL)                    /*!< FORCE2FSK (Bit 20)                                    */
#define FRC_FECCTRL_FORCE2FSK_Msk         (0x100000UL)              /*!< FORCE2FSK (Bitfield-Mask: 0x01)                       */
#define FRC_FECCTRL_CONVHARDERROR_Pos     (21UL)                    /*!< CONVHARDERROR (Bit 21)                                */
#define FRC_FECCTRL_CONVHARDERROR_Msk     (0x200000UL)              /*!< CONVHARDERROR (Bitfield-Mask: 0x01)                   */
/* =====================================================  BLOCKRAMADDR  ====================================================== */
#define FRC_BLOCKRAMADDR_BLOCKRAMADDR_Pos (2UL)                     /*!< BLOCKRAMADDR (Bit 2)                                  */
#define FRC_BLOCKRAMADDR_BLOCKRAMADDR_Msk (0x7ffcUL)                /*!< BLOCKRAMADDR (Bitfield-Mask: 0x1fff)                  */
/* ======================================================  CONVRAMADDR  ====================================================== */
#define FRC_CONVRAMADDR_CONVRAMADDR_Pos   (2UL)                     /*!< CONVRAMADDR (Bit 2)                                   */
#define FRC_CONVRAMADDR_CONVRAMADDR_Msk   (0x7ffcUL)                /*!< CONVRAMADDR (Bitfield-Mask: 0x1fff)                   */
/* =========================================================  CTRL  ========================================================== */
#define FRC_CTRL_RANDOMTX_Pos             (0UL)                     /*!< RANDOMTX (Bit 0)                                      */
#define FRC_CTRL_RANDOMTX_Msk             (0x1UL)                   /*!< RANDOMTX (Bitfield-Mask: 0x01)                        */
#define FRC_CTRL_UARTMODE_Pos             (1UL)                     /*!< UARTMODE (Bit 1)                                      */
#define FRC_CTRL_UARTMODE_Msk             (0x2UL)                   /*!< UARTMODE (Bitfield-Mask: 0x01)                        */
#define FRC_CTRL_BITORDER_Pos             (2UL)                     /*!< BITORDER (Bit 2)                                      */
#define FRC_CTRL_BITORDER_Msk             (0x4UL)                   /*!< BITORDER (Bitfield-Mask: 0x01)                        */
#define FRC_CTRL_TXFCDMODE_Pos            (4UL)                     /*!< TXFCDMODE (Bit 4)                                     */
#define FRC_CTRL_TXFCDMODE_Msk            (0x30UL)                  /*!< TXFCDMODE (Bitfield-Mask: 0x03)                       */
#define FRC_CTRL_RXFCDMODE_Pos            (6UL)                     /*!< RXFCDMODE (Bit 6)                                     */
#define FRC_CTRL_RXFCDMODE_Msk            (0xc0UL)                  /*!< RXFCDMODE (Bitfield-Mask: 0x03)                       */
#define FRC_CTRL_BITSPERWORD_Pos          (8UL)                     /*!< BITSPERWORD (Bit 8)                                   */
#define FRC_CTRL_BITSPERWORD_Msk          (0x700UL)                 /*!< BITSPERWORD (Bitfield-Mask: 0x07)                     */
#define FRC_CTRL_RATESELECT_Pos           (11UL)                    /*!< RATESELECT (Bit 11)                                   */
#define FRC_CTRL_RATESELECT_Msk           (0x1800UL)                /*!< RATESELECT (Bitfield-Mask: 0x03)                      */
#define FRC_CTRL_TXPREFETCH_Pos           (13UL)                    /*!< TXPREFETCH (Bit 13)                                   */
#define FRC_CTRL_TXPREFETCH_Msk           (0x2000UL)                /*!< TXPREFETCH (Bitfield-Mask: 0x01)                      */
#define FRC_CTRL_SEQHANDSHAKE_Pos         (16UL)                    /*!< SEQHANDSHAKE (Bit 16)                                 */
#define FRC_CTRL_SEQHANDSHAKE_Msk         (0x10000UL)               /*!< SEQHANDSHAKE (Bitfield-Mask: 0x01)                    */
#define FRC_CTRL_PRBSTEST_Pos             (17UL)                    /*!< PRBSTEST (Bit 17)                                     */
#define FRC_CTRL_PRBSTEST_Msk             (0x20000UL)               /*!< PRBSTEST (Bitfield-Mask: 0x01)                        */
/* ========================================================  RXCTRL  ========================================================= */
#define FRC_RXCTRL_STORECRC_Pos           (0UL)                     /*!< STORECRC (Bit 0)                                      */
#define FRC_RXCTRL_STORECRC_Msk           (0x1UL)                   /*!< STORECRC (Bitfield-Mask: 0x01)                        */
#define FRC_RXCTRL_ACCEPTCRCERRORS_Pos    (1UL)                     /*!< ACCEPTCRCERRORS (Bit 1)                               */
#define FRC_RXCTRL_ACCEPTCRCERRORS_Msk    (0x2UL)                   /*!< ACCEPTCRCERRORS (Bitfield-Mask: 0x01)                 */
#define FRC_RXCTRL_ACCEPTBLOCKERRORS_Pos  (2UL)                     /*!< ACCEPTBLOCKERRORS (Bit 2)                             */
#define FRC_RXCTRL_ACCEPTBLOCKERRORS_Msk  (0x4UL)                   /*!< ACCEPTBLOCKERRORS (Bitfield-Mask: 0x01)               */
#define FRC_RXCTRL_TRACKABFRAME_Pos       (3UL)                     /*!< TRACKABFRAME (Bit 3)                                  */
#define FRC_RXCTRL_TRACKABFRAME_Msk       (0x8UL)                   /*!< TRACKABFRAME (Bitfield-Mask: 0x01)                    */
#define FRC_RXCTRL_BUFCLEAR_Pos           (4UL)                     /*!< BUFCLEAR (Bit 4)                                      */
#define FRC_RXCTRL_BUFCLEAR_Msk           (0x10UL)                  /*!< BUFCLEAR (Bitfield-Mask: 0x01)                        */
#define FRC_RXCTRL_BUFRESTOREFRAMEERROR_Pos (5UL)                   /*!< BUFRESTOREFRAMEERROR (Bit 5)                          */
#define FRC_RXCTRL_BUFRESTOREFRAMEERROR_Msk (0x20UL)                /*!< BUFRESTOREFRAMEERROR (Bitfield-Mask: 0x01)            */
#define FRC_RXCTRL_BUFRESTORERXABORTED_Pos (6UL)                    /*!< BUFRESTORERXABORTED (Bit 6)                           */
#define FRC_RXCTRL_BUFRESTORERXABORTED_Msk (0x40UL)                 /*!< BUFRESTORERXABORTED (Bitfield-Mask: 0x01)             */
/* ====================================================  TRAILTXDATACTRL  ==================================================== */
#define FRC_TRAILTXDATACTRL_TRAILTXDATA_Pos (0UL)                   /*!< TRAILTXDATA (Bit 0)                                   */
#define FRC_TRAILTXDATACTRL_TRAILTXDATA_Msk (0xffUL)                /*!< TRAILTXDATA (Bitfield-Mask: 0xff)                     */
#define FRC_TRAILTXDATACTRL_TRAILTXDATACNT_Pos (8UL)                /*!< TRAILTXDATACNT (Bit 8)                                */
#define FRC_TRAILTXDATACTRL_TRAILTXDATACNT_Msk (0x700UL)            /*!< TRAILTXDATACNT (Bitfield-Mask: 0x07)                  */
#define FRC_TRAILTXDATACTRL_TRAILTXDATAFORCE_Pos (11UL)             /*!< TRAILTXDATAFORCE (Bit 11)                             */
#define FRC_TRAILTXDATACTRL_TRAILTXDATAFORCE_Msk (0x800UL)          /*!< TRAILTXDATAFORCE (Bitfield-Mask: 0x01)                */
/* ======================================================  TRAILRXDATA  ====================================================== */
#define FRC_TRAILRXDATA_RSSI_Pos          (0UL)                     /*!< RSSI (Bit 0)                                          */
#define FRC_TRAILRXDATA_RSSI_Msk          (0x1UL)                   /*!< RSSI (Bitfield-Mask: 0x01)                            */
#define FRC_TRAILRXDATA_CRCOK_Pos         (1UL)                     /*!< CRCOK (Bit 1)                                         */
#define FRC_TRAILRXDATA_CRCOK_Msk         (0x2UL)                   /*!< CRCOK (Bitfield-Mask: 0x01)                           */
#define FRC_TRAILRXDATA_PROTIMERCC0BASE_Pos (2UL)                   /*!< PROTIMERCC0BASE (Bit 2)                               */
#define FRC_TRAILRXDATA_PROTIMERCC0BASE_Msk (0x4UL)                 /*!< PROTIMERCC0BASE (Bitfield-Mask: 0x01)                 */
#define FRC_TRAILRXDATA_PROTIMERCC0WRAPL_Pos (3UL)                  /*!< PROTIMERCC0WRAPL (Bit 3)                              */
#define FRC_TRAILRXDATA_PROTIMERCC0WRAPL_Msk (0x8UL)                /*!< PROTIMERCC0WRAPL (Bitfield-Mask: 0x01)                */
#define FRC_TRAILRXDATA_PROTIMERCC0WRAPH_Pos (4UL)                  /*!< PROTIMERCC0WRAPH (Bit 4)                              */
#define FRC_TRAILRXDATA_PROTIMERCC0WRAPH_Msk (0x10UL)               /*!< PROTIMERCC0WRAPH (Bitfield-Mask: 0x01)                */
#define FRC_TRAILRXDATA_RTCSTAMP_Pos      (5UL)                     /*!< RTCSTAMP (Bit 5)                                      */
#define FRC_TRAILRXDATA_RTCSTAMP_Msk      (0x20UL)                  /*!< RTCSTAMP (Bitfield-Mask: 0x01)                        */
/* =========================================================  SCNT  ========================================================== */
#define FRC_SCNT_SCNT_Pos                 (0UL)                     /*!< SCNT (Bit 0)                                          */
#define FRC_SCNT_SCNT_Msk                 (0xffUL)                  /*!< SCNT (Bitfield-Mask: 0xff)                            */
/* =====================================================  CONVGENERATOR  ===================================================== */
#define FRC_CONVGENERATOR_GENERATOR0_Pos  (0UL)                     /*!< GENERATOR0 (Bit 0)                                    */
#define FRC_CONVGENERATOR_GENERATOR0_Msk  (0x7fUL)                  /*!< GENERATOR0 (Bitfield-Mask: 0x7f)                      */
#define FRC_CONVGENERATOR_GENERATOR1_Pos  (8UL)                     /*!< GENERATOR1 (Bit 8)                                    */
#define FRC_CONVGENERATOR_GENERATOR1_Msk  (0x7f00UL)                /*!< GENERATOR1 (Bitfield-Mask: 0x7f)                      */
#define FRC_CONVGENERATOR_RECURSIVE_Pos   (16UL)                    /*!< RECURSIVE (Bit 16)                                    */
#define FRC_CONVGENERATOR_RECURSIVE_Msk   (0x10000UL)               /*!< RECURSIVE (Bitfield-Mask: 0x01)                       */
#define FRC_CONVGENERATOR_NONSYSTEMATIC_Pos (17UL)                  /*!< NONSYSTEMATIC (Bit 17)                                */
#define FRC_CONVGENERATOR_NONSYSTEMATIC_Msk (0x20000UL)             /*!< NONSYSTEMATIC (Bitfield-Mask: 0x01)                   */
/* =======================================================  PUNCTCTRL  ======================================================= */
#define FRC_PUNCTCTRL_PUNCT0_Pos          (0UL)                     /*!< PUNCT0 (Bit 0)                                        */
#define FRC_PUNCTCTRL_PUNCT0_Msk          (0x7fUL)                  /*!< PUNCT0 (Bitfield-Mask: 0x7f)                          */
#define FRC_PUNCTCTRL_PUNCT1_Pos          (8UL)                     /*!< PUNCT1 (Bit 8)                                        */
#define FRC_PUNCTCTRL_PUNCT1_Msk          (0x7f00UL)                /*!< PUNCT1 (Bitfield-Mask: 0x7f)                          */
/* =======================================================  PAUSECTRL  ======================================================= */
#define FRC_PAUSECTRL_FRAMEDETPAUSEEN_Pos (0UL)                     /*!< FRAMEDETPAUSEEN (Bit 0)                               */
#define FRC_PAUSECTRL_FRAMEDETPAUSEEN_Msk (0x1UL)                   /*!< FRAMEDETPAUSEEN (Bitfield-Mask: 0x01)                 */
#define FRC_PAUSECTRL_TXINTERLEAVEWRITEPAUSEEN_Pos (1UL)            /*!< TXINTERLEAVEWRITEPAUSEEN (Bit 1)                      */
#define FRC_PAUSECTRL_TXINTERLEAVEWRITEPAUSEEN_Msk (0x2UL)          /*!< TXINTERLEAVEWRITEPAUSEEN (Bitfield-Mask: 0x01)        */
#define FRC_PAUSECTRL_RXINTERLEAVEWRITEPAUSEEN_Pos (2UL)            /*!< RXINTERLEAVEWRITEPAUSEEN (Bit 2)                      */
#define FRC_PAUSECTRL_RXINTERLEAVEWRITEPAUSEEN_Msk (0x4UL)          /*!< RXINTERLEAVEWRITEPAUSEEN (Bitfield-Mask: 0x01)        */
#define FRC_PAUSECTRL_INTERLEAVEREADPAUSEEN_Pos (3UL)               /*!< INTERLEAVEREADPAUSEEN (Bit 3)                         */
#define FRC_PAUSECTRL_INTERLEAVEREADPAUSEEN_Msk (0x8UL)             /*!< INTERLEAVEREADPAUSEEN (Bitfield-Mask: 0x01)           */
#define FRC_PAUSECTRL_TXSUBFRAMEPAUSEEN_Pos (4UL)                   /*!< TXSUBFRAMEPAUSEEN (Bit 4)                             */
#define FRC_PAUSECTRL_TXSUBFRAMEPAUSEEN_Msk (0x10UL)                /*!< TXSUBFRAMEPAUSEEN (Bitfield-Mask: 0x01)               */
#define FRC_PAUSECTRL_CONVPAUSECNT_Pos    (5UL)                     /*!< CONVPAUSECNT (Bit 5)                                  */
#define FRC_PAUSECTRL_CONVPAUSECNT_Msk    (0x7e0UL)                 /*!< CONVPAUSECNT (Bitfield-Mask: 0x3f)                    */
#define FRC_PAUSECTRL_INTERLEAVEWRITEPAUSECNT_Pos (11UL)            /*!< INTERLEAVEWRITEPAUSECNT (Bit 11)                      */
#define FRC_PAUSECTRL_INTERLEAVEWRITEPAUSECNT_Msk (0xf800UL)        /*!< INTERLEAVEWRITEPAUSECNT (Bitfield-Mask: 0x1f)         */
#define FRC_PAUSECTRL_INTERLEAVEREADPAUSECNT_Pos (16UL)             /*!< INTERLEAVEREADPAUSECNT (Bit 16)                       */
#define FRC_PAUSECTRL_INTERLEAVEREADPAUSECNT_Msk (0x1f0000UL)       /*!< INTERLEAVEREADPAUSECNT (Bitfield-Mask: 0x1f)          */
/* ==========================================================  IF  =========================================================== */
#define FRC_IF_TXDONE_Pos                 (0UL)                     /*!< TXDONE (Bit 0)                                        */
#define FRC_IF_TXDONE_Msk                 (0x1UL)                   /*!< TXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IF_TXAFTERFRAMEDONE_Pos       (1UL)                     /*!< TXAFTERFRAMEDONE (Bit 1)                              */
#define FRC_IF_TXAFTERFRAMEDONE_Msk       (0x2UL)                   /*!< TXAFTERFRAMEDONE (Bitfield-Mask: 0x01)                */
#define FRC_IF_TXABORTED_Pos              (2UL)                     /*!< TXABORTED (Bit 2)                                     */
#define FRC_IF_TXABORTED_Msk              (0x4UL)                   /*!< TXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IF_TXUF_Pos                   (3UL)                     /*!< TXUF (Bit 3)                                          */
#define FRC_IF_TXUF_Msk                   (0x8UL)                   /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define FRC_IF_RXDONE_Pos                 (4UL)                     /*!< RXDONE (Bit 4)                                        */
#define FRC_IF_RXDONE_Msk                 (0x10UL)                  /*!< RXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IF_RXABORTED_Pos              (5UL)                     /*!< RXABORTED (Bit 5)                                     */
#define FRC_IF_RXABORTED_Msk              (0x20UL)                  /*!< RXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IF_FRAMEERROR_Pos             (6UL)                     /*!< FRAMEERROR (Bit 6)                                    */
#define FRC_IF_FRAMEERROR_Msk             (0x40UL)                  /*!< FRAMEERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IF_BLOCKERROR_Pos             (7UL)                     /*!< BLOCKERROR (Bit 7)                                    */
#define FRC_IF_BLOCKERROR_Msk             (0x80UL)                  /*!< BLOCKERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IF_RXOF_Pos                   (8UL)                     /*!< RXOF (Bit 8)                                          */
#define FRC_IF_RXOF_Msk                   (0x100UL)                 /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define FRC_IF_WCNTCMP0_Pos               (9UL)                     /*!< WCNTCMP0 (Bit 9)                                      */
#define FRC_IF_WCNTCMP0_Msk               (0x200UL)                 /*!< WCNTCMP0 (Bitfield-Mask: 0x01)                        */
#define FRC_IF_WCNTCMP1_Pos               (10UL)                    /*!< WCNTCMP1 (Bit 10)                                     */
#define FRC_IF_WCNTCMP1_Msk               (0x400UL)                 /*!< WCNTCMP1 (Bitfield-Mask: 0x01)                        */
#define FRC_IF_WCNTCMP2_Pos               (11UL)                    /*!< WCNTCMP2 (Bit 11)                                     */
#define FRC_IF_WCNTCMP2_Msk               (0x800UL)                 /*!< WCNTCMP2 (Bitfield-Mask: 0x01)                        */
#define FRC_IF_ADDRERROR_Pos              (12UL)                    /*!< ADDRERROR (Bit 12)                                    */
#define FRC_IF_ADDRERROR_Msk              (0x1000UL)                /*!< ADDRERROR (Bitfield-Mask: 0x01)                       */
#define FRC_IF_BUSERROR_Pos               (13UL)                    /*!< BUSERROR (Bit 13)                                     */
#define FRC_IF_BUSERROR_Msk               (0x2000UL)                /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define FRC_IF_RXRAWEVENT_Pos             (14UL)                    /*!< RXRAWEVENT (Bit 14)                                   */
#define FRC_IF_RXRAWEVENT_Msk             (0x4000UL)                /*!< RXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IF_TXRAWEVENT_Pos             (15UL)                    /*!< TXRAWEVENT (Bit 15)                                   */
#define FRC_IF_TXRAWEVENT_Msk             (0x8000UL)                /*!< TXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IF_SNIFFOF_Pos                (16UL)                    /*!< SNIFFOF (Bit 16)                                      */
#define FRC_IF_SNIFFOF_Msk                (0x10000UL)               /*!< SNIFFOF (Bitfield-Mask: 0x01)                         */
#define FRC_IF_LVDSWILLERROR_Pos          (17UL)                    /*!< LVDSWILLERROR (Bit 17)                                */
#define FRC_IF_LVDSWILLERROR_Msk          (0x20000UL)               /*!< LVDSWILLERROR (Bitfield-Mask: 0x01)                   */
#define FRC_IF_LVDSERROR_Pos              (18UL)                    /*!< LVDSERROR (Bit 18)                                    */
#define FRC_IF_LVDSERROR_Msk              (0x40000UL)               /*!< LVDSERROR (Bitfield-Mask: 0x01)                       */
#define FRC_IF_FRAMEDETPAUSED_Pos         (24UL)                    /*!< FRAMEDETPAUSED (Bit 24)                               */
#define FRC_IF_FRAMEDETPAUSED_Msk         (0x1000000UL)             /*!< FRAMEDETPAUSED (Bitfield-Mask: 0x01)                  */
#define FRC_IF_INTERLEAVEWRITEPAUSED_Pos  (25UL)                    /*!< INTERLEAVEWRITEPAUSED (Bit 25)                        */
#define FRC_IF_INTERLEAVEWRITEPAUSED_Msk  (0x2000000UL)             /*!< INTERLEAVEWRITEPAUSED (Bitfield-Mask: 0x01)           */
#define FRC_IF_INTERLEAVEREADPAUSED_Pos   (26UL)                    /*!< INTERLEAVEREADPAUSED (Bit 26)                         */
#define FRC_IF_INTERLEAVEREADPAUSED_Msk   (0x4000000UL)             /*!< INTERLEAVEREADPAUSED (Bitfield-Mask: 0x01)            */
#define FRC_IF_TXSUBFRAMEPAUSED_Pos       (27UL)                    /*!< TXSUBFRAMEPAUSED (Bit 27)                             */
#define FRC_IF_TXSUBFRAMEPAUSED_Msk       (0x8000000UL)             /*!< TXSUBFRAMEPAUSED (Bitfield-Mask: 0x01)                */
#define FRC_IF_CONVPAUSED_Pos             (28UL)                    /*!< CONVPAUSED (Bit 28)                                   */
#define FRC_IF_CONVPAUSED_Msk             (0x10000000UL)            /*!< CONVPAUSED (Bitfield-Mask: 0x01)                      */
#define FRC_IF_RXWORD_Pos                 (29UL)                    /*!< RXWORD (Bit 29)                                       */
#define FRC_IF_RXWORD_Msk                 (0x20000000UL)            /*!< RXWORD (Bitfield-Mask: 0x01)                          */
#define FRC_IF_TXWORD_Pos                 (30UL)                    /*!< TXWORD (Bit 30)                                       */
#define FRC_IF_TXWORD_Msk                 (0x40000000UL)            /*!< TXWORD (Bitfield-Mask: 0x01)                          */
/* ==========================================================  IFS  ========================================================== */
#define FRC_IFS_TXDONE_Pos                (0UL)                     /*!< TXDONE (Bit 0)                                        */
#define FRC_IFS_TXDONE_Msk                (0x1UL)                   /*!< TXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IFS_TXAFTERFRAMEDONE_Pos      (1UL)                     /*!< TXAFTERFRAMEDONE (Bit 1)                              */
#define FRC_IFS_TXAFTERFRAMEDONE_Msk      (0x2UL)                   /*!< TXAFTERFRAMEDONE (Bitfield-Mask: 0x01)                */
#define FRC_IFS_TXABORTED_Pos             (2UL)                     /*!< TXABORTED (Bit 2)                                     */
#define FRC_IFS_TXABORTED_Msk             (0x4UL)                   /*!< TXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IFS_TXUF_Pos                  (3UL)                     /*!< TXUF (Bit 3)                                          */
#define FRC_IFS_TXUF_Msk                  (0x8UL)                   /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define FRC_IFS_RXDONE_Pos                (4UL)                     /*!< RXDONE (Bit 4)                                        */
#define FRC_IFS_RXDONE_Msk                (0x10UL)                  /*!< RXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IFS_RXABORTED_Pos             (5UL)                     /*!< RXABORTED (Bit 5)                                     */
#define FRC_IFS_RXABORTED_Msk             (0x20UL)                  /*!< RXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IFS_FRAMEERROR_Pos            (6UL)                     /*!< FRAMEERROR (Bit 6)                                    */
#define FRC_IFS_FRAMEERROR_Msk            (0x40UL)                  /*!< FRAMEERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IFS_BLOCKERROR_Pos            (7UL)                     /*!< BLOCKERROR (Bit 7)                                    */
#define FRC_IFS_BLOCKERROR_Msk            (0x80UL)                  /*!< BLOCKERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IFS_RXOF_Pos                  (8UL)                     /*!< RXOF (Bit 8)                                          */
#define FRC_IFS_RXOF_Msk                  (0x100UL)                 /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define FRC_IFS_WCNTCMP0_Pos              (9UL)                     /*!< WCNTCMP0 (Bit 9)                                      */
#define FRC_IFS_WCNTCMP0_Msk              (0x200UL)                 /*!< WCNTCMP0 (Bitfield-Mask: 0x01)                        */
#define FRC_IFS_WCNTCMP1_Pos              (10UL)                    /*!< WCNTCMP1 (Bit 10)                                     */
#define FRC_IFS_WCNTCMP1_Msk              (0x400UL)                 /*!< WCNTCMP1 (Bitfield-Mask: 0x01)                        */
#define FRC_IFS_WCNTCMP2_Pos              (11UL)                    /*!< WCNTCMP2 (Bit 11)                                     */
#define FRC_IFS_WCNTCMP2_Msk              (0x800UL)                 /*!< WCNTCMP2 (Bitfield-Mask: 0x01)                        */
#define FRC_IFS_ADDRERROR_Pos             (12UL)                    /*!< ADDRERROR (Bit 12)                                    */
#define FRC_IFS_ADDRERROR_Msk             (0x1000UL)                /*!< ADDRERROR (Bitfield-Mask: 0x01)                       */
#define FRC_IFS_BUSERROR_Pos              (13UL)                    /*!< BUSERROR (Bit 13)                                     */
#define FRC_IFS_BUSERROR_Msk              (0x2000UL)                /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define FRC_IFS_RXRAWEVENT_Pos            (14UL)                    /*!< RXRAWEVENT (Bit 14)                                   */
#define FRC_IFS_RXRAWEVENT_Msk            (0x4000UL)                /*!< RXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IFS_TXRAWEVENT_Pos            (15UL)                    /*!< TXRAWEVENT (Bit 15)                                   */
#define FRC_IFS_TXRAWEVENT_Msk            (0x8000UL)                /*!< TXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IFS_SNIFFOF_Pos               (16UL)                    /*!< SNIFFOF (Bit 16)                                      */
#define FRC_IFS_SNIFFOF_Msk               (0x10000UL)               /*!< SNIFFOF (Bitfield-Mask: 0x01)                         */
#define FRC_IFS_LVDSWILLERROR_Pos         (17UL)                    /*!< LVDSWILLERROR (Bit 17)                                */
#define FRC_IFS_LVDSWILLERROR_Msk         (0x20000UL)               /*!< LVDSWILLERROR (Bitfield-Mask: 0x01)                   */
#define FRC_IFS_LVDSERROR_Pos             (18UL)                    /*!< LVDSERROR (Bit 18)                                    */
#define FRC_IFS_LVDSERROR_Msk             (0x40000UL)               /*!< LVDSERROR (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IFC  ========================================================== */
#define FRC_IFC_TXDONE_Pos                (0UL)                     /*!< TXDONE (Bit 0)                                        */
#define FRC_IFC_TXDONE_Msk                (0x1UL)                   /*!< TXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IFC_TXAFTERFRAMEDONE_Pos      (1UL)                     /*!< TXAFTERFRAMEDONE (Bit 1)                              */
#define FRC_IFC_TXAFTERFRAMEDONE_Msk      (0x2UL)                   /*!< TXAFTERFRAMEDONE (Bitfield-Mask: 0x01)                */
#define FRC_IFC_TXABORTED_Pos             (2UL)                     /*!< TXABORTED (Bit 2)                                     */
#define FRC_IFC_TXABORTED_Msk             (0x4UL)                   /*!< TXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IFC_TXUF_Pos                  (3UL)                     /*!< TXUF (Bit 3)                                          */
#define FRC_IFC_TXUF_Msk                  (0x8UL)                   /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define FRC_IFC_RXDONE_Pos                (4UL)                     /*!< RXDONE (Bit 4)                                        */
#define FRC_IFC_RXDONE_Msk                (0x10UL)                  /*!< RXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IFC_RXABORTED_Pos             (5UL)                     /*!< RXABORTED (Bit 5)                                     */
#define FRC_IFC_RXABORTED_Msk             (0x20UL)                  /*!< RXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IFC_FRAMEERROR_Pos            (6UL)                     /*!< FRAMEERROR (Bit 6)                                    */
#define FRC_IFC_FRAMEERROR_Msk            (0x40UL)                  /*!< FRAMEERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IFC_BLOCKERROR_Pos            (7UL)                     /*!< BLOCKERROR (Bit 7)                                    */
#define FRC_IFC_BLOCKERROR_Msk            (0x80UL)                  /*!< BLOCKERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IFC_RXOF_Pos                  (8UL)                     /*!< RXOF (Bit 8)                                          */
#define FRC_IFC_RXOF_Msk                  (0x100UL)                 /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define FRC_IFC_WCNTCMP0_Pos              (9UL)                     /*!< WCNTCMP0 (Bit 9)                                      */
#define FRC_IFC_WCNTCMP0_Msk              (0x200UL)                 /*!< WCNTCMP0 (Bitfield-Mask: 0x01)                        */
#define FRC_IFC_WCNTCMP1_Pos              (10UL)                    /*!< WCNTCMP1 (Bit 10)                                     */
#define FRC_IFC_WCNTCMP1_Msk              (0x400UL)                 /*!< WCNTCMP1 (Bitfield-Mask: 0x01)                        */
#define FRC_IFC_WCNTCMP2_Pos              (11UL)                    /*!< WCNTCMP2 (Bit 11)                                     */
#define FRC_IFC_WCNTCMP2_Msk              (0x800UL)                 /*!< WCNTCMP2 (Bitfield-Mask: 0x01)                        */
#define FRC_IFC_ADDRERROR_Pos             (12UL)                    /*!< ADDRERROR (Bit 12)                                    */
#define FRC_IFC_ADDRERROR_Msk             (0x1000UL)                /*!< ADDRERROR (Bitfield-Mask: 0x01)                       */
#define FRC_IFC_BUSERROR_Pos              (13UL)                    /*!< BUSERROR (Bit 13)                                     */
#define FRC_IFC_BUSERROR_Msk              (0x2000UL)                /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define FRC_IFC_RXRAWEVENT_Pos            (14UL)                    /*!< RXRAWEVENT (Bit 14)                                   */
#define FRC_IFC_RXRAWEVENT_Msk            (0x4000UL)                /*!< RXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IFC_TXRAWEVENT_Pos            (15UL)                    /*!< TXRAWEVENT (Bit 15)                                   */
#define FRC_IFC_TXRAWEVENT_Msk            (0x8000UL)                /*!< TXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IFC_SNIFFOF_Pos               (16UL)                    /*!< SNIFFOF (Bit 16)                                      */
#define FRC_IFC_SNIFFOF_Msk               (0x10000UL)               /*!< SNIFFOF (Bitfield-Mask: 0x01)                         */
#define FRC_IFC_LVDSWILLERROR_Pos         (17UL)                    /*!< LVDSWILLERROR (Bit 17)                                */
#define FRC_IFC_LVDSWILLERROR_Msk         (0x20000UL)               /*!< LVDSWILLERROR (Bitfield-Mask: 0x01)                   */
#define FRC_IFC_LVDSERROR_Pos             (18UL)                    /*!< LVDSERROR (Bit 18)                                    */
#define FRC_IFC_LVDSERROR_Msk             (0x40000UL)               /*!< LVDSERROR (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IEN  ========================================================== */
#define FRC_IEN_TXDONE_Pos                (0UL)                     /*!< TXDONE (Bit 0)                                        */
#define FRC_IEN_TXDONE_Msk                (0x1UL)                   /*!< TXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IEN_TXAFTERFRAMEDONE_Pos      (1UL)                     /*!< TXAFTERFRAMEDONE (Bit 1)                              */
#define FRC_IEN_TXAFTERFRAMEDONE_Msk      (0x2UL)                   /*!< TXAFTERFRAMEDONE (Bitfield-Mask: 0x01)                */
#define FRC_IEN_TXABORTED_Pos             (2UL)                     /*!< TXABORTED (Bit 2)                                     */
#define FRC_IEN_TXABORTED_Msk             (0x4UL)                   /*!< TXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IEN_TXUF_Pos                  (3UL)                     /*!< TXUF (Bit 3)                                          */
#define FRC_IEN_TXUF_Msk                  (0x8UL)                   /*!< TXUF (Bitfield-Mask: 0x01)                            */
#define FRC_IEN_RXDONE_Pos                (4UL)                     /*!< RXDONE (Bit 4)                                        */
#define FRC_IEN_RXDONE_Msk                (0x10UL)                  /*!< RXDONE (Bitfield-Mask: 0x01)                          */
#define FRC_IEN_RXABORTED_Pos             (5UL)                     /*!< RXABORTED (Bit 5)                                     */
#define FRC_IEN_RXABORTED_Msk             (0x20UL)                  /*!< RXABORTED (Bitfield-Mask: 0x01)                       */
#define FRC_IEN_FRAMEERROR_Pos            (6UL)                     /*!< FRAMEERROR (Bit 6)                                    */
#define FRC_IEN_FRAMEERROR_Msk            (0x40UL)                  /*!< FRAMEERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IEN_BLOCKERROR_Pos            (7UL)                     /*!< BLOCKERROR (Bit 7)                                    */
#define FRC_IEN_BLOCKERROR_Msk            (0x80UL)                  /*!< BLOCKERROR (Bitfield-Mask: 0x01)                      */
#define FRC_IEN_RXOF_Pos                  (8UL)                     /*!< RXOF (Bit 8)                                          */
#define FRC_IEN_RXOF_Msk                  (0x100UL)                 /*!< RXOF (Bitfield-Mask: 0x01)                            */
#define FRC_IEN_WCNTCMP0_Pos              (9UL)                     /*!< WCNTCMP0 (Bit 9)                                      */
#define FRC_IEN_WCNTCMP0_Msk              (0x200UL)                 /*!< WCNTCMP0 (Bitfield-Mask: 0x01)                        */
#define FRC_IEN_WCNTCMP1_Pos              (10UL)                    /*!< WCNTCMP1 (Bit 10)                                     */
#define FRC_IEN_WCNTCMP1_Msk              (0x400UL)                 /*!< WCNTCMP1 (Bitfield-Mask: 0x01)                        */
#define FRC_IEN_WCNTCMP2_Pos              (11UL)                    /*!< WCNTCMP2 (Bit 11)                                     */
#define FRC_IEN_WCNTCMP2_Msk              (0x800UL)                 /*!< WCNTCMP2 (Bitfield-Mask: 0x01)                        */
#define FRC_IEN_ADDRERROR_Pos             (12UL)                    /*!< ADDRERROR (Bit 12)                                    */
#define FRC_IEN_ADDRERROR_Msk             (0x1000UL)                /*!< ADDRERROR (Bitfield-Mask: 0x01)                       */
#define FRC_IEN_BUSERROR_Pos              (13UL)                    /*!< BUSERROR (Bit 13)                                     */
#define FRC_IEN_BUSERROR_Msk              (0x2000UL)                /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define FRC_IEN_RXRAWEVENT_Pos            (14UL)                    /*!< RXRAWEVENT (Bit 14)                                   */
#define FRC_IEN_RXRAWEVENT_Msk            (0x4000UL)                /*!< RXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IEN_TXRAWEVENT_Pos            (15UL)                    /*!< TXRAWEVENT (Bit 15)                                   */
#define FRC_IEN_TXRAWEVENT_Msk            (0x8000UL)                /*!< TXRAWEVENT (Bitfield-Mask: 0x01)                      */
#define FRC_IEN_SNIFFOF_Pos               (16UL)                    /*!< SNIFFOF (Bit 16)                                      */
#define FRC_IEN_SNIFFOF_Msk               (0x10000UL)               /*!< SNIFFOF (Bitfield-Mask: 0x01)                         */
#define FRC_IEN_LVDSWILLERROR_Pos         (17UL)                    /*!< LVDSWILLERROR (Bit 17)                                */
#define FRC_IEN_LVDSWILLERROR_Msk         (0x20000UL)               /*!< LVDSWILLERROR (Bitfield-Mask: 0x01)                   */
#define FRC_IEN_LVDSERROR_Pos             (18UL)                    /*!< LVDSERROR (Bit 18)                                    */
#define FRC_IEN_LVDSERROR_Msk             (0x40000UL)               /*!< LVDSERROR (Bitfield-Mask: 0x01)                       */
#define FRC_IEN_FRAMEDETPAUSED_Pos        (24UL)                    /*!< FRAMEDETPAUSED (Bit 24)                               */
#define FRC_IEN_FRAMEDETPAUSED_Msk        (0x1000000UL)             /*!< FRAMEDETPAUSED (Bitfield-Mask: 0x01)                  */
#define FRC_IEN_INTERLEAVEWRITEPAUSED_Pos (25UL)                    /*!< INTERLEAVEWRITEPAUSED (Bit 25)                        */
#define FRC_IEN_INTERLEAVEWRITEPAUSED_Msk (0x2000000UL)             /*!< INTERLEAVEWRITEPAUSED (Bitfield-Mask: 0x01)           */
#define FRC_IEN_INTERLEAVEREADPAUSED_Pos  (26UL)                    /*!< INTERLEAVEREADPAUSED (Bit 26)                         */
#define FRC_IEN_INTERLEAVEREADPAUSED_Msk  (0x4000000UL)             /*!< INTERLEAVEREADPAUSED (Bitfield-Mask: 0x01)            */
#define FRC_IEN_TXSUBFRAMEPAUSED_Pos      (27UL)                    /*!< TXSUBFRAMEPAUSED (Bit 27)                             */
#define FRC_IEN_TXSUBFRAMEPAUSED_Msk      (0x8000000UL)             /*!< TXSUBFRAMEPAUSED (Bitfield-Mask: 0x01)                */
#define FRC_IEN_CONVPAUSED_Pos            (28UL)                    /*!< CONVPAUSED (Bit 28)                                   */
#define FRC_IEN_CONVPAUSED_Msk            (0x10000000UL)            /*!< CONVPAUSED (Bitfield-Mask: 0x01)                      */
#define FRC_IEN_RXWORD_Pos                (29UL)                    /*!< RXWORD (Bit 29)                                       */
#define FRC_IEN_RXWORD_Msk                (0x20000000UL)            /*!< RXWORD (Bitfield-Mask: 0x01)                          */
#define FRC_IEN_TXWORD_Pos                (30UL)                    /*!< TXWORD (Bit 30)                                       */
#define FRC_IEN_TXWORD_Msk                (0x40000000UL)            /*!< TXWORD (Bitfield-Mask: 0x01)                          */
/* ======================================================  BUFFERMODE  ======================================================= */
#define FRC_BUFFERMODE_TXBUFFERMODE_Pos   (0UL)                     /*!< TXBUFFERMODE (Bit 0)                                  */
#define FRC_BUFFERMODE_TXBUFFERMODE_Msk   (0x1UL)                   /*!< TXBUFFERMODE (Bitfield-Mask: 0x01)                    */
#define FRC_BUFFERMODE_RXBUFFERMODE_Pos   (1UL)                     /*!< RXBUFFERMODE (Bit 1)                                  */
#define FRC_BUFFERMODE_RXBUFFERMODE_Msk   (0x6UL)                   /*!< RXBUFFERMODE (Bitfield-Mask: 0x03)                    */
/* =======================================================  ROUTEPEN  ======================================================== */
#define FRC_ROUTEPEN_DOUTPEN_Pos          (0UL)                     /*!< DOUTPEN (Bit 0)                                       */
#define FRC_ROUTEPEN_DOUTPEN_Msk          (0x1UL)                   /*!< DOUTPEN (Bitfield-Mask: 0x01)                         */
#define FRC_ROUTEPEN_DCLKPEN_Pos          (1UL)                     /*!< DCLKPEN (Bit 1)                                       */
#define FRC_ROUTEPEN_DCLKPEN_Msk          (0x2UL)                   /*!< DCLKPEN (Bitfield-Mask: 0x01)                         */
#define FRC_ROUTEPEN_DFRAMEPEN_Pos        (2UL)                     /*!< DFRAMEPEN (Bit 2)                                     */
#define FRC_ROUTEPEN_DFRAMEPEN_Msk        (0x4UL)                   /*!< DFRAMEPEN (Bitfield-Mask: 0x01)                       */
/* =======================================================  ROUTELOC0  ======================================================= */
#define FRC_ROUTELOC0_DOUTLOC_Pos         (0UL)                     /*!< DOUTLOC (Bit 0)                                       */
#define FRC_ROUTELOC0_DOUTLOC_Msk         (0x3fUL)                  /*!< DOUTLOC (Bitfield-Mask: 0x3f)                         */
#define FRC_ROUTELOC0_DCLKLOC_Pos         (8UL)                     /*!< DCLKLOC (Bit 8)                                       */
#define FRC_ROUTELOC0_DCLKLOC_Msk         (0x3f00UL)                /*!< DCLKLOC (Bitfield-Mask: 0x3f)                         */
#define FRC_ROUTELOC0_DFRAMELOC_Pos       (16UL)                    /*!< DFRAMELOC (Bit 16)                                    */
#define FRC_ROUTELOC0_DFRAMELOC_Msk       (0x3f0000UL)              /*!< DFRAMELOC (Bitfield-Mask: 0x3f)                       */
/* =======================================================  SNIFFCTRL  ======================================================= */
#define FRC_SNIFFCTRL_SNIFFMODE_Pos       (0UL)                     /*!< SNIFFMODE (Bit 0)                                     */
#define FRC_SNIFFCTRL_SNIFFMODE_Msk       (0x3UL)                   /*!< SNIFFMODE (Bitfield-Mask: 0x03)                       */
#define FRC_SNIFFCTRL_SNIFFBITS_Pos       (2UL)                     /*!< SNIFFBITS (Bit 2)                                     */
#define FRC_SNIFFCTRL_SNIFFBITS_Msk       (0x4UL)                   /*!< SNIFFBITS (Bitfield-Mask: 0x01)                       */
#define FRC_SNIFFCTRL_SNIFFRXDATA_Pos     (3UL)                     /*!< SNIFFRXDATA (Bit 3)                                   */
#define FRC_SNIFFCTRL_SNIFFRXDATA_Msk     (0x8UL)                   /*!< SNIFFRXDATA (Bitfield-Mask: 0x01)                     */
#define FRC_SNIFFCTRL_SNIFFTXDATA_Pos     (4UL)                     /*!< SNIFFTXDATA (Bit 4)                                   */
#define FRC_SNIFFCTRL_SNIFFTXDATA_Msk     (0x10UL)                  /*!< SNIFFTXDATA (Bitfield-Mask: 0x01)                     */
#define FRC_SNIFFCTRL_SNIFFRSSI_Pos       (5UL)                     /*!< SNIFFRSSI (Bit 5)                                     */
#define FRC_SNIFFCTRL_SNIFFRSSI_Msk       (0x20UL)                  /*!< SNIFFRSSI (Bitfield-Mask: 0x01)                       */
#define FRC_SNIFFCTRL_SNIFFSTATE_Pos      (6UL)                     /*!< SNIFFSTATE (Bit 6)                                    */
#define FRC_SNIFFCTRL_SNIFFSTATE_Msk      (0x40UL)                  /*!< SNIFFSTATE (Bitfield-Mask: 0x01)                      */
#define FRC_SNIFFCTRL_SNIFFAUXDATA_Pos    (7UL)                     /*!< SNIFFAUXDATA (Bit 7)                                  */
#define FRC_SNIFFCTRL_SNIFFAUXDATA_Msk    (0x80UL)                  /*!< SNIFFAUXDATA (Bitfield-Mask: 0x01)                    */
#define FRC_SNIFFCTRL_SNIFFBR_Pos         (8UL)                     /*!< SNIFFBR (Bit 8)                                       */
#define FRC_SNIFFCTRL_SNIFFBR_Msk         (0xff00UL)                /*!< SNIFFBR (Bitfield-Mask: 0xff)                         */
#define FRC_SNIFFCTRL_SNIFFSLEEPCTRL_Pos  (16UL)                    /*!< SNIFFSLEEPCTRL (Bit 16)                               */
#define FRC_SNIFFCTRL_SNIFFSLEEPCTRL_Msk  (0x10000UL)               /*!< SNIFFSLEEPCTRL (Bitfield-Mask: 0x01)                  */
/* ========================================================  AUXDATA  ======================================================== */
#define FRC_AUXDATA_AUXDATA_Pos           (0UL)                     /*!< AUXDATA (Bit 0)                                       */
#define FRC_AUXDATA_AUXDATA_Msk           (0x1ffUL)                 /*!< AUXDATA (Bitfield-Mask: 0x1ff)                        */
/* ========================================================  RAWCTRL  ======================================================== */
#define FRC_RAWCTRL_TXRAWMODE_Pos         (0UL)                     /*!< TXRAWMODE (Bit 0)                                     */
#define FRC_RAWCTRL_TXRAWMODE_Msk         (0x3UL)                   /*!< TXRAWMODE (Bitfield-Mask: 0x03)                       */
#define FRC_RAWCTRL_RXRAWMODE_Pos         (2UL)                     /*!< RXRAWMODE (Bit 2)                                     */
#define FRC_RAWCTRL_RXRAWMODE_Msk         (0x1cUL)                  /*!< RXRAWMODE (Bitfield-Mask: 0x07)                       */
#define FRC_RAWCTRL_RXRAWRANDOM_Pos       (5UL)                     /*!< RXRAWRANDOM (Bit 5)                                   */
#define FRC_RAWCTRL_RXRAWRANDOM_Msk       (0x20UL)                  /*!< RXRAWRANDOM (Bitfield-Mask: 0x01)                     */
#define FRC_RAWCTRL_RXRAWTRIGGER_Pos      (7UL)                     /*!< RXRAWTRIGGER (Bit 7)                                  */
#define FRC_RAWCTRL_RXRAWTRIGGER_Msk      (0x80UL)                  /*!< RXRAWTRIGGER (Bitfield-Mask: 0x01)                    */
#define FRC_RAWCTRL_RXRAWPRSSEL_Pos       (8UL)                     /*!< RXRAWPRSSEL (Bit 8)                                   */
#define FRC_RAWCTRL_RXRAWPRSSEL_Msk       (0xf00UL)                 /*!< RXRAWPRSSEL (Bitfield-Mask: 0x0f)                     */
/* =======================================================  RXRAWDATA  ======================================================= */
#define FRC_RXRAWDATA_RXRAWDATA_Pos       (0UL)                     /*!< RXRAWDATA (Bit 0)                                     */
#define FRC_RXRAWDATA_RXRAWDATA_Msk       (0xffffffffUL)            /*!< RXRAWDATA (Bitfield-Mask: 0xffffffff)                 */
/* =======================================================  PAUSEDATA  ======================================================= */
#define FRC_PAUSEDATA_PAUSEDATA_Pos       (0UL)                     /*!< PAUSEDATA (Bit 0)                                     */
#define FRC_PAUSEDATA_PAUSEDATA_Msk       (0x3fUL)                  /*!< PAUSEDATA (Bitfield-Mask: 0x3f)                       */
/* ====================================================  LIKELYCONVSTATE  ==================================================== */
#define FRC_LIKELYCONVSTATE_LIKELYCONVSTATE_Pos (0UL)               /*!< LIKELYCONVSTATE (Bit 0)                               */
#define FRC_LIKELYCONVSTATE_LIKELYCONVSTATE_Msk (0x3fUL)            /*!< LIKELYCONVSTATE (Bitfield-Mask: 0x3f)                 */
/* ====================================================  INTELEMENTNEXT  ===================================================== */
#define FRC_INTELEMENTNEXT_INTELEMENTNEXT_Pos (0UL)                 /*!< INTELEMENTNEXT (Bit 0)                                */
#define FRC_INTELEMENTNEXT_INTELEMENTNEXT_Msk (0xffUL)              /*!< INTELEMENTNEXT (Bitfield-Mask: 0xff)                  */
/* =====================================================  INTWRITEPOINT  ===================================================== */
#define FRC_INTWRITEPOINT_INTWRITEPOINT_Pos (0UL)                   /*!< INTWRITEPOINT (Bit 0)                                 */
#define FRC_INTWRITEPOINT_INTWRITEPOINT_Msk (0x1fUL)                /*!< INTWRITEPOINT (Bitfield-Mask: 0x1f)                   */
/* =====================================================  INTREADPOINT  ====================================================== */
#define FRC_INTREADPOINT_INTREADPOINT_Pos (0UL)                     /*!< INTREADPOINT (Bit 0)                                  */
#define FRC_INTREADPOINT_INTREADPOINT_Msk (0x1fUL)                  /*!< INTREADPOINT (Bitfield-Mask: 0x1f)                    */
/* =========================================================  FCD0  ========================================================== */
#define FRC_FCD0_WORDS_Pos                (0UL)                     /*!< WORDS (Bit 0)                                         */
#define FRC_FCD0_WORDS_Msk                (0xffUL)                  /*!< WORDS (Bitfield-Mask: 0xff)                           */
#define FRC_FCD0_BUFFER_Pos               (8UL)                     /*!< BUFFER (Bit 8)                                        */
#define FRC_FCD0_BUFFER_Msk               (0x300UL)                 /*!< BUFFER (Bitfield-Mask: 0x03)                          */
#define FRC_FCD0_INCLUDECRC_Pos           (10UL)                    /*!< INCLUDECRC (Bit 10)                                   */
#define FRC_FCD0_INCLUDECRC_Msk           (0x400UL)                 /*!< INCLUDECRC (Bitfield-Mask: 0x01)                      */
#define FRC_FCD0_CALCCRC_Pos              (11UL)                    /*!< CALCCRC (Bit 11)                                      */
#define FRC_FCD0_CALCCRC_Msk              (0x800UL)                 /*!< CALCCRC (Bitfield-Mask: 0x01)                         */
#define FRC_FCD0_SKIPCRC_Pos              (12UL)                    /*!< SKIPCRC (Bit 12)                                      */
#define FRC_FCD0_SKIPCRC_Msk              (0x3000UL)                /*!< SKIPCRC (Bitfield-Mask: 0x03)                         */
#define FRC_FCD0_SKIPWHITE_Pos            (14UL)                    /*!< SKIPWHITE (Bit 14)                                    */
#define FRC_FCD0_SKIPWHITE_Msk            (0x4000UL)                /*!< SKIPWHITE (Bitfield-Mask: 0x01)                       */
/* =========================================================  FCD1  ========================================================== */
#define FRC_FCD1_WORDS_Pos                (0UL)                     /*!< WORDS (Bit 0)                                         */
#define FRC_FCD1_WORDS_Msk                (0xffUL)                  /*!< WORDS (Bitfield-Mask: 0xff)                           */
#define FRC_FCD1_BUFFER_Pos               (8UL)                     /*!< BUFFER (Bit 8)                                        */
#define FRC_FCD1_BUFFER_Msk               (0x300UL)                 /*!< BUFFER (Bitfield-Mask: 0x03)                          */
#define FRC_FCD1_INCLUDECRC_Pos           (10UL)                    /*!< INCLUDECRC (Bit 10)                                   */
#define FRC_FCD1_INCLUDECRC_Msk           (0x400UL)                 /*!< INCLUDECRC (Bitfield-Mask: 0x01)                      */
#define FRC_FCD1_CALCCRC_Pos              (11UL)                    /*!< CALCCRC (Bit 11)                                      */
#define FRC_FCD1_CALCCRC_Msk              (0x800UL)                 /*!< CALCCRC (Bitfield-Mask: 0x01)                         */
#define FRC_FCD1_SKIPCRC_Pos              (12UL)                    /*!< SKIPCRC (Bit 12)                                      */
#define FRC_FCD1_SKIPCRC_Msk              (0x3000UL)                /*!< SKIPCRC (Bitfield-Mask: 0x03)                         */
#define FRC_FCD1_SKIPWHITE_Pos            (14UL)                    /*!< SKIPWHITE (Bit 14)                                    */
#define FRC_FCD1_SKIPWHITE_Msk            (0x4000UL)                /*!< SKIPWHITE (Bitfield-Mask: 0x01)                       */
/* =========================================================  FCD2  ========================================================== */
#define FRC_FCD2_WORDS_Pos                (0UL)                     /*!< WORDS (Bit 0)                                         */
#define FRC_FCD2_WORDS_Msk                (0xffUL)                  /*!< WORDS (Bitfield-Mask: 0xff)                           */
#define FRC_FCD2_BUFFER_Pos               (8UL)                     /*!< BUFFER (Bit 8)                                        */
#define FRC_FCD2_BUFFER_Msk               (0x300UL)                 /*!< BUFFER (Bitfield-Mask: 0x03)                          */
#define FRC_FCD2_INCLUDECRC_Pos           (10UL)                    /*!< INCLUDECRC (Bit 10)                                   */
#define FRC_FCD2_INCLUDECRC_Msk           (0x400UL)                 /*!< INCLUDECRC (Bitfield-Mask: 0x01)                      */
#define FRC_FCD2_CALCCRC_Pos              (11UL)                    /*!< CALCCRC (Bit 11)                                      */
#define FRC_FCD2_CALCCRC_Msk              (0x800UL)                 /*!< CALCCRC (Bitfield-Mask: 0x01)                         */
#define FRC_FCD2_SKIPCRC_Pos              (12UL)                    /*!< SKIPCRC (Bit 12)                                      */
#define FRC_FCD2_SKIPCRC_Msk              (0x3000UL)                /*!< SKIPCRC (Bitfield-Mask: 0x03)                         */
#define FRC_FCD2_SKIPWHITE_Pos            (14UL)                    /*!< SKIPWHITE (Bit 14)                                    */
#define FRC_FCD2_SKIPWHITE_Msk            (0x4000UL)                /*!< SKIPWHITE (Bitfield-Mask: 0x01)                       */
/* =========================================================  FCD3  ========================================================== */
#define FRC_FCD3_WORDS_Pos                (0UL)                     /*!< WORDS (Bit 0)                                         */
#define FRC_FCD3_WORDS_Msk                (0xffUL)                  /*!< WORDS (Bitfield-Mask: 0xff)                           */
#define FRC_FCD3_BUFFER_Pos               (8UL)                     /*!< BUFFER (Bit 8)                                        */
#define FRC_FCD3_BUFFER_Msk               (0x300UL)                 /*!< BUFFER (Bitfield-Mask: 0x03)                          */
#define FRC_FCD3_INCLUDECRC_Pos           (10UL)                    /*!< INCLUDECRC (Bit 10)                                   */
#define FRC_FCD3_INCLUDECRC_Msk           (0x400UL)                 /*!< INCLUDECRC (Bitfield-Mask: 0x01)                      */
#define FRC_FCD3_CALCCRC_Pos              (11UL)                    /*!< CALCCRC (Bit 11)                                      */
#define FRC_FCD3_CALCCRC_Msk              (0x800UL)                 /*!< CALCCRC (Bitfield-Mask: 0x01)                         */
#define FRC_FCD3_SKIPCRC_Pos              (12UL)                    /*!< SKIPCRC (Bit 12)                                      */
#define FRC_FCD3_SKIPCRC_Msk              (0x3000UL)                /*!< SKIPCRC (Bitfield-Mask: 0x03)                         */
#define FRC_FCD3_SKIPWHITE_Pos            (14UL)                    /*!< SKIPWHITE (Bit 14)                                    */
#define FRC_FCD3_SKIPWHITE_Msk            (0x4000UL)                /*!< SKIPWHITE (Bitfield-Mask: 0x01)                       */
/* ======================================================  INTELEMENT0  ====================================================== */
#define FRC_INTELEMENT0_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT0_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT1  ====================================================== */
#define FRC_INTELEMENT1_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT1_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT2  ====================================================== */
#define FRC_INTELEMENT2_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT2_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT3  ====================================================== */
#define FRC_INTELEMENT3_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT3_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT4  ====================================================== */
#define FRC_INTELEMENT4_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT4_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT5  ====================================================== */
#define FRC_INTELEMENT5_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT5_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT6  ====================================================== */
#define FRC_INTELEMENT6_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT6_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT7  ====================================================== */
#define FRC_INTELEMENT7_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT7_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT8  ====================================================== */
#define FRC_INTELEMENT8_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT8_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* ======================================================  INTELEMENT9  ====================================================== */
#define FRC_INTELEMENT9_INTELEMENT_Pos    (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT9_INTELEMENT_Msk    (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* =====================================================  INTELEMENT10  ====================================================== */
#define FRC_INTELEMENT10_INTELEMENTN_Pos  (0UL)                     /*!< INTELEMENTN (Bit 0)                                   */
#define FRC_INTELEMENT10_INTELEMENTN_Msk  (0xffUL)                  /*!< INTELEMENTN (Bitfield-Mask: 0xff)                     */
/* =====================================================  INTELEMENT11  ====================================================== */
#define FRC_INTELEMENT11_INTELEMENT_Pos   (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT11_INTELEMENT_Msk   (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* =====================================================  INTELEMENT12  ====================================================== */
#define FRC_INTELEMENT12_INTELEMENT_Pos   (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT12_INTELEMENT_Msk   (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* =====================================================  INTELEMENT13  ====================================================== */
#define FRC_INTELEMENT13_INTELEMENT_Pos   (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT13_INTELEMENT_Msk   (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* =====================================================  INTELEMENT14  ====================================================== */
#define FRC_INTELEMENT14_INTELEMENT_Pos   (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT14_INTELEMENT_Msk   (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */
/* =====================================================  INTELEMENT15  ====================================================== */
#define FRC_INTELEMENT15_INTELEMENT_Pos   (0UL)                     /*!< INTELEMENT (Bit 0)                                    */
#define FRC_INTELEMENT15_INTELEMENT_Msk   (0xffUL)                  /*!< INTELEMENT (Bitfield-Mask: 0xff)                      */


/* =========================================================================================================================== */
/* ================                                           MODEM                                           ================ */
/* =========================================================================================================================== */

/* ========================================================  STATUS  ========================================================= */
#define MODEM_STATUS_DEMODSTATE_Pos       (0UL)                     /*!< DEMODSTATE (Bit 0)                                    */
#define MODEM_STATUS_DEMODSTATE_Msk       (0x7UL)                   /*!< DEMODSTATE (Bitfield-Mask: 0x07)                      */
#define MODEM_STATUS_FRAMEDETID_Pos       (4UL)                     /*!< FRAMEDETID (Bit 4)                                    */
#define MODEM_STATUS_FRAMEDETID_Msk       (0x10UL)                  /*!< FRAMEDETID (Bitfield-Mask: 0x01)                      */
#define MODEM_STATUS_ANTSEL_Pos           (5UL)                     /*!< ANTSEL (Bit 5)                                        */
#define MODEM_STATUS_ANTSEL_Msk           (0x20UL)                  /*!< ANTSEL (Bitfield-Mask: 0x01)                          */
#define MODEM_STATUS_TIMSEQINV_Pos        (6UL)                     /*!< TIMSEQINV (Bit 6)                                     */
#define MODEM_STATUS_TIMSEQINV_Msk        (0x40UL)                  /*!< TIMSEQINV (Bitfield-Mask: 0x01)                       */
#define MODEM_STATUS_TIMLOSTCAUSE_Pos     (7UL)                     /*!< TIMLOSTCAUSE (Bit 7)                                  */
#define MODEM_STATUS_TIMLOSTCAUSE_Msk     (0x80UL)                  /*!< TIMLOSTCAUSE (Bitfield-Mask: 0x01)                    */
#define MODEM_STATUS_CORR_Pos             (16UL)                    /*!< CORR (Bit 16)                                         */
#define MODEM_STATUS_CORR_Msk             (0xff0000UL)              /*!< CORR (Bitfield-Mask: 0xff)                            */
#define MODEM_STATUS_WEAKSYMBOLS_Pos      (24UL)                    /*!< WEAKSYMBOLS (Bit 24)                                  */
#define MODEM_STATUS_WEAKSYMBOLS_Msk      (0xff000000UL)            /*!< WEAKSYMBOLS (Bitfield-Mask: 0xff)                     */
/* =====================================================  TIMDETSTATUS  ====================================================== */
#define MODEM_TIMDETSTATUS_TIMDETCORR_Pos (0UL)                     /*!< TIMDETCORR (Bit 0)                                    */
#define MODEM_TIMDETSTATUS_TIMDETCORR_Msk (0xffUL)                  /*!< TIMDETCORR (Bitfield-Mask: 0xff)                      */
#define MODEM_TIMDETSTATUS_TIMDETFREQOFFEST_Pos (8UL)               /*!< TIMDETFREQOFFEST (Bit 8)                              */
#define MODEM_TIMDETSTATUS_TIMDETFREQOFFEST_Msk (0xff00UL)          /*!< TIMDETFREQOFFEST (Bitfield-Mask: 0xff)                */
#define MODEM_TIMDETSTATUS_TIMDETPREERRORS_Pos (16UL)               /*!< TIMDETPREERRORS (Bit 16)                              */
#define MODEM_TIMDETSTATUS_TIMDETPREERRORS_Msk (0xf0000UL)          /*!< TIMDETPREERRORS (Bitfield-Mask: 0x0f)                 */
#define MODEM_TIMDETSTATUS_TIMDETPASS_Pos (24UL)                    /*!< TIMDETPASS (Bit 24)                                   */
#define MODEM_TIMDETSTATUS_TIMDETPASS_Msk (0x1000000UL)             /*!< TIMDETPASS (Bitfield-Mask: 0x01)                      */
#define MODEM_TIMDETSTATUS_TIMDETINDEX_Pos (25UL)                   /*!< TIMDETINDEX (Bit 25)                                  */
#define MODEM_TIMDETSTATUS_TIMDETINDEX_Msk (0x1e000000UL)           /*!< TIMDETINDEX (Bitfield-Mask: 0x0f)                     */
/* ======================================================  FREQOFFEST  ======================================================= */
#define MODEM_FREQOFFEST_FREQOFFEST_Pos   (0UL)                     /*!< FREQOFFEST (Bit 0)                                    */
#define MODEM_FREQOFFEST_FREQOFFEST_Msk   (0xffUL)                  /*!< FREQOFFEST (Bitfield-Mask: 0xff)                      */
#define MODEM_FREQOFFEST_POE_Pos          (8UL)                     /*!< POE (Bit 8)                                           */
#define MODEM_FREQOFFEST_POE_Msk          (0xff00UL)                /*!< POE (Bitfield-Mask: 0xff)                             */
#define MODEM_FREQOFFEST_CORRVAL_Pos      (16UL)                    /*!< CORRVAL (Bit 16)                                      */
#define MODEM_FREQOFFEST_CORRVAL_Msk      (0xff0000UL)              /*!< CORRVAL (Bitfield-Mask: 0xff)                         */
#define MODEM_FREQOFFEST_SOFTVAL_Pos      (24UL)                    /*!< SOFTVAL (Bit 24)                                      */
#define MODEM_FREQOFFEST_SOFTVAL_Msk      (0xff000000UL)            /*!< SOFTVAL (Bitfield-Mask: 0xff)                         */
/* =======================================================  AFCADJRX  ======================================================== */
#define MODEM_AFCADJRX_AFCADJRX_Pos       (0UL)                     /*!< AFCADJRX (Bit 0)                                      */
#define MODEM_AFCADJRX_AFCADJRX_Msk       (0x7ffffUL)               /*!< AFCADJRX (Bitfield-Mask: 0x7ffff)                     */
/* =======================================================  AFCADJTX  ======================================================== */
#define MODEM_AFCADJTX_AFCADJTX_Pos       (0UL)                     /*!< AFCADJTX (Bit 0)                                      */
#define MODEM_AFCADJTX_AFCADJTX_Msk       (0x7ffffUL)               /*!< AFCADJTX (Bitfield-Mask: 0x7ffff)                     */
/* ========================================================  MIXCTRL  ======================================================== */
#define MODEM_MIXCTRL_MODE_Pos            (0UL)                     /*!< MODE (Bit 0)                                          */
#define MODEM_MIXCTRL_MODE_Msk            (0xfUL)                   /*!< MODE (Bitfield-Mask: 0x0f)                            */
#define MODEM_MIXCTRL_DIGIQSWAPEN_Pos     (4UL)                     /*!< DIGIQSWAPEN (Bit 4)                                   */
#define MODEM_MIXCTRL_DIGIQSWAPEN_Msk     (0x10UL)                  /*!< DIGIQSWAPEN (Bitfield-Mask: 0x01)                     */
/* =========================================================  CTRL0  ========================================================= */
#define MODEM_CTRL0_FDM0DIFFDIS_Pos       (0UL)                     /*!< FDM0DIFFDIS (Bit 0)                                   */
#define MODEM_CTRL0_FDM0DIFFDIS_Msk       (0x1UL)                   /*!< FDM0DIFFDIS (Bitfield-Mask: 0x01)                     */
#define MODEM_CTRL0_MAPFSK_Pos            (1UL)                     /*!< MAPFSK (Bit 1)                                        */
#define MODEM_CTRL0_MAPFSK_Msk            (0xeUL)                   /*!< MAPFSK (Bitfield-Mask: 0x07)                          */
#define MODEM_CTRL0_CODING_Pos            (4UL)                     /*!< CODING (Bit 4)                                        */
#define MODEM_CTRL0_CODING_Msk            (0x30UL)                  /*!< CODING (Bitfield-Mask: 0x03)                          */
#define MODEM_CTRL0_MODFORMAT_Pos         (6UL)                     /*!< MODFORMAT (Bit 6)                                     */
#define MODEM_CTRL0_MODFORMAT_Msk         (0x1c0UL)                 /*!< MODFORMAT (Bitfield-Mask: 0x07)                       */
#define MODEM_CTRL0_DUALCORROPTDIS_Pos    (9UL)                     /*!< DUALCORROPTDIS (Bit 9)                                */
#define MODEM_CTRL0_DUALCORROPTDIS_Msk    (0x200UL)                 /*!< DUALCORROPTDIS (Bitfield-Mask: 0x01)                  */
#define MODEM_CTRL0_DSSSLEN_Pos           (11UL)                    /*!< DSSSLEN (Bit 11)                                      */
#define MODEM_CTRL0_DSSSLEN_Msk           (0xf800UL)                /*!< DSSSLEN (Bitfield-Mask: 0x1f)                         */
#define MODEM_CTRL0_DSSSSHIFTS_Pos        (16UL)                    /*!< DSSSSHIFTS (Bit 16)                                   */
#define MODEM_CTRL0_DSSSSHIFTS_Msk        (0x70000UL)               /*!< DSSSSHIFTS (Bitfield-Mask: 0x07)                      */
#define MODEM_CTRL0_DSSSDOUBLE_Pos        (19UL)                    /*!< DSSSDOUBLE (Bit 19)                                   */
#define MODEM_CTRL0_DSSSDOUBLE_Msk        (0x180000UL)              /*!< DSSSDOUBLE (Bitfield-Mask: 0x03)                      */
#define MODEM_CTRL0_DETDIS_Pos            (21UL)                    /*!< DETDIS (Bit 21)                                       */
#define MODEM_CTRL0_DETDIS_Msk            (0x200000UL)              /*!< DETDIS (Bitfield-Mask: 0x01)                          */
#define MODEM_CTRL0_DIFFENCMODE_Pos       (22UL)                    /*!< DIFFENCMODE (Bit 22)                                  */
#define MODEM_CTRL0_DIFFENCMODE_Msk       (0x1c00000UL)             /*!< DIFFENCMODE (Bitfield-Mask: 0x07)                     */
#define MODEM_CTRL0_SHAPING_Pos           (25UL)                    /*!< SHAPING (Bit 25)                                      */
#define MODEM_CTRL0_SHAPING_Msk           (0x6000000UL)             /*!< SHAPING (Bitfield-Mask: 0x03)                         */
#define MODEM_CTRL0_DEMODRAWDATASEL_Pos   (27UL)                    /*!< DEMODRAWDATASEL (Bit 27)                              */
#define MODEM_CTRL0_DEMODRAWDATASEL_Msk   (0x38000000UL)            /*!< DEMODRAWDATASEL (Bitfield-Mask: 0x07)                 */
#define MODEM_CTRL0_FRAMEDETDEL_Pos       (30UL)                    /*!< FRAMEDETDEL (Bit 30)                                  */
#define MODEM_CTRL0_FRAMEDETDEL_Msk       (0xc0000000UL)            /*!< FRAMEDETDEL (Bitfield-Mask: 0x03)                     */
/* =========================================================  CTRL1  ========================================================= */
#define MODEM_CTRL1_SYNCBITS_Pos          (0UL)                     /*!< SYNCBITS (Bit 0)                                      */
#define MODEM_CTRL1_SYNCBITS_Msk          (0x1fUL)                  /*!< SYNCBITS (Bitfield-Mask: 0x1f)                        */
#define MODEM_CTRL1_SYNCERRORS_Pos        (5UL)                     /*!< SYNCERRORS (Bit 5)                                    */
#define MODEM_CTRL1_SYNCERRORS_Msk        (0x1e0UL)                 /*!< SYNCERRORS (Bitfield-Mask: 0x0f)                      */
#define MODEM_CTRL1_DUALSYNC_Pos          (9UL)                     /*!< DUALSYNC (Bit 9)                                      */
#define MODEM_CTRL1_DUALSYNC_Msk          (0x200UL)                 /*!< DUALSYNC (Bitfield-Mask: 0x01)                        */
#define MODEM_CTRL1_TXSYNC_Pos            (10UL)                    /*!< TXSYNC (Bit 10)                                       */
#define MODEM_CTRL1_TXSYNC_Msk            (0x400UL)                 /*!< TXSYNC (Bitfield-Mask: 0x01)                          */
#define MODEM_CTRL1_SYNCDATA_Pos          (11UL)                    /*!< SYNCDATA (Bit 11)                                     */
#define MODEM_CTRL1_SYNCDATA_Msk          (0x800UL)                 /*!< SYNCDATA (Bitfield-Mask: 0x01)                        */
#define MODEM_CTRL1_SYNC1INV_Pos          (12UL)                    /*!< SYNC1INV (Bit 12)                                     */
#define MODEM_CTRL1_SYNC1INV_Msk          (0x1000UL)                /*!< SYNC1INV (Bitfield-Mask: 0x01)                        */
#define MODEM_CTRL1_COMPMODE_Pos          (14UL)                    /*!< COMPMODE (Bit 14)                                     */
#define MODEM_CTRL1_COMPMODE_Msk          (0xc000UL)                /*!< COMPMODE (Bitfield-Mask: 0x03)                        */
#define MODEM_CTRL1_RESYNCPER_Pos         (16UL)                    /*!< RESYNCPER (Bit 16)                                    */
#define MODEM_CTRL1_RESYNCPER_Msk         (0xf0000UL)               /*!< RESYNCPER (Bitfield-Mask: 0x0f)                       */
#define MODEM_CTRL1_PHASEDEMOD_Pos        (20UL)                    /*!< PHASEDEMOD (Bit 20)                                   */
#define MODEM_CTRL1_PHASEDEMOD_Msk        (0x300000UL)              /*!< PHASEDEMOD (Bitfield-Mask: 0x03)                      */
#define MODEM_CTRL1_FREQOFFESTPER_Pos     (22UL)                    /*!< FREQOFFESTPER (Bit 22)                                */
#define MODEM_CTRL1_FREQOFFESTPER_Msk     (0x1c00000UL)             /*!< FREQOFFESTPER (Bitfield-Mask: 0x07)                   */
#define MODEM_CTRL1_FREQOFFESTLIM_Pos     (25UL)                    /*!< FREQOFFESTLIM (Bit 25)                                */
#define MODEM_CTRL1_FREQOFFESTLIM_Msk     (0xfe000000UL)            /*!< FREQOFFESTLIM (Bitfield-Mask: 0x7f)                   */
/* =========================================================  CTRL2  ========================================================= */
#define MODEM_CTRL2_SQITHRESH_Pos         (0UL)                     /*!< SQITHRESH (Bit 0)                                     */
#define MODEM_CTRL2_SQITHRESH_Msk         (0xffUL)                  /*!< SQITHRESH (Bitfield-Mask: 0xff)                       */
#define MODEM_CTRL2_RXFRCDIS_Pos          (8UL)                     /*!< RXFRCDIS (Bit 8)                                      */
#define MODEM_CTRL2_RXFRCDIS_Msk          (0x100UL)                 /*!< RXFRCDIS (Bitfield-Mask: 0x01)                        */
#define MODEM_CTRL2_RXPINMODE_Pos         (9UL)                     /*!< RXPINMODE (Bit 9)                                     */
#define MODEM_CTRL2_RXPINMODE_Msk         (0x200UL)                 /*!< RXPINMODE (Bitfield-Mask: 0x01)                       */
#define MODEM_CTRL2_TXPINMODE_Pos         (10UL)                    /*!< TXPINMODE (Bit 10)                                    */
#define MODEM_CTRL2_TXPINMODE_Msk         (0xc00UL)                 /*!< TXPINMODE (Bitfield-Mask: 0x03)                       */
#define MODEM_CTRL2_DATAFILTER_Pos        (12UL)                    /*!< DATAFILTER (Bit 12)                                   */
#define MODEM_CTRL2_DATAFILTER_Msk        (0x3000UL)                /*!< DATAFILTER (Bitfield-Mask: 0x03)                      */
#define MODEM_CTRL2_BRDIVA_Pos            (14UL)                    /*!< BRDIVA (Bit 14)                                       */
#define MODEM_CTRL2_BRDIVA_Msk            (0x3c000UL)               /*!< BRDIVA (Bitfield-Mask: 0x0f)                          */
#define MODEM_CTRL2_BRDIVB_Pos            (18UL)                    /*!< BRDIVB (Bit 18)                                       */
#define MODEM_CTRL2_BRDIVB_Msk            (0x3c0000UL)              /*!< BRDIVB (Bitfield-Mask: 0x0f)                          */
#define MODEM_CTRL2_DEVMULA_Pos           (22UL)                    /*!< DEVMULA (Bit 22)                                      */
#define MODEM_CTRL2_DEVMULA_Msk           (0xc00000UL)              /*!< DEVMULA (Bitfield-Mask: 0x03)                         */
#define MODEM_CTRL2_DEVMULB_Pos           (24UL)                    /*!< DEVMULB (Bit 24)                                      */
#define MODEM_CTRL2_DEVMULB_Msk           (0x3000000UL)             /*!< DEVMULB (Bitfield-Mask: 0x03)                         */
#define MODEM_CTRL2_RATESELMODE_Pos       (26UL)                    /*!< RATESELMODE (Bit 26)                                  */
#define MODEM_CTRL2_RATESELMODE_Msk       (0xc000000UL)             /*!< RATESELMODE (Bitfield-Mask: 0x03)                     */
#define MODEM_CTRL2_PRSDEBUG_Pos          (28UL)                    /*!< PRSDEBUG (Bit 28)                                     */
#define MODEM_CTRL2_PRSDEBUG_Msk          (0x10000000UL)            /*!< PRSDEBUG (Bitfield-Mask: 0x01)                        */
#define MODEM_CTRL2_DEVWEIGHTDIS_Pos      (29UL)                    /*!< DEVWEIGHTDIS (Bit 29)                                 */
#define MODEM_CTRL2_DEVWEIGHTDIS_Msk      (0x20000000UL)            /*!< DEVWEIGHTDIS (Bitfield-Mask: 0x01)                    */
#define MODEM_CTRL2_DMASEL_Pos            (30UL)                    /*!< DMASEL (Bit 30)                                       */
#define MODEM_CTRL2_DMASEL_Msk            (0xc0000000UL)            /*!< DMASEL (Bitfield-Mask: 0x03)                          */
/* =========================================================  CTRL3  ========================================================= */
#define MODEM_CTRL3_PRSDINEN_Pos          (0UL)                     /*!< PRSDINEN (Bit 0)                                      */
#define MODEM_CTRL3_PRSDINEN_Msk          (0x1UL)                   /*!< PRSDINEN (Bitfield-Mask: 0x01)                        */
#define MODEM_CTRL3_PRSDINSEL_Pos         (1UL)                     /*!< PRSDINSEL (Bit 1)                                     */
#define MODEM_CTRL3_PRSDINSEL_Msk         (0x1eUL)                  /*!< PRSDINSEL (Bitfield-Mask: 0x0f)                       */
#define MODEM_CTRL3_RAMTESTEN_Pos         (7UL)                     /*!< RAMTESTEN (Bit 7)                                     */
#define MODEM_CTRL3_RAMTESTEN_Msk         (0x80UL)                  /*!< RAMTESTEN (Bitfield-Mask: 0x01)                       */
#define MODEM_CTRL3_ANTDIVMODE_Pos        (8UL)                     /*!< ANTDIVMODE (Bit 8)                                    */
#define MODEM_CTRL3_ANTDIVMODE_Msk        (0x700UL)                 /*!< ANTDIVMODE (Bitfield-Mask: 0x07)                      */
#define MODEM_CTRL3_ANTDIVREPEATDIS_Pos   (11UL)                    /*!< ANTDIVREPEATDIS (Bit 11)                              */
#define MODEM_CTRL3_ANTDIVREPEATDIS_Msk   (0x800UL)                 /*!< ANTDIVREPEATDIS (Bitfield-Mask: 0x01)                 */
#define MODEM_CTRL3_TSAMPMODE_Pos         (12UL)                    /*!< TSAMPMODE (Bit 12)                                    */
#define MODEM_CTRL3_TSAMPMODE_Msk         (0x3000UL)                /*!< TSAMPMODE (Bitfield-Mask: 0x03)                       */
#define MODEM_CTRL3_TSAMPDEL_Pos          (14UL)                    /*!< TSAMPDEL (Bit 14)                                     */
#define MODEM_CTRL3_TSAMPDEL_Msk          (0xc000UL)                /*!< TSAMPDEL (Bitfield-Mask: 0x03)                        */
#define MODEM_CTRL3_TSAMPLIM_Pos          (16UL)                    /*!< TSAMPLIM (Bit 16)                                     */
#define MODEM_CTRL3_TSAMPLIM_Msk          (0xffff0000UL)            /*!< TSAMPLIM (Bitfield-Mask: 0xffff)                      */
/* =========================================================  CTRL4  ========================================================= */
#define MODEM_CTRL4_ISICOMP_Pos           (0UL)                     /*!< ISICOMP (Bit 0)                                       */
#define MODEM_CTRL4_ISICOMP_Msk           (0xfUL)                   /*!< ISICOMP (Bitfield-Mask: 0x0f)                         */
#define MODEM_CTRL4_DEVOFFCOMP_Pos        (4UL)                     /*!< DEVOFFCOMP (Bit 4)                                    */
#define MODEM_CTRL4_DEVOFFCOMP_Msk        (0x10UL)                  /*!< DEVOFFCOMP (Bitfield-Mask: 0x01)                      */
#define MODEM_CTRL4_PREDISTGAIN_Pos       (5UL)                     /*!< PREDISTGAIN (Bit 5)                                   */
#define MODEM_CTRL4_PREDISTGAIN_Msk       (0x3e0UL)                 /*!< PREDISTGAIN (Bitfield-Mask: 0x1f)                     */
#define MODEM_CTRL4_PREDISTDEB_Pos        (10UL)                    /*!< PREDISTDEB (Bit 10)                                   */
#define MODEM_CTRL4_PREDISTDEB_Msk        (0x1c00UL)                /*!< PREDISTDEB (Bitfield-Mask: 0x07)                      */
#define MODEM_CTRL4_PREDISTAVG_Pos        (13UL)                    /*!< PREDISTAVG (Bit 13)                                   */
#define MODEM_CTRL4_PREDISTAVG_Msk        (0x2000UL)                /*!< PREDISTAVG (Bitfield-Mask: 0x01)                      */
#define MODEM_CTRL4_PREDISTRST_Pos        (14UL)                    /*!< PREDISTRST (Bit 14)                                   */
#define MODEM_CTRL4_PREDISTRST_Msk        (0x4000UL)                /*!< PREDISTRST (Bitfield-Mask: 0x01)                      */
#define MODEM_CTRL4_PHASECLICKFILT_Pos    (15UL)                    /*!< PHASECLICKFILT (Bit 15)                               */
#define MODEM_CTRL4_PHASECLICKFILT_Msk    (0x3f8000UL)              /*!< PHASECLICKFILT (Bitfield-Mask: 0x7f)                  */
#define MODEM_CTRL4_SOFTDSSSMODE_Pos      (22UL)                    /*!< SOFTDSSSMODE (Bit 22)                                 */
#define MODEM_CTRL4_SOFTDSSSMODE_Msk      (0x400000UL)              /*!< SOFTDSSSMODE (Bitfield-Mask: 0x01)                    */
#define MODEM_CTRL4_ADCSATLEVEL_Pos       (23UL)                    /*!< ADCSATLEVEL (Bit 23)                                  */
#define MODEM_CTRL4_ADCSATLEVEL_Msk       (0x3800000UL)             /*!< ADCSATLEVEL (Bitfield-Mask: 0x07)                     */
#define MODEM_CTRL4_ADCSATDENS_Pos        (26UL)                    /*!< ADCSATDENS (Bit 26)                                   */
#define MODEM_CTRL4_ADCSATDENS_Msk        (0xc000000UL)             /*!< ADCSATDENS (Bitfield-Mask: 0x03)                      */
#define MODEM_CTRL4_OFFSETPHASEMASKING_Pos (28UL)                   /*!< OFFSETPHASEMASKING (Bit 28)                           */
#define MODEM_CTRL4_OFFSETPHASEMASKING_Msk (0x10000000UL)           /*!< OFFSETPHASEMASKING (Bitfield-Mask: 0x01)              */
#define MODEM_CTRL4_OFFSETPHASESCALING_Pos (29UL)                   /*!< OFFSETPHASESCALING (Bit 29)                           */
#define MODEM_CTRL4_OFFSETPHASESCALING_Msk (0x20000000UL)           /*!< OFFSETPHASESCALING (Bitfield-Mask: 0x01)              */
#define MODEM_CTRL4_CLKUNDIVREQ_Pos       (31UL)                    /*!< CLKUNDIVREQ (Bit 31)                                  */
#define MODEM_CTRL4_CLKUNDIVREQ_Msk       (0x80000000UL)            /*!< CLKUNDIVREQ (Bitfield-Mask: 0x01)                     */
/* =========================================================  CTRL5  ========================================================= */
#define MODEM_CTRL5_BRCALEN_Pos           (1UL)                     /*!< BRCALEN (Bit 1)                                       */
#define MODEM_CTRL5_BRCALEN_Msk           (0x2UL)                   /*!< BRCALEN (Bitfield-Mask: 0x01)                         */
#define MODEM_CTRL5_BRCALMODE_Pos         (2UL)                     /*!< BRCALMODE (Bit 2)                                     */
#define MODEM_CTRL5_BRCALMODE_Msk         (0xcUL)                   /*!< BRCALMODE (Bitfield-Mask: 0x03)                       */
#define MODEM_CTRL5_BRCALAVG_Pos          (4UL)                     /*!< BRCALAVG (Bit 4)                                      */
#define MODEM_CTRL5_BRCALAVG_Msk          (0x30UL)                  /*!< BRCALAVG (Bitfield-Mask: 0x03)                        */
#define MODEM_CTRL5_DETDEL_Pos            (6UL)                     /*!< DETDEL (Bit 6)                                        */
#define MODEM_CTRL5_DETDEL_Msk            (0x1c0UL)                 /*!< DETDEL (Bitfield-Mask: 0x07)                          */
#define MODEM_CTRL5_TDEDGE_Pos            (9UL)                     /*!< TDEDGE (Bit 9)                                        */
#define MODEM_CTRL5_TDEDGE_Msk            (0x200UL)                 /*!< TDEDGE (Bitfield-Mask: 0x01)                          */
#define MODEM_CTRL5_TREDGE_Pos            (10UL)                    /*!< TREDGE (Bit 10)                                       */
#define MODEM_CTRL5_TREDGE_Msk            (0x400UL)                 /*!< TREDGE (Bitfield-Mask: 0x01)                          */
/* =========================================================  TXBR  ========================================================== */
#define MODEM_TXBR_TXBRNUM_Pos            (0UL)                     /*!< TXBRNUM (Bit 0)                                       */
#define MODEM_TXBR_TXBRNUM_Msk            (0xffffUL)                /*!< TXBRNUM (Bitfield-Mask: 0xffff)                       */
#define MODEM_TXBR_TXBRDEN_Pos            (16UL)                    /*!< TXBRDEN (Bit 16)                                      */
#define MODEM_TXBR_TXBRDEN_Msk            (0xff0000UL)              /*!< TXBRDEN (Bitfield-Mask: 0xff)                         */
/* =========================================================  RXBR  ========================================================== */
#define MODEM_RXBR_RXBRNUM_Pos            (0UL)                     /*!< RXBRNUM (Bit 0)                                       */
#define MODEM_RXBR_RXBRNUM_Msk            (0x1fUL)                  /*!< RXBRNUM (Bitfield-Mask: 0x1f)                         */
#define MODEM_RXBR_RXBRDEN_Pos            (5UL)                     /*!< RXBRDEN (Bit 5)                                       */
#define MODEM_RXBR_RXBRDEN_Msk            (0x3e0UL)                 /*!< RXBRDEN (Bitfield-Mask: 0x1f)                         */
#define MODEM_RXBR_RXBRINT_Pos            (10UL)                    /*!< RXBRINT (Bit 10)                                      */
#define MODEM_RXBR_RXBRINT_Msk            (0x1c00UL)                /*!< RXBRINT (Bitfield-Mask: 0x07)                         */
/* ==========================================================  CF  =========================================================== */
#define MODEM_CF_DEC0_Pos                 (0UL)                     /*!< DEC0 (Bit 0)                                          */
#define MODEM_CF_DEC0_Msk                 (0x7UL)                   /*!< DEC0 (Bitfield-Mask: 0x07)                            */
#define MODEM_CF_DEC1_Pos                 (3UL)                     /*!< DEC1 (Bit 3)                                          */
#define MODEM_CF_DEC1_Msk                 (0x1fff8UL)               /*!< DEC1 (Bitfield-Mask: 0x3fff)                          */
#define MODEM_CF_DEC2_Pos                 (17UL)                    /*!< DEC2 (Bit 17)                                         */
#define MODEM_CF_DEC2_Msk                 (0x7e0000UL)              /*!< DEC2 (Bitfield-Mask: 0x3f)                            */
#define MODEM_CF_CFOSR_Pos                (23UL)                    /*!< CFOSR (Bit 23)                                        */
#define MODEM_CF_CFOSR_Msk                (0x3800000UL)             /*!< CFOSR (Bitfield-Mask: 0x07)                           */
#define MODEM_CF_DEC1GAIN_Pos             (26UL)                    /*!< DEC1GAIN (Bit 26)                                     */
#define MODEM_CF_DEC1GAIN_Msk             (0xc000000UL)             /*!< DEC1GAIN (Bitfield-Mask: 0x03)                        */
#define MODEM_CF_RESYNCRESETTIMING_Pos    (28UL)                    /*!< RESYNCRESETTIMING (Bit 28)                            */
#define MODEM_CF_RESYNCRESETTIMING_Msk    (0x10000000UL)            /*!< RESYNCRESETTIMING (Bitfield-Mask: 0x01)               */
#define MODEM_CF_RESYNCBYPASS_Pos         (29UL)                    /*!< RESYNCBYPASS (Bit 29)                                 */
#define MODEM_CF_RESYNCBYPASS_Msk         (0x20000000UL)            /*!< RESYNCBYPASS (Bitfield-Mask: 0x01)                    */
/* ==========================================================  PRE  ========================================================== */
#define MODEM_PRE_BASE_Pos                (0UL)                     /*!< BASE (Bit 0)                                          */
#define MODEM_PRE_BASE_Msk                (0xfUL)                   /*!< BASE (Bitfield-Mask: 0x0f)                            */
#define MODEM_PRE_BASEBITS_Pos            (4UL)                     /*!< BASEBITS (Bit 4)                                      */
#define MODEM_PRE_BASEBITS_Msk            (0x30UL)                  /*!< BASEBITS (Bitfield-Mask: 0x03)                        */
#define MODEM_PRE_PRESYMB4FSK_Pos         (6UL)                     /*!< PRESYMB4FSK (Bit 6)                                   */
#define MODEM_PRE_PRESYMB4FSK_Msk         (0x40UL)                  /*!< PRESYMB4FSK (Bitfield-Mask: 0x01)                     */
#define MODEM_PRE_PREERRORS_Pos           (7UL)                     /*!< PREERRORS (Bit 7)                                     */
#define MODEM_PRE_PREERRORS_Msk           (0x780UL)                 /*!< PREERRORS (Bitfield-Mask: 0x0f)                       */
#define MODEM_PRE_DSSSPRE_Pos             (11UL)                    /*!< DSSSPRE (Bit 11)                                      */
#define MODEM_PRE_DSSSPRE_Msk             (0x800UL)                 /*!< DSSSPRE (Bitfield-Mask: 0x01)                         */
#define MODEM_PRE_SYNCSYMB4FSK_Pos        (12UL)                    /*!< SYNCSYMB4FSK (Bit 12)                                 */
#define MODEM_PRE_SYNCSYMB4FSK_Msk        (0x1000UL)                /*!< SYNCSYMB4FSK (Bitfield-Mask: 0x01)                    */
#define MODEM_PRE_TXBASES_Pos             (16UL)                    /*!< TXBASES (Bit 16)                                      */
#define MODEM_PRE_TXBASES_Msk             (0xffff0000UL)            /*!< TXBASES (Bitfield-Mask: 0xffff)                       */
/* =========================================================  SYNC0  ========================================================= */
#define MODEM_SYNC0_SYNC0_Pos             (0UL)                     /*!< SYNC0 (Bit 0)                                         */
#define MODEM_SYNC0_SYNC0_Msk             (0xffffffffUL)            /*!< SYNC0 (Bitfield-Mask: 0xffffffff)                     */
/* =========================================================  SYNC1  ========================================================= */
#define MODEM_SYNC1_SYNC1_Pos             (0UL)                     /*!< SYNC1 (Bit 0)                                         */
#define MODEM_SYNC1_SYNC1_Msk             (0xffffffffUL)            /*!< SYNC1 (Bitfield-Mask: 0xffffffff)                     */
/* ========================================================  TIMING  ========================================================= */
#define MODEM_TIMING_TIMTHRESH_Pos        (0UL)                     /*!< TIMTHRESH (Bit 0)                                     */
#define MODEM_TIMING_TIMTHRESH_Msk        (0xffUL)                  /*!< TIMTHRESH (Bitfield-Mask: 0xff)                       */
#define MODEM_TIMING_TIMINGBASES_Pos      (8UL)                     /*!< TIMINGBASES (Bit 8)                                   */
#define MODEM_TIMING_TIMINGBASES_Msk      (0xf00UL)                 /*!< TIMINGBASES (Bitfield-Mask: 0x0f)                     */
#define MODEM_TIMING_ADDTIMSEQ_Pos        (12UL)                    /*!< ADDTIMSEQ (Bit 12)                                    */
#define MODEM_TIMING_ADDTIMSEQ_Msk        (0xf000UL)                /*!< ADDTIMSEQ (Bitfield-Mask: 0x0f)                       */
#define MODEM_TIMING_TIMSEQINVEN_Pos      (16UL)                    /*!< TIMSEQINVEN (Bit 16)                                  */
#define MODEM_TIMING_TIMSEQINVEN_Msk      (0x10000UL)               /*!< TIMSEQINVEN (Bitfield-Mask: 0x01)                     */
#define MODEM_TIMING_TIMSEQSYNC_Pos       (17UL)                    /*!< TIMSEQSYNC (Bit 17)                                   */
#define MODEM_TIMING_TIMSEQSYNC_Msk       (0x20000UL)               /*!< TIMSEQSYNC (Bitfield-Mask: 0x01)                      */
#define MODEM_TIMING_FDM0THRESH_Pos       (18UL)                    /*!< FDM0THRESH (Bit 18)                                   */
#define MODEM_TIMING_FDM0THRESH_Msk       (0x1c0000UL)              /*!< FDM0THRESH (Bitfield-Mask: 0x07)                      */
#define MODEM_TIMING_OFFSUBNUM_Pos        (21UL)                    /*!< OFFSUBNUM (Bit 21)                                    */
#define MODEM_TIMING_OFFSUBNUM_Msk        (0x1e00000UL)             /*!< OFFSUBNUM (Bitfield-Mask: 0x0f)                       */
#define MODEM_TIMING_OFFSUBDEN_Pos        (25UL)                    /*!< OFFSUBDEN (Bit 25)                                    */
#define MODEM_TIMING_OFFSUBDEN_Msk        (0x1e000000UL)            /*!< OFFSUBDEN (Bitfield-Mask: 0x0f)                       */
#define MODEM_TIMING_TSAGCDEL_Pos         (29UL)                    /*!< TSAGCDEL (Bit 29)                                     */
#define MODEM_TIMING_TSAGCDEL_Msk         (0x20000000UL)            /*!< TSAGCDEL (Bitfield-Mask: 0x01)                        */
#define MODEM_TIMING_FASTRESYNC_Pos       (30UL)                    /*!< FASTRESYNC (Bit 30)                                   */
#define MODEM_TIMING_FASTRESYNC_Msk       (0xc0000000UL)            /*!< FASTRESYNC (Bitfield-Mask: 0x03)                      */
/* =========================================================  DSSS0  ========================================================= */
#define MODEM_DSSS0_DSSS0_Pos             (0UL)                     /*!< DSSS0 (Bit 0)                                         */
#define MODEM_DSSS0_DSSS0_Msk             (0xffffffffUL)            /*!< DSSS0 (Bitfield-Mask: 0xffffffff)                     */
/* =======================================================  MODINDEX  ======================================================== */
#define MODEM_MODINDEX_MODINDEXM_Pos      (0UL)                     /*!< MODINDEXM (Bit 0)                                     */
#define MODEM_MODINDEX_MODINDEXM_Msk      (0x1fUL)                  /*!< MODINDEXM (Bitfield-Mask: 0x1f)                       */
#define MODEM_MODINDEX_MODINDEXE_Pos      (5UL)                     /*!< MODINDEXE (Bit 5)                                     */
#define MODEM_MODINDEX_MODINDEXE_Msk      (0x3e0UL)                 /*!< MODINDEXE (Bitfield-Mask: 0x1f)                       */
#define MODEM_MODINDEX_FREQGAINE_Pos      (16UL)                    /*!< FREQGAINE (Bit 16)                                    */
#define MODEM_MODINDEX_FREQGAINE_Msk      (0x70000UL)               /*!< FREQGAINE (Bitfield-Mask: 0x07)                       */
#define MODEM_MODINDEX_FREQGAINM_Pos      (19UL)                    /*!< FREQGAINM (Bit 19)                                    */
#define MODEM_MODINDEX_FREQGAINM_Msk      (0x380000UL)              /*!< FREQGAINM (Bitfield-Mask: 0x07)                       */
/* ==========================================================  AFC  ========================================================== */
#define MODEM_AFC_AFCSCALEM_Pos           (0UL)                     /*!< AFCSCALEM (Bit 0)                                     */
#define MODEM_AFC_AFCSCALEM_Msk           (0x1fUL)                  /*!< AFCSCALEM (Bitfield-Mask: 0x1f)                       */
#define MODEM_AFC_AFCSCALEE_Pos           (5UL)                     /*!< AFCSCALEE (Bit 5)                                     */
#define MODEM_AFC_AFCSCALEE_Msk           (0xe0UL)                  /*!< AFCSCALEE (Bitfield-Mask: 0x07)                       */
#define MODEM_AFC_AFCRXMODE_Pos           (10UL)                    /*!< AFCRXMODE (Bit 10)                                    */
#define MODEM_AFC_AFCRXMODE_Msk           (0x1c00UL)                /*!< AFCRXMODE (Bitfield-Mask: 0x07)                       */
#define MODEM_AFC_AFCTXMODE_Pos           (13UL)                    /*!< AFCTXMODE (Bit 13)                                    */
#define MODEM_AFC_AFCTXMODE_Msk           (0x6000UL)                /*!< AFCTXMODE (Bitfield-Mask: 0x03)                       */
#define MODEM_AFC_AFCRXCLR_Pos            (15UL)                    /*!< AFCRXCLR (Bit 15)                                     */
#define MODEM_AFC_AFCRXCLR_Msk            (0x8000UL)                /*!< AFCRXCLR (Bitfield-Mask: 0x01)                        */
#define MODEM_AFC_AFCDEL_Pos              (16UL)                    /*!< AFCDEL (Bit 16)                                       */
#define MODEM_AFC_AFCDEL_Msk              (0x1f0000UL)              /*!< AFCDEL (Bitfield-Mask: 0x1f)                          */
#define MODEM_AFC_AFCAVGPER_Pos           (21UL)                    /*!< AFCAVGPER (Bit 21)                                    */
#define MODEM_AFC_AFCAVGPER_Msk           (0xe00000UL)              /*!< AFCAVGPER (Bitfield-Mask: 0x07)                       */
/* =======================================================  AFCADJLIM  ======================================================= */
#define MODEM_AFCADJLIM_AFCADJLIM_Pos     (0UL)                     /*!< AFCADJLIM (Bit 0)                                     */
#define MODEM_AFCADJLIM_AFCADJLIM_Msk     (0x3ffffUL)               /*!< AFCADJLIM (Bitfield-Mask: 0x3ffff)                    */
/* =======================================================  SHAPING0  ======================================================== */
#define MODEM_SHAPING0_COEFF0_Pos         (0UL)                     /*!< COEFF0 (Bit 0)                                        */
#define MODEM_SHAPING0_COEFF0_Msk         (0xffUL)                  /*!< COEFF0 (Bitfield-Mask: 0xff)                          */
#define MODEM_SHAPING0_COEFF1_Pos         (8UL)                     /*!< COEFF1 (Bit 8)                                        */
#define MODEM_SHAPING0_COEFF1_Msk         (0xff00UL)                /*!< COEFF1 (Bitfield-Mask: 0xff)                          */
#define MODEM_SHAPING0_COEFF2_Pos         (16UL)                    /*!< COEFF2 (Bit 16)                                       */
#define MODEM_SHAPING0_COEFF2_Msk         (0xff0000UL)              /*!< COEFF2 (Bitfield-Mask: 0xff)                          */
#define MODEM_SHAPING0_COEFF3_Pos         (24UL)                    /*!< COEFF3 (Bit 24)                                       */
#define MODEM_SHAPING0_COEFF3_Msk         (0xff000000UL)            /*!< COEFF3 (Bitfield-Mask: 0xff)                          */
/* =======================================================  SHAPING1  ======================================================== */
#define MODEM_SHAPING1_COEFF4_Pos         (0UL)                     /*!< COEFF4 (Bit 0)                                        */
#define MODEM_SHAPING1_COEFF4_Msk         (0xffUL)                  /*!< COEFF4 (Bitfield-Mask: 0xff)                          */
#define MODEM_SHAPING1_COEFF5_Pos         (8UL)                     /*!< COEFF5 (Bit 8)                                        */
#define MODEM_SHAPING1_COEFF5_Msk         (0xff00UL)                /*!< COEFF5 (Bitfield-Mask: 0xff)                          */
#define MODEM_SHAPING1_COEFF6_Pos         (16UL)                    /*!< COEFF6 (Bit 16)                                       */
#define MODEM_SHAPING1_COEFF6_Msk         (0xff0000UL)              /*!< COEFF6 (Bitfield-Mask: 0xff)                          */
#define MODEM_SHAPING1_COEFF7_Pos         (24UL)                    /*!< COEFF7 (Bit 24)                                       */
#define MODEM_SHAPING1_COEFF7_Msk         (0xff000000UL)            /*!< COEFF7 (Bitfield-Mask: 0xff)                          */
/* =======================================================  SHAPING2  ======================================================== */
#define MODEM_SHAPING2_COEFF8_Pos         (0UL)                     /*!< COEFF8 (Bit 0)                                        */
#define MODEM_SHAPING2_COEFF8_Msk         (0xffUL)                  /*!< COEFF8 (Bitfield-Mask: 0xff)                          */
/* =======================================================  RAMPCTRL  ======================================================== */
#define MODEM_RAMPCTRL_RAMPRATE0_Pos      (0UL)                     /*!< RAMPRATE0 (Bit 0)                                     */
#define MODEM_RAMPCTRL_RAMPRATE0_Msk      (0xfUL)                   /*!< RAMPRATE0 (Bitfield-Mask: 0x0f)                       */
#define MODEM_RAMPCTRL_RAMPRATE1_Pos      (4UL)                     /*!< RAMPRATE1 (Bit 4)                                     */
#define MODEM_RAMPCTRL_RAMPRATE1_Msk      (0xf0UL)                  /*!< RAMPRATE1 (Bitfield-Mask: 0x0f)                       */
#define MODEM_RAMPCTRL_RAMPRATE2_Pos      (8UL)                     /*!< RAMPRATE2 (Bit 8)                                     */
#define MODEM_RAMPCTRL_RAMPRATE2_Msk      (0xf00UL)                 /*!< RAMPRATE2 (Bitfield-Mask: 0x0f)                       */
#define MODEM_RAMPCTRL_RAMPDIS_Pos        (23UL)                    /*!< RAMPDIS (Bit 23)                                      */
#define MODEM_RAMPCTRL_RAMPDIS_Msk        (0x800000UL)              /*!< RAMPDIS (Bitfield-Mask: 0x01)                         */
#define MODEM_RAMPCTRL_RAMPVAL_Pos        (24UL)                    /*!< RAMPVAL (Bit 24)                                      */
#define MODEM_RAMPCTRL_RAMPVAL_Msk        (0xff000000UL)            /*!< RAMPVAL (Bitfield-Mask: 0xff)                         */
/* ========================================================  RAMPLEV  ======================================================== */
#define MODEM_RAMPLEV_RAMPLEV0_Pos        (0UL)                     /*!< RAMPLEV0 (Bit 0)                                      */
#define MODEM_RAMPLEV_RAMPLEV0_Msk        (0xffUL)                  /*!< RAMPLEV0 (Bitfield-Mask: 0xff)                        */
#define MODEM_RAMPLEV_RAMPLEV1_Pos        (8UL)                     /*!< RAMPLEV1 (Bit 8)                                      */
#define MODEM_RAMPLEV_RAMPLEV1_Msk        (0xff00UL)                /*!< RAMPLEV1 (Bitfield-Mask: 0xff)                        */
#define MODEM_RAMPLEV_RAMPLEV2_Pos        (16UL)                    /*!< RAMPLEV2 (Bit 16)                                     */
#define MODEM_RAMPLEV_RAMPLEV2_Msk        (0xff0000UL)              /*!< RAMPLEV2 (Bitfield-Mask: 0xff)                        */
/* =======================================================  ROUTEPEN  ======================================================== */
#define MODEM_ROUTEPEN_DINPEN_Pos         (0UL)                     /*!< DINPEN (Bit 0)                                        */
#define MODEM_ROUTEPEN_DINPEN_Msk         (0x1UL)                   /*!< DINPEN (Bitfield-Mask: 0x01)                          */
#define MODEM_ROUTEPEN_DOUTPEN_Pos        (1UL)                     /*!< DOUTPEN (Bit 1)                                       */
#define MODEM_ROUTEPEN_DOUTPEN_Msk        (0x2UL)                   /*!< DOUTPEN (Bitfield-Mask: 0x01)                         */
#define MODEM_ROUTEPEN_DCLKPEN_Pos        (2UL)                     /*!< DCLKPEN (Bit 2)                                       */
#define MODEM_ROUTEPEN_DCLKPEN_Msk        (0x4UL)                   /*!< DCLKPEN (Bitfield-Mask: 0x01)                         */
#define MODEM_ROUTEPEN_ANT0PEN_Pos        (3UL)                     /*!< ANT0PEN (Bit 3)                                       */
#define MODEM_ROUTEPEN_ANT0PEN_Msk        (0x8UL)                   /*!< ANT0PEN (Bitfield-Mask: 0x01)                         */
#define MODEM_ROUTEPEN_ANT1PEN_Pos        (4UL)                     /*!< ANT1PEN (Bit 4)                                       */
#define MODEM_ROUTEPEN_ANT1PEN_Msk        (0x10UL)                  /*!< ANT1PEN (Bitfield-Mask: 0x01)                         */
/* =======================================================  ROUTELOC0  ======================================================= */
#define MODEM_ROUTELOC0_DINLOC_Pos        (0UL)                     /*!< DINLOC (Bit 0)                                        */
#define MODEM_ROUTELOC0_DINLOC_Msk        (0x3fUL)                  /*!< DINLOC (Bitfield-Mask: 0x3f)                          */
#define MODEM_ROUTELOC0_DOUTLOC_Pos       (8UL)                     /*!< DOUTLOC (Bit 8)                                       */
#define MODEM_ROUTELOC0_DOUTLOC_Msk       (0x3f00UL)                /*!< DOUTLOC (Bitfield-Mask: 0x3f)                         */
#define MODEM_ROUTELOC0_DCLKLOC_Pos       (16UL)                    /*!< DCLKLOC (Bit 16)                                      */
#define MODEM_ROUTELOC0_DCLKLOC_Msk       (0x3f0000UL)              /*!< DCLKLOC (Bitfield-Mask: 0x3f)                         */
/* =======================================================  ROUTELOC1  ======================================================= */
#define MODEM_ROUTELOC1_ANT0LOC_Pos       (0UL)                     /*!< ANT0LOC (Bit 0)                                       */
#define MODEM_ROUTELOC1_ANT0LOC_Msk       (0x3fUL)                  /*!< ANT0LOC (Bitfield-Mask: 0x3f)                         */
#define MODEM_ROUTELOC1_ANT1LOC_Pos       (8UL)                     /*!< ANT1LOC (Bit 8)                                       */
#define MODEM_ROUTELOC1_ANT1LOC_Msk       (0x3f00UL)                /*!< ANT1LOC (Bitfield-Mask: 0x3f)                         */
/* ==========================================================  IF  =========================================================== */
#define MODEM_IF_TXFRAMESENT_Pos          (0UL)                     /*!< TXFRAMESENT (Bit 0)                                   */
#define MODEM_IF_TXFRAMESENT_Msk          (0x1UL)                   /*!< TXFRAMESENT (Bitfield-Mask: 0x01)                     */
#define MODEM_IF_TXSYNCSENT_Pos           (1UL)                     /*!< TXSYNCSENT (Bit 1)                                    */
#define MODEM_IF_TXSYNCSENT_Msk           (0x2UL)                   /*!< TXSYNCSENT (Bitfield-Mask: 0x01)                      */
#define MODEM_IF_TXPRESENT_Pos            (2UL)                     /*!< TXPRESENT (Bit 2)                                     */
#define MODEM_IF_TXPRESENT_Msk            (0x4UL)                   /*!< TXPRESENT (Bitfield-Mask: 0x01)                       */
#define MODEM_IF_RXTIMDET_Pos             (8UL)                     /*!< RXTIMDET (Bit 8)                                      */
#define MODEM_IF_RXTIMDET_Msk             (0x100UL)                 /*!< RXTIMDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IF_RXPREDET_Pos             (9UL)                     /*!< RXPREDET (Bit 9)                                      */
#define MODEM_IF_RXPREDET_Msk             (0x200UL)                 /*!< RXPREDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IF_RXFRAMEDET0_Pos          (10UL)                    /*!< RXFRAMEDET0 (Bit 10)                                  */
#define MODEM_IF_RXFRAMEDET0_Msk          (0x400UL)                 /*!< RXFRAMEDET0 (Bitfield-Mask: 0x01)                     */
#define MODEM_IF_RXFRAMEDET1_Pos          (11UL)                    /*!< RXFRAMEDET1 (Bit 11)                                  */
#define MODEM_IF_RXFRAMEDET1_Msk          (0x800UL)                 /*!< RXFRAMEDET1 (Bitfield-Mask: 0x01)                     */
#define MODEM_IF_RXTIMLOST_Pos            (12UL)                    /*!< RXTIMLOST (Bit 12)                                    */
#define MODEM_IF_RXTIMLOST_Msk            (0x1000UL)                /*!< RXTIMLOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IF_RXPRELOST_Pos            (13UL)                    /*!< RXPRELOST (Bit 13)                                    */
#define MODEM_IF_RXPRELOST_Msk            (0x2000UL)                /*!< RXPRELOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IF_RXFRAMEDETOF_Pos         (14UL)                    /*!< RXFRAMEDETOF (Bit 14)                                 */
#define MODEM_IF_RXFRAMEDETOF_Msk         (0x4000UL)                /*!< RXFRAMEDETOF (Bitfield-Mask: 0x01)                    */
#define MODEM_IF_RXTIMNF_Pos              (15UL)                    /*!< RXTIMNF (Bit 15)                                      */
#define MODEM_IF_RXTIMNF_Msk              (0x8000UL)                /*!< RXTIMNF (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFS  ========================================================== */
#define MODEM_IFS_TXFRAMESENT_Pos         (0UL)                     /*!< TXFRAMESENT (Bit 0)                                   */
#define MODEM_IFS_TXFRAMESENT_Msk         (0x1UL)                   /*!< TXFRAMESENT (Bitfield-Mask: 0x01)                     */
#define MODEM_IFS_TXSYNCSENT_Pos          (1UL)                     /*!< TXSYNCSENT (Bit 1)                                    */
#define MODEM_IFS_TXSYNCSENT_Msk          (0x2UL)                   /*!< TXSYNCSENT (Bitfield-Mask: 0x01)                      */
#define MODEM_IFS_TXPRESENT_Pos           (2UL)                     /*!< TXPRESENT (Bit 2)                                     */
#define MODEM_IFS_TXPRESENT_Msk           (0x4UL)                   /*!< TXPRESENT (Bitfield-Mask: 0x01)                       */
#define MODEM_IFS_RXTIMDET_Pos            (8UL)                     /*!< RXTIMDET (Bit 8)                                      */
#define MODEM_IFS_RXTIMDET_Msk            (0x100UL)                 /*!< RXTIMDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IFS_RXPREDET_Pos            (9UL)                     /*!< RXPREDET (Bit 9)                                      */
#define MODEM_IFS_RXPREDET_Msk            (0x200UL)                 /*!< RXPREDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IFS_RXFRAMEDET0_Pos         (10UL)                    /*!< RXFRAMEDET0 (Bit 10)                                  */
#define MODEM_IFS_RXFRAMEDET0_Msk         (0x400UL)                 /*!< RXFRAMEDET0 (Bitfield-Mask: 0x01)                     */
#define MODEM_IFS_RXFRAMEDET1_Pos         (11UL)                    /*!< RXFRAMEDET1 (Bit 11)                                  */
#define MODEM_IFS_RXFRAMEDET1_Msk         (0x800UL)                 /*!< RXFRAMEDET1 (Bitfield-Mask: 0x01)                     */
#define MODEM_IFS_RXTIMLOST_Pos           (12UL)                    /*!< RXTIMLOST (Bit 12)                                    */
#define MODEM_IFS_RXTIMLOST_Msk           (0x1000UL)                /*!< RXTIMLOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IFS_RXPRELOST_Pos           (13UL)                    /*!< RXPRELOST (Bit 13)                                    */
#define MODEM_IFS_RXPRELOST_Msk           (0x2000UL)                /*!< RXPRELOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IFS_RXFRAMEDETOF_Pos        (14UL)                    /*!< RXFRAMEDETOF (Bit 14)                                 */
#define MODEM_IFS_RXFRAMEDETOF_Msk        (0x4000UL)                /*!< RXFRAMEDETOF (Bitfield-Mask: 0x01)                    */
#define MODEM_IFS_RXTIMNF_Pos             (15UL)                    /*!< RXTIMNF (Bit 15)                                      */
#define MODEM_IFS_RXTIMNF_Msk             (0x8000UL)                /*!< RXTIMNF (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IFC  ========================================================== */
#define MODEM_IFC_TXFRAMESENT_Pos         (0UL)                     /*!< TXFRAMESENT (Bit 0)                                   */
#define MODEM_IFC_TXFRAMESENT_Msk         (0x1UL)                   /*!< TXFRAMESENT (Bitfield-Mask: 0x01)                     */
#define MODEM_IFC_TXSYNCSENT_Pos          (1UL)                     /*!< TXSYNCSENT (Bit 1)                                    */
#define MODEM_IFC_TXSYNCSENT_Msk          (0x2UL)                   /*!< TXSYNCSENT (Bitfield-Mask: 0x01)                      */
#define MODEM_IFC_TXPRESENT_Pos           (2UL)                     /*!< TXPRESENT (Bit 2)                                     */
#define MODEM_IFC_TXPRESENT_Msk           (0x4UL)                   /*!< TXPRESENT (Bitfield-Mask: 0x01)                       */
#define MODEM_IFC_RXTIMDET_Pos            (8UL)                     /*!< RXTIMDET (Bit 8)                                      */
#define MODEM_IFC_RXTIMDET_Msk            (0x100UL)                 /*!< RXTIMDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IFC_RXPREDET_Pos            (9UL)                     /*!< RXPREDET (Bit 9)                                      */
#define MODEM_IFC_RXPREDET_Msk            (0x200UL)                 /*!< RXPREDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IFC_RXFRAMEDET0_Pos         (10UL)                    /*!< RXFRAMEDET0 (Bit 10)                                  */
#define MODEM_IFC_RXFRAMEDET0_Msk         (0x400UL)                 /*!< RXFRAMEDET0 (Bitfield-Mask: 0x01)                     */
#define MODEM_IFC_RXFRAMEDET1_Pos         (11UL)                    /*!< RXFRAMEDET1 (Bit 11)                                  */
#define MODEM_IFC_RXFRAMEDET1_Msk         (0x800UL)                 /*!< RXFRAMEDET1 (Bitfield-Mask: 0x01)                     */
#define MODEM_IFC_RXTIMLOST_Pos           (12UL)                    /*!< RXTIMLOST (Bit 12)                                    */
#define MODEM_IFC_RXTIMLOST_Msk           (0x1000UL)                /*!< RXTIMLOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IFC_RXPRELOST_Pos           (13UL)                    /*!< RXPRELOST (Bit 13)                                    */
#define MODEM_IFC_RXPRELOST_Msk           (0x2000UL)                /*!< RXPRELOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IFC_RXFRAMEDETOF_Pos        (14UL)                    /*!< RXFRAMEDETOF (Bit 14)                                 */
#define MODEM_IFC_RXFRAMEDETOF_Msk        (0x4000UL)                /*!< RXFRAMEDETOF (Bitfield-Mask: 0x01)                    */
#define MODEM_IFC_RXTIMNF_Pos             (15UL)                    /*!< RXTIMNF (Bit 15)                                      */
#define MODEM_IFC_RXTIMNF_Msk             (0x8000UL)                /*!< RXTIMNF (Bitfield-Mask: 0x01)                         */
/* ==========================================================  IEN  ========================================================== */
#define MODEM_IEN_TXFRAMESENT_Pos         (0UL)                     /*!< TXFRAMESENT (Bit 0)                                   */
#define MODEM_IEN_TXFRAMESENT_Msk         (0x1UL)                   /*!< TXFRAMESENT (Bitfield-Mask: 0x01)                     */
#define MODEM_IEN_TXSYNCSENT_Pos          (1UL)                     /*!< TXSYNCSENT (Bit 1)                                    */
#define MODEM_IEN_TXSYNCSENT_Msk          (0x2UL)                   /*!< TXSYNCSENT (Bitfield-Mask: 0x01)                      */
#define MODEM_IEN_TXPRESENT_Pos           (2UL)                     /*!< TXPRESENT (Bit 2)                                     */
#define MODEM_IEN_TXPRESENT_Msk           (0x4UL)                   /*!< TXPRESENT (Bitfield-Mask: 0x01)                       */
#define MODEM_IEN_RXTIMDET_Pos            (8UL)                     /*!< RXTIMDET (Bit 8)                                      */
#define MODEM_IEN_RXTIMDET_Msk            (0x100UL)                 /*!< RXTIMDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IEN_RXPREDET_Pos            (9UL)                     /*!< RXPREDET (Bit 9)                                      */
#define MODEM_IEN_RXPREDET_Msk            (0x200UL)                 /*!< RXPREDET (Bitfield-Mask: 0x01)                        */
#define MODEM_IEN_RXFRAMEDET0_Pos         (10UL)                    /*!< RXFRAMEDET0 (Bit 10)                                  */
#define MODEM_IEN_RXFRAMEDET0_Msk         (0x400UL)                 /*!< RXFRAMEDET0 (Bitfield-Mask: 0x01)                     */
#define MODEM_IEN_RXFRAMEDET1_Pos         (11UL)                    /*!< RXFRAMEDET1 (Bit 11)                                  */
#define MODEM_IEN_RXFRAMEDET1_Msk         (0x800UL)                 /*!< RXFRAMEDET1 (Bitfield-Mask: 0x01)                     */
#define MODEM_IEN_RXTIMLOST_Pos           (12UL)                    /*!< RXTIMLOST (Bit 12)                                    */
#define MODEM_IEN_RXTIMLOST_Msk           (0x1000UL)                /*!< RXTIMLOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IEN_RXPRELOST_Pos           (13UL)                    /*!< RXPRELOST (Bit 13)                                    */
#define MODEM_IEN_RXPRELOST_Msk           (0x2000UL)                /*!< RXPRELOST (Bitfield-Mask: 0x01)                       */
#define MODEM_IEN_RXFRAMEDETOF_Pos        (14UL)                    /*!< RXFRAMEDETOF (Bit 14)                                 */
#define MODEM_IEN_RXFRAMEDETOF_Msk        (0x4000UL)                /*!< RXFRAMEDETOF (Bitfield-Mask: 0x01)                    */
#define MODEM_IEN_RXTIMNF_Pos             (15UL)                    /*!< RXTIMNF (Bit 15)                                      */
#define MODEM_IEN_RXTIMNF_Msk             (0x8000UL)                /*!< RXTIMNF (Bitfield-Mask: 0x01)                         */
/* ==========================================================  CMD  ========================================================== */
#define MODEM_CMD_PRESTOP_Pos             (0UL)                     /*!< PRESTOP (Bit 0)                                       */
#define MODEM_CMD_PRESTOP_Msk             (0x1UL)                   /*!< PRESTOP (Bitfield-Mask: 0x01)                         */
#define MODEM_CMD_AFCTXLOCK_Pos           (3UL)                     /*!< AFCTXLOCK (Bit 3)                                     */
#define MODEM_CMD_AFCTXLOCK_Msk           (0x8UL)                   /*!< AFCTXLOCK (Bitfield-Mask: 0x01)                       */
#define MODEM_CMD_AFCTXCLEAR_Pos          (4UL)                     /*!< AFCTXCLEAR (Bit 4)                                    */
#define MODEM_CMD_AFCTXCLEAR_Msk          (0x10UL)                  /*!< AFCTXCLEAR (Bitfield-Mask: 0x01)                      */
#define MODEM_CMD_AFCRXCLEAR_Pos          (5UL)                     /*!< AFCRXCLEAR (Bit 5)                                    */
#define MODEM_CMD_AFCRXCLEAR_Msk          (0x20UL)                  /*!< AFCRXCLEAR (Bitfield-Mask: 0x01)                      */
/* ========================================================  DCCOMP  ========================================================= */
#define MODEM_DCCOMP_DCESTIEN_Pos         (0UL)                     /*!< DCESTIEN (Bit 0)                                      */
#define MODEM_DCCOMP_DCESTIEN_Msk         (0x1UL)                   /*!< DCESTIEN (Bitfield-Mask: 0x01)                        */
#define MODEM_DCCOMP_DCCOMPEN_Pos         (1UL)                     /*!< DCCOMPEN (Bit 1)                                      */
#define MODEM_DCCOMP_DCCOMPEN_Msk         (0x2UL)                   /*!< DCCOMPEN (Bitfield-Mask: 0x01)                        */
#define MODEM_DCCOMP_DCRSTEN_Pos          (2UL)                     /*!< DCRSTEN (Bit 2)                                       */
#define MODEM_DCCOMP_DCRSTEN_Msk          (0x4UL)                   /*!< DCRSTEN (Bitfield-Mask: 0x01)                         */
#define MODEM_DCCOMP_DCCOMPFREEZE_Pos     (3UL)                     /*!< DCCOMPFREEZE (Bit 3)                                  */
#define MODEM_DCCOMP_DCCOMPFREEZE_Msk     (0x8UL)                   /*!< DCCOMPFREEZE (Bitfield-Mask: 0x01)                    */
#define MODEM_DCCOMP_DCCOMPGEAR_Pos       (4UL)                     /*!< DCCOMPGEAR (Bit 4)                                    */
#define MODEM_DCCOMP_DCCOMPGEAR_Msk       (0x70UL)                  /*!< DCCOMPGEAR (Bitfield-Mask: 0x07)                      */
#define MODEM_DCCOMP_DCLIMIT_Pos          (7UL)                     /*!< DCLIMIT (Bit 7)                                       */
#define MODEM_DCCOMP_DCLIMIT_Msk          (0x180UL)                 /*!< DCLIMIT (Bitfield-Mask: 0x03)                         */
/* ====================================================  DCCOMPFILTINIT  ===================================================== */
#define MODEM_DCCOMPFILTINIT_DCCOMPINITVALI_Pos (0UL)               /*!< DCCOMPINITVALI (Bit 0)                                */
#define MODEM_DCCOMPFILTINIT_DCCOMPINITVALI_Msk (0x7fffUL)          /*!< DCCOMPINITVALI (Bitfield-Mask: 0x7fff)                */
#define MODEM_DCCOMPFILTINIT_DCCOMPINITVALQ_Pos (15UL)              /*!< DCCOMPINITVALQ (Bit 15)                               */
#define MODEM_DCCOMPFILTINIT_DCCOMPINITVALQ_Msk (0x3fff8000UL)      /*!< DCCOMPINITVALQ (Bitfield-Mask: 0x7fff)                */
#define MODEM_DCCOMPFILTINIT_DCCOMPINIT_Pos (30UL)                  /*!< DCCOMPINIT (Bit 30)                                   */
#define MODEM_DCCOMPFILTINIT_DCCOMPINIT_Msk (0x40000000UL)          /*!< DCCOMPINIT (Bitfield-Mask: 0x01)                      */
/* ========================================================  DCESTI  ========================================================= */
#define MODEM_DCESTI_DCCOMPESTIVALI_Pos   (0UL)                     /*!< DCCOMPESTIVALI (Bit 0)                                */
#define MODEM_DCESTI_DCCOMPESTIVALI_Msk   (0x7fffUL)                /*!< DCCOMPESTIVALI (Bitfield-Mask: 0x7fff)                */
#define MODEM_DCESTI_DCCOMPESTIVALQ_Pos   (15UL)                    /*!< DCCOMPESTIVALQ (Bit 15)                               */
#define MODEM_DCESTI_DCCOMPESTIVALQ_Msk   (0x3fff8000UL)            /*!< DCCOMPESTIVALQ (Bitfield-Mask: 0x7fff)                */
/* =====================================================  RAM0_RAMDATA  ====================================================== */
#define MODEM_RAM0_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM0_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM1_RAMDATA  ====================================================== */
#define MODEM_RAM1_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM1_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM2_RAMDATA  ====================================================== */
#define MODEM_RAM2_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM2_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM3_RAMDATA  ====================================================== */
#define MODEM_RAM3_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM3_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM4_RAMDATA  ====================================================== */
#define MODEM_RAM4_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM4_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM5_RAMDATA  ====================================================== */
#define MODEM_RAM5_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM5_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM6_RAMDATA  ====================================================== */
#define MODEM_RAM6_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM6_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM7_RAMDATA  ====================================================== */
#define MODEM_RAM7_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM7_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM8_RAMDATA  ====================================================== */
#define MODEM_RAM8_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM8_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM9_RAMDATA  ====================================================== */
#define MODEM_RAM9_RAMDATA_DATA_Pos       (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM9_RAMDATA_DATA_Msk       (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM10_RAMDATA  ===================================================== */
#define MODEM_RAM10_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM10_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM11_RAMDATA  ===================================================== */
#define MODEM_RAM11_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM11_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM12_RAMDATA  ===================================================== */
#define MODEM_RAM12_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM12_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM13_RAMDATA  ===================================================== */
#define MODEM_RAM13_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM13_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM14_RAMDATA  ===================================================== */
#define MODEM_RAM14_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM14_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM15_RAMDATA  ===================================================== */
#define MODEM_RAM15_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM15_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM16_RAMDATA  ===================================================== */
#define MODEM_RAM16_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM16_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM17_RAMDATA  ===================================================== */
#define MODEM_RAM17_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM17_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM18_RAMDATA  ===================================================== */
#define MODEM_RAM18_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM18_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM19_RAMDATA  ===================================================== */
#define MODEM_RAM19_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM19_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM20_RAMDATA  ===================================================== */
#define MODEM_RAM20_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM20_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM21_RAMDATA  ===================================================== */
#define MODEM_RAM21_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM21_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM22_RAMDATA  ===================================================== */
#define MODEM_RAM22_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM22_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM23_RAMDATA  ===================================================== */
#define MODEM_RAM23_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM23_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM24_RAMDATA  ===================================================== */
#define MODEM_RAM24_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM24_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM25_RAMDATA  ===================================================== */
#define MODEM_RAM25_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM25_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM26_RAMDATA  ===================================================== */
#define MODEM_RAM26_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM26_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM27_RAMDATA  ===================================================== */
#define MODEM_RAM27_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM27_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM28_RAMDATA  ===================================================== */
#define MODEM_RAM28_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM28_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM29_RAMDATA  ===================================================== */
#define MODEM_RAM29_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM29_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM30_RAMDATA  ===================================================== */
#define MODEM_RAM30_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM30_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM31_RAMDATA  ===================================================== */
#define MODEM_RAM31_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM31_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM32_RAMDATA  ===================================================== */
#define MODEM_RAM32_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM32_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM33_RAMDATA  ===================================================== */
#define MODEM_RAM33_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM33_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM34_RAMDATA  ===================================================== */
#define MODEM_RAM34_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM34_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM35_RAMDATA  ===================================================== */
#define MODEM_RAM35_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM35_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM36_RAMDATA  ===================================================== */
#define MODEM_RAM36_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM36_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM37_RAMDATA  ===================================================== */
#define MODEM_RAM37_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM37_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM38_RAMDATA  ===================================================== */
#define MODEM_RAM38_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM38_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM39_RAMDATA  ===================================================== */
#define MODEM_RAM39_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM39_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM40_RAMDATA  ===================================================== */
#define MODEM_RAM40_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM40_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM41_RAMDATA  ===================================================== */
#define MODEM_RAM41_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM41_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM42_RAMDATA  ===================================================== */
#define MODEM_RAM42_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM42_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM43_RAMDATA  ===================================================== */
#define MODEM_RAM43_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM43_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM44_RAMDATA  ===================================================== */
#define MODEM_RAM44_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM44_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM45_RAMDATA  ===================================================== */
#define MODEM_RAM45_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM45_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM46_RAMDATA  ===================================================== */
#define MODEM_RAM46_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM46_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM47_RAMDATA  ===================================================== */
#define MODEM_RAM47_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM47_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM48_RAMDATA  ===================================================== */
#define MODEM_RAM48_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM48_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM49_RAMDATA  ===================================================== */
#define MODEM_RAM49_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM49_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM50_RAMDATA  ===================================================== */
#define MODEM_RAM50_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM50_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM51_RAMDATA  ===================================================== */
#define MODEM_RAM51_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM51_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM52_RAMDATA  ===================================================== */
#define MODEM_RAM52_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM52_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM53_RAMDATA  ===================================================== */
#define MODEM_RAM53_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM53_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM54_RAMDATA  ===================================================== */
#define MODEM_RAM54_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM54_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM55_RAMDATA  ===================================================== */
#define MODEM_RAM55_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM55_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM56_RAMDATA  ===================================================== */
#define MODEM_RAM56_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM56_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM57_RAMDATA  ===================================================== */
#define MODEM_RAM57_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM57_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM58_RAMDATA  ===================================================== */
#define MODEM_RAM58_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM58_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM59_RAMDATA  ===================================================== */
#define MODEM_RAM59_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM59_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM60_RAMDATA  ===================================================== */
#define MODEM_RAM60_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM60_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM61_RAMDATA  ===================================================== */
#define MODEM_RAM61_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM61_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM62_RAMDATA  ===================================================== */
#define MODEM_RAM62_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM62_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM63_RAMDATA  ===================================================== */
#define MODEM_RAM63_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM63_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM64_RAMDATA  ===================================================== */
#define MODEM_RAM64_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM64_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM65_RAMDATA  ===================================================== */
#define MODEM_RAM65_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM65_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM66_RAMDATA  ===================================================== */
#define MODEM_RAM66_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM66_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM67_RAMDATA  ===================================================== */
#define MODEM_RAM67_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM67_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM68_RAMDATA  ===================================================== */
#define MODEM_RAM68_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM68_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM69_RAMDATA  ===================================================== */
#define MODEM_RAM69_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM69_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM70_RAMDATA  ===================================================== */
#define MODEM_RAM70_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM70_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM71_RAMDATA  ===================================================== */
#define MODEM_RAM71_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM71_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM72_RAMDATA  ===================================================== */
#define MODEM_RAM72_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM72_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM73_RAMDATA  ===================================================== */
#define MODEM_RAM73_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM73_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM74_RAMDATA  ===================================================== */
#define MODEM_RAM74_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM74_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM75_RAMDATA  ===================================================== */
#define MODEM_RAM75_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM75_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM76_RAMDATA  ===================================================== */
#define MODEM_RAM76_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM76_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM77_RAMDATA  ===================================================== */
#define MODEM_RAM77_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM77_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM78_RAMDATA  ===================================================== */
#define MODEM_RAM78_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM78_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM79_RAMDATA  ===================================================== */
#define MODEM_RAM79_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM79_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM80_RAMDATA  ===================================================== */
#define MODEM_RAM80_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM80_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM81_RAMDATA  ===================================================== */
#define MODEM_RAM81_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM81_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM82_RAMDATA  ===================================================== */
#define MODEM_RAM82_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM82_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM83_RAMDATA  ===================================================== */
#define MODEM_RAM83_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM83_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM84_RAMDATA  ===================================================== */
#define MODEM_RAM84_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM84_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM85_RAMDATA  ===================================================== */
#define MODEM_RAM85_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM85_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM86_RAMDATA  ===================================================== */
#define MODEM_RAM86_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM86_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM87_RAMDATA  ===================================================== */
#define MODEM_RAM87_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM87_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM88_RAMDATA  ===================================================== */
#define MODEM_RAM88_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM88_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM89_RAMDATA  ===================================================== */
#define MODEM_RAM89_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM89_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM90_RAMDATA  ===================================================== */
#define MODEM_RAM90_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM90_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM91_RAMDATA  ===================================================== */
#define MODEM_RAM91_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM91_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM92_RAMDATA  ===================================================== */
#define MODEM_RAM92_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM92_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM93_RAMDATA  ===================================================== */
#define MODEM_RAM93_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM93_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM94_RAMDATA  ===================================================== */
#define MODEM_RAM94_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM94_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM95_RAMDATA  ===================================================== */
#define MODEM_RAM95_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM95_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM96_RAMDATA  ===================================================== */
#define MODEM_RAM96_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM96_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM97_RAMDATA  ===================================================== */
#define MODEM_RAM97_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM97_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM98_RAMDATA  ===================================================== */
#define MODEM_RAM98_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM98_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* =====================================================  RAM99_RAMDATA  ===================================================== */
#define MODEM_RAM99_RAMDATA_DATA_Pos      (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM99_RAMDATA_DATA_Msk      (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM100_RAMDATA  ===================================================== */
#define MODEM_RAM100_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM100_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM101_RAMDATA  ===================================================== */
#define MODEM_RAM101_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM101_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM102_RAMDATA  ===================================================== */
#define MODEM_RAM102_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM102_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM103_RAMDATA  ===================================================== */
#define MODEM_RAM103_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM103_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM104_RAMDATA  ===================================================== */
#define MODEM_RAM104_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM104_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM105_RAMDATA  ===================================================== */
#define MODEM_RAM105_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM105_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM106_RAMDATA  ===================================================== */
#define MODEM_RAM106_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM106_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM107_RAMDATA  ===================================================== */
#define MODEM_RAM107_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM107_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM108_RAMDATA  ===================================================== */
#define MODEM_RAM108_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM108_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM109_RAMDATA  ===================================================== */
#define MODEM_RAM109_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM109_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM110_RAMDATA  ===================================================== */
#define MODEM_RAM110_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM110_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM111_RAMDATA  ===================================================== */
#define MODEM_RAM111_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM111_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM112_RAMDATA  ===================================================== */
#define MODEM_RAM112_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM112_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM113_RAMDATA  ===================================================== */
#define MODEM_RAM113_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM113_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM114_RAMDATA  ===================================================== */
#define MODEM_RAM114_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM114_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM115_RAMDATA  ===================================================== */
#define MODEM_RAM115_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM115_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM116_RAMDATA  ===================================================== */
#define MODEM_RAM116_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM116_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM117_RAMDATA  ===================================================== */
#define MODEM_RAM117_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM117_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM118_RAMDATA  ===================================================== */
#define MODEM_RAM118_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM118_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM119_RAMDATA  ===================================================== */
#define MODEM_RAM119_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM119_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM120_RAMDATA  ===================================================== */
#define MODEM_RAM120_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM120_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM121_RAMDATA  ===================================================== */
#define MODEM_RAM121_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM121_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM122_RAMDATA  ===================================================== */
#define MODEM_RAM122_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM122_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM123_RAMDATA  ===================================================== */
#define MODEM_RAM123_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM123_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM124_RAMDATA  ===================================================== */
#define MODEM_RAM124_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM124_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM125_RAMDATA  ===================================================== */
#define MODEM_RAM125_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM125_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM126_RAMDATA  ===================================================== */
#define MODEM_RAM126_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM126_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM127_RAMDATA  ===================================================== */
#define MODEM_RAM127_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM127_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM128_RAMDATA  ===================================================== */
#define MODEM_RAM128_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM128_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM129_RAMDATA  ===================================================== */
#define MODEM_RAM129_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM129_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM130_RAMDATA  ===================================================== */
#define MODEM_RAM130_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM130_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM131_RAMDATA  ===================================================== */
#define MODEM_RAM131_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM131_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM132_RAMDATA  ===================================================== */
#define MODEM_RAM132_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM132_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM133_RAMDATA  ===================================================== */
#define MODEM_RAM133_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM133_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM134_RAMDATA  ===================================================== */
#define MODEM_RAM134_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM134_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM135_RAMDATA  ===================================================== */
#define MODEM_RAM135_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM135_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM136_RAMDATA  ===================================================== */
#define MODEM_RAM136_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM136_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM137_RAMDATA  ===================================================== */
#define MODEM_RAM137_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM137_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM138_RAMDATA  ===================================================== */
#define MODEM_RAM138_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM138_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM139_RAMDATA  ===================================================== */
#define MODEM_RAM139_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM139_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM140_RAMDATA  ===================================================== */
#define MODEM_RAM140_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM140_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM141_RAMDATA  ===================================================== */
#define MODEM_RAM141_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM141_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM142_RAMDATA  ===================================================== */
#define MODEM_RAM142_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM142_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM143_RAMDATA  ===================================================== */
#define MODEM_RAM143_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM143_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM144_RAMDATA  ===================================================== */
#define MODEM_RAM144_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM144_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM145_RAMDATA  ===================================================== */
#define MODEM_RAM145_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM145_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM146_RAMDATA  ===================================================== */
#define MODEM_RAM146_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM146_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM147_RAMDATA  ===================================================== */
#define MODEM_RAM147_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM147_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM148_RAMDATA  ===================================================== */
#define MODEM_RAM148_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM148_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM149_RAMDATA  ===================================================== */
#define MODEM_RAM149_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM149_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM150_RAMDATA  ===================================================== */
#define MODEM_RAM150_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM150_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM151_RAMDATA  ===================================================== */
#define MODEM_RAM151_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM151_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM152_RAMDATA  ===================================================== */
#define MODEM_RAM152_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM152_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM153_RAMDATA  ===================================================== */
#define MODEM_RAM153_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM153_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM154_RAMDATA  ===================================================== */
#define MODEM_RAM154_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM154_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM155_RAMDATA  ===================================================== */
#define MODEM_RAM155_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM155_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM156_RAMDATA  ===================================================== */
#define MODEM_RAM156_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM156_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM157_RAMDATA  ===================================================== */
#define MODEM_RAM157_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM157_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM158_RAMDATA  ===================================================== */
#define MODEM_RAM158_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM158_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM159_RAMDATA  ===================================================== */
#define MODEM_RAM159_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM159_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM160_RAMDATA  ===================================================== */
#define MODEM_RAM160_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM160_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM161_RAMDATA  ===================================================== */
#define MODEM_RAM161_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM161_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM162_RAMDATA  ===================================================== */
#define MODEM_RAM162_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM162_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM163_RAMDATA  ===================================================== */
#define MODEM_RAM163_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM163_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM164_RAMDATA  ===================================================== */
#define MODEM_RAM164_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM164_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM165_RAMDATA  ===================================================== */
#define MODEM_RAM165_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM165_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM166_RAMDATA  ===================================================== */
#define MODEM_RAM166_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM166_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM167_RAMDATA  ===================================================== */
#define MODEM_RAM167_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM167_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM168_RAMDATA  ===================================================== */
#define MODEM_RAM168_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM168_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM169_RAMDATA  ===================================================== */
#define MODEM_RAM169_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM169_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM170_RAMDATA  ===================================================== */
#define MODEM_RAM170_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM170_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM171_RAMDATA  ===================================================== */
#define MODEM_RAM171_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM171_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM172_RAMDATA  ===================================================== */
#define MODEM_RAM172_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM172_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM173_RAMDATA  ===================================================== */
#define MODEM_RAM173_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM173_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM174_RAMDATA  ===================================================== */
#define MODEM_RAM174_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM174_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM175_RAMDATA  ===================================================== */
#define MODEM_RAM175_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM175_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM176_RAMDATA  ===================================================== */
#define MODEM_RAM176_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM176_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM177_RAMDATA  ===================================================== */
#define MODEM_RAM177_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM177_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM178_RAMDATA  ===================================================== */
#define MODEM_RAM178_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM178_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM179_RAMDATA  ===================================================== */
#define MODEM_RAM179_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM179_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM180_RAMDATA  ===================================================== */
#define MODEM_RAM180_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM180_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM181_RAMDATA  ===================================================== */
#define MODEM_RAM181_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM181_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM182_RAMDATA  ===================================================== */
#define MODEM_RAM182_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM182_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM183_RAMDATA  ===================================================== */
#define MODEM_RAM183_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM183_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM184_RAMDATA  ===================================================== */
#define MODEM_RAM184_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM184_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM185_RAMDATA  ===================================================== */
#define MODEM_RAM185_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM185_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM186_RAMDATA  ===================================================== */
#define MODEM_RAM186_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM186_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM187_RAMDATA  ===================================================== */
#define MODEM_RAM187_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM187_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM188_RAMDATA  ===================================================== */
#define MODEM_RAM188_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM188_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM189_RAMDATA  ===================================================== */
#define MODEM_RAM189_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM189_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM190_RAMDATA  ===================================================== */
#define MODEM_RAM190_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM190_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM191_RAMDATA  ===================================================== */
#define MODEM_RAM191_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM191_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM192_RAMDATA  ===================================================== */
#define MODEM_RAM192_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM192_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM193_RAMDATA  ===================================================== */
#define MODEM_RAM193_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM193_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM194_RAMDATA  ===================================================== */
#define MODEM_RAM194_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM194_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM195_RAMDATA  ===================================================== */
#define MODEM_RAM195_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM195_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM196_RAMDATA  ===================================================== */
#define MODEM_RAM196_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM196_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM197_RAMDATA  ===================================================== */
#define MODEM_RAM197_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM197_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM198_RAMDATA  ===================================================== */
#define MODEM_RAM198_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM198_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM199_RAMDATA  ===================================================== */
#define MODEM_RAM199_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM199_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM200_RAMDATA  ===================================================== */
#define MODEM_RAM200_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM200_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM201_RAMDATA  ===================================================== */
#define MODEM_RAM201_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM201_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM202_RAMDATA  ===================================================== */
#define MODEM_RAM202_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM202_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM203_RAMDATA  ===================================================== */
#define MODEM_RAM203_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM203_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM204_RAMDATA  ===================================================== */
#define MODEM_RAM204_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM204_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM205_RAMDATA  ===================================================== */
#define MODEM_RAM205_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM205_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM206_RAMDATA  ===================================================== */
#define MODEM_RAM206_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM206_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM207_RAMDATA  ===================================================== */
#define MODEM_RAM207_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM207_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM208_RAMDATA  ===================================================== */
#define MODEM_RAM208_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM208_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM209_RAMDATA  ===================================================== */
#define MODEM_RAM209_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM209_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM210_RAMDATA  ===================================================== */
#define MODEM_RAM210_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM210_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM211_RAMDATA  ===================================================== */
#define MODEM_RAM211_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM211_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM212_RAMDATA  ===================================================== */
#define MODEM_RAM212_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM212_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM213_RAMDATA  ===================================================== */
#define MODEM_RAM213_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM213_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM214_RAMDATA  ===================================================== */
#define MODEM_RAM214_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM214_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM215_RAMDATA  ===================================================== */
#define MODEM_RAM215_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM215_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM216_RAMDATA  ===================================================== */
#define MODEM_RAM216_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM216_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM217_RAMDATA  ===================================================== */
#define MODEM_RAM217_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM217_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM218_RAMDATA  ===================================================== */
#define MODEM_RAM218_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM218_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM219_RAMDATA  ===================================================== */
#define MODEM_RAM219_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM219_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM220_RAMDATA  ===================================================== */
#define MODEM_RAM220_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM220_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM221_RAMDATA  ===================================================== */
#define MODEM_RAM221_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM221_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM222_RAMDATA  ===================================================== */
#define MODEM_RAM222_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM222_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM223_RAMDATA  ===================================================== */
#define MODEM_RAM223_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM223_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM224_RAMDATA  ===================================================== */
#define MODEM_RAM224_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM224_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM225_RAMDATA  ===================================================== */
#define MODEM_RAM225_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM225_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM226_RAMDATA  ===================================================== */
#define MODEM_RAM226_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM226_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM227_RAMDATA  ===================================================== */
#define MODEM_RAM227_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM227_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM228_RAMDATA  ===================================================== */
#define MODEM_RAM228_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM228_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM229_RAMDATA  ===================================================== */
#define MODEM_RAM229_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM229_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM230_RAMDATA  ===================================================== */
#define MODEM_RAM230_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM230_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM231_RAMDATA  ===================================================== */
#define MODEM_RAM231_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM231_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM232_RAMDATA  ===================================================== */
#define MODEM_RAM232_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM232_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM233_RAMDATA  ===================================================== */
#define MODEM_RAM233_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM233_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM234_RAMDATA  ===================================================== */
#define MODEM_RAM234_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM234_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM235_RAMDATA  ===================================================== */
#define MODEM_RAM235_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM235_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM236_RAMDATA  ===================================================== */
#define MODEM_RAM236_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM236_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM237_RAMDATA  ===================================================== */
#define MODEM_RAM237_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM237_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM238_RAMDATA  ===================================================== */
#define MODEM_RAM238_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM238_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM239_RAMDATA  ===================================================== */
#define MODEM_RAM239_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM239_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM240_RAMDATA  ===================================================== */
#define MODEM_RAM240_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM240_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM241_RAMDATA  ===================================================== */
#define MODEM_RAM241_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM241_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM242_RAMDATA  ===================================================== */
#define MODEM_RAM242_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM242_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM243_RAMDATA  ===================================================== */
#define MODEM_RAM243_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM243_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM244_RAMDATA  ===================================================== */
#define MODEM_RAM244_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM244_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM245_RAMDATA  ===================================================== */
#define MODEM_RAM245_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM245_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM246_RAMDATA  ===================================================== */
#define MODEM_RAM246_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM246_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM247_RAMDATA  ===================================================== */
#define MODEM_RAM247_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM247_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM248_RAMDATA  ===================================================== */
#define MODEM_RAM248_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM248_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM249_RAMDATA  ===================================================== */
#define MODEM_RAM249_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM249_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM250_RAMDATA  ===================================================== */
#define MODEM_RAM250_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM250_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM251_RAMDATA  ===================================================== */
#define MODEM_RAM251_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM251_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM252_RAMDATA  ===================================================== */
#define MODEM_RAM252_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM252_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM253_RAMDATA  ===================================================== */
#define MODEM_RAM253_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM253_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM254_RAMDATA  ===================================================== */
#define MODEM_RAM254_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM254_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */
/* ====================================================  RAM255_RAMDATA  ===================================================== */
#define MODEM_RAM255_RAMDATA_DATA_Pos     (0UL)                     /*!< DATA (Bit 0)                                          */
#define MODEM_RAM255_RAMDATA_DATA_Msk     (0xffUL)                  /*!< DATA (Bitfield-Mask: 0xff)                            */


/* =========================================================================================================================== */
/* ================                                            RAC                                            ================ */
/* =========================================================================================================================== */

/* =======================================================  RXENSRCEN  ======================================================= */
#define RAC_RXENSRCEN_SWRXEN_Pos          (0UL)                     /*!< SWRXEN (Bit 0)                                        */
#define RAC_RXENSRCEN_SWRXEN_Msk          (0xffUL)                  /*!< SWRXEN (Bitfield-Mask: 0xff)                          */
#define RAC_RXENSRCEN_CHANNELBUSYEN_Pos   (8UL)                     /*!< CHANNELBUSYEN (Bit 8)                                 */
#define RAC_RXENSRCEN_CHANNELBUSYEN_Msk   (0x100UL)                 /*!< CHANNELBUSYEN (Bitfield-Mask: 0x01)                   */
#define RAC_RXENSRCEN_TIMDETEN_Pos        (9UL)                     /*!< TIMDETEN (Bit 9)                                      */
#define RAC_RXENSRCEN_TIMDETEN_Msk        (0x200UL)                 /*!< TIMDETEN (Bitfield-Mask: 0x01)                        */
#define RAC_RXENSRCEN_PREDETEN_Pos        (10UL)                    /*!< PREDETEN (Bit 10)                                     */
#define RAC_RXENSRCEN_PREDETEN_Msk        (0x400UL)                 /*!< PREDETEN (Bitfield-Mask: 0x01)                        */
#define RAC_RXENSRCEN_FRAMEDETEN_Pos      (11UL)                    /*!< FRAMEDETEN (Bit 11)                                   */
#define RAC_RXENSRCEN_FRAMEDETEN_Msk      (0x800UL)                 /*!< FRAMEDETEN (Bitfield-Mask: 0x01)                      */
#define RAC_RXENSRCEN_DEMODRXREQEN_Pos    (12UL)                    /*!< DEMODRXREQEN (Bit 12)                                 */
#define RAC_RXENSRCEN_DEMODRXREQEN_Msk    (0x1000UL)                /*!< DEMODRXREQEN (Bitfield-Mask: 0x01)                    */
#define RAC_RXENSRCEN_PRSRXEN_Pos         (13UL)                    /*!< PRSRXEN (Bit 13)                                      */
#define RAC_RXENSRCEN_PRSRXEN_Msk         (0x2000UL)                /*!< PRSRXEN (Bitfield-Mask: 0x01)                         */
#define RAC_RXENSRCEN_PRSRXENSEL_Pos      (14UL)                    /*!< PRSRXENSEL (Bit 14)                                   */
#define RAC_RXENSRCEN_PRSRXENSEL_Msk      (0x3c000UL)               /*!< PRSRXENSEL (Bitfield-Mask: 0x0f)                      */
#define RAC_RXENSRCEN_PRSRXENEM2WU_Pos    (20UL)                    /*!< PRSRXENEM2WU (Bit 20)                                 */
#define RAC_RXENSRCEN_PRSRXENEM2WU_Msk    (0x100000UL)              /*!< PRSRXENEM2WU (Bitfield-Mask: 0x01)                    */
/* ========================================================  STATUS  ========================================================= */
#define RAC_STATUS_RXMASK_Pos             (0UL)                     /*!< RXMASK (Bit 0)                                        */
#define RAC_STATUS_RXMASK_Msk             (0xffffUL)                /*!< RXMASK (Bitfield-Mask: 0xffff)                        */
#define RAC_STATUS_FORCESTATEACTIVE_Pos   (19UL)                    /*!< FORCESTATEACTIVE (Bit 19)                             */
#define RAC_STATUS_FORCESTATEACTIVE_Msk   (0x80000UL)               /*!< FORCESTATEACTIVE (Bitfield-Mask: 0x01)                */
#define RAC_STATUS_TXAFTERFRAMEPEND_Pos   (20UL)                    /*!< TXAFTERFRAMEPEND (Bit 20)                             */
#define RAC_STATUS_TXAFTERFRAMEPEND_Msk   (0x100000UL)              /*!< TXAFTERFRAMEPEND (Bitfield-Mask: 0x01)                */
#define RAC_STATUS_TXAFTERFRAMEACTIVE_Pos (21UL)                    /*!< TXAFTERFRAMEACTIVE (Bit 21)                           */
#define RAC_STATUS_TXAFTERFRAMEACTIVE_Msk (0x200000UL)              /*!< TXAFTERFRAMEACTIVE (Bitfield-Mask: 0x01)              */
#define RAC_STATUS_STATE_Pos              (24UL)                    /*!< STATE (Bit 24)                                        */
#define RAC_STATUS_STATE_Msk              (0xf000000UL)             /*!< STATE (Bitfield-Mask: 0x0f)                           */
#define RAC_STATUS_DEMODENS_Pos           (29UL)                    /*!< DEMODENS (Bit 29)                                     */
#define RAC_STATUS_DEMODENS_Msk           (0x20000000UL)            /*!< DEMODENS (Bitfield-Mask: 0x01)                        */
#define RAC_STATUS_TXENS_Pos              (30UL)                    /*!< TXENS (Bit 30)                                        */
#define RAC_STATUS_TXENS_Msk              (0x40000000UL)            /*!< TXENS (Bitfield-Mask: 0x01)                           */
#define RAC_STATUS_RXENS_Pos              (31UL)                    /*!< RXENS (Bit 31)                                        */
#define RAC_STATUS_RXENS_Msk              (0x80000000UL)            /*!< RXENS (Bitfield-Mask: 0x01)                           */
/* ==========================================================  CMD  ========================================================== */
#define RAC_CMD_TXEN_Pos                  (0UL)                     /*!< TXEN (Bit 0)                                          */
#define RAC_CMD_TXEN_Msk                  (0x1UL)                   /*!< TXEN (Bitfield-Mask: 0x01)                            */
#define RAC_CMD_FORCETX_Pos               (1UL)                     /*!< FORCETX (Bit 1)                                       */
#define RAC_CMD_FORCETX_Msk               (0x2UL)                   /*!< FORCETX (Bitfield-Mask: 0x01)                         */
#define RAC_CMD_TXONCCA_Pos               (2UL)                     /*!< TXONCCA (Bit 2)                                       */
#define RAC_CMD_TXONCCA_Msk               (0x4UL)                   /*!< TXONCCA (Bitfield-Mask: 0x01)                         */
#define RAC_CMD_CLEARTXEN_Pos             (3UL)                     /*!< CLEARTXEN (Bit 3)                                     */
#define RAC_CMD_CLEARTXEN_Msk             (0x8UL)                   /*!< CLEARTXEN (Bitfield-Mask: 0x01)                       */
#define RAC_CMD_TXAFTERFRAME_Pos          (4UL)                     /*!< TXAFTERFRAME (Bit 4)                                  */
#define RAC_CMD_TXAFTERFRAME_Msk          (0x10UL)                  /*!< TXAFTERFRAME (Bitfield-Mask: 0x01)                    */
#define RAC_CMD_TXDIS_Pos                 (5UL)                     /*!< TXDIS (Bit 5)                                         */
#define RAC_CMD_TXDIS_Msk                 (0x20UL)                  /*!< TXDIS (Bitfield-Mask: 0x01)                           */
#define RAC_CMD_CLEARRXOVERFLOW_Pos       (6UL)                     /*!< CLEARRXOVERFLOW (Bit 6)                               */
#define RAC_CMD_CLEARRXOVERFLOW_Msk       (0x40UL)                  /*!< CLEARRXOVERFLOW (Bitfield-Mask: 0x01)                 */
#define RAC_CMD_RXCAL_Pos                 (7UL)                     /*!< RXCAL (Bit 7)                                         */
#define RAC_CMD_RXCAL_Msk                 (0x80UL)                  /*!< RXCAL (Bitfield-Mask: 0x01)                           */
#define RAC_CMD_RXDIS_Pos                 (8UL)                     /*!< RXDIS (Bit 8)                                         */
#define RAC_CMD_RXDIS_Msk                 (0x100UL)                 /*!< RXDIS (Bitfield-Mask: 0x01)                           */
#define RAC_CMD_PAENSET_Pos               (12UL)                    /*!< PAENSET (Bit 12)                                      */
#define RAC_CMD_PAENSET_Msk               (0x1000UL)                /*!< PAENSET (Bitfield-Mask: 0x01)                         */
#define RAC_CMD_PAENCLEAR_Pos             (13UL)                    /*!< PAENCLEAR (Bit 13)                                    */
#define RAC_CMD_PAENCLEAR_Msk             (0x2000UL)                /*!< PAENCLEAR (Bitfield-Mask: 0x01)                       */
#define RAC_CMD_LNAENSET_Pos              (14UL)                    /*!< LNAENSET (Bit 14)                                     */
#define RAC_CMD_LNAENSET_Msk              (0x4000UL)                /*!< LNAENSET (Bitfield-Mask: 0x01)                        */
#define RAC_CMD_LNAENCLEAR_Pos            (15UL)                    /*!< LNAENCLEAR (Bit 15)                                   */
#define RAC_CMD_LNAENCLEAR_Msk            (0x8000UL)                /*!< LNAENCLEAR (Bitfield-Mask: 0x01)                      */
#define RAC_CMD_DEMODENSET_Pos            (30UL)                    /*!< DEMODENSET (Bit 30)                                   */
#define RAC_CMD_DEMODENSET_Msk            (0x40000000UL)            /*!< DEMODENSET (Bitfield-Mask: 0x01)                      */
#define RAC_CMD_DEMODENCLEAR_Pos          (31UL)                    /*!< DEMODENCLEAR (Bit 31)                                 */
#define RAC_CMD_DEMODENCLEAR_Msk          (0x80000000UL)            /*!< DEMODENCLEAR (Bitfield-Mask: 0x01)                    */
/* =========================================================  CTRL  ========================================================== */
#define RAC_CTRL_FORCEDISABLE_Pos         (0UL)                     /*!< FORCEDISABLE (Bit 0)                                  */
#define RAC_CTRL_FORCEDISABLE_Msk         (0x1UL)                   /*!< FORCEDISABLE (Bitfield-Mask: 0x01)                    */
#define RAC_CTRL_PRSTXEN_Pos              (1UL)                     /*!< PRSTXEN (Bit 1)                                       */
#define RAC_CTRL_PRSTXEN_Msk              (0x2UL)                   /*!< PRSTXEN (Bitfield-Mask: 0x01)                         */
#define RAC_CTRL_TXAFTERRX_Pos            (2UL)                     /*!< TXAFTERRX (Bit 2)                                     */
#define RAC_CTRL_TXAFTERRX_Msk            (0x4UL)                   /*!< TXAFTERRX (Bitfield-Mask: 0x01)                       */
#define RAC_CTRL_PRSMODE_Pos              (3UL)                     /*!< PRSMODE (Bit 3)                                       */
#define RAC_CTRL_PRSMODE_Msk              (0x8UL)                   /*!< PRSMODE (Bitfield-Mask: 0x01)                         */
#define RAC_CTRL_PRSCLR_Pos               (5UL)                     /*!< PRSCLR (Bit 5)                                        */
#define RAC_CTRL_PRSCLR_Msk               (0x20UL)                  /*!< PRSCLR (Bitfield-Mask: 0x01)                          */
#define RAC_CTRL_TXPOSTPONE_Pos           (6UL)                     /*!< TXPOSTPONE (Bit 6)                                    */
#define RAC_CTRL_TXPOSTPONE_Msk           (0x40UL)                  /*!< TXPOSTPONE (Bitfield-Mask: 0x01)                      */
#define RAC_CTRL_ACTIVEPOL_Pos            (7UL)                     /*!< ACTIVEPOL (Bit 7)                                     */
#define RAC_CTRL_ACTIVEPOL_Msk            (0x80UL)                  /*!< ACTIVEPOL (Bitfield-Mask: 0x01)                       */
#define RAC_CTRL_PAENPOL_Pos              (8UL)                     /*!< PAENPOL (Bit 8)                                       */
#define RAC_CTRL_PAENPOL_Msk              (0x100UL)                 /*!< PAENPOL (Bitfield-Mask: 0x01)                         */
#define RAC_CTRL_LNAENPOL_Pos             (9UL)                     /*!< LNAENPOL (Bit 9)                                      */
#define RAC_CTRL_LNAENPOL_Msk             (0x200UL)                 /*!< LNAENPOL (Bitfield-Mask: 0x01)                        */
#define RAC_CTRL_PRSRXDIS_Pos             (10UL)                    /*!< PRSRXDIS (Bit 10)                                     */
#define RAC_CTRL_PRSRXDIS_Msk             (0x400UL)                 /*!< PRSRXDIS (Bitfield-Mask: 0x01)                        */
#define RAC_CTRL_PRSRXDISSEL_Pos          (11UL)                    /*!< PRSRXDISSEL (Bit 11)                                  */
#define RAC_CTRL_PRSRXDISSEL_Msk          (0x7800UL)                /*!< PRSRXDISSEL (Bitfield-Mask: 0x0f)                     */
#define RAC_CTRL_PRSFORCETX_Pos           (16UL)                    /*!< PRSFORCETX (Bit 16)                                   */
#define RAC_CTRL_PRSFORCETX_Msk           (0x10000UL)               /*!< PRSFORCETX (Bitfield-Mask: 0x01)                      */
#define RAC_CTRL_PRSFORCETXSEL_Pos        (17UL)                    /*!< PRSFORCETXSEL (Bit 17)                                */
#define RAC_CTRL_PRSFORCETXSEL_Msk        (0x1e0000UL)              /*!< PRSFORCETXSEL (Bitfield-Mask: 0x0f)                   */
#define RAC_CTRL_PRSTXENSEL_Pos           (22UL)                    /*!< PRSTXENSEL (Bit 22)                                   */
#define RAC_CTRL_PRSTXENSEL_Msk           (0x3c00000UL)             /*!< PRSTXENSEL (Bitfield-Mask: 0x0f)                      */
#define RAC_CTRL_PRSCLRSEL_Pos            (27UL)                    /*!< PRSCLRSEL (Bit 27)                                    */
#define RAC_CTRL_PRSCLRSEL_Msk            (0x78000000UL)            /*!< PRSCLRSEL (Bitfield-Mask: 0x0f)                       */
/* ======================================================  FORCESTATE  ======================================================= */
#define RAC_FORCESTATE_FORCESTATE_Pos     (0UL)                     /*!< FORCESTATE (Bit 0)                                    */
#define RAC_FORCESTATE_FORCESTATE_Msk     (0xfUL)                   /*!< FORCESTATE (Bitfield-Mask: 0x0f)                      */
/* ==========================================================  IF  =========================================================== */
#define RAC_IF_STATECHANGE_Pos            (0UL)                     /*!< STATECHANGE (Bit 0)                                   */
#define RAC_IF_STATECHANGE_Msk            (0x1UL)                   /*!< STATECHANGE (Bitfield-Mask: 0x01)                     */
#define RAC_IF_STIMCMPEV_Pos              (1UL)                     /*!< STIMCMPEV (Bit 1)                                     */
#define RAC_IF_STIMCMPEV_Msk              (0x2UL)                   /*!< STIMCMPEV (Bitfield-Mask: 0x01)                       */
#define RAC_IF_BUSERROR_Pos               (2UL)                     /*!< BUSERROR (Bit 2)                                      */
#define RAC_IF_BUSERROR_Msk               (0x4UL)                   /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define RAC_IF_SEQ_Pos                    (16UL)                    /*!< SEQ (Bit 16)                                          */
#define RAC_IF_SEQ_Msk                    (0xff0000UL)              /*!< SEQ (Bitfield-Mask: 0xff)                             */
#define RAC_IF_PAVHIGH_Pos                (25UL)                    /*!< PAVHIGH (Bit 25)                                      */
#define RAC_IF_PAVHIGH_Msk                (0x2000000UL)             /*!< PAVHIGH (Bitfield-Mask: 0x01)                         */
#define RAC_IF_PAVLOW_Pos                 (26UL)                    /*!< PAVLOW (Bit 26)                                       */
#define RAC_IF_PAVLOW_Msk                 (0x4000000UL)             /*!< PAVLOW (Bitfield-Mask: 0x01)                          */
#define RAC_IF_PABATHIGH_Pos              (27UL)                    /*!< PABATHIGH (Bit 27)                                    */
#define RAC_IF_PABATHIGH_Msk              (0x8000000UL)             /*!< PABATHIGH (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IFS  ========================================================== */
#define RAC_IFS_STATECHANGE_Pos           (0UL)                     /*!< STATECHANGE (Bit 0)                                   */
#define RAC_IFS_STATECHANGE_Msk           (0x1UL)                   /*!< STATECHANGE (Bitfield-Mask: 0x01)                     */
#define RAC_IFS_STIMCMPEV_Pos             (1UL)                     /*!< STIMCMPEV (Bit 1)                                     */
#define RAC_IFS_STIMCMPEV_Msk             (0x2UL)                   /*!< STIMCMPEV (Bitfield-Mask: 0x01)                       */
#define RAC_IFS_BUSERROR_Pos              (2UL)                     /*!< BUSERROR (Bit 2)                                      */
#define RAC_IFS_BUSERROR_Msk              (0x4UL)                   /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define RAC_IFS_SEQ_Pos                   (16UL)                    /*!< SEQ (Bit 16)                                          */
#define RAC_IFS_SEQ_Msk                   (0xff0000UL)              /*!< SEQ (Bitfield-Mask: 0xff)                             */
#define RAC_IFS_PAVHIGH_Pos               (25UL)                    /*!< PAVHIGH (Bit 25)                                      */
#define RAC_IFS_PAVHIGH_Msk               (0x2000000UL)             /*!< PAVHIGH (Bitfield-Mask: 0x01)                         */
#define RAC_IFS_PAVLOW_Pos                (26UL)                    /*!< PAVLOW (Bit 26)                                       */
#define RAC_IFS_PAVLOW_Msk                (0x4000000UL)             /*!< PAVLOW (Bitfield-Mask: 0x01)                          */
#define RAC_IFS_PABATHIGH_Pos             (27UL)                    /*!< PABATHIGH (Bit 27)                                    */
#define RAC_IFS_PABATHIGH_Msk             (0x8000000UL)             /*!< PABATHIGH (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IFC  ========================================================== */
#define RAC_IFC_STATECHANGE_Pos           (0UL)                     /*!< STATECHANGE (Bit 0)                                   */
#define RAC_IFC_STATECHANGE_Msk           (0x1UL)                   /*!< STATECHANGE (Bitfield-Mask: 0x01)                     */
#define RAC_IFC_STIMCMPEV_Pos             (1UL)                     /*!< STIMCMPEV (Bit 1)                                     */
#define RAC_IFC_STIMCMPEV_Msk             (0x2UL)                   /*!< STIMCMPEV (Bitfield-Mask: 0x01)                       */
#define RAC_IFC_BUSERROR_Pos              (2UL)                     /*!< BUSERROR (Bit 2)                                      */
#define RAC_IFC_BUSERROR_Msk              (0x4UL)                   /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define RAC_IFC_SEQ_Pos                   (16UL)                    /*!< SEQ (Bit 16)                                          */
#define RAC_IFC_SEQ_Msk                   (0xff0000UL)              /*!< SEQ (Bitfield-Mask: 0xff)                             */
#define RAC_IFC_PAVHIGH_Pos               (25UL)                    /*!< PAVHIGH (Bit 25)                                      */
#define RAC_IFC_PAVHIGH_Msk               (0x2000000UL)             /*!< PAVHIGH (Bitfield-Mask: 0x01)                         */
#define RAC_IFC_PAVLOW_Pos                (26UL)                    /*!< PAVLOW (Bit 26)                                       */
#define RAC_IFC_PAVLOW_Msk                (0x4000000UL)             /*!< PAVLOW (Bitfield-Mask: 0x01)                          */
#define RAC_IFC_PABATHIGH_Pos             (27UL)                    /*!< PABATHIGH (Bit 27)                                    */
#define RAC_IFC_PABATHIGH_Msk             (0x8000000UL)             /*!< PABATHIGH (Bitfield-Mask: 0x01)                       */
/* ==========================================================  IEN  ========================================================== */
#define RAC_IEN_STATECHANGE_Pos           (0UL)                     /*!< STATECHANGE (Bit 0)                                   */
#define RAC_IEN_STATECHANGE_Msk           (0x1UL)                   /*!< STATECHANGE (Bitfield-Mask: 0x01)                     */
#define RAC_IEN_STIMCMPEV_Pos             (1UL)                     /*!< STIMCMPEV (Bit 1)                                     */
#define RAC_IEN_STIMCMPEV_Msk             (0x2UL)                   /*!< STIMCMPEV (Bitfield-Mask: 0x01)                       */
#define RAC_IEN_BUSERROR_Pos              (2UL)                     /*!< BUSERROR (Bit 2)                                      */
#define RAC_IEN_BUSERROR_Msk              (0x4UL)                   /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
#define RAC_IEN_SEQ_Pos                   (16UL)                    /*!< SEQ (Bit 16)                                          */
#define RAC_IEN_SEQ_Msk                   (0xff0000UL)              /*!< SEQ (Bitfield-Mask: 0xff)                             */
#define RAC_IEN_PAVHIGH_Pos               (25UL)                    /*!< PAVHIGH (Bit 25)                                      */
#define RAC_IEN_PAVHIGH_Msk               (0x2000000UL)             /*!< PAVHIGH (Bitfield-Mask: 0x01)                         */
#define RAC_IEN_PAVLOW_Pos                (26UL)                    /*!< PAVLOW (Bit 26)                                       */
#define RAC_IEN_PAVLOW_Msk                (0x4000000UL)             /*!< PAVLOW (Bitfield-Mask: 0x01)                          */
#define RAC_IEN_PABATHIGH_Pos             (27UL)                    /*!< PABATHIGH (Bit 27)                                    */
#define RAC_IEN_PABATHIGH_Msk             (0x8000000UL)             /*!< PABATHIGH (Bitfield-Mask: 0x01)                       */
/* =======================================================  LVDSCTRL  ======================================================== */
#define RAC_LVDSCTRL_LVDSEN_Pos           (0UL)                     /*!< LVDSEN (Bit 0)                                        */
#define RAC_LVDSCTRL_LVDSEN_Msk           (0x1UL)                   /*!< LVDSEN (Bitfield-Mask: 0x01)                          */
#define RAC_LVDSCTRL_LVDSCURR_Pos         (2UL)                     /*!< LVDSCURR (Bit 2)                                      */
#define RAC_LVDSCTRL_LVDSCURR_Msk         (0xcUL)                   /*!< LVDSCURR (Bitfield-Mask: 0x03)                        */
#define RAC_LVDSCTRL_LVDSTESTMODE_Pos     (4UL)                     /*!< LVDSTESTMODE (Bit 4)                                  */
#define RAC_LVDSCTRL_LVDSTESTMODE_Msk     (0x10UL)                  /*!< LVDSTESTMODE (Bitfield-Mask: 0x01)                    */
#define RAC_LVDSCTRL_LVDSTESTDATA_Pos     (5UL)                     /*!< LVDSTESTDATA (Bit 5)                                  */
#define RAC_LVDSCTRL_LVDSTESTDATA_Msk     (0x20UL)                  /*!< LVDSTESTDATA (Bitfield-Mask: 0x01)                    */
#define RAC_LVDSCTRL_LVDSCMCONFIG_Pos     (6UL)                     /*!< LVDSCMCONFIG (Bit 6)                                  */
#define RAC_LVDSCTRL_LVDSCMCONFIG_Msk     (0xc0UL)                  /*!< LVDSCMCONFIG (Bitfield-Mask: 0x03)                    */
/* ======================================================  LVDSIDLESEQ  ====================================================== */
#define RAC_LVDSIDLESEQ_LVDSIDLESEQ_Pos   (0UL)                     /*!< LVDSIDLESEQ (Bit 0)                                   */
#define RAC_LVDSIDLESEQ_LVDSIDLESEQ_Msk   (0xffUL)                  /*!< LVDSIDLESEQ (Bitfield-Mask: 0xff)                     */
/* =======================================================  LVDSROUTE  ======================================================= */
#define RAC_LVDSROUTE_LVDSPEN_Pos         (0UL)                     /*!< LVDSPEN (Bit 0)                                       */
#define RAC_LVDSROUTE_LVDSPEN_Msk         (0x1UL)                   /*!< LVDSPEN (Bitfield-Mask: 0x01)                         */
#define RAC_LVDSROUTE_LVDSLOCATION_Pos    (8UL)                     /*!< LVDSLOCATION (Bit 8)                                  */
#define RAC_LVDSROUTE_LVDSLOCATION_Msk    (0x100UL)                 /*!< LVDSLOCATION (Bitfield-Mask: 0x01)                    */
/* ====================================================  HFXORETIMECTRL  ===================================================== */
#define RAC_HFXORETIMECTRL_EN_Pos         (0UL)                     /*!< EN (Bit 0)                                            */
#define RAC_HFXORETIMECTRL_EN_Msk         (0x1UL)                   /*!< EN (Bitfield-Mask: 0x01)                              */
#define RAC_HFXORETIMECTRL_DIS_Pos        (1UL)                     /*!< DIS (Bit 1)                                           */
#define RAC_HFXORETIMECTRL_DIS_Msk        (0x2UL)                   /*!< DIS (Bitfield-Mask: 0x01)                             */
#define RAC_HFXORETIMECTRL_RESET_Pos      (2UL)                     /*!< RESET (Bit 2)                                         */
#define RAC_HFXORETIMECTRL_RESET_Msk      (0x4UL)                   /*!< RESET (Bitfield-Mask: 0x01)                           */
#define RAC_HFXORETIMECTRL_LIMITH_Pos     (4UL)                     /*!< LIMITH (Bit 4)                                        */
#define RAC_HFXORETIMECTRL_LIMITH_Msk     (0x70UL)                  /*!< LIMITH (Bitfield-Mask: 0x07)                          */
#define RAC_HFXORETIMECTRL_LIMITL_Pos     (8UL)                     /*!< LIMITL (Bit 8)                                        */
#define RAC_HFXORETIMECTRL_LIMITL_Msk     (0x700UL)                 /*!< LIMITL (Bitfield-Mask: 0x07)                          */
/* ===================================================  HFXORETIMESTATUS  ==================================================== */
#define RAC_HFXORETIMESTATUS_CLKSEL_Pos   (0UL)                     /*!< CLKSEL (Bit 0)                                        */
#define RAC_HFXORETIMESTATUS_CLKSEL_Msk   (0x1UL)                   /*!< CLKSEL (Bitfield-Mask: 0x01)                          */
#define RAC_HFXORETIMESTATUS_RERESETN_Pos (1UL)                     /*!< RERESETN (Bit 1)                                      */
#define RAC_HFXORETIMESTATUS_RERESETN_Msk (0x2UL)                   /*!< RERESETN (Bitfield-Mask: 0x01)                        */
/* =======================================================  TESTCTRL  ======================================================== */
#define RAC_TESTCTRL_MODEN_Pos            (0UL)                     /*!< MODEN (Bit 0)                                         */
#define RAC_TESTCTRL_MODEN_Msk            (0x1UL)                   /*!< MODEN (Bitfield-Mask: 0x01)                           */
#define RAC_TESTCTRL_DEMODEN_Pos          (1UL)                     /*!< DEMODEN (Bit 1)                                       */
#define RAC_TESTCTRL_DEMODEN_Msk          (0x2UL)                   /*!< DEMODEN (Bitfield-Mask: 0x01)                         */
#define RAC_TESTCTRL_AUX2RFSENSE_Pos      (2UL)                     /*!< AUX2RFSENSE (Bit 2)                                   */
#define RAC_TESTCTRL_AUX2RFSENSE_Msk      (0x4UL)                   /*!< AUX2RFSENSE (Bitfield-Mask: 0x01)                     */
#define RAC_TESTCTRL_LOOPBACK2LNAINPUT_Pos (3UL)                    /*!< LOOPBACK2LNAINPUT (Bit 3)                             */
#define RAC_TESTCTRL_LOOPBACK2LNAINPUT_Msk (0x8UL)                  /*!< LOOPBACK2LNAINPUT (Bitfield-Mask: 0x01)               */
#define RAC_TESTCTRL_LOOPBACK2LNAOUTPUT_Pos (4UL)                   /*!< LOOPBACK2LNAOUTPUT (Bit 4)                            */
#define RAC_TESTCTRL_LOOPBACK2LNAOUTPUT_Msk (0x10UL)                /*!< LOOPBACK2LNAOUTPUT (Bitfield-Mask: 0x01)              */
/* =======================================================  SEQSTATUS  ======================================================= */
#define RAC_SEQSTATUS_STOPPED_Pos         (0UL)                     /*!< STOPPED (Bit 0)                                       */
#define RAC_SEQSTATUS_STOPPED_Msk         (0x1UL)                   /*!< STOPPED (Bitfield-Mask: 0x01)                         */
#define RAC_SEQSTATUS_BKPT_Pos            (1UL)                     /*!< BKPT (Bit 1)                                          */
#define RAC_SEQSTATUS_BKPT_Msk            (0x2UL)                   /*!< BKPT (Bitfield-Mask: 0x01)                            */
#define RAC_SEQSTATUS_WAITING_Pos         (2UL)                     /*!< WAITING (Bit 2)                                       */
#define RAC_SEQSTATUS_WAITING_Msk         (0x4UL)                   /*!< WAITING (Bitfield-Mask: 0x01)                         */
#define RAC_SEQSTATUS_WAITMODE_Pos        (3UL)                     /*!< WAITMODE (Bit 3)                                      */
#define RAC_SEQSTATUS_WAITMODE_Msk        (0x8UL)                   /*!< WAITMODE (Bitfield-Mask: 0x01)                        */
#define RAC_SEQSTATUS_DONE_Pos            (4UL)                     /*!< DONE (Bit 4)                                          */
#define RAC_SEQSTATUS_DONE_Msk            (0x10UL)                  /*!< DONE (Bitfield-Mask: 0x01)                            */
#define RAC_SEQSTATUS_NEG_Pos             (5UL)                     /*!< NEG (Bit 5)                                           */
#define RAC_SEQSTATUS_NEG_Msk             (0x20UL)                  /*!< NEG (Bitfield-Mask: 0x01)                             */
#define RAC_SEQSTATUS_POS_Pos             (6UL)                     /*!< POS (Bit 6)                                           */
#define RAC_SEQSTATUS_POS_Msk             (0x40UL)                  /*!< POS (Bitfield-Mask: 0x01)                             */
#define RAC_SEQSTATUS_ZERO_Pos            (7UL)                     /*!< ZERO (Bit 7)                                          */
#define RAC_SEQSTATUS_ZERO_Msk            (0x80UL)                  /*!< ZERO (Bitfield-Mask: 0x01)                            */
#define RAC_SEQSTATUS_CARRY_Pos           (8UL)                     /*!< CARRY (Bit 8)                                         */
#define RAC_SEQSTATUS_CARRY_Msk           (0x100UL)                 /*!< CARRY (Bitfield-Mask: 0x01)                           */
#define RAC_SEQSTATUS_ABORTEN_Pos         (10UL)                    /*!< ABORTEN (Bit 10)                                      */
#define RAC_SEQSTATUS_ABORTEN_Msk         (0x400UL)                 /*!< ABORTEN (Bitfield-Mask: 0x01)                         */
/* ========================================================  SEQCMD  ========================================================= */
#define RAC_SEQCMD_HALT_Pos               (0UL)                     /*!< HALT (Bit 0)                                          */
#define RAC_SEQCMD_HALT_Msk               (0x1UL)                   /*!< HALT (Bitfield-Mask: 0x01)                            */
#define RAC_SEQCMD_STEP_Pos               (1UL)                     /*!< STEP (Bit 1)                                          */
#define RAC_SEQCMD_STEP_Msk               (0x2UL)                   /*!< STEP (Bitfield-Mask: 0x01)                            */
#define RAC_SEQCMD_RESUME_Pos             (2UL)                     /*!< RESUME (Bit 2)                                        */
#define RAC_SEQCMD_RESUME_Msk             (0x4UL)                   /*!< RESUME (Bitfield-Mask: 0x01)                          */
#define RAC_SEQCMD_BKPTEN_Pos             (3UL)                     /*!< BKPTEN (Bit 3)                                        */
#define RAC_SEQCMD_BKPTEN_Msk             (0x8UL)                   /*!< BKPTEN (Bitfield-Mask: 0x01)                          */
#define RAC_SEQCMD_BKPTDIS_Pos            (4UL)                     /*!< BKPTDIS (Bit 4)                                       */
#define RAC_SEQCMD_BKPTDIS_Msk            (0x10UL)                  /*!< BKPTDIS (Bitfield-Mask: 0x01)                         */
#define RAC_SEQCMD_ABORT_Pos              (5UL)                     /*!< ABORT (Bit 5)                                         */
#define RAC_SEQCMD_ABORT_Msk              (0x20UL)                  /*!< ABORT (Bitfield-Mask: 0x01)                           */
#define RAC_SEQCMD_ABORTENSET_Pos         (6UL)                     /*!< ABORTENSET (Bit 6)                                    */
#define RAC_SEQCMD_ABORTENSET_Msk         (0x40UL)                  /*!< ABORTENSET (Bitfield-Mask: 0x01)                      */
#define RAC_SEQCMD_ABORTENCLEAR_Pos       (7UL)                     /*!< ABORTENCLEAR (Bit 7)                                  */
#define RAC_SEQCMD_ABORTENCLEAR_Msk       (0x80UL)                  /*!< ABORTENCLEAR (Bitfield-Mask: 0x01)                    */
/* ======================================================  BREAKPOINT  ======================================================= */
#define RAC_BREAKPOINT_BKPADDR_Pos        (0UL)                     /*!< BKPADDR (Bit 0)                                       */
#define RAC_BREAKPOINT_BKPADDR_Msk        (0xffffffffUL)            /*!< BKPADDR (Bitfield-Mask: 0xffffffff)                   */
/* ==========================================================  R0  =========================================================== */
#define RAC_R0_R0_Pos                     (0UL)                     /*!< R0 (Bit 0)                                            */
#define RAC_R0_R0_Msk                     (0xffffffffUL)            /*!< R0 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R1  =========================================================== */
#define RAC_R1_R1_Pos                     (0UL)                     /*!< R1 (Bit 0)                                            */
#define RAC_R1_R1_Msk                     (0xffffffffUL)            /*!< R1 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R2  =========================================================== */
#define RAC_R2_R2_Pos                     (0UL)                     /*!< R2 (Bit 0)                                            */
#define RAC_R2_R2_Msk                     (0xffffffffUL)            /*!< R2 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R3  =========================================================== */
#define RAC_R3_R3_Pos                     (0UL)                     /*!< R3 (Bit 0)                                            */
#define RAC_R3_R3_Msk                     (0xffffffffUL)            /*!< R3 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R4  =========================================================== */
#define RAC_R4_R4_Pos                     (0UL)                     /*!< R4 (Bit 0)                                            */
#define RAC_R4_R4_Msk                     (0xffffffffUL)            /*!< R4 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R5  =========================================================== */
#define RAC_R5_R5_Pos                     (0UL)                     /*!< R5 (Bit 0)                                            */
#define RAC_R5_R5_Msk                     (0xffffffffUL)            /*!< R5 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R6  =========================================================== */
#define RAC_R6_R6_Pos                     (0UL)                     /*!< R6 (Bit 0)                                            */
#define RAC_R6_R6_Msk                     (0xffffffffUL)            /*!< R6 (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  R7  =========================================================== */
#define RAC_R7_R7_Pos                     (0UL)                     /*!< R7 (Bit 0)                                            */
#define RAC_R7_R7_Msk                     (0xffffffffUL)            /*!< R7 (Bitfield-Mask: 0xffffffff)                        */
/* =======================================================  WAITMASK  ======================================================== */
#define RAC_WAITMASK_STCMP_Pos            (0UL)                     /*!< STCMP (Bit 0)                                         */
#define RAC_WAITMASK_STCMP_Msk            (0x1UL)                   /*!< STCMP (Bitfield-Mask: 0x01)                           */
#define RAC_WAITMASK_FRCRX_Pos            (1UL)                     /*!< FRCRX (Bit 1)                                         */
#define RAC_WAITMASK_FRCRX_Msk            (0x2UL)                   /*!< FRCRX (Bitfield-Mask: 0x01)                           */
#define RAC_WAITMASK_FRCTX_Pos            (2UL)                     /*!< FRCTX (Bit 2)                                         */
#define RAC_WAITMASK_FRCTX_Msk            (0x4UL)                   /*!< FRCTX (Bitfield-Mask: 0x01)                           */
#define RAC_WAITMASK_PRSEVENT_Pos         (3UL)                     /*!< PRSEVENT (Bit 3)                                      */
#define RAC_WAITMASK_PRSEVENT_Msk         (0x8UL)                   /*!< PRSEVENT (Bitfield-Mask: 0x01)                        */
#define RAC_WAITMASK_DEMODRXREQCLR_Pos    (4UL)                     /*!< DEMODRXREQCLR (Bit 4)                                 */
#define RAC_WAITMASK_DEMODRXREQCLR_Msk    (0x10UL)                  /*!< DEMODRXREQCLR (Bitfield-Mask: 0x01)                   */
#define RAC_WAITMASK_SYNTHRDY_Pos         (5UL)                     /*!< SYNTHRDY (Bit 5)                                      */
#define RAC_WAITMASK_SYNTHRDY_Msk         (0x20UL)                  /*!< SYNTHRDY (Bitfield-Mask: 0x01)                        */
#define RAC_WAITMASK_RAMPDONE_Pos         (6UL)                     /*!< RAMPDONE (Bit 6)                                      */
#define RAC_WAITMASK_RAMPDONE_Msk         (0x40UL)                  /*!< RAMPDONE (Bitfield-Mask: 0x01)                        */
#define RAC_WAITMASK_HFXORDY_Pos          (7UL)                     /*!< HFXORDY (Bit 7)                                       */
#define RAC_WAITMASK_HFXORDY_Msk          (0x80UL)                  /*!< HFXORDY (Bitfield-Mask: 0x01)                         */
#define RAC_WAITMASK_FRCPAUSED_Pos        (8UL)                     /*!< FRCPAUSED (Bit 8)                                     */
#define RAC_WAITMASK_FRCPAUSED_Msk        (0x100UL)                 /*!< FRCPAUSED (Bitfield-Mask: 0x01)                       */
/* =======================================================  WAITSNSH  ======================================================== */
#define RAC_WAITSNSH_WAITSNSH_Pos         (0UL)                     /*!< WAITSNSH (Bit 0)                                      */
#define RAC_WAITSNSH_WAITSNSH_Msk         (0x3ffUL)                 /*!< WAITSNSH (Bitfield-Mask: 0x3ff)                       */
/* ========================================================  STIMER  ========================================================= */
#define RAC_STIMER_STIMER_Pos             (0UL)                     /*!< STIMER (Bit 0)                                        */
#define RAC_STIMER_STIMER_Msk             (0xffffUL)                /*!< STIMER (Bitfield-Mask: 0xffff)                        */
/* ======================================================  STIMERCOMP  ======================================================= */
#define RAC_STIMERCOMP_STIMERCOMP_Pos     (0UL)                     /*!< STIMERCOMP (Bit 0)                                    */
#define RAC_STIMERCOMP_STIMERCOMP_Msk     (0xffffUL)                /*!< STIMERCOMP (Bitfield-Mask: 0xffff)                    */
/* =======================================================  VECTADDR  ======================================================== */
#define RAC_VECTADDR_VECTADDR_Pos         (0UL)                     /*!< VECTADDR (Bit 0)                                      */
#define RAC_VECTADDR_VECTADDR_Msk         (0xffffffffUL)            /*!< VECTADDR (Bitfield-Mask: 0xffffffff)                  */
/* ========================================================  SEQCTRL  ======================================================== */
#define RAC_SEQCTRL_COMPACT_Pos           (0UL)                     /*!< COMPACT (Bit 0)                                       */
#define RAC_SEQCTRL_COMPACT_Msk           (0x1UL)                   /*!< COMPACT (Bitfield-Mask: 0x01)                         */
#define RAC_SEQCTRL_COMPINVALMODE_Pos     (1UL)                     /*!< COMPINVALMODE (Bit 1)                                 */
#define RAC_SEQCTRL_COMPINVALMODE_Msk     (0x6UL)                   /*!< COMPINVALMODE (Bitfield-Mask: 0x03)                   */
#define RAC_SEQCTRL_PRSSEL_Pos            (4UL)                     /*!< PRSSEL (Bit 4)                                        */
#define RAC_SEQCTRL_PRSSEL_Msk            (0xf0UL)                  /*!< PRSSEL (Bitfield-Mask: 0x0f)                          */
#define RAC_SEQCTRL_STIMERDEBUGRUN_Pos    (10UL)                    /*!< STIMERDEBUGRUN (Bit 10)                               */
#define RAC_SEQCTRL_STIMERDEBUGRUN_Msk    (0x400UL)                 /*!< STIMERDEBUGRUN (Bitfield-Mask: 0x01)                  */
#define RAC_SEQCTRL_CPUHALTREQEN_Pos      (11UL)                    /*!< CPUHALTREQEN (Bit 11)                                 */
#define RAC_SEQCTRL_CPUHALTREQEN_Msk      (0x800UL)                 /*!< CPUHALTREQEN (Bitfield-Mask: 0x01)                    */
#define RAC_SEQCTRL_SEQHALTUPONCPUHALTEN_Pos (12UL)                 /*!< SEQHALTUPONCPUHALTEN (Bit 12)                         */
#define RAC_SEQCTRL_SEQHALTUPONCPUHALTEN_Msk (0x1000UL)             /*!< SEQHALTUPONCPUHALTEN (Bitfield-Mask: 0x01)            */
/* =========================================================  PRESC  ========================================================= */
#define RAC_PRESC_STIMER_Pos              (0UL)                     /*!< STIMER (Bit 0)                                        */
#define RAC_PRESC_STIMER_Msk              (0x7fUL)                  /*!< STIMER (Bitfield-Mask: 0x7f)                          */
/* ==========================================================  SR0  ========================================================== */
#define RAC_SR0_SR0_Pos                   (0UL)                     /*!< SR0 (Bit 0)                                           */
#define RAC_SR0_SR0_Msk                   (0xffffffffUL)            /*!< SR0 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  SR1  ========================================================== */
#define RAC_SR1_SR1_Pos                   (0UL)                     /*!< SR1 (Bit 0)                                           */
#define RAC_SR1_SR1_Msk                   (0xffffffffUL)            /*!< SR1 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  SR2  ========================================================== */
#define RAC_SR2_SR2_Pos                   (0UL)                     /*!< SR2 (Bit 0)                                           */
#define RAC_SR2_SR2_Msk                   (0xffffffffUL)            /*!< SR2 (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  SR3  ========================================================== */
#define RAC_SR3_SR3_Pos                   (0UL)                     /*!< SR3 (Bit 0)                                           */
#define RAC_SR3_SR3_Msk                   (0xffffffffUL)            /*!< SR3 (Bitfield-Mask: 0xffffffff)                       */
/* ======================================================  SYNTHENCTRL  ====================================================== */
#define RAC_SYNTHENCTRL_VCOEN_Pos         (0UL)                     /*!< VCOEN (Bit 0)                                         */
#define RAC_SYNTHENCTRL_VCOEN_Msk         (0x1UL)                   /*!< VCOEN (Bitfield-Mask: 0x01)                           */
#define RAC_SYNTHENCTRL_VCOSTARTUP_Pos    (1UL)                     /*!< VCOSTARTUP (Bit 1)                                    */
#define RAC_SYNTHENCTRL_VCOSTARTUP_Msk    (0x2UL)                   /*!< VCOSTARTUP (Bitfield-Mask: 0x01)                      */
#define RAC_SYNTHENCTRL_LODIVEN_Pos       (3UL)                     /*!< LODIVEN (Bit 3)                                       */
#define RAC_SYNTHENCTRL_LODIVEN_Msk       (0x8UL)                   /*!< LODIVEN (Bitfield-Mask: 0x01)                         */
#define RAC_SYNTHENCTRL_CHPEN_Pos         (4UL)                     /*!< CHPEN (Bit 4)                                         */
#define RAC_SYNTHENCTRL_CHPEN_Msk         (0x10UL)                  /*!< CHPEN (Bitfield-Mask: 0x01)                           */
#define RAC_SYNTHENCTRL_LPFEN_Pos         (5UL)                     /*!< LPFEN (Bit 5)                                         */
#define RAC_SYNTHENCTRL_LPFEN_Msk         (0x20UL)                  /*!< LPFEN (Bitfield-Mask: 0x01)                           */
#define RAC_SYNTHENCTRL_LPFQUICKSTART_Pos (6UL)                     /*!< LPFQUICKSTART (Bit 6)                                 */
#define RAC_SYNTHENCTRL_LPFQUICKSTART_Msk (0x40UL)                  /*!< LPFQUICKSTART (Bitfield-Mask: 0x01)                   */
#define RAC_SYNTHENCTRL_VCBUFEN_Pos       (7UL)                     /*!< VCBUFEN (Bit 7)                                       */
#define RAC_SYNTHENCTRL_VCBUFEN_Msk       (0x80UL)                  /*!< VCBUFEN (Bitfield-Mask: 0x01)                         */
#define RAC_SYNTHENCTRL_SYNTHCLKEN_Pos    (8UL)                     /*!< SYNTHCLKEN (Bit 8)                                    */
#define RAC_SYNTHENCTRL_SYNTHCLKEN_Msk    (0x100UL)                 /*!< SYNTHCLKEN (Bitfield-Mask: 0x01)                      */
#define RAC_SYNTHENCTRL_SYNTHSTARTREQ_Pos (9UL)                     /*!< SYNTHSTARTREQ (Bit 9)                                 */
#define RAC_SYNTHENCTRL_SYNTHSTARTREQ_Msk (0x200UL)                 /*!< SYNTHSTARTREQ (Bitfield-Mask: 0x01)                   */
#define RAC_SYNTHENCTRL_CHPLDOEN_Pos      (10UL)                    /*!< CHPLDOEN (Bit 10)                                     */
#define RAC_SYNTHENCTRL_CHPLDOEN_Msk      (0x400UL)                 /*!< CHPLDOEN (Bitfield-Mask: 0x01)                        */
#define RAC_SYNTHENCTRL_LODIVSYNCCLKEN_Pos (11UL)                   /*!< LODIVSYNCCLKEN (Bit 11)                               */
#define RAC_SYNTHENCTRL_LODIVSYNCCLKEN_Msk (0x800UL)                /*!< LODIVSYNCCLKEN (Bitfield-Mask: 0x01)                  */
#define RAC_SYNTHENCTRL_MMDLDOEN_Pos      (13UL)                    /*!< MMDLDOEN (Bit 13)                                     */
#define RAC_SYNTHENCTRL_MMDLDOEN_Msk      (0x2000UL)                /*!< MMDLDOEN (Bitfield-Mask: 0x01)                        */
#define RAC_SYNTHENCTRL_VCOLDOEN_Pos      (14UL)                    /*!< VCOLDOEN (Bit 14)                                     */
#define RAC_SYNTHENCTRL_VCOLDOEN_Msk      (0x4000UL)                /*!< VCOLDOEN (Bitfield-Mask: 0x01)                        */
#define RAC_SYNTHENCTRL_VCODIVEN_Pos      (15UL)                    /*!< VCODIVEN (Bit 15)                                     */
#define RAC_SYNTHENCTRL_VCODIVEN_Msk      (0x8000UL)                /*!< VCODIVEN (Bitfield-Mask: 0x01)                        */
/* =====================================================  SYNTHREGCTRL  ====================================================== */
#define RAC_SYNTHREGCTRL_UNUSED3_Pos      (0UL)                     /*!< UNUSED3 (Bit 0)                                       */
#define RAC_SYNTHREGCTRL_UNUSED3_Msk      (0x1UL)                   /*!< UNUSED3 (Bitfield-Mask: 0x01)                         */
#define RAC_SYNTHREGCTRL_UNUSED1_Pos      (1UL)                     /*!< UNUSED1 (Bit 1)                                       */
#define RAC_SYNTHREGCTRL_UNUSED1_Msk      (0x2UL)                   /*!< UNUSED1 (Bitfield-Mask: 0x01)                         */
#define RAC_SYNTHREGCTRL_UNUSED2_Pos      (2UL)                     /*!< UNUSED2 (Bit 2)                                       */
#define RAC_SYNTHREGCTRL_UNUSED2_Msk      (0x4UL)                   /*!< UNUSED2 (Bitfield-Mask: 0x01)                         */
#define RAC_SYNTHREGCTRL_MMDLDOAMPBWRED_Pos (5UL)                   /*!< MMDLDOAMPBWRED (Bit 5)                                */
#define RAC_SYNTHREGCTRL_MMDLDOAMPBWRED_Msk (0x60UL)                /*!< MMDLDOAMPBWRED (Bitfield-Mask: 0x03)                  */
#define RAC_SYNTHREGCTRL_MMDLDOAMPCURR_Pos (7UL)                    /*!< MMDLDOAMPCURR (Bit 7)                                 */
#define RAC_SYNTHREGCTRL_MMDLDOAMPCURR_Msk (0x380UL)                /*!< MMDLDOAMPCURR (Bitfield-Mask: 0x07)                   */
#define RAC_SYNTHREGCTRL_MMDLDOVREFTRIM_Pos (10UL)                  /*!< MMDLDOVREFTRIM (Bit 10)                               */
#define RAC_SYNTHREGCTRL_MMDLDOVREFTRIM_Msk (0x1c00UL)              /*!< MMDLDOVREFTRIM (Bitfield-Mask: 0x07)                  */
#define RAC_SYNTHREGCTRL_VCOLDOAMPCURR_Pos (13UL)                   /*!< VCOLDOAMPCURR (Bit 13)                                */
#define RAC_SYNTHREGCTRL_VCOLDOAMPCURR_Msk (0xe000UL)               /*!< VCOLDOAMPCURR (Bitfield-Mask: 0x07)                   */
#define RAC_SYNTHREGCTRL_VCOLDOVREFTRIM_Pos (16UL)                  /*!< VCOLDOVREFTRIM (Bit 16)                               */
#define RAC_SYNTHREGCTRL_VCOLDOVREFTRIM_Msk (0x70000UL)             /*!< VCOLDOVREFTRIM (Bitfield-Mask: 0x07)                  */
#define RAC_SYNTHREGCTRL_CHPLDOAMPBWRED_Pos (19UL)                  /*!< CHPLDOAMPBWRED (Bit 19)                               */
#define RAC_SYNTHREGCTRL_CHPLDOAMPBWRED_Msk (0x180000UL)            /*!< CHPLDOAMPBWRED (Bitfield-Mask: 0x03)                  */
#define RAC_SYNTHREGCTRL_CHPLDOAMPCURR_Pos (21UL)                   /*!< CHPLDOAMPCURR (Bit 21)                                */
#define RAC_SYNTHREGCTRL_CHPLDOAMPCURR_Msk (0xe00000UL)             /*!< CHPLDOAMPCURR (Bitfield-Mask: 0x07)                   */
#define RAC_SYNTHREGCTRL_CHPLDOVREFTRIM_Pos (24UL)                  /*!< CHPLDOVREFTRIM (Bit 24)                               */
#define RAC_SYNTHREGCTRL_CHPLDOVREFTRIM_Msk (0x7000000UL)           /*!< CHPLDOVREFTRIM (Bitfield-Mask: 0x07)                  */
/* ========================================================  VCOCTRL  ======================================================== */
#define RAC_VCOCTRL_VCOAMPLITUDE_Pos      (0UL)                     /*!< VCOAMPLITUDE (Bit 0)                                  */
#define RAC_VCOCTRL_VCOAMPLITUDE_Msk      (0xfUL)                   /*!< VCOAMPLITUDE (Bitfield-Mask: 0x0f)                    */
#define RAC_VCOCTRL_VCODETAMPLITUDE_Pos   (4UL)                     /*!< VCODETAMPLITUDE (Bit 4)                               */
#define RAC_VCOCTRL_VCODETAMPLITUDE_Msk   (0xf0UL)                  /*!< VCODETAMPLITUDE (Bitfield-Mask: 0x0f)                 */
#define RAC_VCOCTRL_VCODETEN_Pos          (8UL)                     /*!< VCODETEN (Bit 8)                                      */
#define RAC_VCOCTRL_VCODETEN_Msk          (0x100UL)                 /*!< VCODETEN (Bitfield-Mask: 0x01)                        */
#define RAC_VCOCTRL_VCODETMODE_Pos        (9UL)                     /*!< VCODETMODE (Bit 9)                                    */
#define RAC_VCOCTRL_VCODETMODE_Msk        (0x200UL)                 /*!< VCODETMODE (Bitfield-Mask: 0x01)                      */
#define RAC_VCOCTRL_VCOAREGCURR_Pos       (10UL)                    /*!< VCOAREGCURR (Bit 10)                                  */
#define RAC_VCOCTRL_VCOAREGCURR_Msk       (0xc00UL)                 /*!< VCOAREGCURR (Bitfield-Mask: 0x03)                     */
#define RAC_VCOCTRL_VCOCREGCURR_Pos       (12UL)                    /*!< VCOCREGCURR (Bit 12)                                  */
#define RAC_VCOCTRL_VCOCREGCURR_Msk       (0x7000UL)                /*!< VCOCREGCURR (Bitfield-Mask: 0x07)                     */
#define RAC_VCOCTRL_UNUSED4_Pos           (22UL)                    /*!< UNUSED4 (Bit 22)                                      */
#define RAC_VCOCTRL_UNUSED4_Msk           (0xc00000UL)              /*!< UNUSED4 (Bitfield-Mask: 0x03)                         */
#define RAC_VCOCTRL_VCODIVCURR_Pos        (24UL)                    /*!< VCODIVCURR (Bit 24)                                   */
#define RAC_VCOCTRL_VCODIVCURR_Msk        (0xf000000UL)             /*!< VCODIVCURR (Bitfield-Mask: 0x0f)                      */
/* ========================================================  MMDCTRL  ======================================================== */
#define RAC_MMDCTRL_MMDDIVDCDC_Pos        (0UL)                     /*!< MMDDIVDCDC (Bit 0)                                    */
#define RAC_MMDCTRL_MMDDIVDCDC_Msk        (0x1ffUL)                 /*!< MMDDIVDCDC (Bitfield-Mask: 0x1ff)                     */
#define RAC_MMDCTRL_MMDDIVRSDCDC_Pos      (10UL)                    /*!< MMDDIVRSDCDC (Bit 10)                                 */
#define RAC_MMDCTRL_MMDDIVRSDCDC_Msk      (0xc00UL)                 /*!< MMDDIVRSDCDC (Bitfield-Mask: 0x03)                    */
#define RAC_MMDCTRL_MMDDIVRSDIG_Pos       (12UL)                    /*!< MMDDIVRSDIG (Bit 12)                                  */
#define RAC_MMDCTRL_MMDDIVRSDIG_Msk       (0x3000UL)                /*!< MMDDIVRSDIG (Bitfield-Mask: 0x03)                     */
#define RAC_MMDCTRL_MMDENDCDC_Pos         (14UL)                    /*!< MMDENDCDC (Bit 14)                                    */
#define RAC_MMDCTRL_MMDENDCDC_Msk         (0x4000UL)                /*!< MMDENDCDC (Bitfield-Mask: 0x01)                       */
#define RAC_MMDCTRL_MMDENRSDCDC_Pos       (15UL)                    /*!< MMDENRSDCDC (Bit 15)                                  */
#define RAC_MMDCTRL_MMDENRSDCDC_Msk       (0x8000UL)                /*!< MMDENRSDCDC (Bitfield-Mask: 0x01)                     */
#define RAC_MMDCTRL_MMDENRSDIG_Pos        (16UL)                    /*!< MMDENRSDIG (Bit 16)                                   */
#define RAC_MMDCTRL_MMDENRSDIG_Msk        (0x10000UL)               /*!< MMDENRSDIG (Bitfield-Mask: 0x01)                      */
/* ========================================================  CHPCTRL  ======================================================== */
#define RAC_CHPCTRL_CHPBIAS_Pos           (0UL)                     /*!< CHPBIAS (Bit 0)                                       */
#define RAC_CHPCTRL_CHPBIAS_Msk           (0x7UL)                   /*!< CHPBIAS (Bitfield-Mask: 0x07)                         */
#define RAC_CHPCTRL_CHPCURR_Pos           (3UL)                     /*!< CHPCURR (Bit 3)                                       */
#define RAC_CHPCTRL_CHPCURR_Msk           (0x38UL)                  /*!< CHPCURR (Bitfield-Mask: 0x07)                         */
#define RAC_CHPCTRL_UNUSED8_Pos           (6UL)                     /*!< UNUSED8 (Bit 6)                                       */
#define RAC_CHPCTRL_UNUSED8_Msk           (0x1c0UL)                 /*!< UNUSED8 (Bitfield-Mask: 0x07)                         */
#define RAC_CHPCTRL_UNUSED7_Pos           (9UL)                     /*!< UNUSED7 (Bit 9)                                       */
#define RAC_CHPCTRL_UNUSED7_Msk           (0x200UL)                 /*!< UNUSED7 (Bitfield-Mask: 0x01)                         */
#define RAC_CHPCTRL_UNUSED1_Pos           (10UL)                    /*!< UNUSED1 (Bit 10)                                      */
#define RAC_CHPCTRL_UNUSED1_Msk           (0x400UL)                 /*!< UNUSED1 (Bitfield-Mask: 0x01)                         */
#define RAC_CHPCTRL_UNUSED5_Pos           (11UL)                    /*!< UNUSED5 (Bit 11)                                      */
#define RAC_CHPCTRL_UNUSED5_Msk           (0x1800UL)                /*!< UNUSED5 (Bitfield-Mask: 0x03)                         */
#define RAC_CHPCTRL_UNUSED6_Pos           (13UL)                    /*!< UNUSED6 (Bit 13)                                      */
#define RAC_CHPCTRL_UNUSED6_Msk           (0x2000UL)                /*!< UNUSED6 (Bitfield-Mask: 0x01)                         */
#define RAC_CHPCTRL_CHPOUTPUTTRISTATEMODE_Pos (14UL)                /*!< CHPOUTPUTTRISTATEMODE (Bit 14)                        */
#define RAC_CHPCTRL_CHPOUTPUTTRISTATEMODE_Msk (0x4000UL)            /*!< CHPOUTPUTTRISTATEMODE (Bitfield-Mask: 0x01)           */
#define RAC_CHPCTRL_CHPSWITCHEDBIASEN_Pos (15UL)                    /*!< CHPSWITCHEDBIASEN (Bit 15)                            */
#define RAC_CHPCTRL_CHPSWITCHEDBIASEN_Msk (0x8000UL)                /*!< CHPSWITCHEDBIASEN (Bitfield-Mask: 0x01)               */
/* ========================================================  CHPCAL  ========================================================= */
#define RAC_CHPCAL_PSRC_Pos               (0UL)                     /*!< PSRC (Bit 0)                                          */
#define RAC_CHPCAL_PSRC_Msk               (0x7UL)                   /*!< PSRC (Bitfield-Mask: 0x07)                            */
#define RAC_CHPCAL_NSRC_Pos               (3UL)                     /*!< NSRC (Bit 3)                                          */
#define RAC_CHPCAL_NSRC_Msk               (0x38UL)                  /*!< NSRC (Bitfield-Mask: 0x07)                            */
/* ========================================================  LPFCTRL  ======================================================== */
#define RAC_LPFCTRL_LPFBW_Pos             (0UL)                     /*!< LPFBW (Bit 0)                                         */
#define RAC_LPFCTRL_LPFBW_Msk             (0xfUL)                   /*!< LPFBW (Bitfield-Mask: 0x0f)                           */
#define RAC_LPFCTRL_MIRACLEMODE_Pos       (4UL)                     /*!< MIRACLEMODE (Bit 4)                                   */
#define RAC_LPFCTRL_MIRACLEMODE_Msk       (0x10UL)                  /*!< MIRACLEMODE (Bitfield-Mask: 0x01)                     */
#define RAC_LPFCTRL_UNUSED9_Pos           (8UL)                     /*!< UNUSED9 (Bit 8)                                       */
#define RAC_LPFCTRL_UNUSED9_Msk           (0xf00UL)                 /*!< UNUSED9 (Bitfield-Mask: 0x0f)                         */
#define RAC_LPFCTRL_UNUSED10_Pos          (12UL)                    /*!< UNUSED10 (Bit 12)                                     */
#define RAC_LPFCTRL_UNUSED10_Msk          (0x3000UL)                /*!< UNUSED10 (Bitfield-Mask: 0x03)                        */
#define RAC_LPFCTRL_LPFINPUTCAP_Pos       (14UL)                    /*!< LPFINPUTCAP (Bit 14)                                  */
#define RAC_LPFCTRL_LPFINPUTCAP_Msk       (0xc000UL)                /*!< LPFINPUTCAP (Bitfield-Mask: 0x03)                     */
#define RAC_LPFCTRL_LPFSWITCHINGEN_Pos    (16UL)                    /*!< LPFSWITCHINGEN (Bit 16)                               */
#define RAC_LPFCTRL_LPFSWITCHINGEN_Msk    (0x10000UL)               /*!< LPFSWITCHINGEN (Bitfield-Mask: 0x01)                  */
#define RAC_LPFCTRL_LPFGNDSWITCHINGEN_Pos (17UL)                    /*!< LPFGNDSWITCHINGEN (Bit 17)                            */
#define RAC_LPFCTRL_LPFGNDSWITCHINGEN_Msk (0x20000UL)               /*!< LPFGNDSWITCHINGEN (Bitfield-Mask: 0x01)               */
/* =======================================================  SYNTHCTRL  ======================================================= */
#define RAC_SYNTHCTRL_LODIVTXEN0DBM_Pos   (1UL)                     /*!< LODIVTXEN0DBM (Bit 1)                                 */
#define RAC_SYNTHCTRL_LODIVTXEN0DBM_Msk   (0x2UL)                   /*!< LODIVTXEN0DBM (Bitfield-Mask: 0x01)                   */
#define RAC_SYNTHCTRL_LODIVTXEN_Pos       (2UL)                     /*!< LODIVTXEN (Bit 2)                                     */
#define RAC_SYNTHCTRL_LODIVTXEN_Msk       (0x4UL)                   /*!< LODIVTXEN (Bitfield-Mask: 0x01)                       */
#define RAC_SYNTHCTRL_PFDTRADMODE_Pos     (3UL)                     /*!< PFDTRADMODE (Bit 3)                                   */
#define RAC_SYNTHCTRL_PFDTRADMODE_Msk     (0x8UL)                   /*!< PFDTRADMODE (Bitfield-Mask: 0x01)                     */
#define RAC_SYNTHCTRL_MMDPOWERBALANCEDISABLE_Pos (10UL)             /*!< MMDPOWERBALANCEDISABLE (Bit 10)                       */
#define RAC_SYNTHCTRL_MMDPOWERBALANCEDISABLE_Msk (0x400UL)          /*!< MMDPOWERBALANCEDISABLE (Bitfield-Mask: 0x01)          */
/* ========================================================  AUXCTRL  ======================================================== */
#define RAC_AUXCTRL_AUXREGEN_Pos          (0UL)                     /*!< AUXREGEN (Bit 0)                                      */
#define RAC_AUXCTRL_AUXREGEN_Msk          (0x1UL)                   /*!< AUXREGEN (Bitfield-Mask: 0x01)                        */
#define RAC_AUXCTRL_VCOEN_Pos             (1UL)                     /*!< VCOEN (Bit 1)                                         */
#define RAC_AUXCTRL_VCOEN_Msk             (0x2UL)                   /*!< VCOEN (Bitfield-Mask: 0x01)                           */
#define RAC_AUXCTRL_VCOSTARTUP_Pos        (2UL)                     /*!< VCOSTARTUP (Bit 2)                                    */
#define RAC_AUXCTRL_VCOSTARTUP_Msk        (0x4UL)                   /*!< VCOSTARTUP (Bitfield-Mask: 0x01)                      */
#define RAC_AUXCTRL_CHPEN_Pos             (3UL)                     /*!< CHPEN (Bit 3)                                         */
#define RAC_AUXCTRL_CHPEN_Msk             (0x8UL)                   /*!< CHPEN (Bitfield-Mask: 0x01)                           */
#define RAC_AUXCTRL_CHPCURR_Pos           (4UL)                     /*!< CHPCURR (Bit 4)                                       */
#define RAC_AUXCTRL_CHPCURR_Msk           (0x30UL)                  /*!< CHPCURR (Bitfield-Mask: 0x03)                         */
#define RAC_AUXCTRL_LODIVEN_Pos           (6UL)                     /*!< LODIVEN (Bit 6)                                       */
#define RAC_AUXCTRL_LODIVEN_Msk           (0x40UL)                  /*!< LODIVEN (Bitfield-Mask: 0x01)                         */
#define RAC_AUXCTRL_AUXSYNTHCLKEN_Pos     (7UL)                     /*!< AUXSYNTHCLKEN (Bit 7)                                 */
#define RAC_AUXCTRL_AUXSYNTHCLKEN_Msk     (0x80UL)                  /*!< AUXSYNTHCLKEN (Bitfield-Mask: 0x01)                   */
#define RAC_AUXCTRL_LODIVSEL_Pos          (8UL)                     /*!< LODIVSEL (Bit 8)                                      */
#define RAC_AUXCTRL_LODIVSEL_Msk          (0x700UL)                 /*!< LODIVSEL (Bitfield-Mask: 0x07)                        */
#define RAC_AUXCTRL_RXAMP_Pos             (11UL)                    /*!< RXAMP (Bit 11)                                        */
#define RAC_AUXCTRL_RXAMP_Msk             (0x1f800UL)               /*!< RXAMP (Bitfield-Mask: 0x3f)                           */
#define RAC_AUXCTRL_LDOAMPCURR_Pos        (17UL)                    /*!< LDOAMPCURR (Bit 17)                                   */
#define RAC_AUXCTRL_LDOAMPCURR_Msk        (0xe0000UL)               /*!< LDOAMPCURR (Bitfield-Mask: 0x07)                      */
#define RAC_AUXCTRL_LDOVREFTRIM_Pos       (20UL)                    /*!< LDOVREFTRIM (Bit 20)                                  */
#define RAC_AUXCTRL_LDOVREFTRIM_Msk       (0x700000UL)              /*!< LDOVREFTRIM (Bitfield-Mask: 0x07)                     */
#define RAC_AUXCTRL_FPLLDIGEN_Pos         (23UL)                    /*!< FPLLDIGEN (Bit 23)                                    */
#define RAC_AUXCTRL_FPLLDIGEN_Msk         (0x800000UL)              /*!< FPLLDIGEN (Bitfield-Mask: 0x01)                       */
#define RAC_AUXCTRL_LPFRES_Pos            (24UL)                    /*!< LPFRES (Bit 24)                                       */
#define RAC_AUXCTRL_LPFRES_Msk            (0x3000000UL)             /*!< LPFRES (Bitfield-Mask: 0x03)                          */
/* =======================================================  AUXENCTRL  ======================================================= */
#define RAC_AUXENCTRL_LDOEN_Pos           (0UL)                     /*!< LDOEN (Bit 0)                                         */
#define RAC_AUXENCTRL_LDOEN_Msk           (0x1UL)                   /*!< LDOEN (Bitfield-Mask: 0x01)                           */
#define RAC_AUXENCTRL_VCBUFEN_Pos         (1UL)                     /*!< VCBUFEN (Bit 1)                                       */
#define RAC_AUXENCTRL_VCBUFEN_Msk         (0x2UL)                   /*!< VCBUFEN (Bitfield-Mask: 0x01)                         */
#define RAC_AUXENCTRL_LODIVAUXEN_Pos      (2UL)                     /*!< LODIVAUXEN (Bit 2)                                    */
#define RAC_AUXENCTRL_LODIVAUXEN_Msk      (0x4UL)                   /*!< LODIVAUXEN (Bitfield-Mask: 0x01)                      */
#define RAC_AUXENCTRL_LODIVAUXEN0DBM_Pos  (3UL)                     /*!< LODIVAUXEN0DBM (Bit 3)                                */
#define RAC_AUXENCTRL_LODIVAUXEN0DBM_Msk  (0x8UL)                   /*!< LODIVAUXEN0DBM (Bitfield-Mask: 0x01)                  */
/* =======================================================  RFENCTRL  ======================================================== */
#define RAC_RFENCTRL_IFFILTSTANDBY_Pos    (0UL)                     /*!< IFFILTSTANDBY (Bit 0)                                 */
#define RAC_RFENCTRL_IFFILTSTANDBY_Msk    (0x1UL)                   /*!< IFFILTSTANDBY (Bitfield-Mask: 0x01)                   */
#define RAC_RFENCTRL_IFFILTEREN_Pos       (1UL)                     /*!< IFFILTEREN (Bit 1)                                    */
#define RAC_RFENCTRL_IFFILTEREN_Msk       (0x2UL)                   /*!< IFFILTEREN (Bitfield-Mask: 0x01)                      */
#define RAC_RFENCTRL_PKDEN_Pos            (2UL)                     /*!< PKDEN (Bit 2)                                         */
#define RAC_RFENCTRL_PKDEN_Msk            (0x4UL)                   /*!< PKDEN (Bitfield-Mask: 0x01)                           */
#define RAC_RFENCTRL_IFPGAEN_Pos          (3UL)                     /*!< IFPGAEN (Bit 3)                                       */
#define RAC_RFENCTRL_IFPGAEN_Msk          (0x8UL)                   /*!< IFPGAEN (Bitfield-Mask: 0x01)                         */
#define RAC_RFENCTRL_IFADCEN_Pos          (4UL)                     /*!< IFADCEN (Bit 4)                                       */
#define RAC_RFENCTRL_IFADCEN_Msk          (0x10UL)                  /*!< IFADCEN (Bitfield-Mask: 0x01)                         */
#define RAC_RFENCTRL_IFADCCAPRESET_Pos    (5UL)                     /*!< IFADCCAPRESET (Bit 5)                                 */
#define RAC_RFENCTRL_IFADCCAPRESET_Msk    (0x20UL)                  /*!< IFADCCAPRESET (Bitfield-Mask: 0x01)                   */
#define RAC_RFENCTRL_IFADCCLKEN_Pos       (6UL)                     /*!< IFADCCLKEN (Bit 6)                                    */
#define RAC_RFENCTRL_IFADCCLKEN_Msk       (0x40UL)                  /*!< IFADCCLKEN (Bitfield-Mask: 0x01)                      */
#define RAC_RFENCTRL_RFBIASEN_Pos         (11UL)                    /*!< RFBIASEN (Bit 11)                                     */
#define RAC_RFENCTRL_RFBIASEN_Msk         (0x800UL)                 /*!< RFBIASEN (Bitfield-Mask: 0x01)                        */
#define RAC_RFENCTRL_DEMEN_Pos            (12UL)                    /*!< DEMEN (Bit 12)                                        */
#define RAC_RFENCTRL_DEMEN_Msk            (0x1000UL)                /*!< DEMEN (Bitfield-Mask: 0x01)                           */
#define RAC_RFENCTRL_ENABLEI_Pos          (13UL)                    /*!< ENABLEI (Bit 13)                                      */
#define RAC_RFENCTRL_ENABLEI_Msk          (0x2000UL)                /*!< ENABLEI (Bitfield-Mask: 0x01)                         */
#define RAC_RFENCTRL_ENABLEQ_Pos          (14UL)                    /*!< ENABLEQ (Bit 14)                                      */
#define RAC_RFENCTRL_ENABLEQ_Msk          (0x4000UL)                /*!< ENABLEQ (Bitfield-Mask: 0x01)                         */
#define RAC_RFENCTRL_ENLDOCLK_Pos         (15UL)                    /*!< ENLDOCLK (Bit 15)                                     */
#define RAC_RFENCTRL_ENLDOCLK_Msk         (0x8000UL)                /*!< ENLDOCLK (Bitfield-Mask: 0x01)                        */
#define RAC_RFENCTRL_ENLDOSERIES_Pos      (16UL)                    /*!< ENLDOSERIES (Bit 16)                                  */
#define RAC_RFENCTRL_ENLDOSERIES_Msk      (0x10000UL)               /*!< ENLDOSERIES (Bitfield-Mask: 0x01)                     */
#define RAC_RFENCTRL_ENLDOSHUNTI_Pos      (17UL)                    /*!< ENLDOSHUNTI (Bit 17)                                  */
#define RAC_RFENCTRL_ENLDOSHUNTI_Msk      (0x20000UL)               /*!< ENLDOSHUNTI (Bitfield-Mask: 0x01)                     */
#define RAC_RFENCTRL_ENLDOSHUNTQ_Pos      (18UL)                    /*!< ENLDOSHUNTQ (Bit 18)                                  */
#define RAC_RFENCTRL_ENLDOSHUNTQ_Msk      (0x40000UL)               /*!< ENLDOSHUNTQ (Bitfield-Mask: 0x01)                     */
#define RAC_RFENCTRL_ENLDOPGALNA_Pos      (19UL)                    /*!< ENLDOPGALNA (Bit 19)                                  */
#define RAC_RFENCTRL_ENLDOPGALNA_Msk      (0x80000UL)               /*!< ENLDOPGALNA (Bitfield-Mask: 0x01)                     */
#define RAC_RFENCTRL_ENPGA_Pos            (20UL)                    /*!< ENPGA (Bit 20)                                        */
#define RAC_RFENCTRL_ENPGA_Msk            (0x100000UL)              /*!< ENPGA (Bitfield-Mask: 0x01)                           */
/* =======================================================  RFENCTRL0  ======================================================= */
#define RAC_RFENCTRL0_LNAMIXSTANDBY_Pos   (0UL)                     /*!< LNAMIXSTANDBY (Bit 0)                                 */
#define RAC_RFENCTRL0_LNAMIXSTANDBY_Msk   (0x1UL)                   /*!< LNAMIXSTANDBY (Bitfield-Mask: 0x01)                   */
#define RAC_RFENCTRL0_LNAMIXBIASEN_Pos    (1UL)                     /*!< LNAMIXBIASEN (Bit 1)                                  */
#define RAC_RFENCTRL0_LNAMIXBIASEN_Msk    (0x2UL)                   /*!< LNAMIXBIASEN (Bitfield-Mask: 0x01)                    */
#define RAC_RFENCTRL0_LNAMIXLOBIASEN_Pos  (2UL)                     /*!< LNAMIXLOBIASEN (Bit 2)                                */
#define RAC_RFENCTRL0_LNAMIXLOBIASEN_Msk  (0x4UL)                   /*!< LNAMIXLOBIASEN (Bitfield-Mask: 0x01)                  */
#define RAC_RFENCTRL0_LNAMIXRFBIASEN_Pos  (3UL)                     /*!< LNAMIXRFBIASEN (Bit 3)                                */
#define RAC_RFENCTRL0_LNAMIXRFBIASEN_Msk  (0x8UL)                   /*!< LNAMIXRFBIASEN (Bitfield-Mask: 0x01)                  */
#define RAC_RFENCTRL0_PASTANDBY_Pos       (16UL)                    /*!< PASTANDBY (Bit 16)                                    */
#define RAC_RFENCTRL0_PASTANDBY_Msk       (0x10000UL)               /*!< PASTANDBY (Bitfield-Mask: 0x01)                       */
#define RAC_RFENCTRL0_PAEN_Pos            (17UL)                    /*!< PAEN (Bit 17)                                         */
#define RAC_RFENCTRL0_PAEN_Msk            (0x20000UL)               /*!< PAEN (Bitfield-Mask: 0x01)                            */
#define RAC_RFENCTRL0_PAOUTEN_Pos         (18UL)                    /*!< PAOUTEN (Bit 18)                                      */
#define RAC_RFENCTRL0_PAOUTEN_Msk         (0x40000UL)               /*!< PAOUTEN (Bitfield-Mask: 0x01)                         */
#define RAC_RFENCTRL0_TRSW_Pos            (19UL)                    /*!< TRSW (Bit 19)                                         */
#define RAC_RFENCTRL0_TRSW_Msk            (0x80000UL)               /*!< TRSW (Bitfield-Mask: 0x01)                            */
/* ======================================================  LNAMIXCTRL  ======================================================= */
#define RAC_LNAMIXCTRL_RF2P4BANDWIDTH_Pos (0UL)                     /*!< RF2P4BANDWIDTH (Bit 0)                                */
#define RAC_LNAMIXCTRL_RF2P4BANDWIDTH_Msk (0x1fUL)                  /*!< RF2P4BANDWIDTH (Bitfield-Mask: 0x1f)                  */
#define RAC_LNAMIXCTRL_CASCODEBIAS_Pos    (8UL)                     /*!< CASCODEBIAS (Bit 8)                                   */
#define RAC_LNAMIXCTRL_CASCODEBIAS_Msk    (0x700UL)                 /*!< CASCODEBIAS (Bitfield-Mask: 0x07)                     */
#define RAC_LNAMIXCTRL_LOBIAS_Pos         (11UL)                    /*!< LOBIAS (Bit 11)                                       */
#define RAC_LNAMIXCTRL_LOBIAS_Msk         (0x3800UL)                /*!< LOBIAS (Bitfield-Mask: 0x07)                          */
#define RAC_LNAMIXCTRL_VREG_Pos           (14UL)                    /*!< VREG (Bit 14)                                         */
#define RAC_LNAMIXCTRL_VREG_Msk           (0x1c000UL)               /*!< VREG (Bitfield-Mask: 0x07)                            */
#define RAC_LNAMIXCTRL_RFBIAS_Pos         (17UL)                    /*!< RFBIAS (Bit 17)                                       */
#define RAC_LNAMIXCTRL_RFBIAS_Msk         (0x1e0000UL)              /*!< RFBIAS (Bitfield-Mask: 0x0f)                          */
#define RAC_LNAMIXCTRL_RISEFALLATT_Pos    (21UL)                    /*!< RISEFALLATT (Bit 21)                                  */
#define RAC_LNAMIXCTRL_RISEFALLATT_Msk    (0xe00000UL)              /*!< RISEFALLATT (Bitfield-Mask: 0x07)                     */
#define RAC_LNAMIXCTRL_LNAMIXAUXSYNTHINPUTEN_Pos (26UL)             /*!< LNAMIXAUXSYNTHINPUTEN (Bit 26)                        */
#define RAC_LNAMIXCTRL_LNAMIXAUXSYNTHINPUTEN_Msk (0x4000000UL)      /*!< LNAMIXAUXSYNTHINPUTEN (Bitfield-Mask: 0x01)           */
#define RAC_LNAMIXCTRL_ENLOAD_Pos         (30UL)                    /*!< ENLOAD (Bit 30)                                       */
#define RAC_LNAMIXCTRL_ENLOAD_Msk         (0x40000000UL)            /*!< ENLOAD (Bitfield-Mask: 0x01)                          */
/* ========================================================  PACTRL0  ======================================================== */
#define RAC_PACTRL0_RF2P4PASEL_Pos        (0UL)                     /*!< RF2P4PASEL (Bit 0)                                    */
#define RAC_PACTRL0_RF2P4PASEL_Msk        (0x1UL)                   /*!< RF2P4PASEL (Bitfield-Mask: 0x01)                      */
#define RAC_PACTRL0_RF2P4PAVDDSEL_Pos     (1UL)                     /*!< RF2P4PAVDDSEL (Bit 1)                                 */
#define RAC_PACTRL0_RF2P4PAVDDSEL_Msk     (0x2UL)                   /*!< RF2P4PAVDDSEL (Bitfield-Mask: 0x01)                   */
#define RAC_PACTRL0_RF2P4RFVDDSEL_Pos     (2UL)                     /*!< RF2P4RFVDDSEL (Bit 2)                                 */
#define RAC_PACTRL0_RF2P4RFVDDSEL_Msk     (0x4UL)                   /*!< RF2P4RFVDDSEL (Bitfield-Mask: 0x01)                   */
#define RAC_PACTRL0_BOOTSTRAP_Pos         (3UL)                     /*!< BOOTSTRAP (Bit 3)                                     */
#define RAC_PACTRL0_BOOTSTRAP_Msk         (0x8UL)                   /*!< BOOTSTRAP (Bitfield-Mask: 0x01)                       */
#define RAC_PACTRL0_RF2P4VDDPADET_Pos     (4UL)                     /*!< RF2P4VDDPADET (Bit 4)                                 */
#define RAC_PACTRL0_RF2P4VDDPADET_Msk     (0x10UL)                  /*!< RF2P4VDDPADET (Bitfield-Mask: 0x01)                   */
#define RAC_PACTRL0_CASCODE_Pos           (6UL)                     /*!< CASCODE (Bit 6)                                       */
#define RAC_PACTRL0_CASCODE_Msk           (0x3fc0UL)                /*!< CASCODE (Bitfield-Mask: 0xff)                         */
#define RAC_PACTRL0_SLICE_Pos             (14UL)                    /*!< SLICE (Bit 14)                                        */
#define RAC_PACTRL0_SLICE_Msk             (0x3fc000UL)              /*!< SLICE (Bitfield-Mask: 0xff)                           */
#define RAC_PACTRL0_STRIPE_Pos            (24UL)                    /*!< STRIPE (Bit 24)                                       */
#define RAC_PACTRL0_STRIPE_Msk            (0x1f000000UL)            /*!< STRIPE (Bitfield-Mask: 0x1f)                          */
#define RAC_PACTRL0_DACGLITCHCTRL_Pos     (30UL)                    /*!< DACGLITCHCTRL (Bit 30)                                */
#define RAC_PACTRL0_DACGLITCHCTRL_Msk     (0x40000000UL)            /*!< DACGLITCHCTRL (Bitfield-Mask: 0x01)                   */
#define RAC_PACTRL0_CASCODEBYPASSEN_Pos   (31UL)                    /*!< CASCODEBYPASSEN (Bit 31)                              */
#define RAC_PACTRL0_CASCODEBYPASSEN_Msk   (0x80000000UL)            /*!< CASCODEBYPASSEN (Bitfield-Mask: 0x01)                 */
/* =======================================================  PAPKDCTRL  ======================================================= */
#define RAC_PAPKDCTRL_PKDEN_Pos           (0UL)                     /*!< PKDEN (Bit 0)                                         */
#define RAC_PAPKDCTRL_PKDEN_Msk           (0x1UL)                   /*!< PKDEN (Bitfield-Mask: 0x01)                           */
#define RAC_PAPKDCTRL_VTLSEL_Pos          (2UL)                     /*!< VTLSEL (Bit 2)                                        */
#define RAC_PAPKDCTRL_VTLSEL_Msk          (0x7cUL)                  /*!< VTLSEL (Bitfield-Mask: 0x1f)                          */
#define RAC_PAPKDCTRL_VTHSEL_Pos          (8UL)                     /*!< VTHSEL (Bit 8)                                        */
#define RAC_PAPKDCTRL_VTHSEL_Msk          (0x1f00UL)                /*!< VTHSEL (Bitfield-Mask: 0x1f)                          */
#define RAC_PAPKDCTRL_CAPSEL_Pos          (14UL)                    /*!< CAPSEL (Bit 14)                                       */
#define RAC_PAPKDCTRL_CAPSEL_Msk          (0xc000UL)                /*!< CAPSEL (Bitfield-Mask: 0x03)                          */
#define RAC_PAPKDCTRL_I2VCM_Pos           (18UL)                    /*!< I2VCM (Bit 18)                                        */
#define RAC_PAPKDCTRL_I2VCM_Msk           (0xc0000UL)               /*!< I2VCM (Bitfield-Mask: 0x03)                           */
#define RAC_PAPKDCTRL_PKDBIASTH_Pos       (22UL)                    /*!< PKDBIASTH (Bit 22)                                    */
#define RAC_PAPKDCTRL_PKDBIASTH_Msk       (0x1c00000UL)             /*!< PKDBIASTH (Bitfield-Mask: 0x07)                       */
/* ======================================================  PABIASCTRL0  ====================================================== */
#define RAC_PABIASCTRL0_LDOBIAS_Pos       (0UL)                     /*!< LDOBIAS (Bit 0)                                       */
#define RAC_PABIASCTRL0_LDOBIAS_Msk       (0x1UL)                   /*!< LDOBIAS (Bitfield-Mask: 0x01)                         */
#define RAC_PABIASCTRL0_PABIAS_Pos        (2UL)                     /*!< PABIAS (Bit 2)                                        */
#define RAC_PABIASCTRL0_PABIAS_Msk        (0xcUL)                   /*!< PABIAS (Bitfield-Mask: 0x03)                          */
#define RAC_PABIASCTRL0_BUF0BIAS_Pos      (6UL)                     /*!< BUF0BIAS (Bit 6)                                      */
#define RAC_PABIASCTRL0_BUF0BIAS_Msk      (0xc0UL)                  /*!< BUF0BIAS (Bitfield-Mask: 0x03)                        */
#define RAC_PABIASCTRL0_BUF12BIAS_Pos     (10UL)                    /*!< BUF12BIAS (Bit 10)                                    */
#define RAC_PABIASCTRL0_BUF12BIAS_Msk     (0xc00UL)                 /*!< BUF12BIAS (Bitfield-Mask: 0x03)                       */
#define RAC_PABIASCTRL0_TXPOWER_Pos       (22UL)                    /*!< TXPOWER (Bit 22)                                      */
#define RAC_PABIASCTRL0_TXPOWER_Msk       (0x400000UL)              /*!< TXPOWER (Bitfield-Mask: 0x01)                         */
#define RAC_PABIASCTRL0_CMGAIN_Pos        (23UL)                    /*!< CMGAIN (Bit 23)                                       */
#define RAC_PABIASCTRL0_CMGAIN_Msk        (0x800000UL)              /*!< CMGAIN (Bitfield-Mask: 0x01)                          */
/* ======================================================  PABIASCTRL1  ====================================================== */
#define RAC_PABIASCTRL1_VLDO_Pos          (0UL)                     /*!< VLDO (Bit 0)                                          */
#define RAC_PABIASCTRL1_VLDO_Msk          (0x7UL)                   /*!< VLDO (Bitfield-Mask: 0x07)                            */
#define RAC_PABIASCTRL1_VLDOFB_Pos        (4UL)                     /*!< VLDOFB (Bit 4)                                        */
#define RAC_PABIASCTRL1_VLDOFB_Msk        (0x30UL)                  /*!< VLDOFB (Bitfield-Mask: 0x03)                          */
#define RAC_PABIASCTRL1_VCASCODEHV_Pos    (8UL)                     /*!< VCASCODEHV (Bit 8)                                    */
#define RAC_PABIASCTRL1_VCASCODEHV_Msk    (0x700UL)                 /*!< VCASCODEHV (Bitfield-Mask: 0x07)                      */
#define RAC_PABIASCTRL1_VCASCODELV_Pos    (12UL)                    /*!< VCASCODELV (Bit 12)                                   */
#define RAC_PABIASCTRL1_VCASCODELV_Msk    (0x7000UL)                /*!< VCASCODELV (Bitfield-Mask: 0x07)                      */
#define RAC_PABIASCTRL1_RF2P4VDDPATHRESHOLD_Pos (16UL)              /*!< RF2P4VDDPATHRESHOLD (Bit 16)                          */
#define RAC_PABIASCTRL1_RF2P4VDDPATHRESHOLD_Msk (0x30000UL)         /*!< RF2P4VDDPATHRESHOLD (Bitfield-Mask: 0x03)             */
/* ======================================================  SGRFENCTRL0  ====================================================== */
#define RAC_SGRFENCTRL0_LNAMIXBIASEN_Pos  (1UL)                     /*!< LNAMIXBIASEN (Bit 1)                                  */
#define RAC_SGRFENCTRL0_LNAMIXBIASEN_Msk  (0x2UL)                   /*!< LNAMIXBIASEN (Bitfield-Mask: 0x01)                    */
#define RAC_SGRFENCTRL0_LNAMIXLOBIASEN_Pos (2UL)                    /*!< LNAMIXLOBIASEN (Bit 2)                                */
#define RAC_SGRFENCTRL0_LNAMIXLOBIASEN_Msk (0x4UL)                  /*!< LNAMIXLOBIASEN (Bitfield-Mask: 0x01)                  */
#define RAC_SGRFENCTRL0_LNAMIXRFBIASEN_Pos (3UL)                    /*!< LNAMIXRFBIASEN (Bit 3)                                */
#define RAC_SGRFENCTRL0_LNAMIXRFBIASEN_Msk (0x8UL)                  /*!< LNAMIXRFBIASEN (Bitfield-Mask: 0x01)                  */
#define RAC_SGRFENCTRL0_PASTANDBY_Pos     (16UL)                    /*!< PASTANDBY (Bit 16)                                    */
#define RAC_SGRFENCTRL0_PASTANDBY_Msk     (0x10000UL)               /*!< PASTANDBY (Bitfield-Mask: 0x01)                       */
#define RAC_SGRFENCTRL0_PAEN_Pos          (17UL)                    /*!< PAEN (Bit 17)                                         */
#define RAC_SGRFENCTRL0_PAEN_Msk          (0x20000UL)               /*!< PAEN (Bitfield-Mask: 0x01)                            */
#define RAC_SGRFENCTRL0_PAOUTEN_Pos       (18UL)                    /*!< PAOUTEN (Bit 18)                                      */
#define RAC_SGRFENCTRL0_PAOUTEN_Msk       (0x40000UL)               /*!< PAOUTEN (Bitfield-Mask: 0x01)                         */
#define RAC_SGRFENCTRL0_TRSW_Pos          (19UL)                    /*!< TRSW (Bit 19)                                         */
#define RAC_SGRFENCTRL0_TRSW_Msk          (0x80000UL)               /*!< TRSW (Bitfield-Mask: 0x01)                            */
/* =====================================================  SGLNAMIXCTRL  ====================================================== */
#define RAC_SGLNAMIXCTRL_CASCODEBIAS_Pos  (8UL)                     /*!< CASCODEBIAS (Bit 8)                                   */
#define RAC_SGLNAMIXCTRL_CASCODEBIAS_Msk  (0x700UL)                 /*!< CASCODEBIAS (Bitfield-Mask: 0x07)                     */
#define RAC_SGLNAMIXCTRL_LOBIAS_Pos       (11UL)                    /*!< LOBIAS (Bit 11)                                       */
#define RAC_SGLNAMIXCTRL_LOBIAS_Msk       (0x3800UL)                /*!< LOBIAS (Bitfield-Mask: 0x07)                          */
#define RAC_SGLNAMIXCTRL_VREG_Pos         (14UL)                    /*!< VREG (Bit 14)                                         */
#define RAC_SGLNAMIXCTRL_VREG_Msk         (0x1c000UL)               /*!< VREG (Bitfield-Mask: 0x07)                            */
#define RAC_SGLNAMIXCTRL_RFBIAS_Pos       (17UL)                    /*!< RFBIAS (Bit 17)                                       */
#define RAC_SGLNAMIXCTRL_RFBIAS_Msk       (0xe0000UL)               /*!< RFBIAS (Bitfield-Mask: 0x07)                          */
#define RAC_SGLNAMIXCTRL_RISEFALLATT_Pos  (20UL)                    /*!< RISEFALLATT (Bit 20)                                  */
#define RAC_SGLNAMIXCTRL_RISEFALLATT_Msk  (0x700000UL)              /*!< RISEFALLATT (Bitfield-Mask: 0x07)                     */
#define RAC_SGLNAMIXCTRL_SGREGAMPCURR_Pos (23UL)                    /*!< SGREGAMPCURR (Bit 23)                                 */
#define RAC_SGLNAMIXCTRL_SGREGAMPCURR_Msk (0x3800000UL)             /*!< SGREGAMPCURR (Bitfield-Mask: 0x07)                    */
#define RAC_SGLNAMIXCTRL_LNAMIXAUXSYNTHINPUTEN_Pos (26UL)           /*!< LNAMIXAUXSYNTHINPUTEN (Bit 26)                        */
#define RAC_SGLNAMIXCTRL_LNAMIXAUXSYNTHINPUTEN_Msk (0x4000000UL)    /*!< LNAMIXAUXSYNTHINPUTEN (Bitfield-Mask: 0x01)           */
#define RAC_SGLNAMIXCTRL_SGREGAMPBWRED_Pos (28UL)                   /*!< SGREGAMPBWRED (Bit 28)                                */
#define RAC_SGLNAMIXCTRL_SGREGAMPBWRED_Msk (0x30000000UL)           /*!< SGREGAMPBWRED (Bitfield-Mask: 0x03)                   */
#define RAC_SGLNAMIXCTRL_ENLOAD_Pos       (30UL)                    /*!< ENLOAD (Bit 30)                                       */
#define RAC_SGLNAMIXCTRL_ENLOAD_Msk       (0x40000000UL)            /*!< ENLOAD (Bitfield-Mask: 0x01)                          */
/* =======================================================  SGPACTRL0  ======================================================= */
#define RAC_SGPACTRL0_BOOTSTRAP_Pos       (3UL)                     /*!< BOOTSTRAP (Bit 3)                                     */
#define RAC_SGPACTRL0_BOOTSTRAP_Msk       (0x8UL)                   /*!< BOOTSTRAP (Bitfield-Mask: 0x01)                       */
#define RAC_SGPACTRL0_SGVBATDET_Pos       (5UL)                     /*!< SGVBATDET (Bit 5)                                     */
#define RAC_SGPACTRL0_SGVBATDET_Msk       (0x20UL)                  /*!< SGVBATDET (Bitfield-Mask: 0x01)                       */
#define RAC_SGPACTRL0_CASCODE_Pos         (6UL)                     /*!< CASCODE (Bit 6)                                       */
#define RAC_SGPACTRL0_CASCODE_Msk         (0x3fc0UL)                /*!< CASCODE (Bitfield-Mask: 0xff)                         */
#define RAC_SGPACTRL0_SLICE_Pos           (14UL)                    /*!< SLICE (Bit 14)                                        */
#define RAC_SGPACTRL0_SLICE_Msk           (0x3fc000UL)              /*!< SLICE (Bitfield-Mask: 0xff)                           */
#define RAC_SGPACTRL0_STRIPE_Pos          (24UL)                    /*!< STRIPE (Bit 24)                                       */
#define RAC_SGPACTRL0_STRIPE_Msk          (0x1f000000UL)            /*!< STRIPE (Bitfield-Mask: 0x1f)                          */
#define RAC_SGPACTRL0_DACGLITCHCTRL_Pos   (30UL)                    /*!< DACGLITCHCTRL (Bit 30)                                */
#define RAC_SGPACTRL0_DACGLITCHCTRL_Msk   (0x40000000UL)            /*!< DACGLITCHCTRL (Bitfield-Mask: 0x01)                   */
#define RAC_SGPACTRL0_CASCODEBYPASSEN_Pos (31UL)                    /*!< CASCODEBYPASSEN (Bit 31)                              */
#define RAC_SGPACTRL0_CASCODEBYPASSEN_Msk (0x80000000UL)            /*!< CASCODEBYPASSEN (Bitfield-Mask: 0x01)                 */
/* ======================================================  SGPAPKDCTRL  ====================================================== */
#define RAC_SGPAPKDCTRL_PKDEN_Pos         (0UL)                     /*!< PKDEN (Bit 0)                                         */
#define RAC_SGPAPKDCTRL_PKDEN_Msk         (0x1UL)                   /*!< PKDEN (Bitfield-Mask: 0x01)                           */
#define RAC_SGPAPKDCTRL_VTLSEL_Pos        (2UL)                     /*!< VTLSEL (Bit 2)                                        */
#define RAC_SGPAPKDCTRL_VTLSEL_Msk        (0x7cUL)                  /*!< VTLSEL (Bitfield-Mask: 0x1f)                          */
#define RAC_SGPAPKDCTRL_VTHSEL_Pos        (8UL)                     /*!< VTHSEL (Bit 8)                                        */
#define RAC_SGPAPKDCTRL_VTHSEL_Msk        (0x1f00UL)                /*!< VTHSEL (Bitfield-Mask: 0x1f)                          */
#define RAC_SGPAPKDCTRL_CAPSEL_Pos        (14UL)                    /*!< CAPSEL (Bit 14)                                       */
#define RAC_SGPAPKDCTRL_CAPSEL_Msk        (0xc000UL)                /*!< CAPSEL (Bitfield-Mask: 0x03)                          */
#define RAC_SGPAPKDCTRL_I2VCM_Pos         (18UL)                    /*!< I2VCM (Bit 18)                                        */
#define RAC_SGPAPKDCTRL_I2VCM_Msk         (0xc0000UL)               /*!< I2VCM (Bitfield-Mask: 0x03)                           */
#define RAC_SGPAPKDCTRL_PKDBIASTH_Pos     (22UL)                    /*!< PKDBIASTH (Bit 22)                                    */
#define RAC_SGPAPKDCTRL_PKDBIASTH_Msk     (0x1c00000UL)             /*!< PKDBIASTH (Bitfield-Mask: 0x07)                       */
/* =====================================================  SGPABIASCTRL0  ===================================================== */
#define RAC_SGPABIASCTRL0_LDOBIAS_Pos     (0UL)                     /*!< LDOBIAS (Bit 0)                                       */
#define RAC_SGPABIASCTRL0_LDOBIAS_Msk     (0x1UL)                   /*!< LDOBIAS (Bitfield-Mask: 0x01)                         */
#define RAC_SGPABIASCTRL0_PABIAS_Pos      (2UL)                     /*!< PABIAS (Bit 2)                                        */
#define RAC_SGPABIASCTRL0_PABIAS_Msk      (0xcUL)                   /*!< PABIAS (Bitfield-Mask: 0x03)                          */
#define RAC_SGPABIASCTRL0_BUF0BIAS_Pos    (6UL)                     /*!< BUF0BIAS (Bit 6)                                      */
#define RAC_SGPABIASCTRL0_BUF0BIAS_Msk    (0xc0UL)                  /*!< BUF0BIAS (Bitfield-Mask: 0x03)                        */
#define RAC_SGPABIASCTRL0_BUF12BIAS_Pos   (10UL)                    /*!< BUF12BIAS (Bit 10)                                    */
#define RAC_SGPABIASCTRL0_BUF12BIAS_Msk   (0xc00UL)                 /*!< BUF12BIAS (Bitfield-Mask: 0x03)                       */
#define RAC_SGPABIASCTRL0_TXPOWER_Pos     (22UL)                    /*!< TXPOWER (Bit 22)                                      */
#define RAC_SGPABIASCTRL0_TXPOWER_Msk     (0x400000UL)              /*!< TXPOWER (Bitfield-Mask: 0x01)                         */
#define RAC_SGPABIASCTRL0_CMGAIN_Pos      (23UL)                    /*!< CMGAIN (Bit 23)                                       */
#define RAC_SGPABIASCTRL0_CMGAIN_Msk      (0x800000UL)              /*!< CMGAIN (Bitfield-Mask: 0x01)                          */
#define RAC_SGPABIASCTRL0_SGDACFILTBANDWIDTH_Pos (24UL)             /*!< SGDACFILTBANDWIDTH (Bit 24)                           */
#define RAC_SGPABIASCTRL0_SGDACFILTBANDWIDTH_Msk (0x7000000UL)      /*!< SGDACFILTBANDWIDTH (Bitfield-Mask: 0x07)              */
/* =====================================================  SGPABIASCTRL1  ===================================================== */
#define RAC_SGPABIASCTRL1_VLDO_Pos        (0UL)                     /*!< VLDO (Bit 0)                                          */
#define RAC_SGPABIASCTRL1_VLDO_Msk        (0x7UL)                   /*!< VLDO (Bitfield-Mask: 0x07)                            */
#define RAC_SGPABIASCTRL1_VLDOFB_Pos      (4UL)                     /*!< VLDOFB (Bit 4)                                        */
#define RAC_SGPABIASCTRL1_VLDOFB_Msk      (0x30UL)                  /*!< VLDOFB (Bitfield-Mask: 0x03)                          */
#define RAC_SGPABIASCTRL1_VCASCODEHV_Pos  (8UL)                     /*!< VCASCODEHV (Bit 8)                                    */
#define RAC_SGPABIASCTRL1_VCASCODEHV_Msk  (0x700UL)                 /*!< VCASCODEHV (Bitfield-Mask: 0x07)                      */
#define RAC_SGPABIASCTRL1_VCASCODELV_Pos  (12UL)                    /*!< VCASCODELV (Bit 12)                                   */
#define RAC_SGPABIASCTRL1_VCASCODELV_Msk  (0x7000UL)                /*!< VCASCODELV (Bitfield-Mask: 0x07)                      */
#define RAC_SGPABIASCTRL1_SGVBATDETTHRESHOLD_Pos (18UL)             /*!< SGVBATDETTHRESHOLD (Bit 18)                           */
#define RAC_SGPABIASCTRL1_SGVBATDETTHRESHOLD_Msk (0xc0000UL)        /*!< SGVBATDETTHRESHOLD (Bitfield-Mask: 0x03)              */
#define RAC_SGPABIASCTRL1_SGTRIMLOWVBATCURR_Pos (20UL)              /*!< SGTRIMLOWVBATCURR (Bit 20)                            */
#define RAC_SGPABIASCTRL1_SGTRIMLOWVBATCURR_Msk (0x100000UL)        /*!< SGTRIMLOWVBATCURR (Bitfield-Mask: 0x01)               */
/* =======================================================  RFSTATUS  ======================================================== */
#define RAC_RFSTATUS_MODRAMPUPDONE_Pos    (0UL)                     /*!< MODRAMPUPDONE (Bit 0)                                 */
#define RAC_RFSTATUS_MODRAMPUPDONE_Msk    (0x1UL)                   /*!< MODRAMPUPDONE (Bitfield-Mask: 0x01)                   */
#define RAC_RFSTATUS_PAVHIGH_Pos          (1UL)                     /*!< PAVHIGH (Bit 1)                                       */
#define RAC_RFSTATUS_PAVHIGH_Msk          (0x2UL)                   /*!< PAVHIGH (Bitfield-Mask: 0x01)                         */
#define RAC_RFSTATUS_PAVLOW_Pos           (2UL)                     /*!< PAVLOW (Bit 2)                                        */
#define RAC_RFSTATUS_PAVLOW_Msk           (0x4UL)                   /*!< PAVLOW (Bitfield-Mask: 0x01)                          */
#define RAC_RFSTATUS_PABATHIGH_Pos        (3UL)                     /*!< PABATHIGH (Bit 3)                                     */
#define RAC_RFSTATUS_PABATHIGH_Msk        (0x8UL)                   /*!< PABATHIGH (Bitfield-Mask: 0x01)                       */
/* ======================================================  RFBIASCTRL  ======================================================= */
#define RAC_RFBIASCTRL_LDOVREF_Pos        (0UL)                     /*!< LDOVREF (Bit 0)                                       */
#define RAC_RFBIASCTRL_LDOVREF_Msk        (0x7UL)                   /*!< LDOVREF (Bitfield-Mask: 0x07)                         */
#define RAC_RFBIASCTRL_LDOAMPCURR_Pos     (4UL)                     /*!< LDOAMPCURR (Bit 4)                                    */
#define RAC_RFBIASCTRL_LDOAMPCURR_Msk     (0x70UL)                  /*!< LDOAMPCURR (Bitfield-Mask: 0x07)                      */
#define RAC_RFBIASCTRL_STARTUPSUPPLY_Pos  (16UL)                    /*!< STARTUPSUPPLY (Bit 16)                                */
#define RAC_RFBIASCTRL_STARTUPSUPPLY_Msk  (0x10000UL)               /*!< STARTUPSUPPLY (Bitfield-Mask: 0x01)                   */
#define RAC_RFBIASCTRL_STARTUPCORE_Pos    (17UL)                    /*!< STARTUPCORE (Bit 17)                                  */
#define RAC_RFBIASCTRL_STARTUPCORE_Msk    (0x20000UL)               /*!< STARTUPCORE (Bitfield-Mask: 0x01)                     */
#define RAC_RFBIASCTRL_DISBOOTSTRAP_Pos   (18UL)                    /*!< DISBOOTSTRAP (Bit 18)                                 */
#define RAC_RFBIASCTRL_DISBOOTSTRAP_Msk   (0x40000UL)               /*!< DISBOOTSTRAP (Bitfield-Mask: 0x01)                    */
/* =======================================================  RFBIASCAL  ======================================================= */
#define RAC_RFBIASCAL_VREF_Pos            (0UL)                     /*!< VREF (Bit 0)                                          */
#define RAC_RFBIASCAL_VREF_Msk            (0x3fUL)                  /*!< VREF (Bitfield-Mask: 0x3f)                            */
#define RAC_RFBIASCAL_BIAS_Pos            (8UL)                     /*!< BIAS (Bit 8)                                          */
#define RAC_RFBIASCAL_BIAS_Msk            (0x3f00UL)                /*!< BIAS (Bitfield-Mask: 0x3f)                            */
#define RAC_RFBIASCAL_TEMPCO_Pos          (16UL)                    /*!< TEMPCO (Bit 16)                                       */
#define RAC_RFBIASCAL_TEMPCO_Msk          (0x3f0000UL)              /*!< TEMPCO (Bitfield-Mask: 0x3f)                          */
/* ======================================================  LNAMIXCTRL1  ====================================================== */
#define RAC_LNAMIXCTRL1_TRIMAUXPLLCLK_Pos (1UL)                     /*!< TRIMAUXPLLCLK (Bit 1)                                 */
#define RAC_LNAMIXCTRL1_TRIMAUXPLLCLK_Msk (0x1eUL)                  /*!< TRIMAUXPLLCLK (Bitfield-Mask: 0x0f)                   */
#define RAC_LNAMIXCTRL1_TRIMTRSWGATEV_Pos (5UL)                     /*!< TRIMTRSWGATEV (Bit 5)                                 */
#define RAC_LNAMIXCTRL1_TRIMTRSWGATEV_Msk (0x60UL)                  /*!< TRIMTRSWGATEV (Bitfield-Mask: 0x03)                   */
#define RAC_LNAMIXCTRL1_TRIMVCASLDO_Pos   (7UL)                     /*!< TRIMVCASLDO (Bit 7)                                   */
#define RAC_LNAMIXCTRL1_TRIMVCASLDO_Msk   (0x80UL)                  /*!< TRIMVCASLDO (Bitfield-Mask: 0x01)                     */
#define RAC_LNAMIXCTRL1_TRIMVREFLDO_Pos   (8UL)                     /*!< TRIMVREFLDO (Bit 8)                                   */
#define RAC_LNAMIXCTRL1_TRIMVREFLDO_Msk   (0x700UL)                 /*!< TRIMVREFLDO (Bitfield-Mask: 0x07)                     */
#define RAC_LNAMIXCTRL1_TRIMVREGMIN_Pos   (11UL)                    /*!< TRIMVREGMIN (Bit 11)                                  */
#define RAC_LNAMIXCTRL1_TRIMVREGMIN_Msk   (0x1800UL)                /*!< TRIMVREGMIN (Bitfield-Mask: 0x03)                     */
#define RAC_LNAMIXCTRL1_TRIMAUXBIAS_Pos   (13UL)                    /*!< TRIMAUXBIAS (Bit 13)                                  */
#define RAC_LNAMIXCTRL1_TRIMAUXBIAS_Msk   (0x6000UL)                /*!< TRIMAUXBIAS (Bitfield-Mask: 0x03)                     */
#define RAC_LNAMIXCTRL1_ENBIASCAL_Pos     (15UL)                    /*!< ENBIASCAL (Bit 15)                                    */
#define RAC_LNAMIXCTRL1_ENBIASCAL_Msk     (0x8000UL)                /*!< ENBIASCAL (Bitfield-Mask: 0x01)                       */
#define RAC_LNAMIXCTRL1_STATUSBIASCAL_Pos (16UL)                    /*!< STATUSBIASCAL (Bit 16)                                */
#define RAC_LNAMIXCTRL1_STATUSBIASCAL_Msk (0x10000UL)               /*!< STATUSBIASCAL (Bitfield-Mask: 0x01)                   */
#define RAC_LNAMIXCTRL1_TRIMAUXPLLGAIN_Pos (17UL)                   /*!< TRIMAUXPLLGAIN (Bit 17)                               */
#define RAC_LNAMIXCTRL1_TRIMAUXPLLGAIN_Msk (0x1e0000UL)             /*!< TRIMAUXPLLGAIN (Bitfield-Mask: 0x0f)                  */
#define RAC_LNAMIXCTRL1_TRIMLDOAMPBWRED_Pos (21UL)                  /*!< TRIMLDOAMPBWRED (Bit 21)                              */
#define RAC_LNAMIXCTRL1_TRIMLDOAMPBWRED_Msk (0x600000UL)            /*!< TRIMLDOAMPBWRED (Bitfield-Mask: 0x03)                 */
/* =======================================================  IFPGACTRL  ======================================================= */
#define RAC_IFPGACTRL_VLDO_Pos            (1UL)                     /*!< VLDO (Bit 1)                                          */
#define RAC_IFPGACTRL_VLDO_Msk            (0xeUL)                   /*!< VLDO (Bitfield-Mask: 0x07)                            */
#define RAC_IFPGACTRL_BANDSEL_Pos         (4UL)                     /*!< BANDSEL (Bit 4)                                       */
#define RAC_IFPGACTRL_BANDSEL_Msk         (0x10UL)                  /*!< BANDSEL (Bitfield-Mask: 0x01)                         */
#define RAC_IFPGACTRL_CASCBIAS_Pos        (5UL)                     /*!< CASCBIAS (Bit 5)                                      */
#define RAC_IFPGACTRL_CASCBIAS_Msk        (0xe0UL)                  /*!< CASCBIAS (Bitfield-Mask: 0x07)                        */
#define RAC_IFPGACTRL_TRIMVCASLDO_Pos     (8UL)                     /*!< TRIMVCASLDO (Bit 8)                                   */
#define RAC_IFPGACTRL_TRIMVCASLDO_Msk     (0x100UL)                 /*!< TRIMVCASLDO (Bitfield-Mask: 0x01)                     */
#define RAC_IFPGACTRL_TRIMVCM_Pos         (9UL)                     /*!< TRIMVCM (Bit 9)                                       */
#define RAC_IFPGACTRL_TRIMVCM_Msk         (0xe00UL)                 /*!< TRIMVCM (Bitfield-Mask: 0x07)                         */
#define RAC_IFPGACTRL_TRIMVREFLDO_Pos     (12UL)                    /*!< TRIMVREFLDO (Bit 12)                                  */
#define RAC_IFPGACTRL_TRIMVREFLDO_Msk     (0x7000UL)                /*!< TRIMVREFLDO (Bitfield-Mask: 0x07)                     */
#define RAC_IFPGACTRL_TRIMVREGMIN_Pos     (15UL)                    /*!< TRIMVREGMIN (Bit 15)                                  */
#define RAC_IFPGACTRL_TRIMVREGMIN_Msk     (0x18000UL)               /*!< TRIMVREGMIN (Bitfield-Mask: 0x03)                     */
#define RAC_IFPGACTRL_ENHYST_Pos          (17UL)                    /*!< ENHYST (Bit 17)                                       */
#define RAC_IFPGACTRL_ENHYST_Msk          (0x20000UL)               /*!< ENHYST (Bitfield-Mask: 0x01)                          */
#define RAC_IFPGACTRL_ENOFFD_Pos          (18UL)                    /*!< ENOFFD (Bit 18)                                       */
#define RAC_IFPGACTRL_ENOFFD_Msk          (0x40000UL)               /*!< ENOFFD (Bitfield-Mask: 0x01)                          */
/* =======================================================  IFPGACAL  ======================================================== */
#define RAC_IFPGACAL_IRAMP_Pos            (0UL)                     /*!< IRAMP (Bit 0)                                         */
#define RAC_IFPGACAL_IRAMP_Msk            (0x7fUL)                  /*!< IRAMP (Bitfield-Mask: 0x7f)                           */
#define RAC_IFPGACAL_IRPHASE_Pos          (8UL)                     /*!< IRPHASE (Bit 8)                                       */
#define RAC_IFPGACAL_IRPHASE_Msk          (0x7f00UL)                /*!< IRPHASE (Bitfield-Mask: 0x7f)                         */
#define RAC_IFPGACAL_OFFSETI_Pos          (16UL)                    /*!< OFFSETI (Bit 16)                                      */
#define RAC_IFPGACAL_OFFSETI_Msk          (0x7f0000UL)              /*!< OFFSETI (Bitfield-Mask: 0x7f)                         */
#define RAC_IFPGACAL_OFFSETQ_Pos          (24UL)                    /*!< OFFSETQ (Bit 24)                                      */
#define RAC_IFPGACAL_OFFSETQ_Msk          (0x7f000000UL)            /*!< OFFSETQ (Bitfield-Mask: 0x7f)                         */
/* ======================================================  IFFILTCTRL  ======================================================= */
#define RAC_IFFILTCTRL_BANDWIDTH_Pos      (0UL)                     /*!< BANDWIDTH (Bit 0)                                     */
#define RAC_IFFILTCTRL_BANDWIDTH_Msk      (0xfUL)                   /*!< BANDWIDTH (Bitfield-Mask: 0x0f)                       */
#define RAC_IFFILTCTRL_CENTFREQ_Pos       (5UL)                     /*!< CENTFREQ (Bit 5)                                      */
#define RAC_IFFILTCTRL_CENTFREQ_Msk       (0xe0UL)                  /*!< CENTFREQ (Bitfield-Mask: 0x07)                        */
#define RAC_IFFILTCTRL_VCM_Pos            (18UL)                    /*!< VCM (Bit 18)                                          */
#define RAC_IFFILTCTRL_VCM_Msk            (0xc0000UL)               /*!< VCM (Bitfield-Mask: 0x03)                             */
#define RAC_IFFILTCTRL_VREG_Pos           (21UL)                    /*!< VREG (Bit 21)                                         */
#define RAC_IFFILTCTRL_VREG_Msk           (0xe00000UL)              /*!< VREG (Bitfield-Mask: 0x07)                            */
#define RAC_IFFILTCTRL_DROOP_Pos          (25UL)                    /*!< DROOP (Bit 25)                                        */
#define RAC_IFFILTCTRL_DROOP_Msk          (0x6000000UL)             /*!< DROOP (Bitfield-Mask: 0x03)                           */
#define RAC_IFFILTCTRL_INPUTSHORT_Pos     (31UL)                    /*!< INPUTSHORT (Bit 31)                                   */
#define RAC_IFFILTCTRL_INPUTSHORT_Msk     (0x80000000UL)            /*!< INPUTSHORT (Bitfield-Mask: 0x01)                      */
/* =======================================================  IFADCCTRL  ======================================================= */
#define RAC_IFADCCTRL_REALMODE_Pos        (0UL)                     /*!< REALMODE (Bit 0)                                      */
#define RAC_IFADCCTRL_REALMODE_Msk        (0x1UL)                   /*!< REALMODE (Bitfield-Mask: 0x01)                        */
#define RAC_IFADCCTRL_INPUTSEL_Pos        (1UL)                     /*!< INPUTSEL (Bit 1)                                      */
#define RAC_IFADCCTRL_INPUTSEL_Msk        (0x2UL)                   /*!< INPUTSEL (Bitfield-Mask: 0x01)                        */
#define RAC_IFADCCTRL_INPUTSCALE_Pos      (2UL)                     /*!< INPUTSCALE (Bit 2)                                    */
#define RAC_IFADCCTRL_INPUTSCALE_Msk      (0xcUL)                   /*!< INPUTSCALE (Bitfield-Mask: 0x03)                      */
#define RAC_IFADCCTRL_SHORTI_Pos          (4UL)                     /*!< SHORTI (Bit 4)                                        */
#define RAC_IFADCCTRL_SHORTI_Msk          (0x10UL)                  /*!< SHORTI (Bitfield-Mask: 0x01)                          */
#define RAC_IFADCCTRL_SHORTQ_Pos          (5UL)                     /*!< SHORTQ (Bit 5)                                        */
#define RAC_IFADCCTRL_SHORTQ_Msk          (0x20UL)                  /*!< SHORTQ (Bitfield-Mask: 0x01)                          */
#define RAC_IFADCCTRL_VLDOSERIES_Pos      (6UL)                     /*!< VLDOSERIES (Bit 6)                                    */
#define RAC_IFADCCTRL_VLDOSERIES_Msk      (0x1c0UL)                 /*!< VLDOSERIES (Bitfield-Mask: 0x07)                      */
#define RAC_IFADCCTRL_VLDOSERIESCURR_Pos  (9UL)                     /*!< VLDOSERIESCURR (Bit 9)                                */
#define RAC_IFADCCTRL_VLDOSERIESCURR_Msk  (0xe00UL)                 /*!< VLDOSERIESCURR (Bitfield-Mask: 0x07)                  */
#define RAC_IFADCCTRL_VLDOSHUNT_Pos       (12UL)                    /*!< VLDOSHUNT (Bit 12)                                    */
#define RAC_IFADCCTRL_VLDOSHUNT_Msk       (0x3000UL)                /*!< VLDOSHUNT (Bitfield-Mask: 0x03)                       */
#define RAC_IFADCCTRL_VLDOCLKGEN_Pos      (14UL)                    /*!< VLDOCLKGEN (Bit 14)                                   */
#define RAC_IFADCCTRL_VLDOCLKGEN_Msk      (0xc000UL)                /*!< VLDOCLKGEN (Bitfield-Mask: 0x03)                      */
#define RAC_IFADCCTRL_VCM_Pos             (16UL)                    /*!< VCM (Bit 16)                                          */
#define RAC_IFADCCTRL_VCM_Msk             (0x70000UL)               /*!< VCM (Bitfield-Mask: 0x07)                             */
#define RAC_IFADCCTRL_OTA1CURRENT_Pos     (19UL)                    /*!< OTA1CURRENT (Bit 19)                                  */
#define RAC_IFADCCTRL_OTA1CURRENT_Msk     (0x180000UL)              /*!< OTA1CURRENT (Bitfield-Mask: 0x03)                     */
#define RAC_IFADCCTRL_OTA2CURRENT_Pos     (21UL)                    /*!< OTA2CURRENT (Bit 21)                                  */
#define RAC_IFADCCTRL_OTA2CURRENT_Msk     (0x600000UL)              /*!< OTA2CURRENT (Bitfield-Mask: 0x03)                     */
#define RAC_IFADCCTRL_OTA3CURRENT_Pos     (23UL)                    /*!< OTA3CURRENT (Bit 23)                                  */
#define RAC_IFADCCTRL_OTA3CURRENT_Msk     (0x1800000UL)             /*!< OTA3CURRENT (Bitfield-Mask: 0x03)                     */
#define RAC_IFADCCTRL_SATURATIONDETDIS_Pos (25UL)                   /*!< SATURATIONDETDIS (Bit 25)                             */
#define RAC_IFADCCTRL_SATURATIONDETDIS_Msk (0x2000000UL)            /*!< SATURATIONDETDIS (Bitfield-Mask: 0x01)                */
#define RAC_IFADCCTRL_REGENCLKDELAY_Pos   (26UL)                    /*!< REGENCLKDELAY (Bit 26)                                */
#define RAC_IFADCCTRL_REGENCLKDELAY_Msk   (0x1c000000UL)            /*!< REGENCLKDELAY (Bitfield-Mask: 0x07)                   */
#define RAC_IFADCCTRL_ENABLECLK_Pos       (29UL)                    /*!< ENABLECLK (Bit 29)                                    */
#define RAC_IFADCCTRL_ENABLECLK_Msk       (0x20000000UL)            /*!< ENABLECLK (Bitfield-Mask: 0x01)                       */
#define RAC_IFADCCTRL_INVERTCLK_Pos       (30UL)                    /*!< INVERTCLK (Bit 30)                                    */
#define RAC_IFADCCTRL_INVERTCLK_Msk       (0x40000000UL)            /*!< INVERTCLK (Bitfield-Mask: 0x01)                       */
/* =======================================================  IFADCCAL  ======================================================== */
#define RAC_IFADCCAL_CALEN_Pos            (4UL)                     /*!< CALEN (Bit 4)                                         */
#define RAC_IFADCCAL_CALEN_Msk            (0x10UL)                  /*!< CALEN (Bitfield-Mask: 0x01)                           */
#define RAC_IFADCCAL_RCCALOUT_Pos         (5UL)                     /*!< RCCALOUT (Bit 5)                                      */
#define RAC_IFADCCAL_RCCALOUT_Msk         (0x20UL)                  /*!< RCCALOUT (Bitfield-Mask: 0x01)                        */
/* =======================================================  PAENCTRL  ======================================================== */
#define RAC_PAENCTRL_PACTUNEN_Pos         (2UL)                     /*!< PACTUNEN (Bit 2)                                      */
#define RAC_PAENCTRL_PACTUNEN_Msk         (0x4UL)                   /*!< PACTUNEN (Bitfield-Mask: 0x01)                        */
#define RAC_PAENCTRL_PARAMP_Pos           (8UL)                     /*!< PARAMP (Bit 8)                                        */
#define RAC_PAENCTRL_PARAMP_Msk           (0x100UL)                 /*!< PARAMP (Bitfield-Mask: 0x01)                          */
/* ======================================================  PACTUNECTRL  ====================================================== */
#define RAC_PACTUNECTRL_PACTUNE_Pos       (0UL)                     /*!< PACTUNE (Bit 0)                                       */
#define RAC_PACTUNECTRL_PACTUNE_Msk       (0x7UL)                   /*!< PACTUNE (Bitfield-Mask: 0x07)                         */
#define RAC_PACTUNECTRL_SGPACTUNE_Pos     (4UL)                     /*!< SGPACTUNE (Bit 4)                                     */
#define RAC_PACTUNECTRL_SGPACTUNE_Msk     (0x1f0UL)                 /*!< SGPACTUNE (Bitfield-Mask: 0x1f)                       */
/* ========================================================  RCTUNE  ========================================================= */
#define RAC_RCTUNE_IFADCRCTUNE_Pos        (0UL)                     /*!< IFADCRCTUNE (Bit 0)                                   */
#define RAC_RCTUNE_IFADCRCTUNE_Msk        (0x3fUL)                  /*!< IFADCRCTUNE (Bitfield-Mask: 0x3f)                     */
#define RAC_RCTUNE_IFFILT_Pos             (16UL)                    /*!< IFFILT (Bit 16)                                       */
#define RAC_RCTUNE_IFFILT_Msk             (0x3f0000UL)              /*!< IFFILT (Bitfield-Mask: 0x3f)                          */
/* ==========================================================  APC  ========================================================== */
#define RAC_APC_ENPASTATUSVDDPA_Pos       (0UL)                     /*!< ENPASTATUSVDDPA (Bit 0)                               */
#define RAC_APC_ENPASTATUSVDDPA_Msk       (0x1UL)                   /*!< ENPASTATUSVDDPA (Bitfield-Mask: 0x01)                 */
#define RAC_APC_ENPASTATUSPKDVTH_Pos      (1UL)                     /*!< ENPASTATUSPKDVTH (Bit 1)                              */
#define RAC_APC_ENPASTATUSPKDVTH_Msk      (0x2UL)                   /*!< ENPASTATUSPKDVTH (Bitfield-Mask: 0x01)                */
#define RAC_APC_ENAPCSW_Pos               (2UL)                     /*!< ENAPCSW (Bit 2)                                       */
#define RAC_APC_ENAPCSW_Msk               (0x4UL)                   /*!< ENAPCSW (Bitfield-Mask: 0x01)                         */
#define RAC_APC_AMPCONTROLLIMITSW_Pos     (24UL)                    /*!< AMPCONTROLLIMITSW (Bit 24)                            */
#define RAC_APC_AMPCONTROLLIMITSW_Msk     (0xff000000UL)            /*!< AMPCONTROLLIMITSW (Bitfield-Mask: 0xff)               */
/* =========================================================  SPARE  ========================================================= */
#define RAC_SPARE_SYNTHSPARE_Pos          (0UL)                     /*!< SYNTHSPARE (Bit 0)                                    */
#define RAC_SPARE_SYNTHSPARE_Msk          (0xffUL)                  /*!< SYNTHSPARE (Bitfield-Mask: 0xff)                      */
#define RAC_SPARE_LNAMIXERSPARE_Pos       (8UL)                     /*!< LNAMIXERSPARE (Bit 8)                                 */
#define RAC_SPARE_LNAMIXERSPARE_Msk       (0x300UL)                 /*!< LNAMIXERSPARE (Bitfield-Mask: 0x03)                   */
#define RAC_SPARE_IFFILTSPARE_Pos         (10UL)                    /*!< IFFILTSPARE (Bit 10)                                  */
#define RAC_SPARE_IFFILTSPARE_Msk         (0x1c00UL)                /*!< IFFILTSPARE (Bitfield-Mask: 0x07)                     */
#define RAC_SPARE_IFPGASPARE_Pos          (13UL)                    /*!< IFPGASPARE (Bit 13)                                   */
#define RAC_SPARE_IFPGASPARE_Msk          (0x6000UL)                /*!< IFPGASPARE (Bitfield-Mask: 0x03)                      */
#define RAC_SPARE_IFFILTSPARE0_Pos        (15UL)                    /*!< IFFILTSPARE0 (Bit 15)                                 */
#define RAC_SPARE_IFFILTSPARE0_Msk        (0x18000UL)               /*!< IFFILTSPARE0 (Bitfield-Mask: 0x03)                    */
#define RAC_SPARE_IFFILTSPARE1_Pos        (17UL)                    /*!< IFFILTSPARE1 (Bit 17)                                 */
#define RAC_SPARE_IFFILTSPARE1_Msk        (0x60000UL)               /*!< IFFILTSPARE1 (Bitfield-Mask: 0x03)                    */
#define RAC_SPARE_IFFILTSPARE2_Pos        (19UL)                    /*!< IFFILTSPARE2 (Bit 19)                                 */
#define RAC_SPARE_IFFILTSPARE2_Msk        (0x180000UL)              /*!< IFFILTSPARE2 (Bitfield-Mask: 0x03)                    */
#define RAC_SPARE_IFADCSPARE_Pos          (21UL)                    /*!< IFADCSPARE (Bit 21)                                   */
#define RAC_SPARE_IFADCSPARE_Msk          (0xe00000UL)              /*!< IFADCSPARE (Bitfield-Mask: 0x07)                      */
#define RAC_SPARE_PASPARE_Pos             (24UL)                    /*!< PASPARE (Bit 24)                                      */
#define RAC_SPARE_PASPARE_Msk             (0x7000000UL)             /*!< PASPARE (Bitfield-Mask: 0x07)                         */
#define RAC_SPARE_SGPASPARE_Pos           (27UL)                    /*!< SGPASPARE (Bit 27)                                    */
#define RAC_SPARE_SGPASPARE_Msk           (0x38000000UL)            /*!< SGPASPARE (Bitfield-Mask: 0x07)                       */
#define RAC_SPARE_SGLNAMIXSPARE_Pos       (30UL)                    /*!< SGLNAMIXSPARE (Bit 30)                                */
#define RAC_SPARE_SGLNAMIXSPARE_Msk       (0xc0000000UL)            /*!< SGLNAMIXSPARE (Bitfield-Mask: 0x03)                   */


/* =========================================================================================================================== */
/* ================                                           SYNTH                                           ================ */
/* =========================================================================================================================== */

/* ========================================================  STATUS  ========================================================= */
#define SYNTH_STATUS_INLOCK_Pos           (0UL)                     /*!< INLOCK (Bit 0)                                        */
#define SYNTH_STATUS_INLOCK_Msk           (0x1UL)                   /*!< INLOCK (Bitfield-Mask: 0x01)                          */
#define SYNTH_STATUS_IFFREQEN_Pos         (1UL)                     /*!< IFFREQEN (Bit 1)                                      */
#define SYNTH_STATUS_IFFREQEN_Msk         (0x2UL)                   /*!< IFFREQEN (Bitfield-Mask: 0x01)                        */
#define SYNTH_STATUS_SYNTHREADY_Pos       (2UL)                     /*!< SYNTHREADY (Bit 2)                                    */
#define SYNTH_STATUS_SYNTHREADY_Msk       (0x4UL)                   /*!< SYNTHREADY (Bitfield-Mask: 0x01)                      */
#define SYNTH_STATUS_AUXINLOCK_Pos        (4UL)                     /*!< AUXINLOCK (Bit 4)                                     */
#define SYNTH_STATUS_AUXINLOCK_Msk        (0x10UL)                  /*!< AUXINLOCK (Bitfield-Mask: 0x01)                       */
#define SYNTH_STATUS_AUXRUNNING_Pos       (5UL)                     /*!< AUXRUNNING (Bit 5)                                    */
#define SYNTH_STATUS_AUXRUNNING_Msk       (0x20UL)                  /*!< AUXRUNNING (Bitfield-Mask: 0x01)                      */
#define SYNTH_STATUS_CAPCALRUNNING_Pos    (8UL)                     /*!< CAPCALRUNNING (Bit 8)                                 */
#define SYNTH_STATUS_CAPCALRUNNING_Msk    (0x100UL)                 /*!< CAPCALRUNNING (Bitfield-Mask: 0x01)                   */
#define SYNTH_STATUS_CAPCALBITRESULT_Pos  (9UL)                     /*!< CAPCALBITRESULT (Bit 9)                               */
#define SYNTH_STATUS_CAPCALBITRESULT_Msk  (0x200UL)                 /*!< CAPCALBITRESULT (Bitfield-Mask: 0x01)                 */
#define SYNTH_STATUS_CAPCALFULLWAIT_Pos   (10UL)                    /*!< CAPCALFULLWAIT (Bit 10)                               */
#define SYNTH_STATUS_CAPCALFULLWAIT_Msk   (0x400UL)                 /*!< CAPCALFULLWAIT (Bitfield-Mask: 0x01)                  */
#define SYNTH_STATUS_AUXCAPCALRUNNING_Pos (11UL)                    /*!< AUXCAPCALRUNNING (Bit 11)                             */
#define SYNTH_STATUS_AUXCAPCALRUNNING_Msk (0x800UL)                 /*!< AUXCAPCALRUNNING (Bitfield-Mask: 0x01)                */
#define SYNTH_STATUS_AUXCALBITRESULT_Pos  (12UL)                    /*!< AUXCALBITRESULT (Bit 12)                              */
#define SYNTH_STATUS_AUXCALBITRESULT_Msk  (0x1000UL)                /*!< AUXCALBITRESULT (Bitfield-Mask: 0x01)                 */
#define SYNTH_STATUS_AUXCALFULLWAIT_Pos   (13UL)                    /*!< AUXCALFULLWAIT (Bit 13)                               */
#define SYNTH_STATUS_AUXCALFULLWAIT_Msk   (0x2000UL)                /*!< AUXCALFULLWAIT (Bitfield-Mask: 0x01)                  */
#define SYNTH_STATUS_CAPCALERROR_Pos      (14UL)                    /*!< CAPCALERROR (Bit 14)                                  */
#define SYNTH_STATUS_CAPCALERROR_Msk      (0x4000UL)                /*!< CAPCALERROR (Bitfield-Mask: 0x01)                     */
#define SYNTH_STATUS_AUXCALERROR_Pos      (15UL)                    /*!< AUXCALERROR (Bit 15)                                  */
#define SYNTH_STATUS_AUXCALERROR_Msk      (0x8000UL)                /*!< AUXCALERROR (Bitfield-Mask: 0x01)                     */
#define SYNTH_STATUS_VCOFREQACTIVE_Pos    (16UL)                    /*!< VCOFREQACTIVE (Bit 16)                                */
#define SYNTH_STATUS_VCOFREQACTIVE_Msk    (0x10000UL)               /*!< VCOFREQACTIVE (Bitfield-Mask: 0x01)                   */
#define SYNTH_STATUS_VCOVARBANK_Pos       (17UL)                    /*!< VCOVARBANK (Bit 17)                                   */
#define SYNTH_STATUS_VCOVARBANK_Msk       (0x7e0000UL)              /*!< VCOVARBANK (Bitfield-Mask: 0x3f)                      */
#define SYNTH_STATUS_VCOAMPOK_Pos         (24UL)                    /*!< VCOAMPOK (Bit 24)                                     */
#define SYNTH_STATUS_VCOAMPOK_Msk         (0x1000000UL)             /*!< VCOAMPOK (Bitfield-Mask: 0x01)                        */
#define SYNTH_STATUS_CHPALLOWTRISTATE_Pos (26UL)                    /*!< CHPALLOWTRISTATE (Bit 26)                             */
#define SYNTH_STATUS_CHPALLOWTRISTATE_Msk (0x4000000UL)             /*!< CHPALLOWTRISTATE (Bitfield-Mask: 0x01)                */
/* ==========================================================  CMD  ========================================================== */
#define SYNTH_CMD_SYNTHSTART_Pos          (0UL)                     /*!< SYNTHSTART (Bit 0)                                    */
#define SYNTH_CMD_SYNTHSTART_Msk          (0x1UL)                   /*!< SYNTHSTART (Bitfield-Mask: 0x01)                      */
#define SYNTH_CMD_SYNTHSTOP_Pos           (1UL)                     /*!< SYNTHSTOP (Bit 1)                                     */
#define SYNTH_CMD_SYNTHSTOP_Msk           (0x2UL)                   /*!< SYNTHSTOP (Bitfield-Mask: 0x01)                       */
#define SYNTH_CMD_ENABLEIF_Pos            (2UL)                     /*!< ENABLEIF (Bit 2)                                      */
#define SYNTH_CMD_ENABLEIF_Msk            (0x4UL)                   /*!< ENABLEIF (Bitfield-Mask: 0x01)                        */
#define SYNTH_CMD_DISABLEIF_Pos           (3UL)                     /*!< DISABLEIF (Bit 3)                                     */
#define SYNTH_CMD_DISABLEIF_Msk           (0x8UL)                   /*!< DISABLEIF (Bitfield-Mask: 0x01)                       */
#define SYNTH_CMD_CAPCALSTART_Pos         (4UL)                     /*!< CAPCALSTART (Bit 4)                                   */
#define SYNTH_CMD_CAPCALSTART_Msk         (0x10UL)                  /*!< CAPCALSTART (Bitfield-Mask: 0x01)                     */
#define SYNTH_CMD_AUXSTART_Pos            (6UL)                     /*!< AUXSTART (Bit 6)                                      */
#define SYNTH_CMD_AUXSTART_Msk            (0x40UL)                  /*!< AUXSTART (Bitfield-Mask: 0x01)                        */
#define SYNTH_CMD_AUXSTOP_Pos             (7UL)                     /*!< AUXSTOP (Bit 7)                                       */
#define SYNTH_CMD_AUXSTOP_Msk             (0x80UL)                  /*!< AUXSTOP (Bitfield-Mask: 0x01)                         */
#define SYNTH_CMD_AUXCAPCALSTART_Pos      (8UL)                     /*!< AUXCAPCALSTART (Bit 8)                                */
#define SYNTH_CMD_AUXCAPCALSTART_Msk      (0x100UL)                 /*!< AUXCAPCALSTART (Bitfield-Mask: 0x01)                  */
#define SYNTH_CMD_VCOUP_Pos               (9UL)                     /*!< VCOUP (Bit 9)                                         */
#define SYNTH_CMD_VCOUP_Msk               (0x200UL)                 /*!< VCOUP (Bitfield-Mask: 0x01)                           */
#define SYNTH_CMD_VCODOWN_Pos             (10UL)                    /*!< VCODOWN (Bit 10)                                      */
#define SYNTH_CMD_VCODOWN_Msk             (0x400UL)                 /*!< VCODOWN (Bitfield-Mask: 0x01)                         */
/* =========================================================  CTRL  ========================================================== */
#define SYNTH_CTRL_DITHERDSMINPUT_Pos     (0UL)                     /*!< DITHERDSMINPUT (Bit 0)                                */
#define SYNTH_CTRL_DITHERDSMINPUT_Msk     (0x1UL)                   /*!< DITHERDSMINPUT (Bitfield-Mask: 0x01)                  */
#define SYNTH_CTRL_DITHERDSMOUTPUT_Pos    (1UL)                     /*!< DITHERDSMOUTPUT (Bit 1)                               */
#define SYNTH_CTRL_DITHERDSMOUTPUT_Msk    (0xeUL)                   /*!< DITHERDSMOUTPUT (Bitfield-Mask: 0x07)                 */
#define SYNTH_CTRL_DITHERDAC_Pos          (4UL)                     /*!< DITHERDAC (Bit 4)                                     */
#define SYNTH_CTRL_DITHERDAC_Msk          (0xf0UL)                  /*!< DITHERDAC (Bitfield-Mask: 0x0f)                       */
#define SYNTH_CTRL_DSMMODE_Pos            (8UL)                     /*!< DSMMODE (Bit 8)                                       */
#define SYNTH_CTRL_DSMMODE_Msk            (0x100UL)                 /*!< DSMMODE (Bitfield-Mask: 0x01)                         */
#define SYNTH_CTRL_LSBFORCE_Pos           (9UL)                     /*!< LSBFORCE (Bit 9)                                      */
#define SYNTH_CTRL_LSBFORCE_Msk           (0x200UL)                 /*!< LSBFORCE (Bitfield-Mask: 0x01)                        */
#define SYNTH_CTRL_LOCKTHRESHOLD_Pos      (10UL)                    /*!< LOCKTHRESHOLD (Bit 10)                                */
#define SYNTH_CTRL_LOCKTHRESHOLD_Msk      (0x1c00UL)                /*!< LOCKTHRESHOLD (Bitfield-Mask: 0x07)                   */
#define SYNTH_CTRL_AUXLOCKTHRESHOLD_Pos   (13UL)                    /*!< AUXLOCKTHRESHOLD (Bit 13)                             */
#define SYNTH_CTRL_AUXLOCKTHRESHOLD_Msk   (0xe000UL)                /*!< AUXLOCKTHRESHOLD (Bitfield-Mask: 0x07)                */
#define SYNTH_CTRL_PRSMUX0_Pos            (16UL)                    /*!< PRSMUX0 (Bit 16)                                      */
#define SYNTH_CTRL_PRSMUX0_Msk            (0x70000UL)               /*!< PRSMUX0 (Bitfield-Mask: 0x07)                         */
#define SYNTH_CTRL_PRSMUX1_Pos            (20UL)                    /*!< PRSMUX1 (Bit 20)                                      */
#define SYNTH_CTRL_PRSMUX1_Msk            (0x700000UL)              /*!< PRSMUX1 (Bitfield-Mask: 0x07)                         */
#define SYNTH_CTRL_TRISTATEPOSTPONE_Pos   (29UL)                    /*!< TRISTATEPOSTPONE (Bit 29)                             */
#define SYNTH_CTRL_TRISTATEPOSTPONE_Msk   (0x20000000UL)            /*!< TRISTATEPOSTPONE (Bitfield-Mask: 0x01)                */
#define SYNTH_CTRL_INTEGERMODE_Pos        (30UL)                    /*!< INTEGERMODE (Bit 30)                                  */
#define SYNTH_CTRL_INTEGERMODE_Msk        (0x40000000UL)            /*!< INTEGERMODE (Bitfield-Mask: 0x01)                     */
#define SYNTH_CTRL_MMDSCANTESTEN_Pos      (31UL)                    /*!< MMDSCANTESTEN (Bit 31)                                */
#define SYNTH_CTRL_MMDSCANTESTEN_Msk      (0x80000000UL)            /*!< MMDSCANTESTEN (Bitfield-Mask: 0x01)                   */
/* ========================================================  CALCTRL  ======================================================== */
#define SYNTH_CALCTRL_NUMCYCLES_Pos       (0UL)                     /*!< NUMCYCLES (Bit 0)                                     */
#define SYNTH_CALCTRL_NUMCYCLES_Msk       (0xfUL)                   /*!< NUMCYCLES (Bitfield-Mask: 0x0f)                       */
#define SYNTH_CALCTRL_CAPCALSIDE_Pos      (4UL)                     /*!< CAPCALSIDE (Bit 4)                                    */
#define SYNTH_CALCTRL_CAPCALSIDE_Msk      (0x10UL)                  /*!< CAPCALSIDE (Bitfield-Mask: 0x01)                      */
#define SYNTH_CALCTRL_CAPCALENDMODE_Pos   (5UL)                     /*!< CAPCALENDMODE (Bit 5)                                 */
#define SYNTH_CALCTRL_CAPCALENDMODE_Msk   (0x20UL)                  /*!< CAPCALENDMODE (Bitfield-Mask: 0x01)                   */
#define SYNTH_CALCTRL_CAPCALCYCLEWAIT_Pos (6UL)                     /*!< CAPCALCYCLEWAIT (Bit 6)                               */
#define SYNTH_CALCTRL_CAPCALCYCLEWAIT_Msk (0xc0UL)                  /*!< CAPCALCYCLEWAIT (Bitfield-Mask: 0x03)                 */
#define SYNTH_CALCTRL_CAPCALWAITMODE_Pos  (8UL)                     /*!< CAPCALWAITMODE (Bit 8)                                */
#define SYNTH_CALCTRL_CAPCALWAITMODE_Msk  (0x100UL)                 /*!< CAPCALWAITMODE (Bitfield-Mask: 0x01)                  */
#define SYNTH_CALCTRL_CAPCALSINGLESTEP_Pos (9UL)                    /*!< CAPCALSINGLESTEP (Bit 9)                              */
#define SYNTH_CALCTRL_CAPCALSINGLESTEP_Msk (0x200UL)                /*!< CAPCALSINGLESTEP (Bitfield-Mask: 0x01)                */
#define SYNTH_CALCTRL_STARTUPTIMING_Pos   (10UL)                    /*!< STARTUPTIMING (Bit 10)                                */
#define SYNTH_CALCTRL_STARTUPTIMING_Msk   (0x7c00UL)                /*!< STARTUPTIMING (Bitfield-Mask: 0x1f)                   */
#define SYNTH_CALCTRL_AUXCALCYCLES_Pos    (16UL)                    /*!< AUXCALCYCLES (Bit 16)                                 */
#define SYNTH_CALCTRL_AUXCALCYCLES_Msk    (0x70000UL)               /*!< AUXCALCYCLES (Bitfield-Mask: 0x07)                    */
#define SYNTH_CALCTRL_AUXCALACCURACY_Pos  (19UL)                    /*!< AUXCALACCURACY (Bit 19)                               */
#define SYNTH_CALCTRL_AUXCALACCURACY_Msk  (0x80000UL)               /*!< AUXCALACCURACY (Bitfield-Mask: 0x01)                  */
#define SYNTH_CALCTRL_AUXCALCYCLEWAIT_Pos (20UL)                    /*!< AUXCALCYCLEWAIT (Bit 20)                              */
#define SYNTH_CALCTRL_AUXCALCYCLEWAIT_Msk (0x300000UL)              /*!< AUXCALCYCLEWAIT (Bitfield-Mask: 0x03)                 */
#define SYNTH_CALCTRL_AUXCALSINGLESTEP_Pos (22UL)                   /*!< AUXCALSINGLESTEP (Bit 22)                             */
#define SYNTH_CALCTRL_AUXCALSINGLESTEP_Msk (0x400000UL)             /*!< AUXCALSINGLESTEP (Bitfield-Mask: 0x01)                */
#define SYNTH_CALCTRL_SYNTHOVERRIDEEN_Pos (24UL)                    /*!< SYNTHOVERRIDEEN (Bit 24)                              */
#define SYNTH_CALCTRL_SYNTHOVERRIDEEN_Msk (0x1000000UL)             /*!< SYNTHOVERRIDEEN (Bitfield-Mask: 0x01)                 */
#define SYNTH_CALCTRL_CLKLOADDENOMVAL_Pos (25UL)                    /*!< CLKLOADDENOMVAL (Bit 25)                              */
#define SYNTH_CALCTRL_CLKLOADDENOMVAL_Msk (0x2000000UL)             /*!< CLKLOADDENOMVAL (Bitfield-Mask: 0x01)                 */
#define SYNTH_CALCTRL_PRESCALERRESETVAL_Pos (26UL)                  /*!< PRESCALERRESETVAL (Bit 26)                            */
#define SYNTH_CALCTRL_PRESCALERRESETVAL_Msk (0x4000000UL)           /*!< PRESCALERRESETVAL (Bitfield-Mask: 0x01)               */
#define SYNTH_CALCTRL_COUNTERRESETVAL_Pos (27UL)                    /*!< COUNTERRESETVAL (Bit 27)                              */
#define SYNTH_CALCTRL_COUNTERRESETVAL_Msk (0x8000000UL)             /*!< COUNTERRESETVAL (Bitfield-Mask: 0x01)                 */
#define SYNTH_CALCTRL_AUXPLLOVERRIDEEN_Pos (28UL)                   /*!< AUXPLLOVERRIDEEN (Bit 28)                             */
#define SYNTH_CALCTRL_AUXPLLOVERRIDEEN_Msk (0x10000000UL)           /*!< AUXPLLOVERRIDEEN (Bitfield-Mask: 0x01)                */
#define SYNTH_CALCTRL_AUXPLLMMDRESETVAL_Pos (29UL)                  /*!< AUXPLLMMDRESETVAL (Bit 29)                            */
#define SYNTH_CALCTRL_AUXPLLMMDRESETVAL_Msk (0x20000000UL)          /*!< AUXPLLMMDRESETVAL (Bitfield-Mask: 0x01)               */
/* =======================================================  VCDACCTRL  ======================================================= */
#define SYNTH_VCDACCTRL_VCDACVAL_Pos      (0UL)                     /*!< VCDACVAL (Bit 0)                                      */
#define SYNTH_VCDACCTRL_VCDACVAL_Msk      (0x3fUL)                  /*!< VCDACVAL (Bitfield-Mask: 0x3f)                        */
#define SYNTH_VCDACCTRL_EN_Pos            (6UL)                     /*!< EN (Bit 6)                                            */
#define SYNTH_VCDACCTRL_EN_Msk            (0x40UL)                  /*!< EN (Bitfield-Mask: 0x01)                              */
/* =========================================================  FREQ  ========================================================== */
#define SYNTH_FREQ_FREQ_Pos               (0UL)                     /*!< FREQ (Bit 0)                                          */
#define SYNTH_FREQ_FREQ_Msk               (0xfffffffUL)             /*!< FREQ (Bitfield-Mask: 0xfffffff)                       */
/* ========================================================  IFFREQ  ========================================================= */
#define SYNTH_IFFREQ_IFFREQ_Pos           (0UL)                     /*!< IFFREQ (Bit 0)                                        */
#define SYNTH_IFFREQ_IFFREQ_Msk           (0xfffffUL)               /*!< IFFREQ (Bitfield-Mask: 0xfffff)                       */
#define SYNTH_IFFREQ_LOSIDE_Pos           (20UL)                    /*!< LOSIDE (Bit 20)                                       */
#define SYNTH_IFFREQ_LOSIDE_Msk           (0x100000UL)              /*!< LOSIDE (Bitfield-Mask: 0x01)                          */
/* ========================================================  DIVCTRL  ======================================================== */
#define SYNTH_DIVCTRL_LODIVFREQCTRL_Pos   (0UL)                     /*!< LODIVFREQCTRL (Bit 0)                                 */
#define SYNTH_DIVCTRL_LODIVFREQCTRL_Msk   (0x1ffUL)                 /*!< LODIVFREQCTRL (Bitfield-Mask: 0x1ff)                  */
#define SYNTH_DIVCTRL_AUXLODIVFREQCTRL_Pos (16UL)                   /*!< AUXLODIVFREQCTRL (Bit 16)                             */
#define SYNTH_DIVCTRL_AUXLODIVFREQCTRL_Msk (0x3f0000UL)             /*!< AUXLODIVFREQCTRL (Bitfield-Mask: 0x3f)                */
/* ========================================================  CHCTRL  ========================================================= */
#define SYNTH_CHCTRL_CHNO_Pos             (0UL)                     /*!< CHNO (Bit 0)                                          */
#define SYNTH_CHCTRL_CHNO_Msk             (0x3fUL)                  /*!< CHNO (Bitfield-Mask: 0x3f)                            */
/* =========================================================  CHSP  ========================================================== */
#define SYNTH_CHSP_CHSP_Pos               (0UL)                     /*!< CHSP (Bit 0)                                          */
#define SYNTH_CHSP_CHSP_Msk               (0x3ffffUL)               /*!< CHSP (Bitfield-Mask: 0x3ffff)                         */
/* =======================================================  CALOFFSET  ======================================================= */
#define SYNTH_CALOFFSET_CALOFFSET_Pos     (0UL)                     /*!< CALOFFSET (Bit 0)                                     */
#define SYNTH_CALOFFSET_CALOFFSET_Msk     (0x7fffUL)                /*!< CALOFFSET (Bitfield-Mask: 0x7fff)                     */
/* =======================================================  VCOTUNING  ======================================================= */
#define SYNTH_VCOTUNING_VCOTUNING_Pos     (0UL)                     /*!< VCOTUNING (Bit 0)                                     */
#define SYNTH_VCOTUNING_VCOTUNING_Msk     (0xffUL)                  /*!< VCOTUNING (Bitfield-Mask: 0xff)                       */
/* =======================================================  VCORANGE  ======================================================== */
#define SYNTH_VCORANGE_MODE_Pos           (0UL)                     /*!< MODE (Bit 0)                                          */
#define SYNTH_VCORANGE_MODE_Msk           (0x3UL)                   /*!< MODE (Bitfield-Mask: 0x03)                            */
#define SYNTH_VCORANGE_SWITCHMODE_Pos     (2UL)                     /*!< SWITCHMODE (Bit 2)                                    */
#define SYNTH_VCORANGE_SWITCHMODE_Msk     (0x4UL)                   /*!< SWITCHMODE (Bitfield-Mask: 0x01)                      */
#define SYNTH_VCORANGE_HIGHTHRESH_Pos     (3UL)                     /*!< HIGHTHRESH (Bit 3)                                    */
#define SYNTH_VCORANGE_HIGHTHRESH_Msk     (0x18UL)                  /*!< HIGHTHRESH (Bitfield-Mask: 0x03)                      */
#define SYNTH_VCORANGE_LOWTHRESH_Pos      (5UL)                     /*!< LOWTHRESH (Bit 5)                                     */
#define SYNTH_VCORANGE_LOWTHRESH_Msk      (0x60UL)                  /*!< LOWTHRESH (Bitfield-Mask: 0x03)                       */
/* ========================================================  VCOGAIN  ======================================================== */
#define SYNTH_VCOGAIN_VCOGAIN_Pos         (0UL)                     /*!< VCOGAIN (Bit 0)                                       */
#define SYNTH_VCOGAIN_VCOGAIN_Msk         (0x3fUL)                  /*!< VCOGAIN (Bitfield-Mask: 0x3f)                         */
/* =====================================================  AUXVCOTUNING  ====================================================== */
#define SYNTH_AUXVCOTUNING_AUXVCOTUNING_Pos (0UL)                   /*!< AUXVCOTUNING (Bit 0)                                  */
#define SYNTH_AUXVCOTUNING_AUXVCOTUNING_Msk (0x7fUL)                /*!< AUXVCOTUNING (Bitfield-Mask: 0x7f)                    */
/* ========================================================  AUXFREQ  ======================================================== */
#define SYNTH_AUXFREQ_MMDDENOM_Pos        (0UL)                     /*!< MMDDENOM (Bit 0)                                      */
#define SYNTH_AUXFREQ_MMDDENOM_Msk        (0x7fUL)                  /*!< MMDDENOM (Bitfield-Mask: 0x7f)                        */
/* =====================================================  AUXVCDACCTRL  ====================================================== */
#define SYNTH_AUXVCDACCTRL_VALUE_Pos      (0UL)                     /*!< VALUE (Bit 0)                                         */
#define SYNTH_AUXVCDACCTRL_VALUE_Msk      (0xfUL)                   /*!< VALUE (Bitfield-Mask: 0x0f)                           */
#define SYNTH_AUXVCDACCTRL_EN_Pos         (4UL)                     /*!< EN (Bit 4)                                            */
#define SYNTH_AUXVCDACCTRL_EN_Msk         (0x10UL)                  /*!< EN (Bitfield-Mask: 0x01)                              */
/* ======================================================  CHPDACCTRL  ======================================================= */
#define SYNTH_CHPDACCTRL_CHPDACVAL_Pos    (0UL)                     /*!< CHPDACVAL (Bit 0)                                     */
#define SYNTH_CHPDACCTRL_CHPDACVAL_Msk    (0xffUL)                  /*!< CHPDACVAL (Bitfield-Mask: 0xff)                       */
#define SYNTH_CHPDACCTRL_OVERRIDE_Pos     (8UL)                     /*!< OVERRIDE (Bit 8)                                      */
#define SYNTH_CHPDACCTRL_OVERRIDE_Msk     (0x100UL)                 /*!< OVERRIDE (Bitfield-Mask: 0x01)                        */
/* ====================================================  CAPCALCYCLECNT  ===================================================== */
#define SYNTH_CAPCALCYCLECNT_CAPCALCYCLECNT_Pos (0UL)               /*!< CAPCALCYCLECNT (Bit 0)                                */
#define SYNTH_CAPCALCYCLECNT_CAPCALCYCLECNT_Msk (0x3ffUL)           /*!< CAPCALCYCLECNT (Bitfield-Mask: 0x3ff)                 */
/* ==========================================================  IF  =========================================================== */
#define SYNTH_IF_LOCKED_Pos               (0UL)                     /*!< LOCKED (Bit 0)                                        */
#define SYNTH_IF_LOCKED_Msk               (0x1UL)                   /*!< LOCKED (Bitfield-Mask: 0x01)                          */
#define SYNTH_IF_UNLOCKED_Pos             (1UL)                     /*!< UNLOCKED (Bit 1)                                      */
#define SYNTH_IF_UNLOCKED_Msk             (0x2UL)                   /*!< UNLOCKED (Bitfield-Mask: 0x01)                        */
#define SYNTH_IF_CAPCALDONE_Pos           (2UL)                     /*!< CAPCALDONE (Bit 2)                                    */
#define SYNTH_IF_CAPCALDONE_Msk           (0x4UL)                   /*!< CAPCALDONE (Bitfield-Mask: 0x01)                      */
#define SYNTH_IF_VCOHIGH_Pos              (4UL)                     /*!< VCOHIGH (Bit 4)                                       */
#define SYNTH_IF_VCOHIGH_Msk              (0x10UL)                  /*!< VCOHIGH (Bitfield-Mask: 0x01)                         */
#define SYNTH_IF_VCOLOW_Pos               (5UL)                     /*!< VCOLOW (Bit 5)                                        */
#define SYNTH_IF_VCOLOW_Msk               (0x20UL)                  /*!< VCOLOW (Bitfield-Mask: 0x01)                          */
#define SYNTH_IF_AUXCAPCALDONE_Pos        (6UL)                     /*!< AUXCAPCALDONE (Bit 6)                                 */
#define SYNTH_IF_AUXCAPCALDONE_Msk        (0x40UL)                  /*!< AUXCAPCALDONE (Bitfield-Mask: 0x01)                   */
#define SYNTH_IF_AUXLOCKED_Pos            (7UL)                     /*!< AUXLOCKED (Bit 7)                                     */
#define SYNTH_IF_AUXLOCKED_Msk            (0x80UL)                  /*!< AUXLOCKED (Bitfield-Mask: 0x01)                       */
#define SYNTH_IF_AUXUNLOCKED_Pos          (8UL)                     /*!< AUXUNLOCKED (Bit 8)                                   */
#define SYNTH_IF_AUXUNLOCKED_Msk          (0x100UL)                 /*!< AUXUNLOCKED (Bitfield-Mask: 0x01)                     */
/* ==========================================================  IFS  ========================================================== */
#define SYNTH_IFS_LOCKED_Pos              (0UL)                     /*!< LOCKED (Bit 0)                                        */
#define SYNTH_IFS_LOCKED_Msk              (0x1UL)                   /*!< LOCKED (Bitfield-Mask: 0x01)                          */
#define SYNTH_IFS_UNLOCKED_Pos            (1UL)                     /*!< UNLOCKED (Bit 1)                                      */
#define SYNTH_IFS_UNLOCKED_Msk            (0x2UL)                   /*!< UNLOCKED (Bitfield-Mask: 0x01)                        */
#define SYNTH_IFS_CAPCALDONE_Pos          (2UL)                     /*!< CAPCALDONE (Bit 2)                                    */
#define SYNTH_IFS_CAPCALDONE_Msk          (0x4UL)                   /*!< CAPCALDONE (Bitfield-Mask: 0x01)                      */
#define SYNTH_IFS_VCOHIGH_Pos             (4UL)                     /*!< VCOHIGH (Bit 4)                                       */
#define SYNTH_IFS_VCOHIGH_Msk             (0x10UL)                  /*!< VCOHIGH (Bitfield-Mask: 0x01)                         */
#define SYNTH_IFS_VCOLOW_Pos              (5UL)                     /*!< VCOLOW (Bit 5)                                        */
#define SYNTH_IFS_VCOLOW_Msk              (0x20UL)                  /*!< VCOLOW (Bitfield-Mask: 0x01)                          */
#define SYNTH_IFS_AUXCAPCALDONE_Pos       (6UL)                     /*!< AUXCAPCALDONE (Bit 6)                                 */
#define SYNTH_IFS_AUXCAPCALDONE_Msk       (0x40UL)                  /*!< AUXCAPCALDONE (Bitfield-Mask: 0x01)                   */
#define SYNTH_IFS_AUXLOCKED_Pos           (7UL)                     /*!< AUXLOCKED (Bit 7)                                     */
#define SYNTH_IFS_AUXLOCKED_Msk           (0x80UL)                  /*!< AUXLOCKED (Bitfield-Mask: 0x01)                       */
#define SYNTH_IFS_AUXUNLOCKED_Pos         (8UL)                     /*!< AUXUNLOCKED (Bit 8)                                   */
#define SYNTH_IFS_AUXUNLOCKED_Msk         (0x100UL)                 /*!< AUXUNLOCKED (Bitfield-Mask: 0x01)                     */
/* ==========================================================  IFC  ========================================================== */
#define SYNTH_IFC_LOCKED_Pos              (0UL)                     /*!< LOCKED (Bit 0)                                        */
#define SYNTH_IFC_LOCKED_Msk              (0x1UL)                   /*!< LOCKED (Bitfield-Mask: 0x01)                          */
#define SYNTH_IFC_UNLOCKED_Pos            (1UL)                     /*!< UNLOCKED (Bit 1)                                      */
#define SYNTH_IFC_UNLOCKED_Msk            (0x2UL)                   /*!< UNLOCKED (Bitfield-Mask: 0x01)                        */
#define SYNTH_IFC_CAPCALDONE_Pos          (2UL)                     /*!< CAPCALDONE (Bit 2)                                    */
#define SYNTH_IFC_CAPCALDONE_Msk          (0x4UL)                   /*!< CAPCALDONE (Bitfield-Mask: 0x01)                      */
#define SYNTH_IFC_VCOHIGH_Pos             (4UL)                     /*!< VCOHIGH (Bit 4)                                       */
#define SYNTH_IFC_VCOHIGH_Msk             (0x10UL)                  /*!< VCOHIGH (Bitfield-Mask: 0x01)                         */
#define SYNTH_IFC_VCOLOW_Pos              (5UL)                     /*!< VCOLOW (Bit 5)                                        */
#define SYNTH_IFC_VCOLOW_Msk              (0x20UL)                  /*!< VCOLOW (Bitfield-Mask: 0x01)                          */
#define SYNTH_IFC_AUXCAPCALDONE_Pos       (6UL)                     /*!< AUXCAPCALDONE (Bit 6)                                 */
#define SYNTH_IFC_AUXCAPCALDONE_Msk       (0x40UL)                  /*!< AUXCAPCALDONE (Bitfield-Mask: 0x01)                   */
#define SYNTH_IFC_AUXLOCKED_Pos           (7UL)                     /*!< AUXLOCKED (Bit 7)                                     */
#define SYNTH_IFC_AUXLOCKED_Msk           (0x80UL)                  /*!< AUXLOCKED (Bitfield-Mask: 0x01)                       */
#define SYNTH_IFC_AUXUNLOCKED_Pos         (8UL)                     /*!< AUXUNLOCKED (Bit 8)                                   */
#define SYNTH_IFC_AUXUNLOCKED_Msk         (0x100UL)                 /*!< AUXUNLOCKED (Bitfield-Mask: 0x01)                     */
/* ==========================================================  IEN  ========================================================== */
#define SYNTH_IEN_LOCKED_Pos              (0UL)                     /*!< LOCKED (Bit 0)                                        */
#define SYNTH_IEN_LOCKED_Msk              (0x1UL)                   /*!< LOCKED (Bitfield-Mask: 0x01)                          */
#define SYNTH_IEN_UNLOCKED_Pos            (1UL)                     /*!< UNLOCKED (Bit 1)                                      */
#define SYNTH_IEN_UNLOCKED_Msk            (0x2UL)                   /*!< UNLOCKED (Bitfield-Mask: 0x01)                        */
#define SYNTH_IEN_CAPCALDONE_Pos          (2UL)                     /*!< CAPCALDONE (Bit 2)                                    */
#define SYNTH_IEN_CAPCALDONE_Msk          (0x4UL)                   /*!< CAPCALDONE (Bitfield-Mask: 0x01)                      */
#define SYNTH_IEN_VCOHIGH_Pos             (4UL)                     /*!< VCOHIGH (Bit 4)                                       */
#define SYNTH_IEN_VCOHIGH_Msk             (0x10UL)                  /*!< VCOHIGH (Bitfield-Mask: 0x01)                         */
#define SYNTH_IEN_VCOLOW_Pos              (5UL)                     /*!< VCOLOW (Bit 5)                                        */
#define SYNTH_IEN_VCOLOW_Msk              (0x20UL)                  /*!< VCOLOW (Bitfield-Mask: 0x01)                          */
#define SYNTH_IEN_AUXCAPCALDONE_Pos       (6UL)                     /*!< AUXCAPCALDONE (Bit 6)                                 */
#define SYNTH_IEN_AUXCAPCALDONE_Msk       (0x40UL)                  /*!< AUXCAPCALDONE (Bitfield-Mask: 0x01)                   */
#define SYNTH_IEN_AUXLOCKED_Pos           (7UL)                     /*!< AUXLOCKED (Bit 7)                                     */
#define SYNTH_IEN_AUXLOCKED_Msk           (0x80UL)                  /*!< AUXLOCKED (Bitfield-Mask: 0x01)                       */
#define SYNTH_IEN_AUXUNLOCKED_Pos         (8UL)                     /*!< AUXUNLOCKED (Bit 8)                                   */
#define SYNTH_IEN_AUXUNLOCKED_Msk         (0x100UL)                 /*!< AUXUNLOCKED (Bitfield-Mask: 0x01)                     */


/* =========================================================================================================================== */
/* ================                                         PROTIMER                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define PROTIMER_CTRL_DEBUGRUN_Pos        (1UL)                     /*!< DEBUGRUN (Bit 1)                                      */
#define PROTIMER_CTRL_DEBUGRUN_Msk        (0x2UL)                   /*!< DEBUGRUN (Bitfield-Mask: 0x01)                        */
#define PROTIMER_CTRL_DMACLRACT_Pos       (2UL)                     /*!< DMACLRACT (Bit 2)                                     */
#define PROTIMER_CTRL_DMACLRACT_Msk       (0x4UL)                   /*!< DMACLRACT (Bitfield-Mask: 0x01)                       */
#define PROTIMER_CTRL_OSMEN_Pos           (4UL)                     /*!< OSMEN (Bit 4)                                         */
#define PROTIMER_CTRL_OSMEN_Msk           (0x10UL)                  /*!< OSMEN (Bitfield-Mask: 0x01)                           */
#define PROTIMER_CTRL_ZEROSTARTEN_Pos     (5UL)                     /*!< ZEROSTARTEN (Bit 5)                                   */
#define PROTIMER_CTRL_ZEROSTARTEN_Msk     (0x20UL)                  /*!< ZEROSTARTEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CTRL_PRECNTSRC_Pos       (8UL)                     /*!< PRECNTSRC (Bit 8)                                     */
#define PROTIMER_CTRL_PRECNTSRC_Msk       (0x300UL)                 /*!< PRECNTSRC (Bitfield-Mask: 0x03)                       */
#define PROTIMER_CTRL_BASECNTSRC_Pos      (12UL)                    /*!< BASECNTSRC (Bit 12)                                   */
#define PROTIMER_CTRL_BASECNTSRC_Msk      (0x3000UL)                /*!< BASECNTSRC (Bitfield-Mask: 0x03)                      */
#define PROTIMER_CTRL_WRAPCNTSRC_Pos      (16UL)                    /*!< WRAPCNTSRC (Bit 16)                                   */
#define PROTIMER_CTRL_WRAPCNTSRC_Msk      (0x30000UL)               /*!< WRAPCNTSRC (Bitfield-Mask: 0x03)                      */
#define PROTIMER_CTRL_TOUT0SRC_Pos        (20UL)                    /*!< TOUT0SRC (Bit 20)                                     */
#define PROTIMER_CTRL_TOUT0SRC_Msk        (0x300000UL)              /*!< TOUT0SRC (Bitfield-Mask: 0x03)                        */
#define PROTIMER_CTRL_TOUT0SYNCSRC_Pos    (22UL)                    /*!< TOUT0SYNCSRC (Bit 22)                                 */
#define PROTIMER_CTRL_TOUT0SYNCSRC_Msk    (0xc00000UL)              /*!< TOUT0SYNCSRC (Bitfield-Mask: 0x03)                    */
#define PROTIMER_CTRL_TOUT1SRC_Pos        (24UL)                    /*!< TOUT1SRC (Bit 24)                                     */
#define PROTIMER_CTRL_TOUT1SRC_Msk        (0x3000000UL)             /*!< TOUT1SRC (Bitfield-Mask: 0x03)                        */
#define PROTIMER_CTRL_TOUT1SYNCSRC_Pos    (26UL)                    /*!< TOUT1SYNCSRC (Bit 26)                                 */
#define PROTIMER_CTRL_TOUT1SYNCSRC_Msk    (0xc000000UL)             /*!< TOUT1SYNCSRC (Bitfield-Mask: 0x03)                    */
#define PROTIMER_CTRL_TOUT0MODE_Pos       (28UL)                    /*!< TOUT0MODE (Bit 28)                                    */
#define PROTIMER_CTRL_TOUT0MODE_Msk       (0x10000000UL)            /*!< TOUT0MODE (Bitfield-Mask: 0x01)                       */
#define PROTIMER_CTRL_TOUT1MODE_Pos       (29UL)                    /*!< TOUT1MODE (Bit 29)                                    */
#define PROTIMER_CTRL_TOUT1MODE_Msk       (0x20000000UL)            /*!< TOUT1MODE (Bitfield-Mask: 0x01)                       */
/* ==========================================================  CMD  ========================================================== */
#define PROTIMER_CMD_START_Pos            (0UL)                     /*!< START (Bit 0)                                         */
#define PROTIMER_CMD_START_Msk            (0x1UL)                   /*!< START (Bitfield-Mask: 0x01)                           */
#define PROTIMER_CMD_RTCSYNCSTART_Pos     (1UL)                     /*!< RTCSYNCSTART (Bit 1)                                  */
#define PROTIMER_CMD_RTCSYNCSTART_Msk     (0x2UL)                   /*!< RTCSYNCSTART (Bitfield-Mask: 0x01)                    */
#define PROTIMER_CMD_STOP_Pos             (2UL)                     /*!< STOP (Bit 2)                                          */
#define PROTIMER_CMD_STOP_Msk             (0x4UL)                   /*!< STOP (Bitfield-Mask: 0x01)                            */
#define PROTIMER_CMD_TOUT0START_Pos       (4UL)                     /*!< TOUT0START (Bit 4)                                    */
#define PROTIMER_CMD_TOUT0START_Msk       (0x10UL)                  /*!< TOUT0START (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CMD_TOUT0STOP_Pos        (5UL)                     /*!< TOUT0STOP (Bit 5)                                     */
#define PROTIMER_CMD_TOUT0STOP_Msk        (0x20UL)                  /*!< TOUT0STOP (Bitfield-Mask: 0x01)                       */
#define PROTIMER_CMD_TOUT1START_Pos       (6UL)                     /*!< TOUT1START (Bit 6)                                    */
#define PROTIMER_CMD_TOUT1START_Msk       (0x40UL)                  /*!< TOUT1START (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CMD_TOUT1STOP_Pos        (7UL)                     /*!< TOUT1STOP (Bit 7)                                     */
#define PROTIMER_CMD_TOUT1STOP_Msk        (0x80UL)                  /*!< TOUT1STOP (Bitfield-Mask: 0x01)                       */
#define PROTIMER_CMD_LBTSTART_Pos         (16UL)                    /*!< LBTSTART (Bit 16)                                     */
#define PROTIMER_CMD_LBTSTART_Msk         (0x10000UL)               /*!< LBTSTART (Bitfield-Mask: 0x01)                        */
#define PROTIMER_CMD_LBTSTOP_Pos          (18UL)                    /*!< LBTSTOP (Bit 18)                                      */
#define PROTIMER_CMD_LBTSTOP_Msk          (0x40000UL)               /*!< LBTSTOP (Bitfield-Mask: 0x01)                         */
/* ========================================================  PRSCTRL  ======================================================== */
#define PROTIMER_PRSCTRL_STARTPRSEN_Pos   (1UL)                     /*!< STARTPRSEN (Bit 1)                                    */
#define PROTIMER_PRSCTRL_STARTPRSEN_Msk   (0x2UL)                   /*!< STARTPRSEN (Bitfield-Mask: 0x01)                      */
#define PROTIMER_PRSCTRL_STARTEDGE_Pos    (2UL)                     /*!< STARTEDGE (Bit 2)                                     */
#define PROTIMER_PRSCTRL_STARTEDGE_Msk    (0xcUL)                   /*!< STARTEDGE (Bitfield-Mask: 0x03)                       */
#define PROTIMER_PRSCTRL_STOPPRSEN_Pos    (9UL)                     /*!< STOPPRSEN (Bit 9)                                     */
#define PROTIMER_PRSCTRL_STOPPRSEN_Msk    (0x200UL)                 /*!< STOPPRSEN (Bitfield-Mask: 0x01)                       */
#define PROTIMER_PRSCTRL_STOPEDGE_Pos     (10UL)                    /*!< STOPEDGE (Bit 10)                                     */
#define PROTIMER_PRSCTRL_STOPEDGE_Msk     (0xc00UL)                 /*!< STOPEDGE (Bitfield-Mask: 0x03)                        */
#define PROTIMER_PRSCTRL_RTCCTRIGGERPRSEN_Pos (17UL)                /*!< RTCCTRIGGERPRSEN (Bit 17)                             */
#define PROTIMER_PRSCTRL_RTCCTRIGGERPRSEN_Msk (0x20000UL)           /*!< RTCCTRIGGERPRSEN (Bitfield-Mask: 0x01)                */
#define PROTIMER_PRSCTRL_RTCCTRIGGEREDGE_Pos (18UL)                 /*!< RTCCTRIGGEREDGE (Bit 18)                              */
#define PROTIMER_PRSCTRL_RTCCTRIGGEREDGE_Msk (0xc0000UL)            /*!< RTCCTRIGGEREDGE (Bitfield-Mask: 0x03)                 */
/* ========================================================  STATUS  ========================================================= */
#define PROTIMER_STATUS_RUNNING_Pos       (0UL)                     /*!< RUNNING (Bit 0)                                       */
#define PROTIMER_STATUS_RUNNING_Msk       (0x1UL)                   /*!< RUNNING (Bitfield-Mask: 0x01)                         */
#define PROTIMER_STATUS_LBTSYNC_Pos       (1UL)                     /*!< LBTSYNC (Bit 1)                                       */
#define PROTIMER_STATUS_LBTSYNC_Msk       (0x2UL)                   /*!< LBTSYNC (Bitfield-Mask: 0x01)                         */
#define PROTIMER_STATUS_LBTRUNNING_Pos    (2UL)                     /*!< LBTRUNNING (Bit 2)                                    */
#define PROTIMER_STATUS_LBTRUNNING_Msk    (0x4UL)                   /*!< LBTRUNNING (Bitfield-Mask: 0x01)                      */
#define PROTIMER_STATUS_LBTPAUSED_Pos     (3UL)                     /*!< LBTPAUSED (Bit 3)                                     */
#define PROTIMER_STATUS_LBTPAUSED_Msk     (0x8UL)                   /*!< LBTPAUSED (Bitfield-Mask: 0x01)                       */
#define PROTIMER_STATUS_TOUT0RUNNING_Pos  (4UL)                     /*!< TOUT0RUNNING (Bit 4)                                  */
#define PROTIMER_STATUS_TOUT0RUNNING_Msk  (0x10UL)                  /*!< TOUT0RUNNING (Bitfield-Mask: 0x01)                    */
#define PROTIMER_STATUS_TOUT0SYNC_Pos     (5UL)                     /*!< TOUT0SYNC (Bit 5)                                     */
#define PROTIMER_STATUS_TOUT0SYNC_Msk     (0x20UL)                  /*!< TOUT0SYNC (Bitfield-Mask: 0x01)                       */
#define PROTIMER_STATUS_TOUT1RUNNING_Pos  (6UL)                     /*!< TOUT1RUNNING (Bit 6)                                  */
#define PROTIMER_STATUS_TOUT1RUNNING_Msk  (0x40UL)                  /*!< TOUT1RUNNING (Bitfield-Mask: 0x01)                    */
#define PROTIMER_STATUS_TOUT1SYNC_Pos     (7UL)                     /*!< TOUT1SYNC (Bit 7)                                     */
#define PROTIMER_STATUS_TOUT1SYNC_Msk     (0x80UL)                  /*!< TOUT1SYNC (Bitfield-Mask: 0x01)                       */
#define PROTIMER_STATUS_ICV0_Pos          (8UL)                     /*!< ICV0 (Bit 8)                                          */
#define PROTIMER_STATUS_ICV0_Msk          (0x100UL)                 /*!< ICV0 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_STATUS_ICV1_Pos          (9UL)                     /*!< ICV1 (Bit 9)                                          */
#define PROTIMER_STATUS_ICV1_Msk          (0x200UL)                 /*!< ICV1 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_STATUS_ICV2_Pos          (10UL)                    /*!< ICV2 (Bit 10)                                         */
#define PROTIMER_STATUS_ICV2_Msk          (0x400UL)                 /*!< ICV2 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_STATUS_ICV3_Pos          (11UL)                    /*!< ICV3 (Bit 11)                                         */
#define PROTIMER_STATUS_ICV3_Msk          (0x800UL)                 /*!< ICV3 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_STATUS_ICV4_Pos          (12UL)                    /*!< ICV4 (Bit 12)                                         */
#define PROTIMER_STATUS_ICV4_Msk          (0x1000UL)                /*!< ICV4 (Bitfield-Mask: 0x01)                            */
/* ========================================================  PRECNT  ========================================================= */
#define PROTIMER_PRECNT_PRECNT_Pos        (0UL)                     /*!< PRECNT (Bit 0)                                        */
#define PROTIMER_PRECNT_PRECNT_Msk        (0xffffUL)                /*!< PRECNT (Bitfield-Mask: 0xffff)                        */
/* ========================================================  BASECNT  ======================================================== */
#define PROTIMER_BASECNT_BASECNT_Pos      (0UL)                     /*!< BASECNT (Bit 0)                                       */
#define PROTIMER_BASECNT_BASECNT_Msk      (0xffffUL)                /*!< BASECNT (Bitfield-Mask: 0xffff)                       */
/* ========================================================  WRAPCNT  ======================================================== */
#define PROTIMER_WRAPCNT_WRAPCNT_Pos      (0UL)                     /*!< WRAPCNT (Bit 0)                                       */
#define PROTIMER_WRAPCNT_WRAPCNT_Msk      (0xffffffffUL)            /*!< WRAPCNT (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  BASEPRE  ======================================================== */
#define PROTIMER_BASEPRE_PRECNTV_Pos      (0UL)                     /*!< PRECNTV (Bit 0)                                       */
#define PROTIMER_BASEPRE_PRECNTV_Msk      (0xffffUL)                /*!< PRECNTV (Bitfield-Mask: 0xffff)                       */
#define PROTIMER_BASEPRE_BASECNTV_Pos     (16UL)                    /*!< BASECNTV (Bit 16)                                     */
#define PROTIMER_BASEPRE_BASECNTV_Msk     (0xffff0000UL)            /*!< BASECNTV (Bitfield-Mask: 0xffff)                      */
/* =======================================================  LWRAPCNT  ======================================================== */
#define PROTIMER_LWRAPCNT_LWRAPCNT_Pos    (0UL)                     /*!< LWRAPCNT (Bit 0)                                      */
#define PROTIMER_LWRAPCNT_LWRAPCNT_Msk    (0xffffffffUL)            /*!< LWRAPCNT (Bitfield-Mask: 0xffffffff)                  */
/* =====================================================  PRECNTTOPADJ  ====================================================== */
#define PROTIMER_PRECNTTOPADJ_PRECNTTOPADJ_Pos (0UL)                /*!< PRECNTTOPADJ (Bit 0)                                  */
#define PROTIMER_PRECNTTOPADJ_PRECNTTOPADJ_Msk (0xffffUL)           /*!< PRECNTTOPADJ (Bitfield-Mask: 0xffff)                  */
/* =======================================================  PRECNTTOP  ======================================================= */
#define PROTIMER_PRECNTTOP_PRECNTTOPFRAC_Pos (0UL)                  /*!< PRECNTTOPFRAC (Bit 0)                                 */
#define PROTIMER_PRECNTTOP_PRECNTTOPFRAC_Msk (0xffUL)               /*!< PRECNTTOPFRAC (Bitfield-Mask: 0xff)                   */
#define PROTIMER_PRECNTTOP_PRECNTTOP_Pos  (8UL)                     /*!< PRECNTTOP (Bit 8)                                     */
#define PROTIMER_PRECNTTOP_PRECNTTOP_Msk  (0xffff00UL)              /*!< PRECNTTOP (Bitfield-Mask: 0xffff)                     */
/* ======================================================  BASECNTTOP  ======================================================= */
#define PROTIMER_BASECNTTOP_BASECNTTOP_Pos (0UL)                    /*!< BASECNTTOP (Bit 0)                                    */
#define PROTIMER_BASECNTTOP_BASECNTTOP_Msk (0xffffUL)               /*!< BASECNTTOP (Bitfield-Mask: 0xffff)                    */
/* ======================================================  WRAPCNTTOP  ======================================================= */
#define PROTIMER_WRAPCNTTOP_WRAPCNTTOP_Pos (0UL)                    /*!< WRAPCNTTOP (Bit 0)                                    */
#define PROTIMER_WRAPCNTTOP_WRAPCNTTOP_Msk (0xffffffffUL)           /*!< WRAPCNTTOP (Bitfield-Mask: 0xffffffff)                */
/* =======================================================  TOUT0CNT  ======================================================== */
#define PROTIMER_TOUT0CNT_TOUT0PCNT_Pos   (0UL)                     /*!< TOUT0PCNT (Bit 0)                                     */
#define PROTIMER_TOUT0CNT_TOUT0PCNT_Msk   (0xffffUL)                /*!< TOUT0PCNT (Bitfield-Mask: 0xffff)                     */
#define PROTIMER_TOUT0CNT_TOUT0CNT_Pos    (16UL)                    /*!< TOUT0CNT (Bit 16)                                     */
#define PROTIMER_TOUT0CNT_TOUT0CNT_Msk    (0xffff0000UL)            /*!< TOUT0CNT (Bitfield-Mask: 0xffff)                      */
/* ======================================================  TOUT0CNTTOP  ====================================================== */
#define PROTIMER_TOUT0CNTTOP_TOUT0PCNTTOP_Pos (0UL)                 /*!< TOUT0PCNTTOP (Bit 0)                                  */
#define PROTIMER_TOUT0CNTTOP_TOUT0PCNTTOP_Msk (0xffffUL)            /*!< TOUT0PCNTTOP (Bitfield-Mask: 0xffff)                  */
#define PROTIMER_TOUT0CNTTOP_TOUT0CNTTOP_Pos (16UL)                 /*!< TOUT0CNTTOP (Bit 16)                                  */
#define PROTIMER_TOUT0CNTTOP_TOUT0CNTTOP_Msk (0xffff0000UL)         /*!< TOUT0CNTTOP (Bitfield-Mask: 0xffff)                   */
/* =======================================================  TOUT0COMP  ======================================================= */
#define PROTIMER_TOUT0COMP_TOUT0PCNTCOMP_Pos (0UL)                  /*!< TOUT0PCNTCOMP (Bit 0)                                 */
#define PROTIMER_TOUT0COMP_TOUT0PCNTCOMP_Msk (0xffffUL)             /*!< TOUT0PCNTCOMP (Bitfield-Mask: 0xffff)                 */
#define PROTIMER_TOUT0COMP_TOUT0CNTCOMP_Pos (16UL)                  /*!< TOUT0CNTCOMP (Bit 16)                                 */
#define PROTIMER_TOUT0COMP_TOUT0CNTCOMP_Msk (0xffff0000UL)          /*!< TOUT0CNTCOMP (Bitfield-Mask: 0xffff)                  */
/* =======================================================  TOUT1CNT  ======================================================== */
#define PROTIMER_TOUT1CNT_TOUT1PCNT_Pos   (0UL)                     /*!< TOUT1PCNT (Bit 0)                                     */
#define PROTIMER_TOUT1CNT_TOUT1PCNT_Msk   (0xffffUL)                /*!< TOUT1PCNT (Bitfield-Mask: 0xffff)                     */
#define PROTIMER_TOUT1CNT_TOUT1CNT_Pos    (16UL)                    /*!< TOUT1CNT (Bit 16)                                     */
#define PROTIMER_TOUT1CNT_TOUT1CNT_Msk    (0xffff0000UL)            /*!< TOUT1CNT (Bitfield-Mask: 0xffff)                      */
/* ======================================================  TOUT1CNTTOP  ====================================================== */
#define PROTIMER_TOUT1CNTTOP_TOUT1PCNTTOP_Pos (0UL)                 /*!< TOUT1PCNTTOP (Bit 0)                                  */
#define PROTIMER_TOUT1CNTTOP_TOUT1PCNTTOP_Msk (0xffffUL)            /*!< TOUT1PCNTTOP (Bitfield-Mask: 0xffff)                  */
#define PROTIMER_TOUT1CNTTOP_TOUT1CNTTOP_Pos (16UL)                 /*!< TOUT1CNTTOP (Bit 16)                                  */
#define PROTIMER_TOUT1CNTTOP_TOUT1CNTTOP_Msk (0xffff0000UL)         /*!< TOUT1CNTTOP (Bitfield-Mask: 0xffff)                   */
/* =======================================================  TOUT1COMP  ======================================================= */
#define PROTIMER_TOUT1COMP_TOUT1PCNTCOMP_Pos (0UL)                  /*!< TOUT1PCNTCOMP (Bit 0)                                 */
#define PROTIMER_TOUT1COMP_TOUT1PCNTCOMP_Msk (0xffffUL)             /*!< TOUT1PCNTCOMP (Bitfield-Mask: 0xffff)                 */
#define PROTIMER_TOUT1COMP_TOUT1CNTCOMP_Pos (16UL)                  /*!< TOUT1CNTCOMP (Bit 16)                                 */
#define PROTIMER_TOUT1COMP_TOUT1CNTCOMP_Msk (0xffff0000UL)          /*!< TOUT1CNTCOMP (Bitfield-Mask: 0xffff)                  */
/* ========================================================  LBTCTRL  ======================================================== */
#define PROTIMER_LBTCTRL_STARTEXP_Pos     (0UL)                     /*!< STARTEXP (Bit 0)                                      */
#define PROTIMER_LBTCTRL_STARTEXP_Msk     (0xfUL)                   /*!< STARTEXP (Bitfield-Mask: 0x0f)                        */
#define PROTIMER_LBTCTRL_MAXEXP_Pos       (4UL)                     /*!< MAXEXP (Bit 4)                                        */
#define PROTIMER_LBTCTRL_MAXEXP_Msk       (0xf0UL)                  /*!< MAXEXP (Bitfield-Mask: 0x0f)                          */
#define PROTIMER_LBTCTRL_CCADELAY_Pos     (8UL)                     /*!< CCADELAY (Bit 8)                                      */
#define PROTIMER_LBTCTRL_CCADELAY_Msk     (0x1f00UL)                /*!< CCADELAY (Bitfield-Mask: 0x1f)                        */
#define PROTIMER_LBTCTRL_CCAREPEAT_Pos    (16UL)                    /*!< CCAREPEAT (Bit 16)                                    */
#define PROTIMER_LBTCTRL_CCAREPEAT_Msk    (0xf0000UL)               /*!< CCAREPEAT (Bitfield-Mask: 0x0f)                       */
#define PROTIMER_LBTCTRL_FIXEDBACKOFF_Pos (20UL)                    /*!< FIXEDBACKOFF (Bit 20)                                 */
#define PROTIMER_LBTCTRL_FIXEDBACKOFF_Msk (0x100000UL)              /*!< FIXEDBACKOFF (Bitfield-Mask: 0x01)                    */
#define PROTIMER_LBTCTRL_RETRYLIMIT_Pos   (24UL)                    /*!< RETRYLIMIT (Bit 24)                                   */
#define PROTIMER_LBTCTRL_RETRYLIMIT_Msk   (0xf000000UL)             /*!< RETRYLIMIT (Bitfield-Mask: 0x0f)                      */
/* ======================================================  LBTPRSCTRL  ======================================================= */
#define PROTIMER_LBTPRSCTRL_LBTSTARTPRSEN_Pos (8UL)                 /*!< LBTSTARTPRSEN (Bit 8)                                 */
#define PROTIMER_LBTPRSCTRL_LBTSTARTPRSEN_Msk (0x100UL)             /*!< LBTSTARTPRSEN (Bitfield-Mask: 0x01)                   */
#define PROTIMER_LBTPRSCTRL_LBTPAUSEPRSEN_Pos (16UL)                /*!< LBTPAUSEPRSEN (Bit 16)                                */
#define PROTIMER_LBTPRSCTRL_LBTPAUSEPRSEN_Msk (0x10000UL)           /*!< LBTPAUSEPRSEN (Bitfield-Mask: 0x01)                   */
#define PROTIMER_LBTPRSCTRL_LBTSTOPPRSEN_Pos (24UL)                 /*!< LBTSTOPPRSEN (Bit 24)                                 */
#define PROTIMER_LBTPRSCTRL_LBTSTOPPRSEN_Msk (0x1000000UL)          /*!< LBTSTOPPRSEN (Bitfield-Mask: 0x01)                    */
/* =======================================================  LBTSTATE  ======================================================== */
#define PROTIMER_LBTSTATE_TOUT0PCNT_Pos   (0UL)                     /*!< TOUT0PCNT (Bit 0)                                     */
#define PROTIMER_LBTSTATE_TOUT0PCNT_Msk   (0xffffUL)                /*!< TOUT0PCNT (Bitfield-Mask: 0xffff)                     */
#define PROTIMER_LBTSTATE_TOUT0CNT_Pos    (16UL)                    /*!< TOUT0CNT (Bit 16)                                     */
#define PROTIMER_LBTSTATE_TOUT0CNT_Msk    (0xffff0000UL)            /*!< TOUT0CNT (Bitfield-Mask: 0xffff)                      */
/* ========================================================  RANDOM  ========================================================= */
#define PROTIMER_RANDOM_RANDOM_Pos        (0UL)                     /*!< RANDOM (Bit 0)                                        */
#define PROTIMER_RANDOM_RANDOM_Msk        (0xffffUL)                /*!< RANDOM (Bitfield-Mask: 0xffff)                        */
/* ==========================================================  IF  =========================================================== */
#define PROTIMER_IF_PRECNTOF_Pos          (0UL)                     /*!< PRECNTOF (Bit 0)                                      */
#define PROTIMER_IF_PRECNTOF_Msk          (0x1UL)                   /*!< PRECNTOF (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IF_BASECNTOF_Pos         (1UL)                     /*!< BASECNTOF (Bit 1)                                     */
#define PROTIMER_IF_BASECNTOF_Msk         (0x2UL)                   /*!< BASECNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IF_WRAPCNTOF_Pos         (2UL)                     /*!< WRAPCNTOF (Bit 2)                                     */
#define PROTIMER_IF_WRAPCNTOF_Msk         (0x4UL)                   /*!< WRAPCNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IF_TOUT0_Pos             (4UL)                     /*!< TOUT0 (Bit 4)                                         */
#define PROTIMER_IF_TOUT0_Msk             (0x10UL)                  /*!< TOUT0 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IF_TOUT1_Pos             (5UL)                     /*!< TOUT1 (Bit 5)                                         */
#define PROTIMER_IF_TOUT1_Msk             (0x20UL)                  /*!< TOUT1 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IF_TOUT0MATCH_Pos        (6UL)                     /*!< TOUT0MATCH (Bit 6)                                    */
#define PROTIMER_IF_TOUT0MATCH_Msk        (0x40UL)                  /*!< TOUT0MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IF_TOUT1MATCH_Pos        (7UL)                     /*!< TOUT1MATCH (Bit 7)                                    */
#define PROTIMER_IF_TOUT1MATCH_Msk        (0x80UL)                  /*!< TOUT1MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IF_CC0_Pos               (8UL)                     /*!< CC0 (Bit 8)                                           */
#define PROTIMER_IF_CC0_Msk               (0x100UL)                 /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IF_CC1_Pos               (9UL)                     /*!< CC1 (Bit 9)                                           */
#define PROTIMER_IF_CC1_Msk               (0x200UL)                 /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IF_CC2_Pos               (10UL)                    /*!< CC2 (Bit 10)                                          */
#define PROTIMER_IF_CC2_Msk               (0x400UL)                 /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IF_CC3_Pos               (11UL)                    /*!< CC3 (Bit 11)                                          */
#define PROTIMER_IF_CC3_Msk               (0x800UL)                 /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IF_CC4_Pos               (12UL)                    /*!< CC4 (Bit 12)                                          */
#define PROTIMER_IF_CC4_Msk               (0x1000UL)                /*!< CC4 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IF_COF0_Pos              (16UL)                    /*!< COF0 (Bit 16)                                         */
#define PROTIMER_IF_COF0_Msk              (0x10000UL)               /*!< COF0 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IF_COF1_Pos              (17UL)                    /*!< COF1 (Bit 17)                                         */
#define PROTIMER_IF_COF1_Msk              (0x20000UL)               /*!< COF1 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IF_COF2_Pos              (18UL)                    /*!< COF2 (Bit 18)                                         */
#define PROTIMER_IF_COF2_Msk              (0x40000UL)               /*!< COF2 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IF_COF3_Pos              (19UL)                    /*!< COF3 (Bit 19)                                         */
#define PROTIMER_IF_COF3_Msk              (0x80000UL)               /*!< COF3 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IF_COF4_Pos              (20UL)                    /*!< COF4 (Bit 20)                                         */
#define PROTIMER_IF_COF4_Msk              (0x100000UL)              /*!< COF4 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IF_LBTSUCCESS_Pos        (24UL)                    /*!< LBTSUCCESS (Bit 24)                                   */
#define PROTIMER_IF_LBTSUCCESS_Msk        (0x1000000UL)             /*!< LBTSUCCESS (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IF_LBTFAILURE_Pos        (25UL)                    /*!< LBTFAILURE (Bit 25)                                   */
#define PROTIMER_IF_LBTFAILURE_Msk        (0x2000000UL)             /*!< LBTFAILURE (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IF_LBTPAUSED_Pos         (26UL)                    /*!< LBTPAUSED (Bit 26)                                    */
#define PROTIMER_IF_LBTPAUSED_Msk         (0x4000000UL)             /*!< LBTPAUSED (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IF_LBTRETRY_Pos          (27UL)                    /*!< LBTRETRY (Bit 27)                                     */
#define PROTIMER_IF_LBTRETRY_Msk          (0x8000000UL)             /*!< LBTRETRY (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IF_RTCCSYNCHED_Pos       (28UL)                    /*!< RTCCSYNCHED (Bit 28)                                  */
#define PROTIMER_IF_RTCCSYNCHED_Msk       (0x10000000UL)            /*!< RTCCSYNCHED (Bitfield-Mask: 0x01)                     */
#define PROTIMER_IF_TOUT0MATCHLBT_Pos     (29UL)                    /*!< TOUT0MATCHLBT (Bit 29)                                */
#define PROTIMER_IF_TOUT0MATCHLBT_Msk     (0x20000000UL)            /*!< TOUT0MATCHLBT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFS  ========================================================== */
#define PROTIMER_IFS_PRECNTOF_Pos         (0UL)                     /*!< PRECNTOF (Bit 0)                                      */
#define PROTIMER_IFS_PRECNTOF_Msk         (0x1UL)                   /*!< PRECNTOF (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IFS_BASECNTOF_Pos        (1UL)                     /*!< BASECNTOF (Bit 1)                                     */
#define PROTIMER_IFS_BASECNTOF_Msk        (0x2UL)                   /*!< BASECNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IFS_WRAPCNTOF_Pos        (2UL)                     /*!< WRAPCNTOF (Bit 2)                                     */
#define PROTIMER_IFS_WRAPCNTOF_Msk        (0x4UL)                   /*!< WRAPCNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IFS_TOUT0_Pos            (4UL)                     /*!< TOUT0 (Bit 4)                                         */
#define PROTIMER_IFS_TOUT0_Msk            (0x10UL)                  /*!< TOUT0 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IFS_TOUT1_Pos            (5UL)                     /*!< TOUT1 (Bit 5)                                         */
#define PROTIMER_IFS_TOUT1_Msk            (0x20UL)                  /*!< TOUT1 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IFS_TOUT0MATCH_Pos       (6UL)                     /*!< TOUT0MATCH (Bit 6)                                    */
#define PROTIMER_IFS_TOUT0MATCH_Msk       (0x40UL)                  /*!< TOUT0MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFS_TOUT1MATCH_Pos       (7UL)                     /*!< TOUT1MATCH (Bit 7)                                    */
#define PROTIMER_IFS_TOUT1MATCH_Msk       (0x80UL)                  /*!< TOUT1MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFS_CC0_Pos              (8UL)                     /*!< CC0 (Bit 8)                                           */
#define PROTIMER_IFS_CC0_Msk              (0x100UL)                 /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFS_CC1_Pos              (9UL)                     /*!< CC1 (Bit 9)                                           */
#define PROTIMER_IFS_CC1_Msk              (0x200UL)                 /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFS_CC2_Pos              (10UL)                    /*!< CC2 (Bit 10)                                          */
#define PROTIMER_IFS_CC2_Msk              (0x400UL)                 /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFS_CC3_Pos              (11UL)                    /*!< CC3 (Bit 11)                                          */
#define PROTIMER_IFS_CC3_Msk              (0x800UL)                 /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFS_CC4_Pos              (12UL)                    /*!< CC4 (Bit 12)                                          */
#define PROTIMER_IFS_CC4_Msk              (0x1000UL)                /*!< CC4 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFS_COF0_Pos             (16UL)                    /*!< COF0 (Bit 16)                                         */
#define PROTIMER_IFS_COF0_Msk             (0x10000UL)               /*!< COF0 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFS_COF1_Pos             (17UL)                    /*!< COF1 (Bit 17)                                         */
#define PROTIMER_IFS_COF1_Msk             (0x20000UL)               /*!< COF1 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFS_COF2_Pos             (18UL)                    /*!< COF2 (Bit 18)                                         */
#define PROTIMER_IFS_COF2_Msk             (0x40000UL)               /*!< COF2 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFS_COF3_Pos             (19UL)                    /*!< COF3 (Bit 19)                                         */
#define PROTIMER_IFS_COF3_Msk             (0x80000UL)               /*!< COF3 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFS_COF4_Pos             (20UL)                    /*!< COF4 (Bit 20)                                         */
#define PROTIMER_IFS_COF4_Msk             (0x100000UL)              /*!< COF4 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFS_LBTSUCCESS_Pos       (24UL)                    /*!< LBTSUCCESS (Bit 24)                                   */
#define PROTIMER_IFS_LBTSUCCESS_Msk       (0x1000000UL)             /*!< LBTSUCCESS (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFS_LBTFAILURE_Pos       (25UL)                    /*!< LBTFAILURE (Bit 25)                                   */
#define PROTIMER_IFS_LBTFAILURE_Msk       (0x2000000UL)             /*!< LBTFAILURE (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFS_LBTPAUSED_Pos        (26UL)                    /*!< LBTPAUSED (Bit 26)                                    */
#define PROTIMER_IFS_LBTPAUSED_Msk        (0x4000000UL)             /*!< LBTPAUSED (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IFS_LBTRETRY_Pos         (27UL)                    /*!< LBTRETRY (Bit 27)                                     */
#define PROTIMER_IFS_LBTRETRY_Msk         (0x8000000UL)             /*!< LBTRETRY (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IFS_RTCCSYNCHED_Pos      (28UL)                    /*!< RTCCSYNCHED (Bit 28)                                  */
#define PROTIMER_IFS_RTCCSYNCHED_Msk      (0x10000000UL)            /*!< RTCCSYNCHED (Bitfield-Mask: 0x01)                     */
#define PROTIMER_IFS_TOUT0MATCHLBT_Pos    (29UL)                    /*!< TOUT0MATCHLBT (Bit 29)                                */
#define PROTIMER_IFS_TOUT0MATCHLBT_Msk    (0x20000000UL)            /*!< TOUT0MATCHLBT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IFC  ========================================================== */
#define PROTIMER_IFC_PRECNTOF_Pos         (0UL)                     /*!< PRECNTOF (Bit 0)                                      */
#define PROTIMER_IFC_PRECNTOF_Msk         (0x1UL)                   /*!< PRECNTOF (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IFC_BASECNTOF_Pos        (1UL)                     /*!< BASECNTOF (Bit 1)                                     */
#define PROTIMER_IFC_BASECNTOF_Msk        (0x2UL)                   /*!< BASECNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IFC_WRAPCNTOF_Pos        (2UL)                     /*!< WRAPCNTOF (Bit 2)                                     */
#define PROTIMER_IFC_WRAPCNTOF_Msk        (0x4UL)                   /*!< WRAPCNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IFC_TOUT0_Pos            (4UL)                     /*!< TOUT0 (Bit 4)                                         */
#define PROTIMER_IFC_TOUT0_Msk            (0x10UL)                  /*!< TOUT0 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IFC_TOUT1_Pos            (5UL)                     /*!< TOUT1 (Bit 5)                                         */
#define PROTIMER_IFC_TOUT1_Msk            (0x20UL)                  /*!< TOUT1 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IFC_TOUT0MATCH_Pos       (6UL)                     /*!< TOUT0MATCH (Bit 6)                                    */
#define PROTIMER_IFC_TOUT0MATCH_Msk       (0x40UL)                  /*!< TOUT0MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFC_TOUT1MATCH_Pos       (7UL)                     /*!< TOUT1MATCH (Bit 7)                                    */
#define PROTIMER_IFC_TOUT1MATCH_Msk       (0x80UL)                  /*!< TOUT1MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFC_CC0_Pos              (8UL)                     /*!< CC0 (Bit 8)                                           */
#define PROTIMER_IFC_CC0_Msk              (0x100UL)                 /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFC_CC1_Pos              (9UL)                     /*!< CC1 (Bit 9)                                           */
#define PROTIMER_IFC_CC1_Msk              (0x200UL)                 /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFC_CC2_Pos              (10UL)                    /*!< CC2 (Bit 10)                                          */
#define PROTIMER_IFC_CC2_Msk              (0x400UL)                 /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFC_CC3_Pos              (11UL)                    /*!< CC3 (Bit 11)                                          */
#define PROTIMER_IFC_CC3_Msk              (0x800UL)                 /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFC_CC4_Pos              (12UL)                    /*!< CC4 (Bit 12)                                          */
#define PROTIMER_IFC_CC4_Msk              (0x1000UL)                /*!< CC4 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IFC_COF0_Pos             (16UL)                    /*!< COF0 (Bit 16)                                         */
#define PROTIMER_IFC_COF0_Msk             (0x10000UL)               /*!< COF0 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFC_COF1_Pos             (17UL)                    /*!< COF1 (Bit 17)                                         */
#define PROTIMER_IFC_COF1_Msk             (0x20000UL)               /*!< COF1 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFC_COF2_Pos             (18UL)                    /*!< COF2 (Bit 18)                                         */
#define PROTIMER_IFC_COF2_Msk             (0x40000UL)               /*!< COF2 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFC_COF3_Pos             (19UL)                    /*!< COF3 (Bit 19)                                         */
#define PROTIMER_IFC_COF3_Msk             (0x80000UL)               /*!< COF3 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFC_COF4_Pos             (20UL)                    /*!< COF4 (Bit 20)                                         */
#define PROTIMER_IFC_COF4_Msk             (0x100000UL)              /*!< COF4 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IFC_LBTSUCCESS_Pos       (24UL)                    /*!< LBTSUCCESS (Bit 24)                                   */
#define PROTIMER_IFC_LBTSUCCESS_Msk       (0x1000000UL)             /*!< LBTSUCCESS (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFC_LBTFAILURE_Pos       (25UL)                    /*!< LBTFAILURE (Bit 25)                                   */
#define PROTIMER_IFC_LBTFAILURE_Msk       (0x2000000UL)             /*!< LBTFAILURE (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IFC_LBTPAUSED_Pos        (26UL)                    /*!< LBTPAUSED (Bit 26)                                    */
#define PROTIMER_IFC_LBTPAUSED_Msk        (0x4000000UL)             /*!< LBTPAUSED (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IFC_LBTRETRY_Pos         (27UL)                    /*!< LBTRETRY (Bit 27)                                     */
#define PROTIMER_IFC_LBTRETRY_Msk         (0x8000000UL)             /*!< LBTRETRY (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IFC_RTCCSYNCHED_Pos      (28UL)                    /*!< RTCCSYNCHED (Bit 28)                                  */
#define PROTIMER_IFC_RTCCSYNCHED_Msk      (0x10000000UL)            /*!< RTCCSYNCHED (Bitfield-Mask: 0x01)                     */
#define PROTIMER_IFC_TOUT0MATCHLBT_Pos    (29UL)                    /*!< TOUT0MATCHLBT (Bit 29)                                */
#define PROTIMER_IFC_TOUT0MATCHLBT_Msk    (0x20000000UL)            /*!< TOUT0MATCHLBT (Bitfield-Mask: 0x01)                   */
/* ==========================================================  IEN  ========================================================== */
#define PROTIMER_IEN_PRECNTOF_Pos         (0UL)                     /*!< PRECNTOF (Bit 0)                                      */
#define PROTIMER_IEN_PRECNTOF_Msk         (0x1UL)                   /*!< PRECNTOF (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IEN_BASECNTOF_Pos        (1UL)                     /*!< BASECNTOF (Bit 1)                                     */
#define PROTIMER_IEN_BASECNTOF_Msk        (0x2UL)                   /*!< BASECNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IEN_WRAPCNTOF_Pos        (2UL)                     /*!< WRAPCNTOF (Bit 2)                                     */
#define PROTIMER_IEN_WRAPCNTOF_Msk        (0x4UL)                   /*!< WRAPCNTOF (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IEN_TOUT0_Pos            (4UL)                     /*!< TOUT0 (Bit 4)                                         */
#define PROTIMER_IEN_TOUT0_Msk            (0x10UL)                  /*!< TOUT0 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IEN_TOUT1_Pos            (5UL)                     /*!< TOUT1 (Bit 5)                                         */
#define PROTIMER_IEN_TOUT1_Msk            (0x20UL)                  /*!< TOUT1 (Bitfield-Mask: 0x01)                           */
#define PROTIMER_IEN_TOUT0MATCH_Pos       (6UL)                     /*!< TOUT0MATCH (Bit 6)                                    */
#define PROTIMER_IEN_TOUT0MATCH_Msk       (0x40UL)                  /*!< TOUT0MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IEN_TOUT1MATCH_Pos       (7UL)                     /*!< TOUT1MATCH (Bit 7)                                    */
#define PROTIMER_IEN_TOUT1MATCH_Msk       (0x80UL)                  /*!< TOUT1MATCH (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IEN_CC0_Pos              (8UL)                     /*!< CC0 (Bit 8)                                           */
#define PROTIMER_IEN_CC0_Msk              (0x100UL)                 /*!< CC0 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IEN_CC1_Pos              (9UL)                     /*!< CC1 (Bit 9)                                           */
#define PROTIMER_IEN_CC1_Msk              (0x200UL)                 /*!< CC1 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IEN_CC2_Pos              (10UL)                    /*!< CC2 (Bit 10)                                          */
#define PROTIMER_IEN_CC2_Msk              (0x400UL)                 /*!< CC2 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IEN_CC3_Pos              (11UL)                    /*!< CC3 (Bit 11)                                          */
#define PROTIMER_IEN_CC3_Msk              (0x800UL)                 /*!< CC3 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IEN_CC4_Pos              (12UL)                    /*!< CC4 (Bit 12)                                          */
#define PROTIMER_IEN_CC4_Msk              (0x1000UL)                /*!< CC4 (Bitfield-Mask: 0x01)                             */
#define PROTIMER_IEN_COF0_Pos             (16UL)                    /*!< COF0 (Bit 16)                                         */
#define PROTIMER_IEN_COF0_Msk             (0x10000UL)               /*!< COF0 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IEN_COF1_Pos             (17UL)                    /*!< COF1 (Bit 17)                                         */
#define PROTIMER_IEN_COF1_Msk             (0x20000UL)               /*!< COF1 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IEN_COF2_Pos             (18UL)                    /*!< COF2 (Bit 18)                                         */
#define PROTIMER_IEN_COF2_Msk             (0x40000UL)               /*!< COF2 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IEN_COF3_Pos             (19UL)                    /*!< COF3 (Bit 19)                                         */
#define PROTIMER_IEN_COF3_Msk             (0x80000UL)               /*!< COF3 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IEN_COF4_Pos             (20UL)                    /*!< COF4 (Bit 20)                                         */
#define PROTIMER_IEN_COF4_Msk             (0x100000UL)              /*!< COF4 (Bitfield-Mask: 0x01)                            */
#define PROTIMER_IEN_LBTSUCCESS_Pos       (24UL)                    /*!< LBTSUCCESS (Bit 24)                                   */
#define PROTIMER_IEN_LBTSUCCESS_Msk       (0x1000000UL)             /*!< LBTSUCCESS (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IEN_LBTFAILURE_Pos       (25UL)                    /*!< LBTFAILURE (Bit 25)                                   */
#define PROTIMER_IEN_LBTFAILURE_Msk       (0x2000000UL)             /*!< LBTFAILURE (Bitfield-Mask: 0x01)                      */
#define PROTIMER_IEN_LBTPAUSED_Pos        (26UL)                    /*!< LBTPAUSED (Bit 26)                                    */
#define PROTIMER_IEN_LBTPAUSED_Msk        (0x4000000UL)             /*!< LBTPAUSED (Bitfield-Mask: 0x01)                       */
#define PROTIMER_IEN_LBTRETRY_Pos         (27UL)                    /*!< LBTRETRY (Bit 27)                                     */
#define PROTIMER_IEN_LBTRETRY_Msk         (0x8000000UL)             /*!< LBTRETRY (Bitfield-Mask: 0x01)                        */
#define PROTIMER_IEN_RTCCSYNCHED_Pos      (28UL)                    /*!< RTCCSYNCHED (Bit 28)                                  */
#define PROTIMER_IEN_RTCCSYNCHED_Msk      (0x10000000UL)            /*!< RTCCSYNCHED (Bitfield-Mask: 0x01)                     */
#define PROTIMER_IEN_TOUT0MATCHLBT_Pos    (29UL)                    /*!< TOUT0MATCHLBT (Bit 29)                                */
#define PROTIMER_IEN_TOUT0MATCHLBT_Msk    (0x20000000UL)            /*!< TOUT0MATCHLBT (Bitfield-Mask: 0x01)                   */
/* ========================================================  RXCTRL  ========================================================= */
#define PROTIMER_RXCTRL_RXSETEVENT1_Pos   (0UL)                     /*!< RXSETEVENT1 (Bit 0)                                   */
#define PROTIMER_RXCTRL_RXSETEVENT1_Msk   (0x1fUL)                  /*!< RXSETEVENT1 (Bitfield-Mask: 0x1f)                     */
#define PROTIMER_RXCTRL_RXSETEVENT2_Pos   (8UL)                     /*!< RXSETEVENT2 (Bit 8)                                   */
#define PROTIMER_RXCTRL_RXSETEVENT2_Msk   (0x1f00UL)                /*!< RXSETEVENT2 (Bitfield-Mask: 0x1f)                     */
#define PROTIMER_RXCTRL_RXCLREVENT1_Pos   (16UL)                    /*!< RXCLREVENT1 (Bit 16)                                  */
#define PROTIMER_RXCTRL_RXCLREVENT1_Msk   (0x1f0000UL)              /*!< RXCLREVENT1 (Bitfield-Mask: 0x1f)                     */
#define PROTIMER_RXCTRL_RXCLREVENT2_Pos   (24UL)                    /*!< RXCLREVENT2 (Bit 24)                                  */
#define PROTIMER_RXCTRL_RXCLREVENT2_Msk   (0x1f000000UL)            /*!< RXCLREVENT2 (Bitfield-Mask: 0x1f)                     */
/* ========================================================  TXCTRL  ========================================================= */
#define PROTIMER_TXCTRL_TXSETEVENT1_Pos   (0UL)                     /*!< TXSETEVENT1 (Bit 0)                                   */
#define PROTIMER_TXCTRL_TXSETEVENT1_Msk   (0x1fUL)                  /*!< TXSETEVENT1 (Bitfield-Mask: 0x1f)                     */
#define PROTIMER_TXCTRL_TXSETEVENT2_Pos   (8UL)                     /*!< TXSETEVENT2 (Bit 8)                                   */
#define PROTIMER_TXCTRL_TXSETEVENT2_Msk   (0x1f00UL)                /*!< TXSETEVENT2 (Bitfield-Mask: 0x1f)                     */
/* =======================================================  CC0_CTRL  ======================================================== */
#define PROTIMER_CC0_CTRL_ENABLE_Pos      (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define PROTIMER_CC0_CTRL_ENABLE_Msk      (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC0_CTRL_CCMODE_Pos      (1UL)                     /*!< CCMODE (Bit 1)                                        */
#define PROTIMER_CC0_CTRL_CCMODE_Msk      (0x2UL)                   /*!< CCMODE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC0_CTRL_PREMATCHEN_Pos  (2UL)                     /*!< PREMATCHEN (Bit 2)                                    */
#define PROTIMER_CC0_CTRL_PREMATCHEN_Msk  (0x4UL)                   /*!< PREMATCHEN (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CC0_CTRL_BASEMATCHEN_Pos (3UL)                     /*!< BASEMATCHEN (Bit 3)                                   */
#define PROTIMER_CC0_CTRL_BASEMATCHEN_Msk (0x8UL)                   /*!< BASEMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC0_CTRL_WRAPMATCHEN_Pos (4UL)                     /*!< WRAPMATCHEN (Bit 4)                                   */
#define PROTIMER_CC0_CTRL_WRAPMATCHEN_Msk (0x10UL)                  /*!< WRAPMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC0_CTRL_OIST_Pos        (5UL)                     /*!< OIST (Bit 5)                                          */
#define PROTIMER_CC0_CTRL_OIST_Msk        (0x20UL)                  /*!< OIST (Bitfield-Mask: 0x01)                            */
#define PROTIMER_CC0_CTRL_OUTINV_Pos      (6UL)                     /*!< OUTINV (Bit 6)                                        */
#define PROTIMER_CC0_CTRL_OUTINV_Msk      (0x40UL)                  /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC0_CTRL_MOA_Pos         (8UL)                     /*!< MOA (Bit 8)                                           */
#define PROTIMER_CC0_CTRL_MOA_Msk         (0x300UL)                 /*!< MOA (Bitfield-Mask: 0x03)                             */
#define PROTIMER_CC0_CTRL_OFOA_Pos        (10UL)                    /*!< OFOA (Bit 10)                                         */
#define PROTIMER_CC0_CTRL_OFOA_Msk        (0xc00UL)                 /*!< OFOA (Bitfield-Mask: 0x03)                            */
#define PROTIMER_CC0_CTRL_OFSEL_Pos       (12UL)                    /*!< OFSEL (Bit 12)                                        */
#define PROTIMER_CC0_CTRL_OFSEL_Msk       (0x3000UL)                /*!< OFSEL (Bitfield-Mask: 0x03)                           */
#define PROTIMER_CC0_CTRL_PRSCONF_Pos     (14UL)                    /*!< PRSCONF (Bit 14)                                      */
#define PROTIMER_CC0_CTRL_PRSCONF_Msk     (0x4000UL)                /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define PROTIMER_CC0_CTRL_INSEL_Pos       (21UL)                    /*!< INSEL (Bit 21)                                        */
#define PROTIMER_CC0_CTRL_INSEL_Msk       (0x1e00000UL)             /*!< INSEL (Bitfield-Mask: 0x0f)                           */
#define PROTIMER_CC0_CTRL_ICEDGE_Pos      (25UL)                    /*!< ICEDGE (Bit 25)                                       */
#define PROTIMER_CC0_CTRL_ICEDGE_Msk      (0x6000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
/* ========================================================  CC0_PRE  ======================================================== */
#define PROTIMER_CC0_PRE_PRE_Pos          (0UL)                     /*!< PRE (Bit 0)                                           */
#define PROTIMER_CC0_PRE_PRE_Msk          (0xffffUL)                /*!< PRE (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC0_BASE  ======================================================== */
#define PROTIMER_CC0_BASE_BASE_Pos        (0UL)                     /*!< BASE (Bit 0)                                          */
#define PROTIMER_CC0_BASE_BASE_Msk        (0xffffUL)                /*!< BASE (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC0_WRAP  ======================================================== */
#define PROTIMER_CC0_WRAP_WRAP_Pos        (0UL)                     /*!< WRAP (Bit 0)                                          */
#define PROTIMER_CC0_WRAP_WRAP_Msk        (0xffffffffUL)            /*!< WRAP (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  CC1_CTRL  ======================================================== */
#define PROTIMER_CC1_CTRL_ENABLE_Pos      (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define PROTIMER_CC1_CTRL_ENABLE_Msk      (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC1_CTRL_CCMODE_Pos      (1UL)                     /*!< CCMODE (Bit 1)                                        */
#define PROTIMER_CC1_CTRL_CCMODE_Msk      (0x2UL)                   /*!< CCMODE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC1_CTRL_PREMATCHEN_Pos  (2UL)                     /*!< PREMATCHEN (Bit 2)                                    */
#define PROTIMER_CC1_CTRL_PREMATCHEN_Msk  (0x4UL)                   /*!< PREMATCHEN (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CC1_CTRL_BASEMATCHEN_Pos (3UL)                     /*!< BASEMATCHEN (Bit 3)                                   */
#define PROTIMER_CC1_CTRL_BASEMATCHEN_Msk (0x8UL)                   /*!< BASEMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC1_CTRL_WRAPMATCHEN_Pos (4UL)                     /*!< WRAPMATCHEN (Bit 4)                                   */
#define PROTIMER_CC1_CTRL_WRAPMATCHEN_Msk (0x10UL)                  /*!< WRAPMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC1_CTRL_OIST_Pos        (5UL)                     /*!< OIST (Bit 5)                                          */
#define PROTIMER_CC1_CTRL_OIST_Msk        (0x20UL)                  /*!< OIST (Bitfield-Mask: 0x01)                            */
#define PROTIMER_CC1_CTRL_OUTINV_Pos      (6UL)                     /*!< OUTINV (Bit 6)                                        */
#define PROTIMER_CC1_CTRL_OUTINV_Msk      (0x40UL)                  /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC1_CTRL_MOA_Pos         (8UL)                     /*!< MOA (Bit 8)                                           */
#define PROTIMER_CC1_CTRL_MOA_Msk         (0x300UL)                 /*!< MOA (Bitfield-Mask: 0x03)                             */
#define PROTIMER_CC1_CTRL_OFOA_Pos        (10UL)                    /*!< OFOA (Bit 10)                                         */
#define PROTIMER_CC1_CTRL_OFOA_Msk        (0xc00UL)                 /*!< OFOA (Bitfield-Mask: 0x03)                            */
#define PROTIMER_CC1_CTRL_OFSEL_Pos       (12UL)                    /*!< OFSEL (Bit 12)                                        */
#define PROTIMER_CC1_CTRL_OFSEL_Msk       (0x3000UL)                /*!< OFSEL (Bitfield-Mask: 0x03)                           */
#define PROTIMER_CC1_CTRL_PRSCONF_Pos     (14UL)                    /*!< PRSCONF (Bit 14)                                      */
#define PROTIMER_CC1_CTRL_PRSCONF_Msk     (0x4000UL)                /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define PROTIMER_CC1_CTRL_INSEL_Pos       (21UL)                    /*!< INSEL (Bit 21)                                        */
#define PROTIMER_CC1_CTRL_INSEL_Msk       (0x1e00000UL)             /*!< INSEL (Bitfield-Mask: 0x0f)                           */
#define PROTIMER_CC1_CTRL_ICEDGE_Pos      (25UL)                    /*!< ICEDGE (Bit 25)                                       */
#define PROTIMER_CC1_CTRL_ICEDGE_Msk      (0x6000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
/* ========================================================  CC1_PRE  ======================================================== */
#define PROTIMER_CC1_PRE_PRE_Pos          (0UL)                     /*!< PRE (Bit 0)                                           */
#define PROTIMER_CC1_PRE_PRE_Msk          (0xffffUL)                /*!< PRE (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC1_BASE  ======================================================== */
#define PROTIMER_CC1_BASE_BASE_Pos        (0UL)                     /*!< BASE (Bit 0)                                          */
#define PROTIMER_CC1_BASE_BASE_Msk        (0xffffUL)                /*!< BASE (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC1_WRAP  ======================================================== */
#define PROTIMER_CC1_WRAP_WRAP_Pos        (0UL)                     /*!< WRAP (Bit 0)                                          */
#define PROTIMER_CC1_WRAP_WRAP_Msk        (0xffffffffUL)            /*!< WRAP (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  CC2_CTRL  ======================================================== */
#define PROTIMER_CC2_CTRL_ENABLE_Pos      (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define PROTIMER_CC2_CTRL_ENABLE_Msk      (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC2_CTRL_CCMODE_Pos      (1UL)                     /*!< CCMODE (Bit 1)                                        */
#define PROTIMER_CC2_CTRL_CCMODE_Msk      (0x2UL)                   /*!< CCMODE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC2_CTRL_PREMATCHEN_Pos  (2UL)                     /*!< PREMATCHEN (Bit 2)                                    */
#define PROTIMER_CC2_CTRL_PREMATCHEN_Msk  (0x4UL)                   /*!< PREMATCHEN (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CC2_CTRL_BASEMATCHEN_Pos (3UL)                     /*!< BASEMATCHEN (Bit 3)                                   */
#define PROTIMER_CC2_CTRL_BASEMATCHEN_Msk (0x8UL)                   /*!< BASEMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC2_CTRL_WRAPMATCHEN_Pos (4UL)                     /*!< WRAPMATCHEN (Bit 4)                                   */
#define PROTIMER_CC2_CTRL_WRAPMATCHEN_Msk (0x10UL)                  /*!< WRAPMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC2_CTRL_OIST_Pos        (5UL)                     /*!< OIST (Bit 5)                                          */
#define PROTIMER_CC2_CTRL_OIST_Msk        (0x20UL)                  /*!< OIST (Bitfield-Mask: 0x01)                            */
#define PROTIMER_CC2_CTRL_OUTINV_Pos      (6UL)                     /*!< OUTINV (Bit 6)                                        */
#define PROTIMER_CC2_CTRL_OUTINV_Msk      (0x40UL)                  /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC2_CTRL_MOA_Pos         (8UL)                     /*!< MOA (Bit 8)                                           */
#define PROTIMER_CC2_CTRL_MOA_Msk         (0x300UL)                 /*!< MOA (Bitfield-Mask: 0x03)                             */
#define PROTIMER_CC2_CTRL_OFOA_Pos        (10UL)                    /*!< OFOA (Bit 10)                                         */
#define PROTIMER_CC2_CTRL_OFOA_Msk        (0xc00UL)                 /*!< OFOA (Bitfield-Mask: 0x03)                            */
#define PROTIMER_CC2_CTRL_OFSEL_Pos       (12UL)                    /*!< OFSEL (Bit 12)                                        */
#define PROTIMER_CC2_CTRL_OFSEL_Msk       (0x3000UL)                /*!< OFSEL (Bitfield-Mask: 0x03)                           */
#define PROTIMER_CC2_CTRL_PRSCONF_Pos     (14UL)                    /*!< PRSCONF (Bit 14)                                      */
#define PROTIMER_CC2_CTRL_PRSCONF_Msk     (0x4000UL)                /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define PROTIMER_CC2_CTRL_INSEL_Pos       (21UL)                    /*!< INSEL (Bit 21)                                        */
#define PROTIMER_CC2_CTRL_INSEL_Msk       (0x1e00000UL)             /*!< INSEL (Bitfield-Mask: 0x0f)                           */
#define PROTIMER_CC2_CTRL_ICEDGE_Pos      (25UL)                    /*!< ICEDGE (Bit 25)                                       */
#define PROTIMER_CC2_CTRL_ICEDGE_Msk      (0x6000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
/* ========================================================  CC2_PRE  ======================================================== */
#define PROTIMER_CC2_PRE_PRE_Pos          (0UL)                     /*!< PRE (Bit 0)                                           */
#define PROTIMER_CC2_PRE_PRE_Msk          (0xffffUL)                /*!< PRE (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC2_BASE  ======================================================== */
#define PROTIMER_CC2_BASE_BASE_Pos        (0UL)                     /*!< BASE (Bit 0)                                          */
#define PROTIMER_CC2_BASE_BASE_Msk        (0xffffUL)                /*!< BASE (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC2_WRAP  ======================================================== */
#define PROTIMER_CC2_WRAP_WRAP_Pos        (0UL)                     /*!< WRAP (Bit 0)                                          */
#define PROTIMER_CC2_WRAP_WRAP_Msk        (0xffffffffUL)            /*!< WRAP (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  CC3_CTRL  ======================================================== */
#define PROTIMER_CC3_CTRL_ENABLE_Pos      (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define PROTIMER_CC3_CTRL_ENABLE_Msk      (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC3_CTRL_CCMODE_Pos      (1UL)                     /*!< CCMODE (Bit 1)                                        */
#define PROTIMER_CC3_CTRL_CCMODE_Msk      (0x2UL)                   /*!< CCMODE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC3_CTRL_PREMATCHEN_Pos  (2UL)                     /*!< PREMATCHEN (Bit 2)                                    */
#define PROTIMER_CC3_CTRL_PREMATCHEN_Msk  (0x4UL)                   /*!< PREMATCHEN (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CC3_CTRL_BASEMATCHEN_Pos (3UL)                     /*!< BASEMATCHEN (Bit 3)                                   */
#define PROTIMER_CC3_CTRL_BASEMATCHEN_Msk (0x8UL)                   /*!< BASEMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC3_CTRL_WRAPMATCHEN_Pos (4UL)                     /*!< WRAPMATCHEN (Bit 4)                                   */
#define PROTIMER_CC3_CTRL_WRAPMATCHEN_Msk (0x10UL)                  /*!< WRAPMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC3_CTRL_OIST_Pos        (5UL)                     /*!< OIST (Bit 5)                                          */
#define PROTIMER_CC3_CTRL_OIST_Msk        (0x20UL)                  /*!< OIST (Bitfield-Mask: 0x01)                            */
#define PROTIMER_CC3_CTRL_OUTINV_Pos      (6UL)                     /*!< OUTINV (Bit 6)                                        */
#define PROTIMER_CC3_CTRL_OUTINV_Msk      (0x40UL)                  /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC3_CTRL_MOA_Pos         (8UL)                     /*!< MOA (Bit 8)                                           */
#define PROTIMER_CC3_CTRL_MOA_Msk         (0x300UL)                 /*!< MOA (Bitfield-Mask: 0x03)                             */
#define PROTIMER_CC3_CTRL_OFOA_Pos        (10UL)                    /*!< OFOA (Bit 10)                                         */
#define PROTIMER_CC3_CTRL_OFOA_Msk        (0xc00UL)                 /*!< OFOA (Bitfield-Mask: 0x03)                            */
#define PROTIMER_CC3_CTRL_OFSEL_Pos       (12UL)                    /*!< OFSEL (Bit 12)                                        */
#define PROTIMER_CC3_CTRL_OFSEL_Msk       (0x3000UL)                /*!< OFSEL (Bitfield-Mask: 0x03)                           */
#define PROTIMER_CC3_CTRL_PRSCONF_Pos     (14UL)                    /*!< PRSCONF (Bit 14)                                      */
#define PROTIMER_CC3_CTRL_PRSCONF_Msk     (0x4000UL)                /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define PROTIMER_CC3_CTRL_INSEL_Pos       (21UL)                    /*!< INSEL (Bit 21)                                        */
#define PROTIMER_CC3_CTRL_INSEL_Msk       (0x1e00000UL)             /*!< INSEL (Bitfield-Mask: 0x0f)                           */
#define PROTIMER_CC3_CTRL_ICEDGE_Pos      (25UL)                    /*!< ICEDGE (Bit 25)                                       */
#define PROTIMER_CC3_CTRL_ICEDGE_Msk      (0x6000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
/* ========================================================  CC3_PRE  ======================================================== */
#define PROTIMER_CC3_PRE_PRE_Pos          (0UL)                     /*!< PRE (Bit 0)                                           */
#define PROTIMER_CC3_PRE_PRE_Msk          (0xffffUL)                /*!< PRE (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC3_BASE  ======================================================== */
#define PROTIMER_CC3_BASE_BASE_Pos        (0UL)                     /*!< BASE (Bit 0)                                          */
#define PROTIMER_CC3_BASE_BASE_Msk        (0xffffUL)                /*!< BASE (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC3_WRAP  ======================================================== */
#define PROTIMER_CC3_WRAP_WRAP_Pos        (0UL)                     /*!< WRAP (Bit 0)                                          */
#define PROTIMER_CC3_WRAP_WRAP_Msk        (0xffffffffUL)            /*!< WRAP (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  CC4_CTRL  ======================================================== */
#define PROTIMER_CC4_CTRL_ENABLE_Pos      (0UL)                     /*!< ENABLE (Bit 0)                                        */
#define PROTIMER_CC4_CTRL_ENABLE_Msk      (0x1UL)                   /*!< ENABLE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC4_CTRL_CCMODE_Pos      (1UL)                     /*!< CCMODE (Bit 1)                                        */
#define PROTIMER_CC4_CTRL_CCMODE_Msk      (0x2UL)                   /*!< CCMODE (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC4_CTRL_PREMATCHEN_Pos  (2UL)                     /*!< PREMATCHEN (Bit 2)                                    */
#define PROTIMER_CC4_CTRL_PREMATCHEN_Msk  (0x4UL)                   /*!< PREMATCHEN (Bitfield-Mask: 0x01)                      */
#define PROTIMER_CC4_CTRL_BASEMATCHEN_Pos (3UL)                     /*!< BASEMATCHEN (Bit 3)                                   */
#define PROTIMER_CC4_CTRL_BASEMATCHEN_Msk (0x8UL)                   /*!< BASEMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC4_CTRL_WRAPMATCHEN_Pos (4UL)                     /*!< WRAPMATCHEN (Bit 4)                                   */
#define PROTIMER_CC4_CTRL_WRAPMATCHEN_Msk (0x10UL)                  /*!< WRAPMATCHEN (Bitfield-Mask: 0x01)                     */
#define PROTIMER_CC4_CTRL_OIST_Pos        (5UL)                     /*!< OIST (Bit 5)                                          */
#define PROTIMER_CC4_CTRL_OIST_Msk        (0x20UL)                  /*!< OIST (Bitfield-Mask: 0x01)                            */
#define PROTIMER_CC4_CTRL_OUTINV_Pos      (6UL)                     /*!< OUTINV (Bit 6)                                        */
#define PROTIMER_CC4_CTRL_OUTINV_Msk      (0x40UL)                  /*!< OUTINV (Bitfield-Mask: 0x01)                          */
#define PROTIMER_CC4_CTRL_MOA_Pos         (8UL)                     /*!< MOA (Bit 8)                                           */
#define PROTIMER_CC4_CTRL_MOA_Msk         (0x300UL)                 /*!< MOA (Bitfield-Mask: 0x03)                             */
#define PROTIMER_CC4_CTRL_OFOA_Pos        (10UL)                    /*!< OFOA (Bit 10)                                         */
#define PROTIMER_CC4_CTRL_OFOA_Msk        (0xc00UL)                 /*!< OFOA (Bitfield-Mask: 0x03)                            */
#define PROTIMER_CC4_CTRL_OFSEL_Pos       (12UL)                    /*!< OFSEL (Bit 12)                                        */
#define PROTIMER_CC4_CTRL_OFSEL_Msk       (0x3000UL)                /*!< OFSEL (Bitfield-Mask: 0x03)                           */
#define PROTIMER_CC4_CTRL_PRSCONF_Pos     (14UL)                    /*!< PRSCONF (Bit 14)                                      */
#define PROTIMER_CC4_CTRL_PRSCONF_Msk     (0x4000UL)                /*!< PRSCONF (Bitfield-Mask: 0x01)                         */
#define PROTIMER_CC4_CTRL_INSEL_Pos       (21UL)                    /*!< INSEL (Bit 21)                                        */
#define PROTIMER_CC4_CTRL_INSEL_Msk       (0x1e00000UL)             /*!< INSEL (Bitfield-Mask: 0x0f)                           */
#define PROTIMER_CC4_CTRL_ICEDGE_Pos      (25UL)                    /*!< ICEDGE (Bit 25)                                       */
#define PROTIMER_CC4_CTRL_ICEDGE_Msk      (0x6000000UL)             /*!< ICEDGE (Bitfield-Mask: 0x03)                          */
/* ========================================================  CC4_PRE  ======================================================== */
#define PROTIMER_CC4_PRE_PRE_Pos          (0UL)                     /*!< PRE (Bit 0)                                           */
#define PROTIMER_CC4_PRE_PRE_Msk          (0xffffUL)                /*!< PRE (Bitfield-Mask: 0xffff)                           */
/* =======================================================  CC4_BASE  ======================================================== */
#define PROTIMER_CC4_BASE_BASE_Pos        (0UL)                     /*!< BASE (Bit 0)                                          */
#define PROTIMER_CC4_BASE_BASE_Msk        (0xffffUL)                /*!< BASE (Bitfield-Mask: 0xffff)                          */
/* =======================================================  CC4_WRAP  ======================================================== */
#define PROTIMER_CC4_WRAP_WRAP_Pos        (0UL)                     /*!< WRAP (Bit 0)                                          */
#define PROTIMER_CC4_WRAP_WRAP_Msk        (0xffffffffUL)            /*!< WRAP (Bitfield-Mask: 0xffffffff)                      */


/* =========================================================================================================================== */
/* ================                                          RFSENSE                                          ================ */
/* =========================================================================================================================== */

/* =========================================================  CTRL  ========================================================== */
#define RFSENSE_CTRL_CTRL_Pos             (0UL)                     /*!< CTRL (Bit 0)                                          */
#define RFSENSE_CTRL_CTRL_Msk             (0xffffffffUL)            /*!< CTRL (Bitfield-Mask: 0xffffffff)                      */
/* =======================================================  PERIODSEL  ======================================================= */
#define RFSENSE_PERIODSEL_PERIODSEL_Pos   (0UL)                     /*!< PERIODSEL (Bit 0)                                     */
#define RFSENSE_PERIODSEL_PERIODSEL_Msk   (0xffffffffUL)            /*!< PERIODSEL (Bitfield-Mask: 0xffffffff)                 */
/* ==========================================================  CNT  ========================================================== */
#define RFSENSE_CNT_CNT_Pos               (0UL)                     /*!< CNT (Bit 0)                                           */
#define RFSENSE_CNT_CNT_Msk               (0xffffffffUL)            /*!< CNT (Bitfield-Mask: 0xffffffff)                       */
/* ========================================================  EM4WUEN  ======================================================== */
#define RFSENSE_EM4WUEN_EM4WUEN_Pos       (0UL)                     /*!< EM4WUEN (Bit 0)                                       */
#define RFSENSE_EM4WUEN_EM4WUEN_Msk       (0xffffffffUL)            /*!< EM4WUEN (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  CALIB  ========================================================= */
#define RFSENSE_CALIB_CALIB_Pos           (0UL)                     /*!< CALIB (Bit 0)                                         */
#define RFSENSE_CALIB_CALIB_Msk           (0xffffffffUL)            /*!< CALIB (Bitfield-Mask: 0xffffffff)                     */
/* ==========================================================  IF  =========================================================== */
#define RFSENSE_IF_IF_Pos                 (0UL)                     /*!< IF (Bit 0)                                            */
#define RFSENSE_IF_IF_Msk                 (0xffffffffUL)            /*!< IF (Bitfield-Mask: 0xffffffff)                        */
/* ==========================================================  IFS  ========================================================== */
#define RFSENSE_IFS_IFS_Pos               (0UL)                     /*!< IFS (Bit 0)                                           */
#define RFSENSE_IFS_IFS_Msk               (0xffffffffUL)            /*!< IFS (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  IFC  ========================================================== */
#define RFSENSE_IFC_IFC_Pos               (0UL)                     /*!< IFC (Bit 0)                                           */
#define RFSENSE_IFC_IFC_Msk               (0xffffffffUL)            /*!< IFC (Bitfield-Mask: 0xffffffff)                       */
/* ==========================================================  IEN  ========================================================== */
#define RFSENSE_IEN_IEN_Pos               (0UL)                     /*!< IEN (Bit 0)                                           */
#define RFSENSE_IEN_IEN_Msk               (0xffffffffUL)            /*!< IEN (Bitfield-Mask: 0xffffffff)                       */


/* =========================================================================================================================== */
/* ================                                           BUFC                                            ================ */
/* =========================================================================================================================== */

/* =======================================================  BUF0_CTRL  ======================================================= */
#define BUFC_BUF0_CTRL_SIZE_Pos           (0UL)                     /*!< SIZE (Bit 0)                                          */
#define BUFC_BUF0_CTRL_SIZE_Msk           (0x7UL)                   /*!< SIZE (Bitfield-Mask: 0x07)                            */
/* =======================================================  BUF0_ADDR  ======================================================= */
#define BUFC_BUF0_ADDR_ADDR_Pos           (0UL)                     /*!< ADDR (Bit 0)                                          */
#define BUFC_BUF0_ADDR_ADDR_Msk           (0xffffffUL)              /*!< ADDR (Bitfield-Mask: 0xffffff)                        */
/* ===================================================  BUF0_WRITEOFFSET  ==================================================== */
#define BUFC_BUF0_WRITEOFFSET_WRITEOFFSET_Pos (0UL)                 /*!< WRITEOFFSET (Bit 0)                                   */
#define BUFC_BUF0_WRITEOFFSET_WRITEOFFSET_Msk (0x1fffUL)            /*!< WRITEOFFSET (Bitfield-Mask: 0x1fff)                   */
/* ====================================================  BUF0_READOFFSET  ==================================================== */
#define BUFC_BUF0_READOFFSET_READOFFSET_Pos (0UL)                   /*!< READOFFSET (Bit 0)                                    */
#define BUFC_BUF0_READOFFSET_READOFFSET_Msk (0x1fffUL)              /*!< READOFFSET (Bitfield-Mask: 0x1fff)                    */
/* ====================================================  BUF0_WRITESTART  ==================================================== */
#define BUFC_BUF0_WRITESTART_WRITESTART_Pos (0UL)                   /*!< WRITESTART (Bit 0)                                    */
#define BUFC_BUF0_WRITESTART_WRITESTART_Msk (0xffffffffUL)          /*!< WRITESTART (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  BUF0_READDATA  ===================================================== */
#define BUFC_BUF0_READDATA_READDATA_Pos   (0UL)                     /*!< READDATA (Bit 0)                                      */
#define BUFC_BUF0_READDATA_READDATA_Msk   (0xffUL)                  /*!< READDATA (Bitfield-Mask: 0xff)                        */
/* ====================================================  BUF0_WRITEDATA  ===================================================== */
#define BUFC_BUF0_WRITEDATA_WRITEDATA_Pos (0UL)                     /*!< WRITEDATA (Bit 0)                                     */
#define BUFC_BUF0_WRITEDATA_WRITEDATA_Msk (0xffUL)                  /*!< WRITEDATA (Bitfield-Mask: 0xff)                       */
/* ======================================================  BUF0_XWRITE  ====================================================== */
#define BUFC_BUF0_XWRITE_XORWRITEDATA_Pos (0UL)                     /*!< XORWRITEDATA (Bit 0)                                  */
#define BUFC_BUF0_XWRITE_XORWRITEDATA_Msk (0xffUL)                  /*!< XORWRITEDATA (Bitfield-Mask: 0xff)                    */
/* ======================================================  BUF0_STATUS  ====================================================== */
#define BUFC_BUF0_STATUS_BYTES_Pos        (0UL)                     /*!< BYTES (Bit 0)                                         */
#define BUFC_BUF0_STATUS_BYTES_Msk        (0x1fffUL)                /*!< BYTES (Bitfield-Mask: 0x1fff)                         */
#define BUFC_BUF0_STATUS_THRESHOLDFLAG_Pos (20UL)                   /*!< THRESHOLDFLAG (Bit 20)                                */
#define BUFC_BUF0_STATUS_THRESHOLDFLAG_Msk (0x100000UL)             /*!< THRESHOLDFLAG (Bitfield-Mask: 0x01)                   */
/* ==================================================  BUF0_THRESHOLDCTRL  =================================================== */
#define BUFC_BUF0_THRESHOLDCTRL_THRESHOLD_Pos (0UL)                 /*!< THRESHOLD (Bit 0)                                     */
#define BUFC_BUF0_THRESHOLDCTRL_THRESHOLD_Msk (0xfffUL)             /*!< THRESHOLD (Bitfield-Mask: 0xfff)                      */
#define BUFC_BUF0_THRESHOLDCTRL_THRESHOLDMODE_Pos (13UL)            /*!< THRESHOLDMODE (Bit 13)                                */
#define BUFC_BUF0_THRESHOLDCTRL_THRESHOLDMODE_Msk (0x2000UL)        /*!< THRESHOLDMODE (Bitfield-Mask: 0x01)                   */
/* =======================================================  BUF0_CMD  ======================================================== */
#define BUFC_BUF0_CMD_CLEAR_Pos           (0UL)                     /*!< CLEAR (Bit 0)                                         */
#define BUFC_BUF0_CMD_CLEAR_Msk           (0x1UL)                   /*!< CLEAR (Bitfield-Mask: 0x01)                           */
#define BUFC_BUF0_CMD_PREFETCH_Pos        (1UL)                     /*!< PREFETCH (Bit 1)                                      */
#define BUFC_BUF0_CMD_PREFETCH_Msk        (0x2UL)                   /*!< PREFETCH (Bitfield-Mask: 0x01)                        */
/* =======================================================  BUF1_CTRL  ======================================================= */
#define BUFC_BUF1_CTRL_SIZE_Pos           (0UL)                     /*!< SIZE (Bit 0)                                          */
#define BUFC_BUF1_CTRL_SIZE_Msk           (0x7UL)                   /*!< SIZE (Bitfield-Mask: 0x07)                            */
/* =======================================================  BUF1_ADDR  ======================================================= */
#define BUFC_BUF1_ADDR_ADDR_Pos           (0UL)                     /*!< ADDR (Bit 0)                                          */
#define BUFC_BUF1_ADDR_ADDR_Msk           (0xffffffUL)              /*!< ADDR (Bitfield-Mask: 0xffffff)                        */
/* ===================================================  BUF1_WRITEOFFSET  ==================================================== */
#define BUFC_BUF1_WRITEOFFSET_WRITEOFFSET_Pos (0UL)                 /*!< WRITEOFFSET (Bit 0)                                   */
#define BUFC_BUF1_WRITEOFFSET_WRITEOFFSET_Msk (0x1fffUL)            /*!< WRITEOFFSET (Bitfield-Mask: 0x1fff)                   */
/* ====================================================  BUF1_READOFFSET  ==================================================== */
#define BUFC_BUF1_READOFFSET_READOFFSET_Pos (0UL)                   /*!< READOFFSET (Bit 0)                                    */
#define BUFC_BUF1_READOFFSET_READOFFSET_Msk (0x1fffUL)              /*!< READOFFSET (Bitfield-Mask: 0x1fff)                    */
/* ====================================================  BUF1_WRITESTART  ==================================================== */
#define BUFC_BUF1_WRITESTART_WRITESTART_Pos (0UL)                   /*!< WRITESTART (Bit 0)                                    */
#define BUFC_BUF1_WRITESTART_WRITESTART_Msk (0xffffffffUL)          /*!< WRITESTART (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  BUF1_READDATA  ===================================================== */
#define BUFC_BUF1_READDATA_READDATA_Pos   (0UL)                     /*!< READDATA (Bit 0)                                      */
#define BUFC_BUF1_READDATA_READDATA_Msk   (0xffUL)                  /*!< READDATA (Bitfield-Mask: 0xff)                        */
/* ====================================================  BUF1_WRITEDATA  ===================================================== */
#define BUFC_BUF1_WRITEDATA_WRITEDATA_Pos (0UL)                     /*!< WRITEDATA (Bit 0)                                     */
#define BUFC_BUF1_WRITEDATA_WRITEDATA_Msk (0xffUL)                  /*!< WRITEDATA (Bitfield-Mask: 0xff)                       */
/* ======================================================  BUF1_XWRITE  ====================================================== */
#define BUFC_BUF1_XWRITE_XORWRITEDATA_Pos (0UL)                     /*!< XORWRITEDATA (Bit 0)                                  */
#define BUFC_BUF1_XWRITE_XORWRITEDATA_Msk (0xffUL)                  /*!< XORWRITEDATA (Bitfield-Mask: 0xff)                    */
/* ======================================================  BUF1_STATUS  ====================================================== */
#define BUFC_BUF1_STATUS_BYTES_Pos        (0UL)                     /*!< BYTES (Bit 0)                                         */
#define BUFC_BUF1_STATUS_BYTES_Msk        (0x1fffUL)                /*!< BYTES (Bitfield-Mask: 0x1fff)                         */
#define BUFC_BUF1_STATUS_THRESHOLDFLAG_Pos (20UL)                   /*!< THRESHOLDFLAG (Bit 20)                                */
#define BUFC_BUF1_STATUS_THRESHOLDFLAG_Msk (0x100000UL)             /*!< THRESHOLDFLAG (Bitfield-Mask: 0x01)                   */
/* ==================================================  BUF1_THRESHOLDCTRL  =================================================== */
#define BUFC_BUF1_THRESHOLDCTRL_THRESHOLD_Pos (0UL)                 /*!< THRESHOLD (Bit 0)                                     */
#define BUFC_BUF1_THRESHOLDCTRL_THRESHOLD_Msk (0xfffUL)             /*!< THRESHOLD (Bitfield-Mask: 0xfff)                      */
#define BUFC_BUF1_THRESHOLDCTRL_THRESHOLDMODE_Pos (13UL)            /*!< THRESHOLDMODE (Bit 13)                                */
#define BUFC_BUF1_THRESHOLDCTRL_THRESHOLDMODE_Msk (0x2000UL)        /*!< THRESHOLDMODE (Bitfield-Mask: 0x01)                   */
/* =======================================================  BUF1_CMD  ======================================================== */
#define BUFC_BUF1_CMD_CLEAR_Pos           (0UL)                     /*!< CLEAR (Bit 0)                                         */
#define BUFC_BUF1_CMD_CLEAR_Msk           (0x1UL)                   /*!< CLEAR (Bitfield-Mask: 0x01)                           */
#define BUFC_BUF1_CMD_PREFETCH_Pos        (1UL)                     /*!< PREFETCH (Bit 1)                                      */
#define BUFC_BUF1_CMD_PREFETCH_Msk        (0x2UL)                   /*!< PREFETCH (Bitfield-Mask: 0x01)                        */
/* =======================================================  BUF2_CTRL  ======================================================= */
#define BUFC_BUF2_CTRL_SIZE_Pos           (0UL)                     /*!< SIZE (Bit 0)                                          */
#define BUFC_BUF2_CTRL_SIZE_Msk           (0x7UL)                   /*!< SIZE (Bitfield-Mask: 0x07)                            */
/* =======================================================  BUF2_ADDR  ======================================================= */
#define BUFC_BUF2_ADDR_ADDR_Pos           (0UL)                     /*!< ADDR (Bit 0)                                          */
#define BUFC_BUF2_ADDR_ADDR_Msk           (0xffffffUL)              /*!< ADDR (Bitfield-Mask: 0xffffff)                        */
/* ===================================================  BUF2_WRITEOFFSET  ==================================================== */
#define BUFC_BUF2_WRITEOFFSET_WRITEOFFSET_Pos (0UL)                 /*!< WRITEOFFSET (Bit 0)                                   */
#define BUFC_BUF2_WRITEOFFSET_WRITEOFFSET_Msk (0x1fffUL)            /*!< WRITEOFFSET (Bitfield-Mask: 0x1fff)                   */
/* ====================================================  BUF2_READOFFSET  ==================================================== */
#define BUFC_BUF2_READOFFSET_READOFFSET_Pos (0UL)                   /*!< READOFFSET (Bit 0)                                    */
#define BUFC_BUF2_READOFFSET_READOFFSET_Msk (0x1fffUL)              /*!< READOFFSET (Bitfield-Mask: 0x1fff)                    */
/* ====================================================  BUF2_WRITESTART  ==================================================== */
#define BUFC_BUF2_WRITESTART_WRITESTART_Pos (0UL)                   /*!< WRITESTART (Bit 0)                                    */
#define BUFC_BUF2_WRITESTART_WRITESTART_Msk (0xffffffffUL)          /*!< WRITESTART (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  BUF2_READDATA  ===================================================== */
#define BUFC_BUF2_READDATA_READDATA_Pos   (0UL)                     /*!< READDATA (Bit 0)                                      */
#define BUFC_BUF2_READDATA_READDATA_Msk   (0xffUL)                  /*!< READDATA (Bitfield-Mask: 0xff)                        */
/* ====================================================  BUF2_WRITEDATA  ===================================================== */
#define BUFC_BUF2_WRITEDATA_WRITEDATA_Pos (0UL)                     /*!< WRITEDATA (Bit 0)                                     */
#define BUFC_BUF2_WRITEDATA_WRITEDATA_Msk (0xffUL)                  /*!< WRITEDATA (Bitfield-Mask: 0xff)                       */
/* ======================================================  BUF2_XWRITE  ====================================================== */
#define BUFC_BUF2_XWRITE_XORWRITEDATA_Pos (0UL)                     /*!< XORWRITEDATA (Bit 0)                                  */
#define BUFC_BUF2_XWRITE_XORWRITEDATA_Msk (0xffUL)                  /*!< XORWRITEDATA (Bitfield-Mask: 0xff)                    */
/* ======================================================  BUF2_STATUS  ====================================================== */
#define BUFC_BUF2_STATUS_BYTES_Pos        (0UL)                     /*!< BYTES (Bit 0)                                         */
#define BUFC_BUF2_STATUS_BYTES_Msk        (0x1fffUL)                /*!< BYTES (Bitfield-Mask: 0x1fff)                         */
#define BUFC_BUF2_STATUS_THRESHOLDFLAG_Pos (20UL)                   /*!< THRESHOLDFLAG (Bit 20)                                */
#define BUFC_BUF2_STATUS_THRESHOLDFLAG_Msk (0x100000UL)             /*!< THRESHOLDFLAG (Bitfield-Mask: 0x01)                   */
/* ===================================================  BUF2_THRESHOLDCTR  =================================================== */
#define BUFC_BUF2_THRESHOLDCTR_THRESHOLD_Pos (0UL)                  /*!< THRESHOLD (Bit 0)                                     */
#define BUFC_BUF2_THRESHOLDCTR_THRESHOLD_Msk (0xfffUL)              /*!< THRESHOLD (Bitfield-Mask: 0xfff)                      */
#define BUFC_BUF2_THRESHOLDCTR_THRESHOLDMODE_Pos (13UL)             /*!< THRESHOLDMODE (Bit 13)                                */
#define BUFC_BUF2_THRESHOLDCTR_THRESHOLDMODE_Msk (0x2000UL)         /*!< THRESHOLDMODE (Bitfield-Mask: 0x01)                   */
/* =======================================================  BUF2_CMD  ======================================================== */
#define BUFC_BUF2_CMD_CLEAR_Pos           (0UL)                     /*!< CLEAR (Bit 0)                                         */
#define BUFC_BUF2_CMD_CLEAR_Msk           (0x1UL)                   /*!< CLEAR (Bitfield-Mask: 0x01)                           */
#define BUFC_BUF2_CMD_PREFETCH_Pos        (1UL)                     /*!< PREFETCH (Bit 1)                                      */
#define BUFC_BUF2_CMD_PREFETCH_Msk        (0x2UL)                   /*!< PREFETCH (Bitfield-Mask: 0x01)                        */
/* =======================================================  BUF3_CTRL  ======================================================= */
#define BUFC_BUF3_CTRL_SIZE_Pos           (0UL)                     /*!< SIZE (Bit 0)                                          */
#define BUFC_BUF3_CTRL_SIZE_Msk           (0x7UL)                   /*!< SIZE (Bitfield-Mask: 0x07)                            */
/* =======================================================  BUF3_ADDR  ======================================================= */
#define BUFC_BUF3_ADDR_ADDR_Pos           (0UL)                     /*!< ADDR (Bit 0)                                          */
#define BUFC_BUF3_ADDR_ADDR_Msk           (0xffffffUL)              /*!< ADDR (Bitfield-Mask: 0xffffff)                        */
/* ===================================================  BUF3_WRITEOFFSET  ==================================================== */
#define BUFC_BUF3_WRITEOFFSET_WRITEOFFSET_Pos (0UL)                 /*!< WRITEOFFSET (Bit 0)                                   */
#define BUFC_BUF3_WRITEOFFSET_WRITEOFFSET_Msk (0x1fffUL)            /*!< WRITEOFFSET (Bitfield-Mask: 0x1fff)                   */
/* ====================================================  BUF3_READOFFSET  ==================================================== */
#define BUFC_BUF3_READOFFSET_READOFFSET_Pos (0UL)                   /*!< READOFFSET (Bit 0)                                    */
#define BUFC_BUF3_READOFFSET_READOFFSET_Msk (0x1fffUL)              /*!< READOFFSET (Bitfield-Mask: 0x1fff)                    */
/* ====================================================  BUF3_WRITESTART  ==================================================== */
#define BUFC_BUF3_WRITESTART_WRITESTART_Pos (0UL)                   /*!< WRITESTART (Bit 0)                                    */
#define BUFC_BUF3_WRITESTART_WRITESTART_Msk (0xffffffffUL)          /*!< WRITESTART (Bitfield-Mask: 0xffffffff)                */
/* =====================================================  BUF3_READDATA  ===================================================== */
#define BUFC_BUF3_READDATA_READDATA_Pos   (0UL)                     /*!< READDATA (Bit 0)                                      */
#define BUFC_BUF3_READDATA_READDATA_Msk   (0xffUL)                  /*!< READDATA (Bitfield-Mask: 0xff)                        */
/* ====================================================  BUF3_WRITEDATA  ===================================================== */
#define BUFC_BUF3_WRITEDATA_WRITEDATA_Pos (0UL)                     /*!< WRITEDATA (Bit 0)                                     */
#define BUFC_BUF3_WRITEDATA_WRITEDATA_Msk (0xffUL)                  /*!< WRITEDATA (Bitfield-Mask: 0xff)                       */
/* ======================================================  BUF3_XWRITE  ====================================================== */
#define BUFC_BUF3_XWRITE_XORWRITEDATA_Pos (0UL)                     /*!< XORWRITEDATA (Bit 0)                                  */
#define BUFC_BUF3_XWRITE_XORWRITEDATA_Msk (0xffUL)                  /*!< XORWRITEDATA (Bitfield-Mask: 0xff)                    */
/* ======================================================  BUF3_STATUS  ====================================================== */
#define BUFC_BUF3_STATUS_BYTES_Pos        (0UL)                     /*!< BYTES (Bit 0)                                         */
#define BUFC_BUF3_STATUS_BYTES_Msk        (0x1fffUL)                /*!< BYTES (Bitfield-Mask: 0x1fff)                         */
#define BUFC_BUF3_STATUS_THRESHOLDFLAG_Pos (20UL)                   /*!< THRESHOLDFLAG (Bit 20)                                */
#define BUFC_BUF3_STATUS_THRESHOLDFLAG_Msk (0x100000UL)             /*!< THRESHOLDFLAG (Bitfield-Mask: 0x01)                   */
/* ==================================================  BUF3_THRESHOLDCTRL  =================================================== */
#define BUFC_BUF3_THRESHOLDCTRL_THRESHOLD_Pos (0UL)                 /*!< THRESHOLD (Bit 0)                                     */
#define BUFC_BUF3_THRESHOLDCTRL_THRESHOLD_Msk (0xfffUL)             /*!< THRESHOLD (Bitfield-Mask: 0xfff)                      */
#define BUFC_BUF3_THRESHOLDCTRL_THRESHOLDMODE_Pos (13UL)            /*!< THRESHOLDMODE (Bit 13)                                */
#define BUFC_BUF3_THRESHOLDCTRL_THRESHOLDMODE_Msk (0x2000UL)        /*!< THRESHOLDMODE (Bitfield-Mask: 0x01)                   */
/* =======================================================  BUF3_CMD  ======================================================== */
#define BUFC_BUF3_CMD_CLEAR_Pos           (0UL)                     /*!< CLEAR (Bit 0)                                         */
#define BUFC_BUF3_CMD_CLEAR_Msk           (0x1UL)                   /*!< CLEAR (Bitfield-Mask: 0x01)                           */
#define BUFC_BUF3_CMD_PREFETCH_Pos        (1UL)                     /*!< PREFETCH (Bit 1)                                      */
#define BUFC_BUF3_CMD_PREFETCH_Msk        (0x2UL)                   /*!< PREFETCH (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IF  =========================================================== */
#define BUFC_IF_BUF0OF_Pos                (0UL)                     /*!< BUF0OF (Bit 0)                                        */
#define BUFC_IF_BUF0OF_Msk                (0x1UL)                   /*!< BUF0OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF0UF_Pos                (1UL)                     /*!< BUF0UF (Bit 1)                                        */
#define BUFC_IF_BUF0UF_Msk                (0x2UL)                   /*!< BUF0UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF0THR_Pos               (2UL)                     /*!< BUF0THR (Bit 2)                                       */
#define BUFC_IF_BUF0THR_Msk               (0x4UL)                   /*!< BUF0THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IF_BUF0CORR_Pos              (3UL)                     /*!< BUF0CORR (Bit 3)                                      */
#define BUFC_IF_BUF0CORR_Msk              (0x8UL)                   /*!< BUF0CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IF_BUF1OF_Pos                (8UL)                     /*!< BUF1OF (Bit 8)                                        */
#define BUFC_IF_BUF1OF_Msk                (0x100UL)                 /*!< BUF1OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF1UF_Pos                (9UL)                     /*!< BUF1UF (Bit 9)                                        */
#define BUFC_IF_BUF1UF_Msk                (0x200UL)                 /*!< BUF1UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF1THR_Pos               (10UL)                    /*!< BUF1THR (Bit 10)                                      */
#define BUFC_IF_BUF1THR_Msk               (0x400UL)                 /*!< BUF1THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IF_BUF1CORR_Pos              (11UL)                    /*!< BUF1CORR (Bit 11)                                     */
#define BUFC_IF_BUF1CORR_Msk              (0x800UL)                 /*!< BUF1CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IF_BUF2OF_Pos                (16UL)                    /*!< BUF2OF (Bit 16)                                       */
#define BUFC_IF_BUF2OF_Msk                (0x10000UL)               /*!< BUF2OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF2UF_Pos                (17UL)                    /*!< BUF2UF (Bit 17)                                       */
#define BUFC_IF_BUF2UF_Msk                (0x20000UL)               /*!< BUF2UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF2THR_Pos               (18UL)                    /*!< BUF2THR (Bit 18)                                      */
#define BUFC_IF_BUF2THR_Msk               (0x40000UL)               /*!< BUF2THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IF_BUF2CORR_Pos              (19UL)                    /*!< BUF2CORR (Bit 19)                                     */
#define BUFC_IF_BUF2CORR_Msk              (0x80000UL)               /*!< BUF2CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IF_BUF3OF_Pos                (24UL)                    /*!< BUF3OF (Bit 24)                                       */
#define BUFC_IF_BUF3OF_Msk                (0x1000000UL)             /*!< BUF3OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF3UF_Pos                (25UL)                    /*!< BUF3UF (Bit 25)                                       */
#define BUFC_IF_BUF3UF_Msk                (0x2000000UL)             /*!< BUF3UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IF_BUF3THR_Pos               (26UL)                    /*!< BUF3THR (Bit 26)                                      */
#define BUFC_IF_BUF3THR_Msk               (0x4000000UL)             /*!< BUF3THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IF_BUF3CORR_Pos              (27UL)                    /*!< BUF3CORR (Bit 27)                                     */
#define BUFC_IF_BUF3CORR_Msk              (0x8000000UL)             /*!< BUF3CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IF_BUSERROR_Pos              (31UL)                    /*!< BUSERROR (Bit 31)                                     */
#define BUFC_IF_BUSERROR_Msk              (0x80000000UL)            /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFS  ========================================================== */
#define BUFC_IFS_BUF0OF_Pos               (0UL)                     /*!< BUF0OF (Bit 0)                                        */
#define BUFC_IFS_BUF0OF_Msk               (0x1UL)                   /*!< BUF0OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF0UF_Pos               (1UL)                     /*!< BUF0UF (Bit 1)                                        */
#define BUFC_IFS_BUF0UF_Msk               (0x2UL)                   /*!< BUF0UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF0THR_Pos              (2UL)                     /*!< BUF0THR (Bit 2)                                       */
#define BUFC_IFS_BUF0THR_Msk              (0x4UL)                   /*!< BUF0THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFS_BUF0CORR_Pos             (3UL)                     /*!< BUF0CORR (Bit 3)                                      */
#define BUFC_IFS_BUF0CORR_Msk             (0x8UL)                   /*!< BUF0CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFS_BUF1OF_Pos               (8UL)                     /*!< BUF1OF (Bit 8)                                        */
#define BUFC_IFS_BUF1OF_Msk               (0x100UL)                 /*!< BUF1OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF1UF_Pos               (9UL)                     /*!< BUF1UF (Bit 9)                                        */
#define BUFC_IFS_BUF1UF_Msk               (0x200UL)                 /*!< BUF1UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF1THR_Pos              (10UL)                    /*!< BUF1THR (Bit 10)                                      */
#define BUFC_IFS_BUF1THR_Msk              (0x400UL)                 /*!< BUF1THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFS_BUF1CORR_Pos             (11UL)                    /*!< BUF1CORR (Bit 11)                                     */
#define BUFC_IFS_BUF1CORR_Msk             (0x800UL)                 /*!< BUF1CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFS_BUF2OF_Pos               (16UL)                    /*!< BUF2OF (Bit 16)                                       */
#define BUFC_IFS_BUF2OF_Msk               (0x10000UL)               /*!< BUF2OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF2UF_Pos               (17UL)                    /*!< BUF2UF (Bit 17)                                       */
#define BUFC_IFS_BUF2UF_Msk               (0x20000UL)               /*!< BUF2UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF2THR_Pos              (18UL)                    /*!< BUF2THR (Bit 18)                                      */
#define BUFC_IFS_BUF2THR_Msk              (0x40000UL)               /*!< BUF2THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFS_BUF2CORR_Pos             (19UL)                    /*!< BUF2CORR (Bit 19)                                     */
#define BUFC_IFS_BUF2CORR_Msk             (0x80000UL)               /*!< BUF2CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFS_BUF3OF_Pos               (24UL)                    /*!< BUF3OF (Bit 24)                                       */
#define BUFC_IFS_BUF3OF_Msk               (0x1000000UL)             /*!< BUF3OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF3UF_Pos               (25UL)                    /*!< BUF3UF (Bit 25)                                       */
#define BUFC_IFS_BUF3UF_Msk               (0x2000000UL)             /*!< BUF3UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFS_BUF3THR_Pos              (26UL)                    /*!< BUF3THR (Bit 26)                                      */
#define BUFC_IFS_BUF3THR_Msk              (0x4000000UL)             /*!< BUF3THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFS_BUF3CORR_Pos             (27UL)                    /*!< BUF3CORR (Bit 27)                                     */
#define BUFC_IFS_BUF3CORR_Msk             (0x8000000UL)             /*!< BUF3CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFS_BUSERROR_Pos             (31UL)                    /*!< BUSERROR (Bit 31)                                     */
#define BUFC_IFS_BUSERROR_Msk             (0x80000000UL)            /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IFC  ========================================================== */
#define BUFC_IFC_BUF0OF_Pos               (0UL)                     /*!< BUF0OF (Bit 0)                                        */
#define BUFC_IFC_BUF0OF_Msk               (0x1UL)                   /*!< BUF0OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF0UF_Pos               (1UL)                     /*!< BUF0UF (Bit 1)                                        */
#define BUFC_IFC_BUF0UF_Msk               (0x2UL)                   /*!< BUF0UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF0THR_Pos              (2UL)                     /*!< BUF0THR (Bit 2)                                       */
#define BUFC_IFC_BUF0THR_Msk              (0x4UL)                   /*!< BUF0THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFC_BUF0CORR_Pos             (3UL)                     /*!< BUF0CORR (Bit 3)                                      */
#define BUFC_IFC_BUF0CORR_Msk             (0x8UL)                   /*!< BUF0CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFC_BUF1OF_Pos               (8UL)                     /*!< BUF1OF (Bit 8)                                        */
#define BUFC_IFC_BUF1OF_Msk               (0x100UL)                 /*!< BUF1OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF1UF_Pos               (9UL)                     /*!< BUF1UF (Bit 9)                                        */
#define BUFC_IFC_BUF1UF_Msk               (0x200UL)                 /*!< BUF1UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF1THR_Pos              (10UL)                    /*!< BUF1THR (Bit 10)                                      */
#define BUFC_IFC_BUF1THR_Msk              (0x400UL)                 /*!< BUF1THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFC_BUF1CORR_Pos             (11UL)                    /*!< BUF1CORR (Bit 11)                                     */
#define BUFC_IFC_BUF1CORR_Msk             (0x800UL)                 /*!< BUF1CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFC_BUF2OF_Pos               (16UL)                    /*!< BUF2OF (Bit 16)                                       */
#define BUFC_IFC_BUF2OF_Msk               (0x10000UL)               /*!< BUF2OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF2UF_Pos               (17UL)                    /*!< BUF2UF (Bit 17)                                       */
#define BUFC_IFC_BUF2UF_Msk               (0x20000UL)               /*!< BUF2UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF2THR_Pos              (18UL)                    /*!< BUF2THR (Bit 18)                                      */
#define BUFC_IFC_BUF2THR_Msk              (0x40000UL)               /*!< BUF2THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFC_BUF2CORR_Pos             (19UL)                    /*!< BUF2CORR (Bit 19)                                     */
#define BUFC_IFC_BUF2CORR_Msk             (0x80000UL)               /*!< BUF2CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFC_BUF3OF_Pos               (24UL)                    /*!< BUF3OF (Bit 24)                                       */
#define BUFC_IFC_BUF3OF_Msk               (0x1000000UL)             /*!< BUF3OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF3UF_Pos               (25UL)                    /*!< BUF3UF (Bit 25)                                       */
#define BUFC_IFC_BUF3UF_Msk               (0x2000000UL)             /*!< BUF3UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IFC_BUF3THR_Pos              (26UL)                    /*!< BUF3THR (Bit 26)                                      */
#define BUFC_IFC_BUF3THR_Msk              (0x4000000UL)             /*!< BUF3THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IFC_BUF3CORR_Pos             (27UL)                    /*!< BUF3CORR (Bit 27)                                     */
#define BUFC_IFC_BUF3CORR_Msk             (0x8000000UL)             /*!< BUF3CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IFC_BUSERROR_Pos             (31UL)                    /*!< BUSERROR (Bit 31)                                     */
#define BUFC_IFC_BUSERROR_Msk             (0x80000000UL)            /*!< BUSERROR (Bitfield-Mask: 0x01)                        */
/* ==========================================================  IEN  ========================================================== */
#define BUFC_IEN_BUF0OF_Pos               (0UL)                     /*!< BUF0OF (Bit 0)                                        */
#define BUFC_IEN_BUF0OF_Msk               (0x1UL)                   /*!< BUF0OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF0UF_Pos               (1UL)                     /*!< BUF0UF (Bit 1)                                        */
#define BUFC_IEN_BUF0UF_Msk               (0x2UL)                   /*!< BUF0UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF0THR_Pos              (2UL)                     /*!< BUF0THR (Bit 2)                                       */
#define BUFC_IEN_BUF0THR_Msk              (0x4UL)                   /*!< BUF0THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IEN_BUF0CORR_Pos             (3UL)                     /*!< BUF0CORR (Bit 3)                                      */
#define BUFC_IEN_BUF0CORR_Msk             (0x8UL)                   /*!< BUF0CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IEN_BUF1OF_Pos               (8UL)                     /*!< BUF1OF (Bit 8)                                        */
#define BUFC_IEN_BUF1OF_Msk               (0x100UL)                 /*!< BUF1OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF1UF_Pos               (9UL)                     /*!< BUF1UF (Bit 9)                                        */
#define BUFC_IEN_BUF1UF_Msk               (0x200UL)                 /*!< BUF1UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF1THR_Pos              (10UL)                    /*!< BUF1THR (Bit 10)                                      */
#define BUFC_IEN_BUF1THR_Msk              (0x400UL)                 /*!< BUF1THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IEN_BUF1CORR_Pos             (11UL)                    /*!< BUF1CORR (Bit 11)                                     */
#define BUFC_IEN_BUF1CORR_Msk             (0x800UL)                 /*!< BUF1CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IEN_BUF2OF_Pos               (16UL)                    /*!< BUF2OF (Bit 16)                                       */
#define BUFC_IEN_BUF2OF_Msk               (0x10000UL)               /*!< BUF2OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF2UF_Pos               (17UL)                    /*!< BUF2UF (Bit 17)                                       */
#define BUFC_IEN_BUF2UF_Msk               (0x20000UL)               /*!< BUF2UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF2THR_Pos              (18UL)                    /*!< BUF2THR (Bit 18)                                      */
#define BUFC_IEN_BUF2THR_Msk              (0x40000UL)               /*!< BUF2THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IEN_BUF2CORR_Pos             (19UL)                    /*!< BUF2CORR (Bit 19)                                     */
#define BUFC_IEN_BUF2CORR_Msk             (0x80000UL)               /*!< BUF2CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IEN_BUF3OF_Pos               (24UL)                    /*!< BUF3OF (Bit 24)                                       */
#define BUFC_IEN_BUF3OF_Msk               (0x1000000UL)             /*!< BUF3OF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF3UF_Pos               (25UL)                    /*!< BUF3UF (Bit 25)                                       */
#define BUFC_IEN_BUF3UF_Msk               (0x2000000UL)             /*!< BUF3UF (Bitfield-Mask: 0x01)                          */
#define BUFC_IEN_BUF3THR_Pos              (26UL)                    /*!< BUF3THR (Bit 26)                                      */
#define BUFC_IEN_BUF3THR_Msk              (0x4000000UL)             /*!< BUF3THR (Bitfield-Mask: 0x01)                         */
#define BUFC_IEN_BUF3CORR_Pos             (27UL)                    /*!< BUF3CORR (Bit 27)                                     */
#define BUFC_IEN_BUF3CORR_Msk             (0x8000000UL)             /*!< BUF3CORR (Bitfield-Mask: 0x01)                        */
#define BUFC_IEN_BUSERROR_Pos             (31UL)                    /*!< BUSERROR (Bit 31)                                     */
#define BUFC_IEN_BUSERROR_Msk             (0x80000000UL)            /*!< BUSERROR (Bitfield-Mask: 0x01)                        */


/* =========================================================================================================================== */
/* ================                                            SEQ                                            ================ */
/* =========================================================================================================================== */

/* ========================================================  REG000  ========================================================= */
#define SEQ_REG000_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG000_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG004  ========================================================= */
#define SEQ_REG004_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG004_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG008  ========================================================= */
#define SEQ_REG008_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG008_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG00C  ========================================================= */
#define SEQ_REG00C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG00C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG010  ========================================================= */
#define SEQ_REG010_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG010_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG014  ========================================================= */
#define SEQ_REG014_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG014_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG018  ========================================================= */
#define SEQ_REG018_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG018_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG01C  ========================================================= */
#define SEQ_REG01C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG01C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG020  ========================================================= */
#define SEQ_REG020_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG020_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG024  ========================================================= */
#define SEQ_REG024_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG024_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG028  ========================================================= */
#define SEQ_REG028_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG028_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG02C  ========================================================= */
#define SEQ_REG02C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG02C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG030  ========================================================= */
#define SEQ_REG030_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG030_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG034  ========================================================= */
#define SEQ_REG034_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG034_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG038  ========================================================= */
#define SEQ_REG038_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG038_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG03C  ========================================================= */
#define SEQ_REG03C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG03C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG040  ========================================================= */
#define SEQ_REG040_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG040_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG044  ========================================================= */
#define SEQ_REG044_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG044_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG048  ========================================================= */
#define SEQ_REG048_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG048_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG04C  ========================================================= */
#define SEQ_REG04C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG04C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG050  ========================================================= */
#define SEQ_REG050_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG050_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG054  ========================================================= */
#define SEQ_REG054_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG054_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG058  ========================================================= */
#define SEQ_REG058_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG058_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG05C  ========================================================= */
#define SEQ_REG05C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG05C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG060  ========================================================= */
#define SEQ_REG060_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG060_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG064  ========================================================= */
#define SEQ_REG064_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG064_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG068  ========================================================= */
#define SEQ_REG068_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG068_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG06C  ========================================================= */
#define SEQ_REG06C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG06C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG070  ========================================================= */
#define SEQ_REG070_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG070_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG074  ========================================================= */
#define SEQ_REG074_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG074_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG078  ========================================================= */
#define SEQ_REG078_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG078_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG07C  ========================================================= */
#define SEQ_REG07C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG07C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG080  ========================================================= */
#define SEQ_REG080_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG080_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG084  ========================================================= */
#define SEQ_REG084_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG084_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG088  ========================================================= */
#define SEQ_REG088_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG088_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG08C  ========================================================= */
#define SEQ_REG08C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG08C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG090  ========================================================= */
#define SEQ_REG090_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG090_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG094  ========================================================= */
#define SEQ_REG094_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG094_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG098  ========================================================= */
#define SEQ_REG098_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG098_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG09C  ========================================================= */
#define SEQ_REG09C_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG09C_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0A0  ========================================================= */
#define SEQ_REG0A0_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0A0_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0A4  ========================================================= */
#define SEQ_REG0A4_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0A4_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0A8  ========================================================= */
#define SEQ_REG0A8_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0A8_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0AC  ========================================================= */
#define SEQ_REG0AC_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0AC_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0B0  ========================================================= */
#define SEQ_REG0B0_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0B0_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0B4  ========================================================= */
#define SEQ_REG0B4_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0B4_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0B8  ========================================================= */
#define SEQ_REG0B8_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0B8_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0BC  ========================================================= */
#define SEQ_REG0BC_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0BC_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0C0  ========================================================= */
#define SEQ_REG0C0_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0C0_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0C4  ========================================================= */
#define SEQ_REG0C4_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0C4_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0C8  ========================================================= */
#define SEQ_REG0C8_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0C8_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0CC  ========================================================= */
#define SEQ_REG0CC_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0CC_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0D0  ========================================================= */
#define SEQ_REG0D0_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0D0_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0D4  ========================================================= */
#define SEQ_REG0D4_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0D4_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0D8  ========================================================= */
#define SEQ_REG0D8_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0D8_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0DC  ========================================================= */
#define SEQ_REG0DC_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0DC_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0E0  ========================================================= */
#define SEQ_REG0E0_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0E0_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0E4  ========================================================= */
#define SEQ_REG0E4_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0E4_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  REG0E8  ========================================================= */
#define SEQ_REG0E8_ADDRESS_Pos            (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_REG0E8_ADDRESS_Msk            (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ==================================================  DYNAMIC_CHPWR_TABLE  ================================================== */
#define SEQ_DYNAMIC_CHPWR_TABLE_ADDRESS_Pos (0UL)                   /*!< ADDRESS (Bit 0)                                       */
#define SEQ_DYNAMIC_CHPWR_TABLE_ADDRESS_Msk (0xffffffffUL)          /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* ========================================================  PHYINFO  ======================================================== */
#define SEQ_PHYINFO_ADDRESS_Pos           (0UL)                     /*!< ADDRESS (Bit 0)                                       */
#define SEQ_PHYINFO_ADDRESS_Msk           (0xffffffffUL)            /*!< ADDRESS (Bitfield-Mask: 0xffffffff)                   */
/* =========================================================  MISC  ========================================================== */
#define SEQ_MISC_DYNAMIC_SLICER_SW_EN_Pos (1UL)                     /*!< DYNAMIC_SLICER_SW_EN (Bit 1)                          */
#define SEQ_MISC_DYNAMIC_SLICER_SW_EN_Msk (0x2UL)                   /*!< DYNAMIC_SLICER_SW_EN (Bitfield-Mask: 0x01)            */
#define SEQ_MISC_SQBMODETX_Pos            (10UL)                    /*!< SQBMODETX (Bit 10)                                    */
#define SEQ_MISC_SQBMODETX_Msk            (0xc00UL)                 /*!< SQBMODETX (Bitfield-Mask: 0x03)                       */
/* ====================================================  SYNTHLPFCTRLRX  ===================================================== */
#define SEQ_SYNTHLPFCTRLRX_SYNTHLPFCTRLRX_Pos (0UL)                 /*!< SYNTHLPFCTRLRX (Bit 0)                                */
#define SEQ_SYNTHLPFCTRLRX_SYNTHLPFCTRLRX_Msk (0xffffffffUL)        /*!< SYNTHLPFCTRLRX (Bitfield-Mask: 0xffffffff)            */
/* ====================================================  SYNTHLPFCTRLTX  ===================================================== */
#define SEQ_SYNTHLPFCTRLTX_SYNTHLPFCTRLTX_Pos (0UL)                 /*!< SYNTHLPFCTRLTX (Bit 0)                                */
#define SEQ_SYNTHLPFCTRLTX_SYNTHLPFCTRLTX_Msk (0xffffffffUL)        /*!< SYNTHLPFCTRLTX (Bitfield-Mask: 0xffffffff)            */

/** @} */ /* End of group PosMask_peripherals */


#ifdef __cplusplus
}
#endif

#endif /* EFR32FG1V131F256GM48_H */


/** @} */ /* End of group EFR32FG1V131F256GM48 */

/** @} */ /* End of group  */
