
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,0,rD,0,16}                        Premise(F2)
	S3= ICache[addr]={0,0,0,rD,0,16}                            Premise(F3)
	S4= [Lo]=lo                                                 Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= Lo.Out=lo                                               Lo-Out(S4)
	S8= Lo.Out1_0={lo}[1:0]                                     Lo-Out(S4)
	S9= Lo.Out4_0={lo}[4:0]                                     Lo-Out(S4)
	S10= CP0.ASID=>IMMU.PID                                     Premise(F5)
	S11= IMMU.PID=pid                                           Path(S5,S10)
	S12= PC.Out=>IMMU.IEA                                       Premise(F6)
	S13= IMMU.IEA=addr                                          Path(S6,S12)
	S14= IMMU.Addr={pid,addr}                                   IMMU-Search(S11,S13)
	S15= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S11,S13)
	S16= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S17= IAddrReg.In={pid,addr}                                 Path(S14,S16)
	S18= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S19= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S15,S18)
	S20= PC.Out=>ICache.IEA                                     Premise(F9)
	S21= ICache.IEA=addr                                        Path(S6,S20)
	S22= ICache.Hit=ICacheHit(addr)                             ICache-Search(S21)
	S23= ICache.Out={0,0,0,rD,0,16}                             ICache-Search(S21,S3)
	S24= ICache.Out=>IR.In                                      Premise(F10)
	S25= IR.In={0,0,0,rD,0,16}                                  Path(S23,S24)
	S26= ICache.Out=>ICacheReg.In                               Premise(F11)
	S27= ICacheReg.In={0,0,0,rD,0,16}                           Path(S23,S26)
	S28= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S29= CU.ICacheHit=ICacheHit(addr)                           Path(S22,S28)
	S30= CtrlASIDIn=0                                           Premise(F13)
	S31= CtrlCP0=0                                              Premise(F14)
	S32= CP0[ASID]=pid                                          CP0-Hold(S0,S31)
	S33= CtrlEPCIn=0                                            Premise(F15)
	S34= CtrlExCodeIn=0                                         Premise(F16)
	S35= CtrlIMMU=0                                             Premise(F17)
	S36= CtrlPC=0                                               Premise(F18)
	S37= CtrlPCInc=1                                            Premise(F19)
	S38= PC[Out]=addr+4                                         PC-Inc(S1,S36,S37)
	S39= PC[CIA]=addr                                           PC-Inc(S1,S36,S37)
	S40= CtrlIAddrReg=0                                         Premise(F20)
	S41= CtrlICache=0                                           Premise(F21)
	S42= ICache[addr]={0,0,0,rD,0,16}                           ICache-Hold(S3,S41)
	S43= CtrlIR=1                                               Premise(F22)
	S44= [IR]={0,0,0,rD,0,16}                                   IR-Write(S25,S43)
	S45= CtrlICacheReg=0                                        Premise(F23)
	S46= CtrlIMem=0                                             Premise(F24)
	S47= IMem[{pid,addr}]={0,0,0,rD,0,16}                       IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F25)
	S49= CtrlGPR=0                                              Premise(F26)
	S50= CtrlLo=0                                               Premise(F27)
	S51= [Lo]=lo                                                Lo-Hold(S4,S50)

ID	S52= CP0.ASID=pid                                           CP0-Read-ASID(S32)
	S53= PC.Out=addr+4                                          PC-Out(S38)
	S54= PC.CIA=addr                                            PC-Out(S39)
	S55= PC.CIA31_28=addr[31:28]                                PC-Out(S39)
	S56= IR.Out={0,0,0,rD,0,16}                                 IR-Out(S44)
	S57= IR.Out31_26=0                                          IR-Out(S44)
	S58= IR.Out25_21=0                                          IR-Out(S44)
	S59= IR.Out20_16=0                                          IR-Out(S44)
	S60= IR.Out15_11=rD                                         IR-Out(S44)
	S61= IR.Out10_6=0                                           IR-Out(S44)
	S62= IR.Out5_0=16                                           IR-Out(S44)
	S63= Lo.Out=lo                                              Lo-Out(S51)
	S64= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S51)
	S65= Lo.Out4_0={lo}[4:0]                                    Lo-Out(S51)
	S66= IR.Out31_26=>CU.Op                                     Premise(F43)
	S67= CU.Op=0                                                Path(S57,S66)
	S68= IR.Out15_11=>GPR.WReg                                  Premise(F44)
	S69= GPR.WReg=rD                                            Path(S60,S68)
	S70= IR.Out5_0=>CU.IRFunc                                   Premise(F45)
	S71= CU.IRFunc=16                                           Path(S62,S70)
	S72= Lo.Out=>GPR.WData                                      Premise(F46)
	S73= GPR.WData=lo                                           Path(S63,S72)
	S74= CtrlASIDIn=0                                           Premise(F47)
	S75= CtrlCP0=0                                              Premise(F48)
	S76= CP0[ASID]=pid                                          CP0-Hold(S32,S75)
	S77= CtrlEPCIn=0                                            Premise(F49)
	S78= CtrlExCodeIn=0                                         Premise(F50)
	S79= CtrlIMMU=0                                             Premise(F51)
	S80= CtrlPC=0                                               Premise(F52)
	S81= CtrlPCInc=0                                            Premise(F53)
	S82= PC[CIA]=addr                                           PC-Hold(S39,S81)
	S83= PC[Out]=addr+4                                         PC-Hold(S38,S80,S81)
	S84= CtrlIAddrReg=0                                         Premise(F54)
	S85= CtrlICache=0                                           Premise(F55)
	S86= ICache[addr]={0,0,0,rD,0,16}                           ICache-Hold(S42,S85)
	S87= CtrlIR=0                                               Premise(F56)
	S88= [IR]={0,0,0,rD,0,16}                                   IR-Hold(S44,S87)
	S89= CtrlICacheReg=0                                        Premise(F57)
	S90= CtrlIMem=0                                             Premise(F58)
	S91= IMem[{pid,addr}]={0,0,0,rD,0,16}                       IMem-Hold(S47,S90)
	S92= CtrlIRMux=0                                            Premise(F59)
	S93= CtrlGPR=1                                              Premise(F60)
	S94= GPR[rD]=lo                                             GPR-Write(S69,S73,S93)
	S95= CtrlLo=0                                               Premise(F61)
	S96= [Lo]=lo                                                Lo-Hold(S51,S95)

EX	S97= CP0.ASID=pid                                           CP0-Read-ASID(S76)
	S98= PC.CIA=addr                                            PC-Out(S82)
	S99= PC.CIA31_28=addr[31:28]                                PC-Out(S82)
	S100= PC.Out=addr+4                                         PC-Out(S83)
	S101= IR.Out={0,0,0,rD,0,16}                                IR-Out(S88)
	S102= IR.Out31_26=0                                         IR-Out(S88)
	S103= IR.Out25_21=0                                         IR-Out(S88)
	S104= IR.Out20_16=0                                         IR-Out(S88)
	S105= IR.Out15_11=rD                                        IR-Out(S88)
	S106= IR.Out10_6=0                                          IR-Out(S88)
	S107= IR.Out5_0=16                                          IR-Out(S88)
	S108= Lo.Out=lo                                             Lo-Out(S96)
	S109= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S96)
	S110= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S96)
	S111= CtrlASIDIn=0                                          Premise(F62)
	S112= CtrlCP0=0                                             Premise(F63)
	S113= CP0[ASID]=pid                                         CP0-Hold(S76,S112)
	S114= CtrlEPCIn=0                                           Premise(F64)
	S115= CtrlExCodeIn=0                                        Premise(F65)
	S116= CtrlIMMU=0                                            Premise(F66)
	S117= CtrlPC=0                                              Premise(F67)
	S118= CtrlPCInc=0                                           Premise(F68)
	S119= PC[CIA]=addr                                          PC-Hold(S82,S118)
	S120= PC[Out]=addr+4                                        PC-Hold(S83,S117,S118)
	S121= CtrlIAddrReg=0                                        Premise(F69)
	S122= CtrlICache=0                                          Premise(F70)
	S123= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S86,S122)
	S124= CtrlIR=0                                              Premise(F71)
	S125= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S88,S124)
	S126= CtrlICacheReg=0                                       Premise(F72)
	S127= CtrlIMem=0                                            Premise(F73)
	S128= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S91,S127)
	S129= CtrlIRMux=0                                           Premise(F74)
	S130= CtrlGPR=0                                             Premise(F75)
	S131= GPR[rD]=lo                                            GPR-Hold(S94,S130)
	S132= CtrlLo=0                                              Premise(F76)
	S133= [Lo]=lo                                               Lo-Hold(S96,S132)

MEM	S134= CP0.ASID=pid                                          CP0-Read-ASID(S113)
	S135= PC.CIA=addr                                           PC-Out(S119)
	S136= PC.CIA31_28=addr[31:28]                               PC-Out(S119)
	S137= PC.Out=addr+4                                         PC-Out(S120)
	S138= IR.Out={0,0,0,rD,0,16}                                IR-Out(S125)
	S139= IR.Out31_26=0                                         IR-Out(S125)
	S140= IR.Out25_21=0                                         IR-Out(S125)
	S141= IR.Out20_16=0                                         IR-Out(S125)
	S142= IR.Out15_11=rD                                        IR-Out(S125)
	S143= IR.Out10_6=0                                          IR-Out(S125)
	S144= IR.Out5_0=16                                          IR-Out(S125)
	S145= Lo.Out=lo                                             Lo-Out(S133)
	S146= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S133)
	S147= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S133)
	S148= CtrlASIDIn=0                                          Premise(F77)
	S149= CtrlCP0=0                                             Premise(F78)
	S150= CP0[ASID]=pid                                         CP0-Hold(S113,S149)
	S151= CtrlEPCIn=0                                           Premise(F79)
	S152= CtrlExCodeIn=0                                        Premise(F80)
	S153= CtrlIMMU=0                                            Premise(F81)
	S154= CtrlPC=0                                              Premise(F82)
	S155= CtrlPCInc=0                                           Premise(F83)
	S156= PC[CIA]=addr                                          PC-Hold(S119,S155)
	S157= PC[Out]=addr+4                                        PC-Hold(S120,S154,S155)
	S158= CtrlIAddrReg=0                                        Premise(F84)
	S159= CtrlICache=0                                          Premise(F85)
	S160= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S123,S159)
	S161= CtrlIR=0                                              Premise(F86)
	S162= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S125,S161)
	S163= CtrlICacheReg=0                                       Premise(F87)
	S164= CtrlIMem=0                                            Premise(F88)
	S165= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S128,S164)
	S166= CtrlIRMux=0                                           Premise(F89)
	S167= CtrlGPR=0                                             Premise(F90)
	S168= GPR[rD]=lo                                            GPR-Hold(S131,S167)
	S169= CtrlLo=0                                              Premise(F91)
	S170= [Lo]=lo                                               Lo-Hold(S133,S169)

MEM(DMMU1)	S171= CP0.ASID=pid                                          CP0-Read-ASID(S150)
	S172= PC.CIA=addr                                           PC-Out(S156)
	S173= PC.CIA31_28=addr[31:28]                               PC-Out(S156)
	S174= PC.Out=addr+4                                         PC-Out(S157)
	S175= IR.Out={0,0,0,rD,0,16}                                IR-Out(S162)
	S176= IR.Out31_26=0                                         IR-Out(S162)
	S177= IR.Out25_21=0                                         IR-Out(S162)
	S178= IR.Out20_16=0                                         IR-Out(S162)
	S179= IR.Out15_11=rD                                        IR-Out(S162)
	S180= IR.Out10_6=0                                          IR-Out(S162)
	S181= IR.Out5_0=16                                          IR-Out(S162)
	S182= Lo.Out=lo                                             Lo-Out(S170)
	S183= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S170)
	S184= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S170)
	S185= CtrlASIDIn=0                                          Premise(F92)
	S186= CtrlCP0=0                                             Premise(F93)
	S187= CP0[ASID]=pid                                         CP0-Hold(S150,S186)
	S188= CtrlEPCIn=0                                           Premise(F94)
	S189= CtrlExCodeIn=0                                        Premise(F95)
	S190= CtrlIMMU=0                                            Premise(F96)
	S191= CtrlPC=0                                              Premise(F97)
	S192= CtrlPCInc=0                                           Premise(F98)
	S193= PC[CIA]=addr                                          PC-Hold(S156,S192)
	S194= PC[Out]=addr+4                                        PC-Hold(S157,S191,S192)
	S195= CtrlIAddrReg=0                                        Premise(F99)
	S196= CtrlICache=0                                          Premise(F100)
	S197= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S160,S196)
	S198= CtrlIR=0                                              Premise(F101)
	S199= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S162,S198)
	S200= CtrlICacheReg=0                                       Premise(F102)
	S201= CtrlIMem=0                                            Premise(F103)
	S202= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S165,S201)
	S203= CtrlIRMux=0                                           Premise(F104)
	S204= CtrlGPR=0                                             Premise(F105)
	S205= GPR[rD]=lo                                            GPR-Hold(S168,S204)
	S206= CtrlLo=0                                              Premise(F106)
	S207= [Lo]=lo                                               Lo-Hold(S170,S206)

MEM(DMMU2)	S208= CP0.ASID=pid                                          CP0-Read-ASID(S187)
	S209= PC.CIA=addr                                           PC-Out(S193)
	S210= PC.CIA31_28=addr[31:28]                               PC-Out(S193)
	S211= PC.Out=addr+4                                         PC-Out(S194)
	S212= IR.Out={0,0,0,rD,0,16}                                IR-Out(S199)
	S213= IR.Out31_26=0                                         IR-Out(S199)
	S214= IR.Out25_21=0                                         IR-Out(S199)
	S215= IR.Out20_16=0                                         IR-Out(S199)
	S216= IR.Out15_11=rD                                        IR-Out(S199)
	S217= IR.Out10_6=0                                          IR-Out(S199)
	S218= IR.Out5_0=16                                          IR-Out(S199)
	S219= Lo.Out=lo                                             Lo-Out(S207)
	S220= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S207)
	S221= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S207)
	S222= CtrlASIDIn=0                                          Premise(F107)
	S223= CtrlCP0=0                                             Premise(F108)
	S224= CP0[ASID]=pid                                         CP0-Hold(S187,S223)
	S225= CtrlEPCIn=0                                           Premise(F109)
	S226= CtrlExCodeIn=0                                        Premise(F110)
	S227= CtrlIMMU=0                                            Premise(F111)
	S228= CtrlPC=0                                              Premise(F112)
	S229= CtrlPCInc=0                                           Premise(F113)
	S230= PC[CIA]=addr                                          PC-Hold(S193,S229)
	S231= PC[Out]=addr+4                                        PC-Hold(S194,S228,S229)
	S232= CtrlIAddrReg=0                                        Premise(F114)
	S233= CtrlICache=0                                          Premise(F115)
	S234= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S197,S233)
	S235= CtrlIR=0                                              Premise(F116)
	S236= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S199,S235)
	S237= CtrlICacheReg=0                                       Premise(F117)
	S238= CtrlIMem=0                                            Premise(F118)
	S239= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S202,S238)
	S240= CtrlIRMux=0                                           Premise(F119)
	S241= CtrlGPR=0                                             Premise(F120)
	S242= GPR[rD]=lo                                            GPR-Hold(S205,S241)
	S243= CtrlLo=0                                              Premise(F121)
	S244= [Lo]=lo                                               Lo-Hold(S207,S243)

WB	S245= CP0.ASID=pid                                          CP0-Read-ASID(S224)
	S246= PC.CIA=addr                                           PC-Out(S230)
	S247= PC.CIA31_28=addr[31:28]                               PC-Out(S230)
	S248= PC.Out=addr+4                                         PC-Out(S231)
	S249= IR.Out={0,0,0,rD,0,16}                                IR-Out(S236)
	S250= IR.Out31_26=0                                         IR-Out(S236)
	S251= IR.Out25_21=0                                         IR-Out(S236)
	S252= IR.Out20_16=0                                         IR-Out(S236)
	S253= IR.Out15_11=rD                                        IR-Out(S236)
	S254= IR.Out10_6=0                                          IR-Out(S236)
	S255= IR.Out5_0=16                                          IR-Out(S236)
	S256= Lo.Out=lo                                             Lo-Out(S244)
	S257= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S244)
	S258= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S244)
	S259= CtrlASIDIn=0                                          Premise(F122)
	S260= CtrlCP0=0                                             Premise(F123)
	S261= CP0[ASID]=pid                                         CP0-Hold(S224,S260)
	S262= CtrlEPCIn=0                                           Premise(F124)
	S263= CtrlExCodeIn=0                                        Premise(F125)
	S264= CtrlIMMU=0                                            Premise(F126)
	S265= CtrlPC=0                                              Premise(F127)
	S266= CtrlPCInc=0                                           Premise(F128)
	S267= PC[CIA]=addr                                          PC-Hold(S230,S266)
	S268= PC[Out]=addr+4                                        PC-Hold(S231,S265,S266)
	S269= CtrlIAddrReg=0                                        Premise(F129)
	S270= CtrlICache=0                                          Premise(F130)
	S271= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S234,S270)
	S272= CtrlIR=0                                              Premise(F131)
	S273= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S236,S272)
	S274= CtrlICacheReg=0                                       Premise(F132)
	S275= CtrlIMem=0                                            Premise(F133)
	S276= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S239,S275)
	S277= CtrlIRMux=0                                           Premise(F134)
	S278= CtrlGPR=0                                             Premise(F135)
	S279= GPR[rD]=lo                                            GPR-Hold(S242,S278)
	S280= CtrlLo=0                                              Premise(F136)
	S281= [Lo]=lo                                               Lo-Hold(S244,S280)

POST	S261= CP0[ASID]=pid                                         CP0-Hold(S224,S260)
	S267= PC[CIA]=addr                                          PC-Hold(S230,S266)
	S268= PC[Out]=addr+4                                        PC-Hold(S231,S265,S266)
	S271= ICache[addr]={0,0,0,rD,0,16}                          ICache-Hold(S234,S270)
	S273= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S236,S272)
	S276= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S239,S275)
	S279= GPR[rD]=lo                                            GPR-Hold(S242,S278)
	S281= [Lo]=lo                                               Lo-Hold(S244,S280)

