{"vcs1":{"timestamp_begin":1704208782.940200562, "rt":1.12, "ut":0.39, "st":0.17}}
{"vcselab":{"timestamp_begin":1704208784.144457846, "rt":0.85, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1704208785.054175654, "rt":0.28, "ut":0.19, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704208782.504806143}
{"VCS_COMP_START_TIME": 1704208782.504806143}
{"VCS_COMP_END_TIME": 1704208786.888179974}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 341088}}
{"vcselab": {"peak_mem": 227160}}
