.include "../nominal.jsim"
.include "../stdcell.jsim"
.include "../lab3compare.jsim"

// compare
.subckt compare32 ALUFN[2:1] z v n cmp[31:0] 
.connect 0 cmp[31:1]
Xxor n v outputi xor2
Xor z outputi outputj or2
Xmux4 ALUFN[1] ALUFN[2] 0 z outputi outputj cmp[0] mux4
.ends 
