/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [16:0] celloutsig_0_25z;
  reg [13:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [9:0] celloutsig_0_35z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  reg [7:0] celloutsig_0_57z;
  wire [16:0] celloutsig_0_58z;
  wire [26:0] celloutsig_0_5z;
  wire [48:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [21:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [25:0] _00_;
  always_latch
    if (clkin_data[32]) _00_ = 26'h0000000;
    else if (clkin_data[0]) _00_ = { celloutsig_0_2z[13:7], celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_5z[26:20], celloutsig_0_5z[18:0] } = _00_;
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_14z[6] & celloutsig_0_22z);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_1_8z = !(celloutsig_1_4z[10] ? celloutsig_1_4z[2] : celloutsig_1_3z);
  assign celloutsig_0_9z = !(celloutsig_0_8z ? celloutsig_0_6z[28] : celloutsig_0_4z);
  assign celloutsig_0_48z = ~((celloutsig_0_19z[0] | celloutsig_0_46z) & (celloutsig_0_23z | celloutsig_0_13z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z | in_data[154]) & (celloutsig_1_0z | celloutsig_1_7z[8]));
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_8z | celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_11z | celloutsig_1_9z) & (celloutsig_1_8z | celloutsig_1_10z[5]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] | celloutsig_0_0z[2]) & (celloutsig_0_2z[5] | celloutsig_0_4z));
  assign celloutsig_0_4z = celloutsig_0_2z[14] | celloutsig_0_1z;
  assign celloutsig_0_18z = celloutsig_0_6z[6] | celloutsig_0_13z;
  assign celloutsig_0_6z = { celloutsig_0_5z[25:20], 1'h0, celloutsig_0_5z[18:5], celloutsig_0_5z[26:20], 1'h0, celloutsig_0_5z[18:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[8:6], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z[26:20], 1'h0, celloutsig_0_5z[18:0], celloutsig_0_1z, 1'h0 };
  assign celloutsig_1_7z = { in_data[170:151], celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_0z } / { 1'h1, celloutsig_1_7z[3:1] };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_10z } / { 1'h1, celloutsig_0_5z[24], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_27z = celloutsig_0_5z[25:21] / { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_6z[43:36] / { 1'h1, celloutsig_0_5z[14:8] };
  assign celloutsig_0_7z = { in_data[40:38], 2'h0 } >= { celloutsig_0_5z[24:22], celloutsig_0_4z, 1'h0 };
  assign celloutsig_1_19z = { celloutsig_1_10z[5:0], celloutsig_1_4z } >= { celloutsig_1_7z[2], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_22z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z } >= in_data[73:57];
  assign celloutsig_0_30z = celloutsig_0_6z[33:21] > { celloutsig_0_5z[23:20], 1'h0, celloutsig_0_5z[18:15], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_32z = { celloutsig_0_5z[8], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_18z } > celloutsig_0_2z[12:9];
  assign celloutsig_0_46z = celloutsig_0_27z[4:1] > celloutsig_0_14z[11:8];
  assign celloutsig_1_17z = { celloutsig_1_1z[3:2], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_13z } > celloutsig_1_10z;
  assign celloutsig_0_24z = celloutsig_0_6z[12:6] > { celloutsig_0_2z[9:4], celloutsig_0_18z };
  assign celloutsig_0_54z = { celloutsig_0_2z[4:0], celloutsig_0_19z, celloutsig_0_11z } <= celloutsig_0_14z[9:1];
  assign celloutsig_1_0z = in_data[186:136] <= in_data[174:124];
  assign celloutsig_1_18z = { celloutsig_1_10z[3], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_16z } <= { celloutsig_1_10z[5:0], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_10z[11:3], celloutsig_0_7z } <= celloutsig_0_5z[13:4];
  assign celloutsig_1_3z = { celloutsig_1_1z[4:2], celloutsig_1_2z } && { celloutsig_1_1z[4:2], celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_0z[3:1] && celloutsig_0_10z[10:9];
  assign celloutsig_0_1z = in_data[14:5] && in_data[31:22];
  assign celloutsig_1_1z = in_data[120:115] * in_data[127:122];
  assign celloutsig_0_17z = { celloutsig_0_10z[9:5], celloutsig_0_7z } * celloutsig_0_14z[5:0];
  assign celloutsig_0_33z = celloutsig_0_5z[26] ? { celloutsig_0_26z[0], celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_30z, 1'h0, celloutsig_0_30z } : { celloutsig_0_28z[7:2], celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_20z ? { 1'h0, celloutsig_0_5z[18:14], celloutsig_0_29z[3:1], 1'h1 } : { celloutsig_0_26z[1], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_33z };
  assign celloutsig_0_15z = celloutsig_0_9z ? { in_data[31:24], celloutsig_0_1z } : celloutsig_0_6z[17:9];
  assign celloutsig_0_19z = celloutsig_0_2z[3] ? celloutsig_0_10z[9:7] : celloutsig_0_10z[4:2];
  assign celloutsig_1_2z = { in_data[118:116], celloutsig_1_1z } != { in_data[155:150], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_58z = ~ { celloutsig_0_25z[15:2], celloutsig_0_48z, celloutsig_0_54z, celloutsig_0_16z };
  assign celloutsig_1_4z = ~ in_data[123:113];
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z } | { celloutsig_1_4z[0], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_2z = { in_data[20:9], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } | in_data[14:0];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_1z } >> { celloutsig_1_4z[4:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_5z[14:3] >> celloutsig_0_6z[25:14];
  assign celloutsig_0_16z = ~((celloutsig_0_1z & celloutsig_0_15z[4]) | celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_10z[9] & celloutsig_0_7z) | celloutsig_0_17z[5]);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[23:20];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_57z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_57z = celloutsig_0_35z[7:0];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_25z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_2z[13:0], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_7z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_11z = ~((celloutsig_0_10z[1] & celloutsig_0_8z) | (in_data[61] & celloutsig_0_1z));
  assign celloutsig_0_29z[3:1] = ~ celloutsig_0_28z[3:1];
  assign celloutsig_0_29z[0] = 1'h1;
  assign celloutsig_0_5z[19] = 1'h0;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
