Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 19 07:45:18 2021
| Host         : LAPTOP-BFI2BQC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopMicro_timing_summary_routed.rpt -pb TopMicro_timing_summary_routed.pb -rpx TopMicro_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMicro
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1209)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3399)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1209)
---------------------------
 There are 1209 register/latch pins with no clock driven by root clock pin: clkdiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3399)
---------------------------------------------------
 There are 3399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.120        0.000                      0                   66        0.274        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.120        0.000                      0                   66        0.274        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 3.447ns (58.214%)  route 2.474ns (41.786%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    i_reg[24]_i_1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.994 r  i_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.994    i_reg[28]_i_1_n_6
    SLICE_X12Y29         FDRE                                         r  i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  i_reg[29]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.109    15.114    i_reg[29]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 3.439ns (58.157%)  route 2.474ns (41.843%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    i_reg[24]_i_1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.986 r  i_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.986    i_reg[28]_i_1_n_4
    SLICE_X12Y29         FDRE                                         r  i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  i_reg[31]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.109    15.114    i_reg[31]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 3.363ns (57.612%)  route 2.474ns (42.388%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    i_reg[24]_i_1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.910 r  i_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.910    i_reg[28]_i_1_n_5
    SLICE_X12Y29         FDRE                                         r  i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  i_reg[30]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.109    15.114    i_reg[30]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 3.343ns (57.467%)  route 2.474ns (42.533%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.671 r  i_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.671    i_reg[24]_i_1_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.890 r  i_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.890    i_reg[28]_i_1_n_7
    SLICE_X12Y29         FDRE                                         r  i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  i_reg[28]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)        0.109    15.114    i_reg[28]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 3.330ns (57.371%)  route 2.474ns (42.629%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.877 r  i_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.877    i_reg[24]_i_1_n_6
    SLICE_X12Y28         FDRE                                         r  i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  i_reg[25]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    15.113    i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 3.322ns (57.313%)  route 2.474ns (42.687%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.869 r  i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.869    i_reg[24]_i_1_n_4
    SLICE_X12Y28         FDRE                                         r  i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  i_reg[27]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    15.113    i_reg[27]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 3.246ns (56.745%)  route 2.474ns (43.255%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.793 r  i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.793    i_reg[24]_i_1_n_5
    SLICE_X12Y28         FDRE                                         r  i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  i_reg[26]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    15.113    i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 3.226ns (56.594%)  route 2.474ns (43.406%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.554 r  i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.554    i_reg[20]_i_1_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.773 r  i_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.773    i_reg[24]_i_1_n_7
    SLICE_X12Y28         FDRE                                         r  i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  i_reg[24]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)        0.109    15.113    i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 3.213ns (56.494%)  route 2.474ns (43.506%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.760 r  i_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.760    i_reg[20]_i_1_n_6
    SLICE_X12Y27         FDRE                                         r  i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  i_reg[21]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.109    15.111    i_reg[21]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 3.205ns (56.433%)  route 2.474ns (43.567%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  i_reg[7]/Q
                         net (fo=3, routed)           0.849     6.440    i_reg[7]
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  i[0]_i_30/O
                         net (fo=1, routed)           0.000     6.564    i[0]_i_30_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.096 r  i_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.096    i_reg[0]_i_16_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  i_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_reg[0]_i_9_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  i_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.324    i_reg[0]_i_7_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.595 r  i_reg[0]_i_2/CO[0]
                         net (fo=34, routed)          1.616     9.211    estado1
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.373     9.584 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     9.584    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.960 r  i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    i_reg[0]_i_1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    i_reg[4]_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.203    i_reg[8]_i_1_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.320 r  i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.320    i_reg[12]_i_1_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.437 r  i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    i_reg[16]_i_1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.752 r  i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.752    i_reg[20]_i_1_n_4
    SLICE_X12Y27         FDRE                                         r  i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.436    14.777    clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  i_reg[23]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.109    15.111    i_reg[23]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  estado_reg[0]/Q
                         net (fo=34, routed)          0.179     1.759    estado[0]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  estado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    estado[0]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091     1.530    estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  i_reg[3]/Q
                         net (fo=1, routed)           0.137     1.740    i_reg_n_0_[3]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  i[0]_i_3/O
                         net (fo=1, routed)           0.000     1.785    i[0]_i_3_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.849 r  i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    i_reg[0]_i_1_n_4
    SLICE_X12Y22         FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  estado_reg[0]/Q
                         net (fo=34, routed)          0.139     1.720    estado[0]
    SLICE_X12Y22         FDRE                                         r  i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  i_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDRE (Hold_fdre_C_CE)       -0.016     1.436    i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  estado_reg[0]/Q
                         net (fo=34, routed)          0.139     1.720    estado[0]
    SLICE_X12Y22         FDRE                                         r  i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  i_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDRE (Hold_fdre_C_CE)       -0.016     1.436    i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  estado_reg[0]/Q
                         net (fo=34, routed)          0.139     1.720    estado[0]
    SLICE_X12Y22         FDRE                                         r  i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  i_reg[2]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDRE (Hold_fdre_C_CE)       -0.016     1.436    i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  estado_reg[0]/Q
                         net (fo=34, routed)          0.139     1.720    estado[0]
    SLICE_X12Y22         FDRE                                         r  i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X12Y22         FDRE (Hold_fdre_C_CE)       -0.016     1.436    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.554     1.437    clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  i_reg[19]/Q
                         net (fo=3, routed)           0.148     1.749    i_reg[19]
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  i[16]_i_2/O
                         net (fo=1, routed)           0.000     1.794    i[16]_i_2_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    i_reg[16]_i_1_n_4
    SLICE_X12Y26         FDRE                                         r  i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  i_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  i_reg[23]/Q
                         net (fo=3, routed)           0.148     1.751    i_reg[23]
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  i[20]_i_2/O
                         net (fo=1, routed)           0.000     1.796    i[20]_i_2_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.860 r  i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    i_reg[20]_i_1_n_4
    SLICE_X12Y27         FDRE                                         r  i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  i_reg[23]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  i_reg[27]/Q
                         net (fo=2, routed)           0.149     1.752    i_reg[27]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  i[24]_i_2/O
                         net (fo=1, routed)           0.000     1.797    i[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.861 r  i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    i_reg[24]_i_1_n_4
    SLICE_X12Y28         FDRE                                         r  i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  i_reg[27]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  i_reg[11]/Q
                         net (fo=2, routed)           0.149     1.749    i_reg[11]
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  i[8]_i_2/O
                         net (fo=1, routed)           0.000     1.794    i[8]_i_2_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    i_reg[8]_i_1_n_4
    SLICE_X12Y24         FDRE                                         r  i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  i_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y30   clkdiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y22   estado_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y22   i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   i_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   i_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   i_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   i_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   i_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   i_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y28   i_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y30   clkdiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   i_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y25   i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   i_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   i_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y29   i_reg[30]/C



