{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708456569605 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1708456569605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mkr_vidor_anpr 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"mkr_vidor_anpr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708456569611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708456569639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708456569639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708456569723 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708456569727 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708456569806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708456569806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708456569806 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708456569806 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708456569808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708456569808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708456569808 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708456569808 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708456569808 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708456569809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mkr_vidor_anpr.sdc " "Synopsys Design Constraints File file not found: 'mkr_vidor_anpr.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708456570163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708456570163 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708456570167 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708456570167 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708456570168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_48MHz~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK_48MHz~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708456570189 ""}  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 80 416 584 96 "CLK_48MHz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708456570189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708456570370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708456570370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708456570370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708456570371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708456570372 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708456570373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708456570373 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708456570373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708456570386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708456570387 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708456570387 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708456570425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708456570428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708456570737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708456570783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708456570793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708456571303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708456571303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708456571486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 12 { 0 ""} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708456571848 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708456571848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708456572057 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708456572057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708456572059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708456572139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708456572146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708456572261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708456572261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708456572405 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708456572670 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1708456572819 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 Cyclone 10 LP " "40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_AREF 3.3-V LVTTL B1 " "Pin MKR_AREF uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_AREF } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_AREF" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 80 1072 1248 96 "MKR_AREF" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[6\] 3.3-V LVTTL G2 " "Pin MKR_ANALOG\[6\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[6\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[5\] 3.3-V LVTTL F3 " "Pin MKR_ANALOG\[5\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[5\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[4\] 3.3-V LVTTL D3 " "Pin MKR_ANALOG\[4\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[4\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[3\] 3.3-V LVTTL D1 " "Pin MKR_ANALOG\[3\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[3\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[2\] 3.3-V LVTTL C6 " "Pin MKR_ANALOG\[2\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[2\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[1\] 3.3-V LVTTL C3 " "Pin MKR_ANALOG\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[1\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_ANALOG\[0\] 3.3-V LVTTL C2 " "Pin MKR_ANALOG\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[0\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[14\] 3.3-V LVTTL A13 " "Pin MKR_GPIO\[14\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[14\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[13\] 3.3-V LVTTL C11 " "Pin MKR_GPIO\[13\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[13\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[12\] 3.3-V LVTTL B16 " "Pin MKR_GPIO\[12\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[12\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[11\] 3.3-V LVTTL C15 " "Pin MKR_GPIO\[11\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[11\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[10\] 3.3-V LVTTL C16 " "Pin MKR_GPIO\[10\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[10\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[9\] 3.3-V LVTTL F15 " "Pin MKR_GPIO\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[9\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[8\] 3.3-V LVTTL F16 " "Pin MKR_GPIO\[8\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[8\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[7\] 3.3-V LVTTL G15 " "Pin MKR_GPIO\[7\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[7\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[6\] 3.3-V LVTTL G16 " "Pin MKR_GPIO\[6\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[6\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[5\] 3.3-V LVTTL T2 " "Pin MKR_GPIO\[5\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[5\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[4\] 3.3-V LVTTL T3 " "Pin MKR_GPIO\[4\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[4\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[3\] 3.3-V LVTTL R3 " "Pin MKR_GPIO\[3\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[3\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[2\] 3.3-V LVTTL P3 " "Pin MKR_GPIO\[2\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[2\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[1\] 3.3-V LVTTL N3 " "Pin MKR_GPIO\[1\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[1\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MKR_GPIO\[0\] 3.3-V LVTTL G1 " "Pin MKR_GPIO\[0\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[0\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL B6 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL D6 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL D8 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL E6 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL E8 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL E7 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL C8 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL F8 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL A6 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL B5 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL A5 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL A4 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL A3 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL B3 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL B4 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL A2 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 624 1072 1248 640 "SDRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_48MHz 3.3-V LVTTL E2 " "Pin CLK_48MHz uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLK_48MHz } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_48MHz" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 80 416 584 96 "CLK_48MHz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708456572825 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708456572825 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_AREF a permanently disabled " "Pin MKR_AREF has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_AREF } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_AREF" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 80 1072 1248 96 "MKR_AREF" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[6\] a permanently disabled " "Pin MKR_ANALOG\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[6\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[5\] a permanently disabled " "Pin MKR_ANALOG\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[5\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[4\] a permanently disabled " "Pin MKR_ANALOG\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[4\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[3\] a permanently disabled " "Pin MKR_ANALOG\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[3\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[2\] a permanently disabled " "Pin MKR_ANALOG\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[2\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[1\] a permanently disabled " "Pin MKR_ANALOG\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[1\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_ANALOG\[0\] a permanently disabled " "Pin MKR_ANALOG\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_ANALOG[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_ANALOG\[0\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 104 1072 1263 120 "MKR_ANALOG" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[14\] a permanently disabled " "Pin MKR_GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[14] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[14\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[13\] a permanently disabled " "Pin MKR_GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[13] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[13\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[12\] a permanently disabled " "Pin MKR_GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[12] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[12\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[11\] a permanently disabled " "Pin MKR_GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[11] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[11\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[10\] a permanently disabled " "Pin MKR_GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[10] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[10\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[9\] a permanently disabled " "Pin MKR_GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[9] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[9\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[8\] a permanently disabled " "Pin MKR_GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[8] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[8\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[7\] a permanently enabled " "Pin MKR_GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[7\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[6\] a permanently enabled " "Pin MKR_GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[6\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[5\] a permanently enabled " "Pin MKR_GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[5\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[4\] a permanently enabled " "Pin MKR_GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[4\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[3\] a permanently enabled " "Pin MKR_GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[3\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[2\] a permanently enabled " "Pin MKR_GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[2\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[1\] a permanently enabled " "Pin MKR_GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[1\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MKR_GPIO\[0\] a permanently enabled " "Pin MKR_GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { MKR_GPIO[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MKR_GPIO\[0\]" } } } } { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { { 128 1072 1256 144 "MKR_GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708456572826 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1708456572826 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomsm/source/repos/PROJ300/fpga/project/output_files/mkr_vidor_anpr.fit.smsg " "Generated suppressed messages file C:/Users/tomsm/source/repos/PROJ300/fpga/project/output_files/mkr_vidor_anpr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708456572869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5735 " "Peak virtual memory: 5735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708456573101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 19:16:13 2024 " "Processing ended: Tue Feb 20 19:16:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708456573101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708456573101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708456573101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708456573101 ""}
