INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:52:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 fork51/control/generateBlocks[6].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.295ns period=4.590ns})
  Destination:            buffer82/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.295ns period=4.590ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.590ns  (clk rise@4.590ns - clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.732ns (17.687%)  route 3.407ns (82.313%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.073 - 4.590 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2630, unset)         0.508     0.508    fork51/control/generateBlocks[6].regblock/clk
    SLICE_X17Y88         FDSE                                         r  fork51/control/generateBlocks[6].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  fork51/control/generateBlocks[6].regblock/transmitValue_reg/Q
                         net (fo=10, routed)          0.435     1.159    buffer108/control/transmitValue_14
    SLICE_X19Y88         LUT6 (Prop_lut6_I1_O)        0.043     1.202 f  buffer108/control/transmitValue_i_5__26/O
                         net (fo=4, routed)           0.223     1.425    buffer119/control/cond_br22_falseOut_valid
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.043     1.468 f  buffer119/control/transmitValue_i_4__38/O
                         net (fo=7, routed)           0.194     1.662    buffer122/control/cond_br25_falseOut_valid
    SLICE_X19Y89         LUT5 (Prop_lut5_I3_O)        0.043     1.705 f  buffer122/control/transmitValue_i_5__21/O
                         net (fo=2, routed)           0.240     1.945    control_merge10/tehb/control/cond_br28_falseOut_valid
    SLICE_X18Y90         LUT5 (Prop_lut5_I1_O)        0.043     1.988 f  control_merge10/tehb/control/outputValid_i_2__39/O
                         net (fo=11, routed)          0.291     2.279    buffer137/control/p_1_in
    SLICE_X17Y89         LUT6 (Prop_lut6_I1_O)        0.043     2.322 r  buffer137/control/transmitValue_i_7__7/O
                         net (fo=2, routed)           0.345     2.667    buffer134/fifo/blockStopArray[0]
    SLICE_X18Y87         LUT5 (Prop_lut5_I3_O)        0.043     2.710 f  buffer134/fifo/transmitValue_i_3__29/O
                         net (fo=5, routed)           0.271     2.980    fork53/control/generateBlocks[3].regblock/buffer134_outs_ready
    SLICE_X16Y89         LUT6 (Prop_lut6_I4_O)        0.043     3.023 r  fork53/control/generateBlocks[3].regblock/transmitValue_i_4__4/O
                         net (fo=1, routed)           0.300     3.323    buffer119/control/transmitValue_reg_5
    SLICE_X15Y89         LUT6 (Prop_lut6_I5_O)        0.043     3.366 f  buffer119/control/transmitValue_i_2__126/O
                         net (fo=11, routed)          0.273     3.639    buffer119/control/outputValid_reg_2
    SLICE_X15Y89         LUT6 (Prop_lut6_I2_O)        0.043     3.682 f  buffer119/control/fullReg_i_8__1/O
                         net (fo=1, routed)           0.228     3.909    fork51/control/generateBlocks[2].regblock/branch_ready__2
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.043     3.952 r  fork51/control/generateBlocks[2].regblock/fullReg_i_6__0/O
                         net (fo=1, routed)           0.257     4.210    fork50/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.253 r  fork50/control/generateBlocks[0].regblock/fullReg_i_4__13/O
                         net (fo=7, routed)           0.095     4.348    fork39/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.391 r  fork39/control/generateBlocks[1].regblock/dataReg[4]_i_1__9/O
                         net (fo=5, routed)           0.256     4.647    buffer82/E[0]
    SLICE_X12Y88         FDRE                                         r  buffer82/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.590     4.590 r  
                                                      0.000     4.590 r  clk (IN)
                         net (fo=2630, unset)         0.483     5.073    buffer82/clk
    SLICE_X12Y88         FDRE                                         r  buffer82/dataReg_reg[0]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty           -0.035     5.037    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169     4.868    buffer82/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.868    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  0.222    




