

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Mon Aug  5 17:48:13 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_wedgePatch_init_fu_398                 |wedgePatch_init                 |      221|      222|   0.663 us|  0.666 us|  221|  222|     none|
        |grp_makeSuperPoint_alignedToLine11_fu_407  |makeSuperPoint_alignedToLine11  |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_add_patch9_fu_426                      |add_patch9                      |        8|      594|  24.000 ns|  1.782 us|    8|  594|     none|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |       24|       24|         2|          1|          1|    24|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_15, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 20 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 22 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 23 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.19ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1483]   --->   Operation 24 'alloca' 'init_patch_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 25 [1/1] (1.19ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1526]   --->   Operation 25 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1556]   --->   Operation 26 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln1491 = br void" [patchMaker.cpp:1491]   --->   Operation 27 'br' 'br_ln1491' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1491_1, void %.split20" [patchMaker.cpp:1491]   --->   Operation 28 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1491_1, void %.split20" [patchMaker.cpp:1491]   --->   Operation 29 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1497_2, void %.split20" [patchMaker.cpp:1497]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1497_1, void %.split20" [patchMaker.cpp:1497]   --->   Operation 31 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1503, void %.split20" [patchMaker.cpp:1503]   --->   Operation 32 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln1491_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1491]   --->   Operation 33 'add' 'add_ln1491_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln1491 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1491]   --->   Operation 35 'icmp' 'icmp_ln1491' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1491 = br i1 %icmp_ln1491, void %.split20, void %.preheader2.preheader" [patchMaker.cpp:1491]   --->   Operation 36 'br' 'br_ln1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln1491 = add i3 %a, i3 1" [patchMaker.cpp:1491]   --->   Operation 37 'add' 'add_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln1497 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1497]   --->   Operation 38 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln1491 = select i1 %icmp_ln1497, i5 0, i5 %b" [patchMaker.cpp:1491]   --->   Operation 39 'select' 'select_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln1491_1 = select i1 %icmp_ln1497, i3 %add_ln1491, i3 %a" [patchMaker.cpp:1491]   --->   Operation 40 'select' 'select_ln1491_1' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln1491)   --->   "%xor_ln1491 = xor i1 %icmp_ln1497, i1 1" [patchMaker.cpp:1491]   --->   Operation 41 'xor' 'xor_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln1503 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1503]   --->   Operation 42 'icmp' 'icmp_ln1503' <Predicate = (!icmp_ln1491)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1491 = and i1 %icmp_ln1503, i1 %xor_ln1491" [patchMaker.cpp:1491]   --->   Operation 43 'and' 'and_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln1497 = add i5 %select_ln1491, i5 1" [patchMaker.cpp:1497]   --->   Operation 44 'add' 'add_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln1497)   --->   "%or_ln1497 = or i1 %and_ln1491, i1 %icmp_ln1497" [patchMaker.cpp:1497]   --->   Operation 45 'or' 'or_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1497 = select i1 %or_ln1497, i2 0, i2 %c" [patchMaker.cpp:1497]   --->   Operation 46 'select' 'select_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln1497_1 = select i1 %and_ln1491, i5 %add_ln1497, i5 %select_ln1491" [patchMaker.cpp:1497]   --->   Operation 47 'select' 'select_ln1497_1' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.43ns)   --->   "%add_ln1503 = add i2 %select_ln1497, i2 1" [patchMaker.cpp:1503]   --->   Operation 48 'add' 'add_ln1503' <Predicate = (!icmp_ln1491)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln1497_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1497]   --->   Operation 49 'add' 'add_ln1497_1' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.30ns)   --->   "%select_ln1497_2 = select i1 %icmp_ln1497, i7 1, i7 %add_ln1497_1" [patchMaker.cpp:1497]   --->   Operation 50 'select' 'select_ln1497_2' <Predicate = (!icmp_ln1491)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1491_1, i4 0" [patchMaker.cpp:1508]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i7 %tmp" [patchMaker.cpp:1497]   --->   Operation 52 'zext' 'zext_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1508 = zext i5 %select_ln1497_1" [patchMaker.cpp:1508]   --->   Operation 53 'zext' 'zext_ln1508' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln1508 = add i8 %zext_ln1497, i8 %zext_ln1508" [patchMaker.cpp:1508]   --->   Operation 54 'add' 'add_ln1508' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln1508_1)   --->   "%empty_85 = shl i8 %add_ln1508, i8 1" [patchMaker.cpp:1508]   --->   Operation 55 'shl' 'empty_85' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln1508_1)   --->   "%zext_ln1508_1 = zext i2 %select_ln1497" [patchMaker.cpp:1508]   --->   Operation 56 'zext' 'zext_ln1508_1' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1508_1 = add i8 %empty_85, i8 %zext_ln1508_1" [patchMaker.cpp:1508]   --->   Operation 57 'add' 'add_ln1508_1' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1508_2 = zext i8 %add_ln1508_1" [patchMaker.cpp:1508]   --->   Operation 63 'zext' 'zext_ln1508_2' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1508_2" [patchMaker.cpp:1508]   --->   Operation 64 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln1503 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [patchMaker.cpp:1503]   --->   Operation 65 'specloopname' 'specloopname_ln1503' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.19ns)   --->   "%store_ln1508 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1508]   --->   Operation 66 'store' 'store_ln1508' <Predicate = (!icmp_ln1491)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln1517 = br void %.preheader2" [patchMaker.cpp:1517]   --->   Operation 68 'br' 'br_ln1517' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.19>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %call_ret1, void %.split14, i32 %p_read_4, void %.preheader2.preheader" [patchMaker.cpp:1522]   --->   Operation 69 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1517, void %.split14, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1517]   --->   Operation 70 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.57ns)   --->   "%add_ln1517 = add i3 %i, i3 1" [patchMaker.cpp:1517]   --->   Operation 71 'add' 'add_ln1517' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln1517 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1517]   --->   Operation 72 'icmp' 'icmp_ln1517' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 73 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1517 = br i1 %icmp_ln1517, void %.split14, void %.preheader1.preheader.preheader" [patchMaker.cpp:1517]   --->   Operation 74 'br' 'br_ln1517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (0.69ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1522]   --->   Operation 75 'call' 'call_ret1' <Predicate = (!icmp_ln1517)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln1534 = br void %.preheader1.preheader" [patchMaker.cpp:1534]   --->   Operation 76 'br' 'br_ln1534' <Predicate = (icmp_ln1517)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln1517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [patchMaker.cpp:1517]   --->   Operation 77 'specloopname' 'specloopname_ln1517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1522]   --->   Operation 78 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1534_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1534]   --->   Operation 80 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1534_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1534]   --->   Operation 81 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1540_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1540]   --->   Operation 82 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1540_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1540]   --->   Operation 83 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1546, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1546]   --->   Operation 84 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln1534_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1534]   --->   Operation 85 'add' 'add_ln1534_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln1534 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1534]   --->   Operation 87 'icmp' 'icmp_ln1534' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1534 = br i1 %icmp_ln1534, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1534]   --->   Operation 88 'br' 'br_ln1534' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln1534 = add i3 %b_1, i3 1" [patchMaker.cpp:1534]   --->   Operation 89 'add' 'add_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.59ns)   --->   "%icmp_ln1540 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1540]   --->   Operation 90 'icmp' 'icmp_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.27ns)   --->   "%select_ln1534 = select i1 %icmp_ln1540, i5 0, i5 %c_1" [patchMaker.cpp:1534]   --->   Operation 91 'select' 'select_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln1534_1 = select i1 %icmp_ln1540, i3 %add_ln1534, i3 %b_1" [patchMaker.cpp:1534]   --->   Operation 92 'select' 'select_ln1534_1' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln1534)   --->   "%xor_ln1534 = xor i1 %icmp_ln1540, i1 1" [patchMaker.cpp:1534]   --->   Operation 93 'xor' 'xor_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.34ns)   --->   "%icmp_ln1546 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1546]   --->   Operation 94 'icmp' 'icmp_ln1546' <Predicate = (!icmp_ln1534)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1534 = and i1 %icmp_ln1546, i1 %xor_ln1534" [patchMaker.cpp:1534]   --->   Operation 95 'and' 'and_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln1540 = add i5 %select_ln1534, i5 1" [patchMaker.cpp:1540]   --->   Operation 96 'add' 'add_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln1540)   --->   "%or_ln1540 = or i1 %and_ln1534, i1 %icmp_ln1540" [patchMaker.cpp:1540]   --->   Operation 97 'or' 'or_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1540 = select i1 %or_ln1540, i2 0, i2 %d" [patchMaker.cpp:1540]   --->   Operation 98 'select' 'select_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.27ns)   --->   "%select_ln1540_1 = select i1 %and_ln1534, i5 %add_ln1540, i5 %select_ln1534" [patchMaker.cpp:1540]   --->   Operation 99 'select' 'select_ln1540_1' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.43ns)   --->   "%add_ln1546 = add i2 %select_ln1540, i2 1" [patchMaker.cpp:1546]   --->   Operation 100 'add' 'add_ln1546' <Predicate = (!icmp_ln1534)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln1540_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1540]   --->   Operation 101 'add' 'add_ln1540_1' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.30ns)   --->   "%select_ln1540_2 = select i1 %icmp_ln1540, i7 1, i7 %add_ln1540_1" [patchMaker.cpp:1540]   --->   Operation 102 'select' 'select_ln1540_2' <Predicate = (!icmp_ln1534)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.41>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1534_1, i4 0" [patchMaker.cpp:1551]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i7 %tmp_s" [patchMaker.cpp:1540]   --->   Operation 104 'zext' 'zext_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1551 = zext i5 %select_ln1540_1" [patchMaker.cpp:1551]   --->   Operation 105 'zext' 'zext_ln1551' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln1551 = add i8 %zext_ln1540, i8 %zext_ln1551" [patchMaker.cpp:1551]   --->   Operation 106 'add' 'add_ln1551' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1551_1)   --->   "%empty_88 = shl i8 %add_ln1551, i8 1" [patchMaker.cpp:1551]   --->   Operation 107 'shl' 'empty_88' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln1551_1)   --->   "%zext_ln1551_1 = zext i2 %select_ln1540" [patchMaker.cpp:1551]   --->   Operation 108 'zext' 'zext_ln1551_1' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1551_1 = add i8 %empty_88, i8 %zext_ln1551_1" [patchMaker.cpp:1551]   --->   Operation 109 'add' 'add_ln1551_1' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.19>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 111 'speclooptripcount' 'empty_87' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1551_2 = zext i8 %add_ln1551_1" [patchMaker.cpp:1551]   --->   Operation 115 'zext' 'zext_ln1551_2' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1551_2" [patchMaker.cpp:1551]   --->   Operation 116 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln1546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [patchMaker.cpp:1546]   --->   Operation 117 'specloopname' 'specloopname_ln1546' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.19ns)   --->   "%store_ln1551 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1551]   --->   Operation 118 'store' 'store_ln1551' <Predicate = (!icmp_ln1534)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.38>
ST_11 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln1564 = br void %.preheader.preheader" [patchMaker.cpp:1564]   --->   Operation 120 'br' 'br_ln1564' <Predicate = true> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.76>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i5 %add_ln1564_1, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1564]   --->   Operation 121 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%b_2 = phi i2 %select_ln1564_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1564]   --->   Operation 122 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i5 %select_ln1570_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1570]   --->   Operation 123 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1570_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1570]   --->   Operation 124 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%d_1 = phi i2 %add_ln1576, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1576]   --->   Operation 125 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln1564_1 = add i5 %indvar_flatten57, i5 1" [patchMaker.cpp:1564]   --->   Operation 126 'add' 'add_ln1564_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.63ns)   --->   "%icmp_ln1564 = icmp_eq  i5 %indvar_flatten57, i5 24" [patchMaker.cpp:1564]   --->   Operation 128 'icmp' 'icmp_ln1564' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln1564 = br i1 %icmp_ln1564, void %.preheader, void" [patchMaker.cpp:1564]   --->   Operation 129 'br' 'br_ln1564' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.43ns)   --->   "%add_ln1564 = add i2 %b_2, i2 1" [patchMaker.cpp:1564]   --->   Operation 130 'add' 'add_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.63ns)   --->   "%icmp_ln1570 = icmp_eq  i5 %indvar_flatten43, i5 8" [patchMaker.cpp:1570]   --->   Operation 131 'icmp' 'icmp_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.27ns)   --->   "%select_ln1564 = select i1 %icmp_ln1570, i3 0, i3 %c_2" [patchMaker.cpp:1564]   --->   Operation 132 'select' 'select_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.27ns)   --->   "%select_ln1564_1 = select i1 %icmp_ln1570, i2 %add_ln1564, i2 %b_2" [patchMaker.cpp:1564]   --->   Operation 133 'select' 'select_ln1564_1' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln1564)   --->   "%xor_ln1564 = xor i1 %icmp_ln1570, i1 1" [patchMaker.cpp:1564]   --->   Operation 134 'xor' 'xor_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.34ns)   --->   "%icmp_ln1576 = icmp_eq  i2 %d_1, i2 2" [patchMaker.cpp:1576]   --->   Operation 135 'icmp' 'icmp_ln1576' <Predicate = (!icmp_ln1564)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1564 = and i1 %icmp_ln1576, i1 %xor_ln1564" [patchMaker.cpp:1564]   --->   Operation 136 'and' 'and_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.57ns)   --->   "%add_ln1570 = add i3 %select_ln1564, i3 1" [patchMaker.cpp:1570]   --->   Operation 137 'add' 'add_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln1570)   --->   "%or_ln1570 = or i1 %and_ln1564, i1 %icmp_ln1570" [patchMaker.cpp:1570]   --->   Operation 138 'or' 'or_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1570 = select i1 %or_ln1570, i2 0, i2 %d_1" [patchMaker.cpp:1570]   --->   Operation 139 'select' 'select_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln1570_1 = select i1 %and_ln1564, i3 %add_ln1570, i3 %select_ln1564" [patchMaker.cpp:1570]   --->   Operation 140 'select' 'select_ln1570_1' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.43ns)   --->   "%add_ln1576 = add i2 %select_ln1570, i2 1" [patchMaker.cpp:1576]   --->   Operation 141 'add' 'add_ln1576' <Predicate = (!icmp_ln1564)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln1570_1 = add i5 %indvar_flatten43, i5 1" [patchMaker.cpp:1570]   --->   Operation 142 'add' 'add_ln1570_1' <Predicate = (!icmp_ln1564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.27ns)   --->   "%select_ln1570_2 = select i1 %icmp_ln1570, i5 1, i5 %add_ln1570_1" [patchMaker.cpp:1570]   --->   Operation 143 'select' 'select_ln1570_2' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 7> <Delay = 2.11>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 144 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 145 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln1564_1, i2 0" [patchMaker.cpp:1581]   --->   Operation 146 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1570 = zext i4 %tmp_1" [patchMaker.cpp:1570]   --->   Operation 147 'zext' 'zext_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1581 = zext i3 %select_ln1570_1" [patchMaker.cpp:1581]   --->   Operation 150 'zext' 'zext_ln1581' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.70ns)   --->   "%add_ln1581 = add i5 %zext_ln1570, i5 %zext_ln1581" [patchMaker.cpp:1581]   --->   Operation 151 'add' 'add_ln1581' <Predicate = (!icmp_ln1564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln1581_1)   --->   "%empty_90 = shl i5 %add_ln1581, i5 1" [patchMaker.cpp:1581]   --->   Operation 152 'shl' 'empty_90' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln1581_1)   --->   "%zext_ln1581_1 = zext i2 %select_ln1570" [patchMaker.cpp:1581]   --->   Operation 154 'zext' 'zext_ln1581_1' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1581_1 = add i5 %empty_90, i5 %zext_ln1581_1" [patchMaker.cpp:1581]   --->   Operation 155 'add' 'add_ln1581_1' <Predicate = (!icmp_ln1564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1581_2 = zext i5 %add_ln1581_1" [patchMaker.cpp:1581]   --->   Operation 156 'zext' 'zext_ln1581_2' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1581_2" [patchMaker.cpp:1581]   --->   Operation 157 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln1576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [patchMaker.cpp:1576]   --->   Operation 158 'specloopname' 'specloopname_ln1576' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.69ns)   --->   "%store_ln1581 = store i32 0, i5 %NPpatches_parameters_V_addr" [patchMaker.cpp:1581]   --->   Operation 159 'store' 'store_ln1581' <Predicate = (!icmp_ln1564)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln1588 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1588]   --->   Operation 161 'call' 'call_ln1588' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln1588 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1588]   --->   Operation 162 'call' 'call_ln1588' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1591]   --->   Operation 163 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.58>
ST_16 : Operation 164 [2/2] (0.58ns)   --->   "%call_ln1591 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %output_patch_stream_V, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1591]   --->   Operation 164 'call' 'call_ln1591' <Predicate = true> <Delay = 0.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 0.70>
ST_17 : Operation 165 [1/2] (0.70ns)   --->   "%call_ln1591 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %output_patch_stream_V, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1591]   --->   Operation 165 'call' 'call_ln1591' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln1592 = ret i32 %ppl_0" [patchMaker.cpp:1592]   --->   Operation 166 'ret' 'ret_ln1592' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_patch_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ apexZ0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 000000000000000000]
specinterface_ln0            (specinterface    ) [ 000000000000000000]
leftRight_read               (read             ) [ 001111110000000000]
p_read_4                     (read             ) [ 001111110000000000]
z_top_read                   (read             ) [ 001111110000000000]
apexZ0_read                  (read             ) [ 001111110000000000]
init_patch_V                 (alloca           ) [ 001111111111111100]
NPpatches_superpoints_V      (alloca           ) [ 001111111111111111]
NPpatches_parameters_V       (alloca           ) [ 001111111111111111]
br_ln1491                    (br               ) [ 011110000000000000]
indvar_flatten13             (phi              ) [ 001000000000000000]
a                            (phi              ) [ 001000000000000000]
indvar_flatten               (phi              ) [ 001000000000000000]
b                            (phi              ) [ 001000000000000000]
c                            (phi              ) [ 001000000000000000]
add_ln1491_1                 (add              ) [ 011110000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1491                  (icmp             ) [ 001110000000000000]
br_ln1491                    (br               ) [ 000000000000000000]
add_ln1491                   (add              ) [ 000000000000000000]
icmp_ln1497                  (icmp             ) [ 000000000000000000]
select_ln1491                (select           ) [ 000000000000000000]
select_ln1491_1              (select           ) [ 011110000000000000]
xor_ln1491                   (xor              ) [ 000000000000000000]
icmp_ln1503                  (icmp             ) [ 000000000000000000]
and_ln1491                   (and              ) [ 000000000000000000]
add_ln1497                   (add              ) [ 000000000000000000]
or_ln1497                    (or               ) [ 000000000000000000]
select_ln1497                (select           ) [ 001100000000000000]
select_ln1497_1              (select           ) [ 011110000000000000]
add_ln1503                   (add              ) [ 011110000000000000]
add_ln1497_1                 (add              ) [ 000000000000000000]
select_ln1497_2              (select           ) [ 011110000000000000]
tmp                          (bitconcatenate   ) [ 000000000000000000]
zext_ln1497                  (zext             ) [ 000000000000000000]
zext_ln1508                  (zext             ) [ 000000000000000000]
add_ln1508                   (add              ) [ 000000000000000000]
empty_85                     (shl              ) [ 000000000000000000]
zext_ln1508_1                (zext             ) [ 000000000000000000]
add_ln1508_1                 (add              ) [ 001010000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty                        (speclooptripcount) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1508_2                (zext             ) [ 000000000000000000]
init_patch_V_addr            (getelementptr    ) [ 000000000000000000]
specloopname_ln1503          (specloopname     ) [ 000000000000000000]
store_ln1508                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 011110000000000000]
br_ln1517                    (br               ) [ 000001110000000000]
ppl_0                        (phi              ) [ 000000101111111111]
i                            (phi              ) [ 000000110000000000]
add_ln1517                   (add              ) [ 000001110000000000]
icmp_ln1517                  (icmp             ) [ 000000111110000000]
empty_86                     (speclooptripcount) [ 000000000000000000]
br_ln1517                    (br               ) [ 000000000000000000]
br_ln1534                    (br               ) [ 000000111110000000]
specloopname_ln1517          (specloopname     ) [ 000000000000000000]
call_ret1                    (call             ) [ 000001110000000000]
br_ln0                       (br               ) [ 000001110000000000]
indvar_flatten35             (phi              ) [ 000000001000000000]
b_1                          (phi              ) [ 000000001000000000]
indvar_flatten21             (phi              ) [ 000000001000000000]
c_1                          (phi              ) [ 000000001000000000]
d                            (phi              ) [ 000000001000000000]
add_ln1534_1                 (add              ) [ 000000101110000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1534                  (icmp             ) [ 000000001110000000]
br_ln1534                    (br               ) [ 000000000000000000]
add_ln1534                   (add              ) [ 000000000000000000]
icmp_ln1540                  (icmp             ) [ 000000000000000000]
select_ln1534                (select           ) [ 000000000000000000]
select_ln1534_1              (select           ) [ 000000101110000000]
xor_ln1534                   (xor              ) [ 000000000000000000]
icmp_ln1546                  (icmp             ) [ 000000000000000000]
and_ln1534                   (and              ) [ 000000000000000000]
add_ln1540                   (add              ) [ 000000000000000000]
or_ln1540                    (or               ) [ 000000000000000000]
select_ln1540                (select           ) [ 000000001100000000]
select_ln1540_1              (select           ) [ 000000101110000000]
add_ln1546                   (add              ) [ 000000101110000000]
add_ln1540_1                 (add              ) [ 000000000000000000]
select_ln1540_2              (select           ) [ 000000101110000000]
tmp_s                        (bitconcatenate   ) [ 000000000000000000]
zext_ln1540                  (zext             ) [ 000000000000000000]
zext_ln1551                  (zext             ) [ 000000000000000000]
add_ln1551                   (add              ) [ 000000000000000000]
empty_88                     (shl              ) [ 000000000000000000]
zext_ln1551_1                (zext             ) [ 000000000000000000]
add_ln1551_1                 (add              ) [ 000000001010000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty_87                     (speclooptripcount) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1551_2                (zext             ) [ 000000000000000000]
NPpatches_superpoints_V_addr (getelementptr    ) [ 000000000000000000]
specloopname_ln1546          (specloopname     ) [ 000000000000000000]
store_ln1551                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000101110000000]
br_ln1564                    (br               ) [ 000000000001110000]
indvar_flatten57             (phi              ) [ 000000000000100000]
b_2                          (phi              ) [ 000000000000100000]
indvar_flatten43             (phi              ) [ 000000000000100000]
c_2                          (phi              ) [ 000000000000100000]
d_1                          (phi              ) [ 000000000000100000]
add_ln1564_1                 (add              ) [ 000000000001110000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
icmp_ln1564                  (icmp             ) [ 000000000000110000]
br_ln1564                    (br               ) [ 000000000000000000]
add_ln1564                   (add              ) [ 000000000000000000]
icmp_ln1570                  (icmp             ) [ 000000000000000000]
select_ln1564                (select           ) [ 000000000000000000]
select_ln1564_1              (select           ) [ 000000000001110000]
xor_ln1564                   (xor              ) [ 000000000000000000]
icmp_ln1576                  (icmp             ) [ 000000000000000000]
and_ln1564                   (and              ) [ 000000000000000000]
add_ln1570                   (add              ) [ 000000000000000000]
or_ln1570                    (or               ) [ 000000000000000000]
select_ln1570                (select           ) [ 000000000000110000]
select_ln1570_1              (select           ) [ 000000000001110000]
add_ln1576                   (add              ) [ 000000000001110000]
add_ln1570_1                 (add              ) [ 000000000000000000]
select_ln1570_2              (select           ) [ 000000000001110000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
empty_89                     (speclooptripcount) [ 000000000000000000]
tmp_1                        (bitconcatenate   ) [ 000000000000000000]
zext_ln1570                  (zext             ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000]
zext_ln1581                  (zext             ) [ 000000000000000000]
add_ln1581                   (add              ) [ 000000000000000000]
empty_90                     (shl              ) [ 000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000]
zext_ln1581_1                (zext             ) [ 000000000000000000]
add_ln1581_1                 (add              ) [ 000000000000000000]
zext_ln1581_2                (zext             ) [ 000000000000000000]
NPpatches_parameters_V_addr  (getelementptr    ) [ 000000000000000000]
specloopname_ln1576          (specloopname     ) [ 000000000000000000]
store_ln1581                 (store            ) [ 000000000000000000]
br_ln0                       (br               ) [ 000000000001110000]
call_ln1588                  (call             ) [ 000000000000000000]
n_patches_read               (read             ) [ 000000000000000011]
call_ln1591                  (call             ) [ 000000000000000000]
ret_ln1592                   (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_patches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="GDn_points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_patch_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_patch_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="apexZ0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apexZ0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="z_top">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="leftRight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="patches_superpoints">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="patches_parameters">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="radiiDivisionList_1_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wedgePatch_init"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_patch9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="init_patch_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_patch_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="NPpatches_superpoints_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_superpoints_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="NPpatches_parameters_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NPpatches_parameters_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="leftRight_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leftRight_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_4_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="z_top_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="apexZ0_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="apexZ0_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="n_patches_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="init_patch_V_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_V_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln1508_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1508/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="NPpatches_superpoints_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_superpoints_V_addr/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln1551_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1551/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="NPpatches_parameters_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NPpatches_parameters_V_addr/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln1581_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1581/13 "/>
</bind>
</comp>

<comp id="211" class="1005" name="indvar_flatten13_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten13_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="a_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="a_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="1"/>
<pin id="235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="b_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="1"/>
<pin id="246" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="c_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="1"/>
<pin id="257" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="c_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="2" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="ppl_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="7"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="ppl_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="ppl_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="3"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ppl_0/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten35_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten35 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten35_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten35/8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="b_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="b_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_1/8 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten21_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="1"/>
<pin id="312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten21_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/8 "/>
</bind>
</comp>

<comp id="321" class="1005" name="c_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="c_1_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="d_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="1"/>
<pin id="334" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="d_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/8 "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten57_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten57 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten57_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten57/12 "/>
</bind>
</comp>

<comp id="354" class="1005" name="b_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="1"/>
<pin id="356" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="b_2_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_2/12 "/>
</bind>
</comp>

<comp id="365" class="1005" name="indvar_flatten43_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="indvar_flatten43_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/12 "/>
</bind>
</comp>

<comp id="376" class="1005" name="c_2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_2 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="c_2_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_2/12 "/>
</bind>
</comp>

<comp id="387" class="1005" name="d_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="d_1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_1/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_wedgePatch_init_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="35" slack="0"/>
<pin id="404" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1588/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_makeSuperPoint_alignedToLine11_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="0" index="3" bw="32" slack="3"/>
<pin id="412" dir="0" index="4" bw="32" slack="3"/>
<pin id="413" dir="0" index="5" bw="32" slack="3"/>
<pin id="414" dir="0" index="6" bw="1" slack="3"/>
<pin id="415" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="8" bw="32" slack="0"/>
<pin id="417" dir="0" index="9" bw="33" slack="0"/>
<pin id="418" dir="0" index="10" bw="26" slack="0"/>
<pin id="419" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_add_patch9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="8" slack="1"/>
<pin id="430" dir="0" index="3" bw="64" slack="0"/>
<pin id="431" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="6" bw="64" slack="0"/>
<pin id="434" dir="0" index="7" bw="32" slack="0"/>
<pin id="435" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1591/16 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln1491_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1491_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln1491_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1491/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln1491_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1491/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln1497_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="7" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln1491_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1491/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln1491_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="0" index="2" bw="3" slack="0"/>
<pin id="477" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1491_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="xor_ln1491_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1491/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln1503_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1503/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln1491_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1491/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln1497_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1497/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln1497_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1497/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln1497_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="2" slack="0"/>
<pin id="515" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1497/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln1497_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="0" index="2" bw="5" slack="0"/>
<pin id="523" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1497_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln1503_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1503/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln1497_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1497_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln1497_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="7" slack="0"/>
<pin id="543" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1497_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="1"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln1497_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln1508_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1508/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln1508_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="0" index="1" bw="5" slack="0"/>
<pin id="564" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1508/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="empty_85_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_85/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln1508_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1508_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln1508_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1508_1/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln1508_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1508_2/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln1517_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1517/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln1517_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1517/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln1534_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1534_1/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln1534_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1534/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln1534_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1534/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln1540_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="0" index="1" bw="7" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1540/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln1534_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1534/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln1534_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="0" index="2" bw="3" slack="0"/>
<pin id="634" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1534_1/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="xor_ln1534_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1534/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln1546_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1546/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln1534_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1534/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln1540_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1540/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_ln1540_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1540/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln1540_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="2" slack="0"/>
<pin id="672" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1540/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln1540_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="5" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1540_1/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln1546_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1546/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln1540_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1540_1/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln1540_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="0" index="2" bw="7" slack="0"/>
<pin id="700" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1540_2/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_s_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="0" index="1" bw="3" slack="1"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln1540_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln1551_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1551/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln1551_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="0"/>
<pin id="721" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1551/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="empty_88_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_88/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln1551_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="1"/>
<pin id="732" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1551_1/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln1551_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="2" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1551_1/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln1551_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="1"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1551_2/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln1564_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1564_1/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln1564_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1564/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln1564_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1564/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln1570_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="0" index="1" bw="5" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1570/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln1564_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1564/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln1564_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="0" index="2" bw="2" slack="0"/>
<pin id="779" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1564_1/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln1564_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1564/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln1576_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="0"/>
<pin id="791" dir="0" index="1" bw="2" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1576/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="and_ln1564_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1564/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln1570_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1570/12 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_ln1570_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1570/12 "/>
</bind>
</comp>

<comp id="813" class="1004" name="select_ln1570_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="0" index="2" bw="2" slack="0"/>
<pin id="817" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1570/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="select_ln1570_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="3" slack="0"/>
<pin id="824" dir="0" index="2" bw="3" slack="0"/>
<pin id="825" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1570_1/12 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln1576_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1576/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln1570_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="5" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1570_1/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln1570_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="0" index="2" bw="5" slack="0"/>
<pin id="845" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1570_2/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="0"/>
<pin id="851" dir="0" index="1" bw="2" slack="1"/>
<pin id="852" dir="0" index="2" bw="1" slack="0"/>
<pin id="853" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln1570_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="0"/>
<pin id="858" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1570/13 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln1581_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="3" slack="1"/>
<pin id="862" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1581/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln1581_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="0" index="1" bw="3" slack="0"/>
<pin id="866" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1581/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="empty_90_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_90/13 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln1581_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="1"/>
<pin id="877" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1581_1/13 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln1581_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="2" slack="0"/>
<pin id="881" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1581_1/13 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln1581_2_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1581_2/13 "/>
</bind>
</comp>

<comp id="889" class="1005" name="leftRight_read_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="3"/>
<pin id="891" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="leftRight_read "/>
</bind>
</comp>

<comp id="894" class="1005" name="p_read_4_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="3"/>
<pin id="896" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="900" class="1005" name="z_top_read_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="3"/>
<pin id="902" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="apexZ0_read_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="3"/>
<pin id="907" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="apexZ0_read "/>
</bind>
</comp>

<comp id="910" class="1005" name="add_ln1491_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1491_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="icmp_ln1491_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1491 "/>
</bind>
</comp>

<comp id="919" class="1005" name="select_ln1491_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="3" slack="0"/>
<pin id="921" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1491_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="select_ln1497_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="1"/>
<pin id="927" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1497 "/>
</bind>
</comp>

<comp id="930" class="1005" name="select_ln1497_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="0"/>
<pin id="932" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1497_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln1503_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1503 "/>
</bind>
</comp>

<comp id="941" class="1005" name="select_ln1497_2_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="0"/>
<pin id="943" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1497_2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln1508_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1508_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln1517_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="0"/>
<pin id="953" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1517 "/>
</bind>
</comp>

<comp id="956" class="1005" name="icmp_ln1517_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1517 "/>
</bind>
</comp>

<comp id="960" class="1005" name="call_ret1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln1534_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1534_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="icmp_ln1534_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1534 "/>
</bind>
</comp>

<comp id="974" class="1005" name="select_ln1534_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1534_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="select_ln1540_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="1"/>
<pin id="982" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1540 "/>
</bind>
</comp>

<comp id="985" class="1005" name="select_ln1540_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="5" slack="0"/>
<pin id="987" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1540_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="add_ln1546_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="0"/>
<pin id="993" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1546 "/>
</bind>
</comp>

<comp id="996" class="1005" name="select_ln1540_2_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="7" slack="0"/>
<pin id="998" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1540_2 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="add_ln1551_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="1"/>
<pin id="1003" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1551_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="add_ln1564_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="0"/>
<pin id="1008" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1564_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="icmp_ln1564_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1564 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="select_ln1564_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="2" slack="0"/>
<pin id="1017" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1564_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="select_ln1570_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="2" slack="1"/>
<pin id="1023" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1570 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="select_ln1570_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1570_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="add_ln1576_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="2" slack="0"/>
<pin id="1034" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1576 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="select_ln1570_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="0"/>
<pin id="1039" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1570_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="n_patches_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="126" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="92" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="275"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="124" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="398" pin=4"/></net>

<net id="420"><net_src comp="100" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="421"><net_src comp="2" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="422"><net_src comp="280" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="407" pin=8"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="407" pin=9"/></net>

<net id="425"><net_src comp="22" pin="0"/><net_sink comp="407" pin=10"/></net>

<net id="436"><net_src comp="128" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="4" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="16" pin="0"/><net_sink comp="426" pin=6"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="426" pin=7"/></net>

<net id="445"><net_src comp="215" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="215" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="226" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="237" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="248" pin="4"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="459" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="453" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="226" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="459" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="68" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="259" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="70" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="465" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="459" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="259" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="493" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="499" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="465" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="511" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="237" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="459" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="54" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="580"><net_src comp="567" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="590"><net_src comp="280" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="64" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="280" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="96" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="292" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="54" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="292" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="62" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="303" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="64" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="314" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="66" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="325" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="616" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="610" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="303" pin="4"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="616" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="336" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="70" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="622" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="72" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="650" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="616" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="52" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="336" pin="4"/><net_sink comp="668" pin=2"/></net>

<net id="681"><net_src comp="650" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="656" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="622" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="668" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="314" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="76" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="701"><net_src comp="616" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="709"><net_src comp="78" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="80" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="711" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="54" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="737"><net_src comp="724" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="747"><net_src comp="347" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="72" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="347" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="110" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="358" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="74" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="369" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="112" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="46" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="380" pin="4"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="761" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="755" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="358" pin="4"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="761" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="68" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="391" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="70" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="783" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="767" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="64" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="795" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="761" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="52" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="391" pin="4"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="795" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="801" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="767" pin="3"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="813" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="74" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="369" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="72" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="761" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="72" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="835" pin="2"/><net_sink comp="841" pin=2"/></net>

<net id="854"><net_src comp="118" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="52" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="859"><net_src comp="849" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="867"><net_src comp="856" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="72" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="882"><net_src comp="869" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="892"><net_src comp="142" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="407" pin=6"/></net>

<net id="897"><net_src comp="148" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="407" pin=5"/></net>

<net id="903"><net_src comp="154" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="407" pin=3"/></net>

<net id="908"><net_src comp="160" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="913"><net_src comp="441" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="918"><net_src comp="447" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="473" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="928"><net_src comp="511" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="933"><net_src comp="519" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="939"><net_src comp="527" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="944"><net_src comp="539" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="949"><net_src comp="576" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="954"><net_src comp="586" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="959"><net_src comp="592" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="407" pin="11"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="968"><net_src comp="598" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="973"><net_src comp="604" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="630" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="983"><net_src comp="668" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="988"><net_src comp="676" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="994"><net_src comp="684" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="999"><net_src comp="696" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1004"><net_src comp="733" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1009"><net_src comp="743" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1014"><net_src comp="749" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="775" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1024"><net_src comp="813" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1029"><net_src comp="821" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1035"><net_src comp="829" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1040"><net_src comp="841" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1045"><net_src comp="166" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="426" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {16 17 }
	Port: output_patch_stream_V | {16 17 }
	Port: patches_superpoints | {16 17 }
	Port: patches_parameters | {16 17 }
 - Input state : 
	Port: makePatch_alignedToLine : n_patches | {15 }
	Port: makePatch_alignedToLine : GDn_points | {6 7 }
	Port: makePatch_alignedToLine : apexZ0 | {1 }
	Port: makePatch_alignedToLine : z_top | {1 }
	Port: makePatch_alignedToLine : p_read | {1 }
	Port: makePatch_alignedToLine : leftRight | {1 }
	Port: makePatch_alignedToLine : GDarrayDecoded | {6 7 }
	Port: makePatch_alignedToLine : patches_superpoints | {16 17 }
	Port: makePatch_alignedToLine : patches_parameters | {16 17 }
	Port: makePatch_alignedToLine : radiiDivisionList_1_4 | {6 7 }
	Port: makePatch_alignedToLine : trapezoid_edges_V | {6 7 }
	Port: makePatch_alignedToLine : radiiDivisionList | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln1491_1 : 1
		icmp_ln1491 : 1
		br_ln1491 : 2
		add_ln1491 : 1
		icmp_ln1497 : 1
		select_ln1491 : 2
		select_ln1491_1 : 2
		xor_ln1491 : 2
		icmp_ln1503 : 1
		and_ln1491 : 2
		add_ln1497 : 3
		or_ln1497 : 2
		select_ln1497 : 2
		select_ln1497_1 : 2
		add_ln1503 : 3
		add_ln1497_1 : 1
		select_ln1497_2 : 2
	State 3
		zext_ln1497 : 1
		add_ln1508 : 2
		empty_85 : 3
		add_ln1508_1 : 3
	State 4
		init_patch_V_addr : 1
		store_ln1508 : 2
	State 5
	State 6
		add_ln1517 : 1
		icmp_ln1517 : 1
		br_ln1517 : 2
		call_ret1 : 1
	State 7
	State 8
		add_ln1534_1 : 1
		icmp_ln1534 : 1
		br_ln1534 : 2
		add_ln1534 : 1
		icmp_ln1540 : 1
		select_ln1534 : 2
		select_ln1534_1 : 2
		xor_ln1534 : 2
		icmp_ln1546 : 1
		and_ln1534 : 2
		add_ln1540 : 3
		or_ln1540 : 2
		select_ln1540 : 2
		select_ln1540_1 : 2
		add_ln1546 : 3
		add_ln1540_1 : 1
		select_ln1540_2 : 2
	State 9
		zext_ln1540 : 1
		add_ln1551 : 2
		empty_88 : 3
		add_ln1551_1 : 3
	State 10
		NPpatches_superpoints_V_addr : 1
		store_ln1551 : 2
	State 11
	State 12
		add_ln1564_1 : 1
		icmp_ln1564 : 1
		br_ln1564 : 2
		add_ln1564 : 1
		icmp_ln1570 : 1
		select_ln1564 : 2
		select_ln1564_1 : 2
		xor_ln1564 : 2
		icmp_ln1576 : 1
		and_ln1564 : 2
		add_ln1570 : 3
		or_ln1570 : 2
		select_ln1570 : 2
		select_ln1570_1 : 2
		add_ln1576 : 3
		add_ln1570_1 : 1
		select_ln1570_2 : 2
	State 13
		zext_ln1570 : 1
		add_ln1581 : 2
		empty_90 : 3
		add_ln1581_1 : 3
		zext_ln1581_2 : 4
		NPpatches_parameters_V_addr : 5
		store_ln1581 : 6
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_wedgePatch_init_fu_398        |    0    |    0    | 10.1094 |   3775  |   2447  |
|   call   | grp_makeSuperPoint_alignedToLine11_fu_407 |    1    |    0    | 7.41871 |   2209  |   2089  |
|          |           grp_add_patch9_fu_426           |    0    |    0    | 4.84843 |   551   |   990   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln1491_1_fu_441            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1491_fu_453             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1497_fu_499             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1503_fu_527             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1497_1_fu_533            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1508_fu_561             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1508_1_fu_576            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1517_fu_586             |    0    |    0    |    0    |    0    |    10   |
|          |            add_ln1534_1_fu_598            |    0    |    0    |    0    |    0    |    15   |
|          |             add_ln1534_fu_610             |    0    |    0    |    0    |    0    |    10   |
|    add   |             add_ln1540_fu_656             |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1546_fu_684             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1540_1_fu_690            |    0    |    0    |    0    |    0    |    14   |
|          |             add_ln1551_fu_718             |    0    |    0    |    0    |    0    |    14   |
|          |            add_ln1551_1_fu_733            |    0    |    0    |    0    |    0    |    15   |
|          |            add_ln1564_1_fu_743            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1564_fu_755             |    0    |    0    |    0    |    0    |    9    |
|          |             add_ln1570_fu_801             |    0    |    0    |    0    |    0    |    10   |
|          |             add_ln1576_fu_829             |    0    |    0    |    0    |    0    |    9    |
|          |            add_ln1570_1_fu_835            |    0    |    0    |    0    |    0    |    12   |
|          |             add_ln1581_fu_863             |    0    |    0    |    0    |    0    |    12   |
|          |            add_ln1581_1_fu_878            |    0    |    0    |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             icmp_ln1491_fu_447            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1497_fu_459            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1503_fu_487            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1517_fu_592            |    0    |    0    |    0    |    0    |    8    |
|   icmp   |             icmp_ln1534_fu_604            |    0    |    0    |    0    |    0    |    11   |
|          |             icmp_ln1540_fu_616            |    0    |    0    |    0    |    0    |    10   |
|          |             icmp_ln1546_fu_644            |    0    |    0    |    0    |    0    |    8    |
|          |             icmp_ln1564_fu_749            |    0    |    0    |    0    |    0    |    9    |
|          |             icmp_ln1570_fu_761            |    0    |    0    |    0    |    0    |    9    |
|          |             icmp_ln1576_fu_789            |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            select_ln1491_fu_465           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1491_1_fu_473          |    0    |    0    |    0    |    0    |    3    |
|          |            select_ln1497_fu_511           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1497_1_fu_519          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1497_2_fu_539          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1534_fu_622           |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1534_1_fu_630          |    0    |    0    |    0    |    0    |    3    |
|  select  |            select_ln1540_fu_668           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1540_1_fu_676          |    0    |    0    |    0    |    0    |    5    |
|          |           select_ln1540_2_fu_696          |    0    |    0    |    0    |    0    |    7    |
|          |            select_ln1564_fu_767           |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1564_1_fu_775          |    0    |    0    |    0    |    0    |    2    |
|          |            select_ln1570_fu_813           |    0    |    0    |    0    |    0    |    2    |
|          |           select_ln1570_1_fu_821          |    0    |    0    |    0    |    0    |    3    |
|          |           select_ln1570_2_fu_841          |    0    |    0    |    0    |    0    |    5    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             xor_ln1491_fu_481             |    0    |    0    |    0    |    0    |    2    |
|    xor   |             xor_ln1534_fu_638             |    0    |    0    |    0    |    0    |    2    |
|          |             xor_ln1564_fu_783             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             and_ln1491_fu_493             |    0    |    0    |    0    |    0    |    2    |
|    and   |             and_ln1534_fu_650             |    0    |    0    |    0    |    0    |    2    |
|          |             and_ln1564_fu_795             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |              or_ln1497_fu_505             |    0    |    0    |    0    |    0    |    2    |
|    or    |              or_ln1540_fu_662             |    0    |    0    |    0    |    0    |    2    |
|          |              or_ln1570_fu_807             |    0    |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |         leftRight_read_read_fu_142        |    0    |    0    |    0    |    0    |    0    |
|          |            p_read_4_read_fu_148           |    0    |    0    |    0    |    0    |    0    |
|   read   |           z_top_read_read_fu_154          |    0    |    0    |    0    |    0    |    0    |
|          |          apexZ0_read_read_fu_160          |    0    |    0    |    0    |    0    |    0    |
|          |         n_patches_read_read_fu_166        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp_fu_547                |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                tmp_s_fu_704               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_849               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |             zext_ln1497_fu_554            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1508_fu_558            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1508_1_fu_573           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1508_2_fu_582           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1540_fu_711            |    0    |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln1551_fu_715            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1551_1_fu_730           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1551_2_fu_739           |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1570_fu_856            |    0    |    0    |    0    |    0    |    0    |
|          |             zext_ln1581_fu_860            |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1581_1_fu_875           |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln1581_2_fu_884           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |              empty_85_fu_567              |    0    |    0    |    0    |    0    |    0    |
|    shl   |              empty_88_fu_724              |    0    |    0    |    0    |    0    |    0    |
|          |              empty_90_fu_869              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    1    |    0    | 22.3766 |   6535  |   5959  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
| NPpatches_parameters_V|    0   |   32   |   33   |
|NPpatches_superpoints_V|    1   |    0   |    0   |
|      init_patch_V     |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    2   |   32   |   33   |
+-----------------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        a_reg_222       |    3   |
|  add_ln1491_1_reg_910  |    8   |
|   add_ln1503_reg_936   |    2   |
|  add_ln1508_1_reg_946  |    8   |
|   add_ln1517_reg_951   |    3   |
|  add_ln1534_1_reg_965  |    8   |
|   add_ln1546_reg_991   |    2   |
|  add_ln1551_1_reg_1001 |    8   |
|  add_ln1564_1_reg_1006 |    5   |
|   add_ln1576_reg_1032  |    2   |
|   apexZ0_read_reg_905  |   32   |
|       b_1_reg_299      |    3   |
|       b_2_reg_354      |    2   |
|        b_reg_244       |    5   |
|       c_1_reg_321      |    5   |
|       c_2_reg_376      |    3   |
|        c_reg_255       |    2   |
|    call_ret1_reg_960   |   32   |
|       d_1_reg_387      |    2   |
|        d_reg_332       |    2   |
|        i_reg_276       |    3   |
|   icmp_ln1491_reg_915  |    1   |
|   icmp_ln1517_reg_956  |    1   |
|   icmp_ln1534_reg_970  |    1   |
|  icmp_ln1564_reg_1011  |    1   |
|indvar_flatten13_reg_211|    8   |
|indvar_flatten21_reg_310|    7   |
|indvar_flatten35_reg_288|    8   |
|indvar_flatten43_reg_365|    5   |
|indvar_flatten57_reg_343|    5   |
| indvar_flatten_reg_233 |    7   |
| leftRight_read_reg_889 |    1   |
| n_patches_read_reg_1042|    8   |
|    p_read_4_reg_894    |   32   |
|      ppl_0_reg_266     |   32   |
| select_ln1491_1_reg_919|    3   |
| select_ln1497_1_reg_930|    5   |
| select_ln1497_2_reg_941|    7   |
|  select_ln1497_reg_925 |    2   |
| select_ln1534_1_reg_974|    3   |
| select_ln1540_1_reg_985|    5   |
| select_ln1540_2_reg_996|    7   |
|  select_ln1540_reg_980 |    2   |
|select_ln1564_1_reg_1015|    2   |
|select_ln1570_1_reg_1026|    3   |
|select_ln1570_2_reg_1037|    5   |
| select_ln1570_reg_1021 |    2   |
|   z_top_read_reg_900   |   32   |
+------------------------+--------+
|          Total         |   335  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_276 |  p0  |   2  |   3  |    6   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    6   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    0   |   22   |  6535  |  5959  |
|   Memory  |    2   |    -   |    -   |   32   |   33   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   22   |  6902  |  6001  |
+-----------+--------+--------+--------+--------+--------+
