(pcb C:\Users\Charlie\Documents\GitHub\BGP_V1\BUF\BUF.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  167000 -122000  137000 -122000  137000 -92000  167000 -92000
            167000 -122000  167000 -122000)
    )
    (plane /V+ (polygon F.Cu 0  166700 -92300  137300 -92300  137300 -121700  166700 -121700))
    (plane Earth (polygon B.Cu 0  166700 -92300  137300 -92300  137300 -121700  166700 -121700))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 300)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component "Connectors_Molex:Molex_MicroLatch-53253-0570_05x2.00mm_Straight"
      (place P1 148000 -118500 front 0 (PN CONN_01X05))
    )
    (component "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (place P2 140400 -117660 front 270 (PN CONN_01X02))
    )
    (component LIBS:Potentiometer_Alps_RK097_Quad_Vertical_Dual_Shaft
      (place P3 147200 -90000 back 270 (PN CONN_01X12))
    )
    (component Capacitors_SMD:C_0805_HandSoldering
      (place C1 145300 -112100 front 270 (PN 0.1u))
      (place C3 145300 -102900 front 270 (PN 10n))
      (place C4 141000 -101400 front 180 (PN 10n))
    )
    (component Capacitors_SMD:C_1206_HandSoldering
      (place C2 142000 -107500 front 180 (PN 10u))
      (place C5 162500 -118400 front 0 (PN 10u))
    )
    (component Resistors_SMD:R_0603_HandSoldering
      (place R1 140675 -113575 front 0 (PN 499k))
      (place R2 140675 -110675 front 0 (PN 499k))
      (place R3 140700 -104300 front 0 (PN 100k))
      (place R4 142800 -98500 back 0 (PN 4.99k))
      (place R5 152000 -107900 front 0 (PN 4.99k))
      (place R6 140700 -95800 front 180 (PN 15k))
      (place R7 140700 -98500 front 0 (PN 15k))
      (place R8 145500 -95900 front 180 (PN 20k))
      (place R9 161900 -96000 front 0 (PN 15k))
      (place R10 161900 -98700 front 0 (PN 20k))
      (place R11 161900 -101400 front 0 (PN 15k))
      (place R12 163700 -115300 front 180 (PN 4.99k))
    )
    (component "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (place U1 153100 -112500 front 0 (PN "ADA4077-2"))
    )
    (component "TO_SOT_Packages_SMD:SOT-23-5_HandSoldering"
      (place U2 161900 -105900 front 270 (PN TLV170))
    )
    (component Capacitors_SMD:C_0805_HandSoldering::1
      (place C6 150300 -114100 back 180 (PN 10u))
    )
  )
  (library
    (image "Connectors_Molex:Molex_MicroLatch-53253-0570_05x2.00mm_Straight"
      (outline (path signal 50  -2600 2100  -2600 -2750))
      (outline (path signal 50  -2600 -2750  10550 -2750))
      (outline (path signal 50  10550 -2750  10550 2100))
      (outline (path signal 50  10550 2100  -2600 2100))
      (outline (path signal 150  -2100 1600  -2100 -2250))
      (outline (path signal 150  -2100 -2250  10100 -2250))
      (outline (path signal 150  10100 -2250  10100 1600))
      (outline (path signal 150  10100 1600  -2100 1600))
      (outline (path signal 150  0 2000  -300 2600))
      (outline (path signal 150  -300 2600  300 2600))
      (outline (path signal 150  300 2600  0 2000))
      (outline (path signal 150  -2100 -800  -1700 -800))
      (outline (path signal 150  10100 -800  9700 -800))
      (outline (path signal 150  4000 1200  -1700 1200))
      (outline (path signal 150  -1700 1200  -1700 0))
      (outline (path signal 150  -1700 0  -1300 0))
      (outline (path signal 150  -1300 0  -1300 -400))
      (outline (path signal 150  -1300 -400  -1700 -400))
      (outline (path signal 150  -1700 -400  -1700 -2250))
      (outline (path signal 150  4000 1200  9700 1200))
      (outline (path signal 150  9700 1200  9700 0))
      (outline (path signal 150  9700 0  9300 0))
      (outline (path signal 150  9300 0  9300 -400))
      (outline (path signal 150  9300 -400  9700 -400))
      (outline (path signal 150  9700 -400  9700 -2250))
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 2000 0)
      (pin Round[A]Pad_1500_um 3 4000 0)
      (pin Round[A]Pad_1500_um 4 6000 0)
      (pin Round[A]Pad_1500_um 5 8000 0)
    )
    (image "Terminal_Blocks:TerminalBlock_Pheonix_MPT-2.54mm_2pol"
      (outline (path signal 50  -1700 3300  4300 3300))
      (outline (path signal 50  -1700 -3300  -1700 3300))
      (outline (path signal 50  4300 -3300  -1700 -3300))
      (outline (path signal 50  4300 3300  4300 -3300))
      (outline (path signal 150  4069.08 -2600.96  -1529.08 -2600.96))
      (outline (path signal 150  -1330.96 -3098.8  -1330.96 -2600.96))
      (outline (path signal 150  3870.96 -2600.96  3870.96 -3098.8))
      (outline (path signal 150  1270 -3098.8  1270 -2600.96))
      (outline (path signal 150  -1529.08 2700.02  4069.08 2700.02))
      (outline (path signal 150  -1529.08 -3098.8  4069.08 -3098.8))
      (outline (path signal 150  4069.08 -3098.8  4069.08 3098.8))
      (outline (path signal 150  4069.08 3098.8  -1529.08 3098.8))
      (outline (path signal 150  -1529.08 3098.8  -1529.08 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um 2 2540 0)
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 0)
    )
    (image LIBS:Potentiometer_Alps_RK097_Quad_Vertical_Dual_Shaft
      (outline (path signal 100  -17500 9500  -17500 0))
      (outline (path signal 100  -17500 0  0 0))
      (outline (path signal 100  0 0  0 9500))
      (outline (path signal 100  0 9500  -17500 9500))
      (outline (path signal 100  0 8250  0 1250))
      (outline (path signal 100  0 1250  5000 1250))
      (outline (path signal 100  5000 1250  5000 8250))
      (outline (path signal 100  5000 8250  0 8250))
      (outline (path signal 100  5000 7750  5000 1750))
      (outline (path signal 100  5000 1750  15000 1750))
      (outline (path signal 100  15000 1750  15000 7750))
      (outline (path signal 100  15000 7750  5000 7750))
      (outline (path signal 120  -17560 9560  60 9560))
      (outline (path signal 120  -17560 -60  60 -60))
      (outline (path signal 120  -17560 9560  -17560 -60))
      (outline (path signal 120  60 9560  60 -60))
      (outline (path signal 120  60 8310  5060 8310))
      (outline (path signal 120  60 1190  5060 1190))
      (outline (path signal 120  60 8310  60 1190))
      (outline (path signal 120  5060 8310  5060 1190))
      (outline (path signal 120  5060 7810  15060 7810))
      (outline (path signal 120  5060 1690  15060 1690))
      (outline (path signal 120  5060 7810  5060 1690))
      (outline (path signal 120  15060 7810  15060 1690))
      (outline (path signal 50  -17900 9750  -17900 -250))
      (outline (path signal 50  -17900 -250  15250 -250))
      (outline (path signal 50  15250 -250  15250 9750))
      (outline (path signal 50  15250 9750  -17900 9750))
      (pin Round[A]Pad_1800_um 12 -15000 7250)
      (pin Round[A]Pad_1800_um 11 -15000 4750)
      (pin Round[A]Pad_1800_um 10 -15000 2250)
      (pin Round[A]Pad_1800_um 1 -5000 2250)
      (pin Round[A]Pad_1800_um 2 -5000 4750)
      (pin Round[A]Pad_1800_um 3 -5000 7250)
      (pin Round[A]Pad_1800_um 4 -7500 2250)
      (pin Round[A]Pad_1800_um 5 -7500 4750)
      (pin Round[A]Pad_1800_um 6 -7500 7250)
      (pin Round[A]Pad_1800_um 7 -12500 2250)
      (pin Round[A]Pad_1800_um 8 -12500 4750)
      (pin Round[A]Pad_1800_um 9 -12500 7250)
    )
    (image Capacitors_SMD:C_0805_HandSoldering
      (outline (path signal 50  -2300 1000  2300 1000))
      (outline (path signal 50  -2300 -1000  2300 -1000))
      (outline (path signal 50  -2300 1000  -2300 -1000))
      (outline (path signal 50  2300 1000  2300 -1000))
      (outline (path signal 150  500 850  -500 850))
      (outline (path signal 150  -500 -850  500 -850))
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
    )
    (image Capacitors_SMD:C_1206_HandSoldering
      (outline (path signal 50  -3300 1150  3300 1150))
      (outline (path signal 50  -3300 -1150  3300 -1150))
      (outline (path signal 50  -3300 1150  -3300 -1150))
      (outline (path signal 50  3300 1150  3300 -1150))
      (outline (path signal 150  1000 1025  -1000 1025))
      (outline (path signal 150  -1000 -1025  1000 -1025))
      (pin Rect[T]Pad_2000x1600_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1600_um 2 2000 0)
    )
    (image Resistors_SMD:R_0603_HandSoldering
      (outline (path signal 50  -2000 800  2000 800))
      (outline (path signal 50  -2000 -800  2000 -800))
      (outline (path signal 50  -2000 800  -2000 -800))
      (outline (path signal 50  2000 800  2000 -800))
      (outline (path signal 150  500 -675  -500 -675))
      (outline (path signal 150  -500 675  500 675))
      (pin Rect[T]Pad_1200x900_um 1 -1100 0)
      (pin Rect[T]Pad_1200x900_um 2 1100 0)
    )
    (image "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm"
      (outline (path signal 50  -3750 2750  -3750 -2750))
      (outline (path signal 50  3750 2750  3750 -2750))
      (outline (path signal 50  -3750 2750  3750 2750))
      (outline (path signal 50  -3750 -2750  3750 -2750))
      (outline (path signal 150  -2075 2575  -2075 2430))
      (outline (path signal 150  2075 2575  2075 2430))
      (outline (path signal 150  2075 -2575  2075 -2430))
      (outline (path signal 150  -2075 -2575  -2075 -2430))
      (outline (path signal 150  -2075 2575  2075 2575))
      (outline (path signal 150  -2075 -2575  2075 -2575))
      (outline (path signal 150  -2075 2430  -3475 2430))
      (pin Rect[T]Pad_1550x600_um 1 -2700 1905)
      (pin Rect[T]Pad_1550x600_um 2 -2700 635)
      (pin Rect[T]Pad_1550x600_um 3 -2700 -635)
      (pin Rect[T]Pad_1550x600_um 4 -2700 -1905)
      (pin Rect[T]Pad_1550x600_um 5 2700 -1905)
      (pin Rect[T]Pad_1550x600_um 6 2700 -635)
      (pin Rect[T]Pad_1550x600_um 7 2700 635)
      (pin Rect[T]Pad_1550x600_um 8 2700 1905)
    )
    (image "TO_SOT_Packages_SMD:SOT-23-5_HandSoldering"
      (outline (path signal 120  -900 -1610  900 -1610))
      (outline (path signal 120  900 1610  -1550 1610))
      (outline (path signal 100  -900 900  -250 1550))
      (outline (path signal 100  900 1550  -250 1550))
      (outline (path signal 100  -900 900  -900 -1550))
      (outline (path signal 100  900 -1550  -900 -1550))
      (outline (path signal 100  900 1550  900 -1550))
      (outline (path signal 50  -2380 1800  2380 1800))
      (outline (path signal 50  -2380 1800  -2380 -1800))
      (outline (path signal 50  2380 -1800  2380 1800))
      (outline (path signal 50  2380 -1800  -2380 -1800))
      (pin Rect[T]Pad_1560x650_um 1 -1350 950)
      (pin Rect[T]Pad_1560x650_um 2 -1350 0)
      (pin Rect[T]Pad_1560x650_um 3 -1350 -950)
      (pin Rect[T]Pad_1560x650_um 4 1350 -950)
      (pin Rect[T]Pad_1560x650_um 5 1350 950)
    )
    (image Capacitors_SMD:C_0805_HandSoldering::1
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  500 850  -500 850))
      (outline (path signal 120  -500 -850  500 -850))
      (outline (path signal 50  -2250 880  2250 880))
      (outline (path signal 50  -2250 880  -2250 -870))
      (outline (path signal 50  2250 -870  2250 880))
      (outline (path signal 50  2250 -870  -2250 -870))
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1998.98x1998.98_um
      (shape (path F.Cu 1998.98  0 0  0 0))
      (shape (path B.Cu 1998.98  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1600_um
      (shape (rect F.Cu -1000 -800 1000 800))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x900_um
      (shape (rect F.Cu -600 -450 600 450))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1250_um
      (shape (rect F.Cu -750 -625 750 625))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x600_um
      (shape (rect F.Cu -775 -300 775 300))
      (attach off)
    )
    (padstack Rect[T]Pad_1560x650_um
      (shape (rect F.Cu -780 -325 780 325))
      (attach off)
    )
    (padstack Rect[A]Pad_1998.98x1998.98_um
      (shape (rect F.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect B.Cu -999.49 -999.49 999.49 999.49))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 R2-2 U1-3)
    )
    (net /IN
      (pins P2-1 C1-2 R1-2)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-1 U1-2)
    )
    (net /VP1_1
      (pins P3-1 R9-1 R10-2)
    )
    (net /VP2_2
      (pins P3-5 P3-6 C3-1 R8-1 R9-2 U1-7)
    )
    (net /VF1_2
      (pins P3-10 P3-8 P3-9 C3-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 R5-1 U1-5)
    )
    (net Earth
      (pins P1-2 P2-2 C4-2 R1-1 R2-1 R3-1 R7-1 R11-2)
    )
    (net /OUT
      (pins P1-4 C5-1)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R12-1)
    )
    (net /V+
      (pins P1-1 U1-8 U2-5 C6-1)
    )
    (net "/V-"
      (pins P1-3 U1-4 U2-2 C6-2)
    )
    (net /VF2_2
      (pins P3-12 P3-11 R5-2)
    )
    (net /VP1_2
      (pins P3-2 P3-3 R10-1 R11-1 U2-3)
    )
    (net /VP2_1
      (pins P3-4 R6-1 R8-2)
    )
    (net /VF1_1
      (pins P3-7 R4-1)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 R7-2 U1-6)
    )
    (net /BUF_O
      (pins P1-5 C2-2 R3-2 R4-2)
    )
    (net "Net-(R12-Pad2)"
      (pins R12-2 U2-1 U2-4)
    )
    (class kicad_default "" /BUF_O /VF1_1 /VF1_2 /VF2_2 /VP1_1 /VP1_2 /VP2_1
      /VP2_2 "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(C4-Pad1)" "Net-(C5-Pad2)"
      "Net-(R12-Pad2)" "Net-(R6-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
    (class PWR /IN /OUT /V+ "/V-" Earth
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
