<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_left" module="fifo_left" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 03 08 18:05:40.424" version="5.7" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="fifo_left.lpc" type="lpc" modified="2017 03 08 18:05:38.598"/>
		<File name="fifo_left.v" type="top_level_verilog" modified="2017 03 08 18:05:38.668"/>
		<File name="fifo_left_tmpl.v" type="template_verilog" modified="2017 03 08 18:05:38.668"/>
		<File name="tb_fifo_left_tmpl.v" type="testbench_verilog" modified="2017 03 08 18:05:38.674"/>
  </Package>
</DiamondModule>
