<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='517' type='std::vector&lt;unsigned int&gt;'/>
<offset>256</offset>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1813' u='r' c='_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1813' u='r' c='_ZL14findRegUnitSetRKSt6vectorIN4llvm10RegUnitSetESaIS1_EERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1856' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1858' u='r' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1858' u='r' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1859' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1859' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1860' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1861' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1881' u='m' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1881' u='a' c='_ZN4llvm14CodeGenRegBank13pruneUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1907' u='a' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1949' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1950' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1951' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1952' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1962' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1963' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1964' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1965' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1966' u='a' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1967' u='m' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2020' u='r' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2038' u='a' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2123' u='r' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2131' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2132' u='m' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
