import CodeBlock from "./Code_block";

export default function Mode1_documentation_component() {
  const verilog_code = `//Verilog module.
  module seg(
      bcd,
      seg
      );
      
       //Declare inputs,outputs and internal variables.
      input [3:0] bcd;
      output [6:0] seg;
      reg [6:0] seg;
  
  //always block for converting bcd digit into 7 segment format
      always @(bcd)
      begin
          if(bcd == 0)
              seg = 7'b1111110;
          else if(bcd == 1)
              seg = 7'b0110000;
          else if(bcd == 2)
              seg = 7'b1101101;
          else if(bcd == 3)
              seg = 7'b1111001;
          else if(bcd == 4)
              seg = 7'b0110011;
          else if(bcd == 5)
              seg = 7'b1011011;
          else if(bcd == 6)
              seg = 7'b1011111;
          else if(bcd == 7)
              seg = 7'b1110000;
          else if(bcd == 8)
              seg = 7'b1111111;
          else if(bcd == 9)
              seg = 7'b1111011;
          
          else if(bcd == 10)
              seg = 7'b1110111;
          
          else if(bcd == 11)
              seg = 7'b0011111;
          
          else if(bcd == 12)
              seg = 7'b1001110;
          
          else if(bcd == 13)
              seg = 7'b0111101;
          
          else if(bcd == 14)
              seg = 7'b1001111;
          else if(bcd == 15)
              seg = 7'b1000111;
          
      end
      
  endmodule`;

  const json_specs_file_code = `
  {
    "model_name":"seg",
    "type":"seg",
    "input_mode":"concatenated",
    "output_mode":"concatenated",
    "inputs":[{"name":"bcd", "size":4}],
    "output": [{"name":"seg","size":7}]
  }
  `;

  return (
    <div className="container">
      <div className="row">
        <div className="col pt-2">
          <div className="mb-5">
            <h1> Mode 2</h1>
          </div>
          <p>
            In Mode 2 you must provide 2 files a <strong>Verilog file</strong>
            and a <strong>JSON specs file</strong> to be able to generate your
            testbench
          </p>
          <hr />
          <h2> Verilog File</h2>
          <p>
            for the <strong>verilog file</strong> the module in the file must be
            named the same as the name of the file
          </p>
          <p>
            <strong>for example:</strong> seg.v
          </p>
          <CodeBlock code={verilog_code} />
          <hr />
          <h2>JSON specs file</h2>
          <p>
            for the <strong>JSON specs file</strong> it must have the input
            parameters specified in our documentation <a href="/docs">here</a>
            <br />
            <strong>
              The file must be named by the same name of the Verilog file
            </strong>
          </p>
          <strong>for example:</strong> seg.py
          <CodeBlock code={json_specs_file_code} />
        </div>

        <div className="mt-5">
          <div className="text-center">
            <h1> Upload your files to get started ðŸ˜„</h1>
          </div>
        </div>
      </div>
    </div>
  );
}
