## Home task 2.

Во втором домашнем задании необходимо написать реализации SR-Latch, D-Latch, D-FlipFlop, а так же D-FlipFlop Test Banch на языке Verilog.

### SR-Latch

<p align="center">
    <img src="https://github.com/pavel-collab/FPGA_MIPT_HT/blob/master/HT2/images/SR_Latch.png" alt="caption" width="300"/>
</p>

### D-Latch

<p align="center">
    <img src="https://github.com/pavel-collab/FPGA_MIPT_HT/blob/master/HT2/images/D_FlipFlop.png" alt="caption" width="300"/>
</p>

### D-FlipFlop

<p align="center">
    <img src="https://github.com/pavel-collab/FPGA_MIPT_HT/blob/master/HT2/images/D_Latch.png" alt="caption" width="300"/>
</p>