Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-2I5LM3P
Date:        Fri Mar 26 17:14:42 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch registroU00_registroU00_synplify.tcl
ProductType: synplify_pro




log file: "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Mar 26 17:14:44 2021

Return Code: 0
Run Time:00h:00m:01s
log file: "D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srr"
Running: registroU00 in foreground

Running proj_1|registroU00

Running Flow: compile (Compile) on proj_1|registroU00
# Fri Mar 26 17:14:44 2021

Running Flow: compile_flow (Compile Process) on proj_1|registroU00
# Fri Mar 26 17:14:44 2021

Running: compiler (Compile Input) on proj_1|registroU00
# Fri Mar 26 17:14:44 2021
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synwork\registroU00_registroU00_comp.srs to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srs

compiler completed
# Fri Mar 26 17:14:49 2021

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|registroU00
# Fri Mar 26 17:14:49 2021

multi_srs_gen completed
# Fri Mar 26 17:14:49 2021

Return Code: 0
Run Time:00h:00m:00s
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synwork\registroU00_registroU00_mult.srs to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srs
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srr to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srf
Complete: Compile Process on proj_1|registroU00

Running: premap (Premap) on proj_1|registroU00
# Fri Mar 26 17:14:49 2021

premap completed with warnings
# Fri Mar 26 17:14:54 2021

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on proj_1|registroU00

Running Flow: map (Map) on proj_1|registroU00
# Fri Mar 26 17:14:54 2021

Running: fpga_mapper (Map & Optimize) on proj_1|registroU00
# Fri Mar 26 17:14:54 2021
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\synwork\registroU00_registroU00_m.srm to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srm

fpga_mapper completed with warnings
# Fri Mar 26 17:15:01 2021

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on proj_1|registroU00
Copied D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srr to D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\registroU00_registroU00.srf
Complete: Logic Synthesis on proj_1|registroU00
TCL script complete: "registroU00_registroU00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\ISC\Semestre 2021-1\Arquitectura de Computadoras\practicas\14_15_16_17_registroU00\registroU00\proj_1.prj
batch mode default:no
