/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [5:0] _04_;
  reg [4:0] _05_;
  wire [5:0] _06_;
  wire [4:0] _07_;
  reg [30:0] _08_;
  wire [4:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [27:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_4z ? celloutsig_0_21z : _00_;
  assign celloutsig_1_14z = ~(celloutsig_1_11z & celloutsig_1_1z);
  assign celloutsig_0_44z = !(celloutsig_0_9z ? celloutsig_0_36z[1] : celloutsig_0_38z[5]);
  assign celloutsig_0_0z = ~(in_data[85] | in_data[36]);
  assign celloutsig_0_14z = celloutsig_0_7z[8] ^ celloutsig_0_8z[4];
  assign celloutsig_0_24z = celloutsig_0_6z ^ celloutsig_0_14z;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 5'h00;
    else _05_ <= celloutsig_0_32z[5:1];
  reg [5:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _17_ <= 6'h00;
    else _17_ <= { in_data[191], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign { _06_[5:3], _03_, _06_[1:0] } = _17_;
  reg [4:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 5'h00;
    else _18_ <= { celloutsig_0_8z[6:3], celloutsig_0_4z };
  assign { _07_[4], _01_, _07_[2:0] } = _18_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 31'h00000000;
    else _08_ <= { in_data[89:63], celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 6'h00;
    else _04_ <= { in_data[21], celloutsig_0_1z, celloutsig_0_0z };
  reg [4:0] _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 5'h00;
    else _21_ <= { in_data[86], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_14z };
  assign { _02_, _09_[3:1], _00_ } = _21_;
  assign celloutsig_0_51z = { celloutsig_0_27z[3:1], celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_14z } / { 1'h1, celloutsig_0_43z[3:2], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_30z };
  assign celloutsig_1_4z = { in_data[129:120], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, in_data[140:137], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z[12:2], _06_[5:3], _03_, _06_[1:0], celloutsig_1_15z } / { 1'h1, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_38z = celloutsig_0_7z[7:2] / { 1'h1, celloutsig_0_36z };
  assign celloutsig_0_7z = { in_data[36:32], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } / { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[31:29] >= { in_data[72], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_4z[11:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } >= { celloutsig_1_5z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[147:144] >= celloutsig_1_4z[5:2];
  assign celloutsig_0_4z = celloutsig_0_1z[2:0] <= { in_data[25:24], celloutsig_0_3z };
  assign celloutsig_0_49z = { celloutsig_0_7z[9:6], celloutsig_0_9z } <= { _05_[3:0], celloutsig_0_25z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_5z <= { celloutsig_1_9z[18], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_8z[11], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z } <= { _04_[4:0], _04_, celloutsig_0_1z };
  assign celloutsig_0_11z = celloutsig_0_8z[8:0] <= { celloutsig_0_1z[2:0], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_7z[6:0] <= { celloutsig_0_9z, celloutsig_0_9z, _02_, _09_[3:1], _00_ };
  assign celloutsig_0_30z = { _04_[2:0], celloutsig_0_29z } <= celloutsig_0_7z[3:0];
  assign celloutsig_0_3z = { _04_[3:1], celloutsig_0_0z, celloutsig_0_1z } || in_data[58:51];
  assign celloutsig_1_1z = { in_data[156:149], celloutsig_1_0z, celloutsig_1_0z } || in_data[187:178];
  assign celloutsig_0_21z = { celloutsig_0_8z[8:2], celloutsig_0_6z, celloutsig_0_0z } || { celloutsig_0_8z[2:0], celloutsig_0_3z, _07_[4], _01_, _07_[2:0] };
  assign celloutsig_0_25z = { _04_[5:2], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_24z } || { in_data[85:83], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[161:159] < in_data[157:155];
  assign celloutsig_0_10z = { celloutsig_0_7z[0], _04_, celloutsig_0_5z, celloutsig_0_0z } < celloutsig_0_8z[9:1];
  assign celloutsig_1_5z = { in_data[182:179], celloutsig_1_3z } * { in_data[182:179], celloutsig_1_0z };
  assign celloutsig_0_32z[7:1] = _09_[2] ? celloutsig_0_8z[9:3] : celloutsig_0_8z[10:4];
  assign celloutsig_0_50z = { _04_[4:1], celloutsig_0_49z } !== { celloutsig_0_8z[10:7], celloutsig_0_39z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z } !== celloutsig_1_4z[12:6];
  assign celloutsig_0_6z = in_data[13:10] !== { in_data[12:11], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_15z = ~ { celloutsig_1_5z[3:0], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_16z = ~ { celloutsig_0_13z[26:16], celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z } | celloutsig_1_4z[8:0];
  assign celloutsig_0_22z = celloutsig_0_16z[5:3] | { celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_2z = ~^ { in_data[143], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_36z = { celloutsig_0_0z, celloutsig_0_1z } << { celloutsig_0_22z[2:1], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_13z[22:16], celloutsig_0_13z[27], celloutsig_0_13z[25:22], celloutsig_0_4z, celloutsig_0_4z } << { celloutsig_0_16z[7:1], _05_, celloutsig_0_29z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[8:1], celloutsig_0_1z } << { celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[73:70] << { in_data[29:28], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[163:159], _06_[5:3], _03_, _06_[1:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } ~^ { celloutsig_1_4z[13:5], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z };
  assign { celloutsig_0_13z[21:17], celloutsig_0_13z[26], celloutsig_0_13z[10:0], celloutsig_0_13z[27], celloutsig_0_13z[25:22], celloutsig_0_13z[16] } = ~ { _07_[4], _01_, _07_[2:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_27z[4], celloutsig_0_27z[2], celloutsig_0_27z[3], celloutsig_0_27z[1] } = ~ { _08_[19], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z };
  assign _06_[2] = _03_;
  assign _07_[3] = _01_;
  assign { _09_[4], _09_[0] } = { _02_, _00_ };
  assign celloutsig_0_13z[15:11] = { celloutsig_0_13z[27], celloutsig_0_13z[25:22] };
  assign celloutsig_0_27z[0] = celloutsig_0_27z[2];
  assign celloutsig_0_32z[0] = celloutsig_0_24z;
  assign { out_data[136:128], out_data[118:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
