# Unit 2: MOS Transistors

## ğŸ“‹ Unit Overview

The **Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)** is the fundamental building block of all modern digital integrated circuits. This unit provides a comprehensive understanding of MOS transistor operation, characteristics, and design considerations essential for VLSI design.

---

## ğŸ¯ Learning Objectives

After completing this unit, you will be able to:

1. **Explain the structure and operation** of NMOS and PMOS transistors
2. **Analyze I-V characteristics** and understand operating regions
3. **Calculate threshold voltage** and understand its dependencies
4. **Apply body effect concepts** in circuit design
5. **Account for channel length modulation** in current calculations
6. **Perform transistor sizing** for specific design requirements

---

## ğŸ“‘ Chapter Contents

| Chapter | Topic | Description |
|---------|-------|-------------|
| 2.1 | [NMOS and PMOS Transistors](01-nmos-pmos-transistors.md) | Structure, operation, symbols |
| 2.2 | [I-V Characteristics](02-iv-characteristics.md) | Operating regions, current equations |
| 2.3 | [Threshold Voltage](03-threshold-voltage.md) | V_th components, dependencies |
| 2.4 | [Body Effect](04-body-effect.md) | V_SB influence, modeling |
| 2.5 | [Channel Length Modulation](05-channel-length-modulation.md) | Î» parameter, output resistance |
| 2.6 | [Transistor Sizing](06-transistor-sizing.md) | W/L ratio, drive strength |

---

## ğŸ”‘ Key Concepts

### MOS Transistor as a Switch

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MOS TRANSISTOR: THE IDEAL SWITCH                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   NMOS TRANSISTOR                    PMOS TRANSISTOR                â”‚
â”‚                                                                      â”‚
â”‚   Gate (G)                           Gate (G)                        â”‚
â”‚      â”‚                                  â”‚                            â”‚
â”‚      â”‚                                  â”‚                            â”‚
â”‚      â–¼                                  â–¼                            â”‚
â”‚   â”Œâ”€â”€â”´â”€â”€â”                            â”Œâ”€â”€â”´â”€â”€â”                         â”‚
â”‚   â”‚     â”‚                            â”‚  â—‹  â”‚  â† Bubble (inversion)  â”‚
â”‚ â”€â”€â”¤     â”œâ”€â”€                        â”€â”€â”¤     â”œâ”€â”€                       â”‚
â”‚ S â”‚     â”‚ D                        S â”‚     â”‚ D                       â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”˜                            â””â”€â”€â”¬â”€â”€â”˜                         â”‚
â”‚      â”‚                                  â”‚                            â”‚
â”‚      â”‚ B (Body)                         â”‚ B (Body)                   â”‚
â”‚                                                                      â”‚
â”‚   Switch Behavior:                   Switch Behavior:                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚
â”‚   â”‚ V_GS     â”‚ State   â”‚            â”‚ V_GS     â”‚ State   â”‚          â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤            â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤          â”‚
â”‚   â”‚ < V_th   â”‚  OFF    â”‚            â”‚ > V_th   â”‚  OFF    â”‚          â”‚
â”‚   â”‚ > V_th   â”‚  ON     â”‚            â”‚ < V_th   â”‚  ON     â”‚          â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
â”‚                                                                      â”‚
â”‚   (V_th positive for NMOS)          (V_th negative for PMOS)        â”‚
â”‚   (Typically ~0.3-0.5V)             (Typically ~-0.3 to -0.5V)      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### CMOS Complementary Operation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMPLEMENTARY MOS (CMOS) CONCEPT                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                          VDD                                         â”‚
â”‚                           â”‚                                          â”‚
â”‚                      â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                     â”‚
â”‚                      â”‚  PMOS   â”‚  â† Pull-up network                 â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”¤         â”‚                                     â”‚
â”‚              â”‚       â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                     â”‚
â”‚              â”‚            â”‚                                          â”‚
â”‚   Input â”€â”€â”€â”€â”€â”¤            â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Output                        â”‚
â”‚              â”‚            â”‚                                          â”‚
â”‚              â”‚       â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                                     â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”¤  NMOS   â”‚  â† Pull-down network               â”‚
â”‚                      â”‚         â”‚                                     â”‚
â”‚                      â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                                     â”‚
â”‚                           â”‚                                          â”‚
â”‚                          GND                                         â”‚
â”‚                                                                      â”‚
â”‚   KEY PRINCIPLE:                                                    â”‚
â”‚   â€¢ PMOS and NMOS are COMPLEMENTARY                                 â”‚
â”‚   â€¢ When PMOS is ON, NMOS is OFF (and vice versa)                  â”‚
â”‚   â€¢ Output always connected to VDD or GND                           â”‚
â”‚   â€¢ No static current path (low power!)                             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Fundamental Equations

### MOS Current Equations Summary

| Region | Condition | Current Equation |
|--------|-----------|------------------|
| Cutoff | $V_{GS} < V_{th}$ | $I_D = 0$ |
| Linear (Triode) | $V_{GS} > V_{th}$, $V_{DS} < V_{GS} - V_{th}$ | $I_D = \mu_n C_{ox}\frac{W}{L}\left[(V_{GS}-V_{th})V_{DS} - \frac{V_{DS}^2}{2}\right]$ |
| Saturation | $V_{GS} > V_{th}$, $V_{DS} \geq V_{GS} - V_{th}$ | $I_D = \frac{1}{2}\mu_n C_{ox}\frac{W}{L}(V_{GS}-V_{th})^2$ |

### Key Parameters

| Parameter | Symbol | Typical Value (65nm) | Description |
|-----------|--------|---------------------|-------------|
| Threshold Voltage | $V_{th}$ | 0.3-0.4 V | Turn-on voltage |
| Electron Mobility | $\mu_n$ | 300 cmÂ²/VÂ·s | Carrier mobility (NMOS) |
| Hole Mobility | $\mu_p$ | 100 cmÂ²/VÂ·s | Carrier mobility (PMOS) |
| Oxide Capacitance | $C_{ox}$ | 10 fF/Î¼mÂ² | Gate oxide capacitance |
| Process Transconductance | $k'_n = \mu_n C_{ox}$ | 200 Î¼A/VÂ² | NMOS process parameter |
| Process Transconductance | $k'_p = \mu_p C_{ox}$ | 70 Î¼A/VÂ² | PMOS process parameter |

---

## ğŸ“Š Unit Summary Table

| Topic | Key Points |
|-------|------------|
| NMOS | n-channel, turns ON when V_GS > V_th (positive) |
| PMOS | p-channel, turns ON when V_GS < V_th (negative) |
| I-V Regions | Cutoff, Linear (Triode), Saturation |
| Threshold | Depends on oxide, doping, work function |
| Body Effect | V_SB increases effective threshold |
| CLM | Finite output resistance in saturation |
| Sizing | W/L ratio controls current drive |
| Î¼_n/Î¼_p | ~2-3, PMOS slower than NMOS |

---

## ğŸ§® Quick Reference Formulas

$$I_{D,sat} = \frac{1}{2}\mu C_{ox}\frac{W}{L}(V_{GS}-V_{th})^2(1+\lambda V_{DS})$$

$$V_{th} = V_{th0} + \gamma(\sqrt{|2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|})$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \mu C_{ox}\frac{W}{L}(V_{GS}-V_{th}) = \sqrt{2\mu C_{ox}\frac{W}{L}I_D}$$

$$r_o = \frac{1}{\lambda I_D}$$

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 1: Introduction](../01-Introduction-to-VLSI/README.md) | [Course Home](../README.md) | [Unit 3: CMOS Inverter](../03-CMOS-Inverter/README.md) â†’ |

---

### Chapter Navigation

| Chapter | Link |
|---------|------|
| Start Here â†’ | [2.1 NMOS and PMOS Transistors](01-nmos-pmos-transistors.md) |
