#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28b5cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28b5e40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x28ae490 .functor NOT 1, L_0x28e7630, C4<0>, C4<0>, C4<0>;
L_0x28e73c0 .functor XOR 1, L_0x28e7260, L_0x28e7320, C4<0>, C4<0>;
L_0x28e7520 .functor XOR 1, L_0x28e73c0, L_0x28e7480, C4<0>, C4<0>;
v0x28e4870_0 .net *"_ivl_10", 0 0, L_0x28e7480;  1 drivers
v0x28e4970_0 .net *"_ivl_12", 0 0, L_0x28e7520;  1 drivers
v0x28e4a50_0 .net *"_ivl_2", 0 0, L_0x28e71c0;  1 drivers
v0x28e4b10_0 .net *"_ivl_4", 0 0, L_0x28e7260;  1 drivers
v0x28e4bf0_0 .net *"_ivl_6", 0 0, L_0x28e7320;  1 drivers
v0x28e4d20_0 .net *"_ivl_8", 0 0, L_0x28e73c0;  1 drivers
v0x28e4e00_0 .net "a", 0 0, v0x28e2a60_0;  1 drivers
v0x28e4ea0_0 .net "b", 0 0, v0x28e2b00_0;  1 drivers
v0x28e4f40_0 .net "c", 0 0, v0x28e2ba0_0;  1 drivers
v0x28e4fe0_0 .var "clk", 0 0;
v0x28e5080_0 .net "d", 0 0, v0x28e2d10_0;  1 drivers
v0x28e5120_0 .net "out_dut", 0 0, L_0x28e6fe0;  1 drivers
v0x28e51c0_0 .net "out_ref", 0 0, L_0x28e6190;  1 drivers
v0x28e5260_0 .var/2u "stats1", 159 0;
v0x28e5300_0 .var/2u "strobe", 0 0;
v0x28e53a0_0 .net "tb_match", 0 0, L_0x28e7630;  1 drivers
v0x28e5460_0 .net "tb_mismatch", 0 0, L_0x28ae490;  1 drivers
v0x28e5630_0 .net "wavedrom_enable", 0 0, v0x28e2e00_0;  1 drivers
v0x28e56d0_0 .net "wavedrom_title", 511 0, v0x28e2ea0_0;  1 drivers
L_0x28e71c0 .concat [ 1 0 0 0], L_0x28e6190;
L_0x28e7260 .concat [ 1 0 0 0], L_0x28e6190;
L_0x28e7320 .concat [ 1 0 0 0], L_0x28e6fe0;
L_0x28e7480 .concat [ 1 0 0 0], L_0x28e6190;
L_0x28e7630 .cmp/eeq 1, L_0x28e71c0, L_0x28e7520;
S_0x28b5fd0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x28b5e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28b6750 .functor NOT 1, v0x28e2ba0_0, C4<0>, C4<0>, C4<0>;
L_0x28aed50 .functor NOT 1, v0x28e2b00_0, C4<0>, C4<0>, C4<0>;
L_0x28e58e0 .functor AND 1, L_0x28b6750, L_0x28aed50, C4<1>, C4<1>;
L_0x28e5980 .functor NOT 1, v0x28e2d10_0, C4<0>, C4<0>, C4<0>;
L_0x28e5ab0 .functor NOT 1, v0x28e2a60_0, C4<0>, C4<0>, C4<0>;
L_0x28e5bb0 .functor AND 1, L_0x28e5980, L_0x28e5ab0, C4<1>, C4<1>;
L_0x28e5c90 .functor OR 1, L_0x28e58e0, L_0x28e5bb0, C4<0>, C4<0>;
L_0x28e5d50 .functor AND 1, v0x28e2a60_0, v0x28e2ba0_0, C4<1>, C4<1>;
L_0x28e5e10 .functor AND 1, L_0x28e5d50, v0x28e2d10_0, C4<1>, C4<1>;
L_0x28e5ed0 .functor OR 1, L_0x28e5c90, L_0x28e5e10, C4<0>, C4<0>;
L_0x28e6040 .functor AND 1, v0x28e2b00_0, v0x28e2ba0_0, C4<1>, C4<1>;
L_0x28e60b0 .functor AND 1, L_0x28e6040, v0x28e2d10_0, C4<1>, C4<1>;
L_0x28e6190 .functor OR 1, L_0x28e5ed0, L_0x28e60b0, C4<0>, C4<0>;
v0x28ae700_0 .net *"_ivl_0", 0 0, L_0x28b6750;  1 drivers
v0x28ae7a0_0 .net *"_ivl_10", 0 0, L_0x28e5bb0;  1 drivers
v0x28e1250_0 .net *"_ivl_12", 0 0, L_0x28e5c90;  1 drivers
v0x28e1310_0 .net *"_ivl_14", 0 0, L_0x28e5d50;  1 drivers
v0x28e13f0_0 .net *"_ivl_16", 0 0, L_0x28e5e10;  1 drivers
v0x28e1520_0 .net *"_ivl_18", 0 0, L_0x28e5ed0;  1 drivers
v0x28e1600_0 .net *"_ivl_2", 0 0, L_0x28aed50;  1 drivers
v0x28e16e0_0 .net *"_ivl_20", 0 0, L_0x28e6040;  1 drivers
v0x28e17c0_0 .net *"_ivl_22", 0 0, L_0x28e60b0;  1 drivers
v0x28e18a0_0 .net *"_ivl_4", 0 0, L_0x28e58e0;  1 drivers
v0x28e1980_0 .net *"_ivl_6", 0 0, L_0x28e5980;  1 drivers
v0x28e1a60_0 .net *"_ivl_8", 0 0, L_0x28e5ab0;  1 drivers
v0x28e1b40_0 .net "a", 0 0, v0x28e2a60_0;  alias, 1 drivers
v0x28e1c00_0 .net "b", 0 0, v0x28e2b00_0;  alias, 1 drivers
v0x28e1cc0_0 .net "c", 0 0, v0x28e2ba0_0;  alias, 1 drivers
v0x28e1d80_0 .net "d", 0 0, v0x28e2d10_0;  alias, 1 drivers
v0x28e1e40_0 .net "out", 0 0, L_0x28e6190;  alias, 1 drivers
S_0x28e1fa0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x28b5e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28e2a60_0 .var "a", 0 0;
v0x28e2b00_0 .var "b", 0 0;
v0x28e2ba0_0 .var "c", 0 0;
v0x28e2c70_0 .net "clk", 0 0, v0x28e4fe0_0;  1 drivers
v0x28e2d10_0 .var "d", 0 0;
v0x28e2e00_0 .var "wavedrom_enable", 0 0;
v0x28e2ea0_0 .var "wavedrom_title", 511 0;
S_0x28e2240 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x28e1fa0;
 .timescale -12 -12;
v0x28e24a0_0 .var/2s "count", 31 0;
E_0x28b0c00/0 .event negedge, v0x28e2c70_0;
E_0x28b0c00/1 .event posedge, v0x28e2c70_0;
E_0x28b0c00 .event/or E_0x28b0c00/0, E_0x28b0c00/1;
E_0x28b0e50 .event negedge, v0x28e2c70_0;
E_0x289b9f0 .event posedge, v0x28e2c70_0;
S_0x28e25a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28e1fa0;
 .timescale -12 -12;
v0x28e27a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28e2880 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28e1fa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28e3000 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x28b5e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x28e62f0 .functor NOT 1, v0x28e2ba0_0, C4<0>, C4<0>, C4<0>;
L_0x28e6360 .functor NOT 1, v0x28e2b00_0, C4<0>, C4<0>, C4<0>;
L_0x28e63f0 .functor AND 1, L_0x28e62f0, L_0x28e6360, C4<1>, C4<1>;
L_0x28e6500 .functor NOT 1, v0x28e2d10_0, C4<0>, C4<0>, C4<0>;
L_0x28e65a0 .functor NOT 1, v0x28e2a60_0, C4<0>, C4<0>, C4<0>;
L_0x28e6610 .functor AND 1, L_0x28e6500, L_0x28e65a0, C4<1>, C4<1>;
L_0x28e6760 .functor OR 1, L_0x28e63f0, L_0x28e6610, C4<0>, C4<0>;
L_0x28e6870 .functor AND 1, v0x28e2a60_0, v0x28e2ba0_0, C4<1>, C4<1>;
L_0x28e6a40 .functor AND 1, L_0x28e6870, v0x28e2d10_0, C4<1>, C4<1>;
L_0x28e6c10 .functor OR 1, L_0x28e6760, L_0x28e6a40, C4<0>, C4<0>;
L_0x28e6d80 .functor AND 1, v0x28e2b00_0, v0x28e2ba0_0, C4<1>, C4<1>;
L_0x28e6df0 .functor AND 1, L_0x28e6d80, v0x28e2d10_0, C4<1>, C4<1>;
L_0x28e6ed0 .functor OR 1, L_0x28e6c10, L_0x28e6df0, C4<0>, C4<0>;
v0x28e32f0_0 .net *"_ivl_0", 0 0, L_0x28e62f0;  1 drivers
v0x28e33d0_0 .net *"_ivl_10", 0 0, L_0x28e6610;  1 drivers
v0x28e34b0_0 .net *"_ivl_12", 0 0, L_0x28e6760;  1 drivers
v0x28e35a0_0 .net *"_ivl_14", 0 0, L_0x28e6870;  1 drivers
v0x28e3680_0 .net *"_ivl_16", 0 0, L_0x28e6a40;  1 drivers
v0x28e37b0_0 .net *"_ivl_18", 0 0, L_0x28e6c10;  1 drivers
v0x28e3890_0 .net *"_ivl_2", 0 0, L_0x28e6360;  1 drivers
v0x28e3970_0 .net *"_ivl_20", 0 0, L_0x28e6d80;  1 drivers
v0x28e3a50_0 .net *"_ivl_22", 0 0, L_0x28e6df0;  1 drivers
v0x28e3b30_0 .net *"_ivl_24", 0 0, L_0x28e6ed0;  1 drivers
L_0x7fd0a104d018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28e3c10_0 .net/2u *"_ivl_26", 0 0, L_0x7fd0a104d018;  1 drivers
L_0x7fd0a104d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28e3cf0_0 .net/2u *"_ivl_28", 0 0, L_0x7fd0a104d060;  1 drivers
v0x28e3dd0_0 .net *"_ivl_4", 0 0, L_0x28e63f0;  1 drivers
v0x28e3eb0_0 .net *"_ivl_6", 0 0, L_0x28e6500;  1 drivers
v0x28e3f90_0 .net *"_ivl_8", 0 0, L_0x28e65a0;  1 drivers
v0x28e4070_0 .net "a", 0 0, v0x28e2a60_0;  alias, 1 drivers
v0x28e4110_0 .net "b", 0 0, v0x28e2b00_0;  alias, 1 drivers
v0x28e4310_0 .net "c", 0 0, v0x28e2ba0_0;  alias, 1 drivers
v0x28e4400_0 .net "d", 0 0, v0x28e2d10_0;  alias, 1 drivers
v0x28e44f0_0 .net "out", 0 0, L_0x28e6fe0;  alias, 1 drivers
L_0x28e6fe0 .functor MUXZ 1, L_0x7fd0a104d060, L_0x7fd0a104d018, L_0x28e6ed0, C4<>;
S_0x28e4650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x28b5e40;
 .timescale -12 -12;
E_0x28b09a0 .event anyedge, v0x28e5300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28e5300_0;
    %nor/r;
    %assign/vec4 v0x28e5300_0, 0;
    %wait E_0x28b09a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28e1fa0;
T_3 ;
    %fork t_1, S_0x28e2240;
    %jmp t_0;
    .scope S_0x28e2240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28e24a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28e2d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e2ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e2b00_0, 0;
    %assign/vec4 v0x28e2a60_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289b9f0;
    %load/vec4 v0x28e24a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x28e24a0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28e2d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e2ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e2b00_0, 0;
    %assign/vec4 v0x28e2a60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28b0e50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28e2880;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28b0c00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28e2a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e2b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28e2ba0_0, 0;
    %assign/vec4 v0x28e2d10_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x28e1fa0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x28b5e40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e4fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28e5300_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28b5e40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28e4fe0_0;
    %inv;
    %store/vec4 v0x28e4fe0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28b5e40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28e2c70_0, v0x28e5460_0, v0x28e4e00_0, v0x28e4ea0_0, v0x28e4f40_0, v0x28e5080_0, v0x28e51c0_0, v0x28e5120_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28b5e40;
T_7 ;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28b5e40;
T_8 ;
    %wait E_0x28b0c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e5260_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e5260_0, 4, 32;
    %load/vec4 v0x28e53a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e5260_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28e5260_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e5260_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28e51c0_0;
    %load/vec4 v0x28e51c0_0;
    %load/vec4 v0x28e5120_0;
    %xor;
    %load/vec4 v0x28e51c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e5260_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28e5260_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28e5260_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/kmap2/iter0/response24/top_module.sv";
