
---------- Begin Simulation Statistics ----------
final_tick                               1352319396000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 500482                       # Simulator instruction rate (inst/s)
host_mem_usage                                4584020                       # Number of bytes of host memory used
host_op_rate                                   977172                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2597.49                       # Real time elapsed on the host
host_tick_rate                               35733659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092818                       # Number of seconds simulated
sim_ticks                                 92817987750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          233                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3544606                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62148656                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22589087                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29701689                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7112602                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72032007                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4837642                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2943102                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286880281                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155762197                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3545592                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30226838                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99525823                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    170608437                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.845552                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948260                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     54791258     32.12%     32.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23191645     13.59%     45.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17045469      9.99%     55.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21301481     12.49%     68.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8311642      4.87%     73.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7478801      4.38%     77.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5996249      3.51%     80.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2265054      1.33%     82.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30226838     17.72%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    170608437                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.742544                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.742544                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31495097                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634638797                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51014022                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94775838                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3550973                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4421720                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66510443                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              345932                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45925871                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26414                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72032007                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        49007534                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           126594389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       914236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337646371                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7487                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7101946                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.388028                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55103065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27426729                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.818863                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185257657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.533730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       79488631     42.91%     42.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6595870      3.56%     46.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8114531      4.38%     50.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6738095      3.64%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6465763      3.49%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7472764      4.03%     62.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5490698      2.96%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3690127      1.99%     66.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61201178     33.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185257657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14801054                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7889691                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                378318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4666300                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57661822                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.920432                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112359771                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45900960                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11565315                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72375520                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52280                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     51002053                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    585076850                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66458811                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9272510                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    542137263                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       208052                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3550973                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       238416                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8140601                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6442                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66294                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13603858                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8334137                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6442                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4501882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611433867                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538587037                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633344                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387247728                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.901307                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540198939                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802835154                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426955271                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.346722                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.346722                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3675544      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423514178     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415717      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721659      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288547      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            4      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146677      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          103      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2476427      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4357696      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65133289     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47062639      8.53%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2994840      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       622456      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551409776                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11415508                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22726763                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10466603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16943807                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7279630                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013202                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6510252     89.43%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          167      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45423      0.62%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       333009      4.57%     94.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       196157      2.69%     97.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8867      0.12%     97.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       185755      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543598354                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273460716                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    528120434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667738980                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584916339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551409776                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       160511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99601570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       830643                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       160347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143686493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185257657                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.976448                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.530488                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51163032     27.62%     27.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15874072      8.57%     36.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20753006     11.20%     47.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18599079     10.04%     57.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21095956     11.39%     68.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18581060     10.03%     78.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19873676     10.73%     89.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12840933      6.93%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6476843      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185257657                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.970382                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          49008673                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1179                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1825461                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       681556                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72375520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     51002053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230596730                       # number of misc regfile reads
system.switch_cpus_1.numCycles              185635975                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      12980826                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       639475                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54012385                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10899257                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36458                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553950321                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617897242                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672730763                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95927702                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6687894                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3550973                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     18783193                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139618017                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17907510                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935780616                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2571                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9924295                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725362850                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184835131                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       344665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       682432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            140                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         2758                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235056                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           2758                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              70332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73043                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24821                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70332                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       285590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       285590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 285590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     10764544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     10764544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10764544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95154                       # Request fanout histogram
system.membus.reqLayer2.occupancy           510635500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          510084250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352319396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352319396000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            308676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       208622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           96114                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6898                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29091                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        308676                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       625866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1027097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     26703616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10569792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37273408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           36148                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           380813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 380673     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    140      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             380813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          585846000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197167997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         312933000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       208403                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14771                       # number of demand (read+write) hits
system.l2.demand_hits::total                   223174                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       208403                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14771                       # number of overall hits
system.l2.overall_hits::total                  223174                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          219                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114374                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114593                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          219                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114374                       # number of overall misses
system.l2.overall_misses::total                114593                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21142000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10221968500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10243110500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21142000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10221968500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10243110500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       208622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129145                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               337767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       208622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129145                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              337767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.339266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.339266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96538.812785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 89373.183591                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89386.877907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96538.812785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 89373.183591                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89386.877907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33167                       # number of writebacks
system.l2.writebacks::total                     33167                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9078228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9097180500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9078228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9097180500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.339266                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339266                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86538.812785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79373.183591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79386.877907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86538.812785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79373.183591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79386.877907                       # average overall mshr miss latency
system.l2.replacements                          33390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36008                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36008                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       208622                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           208622                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       208622                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       208622                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81257                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81257                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1082                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1082                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5816                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5816                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6898                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6898                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.843143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.843143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5816                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     95990000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     95990000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.843143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.843143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16504.470426                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16504.470426                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1762                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1762                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2639421500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2639421500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.939431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 96579.512606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96579.512606                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2366131500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2366131500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.939431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86579.512606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86579.512606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       208403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        13009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             221412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87045                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21142000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7582547000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7603689000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       208622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         308676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.869980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.282704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96538.812785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87110.655408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87134.316557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18952000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6712097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6731049000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.869980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.282704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86538.812785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77110.655408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77134.316557                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.861251                       # Cycle average of tags in use
system.l2.tags.total_refs                      500177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.011004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.861251                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1407                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5704086                       # Number of tag accesses
system.l2.tags.data_accesses                  5704086                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           20                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        19420                       # number of demand (read+write) hits
system.l3.demand_hits::total                    19440                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           20                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        19420                       # number of overall hits
system.l3.overall_hits::total                   19440                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          199                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        94954                       # number of demand (read+write) misses
system.l3.demand_misses::total                  95153                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          199                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        94954                       # number of overall misses
system.l3.overall_misses::total                 95153                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17384500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8149021000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8166405500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17384500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8149021000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8166405500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          219                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114374                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114593                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          219                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114374                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114593                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.908676                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.830206                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.830356                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.908676                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.830206                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.830356                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87359.296482                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85820.723719                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85823.941442                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87359.296482                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85820.723719                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85823.941442                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               73043                       # number of writebacks
system.l3.writebacks::total                     73043                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          199                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        94954                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             95153                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          199                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        94954                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            95153                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     14996500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7009573000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7024569500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     14996500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7009573000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7024569500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.908676                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.830206                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.830356                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.908676                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.830206                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.830356                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75359.296482                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73820.723719                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73823.941442                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75359.296482                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73820.723719                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73823.941442                       # average overall mshr miss latency
system.l3.replacements                          97817                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33167                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33167                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33167                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33167                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          220                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           220                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5815                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5815                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5816                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5816                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000172                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000172                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000172                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         2508                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  2508                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        24821                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               24821                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2170803000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2170803000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27329                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27329                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.908229                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.908229                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87458.321583                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87458.321583                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        24821                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          24821                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1872951000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1872951000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.908229                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.908229                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75458.321583                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75458.321583                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           20                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        16912                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              16932                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          199                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        70133                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            70332                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17384500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   5978218000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   5995602500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          219                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87045                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87264                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.908676                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.805710                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.805968                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87359.296482                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85241.156089                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85247.149235                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          199                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        70133                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        70332                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     14996500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5136622000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5151618500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.908676                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.805710                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.805968                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75359.296482                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 73241.156089                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 73247.149235                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                      459020                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    163353                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.809988                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     111.721998                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.947397                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     43345.312971                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4814.556419                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   122.255934                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 17141.205281                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.001705                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.661397                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.073464                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001865                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.261554                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2725                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        53083                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         9456                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3858713                       # Number of tag accesses
system.l3.tags.data_accesses                  3858713                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87264                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       106210                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          106254                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5816                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5816                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27329                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27329                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87264                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355465                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9456640                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           97817                       # Total snoops (count)
system.tol3bus.snoopTraffic                   4674752                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           218226                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.012638                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.111708                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 215468     98.74%     98.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2758      1.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             218226                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150695000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174797500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6077056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6089792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4674752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4674752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        94954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73043                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73043                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       137215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     65472826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65610041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       137215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           137215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50364720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50364720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50364720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       137215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     65472826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115974762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     73043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     94954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001475580500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68738                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73043                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73043                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1323122500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  475765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3107241250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13905.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32655.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    57592                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73043                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   87286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.111953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.939658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.214313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25000     52.06%     52.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10185     21.21%     73.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3056      6.36%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2099      4.37%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2229      4.64%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1388      2.89%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1181      2.46%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          839      1.75%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2043      4.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.698122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.296529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.797305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           4055     92.88%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           226      5.18%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            41      0.94%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      0.27%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.16%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.14%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.723087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.695643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2777     63.61%     63.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      1.47%     65.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1486     34.04%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.80%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6089792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4672832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6089792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4674752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        65.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92831392500                       # Total gap between requests
system.mem_ctrls.avgGap                     551923.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6077056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4672832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 137214.782487029297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 65472826.413434073329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50344034.742339044809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        94954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        73043                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6776000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3100465250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2187707389250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34050.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32652.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29950952.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            170446080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             90586650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           342498660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          192419640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7326508800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20349441180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18505735680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46977636690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.126429                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47898121500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3099200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41820666250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172445280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91649250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           336893760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188708220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7326508800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19848407760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18927658560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46892271630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.206725                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48994016500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3099200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40724785000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48778674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501749147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48778674                       # number of overall hits
system.cpu.icache.overall_hits::total      1501749147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       228856                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         563199                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       228856                       # number of overall misses
system.cpu.icache.overall_misses::total        563199                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2945795500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3152750500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2945795500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3152750500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     49007530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502312346                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     49007530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502312346                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12871.829884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5597.933413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12871.829884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5597.933413                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1241                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.962963                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       542453                       # number of writebacks
system.cpu.icache.writebacks::total            542453                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20234                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20234                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20234                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20234                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       208622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       224539                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       208622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       224539                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2522432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2713470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2522432000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2713470000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12090.920421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12084.626724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12090.920421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12084.626724                       # average overall mshr miss latency
system.cpu.icache.replacements                 542453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48778674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501749147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       228856                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        563199                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2945795500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3152750500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     49007530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502312346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12871.829884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5597.933413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       208622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       224539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2522432000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2713470000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12090.920421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12084.626724                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502292112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            542965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2766.830481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.589518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.071526                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009792349                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009792349                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100240131                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518406272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100240131                       # number of overall hits
system.cpu.dcache.overall_hits::total       518406272                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       414080                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       414080                       # number of overall misses
system.cpu.dcache.overall_misses::total        652845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  33095542500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33747296500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  33095542500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33747296500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100654211                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519059117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100654211                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519059117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004114                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004114                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 79925.479376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51692.662883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 79925.479376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51692.662883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166010                       # number of writebacks
system.cpu.dcache.writebacks::total            166010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       278120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       278120                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       278120                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       278120                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145424                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  10748973500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11391263500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  10748973500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11391263500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79059.822742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78331.386154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79059.822742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78331.386154                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57587198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291267661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       378091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486566                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    161361500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30180606500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30341968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57965289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291754227                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34761.202068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 79823.657532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62359.408590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       278037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       278037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156719500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7870026500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8026746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33761.202068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78657.789794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76667.169710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35989                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    490392500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   2914936000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3405328500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101698.983824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 80995.192976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20479.606565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    485570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   2878947000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3364517500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100698.983824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 80180.109174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82609.445590                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518781109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.434604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.692984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.354544                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.946936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053427                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058490                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076602210                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076602210                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352319396000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 182780594000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
