Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/work/util/job_launching/../../sim_run_10.1/gpgpu-sim-builds/gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0:/work/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-10010/release:/usr/local/nvidia/lib:/usr/local/nvidia/lib64
doing: cd /work/util/job_launching/../../sim_run_10.1/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/QV100-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/work/util/job_launching/../../sim_run_10.1/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/QV100-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/work/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/nvidia/nsight-compute/2022.3.0
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /apps/src/..//bin/10.1/release/hotspot-rodinia-2.0-ft 30 6 40 ./data/result_30_6_40.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency 72849bc97817c9b4e1108c6bbcc9f345  /apps/bin/10.1/release/hotspot-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: hotspot-rodinia-2.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: hotspot-rodinia-2.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: hotspot-rodinia-2.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: hotspot-rodinia-2.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: hotspot-rodinia-2.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: hotspot-rodinia-2.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: hotspot-rodinia-2.7.sm_75.ptx -arch=sm_75
                   0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /apps/bin/10.1/release/hotspot-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/hotspot-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /apps/bin/10.1/release/hotspot-rodinia-2.0-ft
Running md5sum using "md5sum /apps/bin/10.1/release/hotspot-rodinia-2.0-ft "
self exe links to: /apps/bin/10.1/release/hotspot-rodinia-2.0-ft
Extracting specific PTX file named hotspot-rodinia-2.1.sm_30.ptx 
Extracting specific PTX file named hotspot-rodinia-2.2.sm_35.ptx 
Extracting specific PTX file named hotspot-rodinia-2.3.sm_50.ptx 
Extracting specific PTX file named hotspot-rodinia-2.4.sm_60.ptx 
Extracting specific PTX file named hotspot-rodinia-2.5.sm_62.ptx 
Extracting specific PTX file named hotspot-rodinia-2.6.sm_70.ptx 
Extracting specific PTX file named hotspot-rodinia-2.7.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x562cb4a014d0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_iiiiffffffE6temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:43 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE6temp_t was declared previous at hotspot-rodinia-2.1.sm_30.ptx:45 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:43 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE6temp_t was declared previous at hotspot-rodinia-2.1.sm_30.ptx:45 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:43 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE6temp_t was declared previous at hotspot-rodinia-2.1.sm_30.ptx:45 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:43 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE6temp_t was declared previous at hotspot-rodinia-2.1.sm_30.ptx:45 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:43 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE6temp_t was declared previous at hotspot-rodinia-2.1.sm_30.ptx:45 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Parsing hotspot-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:34 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %rs9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:35 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:36 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:37 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:38 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at hotspot-rodinia-2.1.sm_30.ptx:39 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE12temp_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:41 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE13power_on_cuda was declared previous at hotspot-rodinia-2.1.sm_30.ptx:43 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ14calculate_tempiPfS_iiiiffffffE6temp_t was declared previous at hotspot-rodinia-2.1.sm_30.ptx:45 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=37, lmem=0, smem=3072, cmem=408
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=404
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=404
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=404
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=404
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=35, lmem=0, smem=3072, cmem=416
GPGPU-Sim PTX: Loading PTXInfo from hotspot-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=35, lmem=0, smem=3072, cmem=416
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2248 (hotspot-rodinia-2.7.sm_75.ptx:93) @!%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (hotspot-rodinia-2.7.sm_75.ptx:105) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2250 (hotspot-rodinia-2.7.sm_75.ptx:94) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2258 (hotspot-rodinia-2.7.sm_75.ptx:97) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2318 (hotspot-rodinia-2.7.sm_75.ptx:123) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (hotspot-rodinia-2.7.sm_75.ptx:230) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x24a8 (hotspot-rodinia-2.7.sm_75.ptx:176) @%p21 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b0 (hotspot-rodinia-2.7.sm_75.ptx:213) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24d8 (hotspot-rodinia-2.7.sm_75.ptx:183) @%p26 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b0 (hotspot-rodinia-2.7.sm_75.ptx:213) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x25c0 (hotspot-rodinia-2.7.sm_75.ptx:215) @%p27 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (hotspot-rodinia-2.7.sm_75.ptx:230) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x25d0 (hotspot-rodinia-2.7.sm_75.ptx:218) @%p28 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e8 (hotspot-rodinia-2.7.sm_75.ptx:224) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2600 (hotspot-rodinia-2.7.sm_75.ptx:227) @%p29 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (hotspot-rodinia-2.7.sm_75.ptx:230) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2618 (hotspot-rodinia-2.7.sm_75.ptx:232) @%p30 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2630 (hotspot-rodinia-2.7.sm_75.ptx:238) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 8852
gpu_sim_insn = 4371370
gpu_ipc =     493.8285
gpu_tot_sim_cycle = 8852
gpu_tot_sim_insn = 4371370
gpu_tot_ipc =     493.8285
gpu_tot_issued_cta = 64
gpu_occupancy = 11.9545% 
gpu_tot_occupancy = 11.9545% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5089
partiton_level_parallism_total  =       0.5089
partiton_level_parallism_util =       7.2896
partiton_level_parallism_util_total  =       7.2896
L2_BW  =      23.5652 GB/Sec
L2_BW_total  =      23.5652 GB/Sec
gpu_total_sim_rate=182140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 45, Miss = 40, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 55, Miss = 50, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 59, Miss = 54, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 61, Miss = 56, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 59, Miss = 54, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 61, Miss = 56, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[6]: Access = 49, Miss = 44, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 61, Miss = 56, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 75, Miss = 70, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[10]: Access = 81, Miss = 76, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[11]: Access = 83, Miss = 78, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[12]: Access = 81, Miss = 76, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[13]: Access = 83, Miss = 78, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[14]: Access = 67, Miss = 62, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 54, Miss = 50, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[18]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[19]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[20]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[21]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[22]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[23]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[26]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[27]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[28]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[29]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[30]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[31]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[34]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[35]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[36]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[37]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[38]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[39]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[42]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[43]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[44]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[45]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[46]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[47]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 53, Miss = 48, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[50]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[51]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[52]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[53]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[54]: Access = 59, Miss = 54, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[55]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 35, Miss = 32, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 42, Miss = 40, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 47, Miss = 44, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 47, Miss = 44, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 39, Miss = 36, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4505
	L1D_total_cache_misses = 4212
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 828
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 828
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
244, 244, 244, 419, 419, 391, 335, 279, 
gpgpu_n_tot_thrd_icount = 4371370
gpgpu_n_tot_w_icount = 175216
gpgpu_n_stall_shd_mem = 977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4212
gpgpu_n_mem_write_global = 293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18080	W0_Idle:115237	W0_Scoreboard:653207	W1:0	W2:0	W3:392	W4:420	W5:756	W6:2772	W7:700	W8:6824	W9:700	W10:3052	W11:336	W12:7580	W13:336	W14:3332	W15:0	W16:9498	W17:0	W18:1988	W19:0	W20:8686	W21:0	W22:1176	W23:0	W24:9330	W25:0	W26:1176	W27:0	W28:8154	W29:0	W30:0	W31:0	W32:108008
single_issue_nums: WS0:42712	WS1:44560	WS2:43832	WS3:44112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33696 {8:4212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11720 {40:293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168480 {40:4212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2344 {8:293,}
maxmflatency = 375 
max_icnt2mem_latency = 211 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 235 
avg_icnt2mem_latency = 73 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3261 	1244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1524 	1325 	864 	792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4367 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        222         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        365         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        375         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        360         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        370         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        371         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        371         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        369         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        371         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        371         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        367         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        344         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        354         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        226         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        196         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        239         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        230         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        232         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        227         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        231         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        252         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        229         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        223         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5200 n_nop=5200 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5200i bk1: 0a 5200i bk2: 0a 5200i bk3: 0a 5200i bk4: 0a 5200i bk5: 0a 5200i bk6: 0a 5200i bk7: 0a 5200i bk8: 0a 5200i bk9: 0a 5200i bk10: 0a 5200i bk11: 0a 5200i bk12: 0a 5200i bk13: 0a 5200i bk14: 0a 5200i bk15: 0a 5200i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5200 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5200 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5200 
n_nop = 5200 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 158, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 141, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 189, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 189, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 189, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 184, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 158, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 184, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 140, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 120, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 137, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 164, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 164, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 120, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 137, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4505
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4505
icnt_total_pkts_simt_to_mem=4505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4505
Req_Network_cycles = 8852
Req_Network_injected_packets_per_cycle =       0.5089 
Req_Network_conflicts_per_cycle =       1.3273
Req_Network_conflicts_per_cycle_util =      19.0113
Req_Bank_Level_Parallism =       7.2896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2519
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 4505
Reply_Network_cycles = 8852
Reply_Network_injected_packets_per_cycle =        0.5089
Reply_Network_conflicts_per_cycle =        0.0434
Reply_Network_conflicts_per_cycle_util =       0.6194
Reply_Bank_Level_Parallism =       7.2661
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 182140 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3932065x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14calculate_tempiPfS_iiiiffffff 
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 8845
gpu_sim_insn = 4371370
gpu_ipc =     494.2193
gpu_tot_sim_cycle = 17697
gpu_tot_sim_insn = 8742740
gpu_tot_ipc =     494.0238
gpu_tot_issued_cta = 128
gpu_occupancy = 11.9562% 
gpu_tot_occupancy = 11.9554% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5093
partiton_level_parallism_total  =       0.5091
partiton_level_parallism_util =       7.2080
partiton_level_parallism_util_total  =       7.2486
L2_BW  =      23.5839 GB/Sec
L2_BW_total  =      23.5746 GB/Sec
gpu_total_sim_rate=190059

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 114, Miss = 104, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[1]: Access = 140, Miss = 130, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[2]: Access = 152, Miss = 142, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[3]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[4]: Access = 152, Miss = 142, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[5]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[6]: Access = 126, Miss = 116, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[7]: Access = 100, Miss = 92, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[9]: Access = 160, Miss = 150, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[10]: Access = 174, Miss = 164, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 176, Miss = 166, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[12]: Access = 174, Miss = 164, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 176, Miss = 166, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[14]: Access = 144, Miss = 134, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[15]: Access = 114, Miss = 106, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 138, Miss = 128, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 170, Miss = 160, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[18]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[19]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[20]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[21]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[22]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[23]: Access = 120, Miss = 112, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 138, Miss = 128, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[25]: Access = 170, Miss = 160, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[26]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[27]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[28]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[29]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[30]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[31]: Access = 120, Miss = 112, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 122, Miss = 112, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 150, Miss = 140, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[34]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[35]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[36]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[37]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[38]: Access = 136, Miss = 126, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[39]: Access = 106, Miss = 98, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 104, Miss = 96, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 127, Miss = 120, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[42]: Access = 140, Miss = 132, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[43]: Access = 139, Miss = 132, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[44]: Access = 140, Miss = 132, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[45]: Access = 139, Miss = 132, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[46]: Access = 116, Miss = 108, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[47]: Access = 90, Miss = 84, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 53, Miss = 48, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 65, Miss = 60, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[50]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[51]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[52]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[53]: Access = 71, Miss = 66, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[54]: Access = 59, Miss = 54, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[55]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 35, Miss = 32, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 42, Miss = 40, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 47, Miss = 44, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 47, Miss = 44, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 39, Miss = 36, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 30, Miss = 28, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 45, Miss = 40, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 55, Miss = 50, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 59, Miss = 54, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[67]: Access = 61, Miss = 56, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[68]: Access = 59, Miss = 54, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[69]: Access = 61, Miss = 56, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[70]: Access = 49, Miss = 44, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 61, Miss = 56, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 75, Miss = 70, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[74]: Access = 81, Miss = 76, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[75]: Access = 83, Miss = 78, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[76]: Access = 81, Miss = 76, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[77]: Access = 83, Miss = 78, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[78]: Access = 67, Miss = 62, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[79]: Access = 54, Miss = 50, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9010
	L1D_total_cache_misses = 8424
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1654
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1654
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
523, 579, 635, 838, 838, 782, 670, 558, 
gpgpu_n_tot_thrd_icount = 8742740
gpgpu_n_tot_w_icount = 350432
gpgpu_n_stall_shd_mem = 1954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8424
gpgpu_n_mem_write_global = 586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35546	W0_Idle:229539	W0_Scoreboard:1308815	W1:0	W2:0	W3:784	W4:840	W5:1512	W6:5544	W7:1400	W8:13648	W9:1400	W10:6104	W11:672	W12:15160	W13:672	W14:6664	W15:0	W16:18996	W17:0	W18:3976	W19:0	W20:17372	W21:0	W22:2352	W23:0	W24:18660	W25:0	W26:2352	W27:0	W28:16308	W29:0	W30:0	W31:0	W32:216016
single_issue_nums: WS0:85424	WS1:89120	WS2:87664	WS3:88224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67392 {8:8424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23440 {40:586,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 336960 {40:8424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4688 {8:586,}
maxmflatency = 396 
max_icnt2mem_latency = 232 
maxmrqlatency = 0 
max_icnt2sh_latency = 7 
averagemflatency = 235 
avg_icnt2mem_latency = 71 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6499 	2511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3007 	2657 	1767 	1579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8750 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        231         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        365         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        375         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        370         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        392         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        392         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        395         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        393         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        396         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        392         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        390         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        204         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        239         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        230         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        232         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        244         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        252         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        245         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        246         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10396 n_nop=10396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10396i bk1: 0a 10396i bk2: 0a 10396i bk3: 0a 10396i bk4: 0a 10396i bk5: 0a 10396i bk6: 0a 10396i bk7: 0a 10396i bk8: 0a 10396i bk9: 0a 10396i bk10: 0a 10396i bk11: 0a 10396i bk12: 0a 10396i bk13: 0a 10396i bk14: 0a 10396i bk15: 0a 10396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10396 
n_nop = 10396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 174, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 386, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 362, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 378, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 362, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 378, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 378, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 386, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 216, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 280, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 240, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 18, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 274, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 336, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 336, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 328, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 336, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 328, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 274, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9010
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9010
icnt_total_pkts_simt_to_mem=9010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9010
Req_Network_cycles = 17697
Req_Network_injected_packets_per_cycle =       0.5091 
Req_Network_conflicts_per_cycle =       1.3516
Req_Network_conflicts_per_cycle_util =      19.2430
Req_Bank_Level_Parallism =       7.2486
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2580
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 9010
Reply_Network_cycles = 17697
Reply_Network_injected_packets_per_cycle =        0.5091
Reply_Network_conflicts_per_cycle =        0.0467
Reply_Network_conflicts_per_cycle_util =       0.6635
Reply_Bank_Level_Parallism =       7.2369
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 190059 (inst/sec)
gpgpu_simulation_rate = 384 (cycle/sec)
gpgpu_silicon_slowdown = 3768229x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14calculate_tempiPfS_iiiiffffff 
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 8839
gpu_sim_insn = 4371370
gpu_ipc =     494.5548
gpu_tot_sim_cycle = 26536
gpu_tot_sim_insn = 13114110
gpu_tot_ipc =     494.2007
gpu_tot_issued_cta = 192
gpu_occupancy = 11.9544% 
gpu_tot_occupancy = 11.9550% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5097
partiton_level_parallism_total  =       0.5093
partiton_level_parallism_util =       7.4958
partiton_level_parallism_util_total  =       7.3292
L2_BW  =      23.5999 GB/Sec
L2_BW_total  =      23.5830 GB/Sec
gpu_total_sim_rate=195732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 183, Miss = 168, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 225, Miss = 210, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[2]: Access = 245, Miss = 230, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[3]: Access = 247, Miss = 232, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[4]: Access = 245, Miss = 230, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[5]: Access = 247, Miss = 232, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[6]: Access = 203, Miss = 188, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[7]: Access = 160, Miss = 148, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 199, Miss = 184, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 245, Miss = 230, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[10]: Access = 267, Miss = 252, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[11]: Access = 269, Miss = 254, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[12]: Access = 267, Miss = 252, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[13]: Access = 269, Miss = 254, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[14]: Access = 221, Miss = 206, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[15]: Access = 174, Miss = 162, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 191, Miss = 176, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 235, Miss = 220, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[18]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[19]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[20]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[21]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[22]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[23]: Access = 166, Miss = 154, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 173, Miss = 160, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[25]: Access = 212, Miss = 200, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[26]: Access = 233, Miss = 220, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[27]: Access = 232, Miss = 220, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[28]: Access = 233, Miss = 220, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[29]: Access = 232, Miss = 220, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[30]: Access = 193, Miss = 180, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[31]: Access = 150, Miss = 140, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 122, Miss = 112, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 150, Miss = 140, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[34]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[35]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[36]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[37]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[38]: Access = 136, Miss = 126, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[39]: Access = 106, Miss = 98, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 104, Miss = 96, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 127, Miss = 120, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[42]: Access = 140, Miss = 132, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[43]: Access = 139, Miss = 132, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[44]: Access = 140, Miss = 132, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[45]: Access = 139, Miss = 132, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[46]: Access = 116, Miss = 108, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[47]: Access = 90, Miss = 84, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 98, Miss = 88, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[50]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[51]: Access = 132, Miss = 122, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[52]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[53]: Access = 132, Miss = 122, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[54]: Access = 108, Miss = 98, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[55]: Access = 86, Miss = 78, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 96, Miss = 88, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 117, Miss = 110, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[58]: Access = 128, Miss = 120, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[59]: Access = 129, Miss = 122, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[60]: Access = 128, Miss = 120, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[61]: Access = 129, Miss = 122, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[62]: Access = 106, Miss = 98, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[63]: Access = 84, Miss = 78, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 114, Miss = 104, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[65]: Access = 140, Miss = 130, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[66]: Access = 152, Miss = 142, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[67]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[68]: Access = 152, Miss = 142, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[69]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[70]: Access = 126, Miss = 116, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[71]: Access = 100, Miss = 92, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[73]: Access = 160, Miss = 150, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[74]: Access = 174, Miss = 164, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[75]: Access = 176, Miss = 166, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[76]: Access = 174, Miss = 164, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[77]: Access = 176, Miss = 166, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[78]: Access = 144, Miss = 134, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[79]: Access = 114, Miss = 106, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13515
	L1D_total_cache_misses = 12636
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2449
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2449
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
802, 914, 1026, 1257, 1257, 1173, 1005, 837, 
gpgpu_n_tot_thrd_icount = 13114110
gpgpu_n_tot_w_icount = 525648
gpgpu_n_stall_shd_mem = 2931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12636
gpgpu_n_mem_write_global = 879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 589824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53058	W0_Idle:344601	W0_Scoreboard:1962417	W1:0	W2:0	W3:1176	W4:1260	W5:2268	W6:8316	W7:2100	W8:20472	W9:2100	W10:9156	W11:1008	W12:22740	W13:1008	W14:9996	W15:0	W16:28494	W17:0	W18:5964	W19:0	W20:26058	W21:0	W22:3528	W23:0	W24:27990	W25:0	W26:3528	W27:0	W28:24462	W29:0	W30:0	W31:0	W32:324024
single_issue_nums: WS0:128136	WS1:133680	WS2:131496	WS3:132336	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101088 {8:12636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35160 {40:879,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 505440 {40:12636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7032 {8:879,}
maxmflatency = 396 
max_icnt2mem_latency = 232 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 234 
avg_icnt2mem_latency = 70 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9768 	3747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4542 	4024 	2558 	2391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13148 	365 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        231         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        365         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        375         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        370         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        392         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        395         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        393         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        396         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        392         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        390         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        210         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        239         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        230         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        232         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        244         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        252         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        245         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        246         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15588 n_nop=15588 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15588i bk1: 0a 15588i bk2: 0a 15588i bk3: 0a 15588i bk4: 0a 15588i bk5: 0a 15588i bk6: 0a 15588i bk7: 0a 15588i bk8: 0a 15588i bk9: 0a 15588i bk10: 0a 15588i bk11: 0a 15588i bk12: 0a 15588i bk13: 0a 15588i bk14: 0a 15588i bk15: 0a 15588i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15588 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15588 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15588 
n_nop = 15588 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 261, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 474, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 579, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 543, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 543, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 579, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 552, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 474, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 552, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 324, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 420, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 411, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 516, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 504, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 504, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 492, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 504, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 492, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 516, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 411, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13515
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13515
icnt_total_pkts_simt_to_mem=13515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13515
Req_Network_cycles = 26536
Req_Network_injected_packets_per_cycle =       0.5093 
Req_Network_conflicts_per_cycle =       1.3453
Req_Network_conflicts_per_cycle_util =      19.3601
Req_Bank_Level_Parallism =       7.3292
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2562
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 13515
Reply_Network_cycles = 26536
Reply_Network_injected_packets_per_cycle =        0.5093
Reply_Network_conflicts_per_cycle =        0.0462
Reply_Network_conflicts_per_cycle_util =       0.6636
Reply_Bank_Level_Parallism =       7.3094
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 195732 (inst/sec)
gpgpu_simulation_rate = 396 (cycle/sec)
gpgpu_silicon_slowdown = 3654040x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14calculate_tempiPfS_iiiiffffff 
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 8849
gpu_sim_insn = 4371370
gpu_ipc =     493.9959
gpu_tot_sim_cycle = 35385
gpu_tot_sim_insn = 17485480
gpu_tot_ipc =     494.1495
gpu_tot_issued_cta = 256
gpu_occupancy = 11.9557% 
gpu_tot_occupancy = 11.9552% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5091
partiton_level_parallism_total  =       0.5093
partiton_level_parallism_util =       7.2311
partiton_level_parallism_util_total  =       7.3044
L2_BW  =      23.5732 GB/Sec
L2_BW_total  =      23.5806 GB/Sec
gpu_total_sim_rate=203319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[2]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[3]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[4]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[5]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[6]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[7]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[10]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[11]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[12]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[13]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[14]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[15]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 191, Miss = 176, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 235, Miss = 220, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[18]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[19]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[20]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[21]: Access = 257, Miss = 242, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 69
	L1D_cache_core[22]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[23]: Access = 166, Miss = 154, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 173, Miss = 160, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[25]: Access = 212, Miss = 200, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[26]: Access = 233, Miss = 220, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[27]: Access = 232, Miss = 220, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[28]: Access = 233, Miss = 220, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[29]: Access = 232, Miss = 220, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[30]: Access = 193, Miss = 180, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[31]: Access = 150, Miss = 140, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 167, Miss = 152, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 205, Miss = 190, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[34]: Access = 223, Miss = 208, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[35]: Access = 225, Miss = 210, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[36]: Access = 223, Miss = 208, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[37]: Access = 225, Miss = 210, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[38]: Access = 185, Miss = 170, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[39]: Access = 146, Miss = 134, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 165, Miss = 152, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 202, Miss = 190, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[42]: Access = 221, Miss = 208, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[43]: Access = 222, Miss = 210, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[44]: Access = 221, Miss = 208, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[45]: Access = 222, Miss = 210, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[46]: Access = 183, Miss = 170, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[47]: Access = 144, Miss = 134, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 167, Miss = 152, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[49]: Access = 205, Miss = 190, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[50]: Access = 223, Miss = 208, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[51]: Access = 225, Miss = 210, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[52]: Access = 223, Miss = 208, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[53]: Access = 225, Miss = 210, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[54]: Access = 185, Miss = 170, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[55]: Access = 146, Miss = 134, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 165, Miss = 152, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[57]: Access = 202, Miss = 190, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[58]: Access = 221, Miss = 208, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[59]: Access = 222, Miss = 210, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[60]: Access = 221, Miss = 208, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[61]: Access = 222, Miss = 210, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[62]: Access = 183, Miss = 170, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[63]: Access = 144, Miss = 134, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 183, Miss = 168, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[65]: Access = 225, Miss = 210, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[66]: Access = 245, Miss = 230, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[67]: Access = 247, Miss = 232, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[68]: Access = 245, Miss = 230, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[69]: Access = 247, Miss = 232, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[70]: Access = 203, Miss = 188, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[71]: Access = 160, Miss = 148, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 199, Miss = 184, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[73]: Access = 245, Miss = 230, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[74]: Access = 267, Miss = 252, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[75]: Access = 269, Miss = 254, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[76]: Access = 267, Miss = 252, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[77]: Access = 269, Miss = 254, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[78]: Access = 221, Miss = 206, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[79]: Access = 174, Miss = 162, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18020
	L1D_total_cache_misses = 16848
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3290
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3290
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1081, 1249, 1417, 1676, 1676, 1564, 1249, 1081, 
gpgpu_n_tot_thrd_icount = 17485480
gpgpu_n_tot_w_icount = 700864
gpgpu_n_stall_shd_mem = 3908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16848
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70396	W0_Idle:458642	W0_Scoreboard:2616918	W1:0	W2:0	W3:1568	W4:1680	W5:3024	W6:11088	W7:2800	W8:27296	W9:2800	W10:12208	W11:1344	W12:30320	W13:1344	W14:13328	W15:0	W16:37992	W17:0	W18:7952	W19:0	W20:34744	W21:0	W22:4704	W23:0	W24:37320	W25:0	W26:4704	W27:0	W28:32616	W29:0	W30:0	W31:0	W32:432032
single_issue_nums: WS0:170848	WS1:178240	WS2:175328	WS3:176448	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134784 {8:16848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46880 {40:1172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 673920 {40:16848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9376 {8:1172,}
maxmflatency = 410 
max_icnt2mem_latency = 241 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 234 
avg_icnt2mem_latency = 70 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13045 	4975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5937 	5416 	3499 	3168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17493 	522 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        231         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        365         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        375         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        370         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        405         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        410         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        409         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        396         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        390         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        216         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        239         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        236         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        244         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        252         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        245         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        246         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20786 n_nop=20786 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 20786i bk1: 0a 20786i bk2: 0a 20786i bk3: 0a 20786i bk4: 0a 20786i bk5: 0a 20786i bk6: 0a 20786i bk7: 0a 20786i bk8: 0a 20786i bk9: 0a 20786i bk10: 0a 20786i bk11: 0a 20786i bk12: 0a 20786i bk13: 0a 20786i bk14: 0a 20786i bk15: 0a 20786i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 20786 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 20786 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20786 
n_nop = 20786 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 632, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 564, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 772, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 724, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 756, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 772, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 736, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 632, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 736, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 432, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 560, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 480, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 36, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 640, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 640, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 688, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 672, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 672, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 656, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 672, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 656, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 688, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18020
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18020
icnt_total_pkts_simt_to_mem=18020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18020
Req_Network_cycles = 35385
Req_Network_injected_packets_per_cycle =       0.5093 
Req_Network_conflicts_per_cycle =       1.3500
Req_Network_conflicts_per_cycle_util =      19.3632
Req_Bank_Level_Parallism =       7.3044
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2567
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 18020
Reply_Network_cycles = 35385
Reply_Network_injected_packets_per_cycle =        0.5093
Reply_Network_conflicts_per_cycle =        0.0461
Reply_Network_conflicts_per_cycle_util =       0.6603
Reply_Bank_Level_Parallism =       7.2867
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 203319 (inst/sec)
gpgpu_simulation_rate = 411 (cycle/sec)
gpgpu_silicon_slowdown = 3520681x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14calculate_tempiPfS_iiiiffffff 
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 8843
gpu_sim_insn = 4371370
gpu_ipc =     494.3311
gpu_tot_sim_cycle = 44228
gpu_tot_sim_insn = 21856850
gpu_tot_ipc =     494.1858
gpu_tot_issued_cta = 320
gpu_occupancy = 11.9549% 
gpu_tot_occupancy = 11.9552% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5094
partiton_level_parallism_total  =       0.5093
partiton_level_parallism_util =       7.1736
partiton_level_parallism_util_total  =       7.2779
L2_BW  =      23.5892 GB/Sec
L2_BW_total  =      23.5823 GB/Sec
gpu_total_sim_rate=210162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[2]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[3]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[4]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[5]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[6]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[7]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[10]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[11]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[12]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[13]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[14]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[15]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[17]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[18]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[19]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[20]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[21]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[22]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[23]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[25]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[26]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[27]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[28]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[29]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[30]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[31]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[33]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[34]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[35]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[36]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[37]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[38]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[39]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[42]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[43]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[44]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[45]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[46]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[47]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[49]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[50]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[51]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[52]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[53]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[54]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[55]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[57]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[58]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[59]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[60]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[61]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[62]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[63]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[65]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[66]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[67]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[68]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[69]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[70]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[71]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[73]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[74]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[75]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[76]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[77]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[78]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[79]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 22525
	L1D_total_cache_misses = 21060
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4116
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4116
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1081, 1249, 1417, 1676, 1676, 1564, 1249, 1081, 
gpgpu_n_tot_thrd_icount = 21856850
gpgpu_n_tot_w_icount = 876080
gpgpu_n_stall_shd_mem = 4885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21060
gpgpu_n_mem_write_global = 1465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 983040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4885
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88012	W0_Idle:573087	W0_Scoreboard:3271557	W1:0	W2:0	W3:1960	W4:2100	W5:3780	W6:13860	W7:3500	W8:34120	W9:3500	W10:15260	W11:1680	W12:37900	W13:1680	W14:16660	W15:0	W16:47490	W17:0	W18:9940	W19:0	W20:43430	W21:0	W22:5880	W23:0	W24:46650	W25:0	W26:5880	W27:0	W28:40770	W29:0	W30:0	W31:0	W32:540040
single_issue_nums: WS0:213560	WS1:222800	WS2:219160	WS3:220560	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168480 {8:21060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58600 {40:1465,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 842400 {40:21060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11720 {8:1465,}
maxmflatency = 410 
max_icnt2mem_latency = 241 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 234 
avg_icnt2mem_latency = 70 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16269 	6256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7324 	6807 	4398 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21838 	681 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        365         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        375         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        376         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        405         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        410         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        409         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        396         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        390         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        237         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        216         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        239         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        236         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        237         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        244         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        252         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        266         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        265         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25980 n_nop=25980 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 25980i bk1: 0a 25980i bk2: 0a 25980i bk3: 0a 25980i bk4: 0a 25980i bk5: 0a 25980i bk6: 0a 25980i bk7: 0a 25980i bk8: 0a 25980i bk9: 0a 25980i bk10: 0a 25980i bk11: 0a 25980i bk12: 0a 25980i bk13: 0a 25980i bk14: 0a 25980i bk15: 0a 25980i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 25980 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 25980 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25980 
n_nop = 25980 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 435, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 790, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 705, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 965, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 905, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 945, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 905, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 945, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 945, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 965, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 920, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 790, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 920, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 540, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 700, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 600, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 45, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 800, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 685, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 800, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 860, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 840, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 840, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 820, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 840, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 820, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 860, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 600, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 685, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22525
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22525
icnt_total_pkts_simt_to_mem=22525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22525
Req_Network_cycles = 44228
Req_Network_injected_packets_per_cycle =       0.5093 
Req_Network_conflicts_per_cycle =       1.3579
Req_Network_conflicts_per_cycle_util =      19.4042
Req_Bank_Level_Parallism =       7.2779
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2590
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 22525
Reply_Network_cycles = 44228
Reply_Network_injected_packets_per_cycle =        0.5093
Reply_Network_conflicts_per_cycle =        0.0460
Reply_Network_conflicts_per_cycle_util =       0.6553
Reply_Bank_Level_Parallism =       7.2568
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 210162 (inst/sec)
gpgpu_simulation_rate = 425 (cycle/sec)
gpgpu_silicon_slowdown = 3404705x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14calculate_tempiPfS_iiiiffffff 
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 8866
gpu_sim_insn = 4371370
gpu_ipc =     493.0487
gpu_tot_sim_cycle = 53094
gpu_tot_sim_insn = 26228220
gpu_tot_ipc =     493.9959
gpu_tot_issued_cta = 384
gpu_occupancy = 11.9572% 
gpu_tot_occupancy = 11.9555% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5081
partiton_level_parallism_total  =       0.5091
partiton_level_parallism_util =       6.9095
partiton_level_parallism_util_total  =       7.2138
L2_BW  =      23.5280 GB/Sec
L2_BW_total  =      23.5732 GB/Sec
gpu_total_sim_rate=216762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 281, Miss = 256, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[1]: Access = 345, Miss = 320, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[2]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[3]: Access = 379, Miss = 354, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[4]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[5]: Access = 379, Miss = 354, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[6]: Access = 311, Miss = 286, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[7]: Access = 246, Miss = 226, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 295, Miss = 272, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 362, Miss = 340, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[10]: Access = 395, Miss = 372, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[11]: Access = 398, Miss = 376, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[12]: Access = 395, Miss = 372, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[13]: Access = 398, Miss = 376, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[14]: Access = 327, Miss = 304, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[15]: Access = 258, Miss = 240, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 305, Miss = 280, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[17]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[18]: Access = 409, Miss = 384, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[19]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[20]: Access = 409, Miss = 384, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[21]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[22]: Access = 339, Miss = 314, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[23]: Access = 266, Miss = 246, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 303, Miss = 280, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[25]: Access = 372, Miss = 350, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[26]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[27]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[28]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[29]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[30]: Access = 337, Miss = 314, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[31]: Access = 264, Miss = 246, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 305, Miss = 280, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[33]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[34]: Access = 409, Miss = 384, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[35]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[36]: Access = 409, Miss = 384, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[37]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[38]: Access = 339, Miss = 314, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[39]: Access = 266, Miss = 246, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 303, Miss = 280, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[41]: Access = 372, Miss = 350, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[42]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[43]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[44]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[45]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[46]: Access = 337, Miss = 314, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[47]: Access = 264, Miss = 246, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 289, Miss = 264, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[49]: Access = 355, Miss = 330, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[50]: Access = 387, Miss = 362, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[51]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[52]: Access = 387, Miss = 362, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[53]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[54]: Access = 321, Miss = 296, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[55]: Access = 252, Miss = 232, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 269, Miss = 248, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[57]: Access = 329, Miss = 310, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[58]: Access = 361, Miss = 340, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[59]: Access = 361, Miss = 342, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[60]: Access = 361, Miss = 340, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[61]: Access = 361, Miss = 342, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[62]: Access = 299, Miss = 278, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[63]: Access = 234, Miss = 218, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 236, Miss = 216, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[65]: Access = 290, Miss = 270, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[66]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[67]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[68]: Access = 316, Miss = 296, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[69]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[70]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[71]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 234, Miss = 216, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[73]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[74]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[75]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[76]: Access = 314, Miss = 296, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[77]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[78]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[79]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 27030
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4932
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4932
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1325, 1493, 1661, 2095, 2095, 1955, 1584, 1360, 
gpgpu_n_tot_thrd_icount = 26228220
gpgpu_n_tot_w_icount = 1051296
gpgpu_n_stall_shd_mem = 5862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25272
gpgpu_n_mem_write_global = 1758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1179648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5862
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:105499	W0_Idle:688057	W0_Scoreboard:3928212	W1:0	W2:0	W3:2352	W4:2520	W5:4536	W6:16632	W7:4200	W8:40944	W9:4200	W10:18312	W11:2016	W12:45480	W13:2016	W14:19992	W15:0	W16:56988	W17:0	W18:11928	W19:0	W20:52116	W21:0	W22:7056	W23:0	W24:55980	W25:0	W26:7056	W27:0	W28:48924	W29:0	W30:0	W31:0	W32:648048
single_issue_nums: WS0:256272	WS1:267360	WS2:262992	WS3:264672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202176 {8:25272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70320 {40:1758,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010880 {40:25272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
maxmflatency = 410 
max_icnt2mem_latency = 241 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 234 
avg_icnt2mem_latency = 70 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19490 	7540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8707 	8123 	5388 	4812 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26150 	871 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        367         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        378         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        376         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        387         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        405         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        410         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        409         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        396         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        390         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        260         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        216         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        236         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        235         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        253         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        277         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        266         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        266         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31188 n_nop=31188 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31188i bk1: 0a 31188i bk2: 0a 31188i bk3: 0a 31188i bk4: 0a 31188i bk5: 0a 31188i bk6: 0a 31188i bk7: 0a 31188i bk8: 0a 31188i bk9: 0a 31188i bk10: 0a 31188i bk11: 0a 31188i bk12: 0a 31188i bk13: 0a 31188i bk14: 0a 31188i bk15: 0a 31188i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31188 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31188 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31188 
n_nop = 31188 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 522, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 948, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 846, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1158, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1086, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1134, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1086, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1134, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1134, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1158, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 948, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1104, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 648, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 840, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 720, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 960, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 822, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 960, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1032, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1008, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1008, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 984, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1008, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 984, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1032, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 720, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 822, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 27030
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27030
icnt_total_pkts_simt_to_mem=27030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27030
Req_Network_cycles = 53094
Req_Network_injected_packets_per_cycle =       0.5091 
Req_Network_conflicts_per_cycle =       1.3718
Req_Network_conflicts_per_cycle_util =      19.4374
Req_Bank_Level_Parallism =       7.2138
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2616
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 27030
Reply_Network_cycles = 53094
Reply_Network_injected_packets_per_cycle =        0.5091
Reply_Network_conflicts_per_cycle =        0.0470
Reply_Network_conflicts_per_cycle_util =       0.6638
Reply_Bank_Level_Parallism =       7.1946
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 216762 (inst/sec)
gpgpu_simulation_rate = 438 (cycle/sec)
gpgpu_silicon_slowdown = 3303652x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2ce49b18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b28..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49bf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49b00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49afc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2ce49af8..

GPGPU-Sim PTX: cudaLaunch for 0x0x562cb4a014d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14calculate_tempiPfS_iiiiffffff 
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 7984
gpu_sim_insn = 3207700
gpu_ipc =     401.7660
gpu_tot_sim_cycle = 61078
gpu_tot_sim_insn = 29435920
gpu_tot_ipc =     481.9398
gpu_tot_issued_cta = 448
gpu_occupancy = 12.2870% 
gpu_tot_occupancy = 11.9802% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1849
partiton_level_parallism_total  =       0.4667
partiton_level_parallism_util =       4.8713
partiton_level_parallism_util_total  =       7.0385
L2_BW  =       8.5602 GB/Sec
L2_BW_total  =      21.6108 GB/Sec
gpu_total_sim_rate=219671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 357, Miss = 320, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[1]: Access = 447, Miss = 408, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[2]: Access = 477, Miss = 438, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[3]: Access = 465, Miss = 426, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[4]: Access = 415, Miss = 390, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[5]: Access = 379, Miss = 354, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[6]: Access = 311, Miss = 286, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[7]: Access = 246, Miss = 226, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 355, Miss = 320, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 442, Miss = 406, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[10]: Access = 475, Miss = 438, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[11]: Access = 466, Miss = 430, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[12]: Access = 425, Miss = 402, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[13]: Access = 398, Miss = 376, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[14]: Access = 327, Miss = 304, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[15]: Access = 258, Miss = 240, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 321, Miss = 296, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[17]: Access = 397, Miss = 372, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[18]: Access = 431, Miss = 406, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[19]: Access = 429, Miss = 404, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[20]: Access = 419, Miss = 394, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[21]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[22]: Access = 339, Miss = 314, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[23]: Access = 266, Miss = 246, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 303, Miss = 280, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[25]: Access = 372, Miss = 350, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[26]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[27]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[28]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[29]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[30]: Access = 337, Miss = 314, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[31]: Access = 264, Miss = 246, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 305, Miss = 280, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[33]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[34]: Access = 409, Miss = 384, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[35]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[36]: Access = 409, Miss = 384, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[37]: Access = 411, Miss = 386, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[38]: Access = 339, Miss = 314, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[39]: Access = 266, Miss = 246, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 303, Miss = 280, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[41]: Access = 372, Miss = 350, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[42]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[43]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[44]: Access = 407, Miss = 384, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[45]: Access = 408, Miss = 386, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[46]: Access = 337, Miss = 314, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[47]: Access = 264, Miss = 246, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 289, Miss = 264, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[49]: Access = 355, Miss = 330, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[50]: Access = 387, Miss = 362, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[51]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[52]: Access = 387, Miss = 362, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[53]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[54]: Access = 321, Miss = 296, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[55]: Access = 252, Miss = 232, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 269, Miss = 248, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[57]: Access = 329, Miss = 310, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[58]: Access = 361, Miss = 340, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[59]: Access = 361, Miss = 342, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[60]: Access = 361, Miss = 340, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[61]: Access = 361, Miss = 342, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[62]: Access = 299, Miss = 278, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[63]: Access = 234, Miss = 218, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 285, Miss = 256, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[65]: Access = 355, Miss = 324, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[66]: Access = 381, Miss = 350, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[67]: Access = 373, Miss = 342, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[68]: Access = 340, Miss = 320, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[69]: Access = 318, Miss = 298, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[70]: Access = 262, Miss = 242, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[71]: Access = 206, Miss = 190, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 310, Miss = 280, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[73]: Access = 389, Miss = 358, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[74]: Access = 416, Miss = 384, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[75]: Access = 401, Miss = 370, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[76]: Access = 354, Miss = 336, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[77]: Access = 315, Miss = 298, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[78]: Access = 260, Miss = 242, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[79]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 28506
	L1D_total_cache_misses = 26544
	L1D_total_cache_miss_rate = 0.9312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5096
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5096
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1558, 1782, 1978, 2412, 2412, 2272, 1873, 1593, 
gpgpu_n_tot_thrd_icount = 29435920
gpgpu_n_tot_w_icount = 1165587
gpgpu_n_stall_shd_mem = 6212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26544
gpgpu_n_mem_write_global = 1962
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6212
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:122794	W0_Idle:722930	W0_Scoreboard:4226293	W1:196	W2:420	W3:2548	W4:3136	W5:4536	W6:17248	W7:4396	W8:41147	W9:4592	W10:18704	W11:2212	W12:45900	W13:2016	W14:20804	W15:0	W16:61936	W17:0	W18:12964	W19:0	W20:56847	W21:0	W22:7672	W23:0	W24:60487	W25:0	W26:7056	W27:0	W28:53228	W29:0	W30:0	W31:0	W32:737542
single_issue_nums: WS0:284584	WS1:296792	WS2:291402	WS3:292809	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212352 {8:26544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1962,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1061760 {40:26544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15696 {8:1962,}
maxmflatency = 410 
max_icnt2mem_latency = 241 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 233 
avg_icnt2mem_latency = 69 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20940 	7566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	9453 	8646 	5595 	4812 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27504 	985 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        234         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        367         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        378         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        386         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        376         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        387         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        405         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        394         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        410         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        409         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        396         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        404         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        372         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        390         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        260         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        216         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        240         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        236         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        235         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        253         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        251         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        241         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        277         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        266         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        266         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35878 n_nop=35878 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35878i bk1: 0a 35878i bk2: 0a 35878i bk3: 0a 35878i bk4: 0a 35878i bk5: 0a 35878i bk6: 0a 35878i bk7: 0a 35878i bk8: 0a 35878i bk9: 0a 35878i bk10: 0a 35878i bk11: 0a 35878i bk12: 0a 35878i bk13: 0a 35878i bk14: 0a 35878i bk15: 0a 35878i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35878 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35878 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35878 
n_nop = 35878 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 546, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1012, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 903, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1221, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1144, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1196, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1145, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1196, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1220, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1165, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1010, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1165, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 688, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 901, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 762, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1004, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 872, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1006, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1080, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1058, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1054, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1032, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1054, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1032, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1078, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 768, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28506
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28506
icnt_total_pkts_simt_to_mem=28506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28506
Req_Network_cycles = 61078
Req_Network_injected_packets_per_cycle =       0.4667 
Req_Network_conflicts_per_cycle =       1.2126
Req_Network_conflicts_per_cycle_util =      18.2872
Req_Bank_Level_Parallism =       7.0385
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2309
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 28506
Reply_Network_cycles = 61078
Reply_Network_injected_packets_per_cycle =        0.4667
Reply_Network_conflicts_per_cycle =        0.0451
Reply_Network_conflicts_per_cycle_util =       0.6772
Reply_Bank_Level_Parallism =       7.0074
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 219671 (inst/sec)
gpgpu_simulation_rate = 455 (cycle/sec)
gpgpu_silicon_slowdown = 3180219x
timer: 477969420404
total_error=0.000000667
avg_error=0.000000001

PASSED
GPGPU-Sim: *** exit detected ***
