// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tiled_conv_conv_7x7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Y_buf_0_address0,
        Y_buf_0_ce0,
        Y_buf_0_we0,
        Y_buf_0_d0,
        Y_buf_0_address1,
        Y_buf_0_ce1,
        Y_buf_0_q1,
        Y_buf_1_address0,
        Y_buf_1_ce0,
        Y_buf_1_we0,
        Y_buf_1_d0,
        Y_buf_1_address1,
        Y_buf_1_ce1,
        Y_buf_1_q1,
        Y_buf_2_address0,
        Y_buf_2_ce0,
        Y_buf_2_we0,
        Y_buf_2_d0,
        Y_buf_2_address1,
        Y_buf_2_ce1,
        Y_buf_2_q1,
        Y_buf_3_address0,
        Y_buf_3_ce0,
        Y_buf_3_we0,
        Y_buf_3_d0,
        Y_buf_3_address1,
        Y_buf_3_ce1,
        Y_buf_3_q1,
        X_buf_0_0_address0,
        X_buf_0_0_ce0,
        X_buf_0_0_q0,
        X_buf_0_1_address0,
        X_buf_0_1_ce0,
        X_buf_0_1_q0,
        X_buf_0_2_address0,
        X_buf_0_2_ce0,
        X_buf_0_2_q0,
        X_buf_0_3_address0,
        X_buf_0_3_ce0,
        X_buf_0_3_q0,
        X_buf_0_4_address0,
        X_buf_0_4_ce0,
        X_buf_0_4_q0,
        X_buf_0_5_address0,
        X_buf_0_5_ce0,
        X_buf_0_5_q0,
        X_buf_0_6_address0,
        X_buf_0_6_ce0,
        X_buf_0_6_q0,
        X_buf_0_7_address0,
        X_buf_0_7_ce0,
        X_buf_0_7_q0,
        X_buf_0_8_address0,
        X_buf_0_8_ce0,
        X_buf_0_8_q0,
        X_buf_0_9_address0,
        X_buf_0_9_ce0,
        X_buf_0_9_q0,
        X_buf_0_10_address0,
        X_buf_0_10_ce0,
        X_buf_0_10_q0,
        X_buf_0_11_address0,
        X_buf_0_11_ce0,
        X_buf_0_11_q0,
        X_buf_0_12_address0,
        X_buf_0_12_ce0,
        X_buf_0_12_q0,
        X_buf_0_13_address0,
        X_buf_0_13_ce0,
        X_buf_0_13_q0,
        X_buf_0_14_address0,
        X_buf_0_14_ce0,
        X_buf_0_14_q0,
        X_buf_0_15_address0,
        X_buf_0_15_ce0,
        X_buf_0_15_q0,
        X_buf_0_16_address0,
        X_buf_0_16_ce0,
        X_buf_0_16_q0,
        X_buf_0_17_address0,
        X_buf_0_17_ce0,
        X_buf_0_17_q0,
        X_buf_0_18_address0,
        X_buf_0_18_ce0,
        X_buf_0_18_q0,
        X_buf_0_19_address0,
        X_buf_0_19_ce0,
        X_buf_0_19_q0,
        X_buf_0_20_address0,
        X_buf_0_20_ce0,
        X_buf_0_20_q0,
        X_buf_0_21_address0,
        X_buf_0_21_ce0,
        X_buf_0_21_q0,
        X_buf_0_22_address0,
        X_buf_0_22_ce0,
        X_buf_0_22_q0,
        X_buf_0_23_address0,
        X_buf_0_23_ce0,
        X_buf_0_23_q0,
        X_buf_0_24_address0,
        X_buf_0_24_ce0,
        X_buf_0_24_q0,
        X_buf_0_25_address0,
        X_buf_0_25_ce0,
        X_buf_0_25_q0,
        X_buf_0_26_address0,
        X_buf_0_26_ce0,
        X_buf_0_26_q0,
        X_buf_0_27_address0,
        X_buf_0_27_ce0,
        X_buf_0_27_q0,
        X_buf_0_28_address0,
        X_buf_0_28_ce0,
        X_buf_0_28_q0,
        X_buf_0_29_address0,
        X_buf_0_29_ce0,
        X_buf_0_29_q0,
        X_buf_0_30_address0,
        X_buf_0_30_ce0,
        X_buf_0_30_q0,
        X_buf_0_31_address0,
        X_buf_0_31_ce0,
        X_buf_0_31_q0,
        X_buf_0_32_address0,
        X_buf_0_32_ce0,
        X_buf_0_32_q0,
        X_buf_0_33_address0,
        X_buf_0_33_ce0,
        X_buf_0_33_q0,
        X_buf_0_34_address0,
        X_buf_0_34_ce0,
        X_buf_0_34_q0,
        X_buf_0_35_address0,
        X_buf_0_35_ce0,
        X_buf_0_35_q0,
        X_buf_0_36_address0,
        X_buf_0_36_ce0,
        X_buf_0_36_q0,
        X_buf_0_37_address0,
        X_buf_0_37_ce0,
        X_buf_0_37_q0,
        X_buf_0_38_address0,
        X_buf_0_38_ce0,
        X_buf_0_38_q0,
        X_buf_0_39_address0,
        X_buf_0_39_ce0,
        X_buf_0_39_q0,
        X_buf_0_40_address0,
        X_buf_0_40_ce0,
        X_buf_0_40_q0,
        X_buf_0_41_address0,
        X_buf_0_41_ce0,
        X_buf_0_41_q0,
        X_buf_0_42_address0,
        X_buf_0_42_ce0,
        X_buf_0_42_q0,
        X_buf_0_43_address0,
        X_buf_0_43_ce0,
        X_buf_0_43_q0,
        X_buf_0_44_address0,
        X_buf_0_44_ce0,
        X_buf_0_44_q0,
        X_buf_0_45_address0,
        X_buf_0_45_ce0,
        X_buf_0_45_q0,
        X_buf_0_46_address0,
        X_buf_0_46_ce0,
        X_buf_0_46_q0,
        X_buf_0_47_address0,
        X_buf_0_47_ce0,
        X_buf_0_47_q0,
        X_buf_0_48_address0,
        X_buf_0_48_ce0,
        X_buf_0_48_q0,
        X_buf_0_49_address0,
        X_buf_0_49_ce0,
        X_buf_0_49_q0,
        X_buf_0_50_address0,
        X_buf_0_50_ce0,
        X_buf_0_50_q0,
        X_buf_1_0_address0,
        X_buf_1_0_ce0,
        X_buf_1_0_q0,
        X_buf_1_1_address0,
        X_buf_1_1_ce0,
        X_buf_1_1_q0,
        X_buf_1_2_address0,
        X_buf_1_2_ce0,
        X_buf_1_2_q0,
        X_buf_1_3_address0,
        X_buf_1_3_ce0,
        X_buf_1_3_q0,
        X_buf_1_4_address0,
        X_buf_1_4_ce0,
        X_buf_1_4_q0,
        X_buf_1_5_address0,
        X_buf_1_5_ce0,
        X_buf_1_5_q0,
        X_buf_1_6_address0,
        X_buf_1_6_ce0,
        X_buf_1_6_q0,
        X_buf_1_7_address0,
        X_buf_1_7_ce0,
        X_buf_1_7_q0,
        X_buf_1_8_address0,
        X_buf_1_8_ce0,
        X_buf_1_8_q0,
        X_buf_1_9_address0,
        X_buf_1_9_ce0,
        X_buf_1_9_q0,
        X_buf_1_10_address0,
        X_buf_1_10_ce0,
        X_buf_1_10_q0,
        X_buf_1_11_address0,
        X_buf_1_11_ce0,
        X_buf_1_11_q0,
        X_buf_1_12_address0,
        X_buf_1_12_ce0,
        X_buf_1_12_q0,
        X_buf_1_13_address0,
        X_buf_1_13_ce0,
        X_buf_1_13_q0,
        X_buf_1_14_address0,
        X_buf_1_14_ce0,
        X_buf_1_14_q0,
        X_buf_1_15_address0,
        X_buf_1_15_ce0,
        X_buf_1_15_q0,
        X_buf_1_16_address0,
        X_buf_1_16_ce0,
        X_buf_1_16_q0,
        X_buf_1_17_address0,
        X_buf_1_17_ce0,
        X_buf_1_17_q0,
        X_buf_1_18_address0,
        X_buf_1_18_ce0,
        X_buf_1_18_q0,
        X_buf_1_19_address0,
        X_buf_1_19_ce0,
        X_buf_1_19_q0,
        X_buf_1_20_address0,
        X_buf_1_20_ce0,
        X_buf_1_20_q0,
        X_buf_1_21_address0,
        X_buf_1_21_ce0,
        X_buf_1_21_q0,
        X_buf_1_22_address0,
        X_buf_1_22_ce0,
        X_buf_1_22_q0,
        X_buf_1_23_address0,
        X_buf_1_23_ce0,
        X_buf_1_23_q0,
        X_buf_1_24_address0,
        X_buf_1_24_ce0,
        X_buf_1_24_q0,
        X_buf_1_25_address0,
        X_buf_1_25_ce0,
        X_buf_1_25_q0,
        X_buf_1_26_address0,
        X_buf_1_26_ce0,
        X_buf_1_26_q0,
        X_buf_1_27_address0,
        X_buf_1_27_ce0,
        X_buf_1_27_q0,
        X_buf_1_28_address0,
        X_buf_1_28_ce0,
        X_buf_1_28_q0,
        X_buf_1_29_address0,
        X_buf_1_29_ce0,
        X_buf_1_29_q0,
        X_buf_1_30_address0,
        X_buf_1_30_ce0,
        X_buf_1_30_q0,
        X_buf_1_31_address0,
        X_buf_1_31_ce0,
        X_buf_1_31_q0,
        X_buf_1_32_address0,
        X_buf_1_32_ce0,
        X_buf_1_32_q0,
        X_buf_1_33_address0,
        X_buf_1_33_ce0,
        X_buf_1_33_q0,
        X_buf_1_34_address0,
        X_buf_1_34_ce0,
        X_buf_1_34_q0,
        X_buf_1_35_address0,
        X_buf_1_35_ce0,
        X_buf_1_35_q0,
        X_buf_1_36_address0,
        X_buf_1_36_ce0,
        X_buf_1_36_q0,
        X_buf_1_37_address0,
        X_buf_1_37_ce0,
        X_buf_1_37_q0,
        X_buf_1_38_address0,
        X_buf_1_38_ce0,
        X_buf_1_38_q0,
        X_buf_1_39_address0,
        X_buf_1_39_ce0,
        X_buf_1_39_q0,
        X_buf_1_40_address0,
        X_buf_1_40_ce0,
        X_buf_1_40_q0,
        X_buf_1_41_address0,
        X_buf_1_41_ce0,
        X_buf_1_41_q0,
        X_buf_1_42_address0,
        X_buf_1_42_ce0,
        X_buf_1_42_q0,
        X_buf_1_43_address0,
        X_buf_1_43_ce0,
        X_buf_1_43_q0,
        X_buf_1_44_address0,
        X_buf_1_44_ce0,
        X_buf_1_44_q0,
        X_buf_1_45_address0,
        X_buf_1_45_ce0,
        X_buf_1_45_q0,
        X_buf_1_46_address0,
        X_buf_1_46_ce0,
        X_buf_1_46_q0,
        X_buf_1_47_address0,
        X_buf_1_47_ce0,
        X_buf_1_47_q0,
        X_buf_1_48_address0,
        X_buf_1_48_ce0,
        X_buf_1_48_q0,
        X_buf_1_49_address0,
        X_buf_1_49_ce0,
        X_buf_1_49_q0,
        X_buf_1_50_address0,
        X_buf_1_50_ce0,
        X_buf_1_50_q0,
        X_buf_2_0_address0,
        X_buf_2_0_ce0,
        X_buf_2_0_q0,
        X_buf_2_1_address0,
        X_buf_2_1_ce0,
        X_buf_2_1_q0,
        X_buf_2_2_address0,
        X_buf_2_2_ce0,
        X_buf_2_2_q0,
        X_buf_2_3_address0,
        X_buf_2_3_ce0,
        X_buf_2_3_q0,
        X_buf_2_4_address0,
        X_buf_2_4_ce0,
        X_buf_2_4_q0,
        X_buf_2_5_address0,
        X_buf_2_5_ce0,
        X_buf_2_5_q0,
        X_buf_2_6_address0,
        X_buf_2_6_ce0,
        X_buf_2_6_q0,
        X_buf_2_7_address0,
        X_buf_2_7_ce0,
        X_buf_2_7_q0,
        X_buf_2_8_address0,
        X_buf_2_8_ce0,
        X_buf_2_8_q0,
        X_buf_2_9_address0,
        X_buf_2_9_ce0,
        X_buf_2_9_q0,
        X_buf_2_10_address0,
        X_buf_2_10_ce0,
        X_buf_2_10_q0,
        X_buf_2_11_address0,
        X_buf_2_11_ce0,
        X_buf_2_11_q0,
        X_buf_2_12_address0,
        X_buf_2_12_ce0,
        X_buf_2_12_q0,
        X_buf_2_13_address0,
        X_buf_2_13_ce0,
        X_buf_2_13_q0,
        X_buf_2_14_address0,
        X_buf_2_14_ce0,
        X_buf_2_14_q0,
        X_buf_2_15_address0,
        X_buf_2_15_ce0,
        X_buf_2_15_q0,
        X_buf_2_16_address0,
        X_buf_2_16_ce0,
        X_buf_2_16_q0,
        X_buf_2_17_address0,
        X_buf_2_17_ce0,
        X_buf_2_17_q0,
        X_buf_2_18_address0,
        X_buf_2_18_ce0,
        X_buf_2_18_q0,
        X_buf_2_19_address0,
        X_buf_2_19_ce0,
        X_buf_2_19_q0,
        X_buf_2_20_address0,
        X_buf_2_20_ce0,
        X_buf_2_20_q0,
        X_buf_2_21_address0,
        X_buf_2_21_ce0,
        X_buf_2_21_q0,
        X_buf_2_22_address0,
        X_buf_2_22_ce0,
        X_buf_2_22_q0,
        X_buf_2_23_address0,
        X_buf_2_23_ce0,
        X_buf_2_23_q0,
        X_buf_2_24_address0,
        X_buf_2_24_ce0,
        X_buf_2_24_q0,
        X_buf_2_25_address0,
        X_buf_2_25_ce0,
        X_buf_2_25_q0,
        X_buf_2_26_address0,
        X_buf_2_26_ce0,
        X_buf_2_26_q0,
        X_buf_2_27_address0,
        X_buf_2_27_ce0,
        X_buf_2_27_q0,
        X_buf_2_28_address0,
        X_buf_2_28_ce0,
        X_buf_2_28_q0,
        X_buf_2_29_address0,
        X_buf_2_29_ce0,
        X_buf_2_29_q0,
        X_buf_2_30_address0,
        X_buf_2_30_ce0,
        X_buf_2_30_q0,
        X_buf_2_31_address0,
        X_buf_2_31_ce0,
        X_buf_2_31_q0,
        X_buf_2_32_address0,
        X_buf_2_32_ce0,
        X_buf_2_32_q0,
        X_buf_2_33_address0,
        X_buf_2_33_ce0,
        X_buf_2_33_q0,
        X_buf_2_34_address0,
        X_buf_2_34_ce0,
        X_buf_2_34_q0,
        X_buf_2_35_address0,
        X_buf_2_35_ce0,
        X_buf_2_35_q0,
        X_buf_2_36_address0,
        X_buf_2_36_ce0,
        X_buf_2_36_q0,
        X_buf_2_37_address0,
        X_buf_2_37_ce0,
        X_buf_2_37_q0,
        X_buf_2_38_address0,
        X_buf_2_38_ce0,
        X_buf_2_38_q0,
        X_buf_2_39_address0,
        X_buf_2_39_ce0,
        X_buf_2_39_q0,
        X_buf_2_40_address0,
        X_buf_2_40_ce0,
        X_buf_2_40_q0,
        X_buf_2_41_address0,
        X_buf_2_41_ce0,
        X_buf_2_41_q0,
        X_buf_2_42_address0,
        X_buf_2_42_ce0,
        X_buf_2_42_q0,
        X_buf_2_43_address0,
        X_buf_2_43_ce0,
        X_buf_2_43_q0,
        X_buf_2_44_address0,
        X_buf_2_44_ce0,
        X_buf_2_44_q0,
        X_buf_2_45_address0,
        X_buf_2_45_ce0,
        X_buf_2_45_q0,
        X_buf_2_46_address0,
        X_buf_2_46_ce0,
        X_buf_2_46_q0,
        X_buf_2_47_address0,
        X_buf_2_47_ce0,
        X_buf_2_47_q0,
        X_buf_2_48_address0,
        X_buf_2_48_ce0,
        X_buf_2_48_q0,
        X_buf_2_49_address0,
        X_buf_2_49_ce0,
        X_buf_2_49_q0,
        X_buf_2_50_address0,
        X_buf_2_50_ce0,
        X_buf_2_50_q0,
        W_buf_0_0_address0,
        W_buf_0_0_ce0,
        W_buf_0_0_q0,
        W_buf_0_1_address0,
        W_buf_0_1_ce0,
        W_buf_0_1_q0,
        W_buf_0_2_address0,
        W_buf_0_2_ce0,
        W_buf_0_2_q0,
        W_buf_1_0_address0,
        W_buf_1_0_ce0,
        W_buf_1_0_q0,
        W_buf_1_1_address0,
        W_buf_1_1_ce0,
        W_buf_1_1_q0,
        W_buf_1_2_address0,
        W_buf_1_2_ce0,
        W_buf_1_2_q0,
        W_buf_2_0_address0,
        W_buf_2_0_ce0,
        W_buf_2_0_q0,
        W_buf_2_1_address0,
        W_buf_2_1_ce0,
        W_buf_2_1_q0,
        W_buf_2_2_address0,
        W_buf_2_2_ce0,
        W_buf_2_2_q0,
        W_buf_3_0_address0,
        W_buf_3_0_ce0,
        W_buf_3_0_q0,
        W_buf_3_1_address0,
        W_buf_3_1_ce0,
        W_buf_3_1_q0,
        W_buf_3_2_address0,
        W_buf_3_2_ce0,
        W_buf_3_2_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] Y_buf_0_address0;
output   Y_buf_0_ce0;
output   Y_buf_0_we0;
output  [15:0] Y_buf_0_d0;
output  [8:0] Y_buf_0_address1;
output   Y_buf_0_ce1;
input  [15:0] Y_buf_0_q1;
output  [8:0] Y_buf_1_address0;
output   Y_buf_1_ce0;
output   Y_buf_1_we0;
output  [15:0] Y_buf_1_d0;
output  [8:0] Y_buf_1_address1;
output   Y_buf_1_ce1;
input  [15:0] Y_buf_1_q1;
output  [8:0] Y_buf_2_address0;
output   Y_buf_2_ce0;
output   Y_buf_2_we0;
output  [15:0] Y_buf_2_d0;
output  [8:0] Y_buf_2_address1;
output   Y_buf_2_ce1;
input  [15:0] Y_buf_2_q1;
output  [8:0] Y_buf_3_address0;
output   Y_buf_3_ce0;
output   Y_buf_3_we0;
output  [15:0] Y_buf_3_d0;
output  [8:0] Y_buf_3_address1;
output   Y_buf_3_ce1;
input  [15:0] Y_buf_3_q1;
output  [5:0] X_buf_0_0_address0;
output   X_buf_0_0_ce0;
input  [15:0] X_buf_0_0_q0;
output  [5:0] X_buf_0_1_address0;
output   X_buf_0_1_ce0;
input  [15:0] X_buf_0_1_q0;
output  [5:0] X_buf_0_2_address0;
output   X_buf_0_2_ce0;
input  [15:0] X_buf_0_2_q0;
output  [5:0] X_buf_0_3_address0;
output   X_buf_0_3_ce0;
input  [15:0] X_buf_0_3_q0;
output  [5:0] X_buf_0_4_address0;
output   X_buf_0_4_ce0;
input  [15:0] X_buf_0_4_q0;
output  [5:0] X_buf_0_5_address0;
output   X_buf_0_5_ce0;
input  [15:0] X_buf_0_5_q0;
output  [5:0] X_buf_0_6_address0;
output   X_buf_0_6_ce0;
input  [15:0] X_buf_0_6_q0;
output  [5:0] X_buf_0_7_address0;
output   X_buf_0_7_ce0;
input  [15:0] X_buf_0_7_q0;
output  [5:0] X_buf_0_8_address0;
output   X_buf_0_8_ce0;
input  [15:0] X_buf_0_8_q0;
output  [5:0] X_buf_0_9_address0;
output   X_buf_0_9_ce0;
input  [15:0] X_buf_0_9_q0;
output  [5:0] X_buf_0_10_address0;
output   X_buf_0_10_ce0;
input  [15:0] X_buf_0_10_q0;
output  [5:0] X_buf_0_11_address0;
output   X_buf_0_11_ce0;
input  [15:0] X_buf_0_11_q0;
output  [5:0] X_buf_0_12_address0;
output   X_buf_0_12_ce0;
input  [15:0] X_buf_0_12_q0;
output  [5:0] X_buf_0_13_address0;
output   X_buf_0_13_ce0;
input  [15:0] X_buf_0_13_q0;
output  [5:0] X_buf_0_14_address0;
output   X_buf_0_14_ce0;
input  [15:0] X_buf_0_14_q0;
output  [5:0] X_buf_0_15_address0;
output   X_buf_0_15_ce0;
input  [15:0] X_buf_0_15_q0;
output  [5:0] X_buf_0_16_address0;
output   X_buf_0_16_ce0;
input  [15:0] X_buf_0_16_q0;
output  [5:0] X_buf_0_17_address0;
output   X_buf_0_17_ce0;
input  [15:0] X_buf_0_17_q0;
output  [5:0] X_buf_0_18_address0;
output   X_buf_0_18_ce0;
input  [15:0] X_buf_0_18_q0;
output  [5:0] X_buf_0_19_address0;
output   X_buf_0_19_ce0;
input  [15:0] X_buf_0_19_q0;
output  [5:0] X_buf_0_20_address0;
output   X_buf_0_20_ce0;
input  [15:0] X_buf_0_20_q0;
output  [5:0] X_buf_0_21_address0;
output   X_buf_0_21_ce0;
input  [15:0] X_buf_0_21_q0;
output  [5:0] X_buf_0_22_address0;
output   X_buf_0_22_ce0;
input  [15:0] X_buf_0_22_q0;
output  [5:0] X_buf_0_23_address0;
output   X_buf_0_23_ce0;
input  [15:0] X_buf_0_23_q0;
output  [5:0] X_buf_0_24_address0;
output   X_buf_0_24_ce0;
input  [15:0] X_buf_0_24_q0;
output  [5:0] X_buf_0_25_address0;
output   X_buf_0_25_ce0;
input  [15:0] X_buf_0_25_q0;
output  [5:0] X_buf_0_26_address0;
output   X_buf_0_26_ce0;
input  [15:0] X_buf_0_26_q0;
output  [5:0] X_buf_0_27_address0;
output   X_buf_0_27_ce0;
input  [15:0] X_buf_0_27_q0;
output  [5:0] X_buf_0_28_address0;
output   X_buf_0_28_ce0;
input  [15:0] X_buf_0_28_q0;
output  [5:0] X_buf_0_29_address0;
output   X_buf_0_29_ce0;
input  [15:0] X_buf_0_29_q0;
output  [5:0] X_buf_0_30_address0;
output   X_buf_0_30_ce0;
input  [15:0] X_buf_0_30_q0;
output  [5:0] X_buf_0_31_address0;
output   X_buf_0_31_ce0;
input  [15:0] X_buf_0_31_q0;
output  [5:0] X_buf_0_32_address0;
output   X_buf_0_32_ce0;
input  [15:0] X_buf_0_32_q0;
output  [5:0] X_buf_0_33_address0;
output   X_buf_0_33_ce0;
input  [15:0] X_buf_0_33_q0;
output  [5:0] X_buf_0_34_address0;
output   X_buf_0_34_ce0;
input  [15:0] X_buf_0_34_q0;
output  [5:0] X_buf_0_35_address0;
output   X_buf_0_35_ce0;
input  [15:0] X_buf_0_35_q0;
output  [5:0] X_buf_0_36_address0;
output   X_buf_0_36_ce0;
input  [15:0] X_buf_0_36_q0;
output  [5:0] X_buf_0_37_address0;
output   X_buf_0_37_ce0;
input  [15:0] X_buf_0_37_q0;
output  [5:0] X_buf_0_38_address0;
output   X_buf_0_38_ce0;
input  [15:0] X_buf_0_38_q0;
output  [5:0] X_buf_0_39_address0;
output   X_buf_0_39_ce0;
input  [15:0] X_buf_0_39_q0;
output  [5:0] X_buf_0_40_address0;
output   X_buf_0_40_ce0;
input  [15:0] X_buf_0_40_q0;
output  [5:0] X_buf_0_41_address0;
output   X_buf_0_41_ce0;
input  [15:0] X_buf_0_41_q0;
output  [5:0] X_buf_0_42_address0;
output   X_buf_0_42_ce0;
input  [15:0] X_buf_0_42_q0;
output  [5:0] X_buf_0_43_address0;
output   X_buf_0_43_ce0;
input  [15:0] X_buf_0_43_q0;
output  [5:0] X_buf_0_44_address0;
output   X_buf_0_44_ce0;
input  [15:0] X_buf_0_44_q0;
output  [5:0] X_buf_0_45_address0;
output   X_buf_0_45_ce0;
input  [15:0] X_buf_0_45_q0;
output  [5:0] X_buf_0_46_address0;
output   X_buf_0_46_ce0;
input  [15:0] X_buf_0_46_q0;
output  [5:0] X_buf_0_47_address0;
output   X_buf_0_47_ce0;
input  [15:0] X_buf_0_47_q0;
output  [5:0] X_buf_0_48_address0;
output   X_buf_0_48_ce0;
input  [15:0] X_buf_0_48_q0;
output  [5:0] X_buf_0_49_address0;
output   X_buf_0_49_ce0;
input  [15:0] X_buf_0_49_q0;
output  [5:0] X_buf_0_50_address0;
output   X_buf_0_50_ce0;
input  [15:0] X_buf_0_50_q0;
output  [5:0] X_buf_1_0_address0;
output   X_buf_1_0_ce0;
input  [15:0] X_buf_1_0_q0;
output  [5:0] X_buf_1_1_address0;
output   X_buf_1_1_ce0;
input  [15:0] X_buf_1_1_q0;
output  [5:0] X_buf_1_2_address0;
output   X_buf_1_2_ce0;
input  [15:0] X_buf_1_2_q0;
output  [5:0] X_buf_1_3_address0;
output   X_buf_1_3_ce0;
input  [15:0] X_buf_1_3_q0;
output  [5:0] X_buf_1_4_address0;
output   X_buf_1_4_ce0;
input  [15:0] X_buf_1_4_q0;
output  [5:0] X_buf_1_5_address0;
output   X_buf_1_5_ce0;
input  [15:0] X_buf_1_5_q0;
output  [5:0] X_buf_1_6_address0;
output   X_buf_1_6_ce0;
input  [15:0] X_buf_1_6_q0;
output  [5:0] X_buf_1_7_address0;
output   X_buf_1_7_ce0;
input  [15:0] X_buf_1_7_q0;
output  [5:0] X_buf_1_8_address0;
output   X_buf_1_8_ce0;
input  [15:0] X_buf_1_8_q0;
output  [5:0] X_buf_1_9_address0;
output   X_buf_1_9_ce0;
input  [15:0] X_buf_1_9_q0;
output  [5:0] X_buf_1_10_address0;
output   X_buf_1_10_ce0;
input  [15:0] X_buf_1_10_q0;
output  [5:0] X_buf_1_11_address0;
output   X_buf_1_11_ce0;
input  [15:0] X_buf_1_11_q0;
output  [5:0] X_buf_1_12_address0;
output   X_buf_1_12_ce0;
input  [15:0] X_buf_1_12_q0;
output  [5:0] X_buf_1_13_address0;
output   X_buf_1_13_ce0;
input  [15:0] X_buf_1_13_q0;
output  [5:0] X_buf_1_14_address0;
output   X_buf_1_14_ce0;
input  [15:0] X_buf_1_14_q0;
output  [5:0] X_buf_1_15_address0;
output   X_buf_1_15_ce0;
input  [15:0] X_buf_1_15_q0;
output  [5:0] X_buf_1_16_address0;
output   X_buf_1_16_ce0;
input  [15:0] X_buf_1_16_q0;
output  [5:0] X_buf_1_17_address0;
output   X_buf_1_17_ce0;
input  [15:0] X_buf_1_17_q0;
output  [5:0] X_buf_1_18_address0;
output   X_buf_1_18_ce0;
input  [15:0] X_buf_1_18_q0;
output  [5:0] X_buf_1_19_address0;
output   X_buf_1_19_ce0;
input  [15:0] X_buf_1_19_q0;
output  [5:0] X_buf_1_20_address0;
output   X_buf_1_20_ce0;
input  [15:0] X_buf_1_20_q0;
output  [5:0] X_buf_1_21_address0;
output   X_buf_1_21_ce0;
input  [15:0] X_buf_1_21_q0;
output  [5:0] X_buf_1_22_address0;
output   X_buf_1_22_ce0;
input  [15:0] X_buf_1_22_q0;
output  [5:0] X_buf_1_23_address0;
output   X_buf_1_23_ce0;
input  [15:0] X_buf_1_23_q0;
output  [5:0] X_buf_1_24_address0;
output   X_buf_1_24_ce0;
input  [15:0] X_buf_1_24_q0;
output  [5:0] X_buf_1_25_address0;
output   X_buf_1_25_ce0;
input  [15:0] X_buf_1_25_q0;
output  [5:0] X_buf_1_26_address0;
output   X_buf_1_26_ce0;
input  [15:0] X_buf_1_26_q0;
output  [5:0] X_buf_1_27_address0;
output   X_buf_1_27_ce0;
input  [15:0] X_buf_1_27_q0;
output  [5:0] X_buf_1_28_address0;
output   X_buf_1_28_ce0;
input  [15:0] X_buf_1_28_q0;
output  [5:0] X_buf_1_29_address0;
output   X_buf_1_29_ce0;
input  [15:0] X_buf_1_29_q0;
output  [5:0] X_buf_1_30_address0;
output   X_buf_1_30_ce0;
input  [15:0] X_buf_1_30_q0;
output  [5:0] X_buf_1_31_address0;
output   X_buf_1_31_ce0;
input  [15:0] X_buf_1_31_q0;
output  [5:0] X_buf_1_32_address0;
output   X_buf_1_32_ce0;
input  [15:0] X_buf_1_32_q0;
output  [5:0] X_buf_1_33_address0;
output   X_buf_1_33_ce0;
input  [15:0] X_buf_1_33_q0;
output  [5:0] X_buf_1_34_address0;
output   X_buf_1_34_ce0;
input  [15:0] X_buf_1_34_q0;
output  [5:0] X_buf_1_35_address0;
output   X_buf_1_35_ce0;
input  [15:0] X_buf_1_35_q0;
output  [5:0] X_buf_1_36_address0;
output   X_buf_1_36_ce0;
input  [15:0] X_buf_1_36_q0;
output  [5:0] X_buf_1_37_address0;
output   X_buf_1_37_ce0;
input  [15:0] X_buf_1_37_q0;
output  [5:0] X_buf_1_38_address0;
output   X_buf_1_38_ce0;
input  [15:0] X_buf_1_38_q0;
output  [5:0] X_buf_1_39_address0;
output   X_buf_1_39_ce0;
input  [15:0] X_buf_1_39_q0;
output  [5:0] X_buf_1_40_address0;
output   X_buf_1_40_ce0;
input  [15:0] X_buf_1_40_q0;
output  [5:0] X_buf_1_41_address0;
output   X_buf_1_41_ce0;
input  [15:0] X_buf_1_41_q0;
output  [5:0] X_buf_1_42_address0;
output   X_buf_1_42_ce0;
input  [15:0] X_buf_1_42_q0;
output  [5:0] X_buf_1_43_address0;
output   X_buf_1_43_ce0;
input  [15:0] X_buf_1_43_q0;
output  [5:0] X_buf_1_44_address0;
output   X_buf_1_44_ce0;
input  [15:0] X_buf_1_44_q0;
output  [5:0] X_buf_1_45_address0;
output   X_buf_1_45_ce0;
input  [15:0] X_buf_1_45_q0;
output  [5:0] X_buf_1_46_address0;
output   X_buf_1_46_ce0;
input  [15:0] X_buf_1_46_q0;
output  [5:0] X_buf_1_47_address0;
output   X_buf_1_47_ce0;
input  [15:0] X_buf_1_47_q0;
output  [5:0] X_buf_1_48_address0;
output   X_buf_1_48_ce0;
input  [15:0] X_buf_1_48_q0;
output  [5:0] X_buf_1_49_address0;
output   X_buf_1_49_ce0;
input  [15:0] X_buf_1_49_q0;
output  [5:0] X_buf_1_50_address0;
output   X_buf_1_50_ce0;
input  [15:0] X_buf_1_50_q0;
output  [5:0] X_buf_2_0_address0;
output   X_buf_2_0_ce0;
input  [15:0] X_buf_2_0_q0;
output  [5:0] X_buf_2_1_address0;
output   X_buf_2_1_ce0;
input  [15:0] X_buf_2_1_q0;
output  [5:0] X_buf_2_2_address0;
output   X_buf_2_2_ce0;
input  [15:0] X_buf_2_2_q0;
output  [5:0] X_buf_2_3_address0;
output   X_buf_2_3_ce0;
input  [15:0] X_buf_2_3_q0;
output  [5:0] X_buf_2_4_address0;
output   X_buf_2_4_ce0;
input  [15:0] X_buf_2_4_q0;
output  [5:0] X_buf_2_5_address0;
output   X_buf_2_5_ce0;
input  [15:0] X_buf_2_5_q0;
output  [5:0] X_buf_2_6_address0;
output   X_buf_2_6_ce0;
input  [15:0] X_buf_2_6_q0;
output  [5:0] X_buf_2_7_address0;
output   X_buf_2_7_ce0;
input  [15:0] X_buf_2_7_q0;
output  [5:0] X_buf_2_8_address0;
output   X_buf_2_8_ce0;
input  [15:0] X_buf_2_8_q0;
output  [5:0] X_buf_2_9_address0;
output   X_buf_2_9_ce0;
input  [15:0] X_buf_2_9_q0;
output  [5:0] X_buf_2_10_address0;
output   X_buf_2_10_ce0;
input  [15:0] X_buf_2_10_q0;
output  [5:0] X_buf_2_11_address0;
output   X_buf_2_11_ce0;
input  [15:0] X_buf_2_11_q0;
output  [5:0] X_buf_2_12_address0;
output   X_buf_2_12_ce0;
input  [15:0] X_buf_2_12_q0;
output  [5:0] X_buf_2_13_address0;
output   X_buf_2_13_ce0;
input  [15:0] X_buf_2_13_q0;
output  [5:0] X_buf_2_14_address0;
output   X_buf_2_14_ce0;
input  [15:0] X_buf_2_14_q0;
output  [5:0] X_buf_2_15_address0;
output   X_buf_2_15_ce0;
input  [15:0] X_buf_2_15_q0;
output  [5:0] X_buf_2_16_address0;
output   X_buf_2_16_ce0;
input  [15:0] X_buf_2_16_q0;
output  [5:0] X_buf_2_17_address0;
output   X_buf_2_17_ce0;
input  [15:0] X_buf_2_17_q0;
output  [5:0] X_buf_2_18_address0;
output   X_buf_2_18_ce0;
input  [15:0] X_buf_2_18_q0;
output  [5:0] X_buf_2_19_address0;
output   X_buf_2_19_ce0;
input  [15:0] X_buf_2_19_q0;
output  [5:0] X_buf_2_20_address0;
output   X_buf_2_20_ce0;
input  [15:0] X_buf_2_20_q0;
output  [5:0] X_buf_2_21_address0;
output   X_buf_2_21_ce0;
input  [15:0] X_buf_2_21_q0;
output  [5:0] X_buf_2_22_address0;
output   X_buf_2_22_ce0;
input  [15:0] X_buf_2_22_q0;
output  [5:0] X_buf_2_23_address0;
output   X_buf_2_23_ce0;
input  [15:0] X_buf_2_23_q0;
output  [5:0] X_buf_2_24_address0;
output   X_buf_2_24_ce0;
input  [15:0] X_buf_2_24_q0;
output  [5:0] X_buf_2_25_address0;
output   X_buf_2_25_ce0;
input  [15:0] X_buf_2_25_q0;
output  [5:0] X_buf_2_26_address0;
output   X_buf_2_26_ce0;
input  [15:0] X_buf_2_26_q0;
output  [5:0] X_buf_2_27_address0;
output   X_buf_2_27_ce0;
input  [15:0] X_buf_2_27_q0;
output  [5:0] X_buf_2_28_address0;
output   X_buf_2_28_ce0;
input  [15:0] X_buf_2_28_q0;
output  [5:0] X_buf_2_29_address0;
output   X_buf_2_29_ce0;
input  [15:0] X_buf_2_29_q0;
output  [5:0] X_buf_2_30_address0;
output   X_buf_2_30_ce0;
input  [15:0] X_buf_2_30_q0;
output  [5:0] X_buf_2_31_address0;
output   X_buf_2_31_ce0;
input  [15:0] X_buf_2_31_q0;
output  [5:0] X_buf_2_32_address0;
output   X_buf_2_32_ce0;
input  [15:0] X_buf_2_32_q0;
output  [5:0] X_buf_2_33_address0;
output   X_buf_2_33_ce0;
input  [15:0] X_buf_2_33_q0;
output  [5:0] X_buf_2_34_address0;
output   X_buf_2_34_ce0;
input  [15:0] X_buf_2_34_q0;
output  [5:0] X_buf_2_35_address0;
output   X_buf_2_35_ce0;
input  [15:0] X_buf_2_35_q0;
output  [5:0] X_buf_2_36_address0;
output   X_buf_2_36_ce0;
input  [15:0] X_buf_2_36_q0;
output  [5:0] X_buf_2_37_address0;
output   X_buf_2_37_ce0;
input  [15:0] X_buf_2_37_q0;
output  [5:0] X_buf_2_38_address0;
output   X_buf_2_38_ce0;
input  [15:0] X_buf_2_38_q0;
output  [5:0] X_buf_2_39_address0;
output   X_buf_2_39_ce0;
input  [15:0] X_buf_2_39_q0;
output  [5:0] X_buf_2_40_address0;
output   X_buf_2_40_ce0;
input  [15:0] X_buf_2_40_q0;
output  [5:0] X_buf_2_41_address0;
output   X_buf_2_41_ce0;
input  [15:0] X_buf_2_41_q0;
output  [5:0] X_buf_2_42_address0;
output   X_buf_2_42_ce0;
input  [15:0] X_buf_2_42_q0;
output  [5:0] X_buf_2_43_address0;
output   X_buf_2_43_ce0;
input  [15:0] X_buf_2_43_q0;
output  [5:0] X_buf_2_44_address0;
output   X_buf_2_44_ce0;
input  [15:0] X_buf_2_44_q0;
output  [5:0] X_buf_2_45_address0;
output   X_buf_2_45_ce0;
input  [15:0] X_buf_2_45_q0;
output  [5:0] X_buf_2_46_address0;
output   X_buf_2_46_ce0;
input  [15:0] X_buf_2_46_q0;
output  [5:0] X_buf_2_47_address0;
output   X_buf_2_47_ce0;
input  [15:0] X_buf_2_47_q0;
output  [5:0] X_buf_2_48_address0;
output   X_buf_2_48_ce0;
input  [15:0] X_buf_2_48_q0;
output  [5:0] X_buf_2_49_address0;
output   X_buf_2_49_ce0;
input  [15:0] X_buf_2_49_q0;
output  [5:0] X_buf_2_50_address0;
output   X_buf_2_50_ce0;
input  [15:0] X_buf_2_50_q0;
output  [5:0] W_buf_0_0_address0;
output   W_buf_0_0_ce0;
input  [15:0] W_buf_0_0_q0;
output  [5:0] W_buf_0_1_address0;
output   W_buf_0_1_ce0;
input  [15:0] W_buf_0_1_q0;
output  [5:0] W_buf_0_2_address0;
output   W_buf_0_2_ce0;
input  [15:0] W_buf_0_2_q0;
output  [5:0] W_buf_1_0_address0;
output   W_buf_1_0_ce0;
input  [15:0] W_buf_1_0_q0;
output  [5:0] W_buf_1_1_address0;
output   W_buf_1_1_ce0;
input  [15:0] W_buf_1_1_q0;
output  [5:0] W_buf_1_2_address0;
output   W_buf_1_2_ce0;
input  [15:0] W_buf_1_2_q0;
output  [5:0] W_buf_2_0_address0;
output   W_buf_2_0_ce0;
input  [15:0] W_buf_2_0_q0;
output  [5:0] W_buf_2_1_address0;
output   W_buf_2_1_ce0;
input  [15:0] W_buf_2_1_q0;
output  [5:0] W_buf_2_2_address0;
output   W_buf_2_2_ce0;
input  [15:0] W_buf_2_2_q0;
output  [5:0] W_buf_3_0_address0;
output   W_buf_3_0_ce0;
input  [15:0] W_buf_3_0_q0;
output  [5:0] W_buf_3_1_address0;
output   W_buf_3_1_ce0;
input  [15:0] W_buf_3_1_q0;
output  [5:0] W_buf_3_2_address0;
output   W_buf_3_2_ce0;
input  [15:0] W_buf_3_2_q0;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;

reg ap_idle;
reg[8:0] Y_buf_0_address0;
reg Y_buf_0_ce0;
reg Y_buf_0_we0;
reg[15:0] Y_buf_0_d0;
reg[8:0] Y_buf_0_address1;
reg Y_buf_0_ce1;
reg[8:0] Y_buf_1_address0;
reg Y_buf_1_ce0;
reg Y_buf_1_we0;
reg[15:0] Y_buf_1_d0;
reg[8:0] Y_buf_1_address1;
reg Y_buf_1_ce1;
reg[8:0] Y_buf_2_address0;
reg Y_buf_2_ce0;
reg Y_buf_2_we0;
reg[15:0] Y_buf_2_d0;
reg[8:0] Y_buf_2_address1;
reg Y_buf_2_ce1;
reg Y_buf_3_ce0;
reg Y_buf_3_we0;
reg Y_buf_3_ce1;
reg X_buf_0_0_ce0;
reg X_buf_0_1_ce0;
reg X_buf_0_2_ce0;
reg X_buf_0_3_ce0;
reg X_buf_0_4_ce0;
reg X_buf_0_5_ce0;
reg X_buf_0_6_ce0;
reg X_buf_0_7_ce0;
reg X_buf_0_8_ce0;
reg X_buf_0_9_ce0;
reg X_buf_0_10_ce0;
reg X_buf_0_11_ce0;
reg X_buf_0_12_ce0;
reg X_buf_0_13_ce0;
reg X_buf_0_14_ce0;
reg X_buf_0_15_ce0;
reg X_buf_0_16_ce0;
reg X_buf_0_17_ce0;
reg X_buf_0_18_ce0;
reg X_buf_0_19_ce0;
reg X_buf_0_20_ce0;
reg X_buf_0_21_ce0;
reg X_buf_0_22_ce0;
reg X_buf_0_23_ce0;
reg X_buf_0_24_ce0;
reg X_buf_0_25_ce0;
reg X_buf_0_26_ce0;
reg X_buf_0_27_ce0;
reg X_buf_0_28_ce0;
reg X_buf_0_29_ce0;
reg X_buf_0_30_ce0;
reg X_buf_0_31_ce0;
reg X_buf_0_32_ce0;
reg X_buf_0_33_ce0;
reg X_buf_0_34_ce0;
reg X_buf_0_35_ce0;
reg X_buf_0_36_ce0;
reg X_buf_0_37_ce0;
reg X_buf_0_38_ce0;
reg X_buf_0_39_ce0;
reg X_buf_0_40_ce0;
reg X_buf_0_41_ce0;
reg X_buf_0_42_ce0;
reg X_buf_0_43_ce0;
reg X_buf_0_44_ce0;
reg X_buf_0_45_ce0;
reg X_buf_0_46_ce0;
reg X_buf_0_47_ce0;
reg X_buf_0_48_ce0;
reg X_buf_0_49_ce0;
reg X_buf_0_50_ce0;
reg X_buf_1_0_ce0;
reg X_buf_1_1_ce0;
reg X_buf_1_2_ce0;
reg X_buf_1_3_ce0;
reg X_buf_1_4_ce0;
reg X_buf_1_5_ce0;
reg X_buf_1_6_ce0;
reg X_buf_1_7_ce0;
reg X_buf_1_8_ce0;
reg X_buf_1_9_ce0;
reg X_buf_1_10_ce0;
reg X_buf_1_11_ce0;
reg X_buf_1_12_ce0;
reg X_buf_1_13_ce0;
reg X_buf_1_14_ce0;
reg X_buf_1_15_ce0;
reg X_buf_1_16_ce0;
reg X_buf_1_17_ce0;
reg X_buf_1_18_ce0;
reg X_buf_1_19_ce0;
reg X_buf_1_20_ce0;
reg X_buf_1_21_ce0;
reg X_buf_1_22_ce0;
reg X_buf_1_23_ce0;
reg X_buf_1_24_ce0;
reg X_buf_1_25_ce0;
reg X_buf_1_26_ce0;
reg X_buf_1_27_ce0;
reg X_buf_1_28_ce0;
reg X_buf_1_29_ce0;
reg X_buf_1_30_ce0;
reg X_buf_1_31_ce0;
reg X_buf_1_32_ce0;
reg X_buf_1_33_ce0;
reg X_buf_1_34_ce0;
reg X_buf_1_35_ce0;
reg X_buf_1_36_ce0;
reg X_buf_1_37_ce0;
reg X_buf_1_38_ce0;
reg X_buf_1_39_ce0;
reg X_buf_1_40_ce0;
reg X_buf_1_41_ce0;
reg X_buf_1_42_ce0;
reg X_buf_1_43_ce0;
reg X_buf_1_44_ce0;
reg X_buf_1_45_ce0;
reg X_buf_1_46_ce0;
reg X_buf_1_47_ce0;
reg X_buf_1_48_ce0;
reg X_buf_1_49_ce0;
reg X_buf_1_50_ce0;
reg X_buf_2_0_ce0;
reg X_buf_2_1_ce0;
reg X_buf_2_2_ce0;
reg X_buf_2_3_ce0;
reg X_buf_2_4_ce0;
reg X_buf_2_5_ce0;
reg X_buf_2_6_ce0;
reg X_buf_2_7_ce0;
reg X_buf_2_8_ce0;
reg X_buf_2_9_ce0;
reg X_buf_2_10_ce0;
reg X_buf_2_11_ce0;
reg X_buf_2_12_ce0;
reg X_buf_2_13_ce0;
reg X_buf_2_14_ce0;
reg X_buf_2_15_ce0;
reg X_buf_2_16_ce0;
reg X_buf_2_17_ce0;
reg X_buf_2_18_ce0;
reg X_buf_2_19_ce0;
reg X_buf_2_20_ce0;
reg X_buf_2_21_ce0;
reg X_buf_2_22_ce0;
reg X_buf_2_23_ce0;
reg X_buf_2_24_ce0;
reg X_buf_2_25_ce0;
reg X_buf_2_26_ce0;
reg X_buf_2_27_ce0;
reg X_buf_2_28_ce0;
reg X_buf_2_29_ce0;
reg X_buf_2_30_ce0;
reg X_buf_2_31_ce0;
reg X_buf_2_32_ce0;
reg X_buf_2_33_ce0;
reg X_buf_2_34_ce0;
reg X_buf_2_35_ce0;
reg X_buf_2_36_ce0;
reg X_buf_2_37_ce0;
reg X_buf_2_38_ce0;
reg X_buf_2_39_ce0;
reg X_buf_2_40_ce0;
reg X_buf_2_41_ce0;
reg X_buf_2_42_ce0;
reg X_buf_2_43_ce0;
reg X_buf_2_44_ce0;
reg X_buf_2_45_ce0;
reg X_buf_2_46_ce0;
reg X_buf_2_47_ce0;
reg X_buf_2_48_ce0;
reg X_buf_2_49_ce0;
reg X_buf_2_50_ce0;
reg W_buf_0_0_ce0;
reg W_buf_0_1_ce0;
reg W_buf_0_2_ce0;
reg W_buf_1_0_ce0;
reg W_buf_1_1_ce0;
reg W_buf_1_2_ce0;
reg W_buf_2_0_ce0;
reg W_buf_2_1_ce0;
reg W_buf_2_2_ce0;
reg W_buf_3_0_ce0;
reg W_buf_3_1_ce0;
reg W_buf_3_2_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln43_fu_2790_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [28:0] lhs_fu_2710_p3;
reg   [28:0] lhs_reg_4178;
wire   [28:0] lhs_1_fu_2718_p3;
reg   [28:0] lhs_1_reg_4183;
wire   [28:0] lhs_2_fu_2726_p3;
reg   [28:0] lhs_2_reg_4188;
reg   [2:0] j_1_reg_4193;
wire    ap_block_pp0_stage1_11001;
reg   [2:0] i_3_reg_4198;
reg   [14:0] indvar_flatten145_load_reg_4204;
reg   [0:0] icmp_ln43_reg_4209;
reg   [0:0] icmp_ln43_reg_4209_pp0_iter1_reg;
reg   [0:0] icmp_ln43_reg_4209_pp0_iter2_reg;
reg   [4:0] ow_load_reg_4213;
wire   [2:0] add_ln43_fu_2799_p2;
reg   [2:0] add_ln43_reg_4218;
wire   [0:0] icmp_ln48_fu_2805_p2;
reg   [0:0] icmp_ln48_reg_4224;
wire   [2:0] select_ln43_fu_2811_p3;
reg   [2:0] select_ln43_reg_4234;
wire   [2:0] select_ln43_1_fu_2819_p3;
reg   [2:0] select_ln43_1_reg_4239;
wire   [0:0] xor_ln43_fu_2841_p2;
reg   [0:0] xor_ln43_reg_4246;
wire   [0:0] icmp_ln57_fu_2847_p2;
reg   [0:0] icmp_ln57_reg_4251;
wire   [0:0] icmp_ln51_fu_2853_p2;
reg   [0:0] icmp_ln51_reg_4256;
wire   [0:0] and_ln43_1_fu_2859_p2;
reg   [0:0] and_ln43_1_reg_4261;
wire   [2:0] add_ln48_fu_2865_p2;
reg   [2:0] add_ln48_reg_4270;
wire   [0:0] select_ln48_2_fu_2883_p3;
reg   [0:0] select_ln48_2_reg_4276;
reg   [0:0] select_ln48_2_reg_4276_pp0_iter1_reg;
wire   [63:0] select_ln48_3_cast_fu_3025_p1;
reg   [63:0] select_ln48_3_cast_reg_4280;
reg   [63:0] select_ln48_3_cast_reg_4280_pp0_iter2_reg;
wire   [4:0] select_ln51_fu_3074_p3;
reg   [4:0] select_ln51_reg_4320;
wire   [4:0] select_ln51_1_fu_3081_p3;
reg   [4:0] select_ln51_1_reg_4325;
wire   [5:0] select_ln51_2_fu_3103_p3;
reg   [5:0] select_ln51_2_reg_4331;
reg  signed [15:0] W_buf_0_0_load_reg_5103;
reg  signed [15:0] W_buf_1_0_load_reg_5108;
reg  signed [15:0] W_buf_2_0_load_reg_5113;
reg  signed [15:0] W_buf_3_0_load_reg_5118;
reg  signed [15:0] W_buf_3_1_load_reg_5123;
reg  signed [15:0] W_buf_3_2_load_reg_5128;
reg   [8:0] Y_buf_0_addr_reg_5133;
reg   [8:0] Y_buf_0_addr_reg_5133_pp0_iter2_reg;
reg   [8:0] Y_buf_0_addr_reg_5133_pp0_iter3_reg;
reg   [8:0] Y_buf_1_addr_reg_5139;
reg   [8:0] Y_buf_1_addr_reg_5139_pp0_iter2_reg;
reg   [8:0] Y_buf_1_addr_reg_5139_pp0_iter3_reg;
reg   [8:0] Y_buf_2_addr_reg_5145;
reg   [8:0] Y_buf_2_addr_reg_5145_pp0_iter2_reg;
reg   [8:0] Y_buf_2_addr_reg_5145_pp0_iter3_reg;
reg   [8:0] Y_buf_3_addr_reg_5151;
wire   [15:0] r_V_fu_3390_p53;
reg   [15:0] r_V_reg_5157;
wire   [15:0] r_V_1_fu_3497_p53;
reg  signed [15:0] r_V_1_reg_5162;
wire   [15:0] r_V_2_fu_3604_p53;
reg  signed [15:0] r_V_2_reg_5167;
wire  signed [28:0] mul_ln883_fu_4034_p2;
reg  signed [28:0] mul_ln883_reg_5172;
wire  signed [28:0] mul_ln883_1_fu_4040_p2;
reg  signed [28:0] mul_ln883_1_reg_5178;
wire  signed [28:0] mul_ln883_2_fu_4046_p2;
reg  signed [28:0] mul_ln883_2_reg_5184;
wire  signed [28:0] mul_ln70_fu_4052_p2;
reg  signed [28:0] mul_ln70_reg_5190;
reg   [15:0] lhs_3_reg_5195;
reg   [15:0] lhs_5_reg_5200;
reg   [15:0] lhs_7_reg_5205;
wire  signed [28:0] sext_ln1319_1_fu_3859_p1;
reg  signed [28:0] sext_ln1319_1_reg_5215;
wire  signed [28:0] sext_ln1319_2_fu_3880_p1;
reg  signed [28:0] sext_ln1319_2_reg_5222;
reg  signed [28:0] sext_ln1319_2_reg_5222_pp0_iter3_reg;
reg  signed [15:0] W_buf_1_2_load_reg_5259;
reg  signed [15:0] W_buf_2_2_load_reg_5264;
reg   [15:0] trunc_ln864_s_reg_5269;
reg   [15:0] tmp_8_reg_5274;
reg   [15:0] tmp_9_reg_5279;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln864_reg_2695;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln864_reg_2695;
reg   [15:0] ap_phi_reg_pp0_iter2_phi_ln864_reg_2695;
wire    ap_block_pp0_stage0;
wire   [63:0] p_cast5_fu_3125_p1;
wire   [63:0] zext_ln71_2_fu_3382_p1;
wire    ap_block_pp0_stage1;
reg   [4:0] ow_fu_430;
wire   [4:0] add_ln57_fu_3282_p2;
wire    ap_loop_init;
reg   [4:0] oh_fu_434;
reg   [9:0] indvar_flatten_fu_438;
wire   [9:0] select_ln51_3_fu_3294_p3;
reg   [2:0] j_fu_442;
wire   [2:0] select_ln48_1_fu_3009_p3;
reg   [11:0] indvar_flatten37_fu_446;
wire   [11:0] select_ln48_5_fu_3308_p3;
reg   [2:0] i_fu_450;
reg   [14:0] indvar_flatten145_fu_454;
wire   [14:0] add_ln43_1_fu_2933_p2;
wire   [2:0] empty_38_fu_2778_p2;
wire   [0:0] p_mid179_fu_2827_p2;
wire   [0:0] empty_39_fu_2784_p2;
wire   [2:0] p_mid123_fu_2871_p2;
wire   [0:0] p_mid125_fu_2877_p2;
wire   [0:0] select_ln43_2_fu_2833_p3;
wire   [5:0] tmp_fu_2897_p3;
wire   [5:0] i_cast_fu_2894_p1;
wire   [5:0] empty_fu_2904_p2;
wire   [5:0] j_cast_fu_2910_p1;
wire   [5:0] shl_ln_fu_2919_p3;
wire   [5:0] tmp_s_fu_2941_p3;
wire   [5:0] add_ln43_cast_fu_2938_p1;
wire   [5:0] p_shl4_fu_2957_p3;
wire   [5:0] select_ln43_2_cast_fu_2954_p1;
wire   [5:0] empty_42_fu_2948_p2;
wire   [5:0] empty_37_fu_2913_p2;
wire   [5:0] empty_40_fu_2927_p2;
wire   [0:0] or_ln48_fu_2988_p2;
wire   [5:0] empty_43_fu_2964_p2;
wire   [5:0] add_ln48_cast_fu_3000_p1;
wire   [5:0] empty_44_fu_3003_p2;
wire   [5:0] select_ln43_3_fu_2970_p3;
wire   [5:0] select_ln48_3_fu_3018_p3;
wire   [5:0] select_ln43_4_fu_2977_p3;
wire   [0:0] xor_ln48_fu_3042_p2;
wire   [0:0] and_ln43_fu_2984_p2;
wire   [0:0] or_ln48_1_fu_3047_p2;
wire   [4:0] select_ln48_fu_2992_p3;
wire   [0:0] and_ln48_fu_3052_p2;
wire   [0:0] or_ln51_fu_3064_p2;
wire   [0:0] or_ln51_1_fu_3069_p2;
wire   [4:0] add_ln51_fu_3058_p2;
wire   [5:0] shl_ln54_mid1_fu_3089_p3;
wire   [5:0] p_mid1_fu_3097_p2;
wire   [5:0] select_ln48_4_fu_3035_p3;
wire   [5:0] tmp_4_fu_3111_p3;
wire   [5:0] select_ln48_1_cast_fu_3014_p1;
wire   [5:0] empty_45_fu_3119_p2;
wire   [9:0] add_ln51_1_fu_3288_p2;
wire   [11:0] add_ln48_1_fu_3302_p2;
wire   [6:0] tmp_5_fu_3356_p3;
wire   [8:0] p_shl2_fu_3349_p3;
wire   [8:0] zext_ln71_fu_3363_p1;
wire   [8:0] add_ln71_fu_3367_p2;
wire   [8:0] zext_ln71_1_fu_3373_p1;
wire   [8:0] add_ln71_1_fu_3376_p2;
wire   [28:0] lhs_4_fu_3732_p3;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_3_fu_3739_p2;
wire   [28:0] lhs_6_fu_3755_p3;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_4_fu_3762_p2;
wire   [28:0] lhs_8_fu_3778_p3;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_5_fu_3785_p2;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_fu_3801_p2;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_1_fu_3816_p2;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_2_fu_3831_p2;
wire   [28:0] lhs_10_fu_3846_p3;
(* use_dsp48 = "no" *) wire   [28:0] ret_V_6_fu_3854_p2;
wire   [15:0] tmp_6_fu_3862_p4;
wire  signed [28:0] tmp_10_fu_3883_p1;
wire   [28:0] grp_fu_4058_p3;
wire   [15:0] tmp_10_fu_3883_p4;
wire  signed [28:0] trunc_ln864_8_fu_3900_p1;
wire   [28:0] grp_fu_4067_p3;
wire  signed [28:0] tmp_7_fu_3950_p1;
wire   [28:0] grp_fu_4076_p3;
wire   [15:0] tmp_7_fu_3950_p4;
wire  signed [28:0] trunc_ln864_s_fu_3967_p1;
wire   [28:0] grp_fu_4100_p3;
wire  signed [28:0] tmp_8_fu_3976_p1;
wire   [28:0] grp_fu_4084_p3;
wire  signed [28:0] tmp_9_fu_3985_p1;
wire   [28:0] grp_fu_4092_p3;
wire  signed [28:0] trunc_ln864_6_fu_4007_p1;
wire   [28:0] grp_fu_4108_p3;
wire  signed [28:0] trunc_ln864_7_fu_4024_p1;
wire   [28:0] grp_fu_4116_p3;
wire  signed [15:0] mul_ln883_fu_4034_p0;
wire  signed [28:0] sext_ln1319_fu_3723_p1;
wire  signed [15:0] mul_ln883_1_fu_4040_p0;
wire  signed [15:0] mul_ln883_2_fu_4046_p0;
wire  signed [15:0] mul_ln70_fu_4052_p0;
wire   [28:0] grp_fu_4058_p2;
wire   [28:0] grp_fu_4067_p2;
wire  signed [15:0] grp_fu_4076_p0;
wire   [28:0] grp_fu_4076_p2;
wire  signed [15:0] grp_fu_4084_p0;
wire   [28:0] grp_fu_4084_p2;
wire  signed [15:0] grp_fu_4092_p0;
wire   [28:0] grp_fu_4092_p2;
wire  signed [15:0] grp_fu_4100_p0;
wire   [28:0] grp_fu_4100_p2;
wire  signed [15:0] grp_fu_4108_p0;
wire   [28:0] grp_fu_4108_p2;
wire  signed [15:0] grp_fu_4116_p0;
wire   [28:0] grp_fu_4116_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage0;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

tiled_conv_mux_516_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_516_16_1_1_U185(
    .din0(X_buf_0_0_q0),
    .din1(X_buf_0_1_q0),
    .din2(X_buf_0_2_q0),
    .din3(X_buf_0_3_q0),
    .din4(X_buf_0_4_q0),
    .din5(X_buf_0_5_q0),
    .din6(X_buf_0_6_q0),
    .din7(X_buf_0_7_q0),
    .din8(X_buf_0_8_q0),
    .din9(X_buf_0_9_q0),
    .din10(X_buf_0_10_q0),
    .din11(X_buf_0_11_q0),
    .din12(X_buf_0_12_q0),
    .din13(X_buf_0_13_q0),
    .din14(X_buf_0_14_q0),
    .din15(X_buf_0_15_q0),
    .din16(X_buf_0_16_q0),
    .din17(X_buf_0_17_q0),
    .din18(X_buf_0_18_q0),
    .din19(X_buf_0_19_q0),
    .din20(X_buf_0_20_q0),
    .din21(X_buf_0_21_q0),
    .din22(X_buf_0_22_q0),
    .din23(X_buf_0_23_q0),
    .din24(X_buf_0_24_q0),
    .din25(X_buf_0_25_q0),
    .din26(X_buf_0_26_q0),
    .din27(X_buf_0_27_q0),
    .din28(X_buf_0_28_q0),
    .din29(X_buf_0_29_q0),
    .din30(X_buf_0_30_q0),
    .din31(X_buf_0_31_q0),
    .din32(X_buf_0_32_q0),
    .din33(X_buf_0_33_q0),
    .din34(X_buf_0_34_q0),
    .din35(X_buf_0_35_q0),
    .din36(X_buf_0_36_q0),
    .din37(X_buf_0_37_q0),
    .din38(X_buf_0_38_q0),
    .din39(X_buf_0_39_q0),
    .din40(X_buf_0_40_q0),
    .din41(X_buf_0_41_q0),
    .din42(X_buf_0_42_q0),
    .din43(X_buf_0_43_q0),
    .din44(X_buf_0_44_q0),
    .din45(X_buf_0_45_q0),
    .din46(X_buf_0_46_q0),
    .din47(X_buf_0_47_q0),
    .din48(X_buf_0_48_q0),
    .din49(X_buf_0_49_q0),
    .din50(X_buf_0_50_q0),
    .din51(select_ln51_2_reg_4331),
    .dout(r_V_fu_3390_p53)
);

tiled_conv_mux_516_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_516_16_1_1_U186(
    .din0(X_buf_1_0_q0),
    .din1(X_buf_1_1_q0),
    .din2(X_buf_1_2_q0),
    .din3(X_buf_1_3_q0),
    .din4(X_buf_1_4_q0),
    .din5(X_buf_1_5_q0),
    .din6(X_buf_1_6_q0),
    .din7(X_buf_1_7_q0),
    .din8(X_buf_1_8_q0),
    .din9(X_buf_1_9_q0),
    .din10(X_buf_1_10_q0),
    .din11(X_buf_1_11_q0),
    .din12(X_buf_1_12_q0),
    .din13(X_buf_1_13_q0),
    .din14(X_buf_1_14_q0),
    .din15(X_buf_1_15_q0),
    .din16(X_buf_1_16_q0),
    .din17(X_buf_1_17_q0),
    .din18(X_buf_1_18_q0),
    .din19(X_buf_1_19_q0),
    .din20(X_buf_1_20_q0),
    .din21(X_buf_1_21_q0),
    .din22(X_buf_1_22_q0),
    .din23(X_buf_1_23_q0),
    .din24(X_buf_1_24_q0),
    .din25(X_buf_1_25_q0),
    .din26(X_buf_1_26_q0),
    .din27(X_buf_1_27_q0),
    .din28(X_buf_1_28_q0),
    .din29(X_buf_1_29_q0),
    .din30(X_buf_1_30_q0),
    .din31(X_buf_1_31_q0),
    .din32(X_buf_1_32_q0),
    .din33(X_buf_1_33_q0),
    .din34(X_buf_1_34_q0),
    .din35(X_buf_1_35_q0),
    .din36(X_buf_1_36_q0),
    .din37(X_buf_1_37_q0),
    .din38(X_buf_1_38_q0),
    .din39(X_buf_1_39_q0),
    .din40(X_buf_1_40_q0),
    .din41(X_buf_1_41_q0),
    .din42(X_buf_1_42_q0),
    .din43(X_buf_1_43_q0),
    .din44(X_buf_1_44_q0),
    .din45(X_buf_1_45_q0),
    .din46(X_buf_1_46_q0),
    .din47(X_buf_1_47_q0),
    .din48(X_buf_1_48_q0),
    .din49(X_buf_1_49_q0),
    .din50(X_buf_1_50_q0),
    .din51(select_ln51_2_reg_4331),
    .dout(r_V_1_fu_3497_p53)
);

tiled_conv_mux_516_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mux_516_16_1_1_U187(
    .din0(X_buf_2_0_q0),
    .din1(X_buf_2_1_q0),
    .din2(X_buf_2_2_q0),
    .din3(X_buf_2_3_q0),
    .din4(X_buf_2_4_q0),
    .din5(X_buf_2_5_q0),
    .din6(X_buf_2_6_q0),
    .din7(X_buf_2_7_q0),
    .din8(X_buf_2_8_q0),
    .din9(X_buf_2_9_q0),
    .din10(X_buf_2_10_q0),
    .din11(X_buf_2_11_q0),
    .din12(X_buf_2_12_q0),
    .din13(X_buf_2_13_q0),
    .din14(X_buf_2_14_q0),
    .din15(X_buf_2_15_q0),
    .din16(X_buf_2_16_q0),
    .din17(X_buf_2_17_q0),
    .din18(X_buf_2_18_q0),
    .din19(X_buf_2_19_q0),
    .din20(X_buf_2_20_q0),
    .din21(X_buf_2_21_q0),
    .din22(X_buf_2_22_q0),
    .din23(X_buf_2_23_q0),
    .din24(X_buf_2_24_q0),
    .din25(X_buf_2_25_q0),
    .din26(X_buf_2_26_q0),
    .din27(X_buf_2_27_q0),
    .din28(X_buf_2_28_q0),
    .din29(X_buf_2_29_q0),
    .din30(X_buf_2_30_q0),
    .din31(X_buf_2_31_q0),
    .din32(X_buf_2_32_q0),
    .din33(X_buf_2_33_q0),
    .din34(X_buf_2_34_q0),
    .din35(X_buf_2_35_q0),
    .din36(X_buf_2_36_q0),
    .din37(X_buf_2_37_q0),
    .din38(X_buf_2_38_q0),
    .din39(X_buf_2_39_q0),
    .din40(X_buf_2_40_q0),
    .din41(X_buf_2_41_q0),
    .din42(X_buf_2_42_q0),
    .din43(X_buf_2_43_q0),
    .din44(X_buf_2_44_q0),
    .din45(X_buf_2_45_q0),
    .din46(X_buf_2_46_q0),
    .din47(X_buf_2_47_q0),
    .din48(X_buf_2_48_q0),
    .din49(X_buf_2_49_q0),
    .din50(X_buf_2_50_q0),
    .din51(select_ln51_2_reg_4331),
    .dout(r_V_2_fu_3604_p53)
);

tiled_conv_mul_mul_16s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_16s_29_1_1_U188(
    .din0(mul_ln883_fu_4034_p0),
    .din1(W_buf_0_0_load_reg_5103),
    .dout(mul_ln883_fu_4034_p2)
);

tiled_conv_mul_mul_16s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_16s_29_1_1_U189(
    .din0(mul_ln883_1_fu_4040_p0),
    .din1(W_buf_1_0_load_reg_5108),
    .dout(mul_ln883_1_fu_4040_p2)
);

tiled_conv_mul_mul_16s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_16s_29_1_1_U190(
    .din0(mul_ln883_2_fu_4046_p0),
    .din1(W_buf_2_0_load_reg_5113),
    .dout(mul_ln883_2_fu_4046_p2)
);

tiled_conv_mul_mul_16s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_mul_16s_16s_29_1_1_U191(
    .din0(mul_ln70_fu_4052_p0),
    .din1(W_buf_3_0_load_reg_5118),
    .dout(mul_ln70_fu_4052_p2)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U192(
    .din0(r_V_1_reg_5162),
    .din1(W_buf_3_1_load_reg_5123),
    .din2(grp_fu_4058_p2),
    .dout(grp_fu_4058_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U193(
    .din0(r_V_2_reg_5167),
    .din1(W_buf_3_2_load_reg_5128),
    .din2(grp_fu_4067_p2),
    .dout(grp_fu_4067_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U194(
    .din0(grp_fu_4076_p0),
    .din1(W_buf_0_1_q0),
    .din2(grp_fu_4076_p2),
    .dout(grp_fu_4076_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U195(
    .din0(grp_fu_4084_p0),
    .din1(W_buf_1_1_q0),
    .din2(grp_fu_4084_p2),
    .dout(grp_fu_4084_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U196(
    .din0(grp_fu_4092_p0),
    .din1(W_buf_2_1_q0),
    .din2(grp_fu_4092_p2),
    .dout(grp_fu_4092_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U197(
    .din0(grp_fu_4100_p0),
    .din1(W_buf_0_2_q0),
    .din2(grp_fu_4100_p2),
    .dout(grp_fu_4100_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U198(
    .din0(grp_fu_4108_p0),
    .din1(W_buf_1_2_load_reg_5259),
    .din2(grp_fu_4108_p2),
    .dout(grp_fu_4108_p3)
);

tiled_conv_mac_muladd_16s_16s_29ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_1_1_U199(
    .din0(grp_fu_4116_p0),
    .din1(W_buf_2_2_load_reg_5264),
    .din2(grp_fu_4116_p2),
    .dout(grp_fu_4116_p3)
);

tiled_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter2_phi_ln864_reg_2695 <= Y_buf_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter2_phi_ln864_reg_2695 <= p_read3;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln864_reg_2695 <= ap_phi_reg_pp0_iter1_phi_ln864_reg_2695;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_450 <= 3'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            i_fu_450 <= select_ln43_1_reg_4239;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten145_fu_454 <= 15'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            indvar_flatten145_fu_454 <= add_ln43_1_fu_2933_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten37_fu_446 <= 12'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            indvar_flatten37_fu_446 <= select_ln48_5_fu_3308_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_438 <= 10'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            indvar_flatten_fu_438 <= select_ln51_3_fu_3294_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_442 <= 3'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            j_fu_442 <= select_ln48_1_fu_3009_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            oh_fu_434 <= 5'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            oh_fu_434 <= select_ln51_1_fu_3081_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ow_fu_430 <= 5'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln43_reg_4209 == 1'd0))) begin
            ow_fu_430 <= add_ln57_fu_3282_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln43_reg_4209 == 1'd0))) begin
        W_buf_0_0_load_reg_5103 <= W_buf_0_0_q0;
        W_buf_1_0_load_reg_5108 <= W_buf_1_0_q0;
        W_buf_2_0_load_reg_5113 <= W_buf_2_0_q0;
        W_buf_3_0_load_reg_5118 <= W_buf_3_0_q0;
        W_buf_3_1_load_reg_5123 <= W_buf_3_1_q0;
        W_buf_3_2_load_reg_5128 <= W_buf_3_2_q0;
        Y_buf_0_addr_reg_5133 <= zext_ln71_2_fu_3382_p1;
        Y_buf_1_addr_reg_5139 <= zext_ln71_2_fu_3382_p1;
        Y_buf_2_addr_reg_5145 <= zext_ln71_2_fu_3382_p1;
        Y_buf_3_addr_reg_5151 <= zext_ln71_2_fu_3382_p1;
        r_V_reg_5157 <= r_V_fu_3390_p53;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln43_reg_4209_pp0_iter2_reg == 1'd0))) begin
        W_buf_1_2_load_reg_5259 <= W_buf_1_2_q0;
        W_buf_2_2_load_reg_5264 <= W_buf_2_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_addr_reg_5133_pp0_iter2_reg <= Y_buf_0_addr_reg_5133;
        Y_buf_0_addr_reg_5133_pp0_iter3_reg <= Y_buf_0_addr_reg_5133_pp0_iter2_reg;
        Y_buf_1_addr_reg_5139_pp0_iter2_reg <= Y_buf_1_addr_reg_5139;
        Y_buf_1_addr_reg_5139_pp0_iter3_reg <= Y_buf_1_addr_reg_5139_pp0_iter2_reg;
        Y_buf_2_addr_reg_5145_pp0_iter2_reg <= Y_buf_2_addr_reg_5145;
        Y_buf_2_addr_reg_5145_pp0_iter3_reg <= Y_buf_2_addr_reg_5145_pp0_iter2_reg;
        i_3_reg_4198 <= i_fu_450;
        icmp_ln43_reg_4209 <= icmp_ln43_fu_2790_p2;
        icmp_ln43_reg_4209_pp0_iter1_reg <= icmp_ln43_reg_4209;
        icmp_ln43_reg_4209_pp0_iter2_reg <= icmp_ln43_reg_4209_pp0_iter1_reg;
        indvar_flatten145_load_reg_4204 <= indvar_flatten145_fu_454;
        j_1_reg_4193 <= j_fu_442;
        r_V_1_reg_5162 <= r_V_1_fu_3497_p53;
        r_V_2_reg_5167 <= r_V_2_fu_3604_p53;
        select_ln48_2_reg_4276_pp0_iter1_reg <= select_ln48_2_reg_4276;
        sext_ln1319_1_reg_5215 <= sext_ln1319_1_fu_3859_p1;
        sext_ln1319_2_reg_5222 <= sext_ln1319_2_fu_3880_p1;
        sext_ln1319_2_reg_5222_pp0_iter3_reg <= sext_ln1319_2_reg_5222;
        tmp_8_reg_5274 <= {{tmp_8_fu_3976_p1[28:13]}};
        tmp_9_reg_5279 <= {{tmp_9_fu_3985_p1[28:13]}};
        trunc_ln864_s_reg_5269 <= {{trunc_ln864_s_fu_3967_p1[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_2790_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln43_reg_4218 <= add_ln43_fu_2799_p2;
        add_ln48_reg_4270 <= add_ln48_fu_2865_p2;
        and_ln43_1_reg_4261 <= and_ln43_1_fu_2859_p2;
        icmp_ln48_reg_4224 <= icmp_ln48_fu_2805_p2;
        icmp_ln51_reg_4256 <= icmp_ln51_fu_2853_p2;
        icmp_ln57_reg_4251 <= icmp_ln57_fu_2847_p2;
        ow_load_reg_4213 <= ow_fu_430;
        select_ln43_1_reg_4239 <= select_ln43_1_fu_2819_p3;
        select_ln43_reg_4234 <= select_ln43_fu_2811_p3;
        select_ln48_2_reg_4276 <= select_ln48_2_fu_2883_p3;
        xor_ln43_reg_4246 <= xor_ln43_fu_2841_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_phi_ln864_reg_2695 <= ap_phi_reg_pp0_iter0_phi_ln864_reg_2695;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_1_reg_4183[28 : 13] <= lhs_1_fu_2718_p3[28 : 13];
        lhs_2_reg_4188[28 : 13] <= lhs_2_fu_2726_p3[28 : 13];
        lhs_reg_4178[28 : 13] <= lhs_fu_2710_p3[28 : 13];
        select_ln48_3_cast_reg_4280_pp0_iter2_reg[5 : 0] <= select_ln48_3_cast_reg_4280[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        lhs_3_reg_5195 <= Y_buf_0_q1;
        lhs_5_reg_5200 <= Y_buf_1_q1;
        lhs_7_reg_5205 <= Y_buf_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        mul_ln70_reg_5190 <= mul_ln70_fu_4052_p2;
        mul_ln883_1_reg_5178 <= mul_ln883_1_fu_4040_p2;
        mul_ln883_2_reg_5184 <= mul_ln883_2_fu_4046_p2;
        mul_ln883_reg_5172 <= mul_ln883_fu_4034_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln43_reg_4209 == 1'd0))) begin
        select_ln48_3_cast_reg_4280[5 : 0] <= select_ln48_3_cast_fu_3025_p1[5 : 0];
        select_ln51_1_reg_4325 <= select_ln51_1_fu_3081_p3;
        select_ln51_2_reg_4331 <= select_ln51_2_fu_3103_p3;
        select_ln51_reg_4320 <= select_ln51_fu_3074_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_0_0_ce0 = 1'b1;
    end else begin
        W_buf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_0_1_ce0 = 1'b1;
    end else begin
        W_buf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_0_2_ce0 = 1'b1;
    end else begin
        W_buf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_1_0_ce0 = 1'b1;
    end else begin
        W_buf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_1_1_ce0 = 1'b1;
    end else begin
        W_buf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_1_2_ce0 = 1'b1;
    end else begin
        W_buf_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_2_0_ce0 = 1'b1;
    end else begin
        W_buf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_2_1_ce0 = 1'b1;
    end else begin
        W_buf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_2_2_ce0 = 1'b1;
    end else begin
        W_buf_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_3_0_ce0 = 1'b1;
    end else begin
        W_buf_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_3_1_ce0 = 1'b1;
    end else begin
        W_buf_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        W_buf_3_2_ce0 = 1'b1;
    end else begin
        W_buf_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_0_ce0 = 1'b1;
    end else begin
        X_buf_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_10_ce0 = 1'b1;
    end else begin
        X_buf_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_11_ce0 = 1'b1;
    end else begin
        X_buf_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_12_ce0 = 1'b1;
    end else begin
        X_buf_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_13_ce0 = 1'b1;
    end else begin
        X_buf_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_14_ce0 = 1'b1;
    end else begin
        X_buf_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_15_ce0 = 1'b1;
    end else begin
        X_buf_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_16_ce0 = 1'b1;
    end else begin
        X_buf_0_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_17_ce0 = 1'b1;
    end else begin
        X_buf_0_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_18_ce0 = 1'b1;
    end else begin
        X_buf_0_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_19_ce0 = 1'b1;
    end else begin
        X_buf_0_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_1_ce0 = 1'b1;
    end else begin
        X_buf_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_20_ce0 = 1'b1;
    end else begin
        X_buf_0_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_21_ce0 = 1'b1;
    end else begin
        X_buf_0_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_22_ce0 = 1'b1;
    end else begin
        X_buf_0_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_23_ce0 = 1'b1;
    end else begin
        X_buf_0_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_24_ce0 = 1'b1;
    end else begin
        X_buf_0_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_25_ce0 = 1'b1;
    end else begin
        X_buf_0_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_26_ce0 = 1'b1;
    end else begin
        X_buf_0_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_27_ce0 = 1'b1;
    end else begin
        X_buf_0_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_28_ce0 = 1'b1;
    end else begin
        X_buf_0_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_29_ce0 = 1'b1;
    end else begin
        X_buf_0_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_2_ce0 = 1'b1;
    end else begin
        X_buf_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_30_ce0 = 1'b1;
    end else begin
        X_buf_0_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_31_ce0 = 1'b1;
    end else begin
        X_buf_0_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_32_ce0 = 1'b1;
    end else begin
        X_buf_0_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_33_ce0 = 1'b1;
    end else begin
        X_buf_0_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_34_ce0 = 1'b1;
    end else begin
        X_buf_0_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_35_ce0 = 1'b1;
    end else begin
        X_buf_0_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_36_ce0 = 1'b1;
    end else begin
        X_buf_0_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_37_ce0 = 1'b1;
    end else begin
        X_buf_0_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_38_ce0 = 1'b1;
    end else begin
        X_buf_0_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_39_ce0 = 1'b1;
    end else begin
        X_buf_0_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_3_ce0 = 1'b1;
    end else begin
        X_buf_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_40_ce0 = 1'b1;
    end else begin
        X_buf_0_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_41_ce0 = 1'b1;
    end else begin
        X_buf_0_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_42_ce0 = 1'b1;
    end else begin
        X_buf_0_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_43_ce0 = 1'b1;
    end else begin
        X_buf_0_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_44_ce0 = 1'b1;
    end else begin
        X_buf_0_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_45_ce0 = 1'b1;
    end else begin
        X_buf_0_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_46_ce0 = 1'b1;
    end else begin
        X_buf_0_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_47_ce0 = 1'b1;
    end else begin
        X_buf_0_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_48_ce0 = 1'b1;
    end else begin
        X_buf_0_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_49_ce0 = 1'b1;
    end else begin
        X_buf_0_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_4_ce0 = 1'b1;
    end else begin
        X_buf_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_50_ce0 = 1'b1;
    end else begin
        X_buf_0_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_5_ce0 = 1'b1;
    end else begin
        X_buf_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_6_ce0 = 1'b1;
    end else begin
        X_buf_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_7_ce0 = 1'b1;
    end else begin
        X_buf_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_8_ce0 = 1'b1;
    end else begin
        X_buf_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_0_9_ce0 = 1'b1;
    end else begin
        X_buf_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_0_ce0 = 1'b1;
    end else begin
        X_buf_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_10_ce0 = 1'b1;
    end else begin
        X_buf_1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_11_ce0 = 1'b1;
    end else begin
        X_buf_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_12_ce0 = 1'b1;
    end else begin
        X_buf_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_13_ce0 = 1'b1;
    end else begin
        X_buf_1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_14_ce0 = 1'b1;
    end else begin
        X_buf_1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_15_ce0 = 1'b1;
    end else begin
        X_buf_1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_16_ce0 = 1'b1;
    end else begin
        X_buf_1_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_17_ce0 = 1'b1;
    end else begin
        X_buf_1_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_18_ce0 = 1'b1;
    end else begin
        X_buf_1_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_19_ce0 = 1'b1;
    end else begin
        X_buf_1_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_1_ce0 = 1'b1;
    end else begin
        X_buf_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_20_ce0 = 1'b1;
    end else begin
        X_buf_1_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_21_ce0 = 1'b1;
    end else begin
        X_buf_1_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_22_ce0 = 1'b1;
    end else begin
        X_buf_1_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_23_ce0 = 1'b1;
    end else begin
        X_buf_1_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_24_ce0 = 1'b1;
    end else begin
        X_buf_1_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_25_ce0 = 1'b1;
    end else begin
        X_buf_1_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_26_ce0 = 1'b1;
    end else begin
        X_buf_1_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_27_ce0 = 1'b1;
    end else begin
        X_buf_1_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_28_ce0 = 1'b1;
    end else begin
        X_buf_1_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_29_ce0 = 1'b1;
    end else begin
        X_buf_1_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_2_ce0 = 1'b1;
    end else begin
        X_buf_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_30_ce0 = 1'b1;
    end else begin
        X_buf_1_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_31_ce0 = 1'b1;
    end else begin
        X_buf_1_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_32_ce0 = 1'b1;
    end else begin
        X_buf_1_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_33_ce0 = 1'b1;
    end else begin
        X_buf_1_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_34_ce0 = 1'b1;
    end else begin
        X_buf_1_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_35_ce0 = 1'b1;
    end else begin
        X_buf_1_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_36_ce0 = 1'b1;
    end else begin
        X_buf_1_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_37_ce0 = 1'b1;
    end else begin
        X_buf_1_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_38_ce0 = 1'b1;
    end else begin
        X_buf_1_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_39_ce0 = 1'b1;
    end else begin
        X_buf_1_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_3_ce0 = 1'b1;
    end else begin
        X_buf_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_40_ce0 = 1'b1;
    end else begin
        X_buf_1_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_41_ce0 = 1'b1;
    end else begin
        X_buf_1_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_42_ce0 = 1'b1;
    end else begin
        X_buf_1_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_43_ce0 = 1'b1;
    end else begin
        X_buf_1_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_44_ce0 = 1'b1;
    end else begin
        X_buf_1_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_45_ce0 = 1'b1;
    end else begin
        X_buf_1_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_46_ce0 = 1'b1;
    end else begin
        X_buf_1_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_47_ce0 = 1'b1;
    end else begin
        X_buf_1_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_48_ce0 = 1'b1;
    end else begin
        X_buf_1_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_49_ce0 = 1'b1;
    end else begin
        X_buf_1_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_4_ce0 = 1'b1;
    end else begin
        X_buf_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_50_ce0 = 1'b1;
    end else begin
        X_buf_1_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_5_ce0 = 1'b1;
    end else begin
        X_buf_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_6_ce0 = 1'b1;
    end else begin
        X_buf_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_7_ce0 = 1'b1;
    end else begin
        X_buf_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_8_ce0 = 1'b1;
    end else begin
        X_buf_1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_1_9_ce0 = 1'b1;
    end else begin
        X_buf_1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_0_ce0 = 1'b1;
    end else begin
        X_buf_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_10_ce0 = 1'b1;
    end else begin
        X_buf_2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_11_ce0 = 1'b1;
    end else begin
        X_buf_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_12_ce0 = 1'b1;
    end else begin
        X_buf_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_13_ce0 = 1'b1;
    end else begin
        X_buf_2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_14_ce0 = 1'b1;
    end else begin
        X_buf_2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_15_ce0 = 1'b1;
    end else begin
        X_buf_2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_16_ce0 = 1'b1;
    end else begin
        X_buf_2_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_17_ce0 = 1'b1;
    end else begin
        X_buf_2_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_18_ce0 = 1'b1;
    end else begin
        X_buf_2_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_19_ce0 = 1'b1;
    end else begin
        X_buf_2_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_1_ce0 = 1'b1;
    end else begin
        X_buf_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_20_ce0 = 1'b1;
    end else begin
        X_buf_2_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_21_ce0 = 1'b1;
    end else begin
        X_buf_2_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_22_ce0 = 1'b1;
    end else begin
        X_buf_2_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_23_ce0 = 1'b1;
    end else begin
        X_buf_2_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_24_ce0 = 1'b1;
    end else begin
        X_buf_2_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_25_ce0 = 1'b1;
    end else begin
        X_buf_2_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_26_ce0 = 1'b1;
    end else begin
        X_buf_2_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_27_ce0 = 1'b1;
    end else begin
        X_buf_2_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_28_ce0 = 1'b1;
    end else begin
        X_buf_2_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_29_ce0 = 1'b1;
    end else begin
        X_buf_2_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_2_ce0 = 1'b1;
    end else begin
        X_buf_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_30_ce0 = 1'b1;
    end else begin
        X_buf_2_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_31_ce0 = 1'b1;
    end else begin
        X_buf_2_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_32_ce0 = 1'b1;
    end else begin
        X_buf_2_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_33_ce0 = 1'b1;
    end else begin
        X_buf_2_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_34_ce0 = 1'b1;
    end else begin
        X_buf_2_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_35_ce0 = 1'b1;
    end else begin
        X_buf_2_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_36_ce0 = 1'b1;
    end else begin
        X_buf_2_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_37_ce0 = 1'b1;
    end else begin
        X_buf_2_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_38_ce0 = 1'b1;
    end else begin
        X_buf_2_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_39_ce0 = 1'b1;
    end else begin
        X_buf_2_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_3_ce0 = 1'b1;
    end else begin
        X_buf_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_40_ce0 = 1'b1;
    end else begin
        X_buf_2_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_41_ce0 = 1'b1;
    end else begin
        X_buf_2_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_42_ce0 = 1'b1;
    end else begin
        X_buf_2_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_43_ce0 = 1'b1;
    end else begin
        X_buf_2_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_44_ce0 = 1'b1;
    end else begin
        X_buf_2_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_45_ce0 = 1'b1;
    end else begin
        X_buf_2_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_46_ce0 = 1'b1;
    end else begin
        X_buf_2_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_47_ce0 = 1'b1;
    end else begin
        X_buf_2_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_48_ce0 = 1'b1;
    end else begin
        X_buf_2_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_49_ce0 = 1'b1;
    end else begin
        X_buf_2_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_4_ce0 = 1'b1;
    end else begin
        X_buf_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_50_ce0 = 1'b1;
    end else begin
        X_buf_2_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_5_ce0 = 1'b1;
    end else begin
        X_buf_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_6_ce0 = 1'b1;
    end else begin
        X_buf_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_7_ce0 = 1'b1;
    end else begin
        X_buf_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_8_ce0 = 1'b1;
    end else begin
        X_buf_2_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_buf_2_9_ce0 = 1'b1;
    end else begin
        X_buf_2_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_0_address0 = Y_buf_0_addr_reg_5133_pp0_iter3_reg;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)))) begin
        Y_buf_0_address0 = Y_buf_0_addr_reg_5133;
    end else begin
        Y_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_0_address1 = Y_buf_0_addr_reg_5133_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_0_address1 = zext_ln71_2_fu_3382_p1;
    end else begin
        Y_buf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_0_ce0 = 1'b1;
    end else begin
        Y_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_0_ce1 = 1'b1;
    end else begin
        Y_buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_0_d0 = trunc_ln864_s_reg_5269;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        Y_buf_0_d0 = {{ret_V_fu_3801_p2[28:13]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        Y_buf_0_d0 = {{ret_V_3_fu_3739_p2[28:13]}};
    end else begin
        Y_buf_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_0_we0 = 1'b1;
    end else begin
        Y_buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_1_address0 = Y_buf_1_addr_reg_5139_pp0_iter3_reg;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)))) begin
        Y_buf_1_address0 = Y_buf_1_addr_reg_5139;
    end else begin
        Y_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_1_address1 = Y_buf_1_addr_reg_5139_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_1_address1 = zext_ln71_2_fu_3382_p1;
    end else begin
        Y_buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_1_ce0 = 1'b1;
    end else begin
        Y_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_1_ce1 = 1'b1;
    end else begin
        Y_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_1_d0 = {{trunc_ln864_6_fu_4007_p1[28:13]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        Y_buf_1_d0 = {{ret_V_1_fu_3816_p2[28:13]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        Y_buf_1_d0 = {{ret_V_4_fu_3762_p2[28:13]}};
    end else begin
        Y_buf_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_1_we0 = 1'b1;
    end else begin
        Y_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_2_address0 = Y_buf_2_addr_reg_5145_pp0_iter3_reg;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)))) begin
        Y_buf_2_address0 = Y_buf_2_addr_reg_5145;
    end else begin
        Y_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_2_address1 = Y_buf_2_addr_reg_5145_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_2_address1 = zext_ln71_2_fu_3382_p1;
    end else begin
        Y_buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_2_ce0 = 1'b1;
    end else begin
        Y_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_2_ce1 = 1'b1;
    end else begin
        Y_buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Y_buf_2_d0 = {{trunc_ln864_7_fu_4024_p1[28:13]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        Y_buf_2_d0 = {{ret_V_2_fu_3831_p2[28:13]}};
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0))) begin
        Y_buf_2_d0 = {{ret_V_5_fu_3785_p2[28:13]}};
    end else begin
        Y_buf_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd1) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln48_2_reg_4276_pp0_iter1_reg == 1'd0) & (icmp_ln43_reg_4209_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        Y_buf_2_we0 = 1'b1;
    end else begin
        Y_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_ce0 = 1'b1;
    end else begin
        Y_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_ce1 = 1'b1;
    end else begin
        Y_buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Y_buf_3_we0 = 1'b1;
    end else begin
        Y_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln43_fu_2790_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln43_reg_4209 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln43_reg_4209_pp0_iter2_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_buf_0_0_address0 = select_ln48_3_cast_fu_3025_p1;

assign W_buf_0_1_address0 = select_ln48_3_cast_reg_4280_pp0_iter2_reg;

assign W_buf_0_2_address0 = select_ln48_3_cast_reg_4280_pp0_iter2_reg;

assign W_buf_1_0_address0 = select_ln48_3_cast_fu_3025_p1;

assign W_buf_1_1_address0 = select_ln48_3_cast_reg_4280_pp0_iter2_reg;

assign W_buf_1_2_address0 = select_ln48_3_cast_reg_4280_pp0_iter2_reg;

assign W_buf_2_0_address0 = select_ln48_3_cast_fu_3025_p1;

assign W_buf_2_1_address0 = select_ln48_3_cast_reg_4280_pp0_iter2_reg;

assign W_buf_2_2_address0 = select_ln48_3_cast_reg_4280_pp0_iter2_reg;

assign W_buf_3_0_address0 = select_ln48_3_cast_fu_3025_p1;

assign W_buf_3_1_address0 = select_ln48_3_cast_fu_3025_p1;

assign W_buf_3_2_address0 = select_ln48_3_cast_fu_3025_p1;

assign X_buf_0_0_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_10_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_11_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_12_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_13_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_14_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_15_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_16_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_17_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_18_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_19_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_1_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_20_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_21_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_22_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_23_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_24_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_25_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_26_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_27_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_28_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_29_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_2_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_30_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_31_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_32_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_33_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_34_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_35_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_36_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_37_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_38_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_39_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_3_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_40_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_41_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_42_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_43_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_44_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_45_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_46_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_47_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_48_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_49_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_4_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_50_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_5_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_6_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_7_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_8_address0 = p_cast5_fu_3125_p1;

assign X_buf_0_9_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_0_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_10_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_11_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_12_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_13_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_14_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_15_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_16_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_17_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_18_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_19_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_1_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_20_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_21_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_22_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_23_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_24_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_25_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_26_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_27_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_28_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_29_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_2_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_30_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_31_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_32_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_33_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_34_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_35_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_36_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_37_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_38_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_39_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_3_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_40_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_41_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_42_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_43_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_44_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_45_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_46_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_47_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_48_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_49_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_4_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_50_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_5_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_6_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_7_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_8_address0 = p_cast5_fu_3125_p1;

assign X_buf_1_9_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_0_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_10_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_11_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_12_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_13_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_14_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_15_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_16_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_17_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_18_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_19_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_1_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_20_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_21_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_22_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_23_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_24_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_25_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_26_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_27_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_28_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_29_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_2_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_30_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_31_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_32_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_33_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_34_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_35_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_36_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_37_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_38_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_39_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_3_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_40_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_41_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_42_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_43_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_44_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_45_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_46_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_47_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_48_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_49_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_4_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_50_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_5_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_6_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_7_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_8_address0 = p_cast5_fu_3125_p1;

assign X_buf_2_9_address0 = p_cast5_fu_3125_p1;

assign Y_buf_3_address0 = Y_buf_3_addr_reg_5151;

assign Y_buf_3_address1 = zext_ln71_2_fu_3382_p1;

assign Y_buf_3_d0 = {{trunc_ln864_8_fu_3900_p1[28:13]}};

assign add_ln43_1_fu_2933_p2 = (indvar_flatten145_load_reg_4204 + 15'd1);

assign add_ln43_cast_fu_2938_p1 = add_ln43_reg_4218;

assign add_ln43_fu_2799_p2 = (i_fu_450 + 3'd1);

assign add_ln48_1_fu_3302_p2 = (indvar_flatten37_fu_446 + 12'd1);

assign add_ln48_cast_fu_3000_p1 = add_ln48_reg_4270;

assign add_ln48_fu_2865_p2 = (select_ln43_fu_2811_p3 + 3'd1);

assign add_ln51_1_fu_3288_p2 = (indvar_flatten_fu_438 + 10'd1);

assign add_ln51_fu_3058_p2 = (select_ln48_fu_2992_p3 + 5'd1);

assign add_ln57_fu_3282_p2 = (select_ln51_fu_3074_p3 + 5'd1);

assign add_ln71_1_fu_3376_p2 = (add_ln71_fu_3367_p2 + zext_ln71_1_fu_3373_p1);

assign add_ln71_fu_3367_p2 = (p_shl2_fu_3349_p3 + zext_ln71_fu_3363_p1);

assign and_ln43_1_fu_2859_p2 = (xor_ln43_fu_2841_p2 & icmp_ln51_fu_2853_p2);

assign and_ln43_fu_2984_p2 = (xor_ln43_reg_4246 & icmp_ln57_reg_4251);

assign and_ln48_fu_3052_p2 = (or_ln48_1_fu_3047_p2 & and_ln43_fu_2984_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_phi_ln864_reg_2695 = 'bx;

assign empty_37_fu_2913_p2 = (empty_fu_2904_p2 + j_cast_fu_2910_p1);

assign empty_38_fu_2778_p2 = (j_fu_442 | i_fu_450);

assign empty_39_fu_2784_p2 = ((empty_38_fu_2778_p2 == 3'd0) ? 1'b1 : 1'b0);

assign empty_40_fu_2927_p2 = (shl_ln_fu_2919_p3 + i_cast_fu_2894_p1);

assign empty_42_fu_2948_p2 = (tmp_s_fu_2941_p3 - add_ln43_cast_fu_2938_p1);

assign empty_43_fu_2964_p2 = (p_shl4_fu_2957_p3 - select_ln43_2_cast_fu_2954_p1);

assign empty_44_fu_3003_p2 = (empty_43_fu_2964_p2 + add_ln48_cast_fu_3000_p1);

assign empty_45_fu_3119_p2 = (tmp_4_fu_3111_p3 + select_ln48_1_cast_fu_3014_p1);

assign empty_fu_2904_p2 = (tmp_fu_2897_p3 - i_cast_fu_2894_p1);

assign grp_fu_4058_p2 = {{tmp_6_fu_3862_p4}, {13'd0}};

assign grp_fu_4067_p2 = {{tmp_10_fu_3883_p4}, {13'd0}};

assign grp_fu_4076_p0 = sext_ln1319_1_reg_5215;

assign grp_fu_4076_p2 = {{Y_buf_0_q1}, {13'd0}};

assign grp_fu_4084_p0 = sext_ln1319_1_reg_5215;

assign grp_fu_4084_p2 = {{Y_buf_1_q1}, {13'd0}};

assign grp_fu_4092_p0 = sext_ln1319_1_reg_5215;

assign grp_fu_4092_p2 = {{Y_buf_2_q1}, {13'd0}};

assign grp_fu_4100_p0 = sext_ln1319_2_reg_5222;

assign grp_fu_4100_p2 = {{tmp_7_fu_3950_p4}, {13'd0}};

assign grp_fu_4108_p0 = sext_ln1319_2_reg_5222_pp0_iter3_reg;

assign grp_fu_4108_p2 = {{tmp_8_reg_5274}, {13'd0}};

assign grp_fu_4116_p0 = sext_ln1319_2_reg_5222_pp0_iter3_reg;

assign grp_fu_4116_p2 = {{tmp_9_reg_5279}, {13'd0}};

assign i_cast_fu_2894_p1 = i_3_reg_4198;

assign icmp_ln43_fu_2790_p2 = ((indvar_flatten145_fu_454 == 15'd22540) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_2805_p2 = ((indvar_flatten37_fu_446 == 12'd3220) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_2853_p2 = ((indvar_flatten_fu_438 == 10'd460) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_2847_p2 = ((ow_fu_430 == 5'd20) ? 1'b1 : 1'b0);

assign j_cast_fu_2910_p1 = j_1_reg_4193;

assign lhs_10_fu_3846_p3 = {{ap_phi_reg_pp0_iter2_phi_ln864_reg_2695}, {13'd0}};

assign lhs_1_fu_2718_p3 = {{p_read1}, {13'd0}};

assign lhs_2_fu_2726_p3 = {{p_read2}, {13'd0}};

assign lhs_4_fu_3732_p3 = {{lhs_3_reg_5195}, {13'd0}};

assign lhs_6_fu_3755_p3 = {{lhs_5_reg_5200}, {13'd0}};

assign lhs_8_fu_3778_p3 = {{lhs_7_reg_5205}, {13'd0}};

assign lhs_fu_2710_p3 = {{p_read}, {13'd0}};

assign mul_ln70_fu_4052_p0 = sext_ln1319_fu_3723_p1;

assign mul_ln883_1_fu_4040_p0 = sext_ln1319_fu_3723_p1;

assign mul_ln883_2_fu_4046_p0 = sext_ln1319_fu_3723_p1;

assign mul_ln883_fu_4034_p0 = sext_ln1319_fu_3723_p1;

assign or_ln48_1_fu_3047_p2 = (xor_ln48_fu_3042_p2 | icmp_ln48_reg_4224);

assign or_ln48_fu_2988_p2 = (icmp_ln48_reg_4224 | and_ln43_1_reg_4261);

assign or_ln51_1_fu_3069_p2 = (or_ln51_fu_3064_p2 | icmp_ln48_reg_4224);

assign or_ln51_fu_3064_p2 = (and_ln48_fu_3052_p2 | and_ln43_1_reg_4261);

assign p_cast5_fu_3125_p1 = empty_45_fu_3119_p2;

assign p_mid123_fu_2871_p2 = (select_ln43_1_fu_2819_p3 | add_ln48_fu_2865_p2);

assign p_mid125_fu_2877_p2 = ((p_mid123_fu_2871_p2 == 3'd0) ? 1'b1 : 1'b0);

assign p_mid179_fu_2827_p2 = ((add_ln43_fu_2799_p2 == 3'd0) ? 1'b1 : 1'b0);

assign p_mid1_fu_3097_p2 = (shl_ln54_mid1_fu_3089_p3 + select_ln43_2_cast_fu_2954_p1);

assign p_shl2_fu_3349_p3 = {{select_ln51_1_reg_4325}, {4'd0}};

assign p_shl4_fu_2957_p3 = {{select_ln43_1_reg_4239}, {3'd0}};

assign ret_V_1_fu_3816_p2 = ($signed(lhs_1_reg_4183) + $signed(mul_ln883_1_reg_5178));

assign ret_V_2_fu_3831_p2 = ($signed(lhs_2_reg_4188) + $signed(mul_ln883_2_reg_5184));

assign ret_V_3_fu_3739_p2 = ($signed(lhs_4_fu_3732_p3) + $signed(mul_ln883_reg_5172));

assign ret_V_4_fu_3762_p2 = ($signed(lhs_6_fu_3755_p3) + $signed(mul_ln883_1_reg_5178));

assign ret_V_5_fu_3785_p2 = ($signed(lhs_8_fu_3778_p3) + $signed(mul_ln883_2_reg_5184));

assign ret_V_6_fu_3854_p2 = ($signed(lhs_10_fu_3846_p3) + $signed(mul_ln70_reg_5190));

assign ret_V_fu_3801_p2 = ($signed(lhs_reg_4178) + $signed(mul_ln883_reg_5172));

assign select_ln43_1_fu_2819_p3 = ((icmp_ln48_fu_2805_p2[0:0] == 1'b1) ? add_ln43_fu_2799_p2 : i_fu_450);

assign select_ln43_2_cast_fu_2954_p1 = select_ln43_1_reg_4239;

assign select_ln43_2_fu_2833_p3 = ((icmp_ln48_fu_2805_p2[0:0] == 1'b1) ? p_mid179_fu_2827_p2 : empty_39_fu_2784_p2);

assign select_ln43_3_fu_2970_p3 = ((icmp_ln48_reg_4224[0:0] == 1'b1) ? empty_42_fu_2948_p2 : empty_37_fu_2913_p2);

assign select_ln43_4_fu_2977_p3 = ((icmp_ln48_reg_4224[0:0] == 1'b1) ? add_ln43_cast_fu_2938_p1 : empty_40_fu_2927_p2);

assign select_ln43_fu_2811_p3 = ((icmp_ln48_fu_2805_p2[0:0] == 1'b1) ? 3'd0 : j_fu_442);

assign select_ln48_1_cast_fu_3014_p1 = select_ln48_1_fu_3009_p3;

assign select_ln48_1_fu_3009_p3 = ((and_ln43_1_reg_4261[0:0] == 1'b1) ? add_ln48_reg_4270 : select_ln43_reg_4234);

assign select_ln48_2_fu_2883_p3 = ((and_ln43_1_fu_2859_p2[0:0] == 1'b1) ? p_mid125_fu_2877_p2 : select_ln43_2_fu_2833_p3);

assign select_ln48_3_cast_fu_3025_p1 = select_ln48_3_fu_3018_p3;

assign select_ln48_3_fu_3018_p3 = ((and_ln43_1_reg_4261[0:0] == 1'b1) ? empty_44_fu_3003_p2 : select_ln43_3_fu_2970_p3);

assign select_ln48_4_fu_3035_p3 = ((and_ln43_1_reg_4261[0:0] == 1'b1) ? select_ln43_2_cast_fu_2954_p1 : select_ln43_4_fu_2977_p3);

assign select_ln48_5_fu_3308_p3 = ((icmp_ln48_reg_4224[0:0] == 1'b1) ? 12'd1 : add_ln48_1_fu_3302_p2);

assign select_ln48_fu_2992_p3 = ((or_ln48_fu_2988_p2[0:0] == 1'b1) ? 5'd0 : oh_fu_434);

assign select_ln51_1_fu_3081_p3 = ((and_ln48_fu_3052_p2[0:0] == 1'b1) ? add_ln51_fu_3058_p2 : select_ln48_fu_2992_p3);

assign select_ln51_2_fu_3103_p3 = ((and_ln48_fu_3052_p2[0:0] == 1'b1) ? p_mid1_fu_3097_p2 : select_ln48_4_fu_3035_p3);

assign select_ln51_3_fu_3294_p3 = ((or_ln48_fu_2988_p2[0:0] == 1'b1) ? 10'd1 : add_ln51_1_fu_3288_p2);

assign select_ln51_fu_3074_p3 = ((or_ln51_1_fu_3069_p2[0:0] == 1'b1) ? 5'd0 : ow_load_reg_4213);

assign sext_ln1319_1_fu_3859_p1 = r_V_1_reg_5162;

assign sext_ln1319_2_fu_3880_p1 = r_V_2_reg_5167;

assign sext_ln1319_fu_3723_p1 = $signed(r_V_reg_5157);

assign shl_ln54_mid1_fu_3089_p3 = {{add_ln51_fu_3058_p2}, {1'd0}};

assign shl_ln_fu_2919_p3 = {{oh_fu_434}, {1'd0}};

assign tmp_10_fu_3883_p1 = grp_fu_4058_p3;

assign tmp_10_fu_3883_p4 = {{tmp_10_fu_3883_p1[28:13]}};

assign tmp_4_fu_3111_p3 = {{select_ln51_fu_3074_p3}, {1'd0}};

assign tmp_5_fu_3356_p3 = {{select_ln51_1_reg_4325}, {2'd0}};

assign tmp_6_fu_3862_p4 = {{ret_V_6_fu_3854_p2[28:13]}};

assign tmp_7_fu_3950_p1 = grp_fu_4076_p3;

assign tmp_7_fu_3950_p4 = {{tmp_7_fu_3950_p1[28:13]}};

assign tmp_8_fu_3976_p1 = grp_fu_4084_p3;

assign tmp_9_fu_3985_p1 = grp_fu_4092_p3;

assign tmp_fu_2897_p3 = {{i_3_reg_4198}, {3'd0}};

assign tmp_s_fu_2941_p3 = {{add_ln43_reg_4218}, {3'd0}};

assign trunc_ln864_6_fu_4007_p1 = grp_fu_4108_p3;

assign trunc_ln864_7_fu_4024_p1 = grp_fu_4116_p3;

assign trunc_ln864_8_fu_3900_p1 = grp_fu_4067_p3;

assign trunc_ln864_s_fu_3967_p1 = grp_fu_4100_p3;

assign xor_ln43_fu_2841_p2 = (icmp_ln48_fu_2805_p2 ^ 1'd1);

assign xor_ln48_fu_3042_p2 = (icmp_ln51_reg_4256 ^ 1'd1);

assign zext_ln71_1_fu_3373_p1 = select_ln51_reg_4320;

assign zext_ln71_2_fu_3382_p1 = add_ln71_1_fu_3376_p2;

assign zext_ln71_fu_3363_p1 = tmp_5_fu_3356_p3;

always @ (posedge ap_clk) begin
    lhs_reg_4178[12:0] <= 13'b0000000000000;
    lhs_1_reg_4183[12:0] <= 13'b0000000000000;
    lhs_2_reg_4188[12:0] <= 13'b0000000000000;
    select_ln48_3_cast_reg_4280[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    select_ln48_3_cast_reg_4280_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //tiled_conv_conv_7x7
