cycles 0 
instructions 0
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 0
mem_stall 0
mem_stall 0

cycles 1 
instructions 0
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 0
mem_stall 0
mem_stall 0

cycles 2 
instructions 0
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 0
mem_stall 0
mem_stall 0

cycles 3 
instructions 0
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 2
mem_stall 0
mem_stall 0

cycles 4 
instructions 1
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 4
mem_stall 0
mem_stall 0

cycles 5 
instructions 2
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 5
mem_stall 0
mem_stall 0

cycles 6 
instructions 2
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 5
mem_stall 0
mem_stall 0

cycles 7 
instructions 2
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 7
mem_stall 0
mem_stall 0

cycles 8 
instructions 3
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 8
mem_stall 0
mem_stall 0

cycles 9 
instructions 4
read_hit 0 
write_hit 0
read_miss 0
write_miss 0
decode_stall 8
mem_stall 0
mem_stall 0

