Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:30:54 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.107ns (31.540%)  route 0.232ns (68.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.637     1.892    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/q_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDRE (Prop_fdre_C_Q)         0.107     1.999 r  fi0/fifo_1/ram1/q_b_reg[4]/Q
                         net (fo=1, routed)           0.232     2.231    fo/fifo_3/ram3/temp_a[4]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.814     2.309    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.248     2.061    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.119     2.180    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.107ns (31.201%)  route 0.236ns (68.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.636     1.891    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y146                                                     r  fi0/fifo_1/ram1/q_b_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.107     1.998 r  fi0/fifo_1/ram1/q_b_reg[30]/Q
                         net (fo=1, routed)           0.236     2.234    fo/fifo_3/ram3/temp_a[30]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.814     2.309    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.248     2.061    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.119     2.180    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.107ns (31.191%)  route 0.236ns (68.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.636     1.891    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y146                                                     r  fi0/fifo_1/ram1/q_b_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.107     1.998 r  fi0/fifo_1/ram1/q_b_reg[34]/Q
                         net (fo=1, routed)           0.236     2.234    fo/fifo_3/ram3/temp_a[34]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.814     2.309    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.248     2.061    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.119     2.180    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.118ns (31.090%)  route 0.262ns (68.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.637     1.892    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/q_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDRE (Prop_fdre_C_Q)         0.118     2.010 r  fi0/fifo_1/ram1/q_b_reg[5]/Q
                         net (fo=1, routed)           0.262     2.272    fo/fifo_3/ram3/temp_a[5]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.814     2.309    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.248     2.061    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155     2.216    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.107ns (31.102%)  route 0.237ns (68.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.637     1.892    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.107     1.999 r  fi0/fifo_1/ram1/q_b_reg[22]/Q
                         net (fo=1, routed)           0.237     2.236    fo/fifo_3/ram3/temp_a[22]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.814     2.309    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.248     2.061    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.119     2.180    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (30.965%)  route 0.263ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.636     1.891    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X20Y146                                                     r  fi0/fifo_1/ram1/q_b_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.118     2.009 r  fi0/fifo_1/ram1/q_b_reg[41]/Q
                         net (fo=1, routed)           0.263     2.272    fo/fifo_3/ram3/temp_a[41]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.814     2.309    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.248     2.061    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     2.216    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.100ns (17.573%)  route 0.469ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936 r  fi0/fifo_1/wp_reg[2]/Q
                         net (fo=214, routed)         0.469     2.405    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRD2
    SLICE_X22Y145        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.858     2.354    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X22Y145                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.248     2.105    
    SLICE_X22Y145        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.346    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.100ns (17.573%)  route 0.469ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936 r  fi0/fifo_1/wp_reg[2]/Q
                         net (fo=214, routed)         0.469     2.405    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRD2
    SLICE_X22Y145        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.858     2.354    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X22Y145                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1/CLK
                         clock pessimism             -0.248     2.105    
    SLICE_X22Y145        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.346    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.100ns (17.573%)  route 0.469ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936 r  fi0/fifo_1/wp_reg[2]/Q
                         net (fo=214, routed)         0.469     2.405    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRD2
    SLICE_X22Y145        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.858     2.354    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X22Y145                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.248     2.105    
    SLICE_X22Y145        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.346    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.100ns (17.573%)  route 0.469ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y155                                                     r  fi0/fifo_1/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936 r  fi0/fifo_1/wp_reg[2]/Q
                         net (fo=214, routed)         0.469     2.405    fi0/fifo_1/ram1/mem_reg_0_31_42_47/ADDRD2
    SLICE_X22Y145        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.858     2.354    fi0/fifo_1/ram1/mem_reg_0_31_42_47/WCLK
    SLICE_X22Y145                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.248     2.105    
    SLICE_X22Y145        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.346    fi0/fifo_1/ram1/mem_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.059    




