<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_47_1_proc2'" level="0">
<item name = "Date">Wed Jan 28 08:26:32 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matrix_multiply_32x32_proj</item>
<item name = "Solution">int8_32x32_solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1035, 1035, 5.175 us, 5.175 us, 1024, 1024, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_47_1">1033, 1033, 42, 32, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 233, -</column>
<column name="Register">-, -, 364, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_114_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage28_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage29_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage30_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage31_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1129">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1132">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln47_fu_120_p2">icmp, 0, 0, 12, 5, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_stream_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">152, 33, 1, 33</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="gmem_a_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_a_blk_n_R">9, 2, 1, 2</column>
<column name="i1_fu_58">9, 2, 5, 10</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="first_iter_0_reg_87">1, 0, 1, 0</column>
<column name="gmem_a_addr_read_10_reg_231">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_11_reg_236">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_12_reg_241">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_13_reg_246">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_14_reg_251">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_15_reg_256">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_16_reg_261">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_17_reg_266">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_18_reg_271">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_19_reg_276">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_1_reg_186">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_20_reg_281">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_21_reg_286">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_22_reg_291">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_23_reg_300">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_24_reg_305">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_25_reg_310">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_26_reg_315">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_27_reg_320">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_28_reg_325">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_29_reg_330">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_2_reg_191">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_30_reg_335">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_31_reg_340">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_3_reg_196">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_4_reg_201">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_5_reg_206">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_6_reg_211">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_7_reg_216">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_8_reg_221">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_9_reg_226">8, 0, 8, 0</column>
<column name="gmem_a_addr_read_reg_181">8, 0, 8, 0</column>
<column name="gmem_a_addr_reg_175">64, 0, 64, 0</column>
<column name="i1_fu_58">5, 0, 5, 0</column>
<column name="icmp_ln47_reg_296">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_47_1_proc2, return value</column>
<column name="m_axi_gmem_a_AWVALID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWREADY">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWADDR">out, 64, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWLEN">out, 32, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWSIZE">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWBURST">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWLOCK">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWCACHE">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWPROT">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWQOS">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWREGION">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_AWUSER">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WVALID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WREADY">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WDATA">out, 8, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WSTRB">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WLAST">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_WUSER">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARVALID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARREADY">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARADDR">out, 64, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARID">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARLEN">out, 32, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARSIZE">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARBURST">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARLOCK">out, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARCACHE">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARPROT">out, 3, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARQOS">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARREGION">out, 4, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_ARUSER">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RVALID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RREADY">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RDATA">in, 8, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RLAST">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RFIFONUM">in, 11, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RUSER">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_RRESP">in, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BVALID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BREADY">out, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BRESP">in, 2, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BID">in, 1, m_axi, gmem_a, pointer</column>
<column name="m_axi_gmem_a_BUSER">in, 1, m_axi, gmem_a, pointer</column>
<column name="A">in, 64, ap_none, A, scalar</column>
<column name="a_stream_din">out, 256, ap_fifo, a_stream, pointer</column>
<column name="a_stream_num_data_valid">in, 3, ap_fifo, a_stream, pointer</column>
<column name="a_stream_fifo_cap">in, 3, ap_fifo, a_stream, pointer</column>
<column name="a_stream_full_n">in, 1, ap_fifo, a_stream, pointer</column>
<column name="a_stream_write">out, 1, ap_fifo, a_stream, pointer</column>
</table>
</item>
</section>
</profile>
