P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  256 B
associativity 		4-way
n_set 			64
n_cache_line 	256
tag: 18, index: 6, offset: 8
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 200429 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	100457
0.n_loads 		78301
0.n_stores 		22156
0.n_hits 		96114
0.n_misses 		4343
0.hit_rate 		95.68
0.miss_rate 		4.32
0.n_upgrade_miss 	0
0.n_bus_snoops 	3990
0.n_snoop_hits 	485
0.n_writebacks 	404
Memory Traffic:
0.B_written_bus_to_cache 	1111808
0.B_written_cache_to_bus_wb 	103424
0.B_written_cache_to_bus_wt 	88624
0.B_total_traffic_wb 	1215232
0.B_total_traffic_wt 	1200432
    *** Results for Core 1 ***
1.n_cpu_accesses 	99972
1.n_loads 		78017
1.n_stores 		21955
1.n_hits 		95982
1.n_misses 		3990
1.hit_rate 		96.01
1.miss_rate 		3.99
1.n_upgrade_miss 	0
1.n_bus_snoops 	4343
1.n_snoop_hits 	627
1.n_writebacks 	438
Memory Traffic:
1.B_written_bus_to_cache 	1021440
1.B_written_cache_to_bus_wb 	112128
1.B_written_cache_to_bus_wt 	87820
1.B_total_traffic_wb 	1133568
1.B_total_traffic_wt 	1109260
