vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xilinx_vip
vlib questa_lib/msim/xpm
vlib questa_lib/msim/smartconnect_v1_0
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_27
vlib questa_lib/msim/axi_vip_v1_1_13
vlib questa_lib/msim/lib_cdc_v1_0_2
vlib questa_lib/msim/proc_sys_reset_v5_0_13
vlib questa_lib/msim/xlconstant_v1_1_7
vlib questa_lib/msim/versal_cips_ps_vip_v1_0_5
vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/cpm4_v1_0_11
vlib questa_lib/msim/cpm5_v1_0_11
vlib questa_lib/msim/noc_nsu_v1_0_0
vlib questa_lib/msim/emb_mem_gen_v1_0_6

vmap xilinx_vip questa_lib/msim/xilinx_vip
vmap xpm questa_lib/msim/xpm
vmap smartconnect_v1_0 questa_lib/msim/smartconnect_v1_0
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_27 questa_lib/msim/axi_register_slice_v2_1_27
vmap axi_vip_v1_1_13 questa_lib/msim/axi_vip_v1_1_13
vmap lib_cdc_v1_0_2 questa_lib/msim/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_13 questa_lib/msim/proc_sys_reset_v5_0_13
vmap xlconstant_v1_1_7 questa_lib/msim/xlconstant_v1_1_7
vmap versal_cips_ps_vip_v1_0_5 questa_lib/msim/versal_cips_ps_vip_v1_0_5
vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap cpm4_v1_0_11 questa_lib/msim/cpm4_v1_0_11
vmap cpm5_v1_0_11 questa_lib/msim/cpm5_v1_0_11
vmap noc_nsu_v1_0_0 questa_lib/msim/noc_nsu_v1_0_0
vmap emb_mem_gen_v1_0_6 questa_lib/msim/emb_mem_gen_v1_0_6

vlog -work xilinx_vip -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/opt/xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93  \
"/opt/xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work axi_infrastructure_v1_1_0 -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_27 -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_13 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \

vcom -work lib_cdc_v1_0_2 -64 -93  \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_13 -64 -93  \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vlog -work xlconstant_v1_1_7 -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work versal_cips_ps_vip_v1_0_5 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl/versal_cips_ps_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/ip_0/sim/versal_cips_ps_vip_0.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_3_1_sim.v" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/sim/bd_70da_pspmc_0_0.v" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/bd_0/sim/bd_70da.v" \

vlog -work cpm4_v1_0_11 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/cpm4_v1_0_vl_rfs.sv" \

vlog -work cpm5_v1_0_11 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/cpm5_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_versal_cips_0_0/sim/design_1_versal_cips_0_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/noc_nmu_v1_0_vl_rfs.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S02_AXI_nmu_0_top.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/NOC_NMU512_SPP.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S02_AXI_nmu_0.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/sim/bd_8be5_const_0_0.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S00_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S00_AXI_nmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S03_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S03_AXI_nmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8be5_M03_AXI_nsu_0_top.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/NOC_NSU512_SPP.v" \

vlog -work noc_nsu_v1_0_0 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/noc_nsu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/bd_8be5_M03_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/hdl/bfm/bd_8be5_M00_AXI_nsu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_6/hdl/bfm/bd_8be5_M00_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/hdl/bfm/bd_8be5_M02_AXI_nsu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_7/hdl/bfm/bd_8be5_M02_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/hdl/bfm/bd_8be5_M01_AXI_nsu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_8/hdl/bfm/bd_8be5_M01_AXI_nsu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/rtl/bd_8be5_MC0_ddrc_0_phy_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/bd_8be5_MC0_ddrc_0_phy_ddr_responder.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_phy_xiphy_behav_lp.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_dc_lp.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_ddrmc_wdb.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/noc_mc_lpddr4_v1_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model/lpddr4_model.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model/lpddr4_model_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/bfm/bd_8be5_MC0_ddrc_0_phy.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/hdl/rtl/bd_8be5_MC0_ddrc_0_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/hdl/rtl/bd_8be5_MC0_ddrc_0.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/sim/bd_8be5.v" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/sim/design_1_axi_noc_0_0.v" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_Synchronizer3.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v" \
"../../../bd/design_1/ip/design_1_clk_wizard_0_0/sim/design_1_clk_wizard_0_0.v" \

vlog -work emb_mem_gen_v1_0_6 -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/hdl/emb_mem_gen_v1_0_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L cpm5_v1_0_11 -L cpm4_v1_0_11 -L noc_nps_v1_0_0 -L emb_mem_gen_v1_0_6 -L noc_nsu_v1_0_0 -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram128/sim/fpga_bram128.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/3cc7/hdl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/7f7e/ttcl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/ebe0/hdl/verilog" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/d8f5/hdl/verilog" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/2f1d/hdl/bfm" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../bd/design_1/ipshared/763c/src" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4/tb/lpddr4_model" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/lpddr4" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/hdl/noc_na" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/b62c/hdl/rtl" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0/h_files" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_9/ip_0" "+incdir+../../../../VPK180_32st.gen/sources_1/bd/design_1/ipshared/763c/src" "+incdir+/opt/xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/design_1/ipshared/763c/src/bit24_booth_wallace.v" \
"../../../bd/design_1/ipshared/763c/src/fsm.v" \
"../../../bd/design_1/ipshared/763c/src/lmring.v" \
"../../../bd/design_1/ipshared/763c/src/nbit_csa.v" \
"../../../bd/design_1/ipshared/763c/src/nbit_ndepth_queue.v" \
"../../../bd/design_1/ipshared/763c/src/nbit_register.v" \
"../../../bd/design_1/ipshared/763c/src/stage1.v" \
"../../../bd/design_1/ipshared/763c/src/stage2.v" \
"../../../bd/design_1/ipshared/763c/src/stage3.v" \
"../../../bd/design_1/ipshared/763c/src/stage4.v" \
"../../../bd/design_1/ipshared/763c/src/stage5.v" \
"../../../bd/design_1/ipshared/763c/src/unit.v" \
"../../../bd/design_1/ipshared/763c/src/emax6.v" \
"../../../bd/design_1/ip/design_1_emax6_0_0/sim/design_1_emax6_0_0.v" \
"../../../bd/design_1/ip/design_1_emax6_1_0/sim/design_1_emax6_1_0.v" \
"../../../bd/design_1/ip/design_1_emax6_2_0/sim/design_1_emax6_2_0.v" \
"../../../bd/design_1/ip/design_1_emax6_3_0/sim/design_1_emax6_3_0.v" \
"../../../bd/design_1/sim/design_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

