// Seed: 629426055
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    output tri0 id_13,
    output uwire id_14,
    input tri1 id_15,
    output tri0 id_16
);
  assign id_9 = id_8;
  wire id_18;
  always @(*) begin
    id_11 = 1 == 1;
  end
  wire id_19 = 1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input supply1 id_2,
    output logic id_3,
    input tri id_4,
    output logic id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input logic id_10
    , id_18,
    input uwire id_11,
    output wand id_12,
    output tri0 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input wor id_16
);
  always @(posedge id_9 or negedge id_16) begin
    id_5 <= id_1;
    if (id_18 == 1) begin
      if (1'd0) begin
        id_3 <= id_10;
      end
      id_0 = id_10;
    end
  end
  module_0(
      id_4,
      id_16,
      id_6,
      id_12,
      id_2,
      id_16,
      id_4,
      id_7,
      id_11,
      id_13,
      id_2,
      id_15,
      id_15,
      id_12,
      id_15,
      id_11,
      id_15
  );
endmodule
