<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="hls_sources/finn_feeder_chiplet.cpp:25:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="ext_mem" LoopLoc="hls_sources/finn_feeder_chiplet.cpp:25:22" LoopName="VITIS_LOOP_25_1" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;40&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, ap_int&lt;40&gt; volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.10" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:34:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:41:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="done_irq" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;40&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, ap_int&lt;40&gt; volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="for.inc8.store.9" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:41:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:28:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="done_irq" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;40&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, ap_int&lt;40&gt; volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_32_2.store.4" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:28:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="TypeAllocSizePaddingMemoryAccessMissed" src_info="hls_sources/finn_feeder_chiplet.cpp:25:22" msg_id="214-120" msg_severity="INFO" msg_body="i40 allocated space contains padding. This is unsupported" BundleName="gmem" VarName="ext_mem" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;40&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, ap_int&lt;40&gt; volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="scevgepseq" OrigAccess-DebugLoc="hls_sources/finn_feeder_chiplet.cpp:25:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="hls_sources/finn_feeder_chiplet.cpp:25:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="variable" Width="64" Direction="read"/>
</VitisHLS:BurstInfo>

