{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 1,
        "dimension_units": 2,
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.15,
          "via_gap": 0.25,
          "width": 0.25
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 0
      },
      "rule_severities": {
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "drill_too_small": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "keepout": "error",
        "malformed_courtyard": "error",
        "microvia_drill_too_small": "error",
        "microvia_too_small": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_annulus": "error",
        "via_dangling": "warning",
        "via_hole_larger_than_pad": "error",
        "via_too_small": "error",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.125,
        "min_copper_edge_clearance": 0.15,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_through_hole_diameter": 0.09999999999999999,
        "min_track_width": 0.19999999999999998,
        "min_via_annulus": 0.125,
        "min_via_diameter": 0.35,
        "solder_mask_clearance": 0.049999999999999996,
        "solder_mask_min_width": 0.0,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.02
      },
      "track_widths": [
        0.25,
        0.2,
        0.5,
        0.8,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.35,
          "drill": 0.1
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ],
      "zones_use_no_outline": false
    }
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "similar_labels": "error",
      "unresolved_variable": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "digitizer_fpga_10b_100MSPS.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "clearance": 0.125,
        "diff_pair_gap": 0.15,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.25,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "nets": [
          "+1V0",
          "+1V8",
          "+3V3A",
          "+3V3D",
          "+5V",
          "/ADC/D0",
          "/ADC/D1",
          "/ADC/D2",
          "/ADC/D3",
          "/ADC/D4",
          "/ADC/D5",
          "/ADC/D6",
          "/ADC/D7",
          "/ADC/D8",
          "/ADC/D9",
          "/ADC/OR",
          "/ADC/REF",
          "/ADC_DATA0",
          "/ADC_DATA1",
          "/ADC_DATA2",
          "/ADC_DATA3",
          "/ADC_DATA4",
          "/ADC_DATA5",
          "/ADC_DATA6",
          "/ADC_DATA7",
          "/ADC_DATA8",
          "/ADC_DATA9",
          "/ADC_OVRNG",
          "/BRIDGE_MISO",
          "/BRIDGE_MOSI",
          "/BRIDGE_NSS",
          "/BRIDGE_NU0",
          "/BRIDGE_NU1",
          "/BRIDGE_NU2",
          "/BRIDGE_NU3",
          "/BRIDGE_SCK",
          "/CLK",
          "/FPGA/DEBUG_GPIO_0",
          "/FPGA/DEBUG_GPIO_1",
          "/FPGA/DEBUG_GPIO_2",
          "/FPGA/DEBUG_GPIO_3",
          "/FPGA/DEBUG_LED1",
          "/FPGA/DEBUG_LED2",
          "/FPGA/DEBUG_LED3",
          "/FPGA/DEBUG_LED4",
          "/FPGA/FPGA_CCLK",
          "/FPGA/FPGA_DQ0",
          "/FPGA/FPGA_DQ1",
          "/FPGA/FPGA_DQ2",
          "/FPGA/FPGA_DQ3",
          "/FPGA/FPGA_FCS_B",
          "/FPGA/TCK",
          "/FPGA/TDI",
          "/FPGA/TDO",
          "/FPGA/TMS",
          "/FPGA_DONE",
          "/FPGA_ERROR",
          "/FPGA_LOAD_BITSTREAM",
          "/FTDI_CBUS0",
          "/FTDI_CBUS1",
          "/FTDI_CBUS2",
          "/FTDI_CBUS3",
          "/FTDI_RX",
          "/FTDI_TX",
          "/LNA/IN",
          "/MCU/DEBUG_LED1",
          "/MCU/DEBUG_LED2",
          "/MCU/DEBUG_LED3",
          "/MCU/DEBUG_LED4",
          "/MCU/MCU_OSC_IN",
          "/MCU/OSC",
          "/MCU/OSC_OE",
          "/MCU/RCC_MCO2",
          "/MCU/SWCLK",
          "/MCU/SWDIO",
          "/MCU/SWO",
          "/OUT+",
          "/OUT-",
          "/Power/EN_1V0",
          "/Power/EN_1V8",
          "/Power/EN_3V3",
          "/Power/VCC_FILTER_A",
          "/Power/VCC_FILTER_B",
          "/SRAM_A0",
          "/SRAM_A1",
          "/SRAM_A10",
          "/SRAM_A11",
          "/SRAM_A12",
          "/SRAM_A13",
          "/SRAM_A14",
          "/SRAM_A15",
          "/SRAM_A16",
          "/SRAM_A2",
          "/SRAM_A3",
          "/SRAM_A4",
          "/SRAM_A5",
          "/SRAM_A6",
          "/SRAM_A7",
          "/SRAM_A8",
          "/SRAM_A9",
          "/SRAM_IO0",
          "/SRAM_IO1",
          "/SRAM_IO10",
          "/SRAM_IO11",
          "/SRAM_IO12",
          "/SRAM_IO13",
          "/SRAM_IO14",
          "/SRAM_IO15",
          "/SRAM_IO2",
          "/SRAM_IO3",
          "/SRAM_IO4",
          "/SRAM_IO5",
          "/SRAM_IO6",
          "/SRAM_IO7",
          "/SRAM_IO8",
          "/SRAM_IO9",
          "/USB/D+",
          "/USB/D-",
          "/USB/DATA+",
          "/USB/DATA-",
          "/USB/USB+",
          "/USB/USB-",
          "/USB/VBUS",
          "/USB/~BTN_RST",
          "/USB/~FTDI_RST",
          "/~FTDI_CTS",
          "/~FTDI_RTS",
          "/~PROG_RST",
          "/~RST",
          "/~SRAM_CE",
          "/~SRAM_LB",
          "/~SRAM_OE",
          "/~SRAM_UB",
          "/~SRAM_WE",
          "GND",
          "IN",
          "Net-(C20-Pad1)",
          "Net-(C21-Pad1)",
          "Net-(C30-Pad1)",
          "Net-(C31-Pad1)",
          "Net-(C32-Pad1)",
          "Net-(C5-Pad1)",
          "Net-(C53-Pad1)",
          "Net-(C6-Pad1)",
          "Net-(D10-Pad2)",
          "Net-(D11-Pad2)",
          "Net-(D12-Pad2)",
          "Net-(D13-Pad2)",
          "Net-(D14-Pad2)",
          "Net-(D15-Pad1)",
          "Net-(D7-Pad2)",
          "Net-(D8-Pad2)",
          "Net-(D9-Pad2)",
          "Net-(FD1-Pad~)",
          "Net-(FD2-Pad~)",
          "Net-(FD3-Pad~)",
          "Net-(FD4-Pad~)",
          "Net-(FD5-Pad~)",
          "Net-(FD6-Pad~)",
          "Net-(FD7-Pad~)",
          "Net-(FD8-Pad~)",
          "Net-(J4-Pad4)",
          "Net-(J6-Pad2)",
          "Net-(J6-Pad7)",
          "Net-(JP1-Pad2)",
          "Net-(R1-Pad2)",
          "Net-(R10-Pad2)",
          "Net-(R100-Pad2)",
          "Net-(R101-Pad2)",
          "Net-(R102-Pad2)",
          "Net-(R103-Pad2)",
          "Net-(R104-Pad2)",
          "Net-(R105-Pad2)",
          "Net-(R106-Pad2)",
          "Net-(R107-Pad2)",
          "Net-(R108-Pad2)",
          "Net-(R109-Pad2)",
          "Net-(R110-Pad2)",
          "Net-(R111-Pad2)",
          "Net-(R112-Pad2)",
          "Net-(R113-Pad2)",
          "Net-(R114-Pad2)",
          "Net-(R115-Pad2)",
          "Net-(R116-Pad2)",
          "Net-(R117-Pad2)",
          "Net-(R12-Pad2)",
          "Net-(R14-Pad1)",
          "Net-(R20-Pad2)",
          "Net-(R23-Pad1)",
          "Net-(R29-Pad1)",
          "Net-(R30-Pad1)",
          "Net-(R31-Pad1)",
          "Net-(R32-Pad1)",
          "Net-(R33-Pad1)",
          "Net-(R34-Pad1)",
          "Net-(R35-Pad1)",
          "Net-(R36-Pad1)",
          "Net-(R40-Pad1)",
          "Net-(R42-Pad1)",
          "Net-(R45-Pad2)",
          "Net-(R46-Pad1)",
          "Net-(R47-Pad1)",
          "Net-(R48-Pad2)",
          "Net-(R49-Pad2)",
          "Net-(R50-Pad2)",
          "Net-(R51-Pad2)",
          "Net-(R52-Pad2)",
          "Net-(R53-Pad2)",
          "Net-(R54-Pad2)",
          "Net-(R55-Pad2)",
          "Net-(R56-Pad2)",
          "Net-(R57-Pad2)",
          "Net-(R58-Pad2)",
          "Net-(R59-Pad2)",
          "Net-(R6-Pad2)",
          "Net-(R60-Pad2)",
          "Net-(R61-Pad2)",
          "Net-(R62-Pad2)",
          "Net-(R63-Pad2)",
          "Net-(R64-Pad2)",
          "Net-(R65-Pad2)",
          "Net-(R66-Pad2)",
          "Net-(R67-Pad2)",
          "Net-(R68-Pad2)",
          "Net-(R69-Pad2)",
          "Net-(R70-Pad2)",
          "Net-(R71-Pad2)",
          "Net-(R72-Pad1)",
          "Net-(R73-Pad1)",
          "Net-(R74-Pad1)",
          "Net-(R75-Pad1)",
          "Net-(R76-Pad1)",
          "Net-(R77-Pad1)",
          "Net-(R78-Pad1)",
          "Net-(R79-Pad1)",
          "Net-(R8-Pad2)",
          "Net-(R80-Pad1)",
          "Net-(R81-Pad1)",
          "Net-(R82-Pad1)",
          "Net-(R83-Pad1)",
          "Net-(R84-Pad1)",
          "Net-(R85-Pad1)",
          "Net-(R86-Pad1)",
          "Net-(R87-Pad1)",
          "Net-(U11-Pad23)",
          "Net-(U11-Pad28)",
          "Net-(U13-Pad14)",
          "Net-(U14-PadB8)",
          "Net-(U14-PadC12)",
          "Net-(U14-PadD12)",
          "Net-(U14-PadE11)",
          "Net-(U14-PadE12)",
          "Net-(U14-PadE13)",
          "Net-(U14-PadF11)",
          "Net-(U14-PadF12)",
          "Net-(U14-PadF13)",
          "Net-(U14-PadF7)",
          "Net-(U14-PadF8)",
          "Net-(U14-PadG4)",
          "Net-(U14-PadG7)",
          "Net-(U14-PadG8)",
          "Net-(U14-PadH11)",
          "Net-(U14-PadH12)",
          "Net-(U14-PadH7)",
          "Net-(U14-PadH8)",
          "Net-(U14-PadJ11)",
          "Net-(U14-PadJ12)",
          "Net-(U14-PadJ3)",
          "Net-(U14-PadK11)",
          "Net-(U14-PadK12)",
          "Net-(U14-PadK3)",
          "Net-(U14-PadK4)",
          "Net-(U14-PadL12)",
          "Net-(U14-PadL3)",
          "Net-(U14-PadL5)",
          "Net-(U14-PadM10)",
          "Net-(U14-PadM12)",
          "Net-(U14-PadM3)",
          "Net-(U14-PadM5)",
          "Net-(U14-PadN10)",
          "Net-(U14-PadN11)",
          "Net-(U2-Pad3)",
          "Net-(U3-Pad3)",
          "Net-(U4-Pad3)",
          "Net-(U5-Pad3)",
          "Net-(U6-Pad13)",
          "Net-(U6-Pad15)",
          "Net-(U6-Pad16)",
          "Net-(U6-Pad17)",
          "Net-(U6-Pad18)",
          "Net-(U6-Pad2)",
          "Net-(U6-Pad22)",
          "Net-(U6-Pad23)",
          "Net-(U6-Pad24)",
          "Net-(U6-Pad25)",
          "Net-(U6-Pad28)",
          "Net-(U6-Pad29)",
          "Net-(U6-Pad30)",
          "Net-(U6-Pad31)",
          "Net-(U6-Pad32)",
          "Net-(U6-Pad33)",
          "Net-(U6-Pad35)",
          "Net-(U6-Pad37)",
          "Net-(U6-Pad39)",
          "Net-(U6-Pad41)",
          "Net-(U6-Pad42)",
          "Net-(U6-Pad43)",
          "Net-(U6-Pad44)",
          "Net-(U6-Pad45)",
          "Net-(U6-Pad46)",
          "Net-(U6-Pad47)",
          "Net-(U6-Pad54)",
          "Net-(U6-Pad55)",
          "Net-(U6-Pad56)",
          "Net-(U6-Pad57)",
          "Net-(U6-Pad58)",
          "Net-(U6-Pad63)",
          "Net-(U6-Pad64)",
          "Net-(U6-Pad65)",
          "Net-(U6-Pad67)",
          "Net-(U6-Pad7)",
          "Net-(U6-Pad77)",
          "Net-(U6-Pad78)",
          "Net-(U6-Pad83)",
          "Net-(U6-Pad84)",
          "Net-(U6-Pad85)",
          "Net-(U6-Pad86)",
          "Net-(U6-Pad87)",
          "Net-(U6-Pad88)",
          "Net-(U6-Pad9)",
          "Net-(U6-Pad90)",
          "Net-(U6-Pad91)",
          "Net-(U6-Pad92)",
          "Net-(U6-Pad93)",
          "Net-(U6-Pad95)",
          "Net-(U6-Pad96)",
          "Net-(U6-Pad97)",
          "Net-(U6-Pad98)",
          "Net-(U9-Pad13)",
          "Net-(U9-Pad5)",
          "Net-(U9-Pad7)",
          "Net-(U9-Pad8)"
        ],
        "track_width": 0.25,
        "via_diameter": 0.35,
        "via_drill": 0.1
      }
    ],
    "meta": {
      "version": 0
    }
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vmrl": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 40.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "Pcbnew",
    "page_layout_descr_file": "",
    "plot_directory": "../doc",
    "spice_adjust_passive_values": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "d0b97b8b-9675-432b-aeb2-01676faddf51",
      ""
    ],
    [
      "82b1d4bb-189b-4ecd-aa1b-6a387d151efc",
      "Power"
    ],
    [
      "744549a0-bc16-487f-9ead-074cadabfe5e",
      "MCU"
    ],
    [
      "9c26d541-ff6a-4a88-8a78-9a95fd5b0d69",
      "USB"
    ],
    [
      "52932955-7dcc-4585-8847-fab043e1b849",
      "LNA"
    ],
    [
      "a25692d1-9e7b-4a75-ba44-9d02993aaa03",
      "SRAM"
    ],
    [
      "28145825-b646-4b29-b4c9-a107eb29c27e",
      "ADC"
    ],
    [
      "5229f811-6331-414a-a640-83d18ce089f9",
      "FPGA"
    ]
  ],
  "text_variables": {}
}
