// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl
/**
 * Memory of 4K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // MSB - select the ram8 to write to
    DMux8Way(in=load, sel=address[10..12], a=d1, b=d2, c=d3, d=d4, e=d5, f=d6, g=d7, h=d8);

    // LSB - write to the selected registers
    RAM512(in=in, load=d1, address=address[0..9] out=ram1);
    RAM512(in=in, load=d2, address=address[0..9] out=ram2);
    RAM512(in=in, load=d3, address=address[0..9] out=ram3);
    RAM512(in=in, load=d4, address=address[0..9] out=ram4);
    RAM512(in=in, load=d5, address=address[0..9] out=ram5);
    RAM512(in=in, load=d6, address=address[0..9] out=ram6);
    RAM512(in=in, load=d7, address=address[0..9] out=ram7);
    RAM512(in=in, load=d8, address=address[0..9] out=ram8);

    Mux8Way16(a=ram1, b=ram2, c=ram3, d=ram4, e=ram5, f=ram6, g=ram7, h=ram8, sel=address[10..12], out=out);
}
