Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 16 12:27:41 2024
| Host         : eecs-digital-21 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.117ns  (required time - arrival time)
  Source:                 my_spi_con/count_transactions_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            my_spi_con/count_transactions_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 5.633ns (56.704%)  route 4.301ns (43.296%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 2.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout3_buf/O
                         net (fo=624, unplaced)       0.584    -3.108    my_spi_con/clk_camera
                         FDRE                                         r  my_spi_con/count_transactions_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.652 r  my_spi_con/count_transactions_reg[4]/Q
                         net (fo=2, unplaced)         0.994    -1.658    my_spi_con/count_transactions_reg_n_0_[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697    -0.961 r  my_spi_con/count_transactions_reg[4]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    -0.952    my_spi_con/count_transactions_reg[4]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    -0.659 r  my_spi_con/count_transactions_reg[4]_i_8/CO[0]
                         net (fo=18, unplaced)        0.368    -0.291    my_spi_con/count_transactions_reg[4]_i_8_n_3
                         LUT3 (Prop_lut3_I1_O)        0.367     0.076 r  my_spi_con/count_transactions[4]_i_78/O
                         net (fo=1, unplaced)         0.000     0.076    my_spi_con/count_transactions[4]_i_78_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.626 r  my_spi_con/count_transactions_reg[4]_i_52/CO[3]
                         net (fo=1, unplaced)         0.009     0.635    my_spi_con/count_transactions_reg[4]_i_52_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.964 r  my_spi_con/count_transactions_reg[4]_i_43/O[3]
                         net (fo=5, unplaced)         0.646     1.610    my_spi_con/count_transactions_reg[4]_i_43_n_4
                         LUT6 (Prop_lut6_I4_O)        0.307     1.917 r  my_spi_con/count_transactions[4]_i_24/O
                         net (fo=2, unplaced)         0.650     2.567    my_spi_con/count_transactions[4]_i_24_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.074 r  my_spi_con/count_transactions_reg[4]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     3.074    my_spi_con/count_transactions_reg[4]_i_17_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     3.309 r  my_spi_con/count_transactions_reg[4]_i_18/O[0]
                         net (fo=1, unplaced)         0.666     3.975    my_spi_con/count_transactions_reg[4]_i_18_n_7
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.542     4.517 r  my_spi_con/count_transactions_reg[4]_i_16/O[0]
                         net (fo=1, unplaced)         0.311     4.828    my_spi_con/count_transactions_reg[4]_i_16_n_7
                         LUT2 (Prop_lut2_I1_O)        0.295     5.123 r  my_spi_con/count_transactions[4]_i_12/O
                         net (fo=1, unplaced)         0.000     5.123    my_spi_con/count_transactions[4]_i_12_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.524 r  my_spi_con/count_transactions_reg[4]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     5.533    my_spi_con/count_transactions_reg[4]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.881 r  my_spi_con/count_transactions_reg[4]_i_5/O[1]
                         net (fo=5, unplaced)         0.639     6.520    my_spi_con/count_transactions_reg[4]_i_5_n_6
                         LUT6 (Prop_lut6_I4_O)        0.306     6.826 r  my_spi_con/count_transactions[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.826    my_spi_con/p_1_in__0[1]
                         FDRE                                         r  my_spi_con/count_transactions_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.893     0.916 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     1.676    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     1.767 r  wizard_migcam/clkout3_buf/O
                         net (fo=624, unplaced)       0.439     2.206    my_spi_con/clk_camera
                         FDRE                                         r  my_spi_con/count_transactions_reg[1]/C
                         clock pessimism             -0.459     1.747    
                         clock uncertainty           -0.067     1.681    
                         FDRE (Setup_fdre_C_D)        0.029     1.710    my_spi_con/count_transactions_reg[1]
  -------------------------------------------------------------------
                         required time                          1.710    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                 -5.117    




