%Warning-NULLPORT: cpu/datapath/ID/ID.sv:14:1: Null port on module (perhaps extraneous comma)
   14 | );  
      | ^
                   ... For warning description see https://verilator.org/warn/NULLPORT?v=5.016
                   ... Use "/* verilator lint_off NULLPORT */" and lint_on around source to disable this message.
%Warning-PINMISSING: cpu/mips.sv:82:8: Cell has missing pin: '__pinNumber12'
   82 |     ID u_ID(
      |        ^~~~
%Warning-IMPLICIT: cpu/datapath/ID/BRANCH.sv:8:12: Signal definition not found, creating implicitly: 'eq'
    8 |     assign eq=rd1==rd2;
      |            ^~
%Warning-IMPLICIT: cpu/datapath/ID/BRANCH.sv:9:12: Signal definition not found, creating implicitly: 'SF'
    9 |     assign SF=rd1[31];
      |            ^~
%Warning-IMPLICIT: cpu/datapath/ID/BRANCH.sv:10:12: Signal definition not found, creating implicitly: 'zero'
   10 |     assign zero=rd1==0;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:16:13: Signal definition not found, creating implicitly: 'WB_regWrite'
   16 |     assign {WB_regWrite,WB_Wd,WB_rd}=WB_BACK;
      |             ^~~~~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:17:13: Signal definition not found, creating implicitly: 'MEM_regWrite'
                                               : ... Suggested alternative: 'WB_regWrite'
   17 |     assign {MEM_regWrite,MEM_Wd,MEM_rd}=MEM_BACK;
      |             ^~~~~~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:18:12: Signal definition not found, creating implicitly: 'MEM_EN'
                                               : ... Suggested alternative: 'MEM_Wd'
   18 |     assign MEM_EN=MEM_regWrite && USE_MEM_BACK && MEM_rd!=0;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:19:12: Signal definition not found, creating implicitly: 'WB_EN'
   19 |     assign WB_EN=WB_regWrite && USE_WB_BACK && WB_rd!=0;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:20:12: Signal definition not found, creating implicitly: 'AFromMEM'
   20 |     assign AFromMEM=MEM_EN && MEM_rd==rs;
      |            ^~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:21:12: Signal definition not found, creating implicitly: 'AFromWB'
   21 |     assign AFromWB =WB_EN && WB_rd==rs && !AFromMEM;
      |            ^~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:22:12: Signal definition not found, creating implicitly: 'oriA'
   22 |     assign oriA=!AFromMEM&&!AFromWB;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:24:12: Signal definition not found, creating implicitly: 'BFromMEM'
                                               : ... Suggested alternative: 'AFromMEM'
   24 |     assign BFromMEM=MEM_EN && MEM_rd==rt;
      |            ^~~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:25:12: Signal definition not found, creating implicitly: 'BFromWB'
                                               : ... Suggested alternative: 'AFromWB'
   25 |     assign BFromWB =WB_EN && WB_rd==rt && !BFromMEM;
      |            ^~~~~~~
%Warning-IMPLICIT: cpu/control/FORWARD.sv:26:12: Signal definition not found, creating implicitly: 'oriB'
                                               : ... Suggested alternative: 'oriA'
   26 |     assign oriB=!BFromMEM&&!BFromWB;
      |            ^~~~
%Warning-IMPLICIT: cpu/datapath/WB/WB.sv:8:13: Signal definition not found, creating implicitly: 'regWrite'
    8 |     assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=WB_CTRL;
      |             ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/WB/WB.sv:8:22: Signal definition not found, creating implicitly: 'memToReg'
    8 |     assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=WB_CTRL;
      |                      ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/WB/WB.sv:8:31: Signal definition not found, creating implicitly: 'isDMByte'
    8 |     assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=WB_CTRL;
      |                               ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/WB/WB.sv:8:40: Signal definition not found, creating implicitly: 'isDMHalf'
    8 |     assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=WB_CTRL;
      |                                        ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/WB/WB.sv:8:49: Signal definition not found, creating implicitly: 'isLOADS'
    8 |     assign {regWrite,memToReg,isDMByte,isDMHalf,isLOADS}=WB_CTRL;
      |                                                 ^~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:23:13: Signal definition not found, creating implicitly: 'isDMByte'
   23 |     assign {isDMByte,isDMHalf,memWrite,preEXout,prerd2}=pre_MEM_DATA;
      |             ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:23:22: Signal definition not found, creating implicitly: 'isDMHalf'
   23 |     assign {isDMByte,isDMHalf,memWrite,preEXout,prerd2}=pre_MEM_DATA;
      |                      ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:23:31: Signal definition not found, creating implicitly: 'memWrite'
   23 |     assign {isDMByte,isDMHalf,memWrite,preEXout,prerd2}=pre_MEM_DATA;
      |                               ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:34:12: Signal definition not found, creating implicitly: 'preAddrInDM'
   34 |     assign preAddrInDM=(preEXout[15:0]<'h3000);
      |            ^~~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:35:12: Signal definition not found, creating implicitly: 'DMWrite'
                                                : ... Suggested alternative: 'IOWrite'
   35 |     assign DMWrite=memWrite&&preAddrInDM;
      |            ^~~~~~~
%Warning-IMPLICIT: cpu/datapath/MEM/MEM.sv:58:12: Signal definition not found, creating implicitly: 'AddrInDM'
                                                : ... Suggested alternative: 'preAddrInDM'
   58 |     assign AddrInDM=(EXout[15:0]<'h3000);
      |            ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:16:13: Signal definition not found, creating implicitly: 'NPCFromEPC'
   16 |     assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
      |             ^~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:16:24: Signal definition not found, creating implicitly: 'ExlSet'
   16 |     assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
      |                        ^~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:16:31: Signal definition not found, creating implicitly: 'jmp'
   16 |     assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
      |                               ^~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:16:35: Signal definition not found, creating implicitly: 'NPCFromGPR'
                                              : ... Suggested alternative: 'NPCFromEPC'
   16 |     assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
      |                                   ^~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:16:57: Signal definition not found, creating implicitly: 'extop'
   16 |     assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
      |                                                         ^~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:16:63: Signal definition not found, creating implicitly: 'exsign'
   16 |     assign {NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign}=i_controller.ID_CTRL;
      |                                                               ^~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:17:12: Signal definition not found, creating implicitly: 'o_uncertainJump'
   17 |     assign o_uncertainJump=NPCFromGPR||(branchType!=0);
      |            ^~~~~~~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/ID/ID.sv:24:13: Signal definition not found, creating implicitly: 'WB_regWrite'
   24 |     assign {WB_regWrite,WB_Wd,WB_rw}=WB_BACK;
      |             ^~~~~~~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:13: Signal definition not found, creating implicitly: 'CP0WB'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |             ^~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:19: Signal definition not found, creating implicitly: 'CP0Write'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                   ^~~~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:28: Signal definition not found, creating implicitly: 'regDst'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                            ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:35: Signal definition not found, creating implicitly: 'isSlt'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                                   ^~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:41: Signal definition not found, creating implicitly: 'savePC'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                                         ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:48: Signal definition not found, creating implicitly: 'ALUSrc'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                                                ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:61: Signal definition not found, creating implicitly: 'MDSign'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                                                             ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:75: Signal definition not found, creating implicitly: 'MDHIWB'
                                              : ... Suggested alternative: 'MDHI'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                                                                           ^~~~~~
%Warning-IMPLICIT: cpu/datapath/EX/EX.sv:21:82: Signal definition not found, creating implicitly: 'MDLOWB'
                                              : ... Suggested alternative: 'MDHIWB'
   21 |     assign {CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB}=EX_CTRL;
      |                                                                                  ^~~~~~
%Warning-IMPLICIT: cpu/datapath/CP0.sv:12:13: Signal definition not found, creating implicitly: 'ExlSet'
   12 |     assign {ExlSet,ExlClr}=CP0_CTRL;
      |             ^~~~~~
%Warning-IMPLICIT: cpu/datapath/CP0.sv:12:20: Signal definition not found, creating implicitly: 'ExlClr'
   12 |     assign {ExlSet,ExlClr}=CP0_CTRL;
      |                    ^~~~~~
%Warning-IMPLICIT: cpu/datapath/CP0.sv:17:22: Signal definition not found, creating implicitly: 'Dout'
   17 |     assign o_EX_DATA=Dout;
      |                      ^~~~
%Warning-IMPLICIT: cpu/control/HazardDetect.sv:13:12: Signal definition not found, creating implicitly: 'LOAD'
   13 |     assign LOAD=(EX_memToReg)&&(EX_rw==ID_rs||EX_rw==ID_rt);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/HazardDetect.sv:14:12: Signal definition not found, creating implicitly: 'Branch_EX'
   14 |     assign Branch_EX=ID_uncertainJump&&(EX_memToReg||EX_regWrite)&&EX_rw!=0&&(EX_rw==ID_rs||EX_rw==ID_rt);
      |            ^~~~~~~~~
%Warning-IMPLICIT: cpu/control/HazardDetect.sv:15:12: Signal definition not found, creating implicitly: 'Branch_LOAD'
                                                    : ... Suggested alternative: 'Branch_EX'
   15 |     assign Branch_LOAD=ID_uncertainJump&&MEM_memToReg&&(MEM_rw==ID_rs||MEM_rw==ID_rt);
      |            ^~~~~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:22:34: Signal definition not found, creating implicitly: 'IF_FLUSH'
                                                  : ... Suggested alternative: 'EX_FLUSH'
   22 |     assign i_controller.IF_FLUSH=IF_FLUSH;
      |                                  ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:23:34: Signal definition not found, creating implicitly: 'PCWrite'
   23 |     assign i_controller.IF_CTRL={PCWrite};
      |                                  ^~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:24:34: Signal definition not found, creating implicitly: 'ID_FLUSH'
                                                  : ... Suggested alternative: 'IF_FLUSH'
   24 |     assign i_controller.ID_FLUSH=ID_FLUSH;
      |                                  ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:25:34: Signal definition not found, creating implicitly: 'NPCFromEPC'
   25 |     assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
      |                                  ^~~~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:25:45: Signal definition not found, creating implicitly: 'ExlSet'
   25 |     assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
      |                                             ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:25:52: Signal definition not found, creating implicitly: 'jmp'
   25 |     assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
      |                                                    ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:25:56: Signal definition not found, creating implicitly: 'NPCFromGPR'
                                                  : ... Suggested alternative: 'NPCFromEPC'
   25 |     assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
      |                                                        ^~~~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:25:78: Signal definition not found, creating implicitly: 'extop'
   25 |     assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
      |                                                                              ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:25:84: Signal definition not found, creating implicitly: 'exsign'
   25 |     assign i_controller.ID_CTRL={NPCFromEPC,ExlSet,jmp,NPCFromGPR,branchType,extop,exsign};
      |                                                                                    ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:34: Signal definition not found, creating implicitly: 'CP0WB'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                  ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:40: Signal definition not found, creating implicitly: 'CP0Write'
                                                  : ... Suggested alternative: 'PCWrite'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                        ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:49: Signal definition not found, creating implicitly: 'regDst'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                 ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:56: Signal definition not found, creating implicitly: 'isSlt'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                        ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:62: Signal definition not found, creating implicitly: 'savePC'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                              ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:69: Signal definition not found, creating implicitly: 'ALUSrc'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                                     ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:82: Signal definition not found, creating implicitly: 'MDSign'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                                                  ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:96: Signal definition not found, creating implicitly: 'MDHIWB'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                                                                ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:26:103: Signal definition not found, creating implicitly: 'MDLOWB'
                                                   : ... Suggested alternative: 'MDHIWB'
   26 |     assign i_controller.EX_CTRL={CP0WB,CP0Write,regDst,isSlt,savePC,ALUSrc,aluop,MDSign,MDFunc,MDHIWB,MDLOWB};
      |                                                                                                       ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:27:35: Signal definition not found, creating implicitly: 'memWrite'
   27 |     assign i_controller.MEM_CTRL={memWrite};
      |                                   ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:28:34: Signal definition not found, creating implicitly: 'regWrite'
                                                  : ... Suggested alternative: 'memWrite'
   28 |     assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
      |                                  ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:28:43: Signal definition not found, creating implicitly: 'memToReg'
   28 |     assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
      |                                           ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:28:52: Signal definition not found, creating implicitly: 'isDMByte'
   28 |     assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
      |                                                    ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:28:61: Signal definition not found, creating implicitly: 'isDMHalf'
   28 |     assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
      |                                                             ^~~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:28:70: Signal definition not found, creating implicitly: 'isLOADS'
   28 |     assign i_controller.WB_CTRL={regWrite,memToReg,isDMByte,isDMHalf,isLOADS};
      |                                                                      ^~~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:30:29: Signal definition not found, creating implicitly: 'ExlClr'
   30 |     assign CP0_CTRL={ExlSet,ExlClr};
      |                             ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:33:12: Signal definition not found, creating implicitly: 'add'
   33 |     assign add  =(op==0)    &&(func==6'b100000);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:34:12: Signal definition not found, creating implicitly: 'sub'
   34 |     assign sub  =(op==0)    &&(func==6'b100010);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:35:12: Signal definition not found, creating implicitly: 'ori'
   35 |     assign ori  =op==6'b001101;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:36:12: Signal definition not found, creating implicitly: 'beq'
   36 |     assign beq  =op==6'b000100;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:37:12: Signal definition not found, creating implicitly: 'sw'
   37 |     assign sw   =op==6'b101011;
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:38:12: Signal definition not found, creating implicitly: 'lw'
                                                  : ... Suggested alternative: 'sw'
   38 |     assign lw   =op==6'b100011;
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:39:12: Signal definition not found, creating implicitly: 'lui'
   39 |     assign lui  =op==6'b001111;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:40:12: Signal definition not found, creating implicitly: 'j'
   40 |     assign j    =op==6'b000010;
      |            ^
%Warning-IMPLICIT: cpu/control/Controller.sv:41:12: Signal definition not found, creating implicitly: 'jal'
   41 |     assign jal  =op==6'b000011;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:42:12: Signal definition not found, creating implicitly: 'jr'
                                                  : ... Suggested alternative: 'j'
   42 |     assign jr   =(op==0)    &&(func==6'b001000);
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:43:12: Signal definition not found, creating implicitly: 'addi'
                                                  : ... Suggested alternative: 'add'
   43 |     assign addi =op==6'b001000;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:44:12: Signal definition not found, creating implicitly: 'addiu'
                                                  : ... Suggested alternative: 'addi'
   44 |     assign addiu=op==6'b001001;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:45:12: Signal definition not found, creating implicitly: 'slt'
                                                  : ... Suggested alternative: 'isSlt'
   45 |     assign slt  =(op==0)    &&(func==6'b101010);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:46:12: Signal definition not found, creating implicitly: 'slti'
                                                  : ... Suggested alternative: 'slt'
   46 |     assign slti =op==6'b001010;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:47:12: Signal definition not found, creating implicitly: 'lb'
                                                  : ... Suggested alternative: 'lw'
   47 |     assign lb   =op==6'b100000;
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:48:12: Signal definition not found, creating implicitly: 'lbu'
                                                  : ... Suggested alternative: 'lb'
   48 |     assign lbu  =op==6'b100100;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:49:12: Signal definition not found, creating implicitly: 'lh'
                                                  : ... Suggested alternative: 'lb'
   49 |     assign lh   =op==6'b100001;
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:50:12: Signal definition not found, creating implicitly: 'lhu'
                                                  : ... Suggested alternative: 'lbu'
   50 |     assign lhu  =op==6'b100101;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:51:12: Signal definition not found, creating implicitly: 'sb'
                                                  : ... Suggested alternative: 'lb'
   51 |     assign sb   =op==6'b101000;
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:52:12: Signal definition not found, creating implicitly: 'sh'
                                                  : ... Suggested alternative: 'lh'
   52 |     assign sh   =op==6'b101001;
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:54:12: Signal definition not found, creating implicitly: 'addu'
                                                  : ... Suggested alternative: 'add'
   54 |     assign addu =(op==0)    &&(func==6'b100001);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:55:12: Signal definition not found, creating implicitly: 'subu'
                                                  : ... Suggested alternative: 'sub'
   55 |     assign subu =(op==0)    &&(func==6'b100011);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:56:12: Signal definition not found, creating implicitly: 'AND'
   56 |     assign AND  =(op==0)    &&(func==6'b100100);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:57:12: Signal definition not found, creating implicitly: 'andi'
                                                  : ... Suggested alternative: 'addi'
   57 |     assign andi =op==6'b001100;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:58:12: Signal definition not found, creating implicitly: 'OR'
   58 |     assign OR   =(op==0)    &&(func==6'b100101);
      |            ^~
%Warning-IMPLICIT: cpu/control/Controller.sv:59:12: Signal definition not found, creating implicitly: 'XOR'
                                                  : ... Suggested alternative: 'OR'
   59 |     assign XOR  =(op==0)    &&(func==6'b100110);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:60:12: Signal definition not found, creating implicitly: 'xori'
                                                  : ... Suggested alternative: 'ori'
   60 |     assign xori =op==6'b001110;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:61:12: Signal definition not found, creating implicitly: 'NOR'
                                                  : ... Suggested alternative: 'OR'
   61 |     assign NOR  =(op==0)    &&(func==6'b100111); 
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:62:12: Signal definition not found, creating implicitly: 'sll'
                                                  : ... Suggested alternative: 'slt'
   62 |     assign sll  =(op==0)    &&(func==6'b000000); 
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:63:12: Signal definition not found, creating implicitly: 'sllv'
                                                  : ... Suggested alternative: 'sll'
   63 |     assign sllv =(op==0)    &&(func==6'b000100);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:64:12: Signal definition not found, creating implicitly: 'srl'
                                                  : ... Suggested alternative: 'sll'
   64 |     assign srl  =(op==0)    &&(func==6'b000010);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:65:12: Signal definition not found, creating implicitly: 'srlv'
                                                  : ... Suggested alternative: 'sllv'
   65 |     assign srlv =(op==0)    &&(func==6'b000110);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:66:12: Signal definition not found, creating implicitly: 'sra'
                                                  : ... Suggested alternative: 'srl'
   66 |     assign sra  =(op==0)    &&(func==6'b000011);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:67:12: Signal definition not found, creating implicitly: 'srav'
                                                  : ... Suggested alternative: 'sra'
   67 |     assign srav =(op==0)    &&(func==6'b000111);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:69:12: Signal definition not found, creating implicitly: 'bne'
   69 |     assign bne  =op==6'b000101;
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:70:12: Signal definition not found, creating implicitly: 'bgtz'
   70 |     assign bgtz =op==6'b000111;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:71:12: Signal definition not found, creating implicitly: 'bltz'
                                                  : ... Suggested alternative: 'bgtz'
   71 |     assign bltz =(op==6'b000001)    &&(rt==5'b00000);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:72:12: Signal definition not found, creating implicitly: 'bgez'
                                                  : ... Suggested alternative: 'bgtz'
   72 |     assign bgez =(op==6'b000001)    &&(rt==5'b00001);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:73:12: Signal definition not found, creating implicitly: 'blez'
                                                  : ... Suggested alternative: 'bgez'
   73 |     assign blez =op==6'b000110;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:74:12: Signal definition not found, creating implicitly: 'jalr'
                                                  : ... Suggested alternative: 'jal'
   74 |     assign jalr =(op==0)    &&(func==6'b001001);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:76:12: Signal definition not found, creating implicitly: 'mthi'
   76 |     assign mthi =(op==0)    &&(func==6'b010001);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:77:12: Signal definition not found, creating implicitly: 'mtlo'
   77 |     assign mtlo =(op==0)    &&(func==6'b010011);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:78:12: Signal definition not found, creating implicitly: 'mfhi'
                                                  : ... Suggested alternative: 'mthi'
   78 |     assign mfhi =(op==0)    &&(func==6'b010000);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:79:12: Signal definition not found, creating implicitly: 'mflo'
                                                  : ... Suggested alternative: 'mtlo'
   79 |     assign mflo =(op==0)    &&(func==6'b010010);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:80:12: Signal definition not found, creating implicitly: 'mult'
   80 |     assign mult =(op==0)    &&(func==6'b011000);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:81:12: Signal definition not found, creating implicitly: 'multu'
                                                  : ... Suggested alternative: 'mult'
   81 |     assign multu=(op==0)    &&(func==6'b011001);
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:82:12: Signal definition not found, creating implicitly: 'div'
   82 |     assign div  =(op==0)    &&(func==6'b011010);
      |            ^~~
%Warning-IMPLICIT: cpu/control/Controller.sv:83:12: Signal definition not found, creating implicitly: 'divu'
                                                  : ... Suggested alternative: 'div'
   83 |     assign divu =(op==0)    &&(func==6'b011011); 
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:84:12: Signal definition not found, creating implicitly: 'eret'
                                                  : ... Suggested alternative: 'rt'
   84 |     assign eret =(op==6'b010000)  && rs[4]==1'b1  &&(func==6'b011000);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:85:12: Signal definition not found, creating implicitly: 'mfc0'
   85 |     assign mfc0 =(op==6'b010000)  && (rs==0);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:86:12: Signal definition not found, creating implicitly: 'mtc0'
                                                  : ... Suggested alternative: 'mfc0'
   86 |     assign mtc0 =(op==6'b010000)  && (rs==5'b00100);
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:88:12: Signal definition not found, creating implicitly: 'Branch'
   88 |     assign Branch =beq|bne|bgtz|bltz|bgez|blez;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:92:12: Signal definition not found, creating implicitly: 'typeR'
   92 |     assign typeR    =add|addu|sub|subu|slt|AND|OR|XOR|NOR|sll|srl|sra|sllv|srlv|srav;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:93:12: Signal definition not found, creating implicitly: 'typeIA'
                                                  : ... Suggested alternative: 'typeR'
   93 |     assign typeIA   =ori|lui|addi|addiu|slti|andi|xori;  
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:94:12: Signal definition not found, creating implicitly: 'typeIB'
                                                  : ... Suggested alternative: 'typeIA'
   94 |     assign typeIB   =Branch;                 
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:95:12: Signal definition not found, creating implicitly: 'typeJ'
                                                  : ... Suggested alternative: 'typeR'
   95 |     assign typeJ    =j|jal|jr|jalr;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:96:12: Signal definition not found, creating implicitly: 'LOAD'
                                                  : ... Suggested alternative: 'isLOADS'
   96 |     assign LOAD     =lw|lb|lbu|lh|lhu;
      |            ^~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:97:12: Signal definition not found, creating implicitly: 'STORE'
   97 |     assign STORE    =sw|sb|sh;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:98:12: Signal definition not found, creating implicitly: 'ALUAdd'
   98 |     assign ALUAdd   =add|addu|addi|addiu|LOAD|STORE;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:99:12: Signal definition not found, creating implicitly: 'ALUSub'
                                                  : ... Suggested alternative: 'ALUSrc'
   99 |     assign ALUSub   =sub|subu|slt|slti|beq|bne;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:100:12: Signal definition not found, creating implicitly: 'ALUOr'
                                                   : ... Suggested alternative: 'ALUSrc'
  100 |     assign ALUOr    =OR|ori|lui;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:101:12: Signal definition not found, creating implicitly: 'ALUAnd'
                                                   : ... Suggested alternative: 'ALUAdd'
  101 |     assign ALUAnd   =AND|andi;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:102:12: Signal definition not found, creating implicitly: 'ALUXor'
                                                   : ... Suggested alternative: 'ALUOr'
  102 |     assign ALUXor   =XOR|xori;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:103:12: Signal definition not found, creating implicitly: 'ALUNor'
                                                   : ... Suggested alternative: 'ALUXor'
  103 |     assign ALUNor   =NOR;
      |            ^~~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:104:12: Signal definition not found, creating implicitly: 'ALURs'
  104 |     assign ALURs    =bgtz|bltz|bgez|blez;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:130:12: Signal definition not found, creating implicitly: 'MDMUL'
  130 |     assign MDMUL=mult|multu;
      |            ^~~~~
%Warning-IMPLICIT: cpu/control/Controller.sv:131:12: Signal definition not found, creating implicitly: 'MDDIV'
  131 |     assign MDDIV=div|divu;
      |            ^~~~~
%Warning-IMPLICIT: cpu/mips.sv:60:20: Signal definition not found, creating implicitly: 'EX_FLUSH'
   60 |         .EX_FLUSH (EX_FLUSH),
      |                    ^~~~~~~~
%Warning-IMPLICIT: cpu/mips.sv:61:21: Signal definition not found, creating implicitly: 'MEM_FLUSH'
                                    : ... Suggested alternative: 'EX_FLUSH'
   61 |         .MEM_FLUSH (MEM_FLUSH),
      |                     ^~~~~~~~~
%Warning-IMPLICIT: devices/BRIDGE.sv:31:12: Signal definition not found, creating implicitly: 'HitDEV0'
   31 |     assign HitDEV0 = (PrAddr[31:1+7]=='h7F);
      |            ^~~~~~~
%Warning-IMPLICIT: devices/BRIDGE.sv:32:12: Signal definition not found, creating implicitly: 'HitDEV1'
                                          : ... Suggested alternative: 'HitDEV0'
   32 |     assign HitDEV1 = (PrAddr[31:1+7]=='h80);
      |            ^~~~~~~
%Warning-IMPLICIT: devices/BRIDGE.sv:33:12: Signal definition not found, creating implicitly: 'HitDEV2'
                                          : ... Suggested alternative: 'HitDEV0'
   33 |     assign HitDEV2 = (PrAddr[31:1+7]=='h81);
      |            ^~~~~~~
%Warning-WIDTHEXPAND: cpu/datapath/WB/DREXT.sv:11:30: Operator SHIFTL expects 5 bits on the LHS, but LHS's VARREF 'low_addr' generates 2 bits.
                                                    : ... In instance top.mips.u_WB.U_DREXT
   11 |     assign shift_bit=low_addr<<3;
      |                              ^~
%Warning-WIDTHTRUNC: cpu/datapath/WB/DREXT.sv:12:17: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                                   : ... In instance top.mips.u_WB.U_DREXT
   12 |     assign _byte=in_data>>shift_bit; 
      |                 ^
%Warning-WIDTHTRUNC: cpu/datapath/WB/DREXT.sv:13:16: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                                   : ... In instance top.mips.u_WB.U_DREXT
   13 |     assign half=in_data>>shift_bit;
      |                ^
%Warning-WIDTHTRUNC: cpu/datapath/IF/IM.sv:7:17: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 14 bits.
                                               : ... In instance top.mips.u_IF.IM
    7 |     assign index=addr-'hC00;
      |                 ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:16:41: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   16 |     assign JPC=({30{goExceptionHandler}}&(30'h00001060))|
      |                                         ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:16:41: Operator AND expects 32 bits on the RHS, but RHS's CONST '30'h1060' generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   16 |     assign JPC=({30{goExceptionHandler}}&(30'h00001060))|
      |                                         ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:17:33: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   17 |                ({30{NPCFromEPC}}&(EPC))|
      |                                 ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:17:33: Operator AND expects 32 bits on the RHS, but RHS's VARREF 'EPC' generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   17 |                ({30{NPCFromEPC}}&(EPC))|
      |                                 ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:18:33: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   18 |                ({30{NPCFromGPR}}&(reg_index>>2))|
      |                                 ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:19:26: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   19 |                ({30{jmp}}&(instr_index))|
      |                          ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:19:26: Operator AND expects 32 bits on the RHS, but RHS's VARREF 'instr_index' generates 26 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   19 |                ({30{jmp}}&(instr_index))|
      |                          ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:20:34: Operator AND expects 32 bits on the LHS, but LHS's REPLICATE generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   20 |                ({30{branchAvail}}&((PC+{{14{offset[17]}},offset})));
      |                                  ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:20:39: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PC' generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   20 |                ({30{branchAvail}}&((PC+{{14{offset[17]}},offset})));
      |                                       ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/jpc.sv:20:39: Operator ADD expects 32 bits on the RHS, but RHS's REPLICATE generates 30 bits.
                                                  : ... In instance top.mips.u_ID.jpc
   20 |                ({30{branchAvail}}&((PC+{{14{offset[17]}},offset})));
      |                                       ^
%Warning-WIDTHTRUNC: cpu/datapath/ID/jpc.sv:16:15: Operator ASSIGNW expects 30 bits on the Assign RHS, but Assign RHS's OR generates 32 bits.
                                                 : ... In instance top.mips.u_ID.jpc
   16 |     assign JPC=({30{goExceptionHandler}}&(30'h00001060))|
      |               ^
%Warning-WIDTHEXPAND: cpu/datapath/ID/EXT.sv:8:23: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'A' generates 16 bits.
                                                 : ... In instance top.mips.u_ID.EXT
    8 |              (extop)?A<<16:A;  
      |                       ^~
%Warning-WIDTHEXPAND: cpu/datapath/ID/EXT.sv:8:21: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'A' generates 16 bits.
                                                 : ... In instance top.mips.u_ID.EXT
    8 |              (extop)?A<<16:A;  
      |                     ^
%Warning-WIDTHEXPAND: cpu/datapath/EX/EX.sv:68:23: Operator COND expects 32 bits on the Conditional True, but Conditional True's SEL generates 1 bits.
                                                 : ... In instance top.mips.u_EX
   68 |     assign EXout=isSlt?ALUC[31]:
      |                       ^
%Warning-WIDTHEXPAND: cpu/datapath/EX/EX.sv:69:29: Operator SHIFTL expects 32 bits on the LHS, but LHS's VARREF 'PCP1' generates 30 bits.
                                                 : ... In instance top.mips.u_EX
   69 |                  savePC?PCP1<<2:
      |                             ^~
%Warning-WIDTHEXPAND: cpu/datapath/CP0.sv:17:21: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'Dout' generates 1 bits.
                                               : ... In instance top.mips.u_CP0
   17 |     assign o_EX_DATA=Dout;
      |                     ^
%Warning-WIDTHEXPAND: cpu/datapath/CP0.sv:26:39: Operator AND expects 6 bits on the RHS, but RHS's VARREF 'IE' generates 1 bits.
                                               : ... In instance top.mips.u_CP0
   26 |     assign IntReq=HWInt[7:2]&IM[15:10]&IE&!EXL;
      |                                       ^
%Warning-WIDTHEXPAND: cpu/datapath/CP0.sv:26:42: Operator AND expects 6 bits on the RHS, but RHS's LOGNOT generates 1 bits.
                                               : ... In instance top.mips.u_CP0
   26 |     assign IntReq=HWInt[7:2]&IM[15:10]&IE&!EXL;
      |                                          ^
%Warning-WIDTHTRUNC: cpu/datapath/CP0.sv:26:18: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's AND generates 6 bits.
                                              : ... In instance top.mips.u_CP0
   26 |     assign IntReq=HWInt[7:2]&IM[15:10]&IE&!EXL;
      |                  ^
%Warning-WIDTHEXPAND: cpu/datapath/CP0.sv:29:26: Operator COND expects 32 bits on the Conditional True, but Conditional True's VARREF 'o_ID_EPC' generates 30 bits.
                                               : ... In instance top.mips.u_CP0
   29 |                 (Sel==14)?o_ID_EPC:
      |                          ^
%Warning-WIDTHTRUNC: cpu/datapath/CP0.sv:27:16: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                              : ... In instance top.mips.u_CP0
   27 |     assign Dout=(Sel==12)?SR:
      |                ^
%Warning-WIDTHTRUNC: cpu/control/Controller.sv:176:44: Logical operator LOGOR expects 1 bit on the RHS, but RHS's VARREF 'branchType' generates 3 bits.
                                                     : ... In instance top.mips.u_Controller
  176 |     assign ExlSet=IntReq&&!(jmp||NPCFromGPR||branchType);
      |                                            ^~
%Warning-WIDTHTRUNC: devices/seg7.sv:41:18: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SHIFTR generates 32 bits.
                                          : ... In instance top.u_BRIDGE.u_seg7
   41 |     assign newSeg=ram[lightDig[2]]>>{lightDig[1:0],{3'b0}};
      |                  ^
%Warning-WIDTHTRUNC: devices/seg7.sv:51:9: Logical operator IF expects 1 bit on the If, but If's VARREF 'pause' generates 10 bits.
                                         : ... In instance top.u_BRIDGE.u_seg7
   51 |         if(pause) pause<=pause+1;
      |         ^~
%Warning-CASEINCOMPLETE: cpu/sim/sim_dm_ram.sv:12:13: Case values incompletely covered (example pattern 0x0)
   12 |             case(wea)
      |             ^~~~
%Warning-CASEINCOMPLETE: devices/seg7.sv:68:13: Case values incompletely covered (example pattern 0x0)
   68 |             case(be)
      |             ^~~~
%Warning-INITIALDLY: cpu/datapath/IF/IF.sv:30:17: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   30 |         ID_instr<=0;
      |                 ^~
%Warning-INITIALDLY: cpu/datapath/IF/IF.sv:31:19: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   31 |         firstFetch<=1'b1;
      |                   ^~
%Warning-INITIALDLY: cpu/datapath/IF/pc.sv:9:11: Non-blocking assignment '<=' in initial/final block
                                               : ... This will be executed as a blocking assignment '='!
    9 |         PC<=30'h0000BFF;
      |           ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:88:18: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   88 |         o_EX_DATA<=0;
      |                  ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:89:18: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   89 |         o_EX_CTRL<=0;
      |                  ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:90:19: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   90 |         o_MEM_CTRL<=0;
      |                   ^~
%Warning-INITIALDLY: cpu/datapath/ID/ID.sv:91:18: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   91 |         o_WB_CTRL<=0;
      |                  ^~
%Warning-INITIALDLY: cpu/datapath/ID/GPR.sv:18:24: Non-blocking assignment '<=' in initial/final block
                                                 : ... This will be executed as a blocking assignment '='!
   18 |             register[i]<=0;
      |                        ^~
%Warning-INITIALDLY: cpu/datapath/EX/EX.sv:76:19: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   76 |         o_MEM_DATA<=0;
      |                   ^~
%Warning-INITIALDLY: cpu/datapath/EX/EX.sv:77:19: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   77 |         o_MEM_CTRL<=0;
      |                   ^~
%Warning-INITIALDLY: cpu/datapath/EX/EX.sv:78:18: Non-blocking assignment '<=' in initial/final block
                                                : ... This will be executed as a blocking assignment '='!
   78 |         o_WB_CTRL<=0;
      |                  ^~
%Warning-INITIALDLY: cpu/datapath/MEM/MEM.sv:61:18: Non-blocking assignment '<=' in initial/final block
                                                  : ... This will be executed as a blocking assignment '='!
   61 |         o_WB_CTRL<=0;
      |                  ^~
%Warning-INITIALDLY: cpu/datapath/MEM/MEM.sv:62:18: Non-blocking assignment '<=' in initial/final block
                                                  : ... This will be executed as a blocking assignment '='!
   62 |         o_WB_DATA<=0;
      |                  ^~
%Warning-INITIALDLY: cpu/datapath/CP0.sv:33:11: Non-blocking assignment '<=' in initial/final block
                                              : ... This will be executed as a blocking assignment '='!
   33 |         IM<=6'b000000;
      |           ^~
%Warning-INITIALDLY: cpu/datapath/CP0.sv:34:19: Non-blocking assignment '<=' in initial/final block
                                              : ... This will be executed as a blocking assignment '='!
   34 |         hwint_pend<=6'b000000;
      |                   ^~
%Warning-INITIALDLY: cpu/datapath/CP0.sv:35:13: Non-blocking assignment '<=' in initial/final block
                                              : ... This will be executed as a blocking assignment '='!
   35 |         PrID<=32'hbbaaccff;
      |             ^~
%Warning-COMBDLY: cpu/datapath/CP0.sv:49:27: Non-blocking assignment '<=' in combinational logic process
                                           : ... This will be executed as a blocking assignment '='!
   49 |         if(!EXL)hwint_pend<=HWInt;
      |                           ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-LATCH: cpu/datapath/CP0.sv:48:5: Latch inferred for signal 'top.mips.u_CP0.hwint_pend' (not all control paths of combinational always assign a value)
                                        : ... Suggest use of always_latch for intentional latches
   48 |     always @(*)begin
      |     ^~~~~~
%Warning-INITIALDLY: devices/counter.sv:17:12: Non-blocking assignment '<=' in initial/final block
                                             : ... This will be executed as a blocking assignment '='!
   17 |         cnt<=-1;
      |            ^~
%Warning-INITIALDLY: devices/screenBoard.sv:15:13: Non-blocking assignment '<=' in initial/final block
                                                 : ... This will be executed as a blocking assignment '='!
   15 |         show<=0;
      |             ^~
%Warning-INITIALDLY: devices/seg7.sv:45:15: Non-blocking assignment '<=' in initial/final block
                                          : ... This will be executed as a blocking assignment '='!
   45 |         ram[0]<=32'h0;
      |               ^~
%Warning-INITIALDLY: devices/seg7.sv:46:15: Non-blocking assignment '<=' in initial/final block
                                          : ... This will be executed as a blocking assignment '='!
   46 |         ram[1]<=32'h0;
      |               ^~
%Warning-INITIALDLY: devices/seg7.sv:47:15: Non-blocking assignment '<=' in initial/final block
                                          : ... This will be executed as a blocking assignment '='!
   47 |         select<=0;
      |               ^~
%Warning-INITIALDLY: devices/seg7.sv:48:12: Non-blocking assignment '<=' in initial/final block
                                          : ... This will be executed as a blocking assignment '='!
   48 |         seg<=0;
      |            ^~
