{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701946237185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701946237185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:20:37 2023 " "Processing started: Thu Dec  7 16:20:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701946237185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946237185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_project -c quartus_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_project -c quartus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946237185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701946237317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701946237317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../rtl/fifo_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT bb_master_port.sv(15) " "Verilog HDL Declaration information at bb_master_port.sv(15): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout bb_master_port.sv(25) " "Verilog HDL Declaration information at bb_master_port.sv(25): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bb_master_port " "Found entity 1: bb_master_port" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_2 " "Found entity 1: top_2" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_in ADDR_IN slave_bus_bridge.sv(19) " "Verilog HDL Declaration information at slave_bus_bridge.sv(19): object \"addr_in\" differs only in case from object \"ADDR_IN\" in the same scope" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data_in DATA_IN slave_bus_bridge.sv(20) " "Verilog HDL Declaration information at slave_bus_bridge.sv(20): object \"data_in\" differs only in case from object \"DATA_IN\" in the same scope" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT slave_bus_bridge.sv(9) " "Verilog HDL Declaration information at slave_bus_bridge.sv(9): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bus_bridge " "Found entity 1: slave_bus_bridge" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "../rtl/seg.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242481 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../demo-project/seg.v " "Can't analyze file -- file ../demo-project/seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701946242481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_in ADDR_IN slave_port_v2.sv(23) " "Verilog HDL Declaration information at slave_port_v2.sv(23): object \"addr_in\" differs only in case from object \"ADDR_IN\" in the same scope" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data_in DATA_IN slave_port_v2.sv(24) " "Verilog HDL Declaration information at slave_port_v2.sv(24): object \"data_in\" differs only in case from object \"DATA_IN\" in the same scope" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT slave_port_v2.sv(8) " "Verilog HDL Declaration information at slave_port_v2.sv(8): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_v2 " "Found entity 1: slave_port_v2" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "split SPLIT master_port.sv(15) " "Verilog HDL Declaration information at master_port.sv(15): object \"split\" differs only in case from object \"SPLIT\" in the same scope" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout master_port.sv(26) " "Verilog HDL Declaration information at master_port.sv(26): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701946242484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_1_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file master_1_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_1_ram " "Found entity 1: master_1_ram" {  } { { "master_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_1_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_1_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_1_ram " "Found entity 1: slave_1_ram" {  } { { "slave_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_2_ram " "Found entity 1: slave_2_ram" {  } { { "slave_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_3_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_3_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_3_ram " "Found entity 1: slave_3_ram" {  } { { "slave_3_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file master_2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_2_ram " "Found entity 1: master_2_ram" {  } { { "master_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_addr top_2.sv(149) " "Verilog HDL Implicit Net warning at top_2.sv(149): created implicit net for \"m2_addr\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_rd_data top_2.sv(347) " "Verilog HDL Implicit Net warning at top_2.sv(347): created implicit net for \"m2_rd_data\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_wr_en top_2.sv(348) " "Verilog HDL Implicit Net warning at top_2.sv(348): created implicit net for \"m2_wr_en\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m2_wr_data top_2.sv(349) " "Verilog HDL Implicit Net warning at top_2.sv(349): created implicit net for \"m2_wr_data\"" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_2 " "Elaborating entity \"top_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701946242520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 top_2.sv(149) " "Verilog HDL assignment warning at top_2.sv(149): truncated value with size 5 to match size of target (1)" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242520 "|top_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo demo:intf " "Elaborating entity \"demo\" for hierarchy \"demo:intf\"" {  } { { "../rtl/top_2.sv" "intf" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg demo:intf\|seg:m2_seg_state " "Elaborating entity \"seg\" for hierarchy \"demo:intf\|seg:m2_seg_state\"" {  } { { "../rtl/demo.sv" "m2_seg_state" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:mp_1 " "Elaborating entity \"master_port\" for hierarchy \"master_port:mp_1\"" {  } { { "../rtl/top_2.sv" "mp_1" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 master_port.sv(87) " "Verilog HDL assignment warning at master_port.sv(87): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242538 "|top_2|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(90) " "Verilog HDL assignment warning at master_port.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242538 "|top_2|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(95) " "Verilog HDL assignment warning at master_port.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242538 "|top_2|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(100) " "Verilog HDL assignment warning at master_port.sv(100): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242538 "|top_2|master_port:mp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 master_port.sv(105) " "Verilog HDL assignment warning at master_port.sv(105): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242538 "|top_2|master_port:mp_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_port.sv(74) " "Verilog HDL Case Statement information at master_port.sv(74): all case item expressions in this case statement are onehot" {  } { { "../rtl/master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701946242538 "|top_2|master_port:mp_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_master_port bb_master_port:mp_bb " "Elaborating entity \"bb_master_port\" for hierarchy \"bb_master_port:mp_bb\"" {  } { { "../rtl/top_2.sv" "mp_bb" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bb_master_port.sv(88) " "Verilog HDL assignment warning at bb_master_port.sv(88): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242547 "|top_2|bb_master_port:mp_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bb_master_port.sv(91) " "Verilog HDL assignment warning at bb_master_port.sv(91): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242547 "|top_2|bb_master_port:mp_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bb_master_port.sv(96) " "Verilog HDL assignment warning at bb_master_port.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242547 "|top_2|bb_master_port:mp_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bb_master_port.sv(101) " "Verilog HDL assignment warning at bb_master_port.sv(101): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242548 "|top_2|bb_master_port:mp_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bb_master_port.sv(106) " "Verilog HDL assignment warning at bb_master_port.sv(106): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242548 "|top_2|bb_master_port:mp_bb"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bb_master_port.sv(75) " "Verilog HDL Case Statement information at bb_master_port.sv(75): all case item expressions in this case statement are onehot" {  } { { "../rtl/bb_master_port.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701946242548 "|top_2|bb_master_port:mp_bb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "../rtl/top_2.sv" "fifo" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_v2.sv(28) " "Verilog HDL assignment warning at fifo_v2.sv(28): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/fifo_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242557 "|top_2|FIFO:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_v2.sv(32) " "Verilog HDL assignment warning at fifo_v2.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/fifo_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242557 "|top_2|FIFO:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:m_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:m_uart_tx\"" {  } { { "../rtl/top_2.sv" "m_uart_tx" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(84) " "Verilog HDL assignment warning at uart_tx.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(88) " "Verilog HDL assignment warning at uart_tx.sv(88): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(94) " "Verilog HDL assignment warning at uart_tx.sv(94): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(105) " "Verilog HDL assignment warning at uart_tx.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(110) " "Verilog HDL assignment warning at uart_tx.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(120) " "Verilog HDL assignment warning at uart_tx.sv(120): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(131) " "Verilog HDL assignment warning at uart_tx.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242595 "|top_2|uart_tx:m_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:m_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:m_uart_rx\"" {  } { { "../rtl/top_2.sv" "m_uart_rx" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 uart_rx.sv(94) " "Verilog HDL assignment warning at uart_rx.sv(94): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242601 "|top_2|uart_rx:m_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(131) " "Verilog HDL assignment warning at uart_rx.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242601 "|top_2|uart_rx:m_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(135) " "Verilog HDL assignment warning at uart_rx.sv(135): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242602 "|top_2|uart_rx:m_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.sv(141) " "Verilog HDL assignment warning at uart_rx.sv(141): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242602 "|top_2|uart_rx:m_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(152) " "Verilog HDL assignment warning at uart_rx.sv(152): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242602 "|top_2|uart_rx:m_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(165) " "Verilog HDL assignment warning at uart_rx.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242602 "|top_2|uart_rx:m_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port_v2 slave_port_v2:sp_1 " "Elaborating entity \"slave_port_v2\" for hierarchy \"slave_port_v2:sp_1\"" {  } { { "../rtl/top_2.sv" "sp_1" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(73) " "Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242611 "|top_2|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(78) " "Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242611 "|top_2|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(83) " "Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242611 "|top_2|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(87) " "Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242611 "|top_2|slave_port_v2:sp_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(91) " "Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242611 "|top_2|slave_port_v2:sp_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port_v2.sv(63) " "Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701946242611 "|top_2|slave_port_v2:sp_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port_v2 slave_port_v2:sp_2 " "Elaborating entity \"slave_port_v2\" for hierarchy \"slave_port_v2:sp_2\"" {  } { { "../rtl/top_2.sv" "sp_2" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(73) " "Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242618 "|top_2|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(78) " "Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242619 "|top_2|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(83) " "Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242619 "|top_2|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(87) " "Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242619 "|top_2|slave_port_v2:sp_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(91) " "Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242619 "|top_2|slave_port_v2:sp_2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port_v2.sv(63) " "Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701946242619 "|top_2|slave_port_v2:sp_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port_v2 slave_port_v2:sp_3 " "Elaborating entity \"slave_port_v2\" for hierarchy \"slave_port_v2:sp_3\"" {  } { { "../rtl/top_2.sv" "sp_3" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(73) " "Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242626 "|top_2|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(78) " "Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242627 "|top_2|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(83) " "Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242627 "|top_2|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 slave_port_v2.sv(87) " "Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242627 "|top_2|slave_port_v2:sp_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port_v2.sv(91) " "Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242627 "|top_2|slave_port_v2:sp_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port_v2.sv(63) " "Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_port_v2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701946242627 "|top_2|slave_port_v2:sp_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bus_bridge slave_bus_bridge:bb_s " "Elaborating entity \"slave_bus_bridge\" for hierarchy \"slave_bus_bridge:bb_s\"" {  } { { "../rtl/top_2.sv" "bb_s" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_bus_bridge.sv(66) " "Verilog HDL assignment warning at slave_bus_bridge.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242634 "|top_2|slave_bus_bridge:bb_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_bus_bridge.sv(71) " "Verilog HDL assignment warning at slave_bus_bridge.sv(71): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242634 "|top_2|slave_bus_bridge:bb_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_bus_bridge.sv(90) " "Verilog HDL assignment warning at slave_bus_bridge.sv(90): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242634 "|top_2|slave_bus_bridge:bb_s"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_bus_bridge.sv(56) " "Verilog HDL Case Statement information at slave_bus_bridge.sv(56): all case item expressions in this case statement are onehot" {  } { { "../rtl/slave_bus_bridge.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701946242634 "|top_2|slave_bus_bridge:bb_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:s_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:s_uart_tx\"" {  } { { "../rtl/top_2.sv" "s_uart_tx" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(84) " "Verilog HDL assignment warning at uart_tx.sv(84): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242642 "|top_2|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(88) " "Verilog HDL assignment warning at uart_tx.sv(88): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242642 "|top_2|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.sv(94) " "Verilog HDL assignment warning at uart_tx.sv(94): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242642 "|top_2|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(105) " "Verilog HDL assignment warning at uart_tx.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242643 "|top_2|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(110) " "Verilog HDL assignment warning at uart_tx.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242643 "|top_2|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(120) " "Verilog HDL assignment warning at uart_tx.sv(120): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242643 "|top_2|uart_tx:s_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.sv(131) " "Verilog HDL assignment warning at uart_tx.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_tx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242643 "|top_2|uart_tx:s_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:s_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:s_uart_rx\"" {  } { { "../rtl/top_2.sv" "s_uart_rx" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 uart_rx.sv(94) " "Verilog HDL assignment warning at uart_rx.sv(94): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242650 "|top_2|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(131) " "Verilog HDL assignment warning at uart_rx.sv(131): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242651 "|top_2|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(135) " "Verilog HDL assignment warning at uart_rx.sv(135): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242651 "|top_2|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(141) " "Verilog HDL assignment warning at uart_rx.sv(141): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242651 "|top_2|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(152) " "Verilog HDL assignment warning at uart_rx.sv(152): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242651 "|top_2|uart_rx:s_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.sv(165) " "Verilog HDL assignment warning at uart_rx.sv(165): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/uart_rx.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946242651 "|top_2|uart_rx:s_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_1_ram master_1_ram:m1_ram " "Elaborating entity \"master_1_ram\" for hierarchy \"master_1_ram:m1_ram\"" {  } { { "../rtl/top_2.sv" "m1_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_1_ram:m1_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\"" {  } { { "master_1_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_1_ram:m1_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\"" {  } { { "master_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_1_ram:m1_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus_project/mem_init_files/master_1.mif " "Parameter \"init_file\" = \"../quartus_project/mem_init_files/master_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946242700 ""}  } { { "master_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946242700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bn1 " "Found entity 1: altsyncram_6bn1" {  } { { "db/altsyncram_6bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bn1 master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated " "Elaborating entity \"altsyncram_6bn1\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnd2 " "Found entity 1: altsyncram_bnd2" {  } { { "db/altsyncram_bnd2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_bnd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946242752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946242752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnd2 master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|altsyncram_bnd2:altsyncram1 " "Elaborating entity \"altsyncram_bnd2\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|altsyncram_bnd2:altsyncram1\"" {  } { { "db/altsyncram_6bn1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946242752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6bn1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295056896 " "Parameter \"NODE_NAME\" = \"1295056896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243184 ""}  } { { "db/altsyncram_6bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"master_1_ram:m1_ram\|altsyncram:altsyncram_component\|altsyncram_6bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_2_ram master_2_ram:m2_ram " "Elaborating entity \"master_2_ram\" for hierarchy \"master_2_ram:m2_ram\"" {  } { { "../rtl/top_2.sv" "m2_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_2_ram:m2_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\"" {  } { { "master_2_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_2_ram:m2_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\"" {  } { { "master_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_2_ram:m2_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus_project/mem_init_files/master_2.mif " "Parameter \"init_file\" = \"../quartus_project/mem_init_files/master_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243631 ""}  } { { "master_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bn1 " "Found entity 1: altsyncram_8bn1" {  } { { "db/altsyncram_8bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bn1 master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated " "Elaborating entity \"altsyncram_8bn1\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnd2 " "Found entity 1: altsyncram_cnd2" {  } { { "db/altsyncram_cnd2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_cnd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnd2 master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|altsyncram_cnd2:altsyncram1 " "Elaborating entity \"altsyncram_cnd2\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|altsyncram_cnd2:altsyncram1\"" {  } { { "db/altsyncram_8bn1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8bn1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_2_ram:m2_ram\|altsyncram:altsyncram_component\|altsyncram_8bn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295122432 " "Parameter \"NODE_NAME\" = \"1295122432\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243697 ""}  } { { "db/altsyncram_8bn1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_1_ram slave_1_ram:s1_ram " "Elaborating entity \"slave_1_ram\" for hierarchy \"slave_1_ram:s1_ram\"" {  } { { "../rtl/top_2.sv" "s1_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_1_ram:s1_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_1_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_init_files/slave_1.mif " "Parameter \"init_file\" = \"../mem_init_files/slave_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243715 ""}  } { { "slave_1_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnl1 " "Found entity 1: altsyncram_nnl1" {  } { { "db/altsyncram_nnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnl1 slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated " "Elaborating entity \"altsyncram_nnl1\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8c2 " "Found entity 1: altsyncram_c8c2" {  } { { "db/altsyncram_c8c2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_c8c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8c2 slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|altsyncram_c8c2:altsyncram1 " "Elaborating entity \"altsyncram_c8c2\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|altsyncram_c8c2:altsyncram1\"" {  } { { "db/altsyncram_nnl1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnl1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_1_ram:s1_ram\|altsyncram:altsyncram_component\|altsyncram_nnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243791 ""}  } { { "db/altsyncram_nnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_2_ram slave_2_ram:s2_ram " "Elaborating entity \"slave_2_ram\" for hierarchy \"slave_2_ram:s2_ram\"" {  } { { "../rtl/top_2.sv" "s2_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_2_ram:s2_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_2_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_init_files/slave_2.mif " "Parameter \"init_file\" = \"../mem_init_files/slave_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243808 ""}  } { { "slave_2_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vnl1 " "Found entity 1: altsyncram_vnl1" {  } { { "db/altsyncram_vnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vnl1 slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated " "Elaborating entity \"altsyncram_vnl1\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8c2 " "Found entity 1: altsyncram_p8c2" {  } { { "db/altsyncram_p8c2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_p8c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8c2 slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|altsyncram_p8c2:altsyncram1 " "Elaborating entity \"altsyncram_p8c2\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|altsyncram_p8c2:altsyncram1\"" {  } { { "db/altsyncram_vnl1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vnl1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_2_ram:s2_ram\|altsyncram:altsyncram_component\|altsyncram_vnl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243889 ""}  } { { "db/altsyncram_vnl1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_3_ram slave_3_ram:s3_ram " "Elaborating entity \"slave_3_ram\" for hierarchy \"slave_3_ram:s3_ram\"" {  } { { "../rtl/top_2.sv" "s3_ram" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram slave_3_ram:s3_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_3_ram.v" "altsyncram_component" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\"" {  } { { "slave_3_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem_init_files/slave_3.mif " "Parameter \"init_file\" = \"../mem_init_files/slave_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S3 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243906 ""}  } { { "slave_3_ram.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ol1 " "Found entity 1: altsyncram_1ol1" {  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ol1 slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated " "Elaborating entity \"altsyncram_1ol1\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8c2 " "Found entity 1: altsyncram_q8c2" {  } { { "db/altsyncram_q8c2.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_q8c2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946243963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946243963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8c2 slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|altsyncram_q8c2:altsyncram1 " "Elaborating entity \"altsyncram_q8c2\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|altsyncram_q8c2:altsyncram1\"" {  } { { "db/altsyncram_1ol1.tdf" "altsyncram1" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ol1.tdf" "mgl_prim2" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"slave_3_ram:s3_ram\|altsyncram:altsyncram_component\|altsyncram_1ol1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395851264 " "Parameter \"NODE_NAME\" = \"1395851264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701946243987 ""}  } { { "db/altsyncram_1ol1.tdf" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701946243987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arb " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arb\"" {  } { { "../rtl/top_2.sv" "arb" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946243990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(119) " "Verilog HDL assignment warning at arbiter.sv(119): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946243991 "|top_2|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(120) " "Verilog HDL assignment warning at arbiter.sv(120): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946243991 "|top_2|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(349) " "Verilog HDL assignment warning at arbiter.sv(349): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946243993 "|top_2|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.sv(363) " "Verilog HDL assignment warning at arbiter.sv(363): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946243993 "|top_2|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arbiter.sv(367) " "Verilog HDL assignment warning at arbiter.sv(367): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946243993 "|top_2|arbiter:arb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arbiter.sv(372) " "Verilog HDL assignment warning at arbiter.sv(372): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/arbiter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701946243993 "|top_2|arbiter:arb"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701946244255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.07.16:20:46 Progress: Loading sld41b58e57/alt_sld_fab_wrapper_hw.tcl " "2023.12.07.16:20:46 Progress: Loading sld41b58e57/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946246333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946247550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946247644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946248494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946248616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946248747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946248888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946248890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946248890 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701946249533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld41b58e57/alt_sld_fab.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946249759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946249759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946249885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946249885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946249886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946249886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946249966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946249966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946250073 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946250073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946250073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701946250162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946250162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701946252236 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 46 -1 0 } } { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 60 -1 0 } } { "../rtl/demo.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/demo.sv" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701946252309 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701946252309 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] VCC " "Pin \"hex3\[3\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] VCC " "Pin \"hex3\[4\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] VCC " "Pin \"hex3\[5\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "../rtl/top_2.sv" "" { Text "/home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701946253209 "|top_2|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701946253209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946253330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701946254835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.map.smsg " "Generated suppressed messages file /home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946255134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701946255967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701946255967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2549 " "Implemented 2549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701946256153 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701946256153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2435 " "Implemented 2435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701946256153 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701946256153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701946256153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701946256169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:20:56 2023 " "Processing ended: Thu Dec  7 16:20:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701946256169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701946256169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701946256169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701946256169 ""}
