#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  7 00:41:10 2023
# Process ID: 7012
# Current directory: C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1
# Command line: vivado.exe -log single_cycle.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle.tcl
# Log file: C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1/single_cycle.vds
# Journal file: C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_cycle.tcl -notrace
Command: synth_design -top single_cycle -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 959.578 ; gain = 234.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cycle' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_D' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:23]
WARNING: [Synth 8-5788] Register opcode_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:71]
WARNING: [Synth 8-5788] Register funct3_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:72]
WARNING: [Synth 8-5788] Register funct7_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:73]
WARNING: [Synth 8-5788] Register reg_ra1_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:74]
WARNING: [Synth 8-5788] Register reg_ra2_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:75]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:76]
WARNING: [Synth 8-5788] Register imm12_s_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:77]
WARNING: [Synth 8-5788] Register imm12_i_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:78]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:79]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_D' (2#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:24]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010000 is unreachable [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:105]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010000 is unreachable [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:137]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:24]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_E' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:23]
WARNING: [Synth 8-5788] Register alu_in1_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:71]
WARNING: [Synth 8-5788] Register alu_in2_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:72]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:74]
WARNING: [Synth 8-5788] Register alu_op_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:75]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:76]
WARNING: [Synth 8-5788] Register c3_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:77]
WARNING: [Synth 8-5788] Register dmem_we_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:78]
WARNING: [Synth 8-5788] Register reg_we_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:79]
WARNING: [Synth 8-5788] Register reg_rd2_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:80]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_E' (5#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_M' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:23]
WARNING: [Synth 8-5788] Register alu_out_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:60]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:61]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:62]
WARNING: [Synth 8-5788] Register c3_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:63]
WARNING: [Synth 8-5788] Register dmem_we_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:64]
WARNING: [Synth 8-5788] Register reg_we_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:65]
WARNING: [Synth 8-5788] Register reg_rd2_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_M' (7#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_W' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:23]
WARNING: [Synth 8-5788] Register alu_out_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:57]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:58]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:59]
WARNING: [Synth 8-5788] Register c3_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:60]
WARNING: [Synth 8-5788] Register reg_we_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:61]
WARNING: [Synth 8-5788] Register dmem_rd_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_W' (8#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:23]
INFO: [Synth 8-6157] synthesizing module 'pred_pc' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pred_pc' (9#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flag_gen' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flag_gen' (10#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (11#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'player' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:23]
	Parameter M0 bound to: 98800 - type: integer 
	Parameter M1 bound to: 191200 - type: integer 
	Parameter M2 bound to: 170300 - type: integer 
	Parameter M3 bound to: 151700 - type: integer 
	Parameter M4 bound to: 143200 - type: integer 
	Parameter M5 bound to: 127500 - type: integer 
	Parameter M6 bound to: 113600 - type: integer 
	Parameter M7 bound to: 101200 - type: integer 
	Parameter L1 bound to: 381600 - type: integer 
	Parameter L2 bound to: 340100 - type: integer 
	Parameter L3 bound to: 303000 - type: integer 
	Parameter L4 bound to: 286500 - type: integer 
	Parameter L5 bound to: 255100 - type: integer 
	Parameter L6 bound to: 227200 - type: integer 
	Parameter L7 bound to: 202400 - type: integer 
	Parameter H1 bound to: 95500 - type: integer 
	Parameter H2 bound to: 85100 - type: integer 
	Parameter H3 bound to: 75800 - type: integer 
	Parameter H4 bound to: 75100 - type: integer 
	Parameter H5 bound to: 63700 - type: integer 
	Parameter H6 bound to: 56800 - type: integer 
	Parameter H7 bound to: 50800 - type: integer 
	Parameter L1_E8 bound to: 0 - type: integer 
	Parameter L1_E4 bound to: 1 - type: integer 
	Parameter L1_E2 bound to: 2 - type: integer 
	Parameter L1_E3_2 bound to: 3 - type: integer 
	Parameter L1_E1 bound to: 4 - type: integer 
	Parameter L1_E1_2 bound to: 5 - type: integer 
	Parameter L1_E1_4 bound to: 6 - type: integer 
	Parameter L1_E1_8 bound to: 7 - type: integer 
	Parameter L1_E1_16 bound to: 8 - type: integer 
	Parameter L2_E8 bound to: 9 - type: integer 
	Parameter L2_E4 bound to: 10 - type: integer 
	Parameter L2_E2 bound to: 11 - type: integer 
	Parameter L2_E3_2 bound to: 12 - type: integer 
	Parameter L2_E1 bound to: 13 - type: integer 
	Parameter L2_E1_2 bound to: 14 - type: integer 
	Parameter L2_E1_4 bound to: 15 - type: integer 
	Parameter L2_E1_8 bound to: 16 - type: integer 
	Parameter L2_E1_16 bound to: 17 - type: integer 
	Parameter L3_E8 bound to: 18 - type: integer 
	Parameter L3_E4 bound to: 19 - type: integer 
	Parameter L3_E2 bound to: 20 - type: integer 
	Parameter L3_E3_2 bound to: 21 - type: integer 
	Parameter L3_E1 bound to: 22 - type: integer 
	Parameter L3_E1_2 bound to: 23 - type: integer 
	Parameter L3_E1_4 bound to: 24 - type: integer 
	Parameter L3_E1_8 bound to: 25 - type: integer 
	Parameter L3_E1_16 bound to: 26 - type: integer 
	Parameter L4_E8 bound to: 27 - type: integer 
	Parameter L4_E4 bound to: 28 - type: integer 
	Parameter L4_E2 bound to: 29 - type: integer 
	Parameter L4_E3_2 bound to: 30 - type: integer 
	Parameter L4_E1 bound to: 31 - type: integer 
	Parameter L4_E1_2 bound to: 32 - type: integer 
	Parameter L4_E1_4 bound to: 33 - type: integer 
	Parameter L4_E1_8 bound to: 34 - type: integer 
	Parameter L4_E1_16 bound to: 35 - type: integer 
	Parameter L5_E8 bound to: 36 - type: integer 
	Parameter L5_E4 bound to: 37 - type: integer 
	Parameter L5_E2 bound to: 38 - type: integer 
	Parameter L5_E3_2 bound to: 39 - type: integer 
	Parameter L5_E1 bound to: 40 - type: integer 
	Parameter L5_E1_2 bound to: 41 - type: integer 
	Parameter L5_E1_4 bound to: 42 - type: integer 
	Parameter L5_E1_8 bound to: 43 - type: integer 
	Parameter L5_E1_16 bound to: 44 - type: integer 
	Parameter L6_E8 bound to: 45 - type: integer 
	Parameter L6_E4 bound to: 46 - type: integer 
	Parameter L6_E2 bound to: 47 - type: integer 
	Parameter L6_E3_2 bound to: 48 - type: integer 
	Parameter L6_E1 bound to: 49 - type: integer 
	Parameter L6_E1_2 bound to: 50 - type: integer 
	Parameter L6_E1_4 bound to: 51 - type: integer 
	Parameter L6_E1_8 bound to: 52 - type: integer 
	Parameter L6_E1_16 bound to: 53 - type: integer 
	Parameter L7_E8 bound to: 54 - type: integer 
	Parameter L7_E4 bound to: 55 - type: integer 
	Parameter L7_E2 bound to: 56 - type: integer 
	Parameter L7_E3_2 bound to: 57 - type: integer 
	Parameter L7_E1 bound to: 58 - type: integer 
	Parameter L7_E1_2 bound to: 59 - type: integer 
	Parameter L7_E1_4 bound to: 60 - type: integer 
	Parameter L7_E1_8 bound to: 61 - type: integer 
	Parameter L7_E1_16 bound to: 62 - type: integer 
	Parameter M0_E8 bound to: 63 - type: integer 
	Parameter M0_E4 bound to: 64 - type: integer 
	Parameter M0_E2 bound to: 65 - type: integer 
	Parameter M0_E3_2 bound to: 66 - type: integer 
	Parameter M0_E1 bound to: 67 - type: integer 
	Parameter M0_E1_2 bound to: 68 - type: integer 
	Parameter M0_E1_4 bound to: 69 - type: integer 
	Parameter M0_E1_8 bound to: 70 - type: integer 
	Parameter M0_E1_16 bound to: 71 - type: integer 
	Parameter M1_E8 bound to: 72 - type: integer 
	Parameter M1_E4 bound to: 73 - type: integer 
	Parameter M1_E2 bound to: 74 - type: integer 
	Parameter M1_E3_2 bound to: 75 - type: integer 
	Parameter M1_E1 bound to: 76 - type: integer 
	Parameter M1_E1_2 bound to: 77 - type: integer 
	Parameter M1_E1_4 bound to: 78 - type: integer 
	Parameter M1_E1_8 bound to: 79 - type: integer 
	Parameter M1_E1_16 bound to: 80 - type: integer 
	Parameter M2_E8 bound to: 81 - type: integer 
	Parameter M2_E4 bound to: 82 - type: integer 
	Parameter M2_E2 bound to: 83 - type: integer 
	Parameter M2_E3_2 bound to: 84 - type: integer 
	Parameter M2_E1 bound to: 85 - type: integer 
	Parameter M2_E1_2 bound to: 86 - type: integer 
	Parameter M2_E1_4 bound to: 87 - type: integer 
	Parameter M2_E1_8 bound to: 88 - type: integer 
	Parameter M2_E1_16 bound to: 89 - type: integer 
	Parameter M3_E8 bound to: 90 - type: integer 
	Parameter M3_E4 bound to: 91 - type: integer 
	Parameter M3_E2 bound to: 92 - type: integer 
	Parameter M3_E3_2 bound to: 93 - type: integer 
	Parameter M3_E1 bound to: 94 - type: integer 
	Parameter M3_E1_2 bound to: 95 - type: integer 
	Parameter M3_E1_4 bound to: 96 - type: integer 
	Parameter M3_E1_8 bound to: 97 - type: integer 
	Parameter M3_E1_16 bound to: 98 - type: integer 
	Parameter M4_E8 bound to: 99 - type: integer 
	Parameter M4_E4 bound to: 100 - type: integer 
	Parameter M4_E2 bound to: 101 - type: integer 
	Parameter M4_E3_2 bound to: 102 - type: integer 
	Parameter M4_E1 bound to: 103 - type: integer 
	Parameter M4_E1_2 bound to: 104 - type: integer 
	Parameter M4_E1_4 bound to: 105 - type: integer 
	Parameter M4_E1_8 bound to: 106 - type: integer 
	Parameter M4_E1_16 bound to: 107 - type: integer 
	Parameter M5_E8 bound to: 108 - type: integer 
	Parameter M5_E4 bound to: 109 - type: integer 
	Parameter M5_E2 bound to: 110 - type: integer 
	Parameter M5_E3_2 bound to: 111 - type: integer 
	Parameter M5_E1 bound to: 112 - type: integer 
	Parameter M5_E1_2 bound to: 113 - type: integer 
	Parameter M5_E1_4 bound to: 114 - type: integer 
	Parameter M5_E1_8 bound to: 115 - type: integer 
	Parameter M5_E1_16 bound to: 116 - type: integer 
	Parameter M6_E8 bound to: 117 - type: integer 
	Parameter M6_E4 bound to: 118 - type: integer 
	Parameter M6_E2 bound to: 119 - type: integer 
	Parameter M6_E3_2 bound to: 120 - type: integer 
	Parameter M6_E1 bound to: 121 - type: integer 
	Parameter M6_E1_2 bound to: 122 - type: integer 
	Parameter M6_E1_4 bound to: 123 - type: integer 
	Parameter M6_E1_8 bound to: 124 - type: integer 
	Parameter M6_E1_16 bound to: 125 - type: integer 
	Parameter M7_E8 bound to: 126 - type: integer 
	Parameter M7_E4 bound to: 127 - type: integer 
	Parameter M7_E2 bound to: 128 - type: integer 
	Parameter M7_E3_2 bound to: 129 - type: integer 
	Parameter M7_E1 bound to: 130 - type: integer 
	Parameter M7_E1_2 bound to: 131 - type: integer 
	Parameter M7_E1_4 bound to: 132 - type: integer 
	Parameter M7_E1_8 bound to: 133 - type: integer 
	Parameter M7_E1_16 bound to: 134 - type: integer 
	Parameter H1_E8 bound to: 135 - type: integer 
	Parameter H1_E4 bound to: 136 - type: integer 
	Parameter H1_E2 bound to: 137 - type: integer 
	Parameter H1_E3_2 bound to: 138 - type: integer 
	Parameter H1_E1 bound to: 139 - type: integer 
	Parameter H1_E1_2 bound to: 140 - type: integer 
	Parameter H1_E1_4 bound to: 141 - type: integer 
	Parameter H1_E1_8 bound to: 142 - type: integer 
	Parameter H1_E1_16 bound to: 143 - type: integer 
	Parameter H2_E8 bound to: 144 - type: integer 
	Parameter H2_E4 bound to: 145 - type: integer 
	Parameter H2_E2 bound to: 146 - type: integer 
	Parameter H2_E3_2 bound to: 147 - type: integer 
	Parameter H2_E1 bound to: 148 - type: integer 
	Parameter H2_E1_2 bound to: 149 - type: integer 
	Parameter H2_E1_4 bound to: 150 - type: integer 
	Parameter H2_E1_8 bound to: 151 - type: integer 
	Parameter H2_E1_16 bound to: 152 - type: integer 
	Parameter H3_E8 bound to: 153 - type: integer 
	Parameter H3_E4 bound to: 154 - type: integer 
	Parameter H3_E2 bound to: 155 - type: integer 
	Parameter H3_E3_2 bound to: 156 - type: integer 
	Parameter H3_E1 bound to: 157 - type: integer 
	Parameter H3_E1_2 bound to: 158 - type: integer 
	Parameter H3_E1_4 bound to: 159 - type: integer 
	Parameter H3_E1_8 bound to: 160 - type: integer 
	Parameter H3_E1_16 bound to: 161 - type: integer 
	Parameter H4_E8 bound to: 162 - type: integer 
	Parameter H4_E4 bound to: 163 - type: integer 
	Parameter H4_E2 bound to: 164 - type: integer 
	Parameter H4_E3_2 bound to: 165 - type: integer 
	Parameter H4_E1 bound to: 166 - type: integer 
	Parameter H4_E1_2 bound to: 167 - type: integer 
	Parameter H4_E1_4 bound to: 168 - type: integer 
	Parameter H4_E1_8 bound to: 169 - type: integer 
	Parameter H4_E1_16 bound to: 170 - type: integer 
	Parameter H5_E8 bound to: 171 - type: integer 
	Parameter H5_E4 bound to: 172 - type: integer 
	Parameter H5_E2 bound to: 173 - type: integer 
	Parameter H5_E3_2 bound to: 174 - type: integer 
	Parameter H5_E1 bound to: 175 - type: integer 
	Parameter H5_E1_2 bound to: 176 - type: integer 
	Parameter H5_E1_4 bound to: 177 - type: integer 
	Parameter H5_E1_8 bound to: 178 - type: integer 
	Parameter H5_E1_16 bound to: 179 - type: integer 
	Parameter H6_E8 bound to: 180 - type: integer 
	Parameter H6_E4 bound to: 181 - type: integer 
	Parameter H6_E2 bound to: 182 - type: integer 
	Parameter H6_E3_2 bound to: 183 - type: integer 
	Parameter H6_E1 bound to: 184 - type: integer 
	Parameter H6_E1_2 bound to: 185 - type: integer 
	Parameter H6_E1_4 bound to: 186 - type: integer 
	Parameter H6_E1_8 bound to: 187 - type: integer 
	Parameter H6_E1_16 bound to: 188 - type: integer 
	Parameter H7_E8 bound to: 189 - type: integer 
	Parameter H7_E4 bound to: 190 - type: integer 
	Parameter H7_E2 bound to: 191 - type: integer 
	Parameter H7_E3_2 bound to: 192 - type: integer 
	Parameter H7_E1 bound to: 193 - type: integer 
	Parameter H7_E1_2 bound to: 194 - type: integer 
	Parameter H7_E1_4 bound to: 195 - type: integer 
	Parameter H7_E1_8 bound to: 196 - type: integer 
	Parameter H7_E1_16 bound to: 197 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:579]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:632]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:673]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:882]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:964]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:999]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:1070]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:1132]
WARNING: [Synth 8-5788] Register flag_old_reg in module player is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:282]
INFO: [Synth 8-6155] done synthesizing module 'player' (12#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1/.Xil/Vivado-7012-Oldust/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (13#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1/.Xil/Vivado-7012-Oldust/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1/.Xil/Vivado-7012-Oldust/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (14#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1/.Xil/Vivado-7012-Oldust/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:282]
INFO: [Synth 8-226] default block is never used [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:313]
INFO: [Synth 8-226] default block is never used [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:333]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (15#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle' (16#1) [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1034.078 ; gain = 309.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1034.078 ; gain = 309.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1034.078 ; gain = 309.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1034.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom_4k'
Finished Parsing XDC File [c:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom/inst_rom_in_context.xdc] for cell 'inst_rom_4k'
Parsing XDC File [c:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram_4k'
Finished Parsing XDC File [c:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram_4k'
Parsing XDC File [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
Finished Parsing XDC File [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/single_cycle_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/single_cycle_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1140.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.133 ; gain = 415.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.133 ; gain = 415.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_rom_4k. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram_4k. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.133 ; gain = 415.320
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "get_inst_id" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_c3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_alu_op" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get_branch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "YINFU" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cishu" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pre_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'note_type_reg' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:580]
WARNING: [Synth 8-327] inferring latch for variable 'pre_set_reg' [C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/player.v:580]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1140.133 ; gain = 415.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 52    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  33 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 4     
	 204 Input     32 Bit        Muxes := 2     
	  77 Input     32 Bit        Muxes := 2     
	  66 Input     32 Bit        Muxes := 2     
	  56 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 1     
	 199 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  49 Input      3 Bit        Muxes := 2     
	  37 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	  49 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 1     
	 204 Input      1 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 1     
	  56 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module single_cycle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pipeline_reg_D 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module pipeline_reg_E 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pipeline_reg_M 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pipeline_reg_W 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pred_pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module mycpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
Module player 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 4     
	 204 Input     32 Bit        Muxes := 2     
	  77 Input     32 Bit        Muxes := 2     
	  66 Input     32 Bit        Muxes := 2     
	  56 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 1     
	 199 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  49 Input      3 Bit        Muxes := 2     
	  37 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  49 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 1     
	 204 Input      1 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 1     
	  56 Input      1 Bit        Muxes := 1     
Module confreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[16]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[17]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[18]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[19]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[20]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[21]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[22]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[23]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[24]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[25]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[26]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[27]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[28]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[29]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[30]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[31]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[11] )
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[12]' (FDE) to 'mycpu0/_pipeline_reg_D/funct3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[13]' (FDE) to 'mycpu0/_pipeline_reg_D/funct3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[14]' (FDE) to 'mycpu0/_pipeline_reg_D/funct3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm20_e32_reg_reg[15]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra1_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/imm20_e32_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/reg_wa_reg_reg[4]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/reg_wa_reg_reg[3]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/reg_wa_reg_reg[0]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/reg_wa_reg_reg[2]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/reg_wa_reg_reg[1]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/pc_D_nop_reg[11] )
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[8]' (FDC) to 'my_player/YINFU_reg[9]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[9]' (FDC) to 'my_player/YINFU_reg[10]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[10]' (FDC) to 'my_player/YINFU_reg[11]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[11]' (FDC) to 'my_player/YINFU_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[12]' (FDC) to 'my_player/YINFU_reg[13]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[13]' (FDC) to 'my_player/YINFU_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[14]' (FDC) to 'my_player/YINFU_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[15]' (FDC) to 'my_player/YINFU_reg[16]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[16]' (FDC) to 'my_player/YINFU_reg[17]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[17]' (FDC) to 'my_player/YINFU_reg[18]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[18]' (FDC) to 'my_player/YINFU_reg[19]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[19]' (FDC) to 'my_player/YINFU_reg[20]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[20]' (FDC) to 'my_player/YINFU_reg[21]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[21]' (FDC) to 'my_player/YINFU_reg[22]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[22]' (FDC) to 'my_player/YINFU_reg[23]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[23]' (FDC) to 'my_player/YINFU_reg[24]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[24]' (FDC) to 'my_player/YINFU_reg[25]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[25]' (FDC) to 'my_player/YINFU_reg[26]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[26]' (FDC) to 'my_player/YINFU_reg[27]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[27]' (FDC) to 'my_player/YINFU_reg[28]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[28]' (FDC) to 'my_player/YINFU_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[29]' (FDC) to 'my_player/YINFU_reg[30]'
INFO: [Synth 8-3886] merging instance 'my_player/YINFU_reg[30]' (FDC) to 'my_player/YINFU_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_player/\YINFU_reg[31] )
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[4]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[5]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[5]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[6]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[6]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[7]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[7]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[8]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[8]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[9]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[9]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[10]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[10]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_s_reg_reg[11]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[11]' (FDE) to 'mycpu0/_pipeline_reg_D/funct7_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[0]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[1]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[2]' (FDE) to 'mycpu0/_pipeline_reg_D/reg_ra2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mycpu0/_pipeline_reg_D/reg_ra2_reg_reg[3]' (FDE) to 'mycpu0/_pipeline_reg_D/imm12_i_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_D/opcode_nop_reg[4] )
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[31]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[30]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[29]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[28]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[27]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[26]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[25]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[24]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[23]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[22]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[21]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[20]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[19]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[18]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[17]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[16]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[15]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[14]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[13]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[12]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[11]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[10]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[9]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/note_type_reg[8]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[1]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[0]' (LD) to 'my_player/pre_set_reg[31]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[31]' (LD) to 'my_player/pre_set_reg[30]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[30]' (LD) to 'my_player/pre_set_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[28]' (LD) to 'my_player/pre_set_reg[29]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[29]' (LD) to 'my_player/pre_set_reg[27]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[24]' (LD) to 'my_player/pre_set_reg[27]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[25]' (LD) to 'my_player/pre_set_reg[27]'
INFO: [Synth 8-3886] merging instance 'my_player/pre_set_reg[26]' (LD) to 'my_player/pre_set_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_player/\pre_set_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_E/imm20_e32_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_M/imm20_e32_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mycpu0/\_pipeline_reg_W/imm20_e32_reg_reg[3] )
WARNING: [Synth 8-3332] Sequential element (pre_set_reg[21]) is unused and will be removed from module player.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1246.211 ; gain = 521.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|player      | cishu      | 256x13        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1246.211 ; gain = 521.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1246.211 ; gain = 521.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1246.211 ; gain = 521.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|single_cycle | mycpu0/_pipeline_reg_W/reg_wa_reg_reg[4]     | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|single_cycle | mycpu0/_pipeline_reg_W/imm20_e32_reg_reg[31] | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|single_cycle | mycpu0/_pipeline_reg_W/c3_reg_reg[1]         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|single_cycle | mycpu0/_pipeline_reg_W/reg_we_reg_reg        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_rom      |         1|
|2     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_ram |     1|
|2     |inst_rom |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |   128|
|5     |LUT1     |    32|
|6     |LUT2     |   218|
|7     |LUT3     |   207|
|8     |LUT4     |   164|
|9     |LUT5     |   180|
|10    |LUT6     |  1217|
|11    |MUXF7    |   279|
|12    |MUXF8    |    11|
|13    |SRL16E   |    28|
|14    |FDCE     |  1267|
|15    |FDPE     |     4|
|16    |FDRE     |   503|
|17    |LD       |    25|
|18    |IBUF     |    15|
|19    |OBUF     |    31|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |  4374|
|2     |  confreg0          |confreg        |   277|
|3     |  my_player         |player         |  1132|
|4     |  mycpu0            |mycpu          |  2854|
|5     |    _flag_gen       |flag_gen       |     4|
|6     |    _alu            |alu            |    17|
|7     |    _pc             |pc             |    69|
|8     |    _pipeline_reg_D |pipeline_reg_D |   163|
|9     |    _pipeline_reg_E |pipeline_reg_E |   309|
|10    |    _pipeline_reg_M |pipeline_reg_M |   180|
|11    |    _pipeline_reg_W |pipeline_reg_W |   196|
|12    |    _pred_pc        |pred_pc        |    30|
|13    |    _regfile        |regfile        |  1886|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 1249.508 ; gain = 418.641
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.508 ; gain = 524.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1261.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1261.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
258 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1261.199 ; gain = 805.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1261.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/13614/Desktop/vivado_projects/BIT-PIPELINE-CPU/single_cycle/single_cycle.runs/synth_1/single_cycle.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file single_cycle_utilization_synth.rpt -pb single_cycle_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 00:42:30 2023...
