{
  "design": {
    "design_info": {
      "boundary_crc": "0xBA2F8A97133C0649",
      "device": "xc7a200tfbg484-2",
      "name": "design_top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "udp_bridge_hier": {
        "ulb_0": "",
        "eth_udp_0": "",
        "xlconstant_2": "",
        "proc_sys_reset_0": "",
        "eth_mac_0": ""
      },
      "xlconcat_0": "",
      "mb_hier": {
        "mdm_1": "",
        "xlconstant_1": "",
        "microblaze_0_xlconcat": "",
        "microblaze_0": "",
        "axi_timer_0": "",
        "proc_sys_reset_1": "",
        "microblaze_0_axi_intc": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        }
      },
      "sysclk_hier": {
        "gt_clock_0": "",
        "clk_wiz_1": ""
      },
      "ddr3_hier": {
        "proc_sys_reset_0": "",
        "mig_7series_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {
            "auto_cc": ""
          }
        }
      },
      "axi_tft_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {}
      },
      "axi_timer_0": "",
      "hmc1031_0": "",
      "ad9520_0": "",
      "dsp_hier": {
        "dsp_ioctl_0": "",
        "syncron_0": "",
        "link_hier": {
          "link_port_0": "",
          "link_port_1": "",
          "axi_dma": "",
          "axis_interconnect": {
            "xbar": "",
            "s_arb_req_suppress_concat": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "m00_couplers": {
              "auto_ss_k": ""
            }
          },
          "xlconstant_0": "",
          "axi_gpio_0": "",
          "util_vector_logic_0": ""
        },
        "vio_0": ""
      },
      "axi_gpio_sw": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "rgmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
      },
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "tft_lcd": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:vga_rtl:1.0"
      },
      "link0_rx": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
      },
      "link1_rx": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
      },
      "hmc1031": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:hmc1031_rtl:1.0"
      },
      "ad9520": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:ad9520_io_rtl:1.0"
      }
    },
    "ports": {
      "sys_clk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_sys_clk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_sys_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "mdc": {
        "direction": "O"
      },
      "mdio": {
        "direction": "O"
      },
      "phy_rst": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "tft_lcd_pwm": {
        "direction": "O"
      },
      "usr_sw": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "clk_ref": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_gt_clock_0_1_clkout",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "glclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "12500000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "dsp_reset_all": {
        "direction": "O"
      },
      "dsp_reset": {
        "type": "rst",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "dsp_irq0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dsp_irq1": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dsp_dmar0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dsp_dmar1": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dsp_coh_a": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dsp_coh_b": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dsp0_boot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "dsp1_boot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      }
    },
    "components": {
      "udp_bridge_hier": {
        "interface_ports": {
          "rgmii": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          },
          "s_axis_link": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_link": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "gtx_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "gtx_clk90": {
            "direction": "I"
          },
          "delay_clk": {
            "type": "clk",
            "direction": "I"
          },
          "mdc": {
            "direction": "O"
          },
          "mdio": {
            "direction": "O"
          },
          "phy_rst": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "ulb_0": {
            "vlnv": "milandr.ru:ip:ulb:1.0",
            "xci_name": "design_top_ulb_0_0",
            "parameters": {
              "CONFIG_ENABLE": {
                "value": "1"
              }
            }
          },
          "eth_udp_0": {
            "vlnv": "milandr.ru:ip:eth_udp:1.0",
            "xci_name": "design_top_eth_udp_0_0"
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_1_0"
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_0"
          },
          "eth_mac_0": {
            "vlnv": "milandr.ru:ip:eth_mac:1.0",
            "xci_name": "design_top_eth_mac_0_0",
            "parameters": {
              "USE_DELAY_CTRL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "eth_mac_0_rgmii": {
            "interface_ports": [
              "rgmii",
              "eth_mac_0/rgmii"
            ]
          },
          "eth_udp_0_m_axis_mac": {
            "interface_ports": [
              "eth_mac_0/s_axis_tx",
              "eth_udp_0/m_axis_mac"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m_axis_link",
              "ulb_0/m_axis_link"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "s_axis_link",
              "ulb_0/s_axis_link"
            ]
          },
          "eth_udp_0_m_axis_udp_hdr": {
            "interface_ports": [
              "ulb_0/s_axis_udp_hdr",
              "eth_udp_0/m_axis_udp_hdr"
            ]
          },
          "eth_udp_0_m_axis_udp": {
            "interface_ports": [
              "ulb_0/s_axis_udp",
              "eth_udp_0/m_axis_udp"
            ]
          },
          "eth_mac_0_m_axis_rx": {
            "interface_ports": [
              "eth_mac_0/m_axis_rx",
              "eth_udp_0/s_axis_mac"
            ]
          },
          "ulb_0_m_axis_udp_config": {
            "interface_ports": [
              "ulb_0/m_axis_udp_config",
              "eth_udp_0/s_axis_config"
            ]
          },
          "ulb_0_m_axis_udp": {
            "interface_ports": [
              "ulb_0/m_axis_udp",
              "eth_udp_0/s_axis_udp"
            ]
          },
          "ulb_0_m_axis_udp_hdr": {
            "interface_ports": [
              "ulb_0/m_axis_udp_hdr",
              "eth_udp_0/s_axis_udp_hdr"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "eth_mac_0/aresetn",
              "eth_udp_0/aresetn",
              "ulb_0/axis_udp_aresetn"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "eth_mac_0/gtx_rst"
            ]
          },
          "clk_wiz_1_clk_125M": {
            "ports": [
              "gtx_clk",
              "proc_sys_reset_0/slowest_sync_clk",
              "eth_mac_0/aclk",
              "eth_mac_0/gtx_clk",
              "eth_udp_0/aclk",
              "ulb_0/axis_udp_aclk"
            ]
          },
          "clk_wiz_1_clk_100M": {
            "ports": [
              "aclk",
              "ulb_0/axis_link_aclk"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "ulb_0/axis_link_aresetn"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "dcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "clk_wiz_1_clk_125M90": {
            "ports": [
              "gtx_clk90",
              "eth_mac_0/gtx_clk90"
            ]
          },
          "clk_wiz_1_clk_200M": {
            "ports": [
              "delay_clk",
              "eth_mac_0/delay_clk"
            ]
          },
          "eth_mac_0_mdc": {
            "ports": [
              "eth_mac_0/mdc",
              "mdc"
            ]
          },
          "eth_mac_0_mdio": {
            "ports": [
              "eth_mac_0/mdio",
              "mdio"
            ]
          },
          "eth_mac_0_phy_rst": {
            "ports": [
              "eth_mac_0/phy_rst",
              "phy_rst"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_top_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "mb_hier": {
        "interface_ports": {
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_PERIPH": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "irq": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "mdm_1": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "design_top_mdm_1_0",
            "parameters": {
              "C_ADDR_SIZE": {
                "value": "32"
              },
              "C_M_AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "C_USE_UART": {
                "value": "1"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_0"
          },
          "microblaze_0_xlconcat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_top_microblaze_0_xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "design_top_microblaze_0_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "16"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_BRANCH_TARGET_CACHE": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_FPU": {
                "value": "2"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "0"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > design_top mb_hier/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_top_axi_timer_0_0"
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_1"
          },
          "microblaze_0_axi_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "design_top_microblaze_0_axi_intc_0",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_microblaze_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_top_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_top_dlmb_v10_0"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_top_ilmb_v10_0"
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_top_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > design_top mb_hier/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_top_ilmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_top_lmb_bram_0",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M02_AXI",
              "axi_timer_0/S_AXI"
            ]
          },
          "microblaze_0_intc_axi": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "microblaze_0_axi_intc/s_axi"
            ]
          },
          "microblaze_0_interrupt": {
            "interface_ports": [
              "microblaze_0_axi_intc/interrupt",
              "microblaze_0/INTERRUPT"
            ]
          },
          "microblaze_0_axi_dp": {
            "interface_ports": [
              "microblaze_0_axi_periph/S00_AXI",
              "microblaze_0/M_AXI_DP"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "mdm_1/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_mdm_axi": {
            "interface_ports": [
              "microblaze_0_axi_periph/M01_AXI",
              "mdm_1/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI_DC",
              "microblaze_0/M_AXI_DC"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI_PERIPH",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          }
        },
        "nets": {
          "mdm_1_Interrupt": {
            "ports": [
              "mdm_1/Interrupt",
              "microblaze_0_xlconcat/In0"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mdm_1/Debug_SYS_Rst",
              "proc_sys_reset_1/mb_debug_sys_rst"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "proc_sys_reset_1/ext_reset_in"
            ]
          },
          "axi_timer_0_interrupt": {
            "ports": [
              "axi_timer_0/interrupt",
              "microblaze_0_xlconcat/In1"
            ]
          },
          "microblaze_0_intr": {
            "ports": [
              "microblaze_0_xlconcat/dout",
              "microblaze_0_axi_intc/intr"
            ]
          },
          "proc_sys_reset_1_mb_reset": {
            "ports": [
              "proc_sys_reset_1/mb_reset",
              "microblaze_0/Reset",
              "microblaze_0_axi_intc/processor_rst"
            ]
          },
          "proc_sys_reset_1_bus_struct_reset": {
            "ports": [
              "proc_sys_reset_1/bus_struct_reset",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk",
              "proc_sys_reset_1/slowest_sync_clk",
              "microblaze_0/Clk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_intc/s_axi_aclk",
              "microblaze_0_axi_intc/processor_clk",
              "microblaze_0_local_memory/LMB_Clk",
              "axi_timer_0/s_axi_aclk",
              "microblaze_0_axi_periph/M02_ACLK",
              "mdm_1/S_AXI_ACLK",
              "microblaze_0_axi_periph/M03_ACLK"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "peripheral_aresetn",
              "microblaze_0_axi_periph/ARESETN",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_intc/s_axi_aresetn",
              "axi_timer_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M02_ARESETN",
              "mdm_1/S_AXI_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "irq",
              "microblaze_0_xlconcat/In2"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "dcm_locked",
              "proc_sys_reset_1/dcm_locked"
            ]
          },
          "proc_sys_reset_1_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_1/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          }
        }
      },
      "sysclk_hier": {
        "ports": {
          "sys_clk_p": {
            "type": "clk",
            "direction": "I"
          },
          "sys_clk_n": {
            "type": "clk",
            "direction": "I"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_125M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_125M90": {
            "type": "clk",
            "direction": "O"
          },
          "clk_200M": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          },
          "clk_10M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_ref": {
            "direction": "O"
          },
          "clk_50M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_12_5M": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "gt_clock_0": {
            "vlnv": "milandr.ru:ip:gt_clock:1.0",
            "xci_name": "design_top_gt_clock_0_1"
          },
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_top_clk_wiz_1_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "124.615"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT1_USED": {
                "value": "true"
              },
              "CLKOUT2_JITTER": {
                "value": "119.348"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "119.348"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT3_REQUESTED_PHASE": {
                "value": "90"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_JITTER": {
                "value": "109.241"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "200.000"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_JITTER": {
                "value": "197.700"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "10.000"
              },
              "CLKOUT5_USED": {
                "value": "true"
              },
              "CLKOUT6_JITTER": {
                "value": "143.688"
              },
              "CLKOUT6_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT6_USED": {
                "value": "true"
              },
              "CLKOUT7_JITTER": {
                "value": "189.342"
              },
              "CLKOUT7_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT7_REQUESTED_OUT_FREQ": {
                "value": "12.5"
              },
              "CLKOUT7_USED": {
                "value": "true"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_100M"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_125M"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_125M90"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_200M"
              },
              "CLK_OUT5_PORT": {
                "value": "clk_10M"
              },
              "CLK_OUT6_PORT": {
                "value": "clk_50M"
              },
              "CLK_OUT7_PORT": {
                "value": "clk_12_5M"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "8"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "8"
              },
              "MMCM_CLKOUT2_PHASE": {
                "value": "90.000"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "5"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "100"
              },
              "MMCM_CLKOUT5_DIVIDE": {
                "value": "20"
              },
              "MMCM_CLKOUT6_DIVIDE": {
                "value": "80"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "7"
              },
              "PRIM_IN_FREQ": {
                "value": "125"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "sys_clk_p_1": {
            "ports": [
              "sys_clk_p",
              "gt_clock_0/gt_clk_p"
            ]
          },
          "sys_clk_n_1": {
            "ports": [
              "sys_clk_n",
              "gt_clock_0/gt_clk_n"
            ]
          },
          "gt_clock_0_clkout": {
            "ports": [
              "gt_clock_0/clkout",
              "clk_wiz_1/clk_in1",
              "clk_ref"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk_wiz_1/clk_100M",
              "clk_100M"
            ]
          },
          "clk_wiz_1_clk_125M": {
            "ports": [
              "clk_wiz_1/clk_125M",
              "clk_125M"
            ]
          },
          "clk_wiz_1_clk_125M90": {
            "ports": [
              "clk_wiz_1/clk_125M90",
              "clk_125M90"
            ]
          },
          "clk_wiz_1_clk_200M": {
            "ports": [
              "clk_wiz_1/clk_200M",
              "clk_200M"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wiz_1/locked",
              "locked"
            ]
          },
          "clk_wiz_1_clk_10M": {
            "ports": [
              "clk_wiz_1/clk_10M",
              "clk_10M"
            ]
          },
          "clk_wiz_1_clk_50M": {
            "ports": [
              "clk_wiz_1/clk_50M",
              "clk_50M"
            ]
          },
          "clk_wiz_1_clk_12_5M": {
            "ports": [
              "clk_wiz_1/clk_12_5M",
              "clk_12_5M"
            ]
          }
        }
      },
      "ddr3_hier": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "DDR3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clk_ref": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_2"
          },
          "mig_7series_0": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "design_top_mig_7series_0_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "Custom"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "XML_INPUT_FILE": {
                "value": "mig_a.prj"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_top_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_1",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_2",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_top_auto_cc_0"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "axi_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "S02_AXI",
              "axi_interconnect_0/S02_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "DDR3",
              "mig_7series_0/DDR3"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "mig_7series_0/S_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S01_AXI",
              "axi_interconnect_0/S01_AXI"
            ]
          }
        },
        "nets": {
          "mig_7series_0_ui_clk": {
            "ports": [
              "mig_7series_0/ui_clk",
              "proc_sys_reset_0/slowest_sync_clk",
              "axi_interconnect_0/M00_ACLK"
            ]
          },
          "mig_7series_0_ui_clk_sync_rst": {
            "ports": [
              "mig_7series_0/ui_clk_sync_rst",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "mig_7series_0_mmcm_locked": {
            "ports": [
              "mig_7series_0/mmcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "mig_7series_0/aresetn",
              "axi_interconnect_0/M00_ARESETN"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "peripheral_aresetn",
              "axi_interconnect_0/S00_ARESETN",
              "mig_7series_0/sys_rst",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "aclk",
              "mig_7series_0/sys_clk_i",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK"
            ]
          },
          "ARESETN_1": {
            "ports": [
              "interconnect_aresetn",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "clk_ref_i_1": {
            "ports": [
              "clk_ref",
              "mig_7series_0/clk_ref_i"
            ]
          }
        }
      },
      "axi_tft_0": {
        "vlnv": "xilinx.com:ip:axi_tft:2.0",
        "xci_name": "design_top_axi_tft_0_1",
        "parameters": {
          "C_EN_I2C_INTF": {
            "value": "0"
          },
          "C_M_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_TFT_INTERFACE": {
            "value": "0"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_top_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_top_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "design_top_axi_timer_0_1",
        "parameters": {
          "enable_timer2": {
            "value": "1"
          }
        }
      },
      "hmc1031_0": {
        "vlnv": "milandr.ru:ip:hmc1031:1.0",
        "xci_name": "design_top_hmc1031_0_2"
      },
      "ad9520_0": {
        "vlnv": "milandr.ru:ip:ad9520:1.0",
        "xci_name": "design_top_ad9520_0_0",
        "parameters": {
          "IS_AD_EEPROM_PRESENT": {
            "value": "false"
          },
          "SPI_CLOCK_PRESCALER": {
            "value": "100"
          }
        }
      },
      "dsp_hier": {
        "interface_ports": {
          "S_AXI_IO": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_SYNC": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "link0_rx": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
          },
          "link1_rx": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
          },
          "S_AXI_RESET": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_DMA": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_DMA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "dsp_reset": {
            "type": "rst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dsp_reset_all": {
            "direction": "O"
          },
          "dsp_irq0": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dsp_irq1": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dsp_dmar0": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dsp_dmar1": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dsp_coh_a": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "dsp_coh_b": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "syn_clk": {
            "direction": "I"
          },
          "syn_clk_div": {
            "direction": "I"
          },
          "glclk": {
            "direction": "O"
          },
          "sync": {
            "direction": "O"
          },
          "dma_irq": {
            "type": "intr",
            "direction": "O"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "delay_clk": {
            "direction": "I"
          },
          "lxclk_ref_div4": {
            "direction": "I"
          },
          "dsp0_boot": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "dsp1_boot": {
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        },
        "components": {
          "dsp_ioctl_0": {
            "vlnv": "milandr.ru:ip:dsp_ioctl:1.0",
            "xci_name": "design_top_dsp_ioctl_0_0"
          },
          "syncron_0": {
            "vlnv": "milandr.ru:ip:syncron:1.0",
            "xci_name": "design_top_syncron_0_0",
            "parameters": {
              "SYNC_CAP_DDC_DDELAY": {
                "value": "250"
              },
              "SYNC_CAP_DDC_DWIDTH": {
                "value": "5"
              },
              "SYNC_CAP_LNK_DWIDTH": {
                "value": "5"
              },
              "SYNC_CLK_WIDTH": {
                "value": "5"
              },
              "SYNC_LNK_CDELAY": {
                "value": "0"
              },
              "SYNC_LNK_CWIDTH": {
                "value": "100"
              },
              "SYNC_LNK_DWIDTH": {
                "value": "5"
              }
            }
          },
          "link_hier": {
            "interface_ports": {
              "link0_rx": {
                "mode": "Slave",
                "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
              },
              "link1_rx": {
                "mode": "Slave",
                "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
              },
              "S_AXI_DMA": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXI_DMA": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_RESET": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "lxclk_ref": {
                "direction": "I"
              },
              "lxclk_ref_div4": {
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "dma_irq": {
                "type": "intr",
                "direction": "O"
              },
              "interconnect_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "delay_clk": {
                "direction": "I"
              }
            },
            "components": {
              "link_port_0": {
                "vlnv": "milandr.ru:ip:link_port:1.0",
                "xci_name": "design_top_link_port_0_0",
                "parameters": {
                  "BCMP_RX_USE": {
                    "value": "true"
                  },
                  "DELAY_CTRL_INST": {
                    "value": "true"
                  },
                  "LINK_TX_INST": {
                    "value": "false"
                  }
                }
              },
              "link_port_1": {
                "vlnv": "milandr.ru:ip:link_port:1.0",
                "xci_name": "design_top_link_port_0_1",
                "parameters": {
                  "BCMP_RX_USE": {
                    "value": "true"
                  },
                  "LINK_TX_INST": {
                    "value": "false"
                  }
                }
              },
              "axi_dma": {
                "vlnv": "xilinx.com:ip:axi_dma:7.1",
                "xci_name": "design_top_axi_dma_0_0",
                "parameters": {
                  "c_include_mm2s": {
                    "value": "0"
                  },
                  "c_include_sg": {
                    "value": "0"
                  },
                  "c_s2mm_burst_size": {
                    "value": "64"
                  },
                  "c_sg_length_width": {
                    "value": "24"
                  }
                }
              },
              "axis_interconnect": {
                "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
                "xci_name": "design_top_axis_interconnect_0_0",
                "parameters": {
                  "ARB_ON_MAX_XFERS": {
                    "value": "0"
                  },
                  "ARB_ON_TLAST": {
                    "value": "1"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "M00_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S01_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_AXIS_ARESETN"
                      }
                    }
                  },
                  "S00_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_AXIS_ARESETN"
                      }
                    }
                  },
                  "M00_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_AXIS_ARESETN"
                      }
                    }
                  },
                  "S01_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ARB_REQ_SUPPRESS": {
                    "type": "data",
                    "direction": "I"
                  },
                  "S01_ARB_REQ_SUPPRESS": {
                    "type": "data",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axis_switch:1.1",
                    "xci_name": "design_top_xbar_3",
                    "parameters": {
                      "ARB_ALGORITHM": {
                        "value": "0"
                      },
                      "ARB_ON_MAX_XFERS": {
                        "value": "0"
                      },
                      "ARB_ON_NUM_CYCLES": {
                        "value": "0"
                      },
                      "ARB_ON_TLAST": {
                        "value": "1"
                      },
                      "HAS_TLAST": {
                        "value": "1"
                      },
                      "M00_AXIS_BASETDEST": {
                        "value": "0x00000000"
                      },
                      "M00_AXIS_HIGHTDEST": {
                        "value": "0x00000000"
                      },
                      "M01_AXIS_BASETDEST": {
                        "value": "0x00000001"
                      },
                      "M01_AXIS_HIGHTDEST": {
                        "value": "0x00000001"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "ROUTING_MODE": {
                        "value": "0"
                      }
                    }
                  },
                  "s_arb_req_suppress_concat": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "design_top_s_arb_req_suppress_concat_0",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "1"
                      },
                      "IN1_WIDTH": {
                        "value": "1"
                      },
                      "NUM_PORTS": {
                        "value": "2"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXIS",
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXIS",
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXIS": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      },
                      "S_AXIS": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_AXIS_ARESETN"
                          }
                        }
                      },
                      "M_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_AXIS_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXIS"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_AXIS_ARESETN"
                          }
                        }
                      },
                      "S_AXIS_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_ss_k": {
                        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                        "xci_name": "design_top_auto_ss_k_0",
                        "parameters": {
                          "M_HAS_TKEEP": {
                            "value": "1"
                          },
                          "S_HAS_TKEEP": {
                            "value": "0"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_auto_ss_k": {
                        "interface_ports": [
                          "S_AXIS",
                          "auto_ss_k/S_AXIS"
                        ]
                      },
                      "auto_ss_k_to_m00_couplers": {
                        "interface_ports": [
                          "M_AXIS",
                          "auto_ss_k/M_AXIS"
                        ]
                      }
                    },
                    "nets": {
                      "S_AXIS_ACLK_1": {
                        "ports": [
                          "S_AXIS_ACLK",
                          "auto_ss_k/aclk"
                        ]
                      },
                      "S_AXIS_ARESETN_1": {
                        "ports": [
                          "S_AXIS_ARESETN",
                          "auto_ss_k/aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXIS",
                      "xbar/S01_AXIS"
                    ]
                  },
                  "m00_couplers_to_axis_interconnect": {
                    "interface_ports": [
                      "M00_AXIS",
                      "m00_couplers/M_AXIS"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXIS",
                      "m00_couplers/S_AXIS"
                    ]
                  },
                  "axis_interconnect_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXIS",
                      "s01_couplers/S_AXIS"
                    ]
                  },
                  "axis_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXIS",
                      "s00_couplers/S_AXIS"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXIS",
                      "xbar/S00_AXIS"
                    ]
                  }
                },
                "nets": {
                  "axis_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_AXIS_ACLK",
                      "s01_couplers/S_AXIS_ACLK",
                      "s00_couplers/M_AXIS_ACLK",
                      "s01_couplers/M_AXIS_ACLK",
                      "m00_couplers/M_AXIS_ACLK",
                      "m00_couplers/S_AXIS_ACLK"
                    ]
                  },
                  "axis_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_AXIS_ARESETN",
                      "s01_couplers/S_AXIS_ARESETN",
                      "s00_couplers/M_AXIS_ARESETN",
                      "s01_couplers/M_AXIS_ARESETN",
                      "m00_couplers/M_AXIS_ARESETN",
                      "m00_couplers/S_AXIS_ARESETN"
                    ]
                  },
                  "s_arb_req_suppress_concat_dout": {
                    "ports": [
                      "s_arb_req_suppress_concat/dout",
                      "xbar/s_req_suppress"
                    ]
                  },
                  "s00_arb_req_suppress_to_s_arb_req_suppress_concat": {
                    "ports": [
                      "S00_ARB_REQ_SUPPRESS",
                      "s_arb_req_suppress_concat/In0"
                    ]
                  },
                  "s01_arb_req_suppress_to_s_arb_req_suppress_concat": {
                    "ports": [
                      "S01_ARB_REQ_SUPPRESS",
                      "s_arb_req_suppress_concat/In1"
                    ]
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_top_xlconstant_0_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "design_top_axi_gpio_0_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "design_top_util_vector_logic_0_2",
                "parameters": {
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_M00_AXIS": {
                "interface_ports": [
                  "axis_interconnect/M00_AXIS",
                  "axi_dma/S_AXIS_S2MM"
                ]
              },
              "axi_dma_0_M_AXI_S2MM": {
                "interface_ports": [
                  "M_AXI_DMA",
                  "axi_dma/M_AXI_S2MM"
                ]
              },
              "link_rx_0_1": {
                "interface_ports": [
                  "link0_rx",
                  "link_port_0/link_rx"
                ]
              },
              "link_port_0_M_AXIS": {
                "interface_ports": [
                  "link_port_0/M_AXIS",
                  "axis_interconnect/S00_AXIS"
                ]
              },
              "link_port_1_M_AXIS": {
                "interface_ports": [
                  "link_port_1/M_AXIS",
                  "axis_interconnect/S01_AXIS"
                ]
              },
              "link_rx_1_1": {
                "interface_ports": [
                  "link1_rx",
                  "link_port_1/link_rx"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "S_AXI_RESET",
                  "axi_gpio_0/S_AXI"
                ]
              },
              "axi_interconnect_0_M02_AXI": {
                "interface_ports": [
                  "S_AXI_DMA",
                  "axi_dma/S_AXI_LITE"
                ]
              }
            },
            "nets": {
              "clk_wiz_1_clk_200M": {
                "ports": [
                  "lxclk_ref",
                  "link_port_1/lxclk_ref",
                  "link_port_0/lxclk_ref"
                ]
              },
              "sysclk_hier_clk_50M": {
                "ports": [
                  "lxclk_ref_div4",
                  "link_port_1/lxclk_ref_div4",
                  "link_port_0/lxclk_ref_div4"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "aclk",
                  "link_port_1/aclk",
                  "axis_interconnect/ACLK",
                  "axis_interconnect/S00_AXIS_ACLK",
                  "axis_interconnect/M00_AXIS_ACLK",
                  "axis_interconnect/S01_AXIS_ACLK",
                  "axi_dma/s_axi_lite_aclk",
                  "axi_dma/m_axi_s2mm_aclk",
                  "link_port_0/aclk",
                  "axi_gpio_0/s_axi_aclk"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "peripheral_aresetn",
                  "axi_dma/axi_resetn",
                  "axi_gpio_0/s_axi_aresetn",
                  "util_vector_logic_0/Op1"
                ]
              },
              "axi_dma_0_s2mm_introut": {
                "ports": [
                  "axi_dma/s2mm_introut",
                  "dma_irq"
                ]
              },
              "delay_clk_0_1": {
                "ports": [
                  "delay_clk",
                  "link_port_0/delay_clk"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "axis_interconnect/S00_ARB_REQ_SUPPRESS",
                  "axis_interconnect/S01_ARB_REQ_SUPPRESS"
                ]
              },
              "util_vector_logic_0_Res": {
                "ports": [
                  "util_vector_logic_0/Res",
                  "link_port_0/aresetn",
                  "link_port_1/aresetn",
                  "axis_interconnect/ARESETN",
                  "axis_interconnect/S00_AXIS_ARESETN",
                  "axis_interconnect/M00_AXIS_ARESETN",
                  "axis_interconnect/S01_AXIS_ARESETN"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "axi_gpio_0/gpio_io_o",
                  "util_vector_logic_0/Op2"
                ]
              }
            }
          },
          "vio_0": {
            "vlnv": "xilinx.com:ip:vio:3.0",
            "xci_name": "design_top_vio_0_1",
            "parameters": {
              "C_NUM_PROBE_IN": {
                "value": "2"
              },
              "C_NUM_PROBE_OUT": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "link0_rx",
              "link_hier/link0_rx"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "link1_rx",
              "link_hier/link1_rx"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "S_AXI_SYNC",
              "syncron_0/S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_DMA",
              "link_hier/M_AXI_DMA"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXI_DMA",
              "link_hier/S_AXI_DMA"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_RESET",
              "link_hier/S_AXI_RESET"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "S_AXI_IO",
              "dsp_ioctl_0/S_AXI"
            ]
          }
        },
        "nets": {
          "syncron_0_dsync": {
            "ports": [
              "syncron_0/dsync",
              "dsp_ioctl_0/sync"
            ]
          },
          "dsp_ioctl_0_dsp_resetn": {
            "ports": [
              "dsp_ioctl_0/dsp_resetn",
              "dsp_reset"
            ]
          },
          "dsp_ioctl_0_dsp_resetn_all": {
            "ports": [
              "dsp_ioctl_0/dsp_resetn_all",
              "dsp_reset_all"
            ]
          },
          "dsp_ioctl_0_dsp_irq0": {
            "ports": [
              "dsp_ioctl_0/dsp_irq0",
              "dsp_irq0"
            ]
          },
          "dsp_ioctl_0_dsp_irq1": {
            "ports": [
              "dsp_ioctl_0/dsp_irq1",
              "dsp_irq1"
            ]
          },
          "dsp_ioctl_0_dsp_dmar0": {
            "ports": [
              "dsp_ioctl_0/dsp_dmar0",
              "dsp_dmar0"
            ]
          },
          "dsp_ioctl_0_dsp_dmar1": {
            "ports": [
              "dsp_ioctl_0/dsp_dmar1",
              "dsp_dmar1"
            ]
          },
          "dsp_ioctl_0_dsp_ddca": {
            "ports": [
              "dsp_ioctl_0/dsp_ddca",
              "dsp_coh_a"
            ]
          },
          "dsp_ioctl_0_dsp_ddcb": {
            "ports": [
              "dsp_ioctl_0/dsp_ddcb",
              "dsp_coh_b"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "syncron_0/s_axi_aclk",
              "dsp_ioctl_0/s_axi_aclk",
              "link_hier/aclk",
              "vio_0/clk"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "syncron_0/s_axi_aresetn",
              "dsp_ioctl_0/s_axi_aresetn",
              "link_hier/peripheral_aresetn"
            ]
          },
          "clk_wiz_1_clk_125M": {
            "ports": [
              "syn_clk",
              "syncron_0/syn_clk"
            ]
          },
          "sysclk_hier_clk_12_5M": {
            "ports": [
              "syn_clk_div",
              "syncron_0/syn_clk_div"
            ]
          },
          "syncron_0_gl_clk": {
            "ports": [
              "syncron_0/gl_clk",
              "glclk"
            ]
          },
          "syncron_0_csync": {
            "ports": [
              "syncron_0/csync",
              "sync"
            ]
          },
          "link_hier_dma_irq": {
            "ports": [
              "link_hier/dma_irq",
              "dma_irq"
            ]
          },
          "interconnect_aresetn_1": {
            "ports": [
              "interconnect_aresetn",
              "link_hier/interconnect_aresetn"
            ]
          },
          "delay_clk_1": {
            "ports": [
              "delay_clk",
              "link_hier/delay_clk",
              "link_hier/lxclk_ref"
            ]
          },
          "lxclk_ref_div4_1": {
            "ports": [
              "lxclk_ref_div4",
              "link_hier/lxclk_ref_div4"
            ]
          },
          "probe_in0_0_1": {
            "ports": [
              "dsp0_boot",
              "vio_0/probe_in0"
            ]
          },
          "probe_in1_0_1": {
            "ports": [
              "dsp1_boot",
              "vio_0/probe_in1"
            ]
          }
        }
      },
      "axi_gpio_sw": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_top_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_top_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0xFF"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "interface_nets": {
      "s_axis_link_1": {
        "interface_ports": [
          "udp_bridge_hier/s_axis_link",
          "udp_bridge_hier/m_axis_link"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_timer_0/S_AXI",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "ddr3_hier/S00_AXI",
          "mb_hier/M_AXI_DC"
        ]
      },
      "axi_tft_0_VGA_INTF": {
        "interface_ports": [
          "tft_lcd",
          "axi_tft_0/VGA_INTF"
        ]
      },
      "eth_mac_0_rgmii": {
        "interface_ports": [
          "rgmii",
          "udp_bridge_hier/rgmii"
        ]
      },
      "axi_tft_0_M_AXI_MM": {
        "interface_ports": [
          "axi_tft_0/M_AXI_MM",
          "ddr3_hier/S01_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "dsp_hier/S_AXI_SYNC"
        ]
      },
      "link1_rx_1": {
        "interface_ports": [
          "link1_rx",
          "dsp_hier/link1_rx"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "dsp_hier/S_AXI_RESET"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "ddr3_hier/S02_AXI",
          "dsp_hier/M_AXI_DMA"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "dsp_hier/S_AXI_DMA"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "dsp_hier/S_AXI_IO"
        ]
      },
      "hmc1031_0_HMC1031": {
        "interface_ports": [
          "hmc1031",
          "hmc1031_0/HMC1031"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_tft_0/S_AXI_MM"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "mb_hier/M_AXI_PERIPH"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "hmc1031_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "ad9520_0/S_AXI"
        ]
      },
      "ad9520_0_ad9520": {
        "interface_ports": [
          "ad9520",
          "ad9520_0/ad9520"
        ]
      },
      "ddr3_hier_DDR3_0": {
        "interface_ports": [
          "DDR3",
          "ddr3_hier/DDR3"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "axi_gpio_sw/S_AXI"
        ]
      },
      "link0_rx_1": {
        "interface_ports": [
          "link0_rx",
          "dsp_hier/link0_rx"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "sysclk_hier/clk_100M",
          "udp_bridge_hier/aclk",
          "mb_hier/clk",
          "ddr3_hier/aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_tft_0/s_axi_aclk",
          "axi_tft_0/m_axi_aclk",
          "axi_timer_0/s_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "hmc1031_0/s_axi_aclk",
          "ad9520_0/s_axi_aclk",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "dsp_hier/s_axi_aclk",
          "axi_gpio_sw/s_axi_aclk",
          "axi_interconnect_0/M08_ACLK"
        ]
      },
      "sys_clk_p_1": {
        "ports": [
          "sys_clk_p",
          "sysclk_hier/sys_clk_p"
        ]
      },
      "sys_clk_n_1": {
        "ports": [
          "sys_clk_n",
          "sysclk_hier/sys_clk_n"
        ]
      },
      "clk_wiz_1_clk_125M": {
        "ports": [
          "sysclk_hier/clk_125M",
          "udp_bridge_hier/gtx_clk",
          "ad9520_0/sync_clk",
          "dsp_hier/syn_clk"
        ]
      },
      "clk_wiz_1_clk_125M90": {
        "ports": [
          "sysclk_hier/clk_125M90",
          "udp_bridge_hier/gtx_clk90"
        ]
      },
      "clk_wiz_1_clk_200M": {
        "ports": [
          "sysclk_hier/clk_200M",
          "udp_bridge_hier/delay_clk",
          "ddr3_hier/clk_ref",
          "dsp_hier/delay_clk"
        ]
      },
      "eth_mac_0_mdc": {
        "ports": [
          "udp_bridge_hier/mdc",
          "mdc"
        ]
      },
      "eth_mac_0_mdio": {
        "ports": [
          "udp_bridge_hier/mdio",
          "mdio"
        ]
      },
      "eth_mac_0_phy_rst": {
        "ports": [
          "udp_bridge_hier/phy_rst",
          "phy_rst"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "sysclk_hier/locked",
          "udp_bridge_hier/dcm_locked",
          "mb_hier/dcm_locked"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "mb_hier/peripheral_aresetn",
          "udp_bridge_hier/aresetn",
          "ddr3_hier/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_tft_0/s_axi_aresetn",
          "axi_tft_0/m_axi_aresetn",
          "axi_timer_0/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "hmc1031_0/s_axi_aresetn",
          "ad9520_0/s_axi_aresetn",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "dsp_hier/s_axi_aresetn",
          "axi_gpio_sw/s_axi_aresetn",
          "axi_interconnect_0/M08_ARESETN"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "mb_hier/irq"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "mb_hier/interconnect_aresetn",
          "ddr3_hier/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "dsp_hier/interconnect_aresetn"
        ]
      },
      "axi_tft_0_ip2intc_irpt": {
        "ports": [
          "axi_tft_0/ip2intc_irpt",
          "xlconcat_0/In0"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "xlconcat_0/In1"
        ]
      },
      "axi_timer_0_pwm0": {
        "ports": [
          "axi_timer_0/pwm0",
          "tft_lcd_pwm"
        ]
      },
      "sysclk_hier_clk_10M": {
        "ports": [
          "sysclk_hier/clk_10M",
          "axi_tft_0/sys_tft_clk"
        ]
      },
      "probe_in0_0_1": {
        "ports": [
          "usr_sw",
          "axi_gpio_sw/gpio_io_i"
        ]
      },
      "sysclk_hier_clk_ref": {
        "ports": [
          "sysclk_hier/clk_ref",
          "clk_ref"
        ]
      },
      "syncron_0_gl_clk": {
        "ports": [
          "dsp_hier/glclk",
          "glclk"
        ]
      },
      "syncron_0_csync": {
        "ports": [
          "dsp_hier/sync",
          "ad9520_0/esync"
        ]
      },
      "sysclk_hier_clk_12_5M": {
        "ports": [
          "sysclk_hier/clk_12_5M",
          "dsp_hier/syn_clk_div"
        ]
      },
      "dsp_ioctl_0_dsp_resetn_all": {
        "ports": [
          "dsp_hier/dsp_reset_all",
          "dsp_reset_all"
        ]
      },
      "dsp_ioctl_0_dsp_resetn": {
        "ports": [
          "dsp_hier/dsp_reset",
          "dsp_reset"
        ]
      },
      "dsp_ioctl_0_dsp_irq0": {
        "ports": [
          "dsp_hier/dsp_irq0",
          "dsp_irq0"
        ]
      },
      "dsp_ioctl_0_dsp_irq1": {
        "ports": [
          "dsp_hier/dsp_irq1",
          "dsp_irq1"
        ]
      },
      "dsp_ioctl_0_dsp_dmar0": {
        "ports": [
          "dsp_hier/dsp_dmar0",
          "dsp_dmar0"
        ]
      },
      "dsp_ioctl_0_dsp_dmar1": {
        "ports": [
          "dsp_hier/dsp_dmar1",
          "dsp_dmar1"
        ]
      },
      "dsp_ioctl_0_dsp_ddca": {
        "ports": [
          "dsp_hier/dsp_coh_a",
          "dsp_coh_a"
        ]
      },
      "dsp_ioctl_0_dsp_ddcb": {
        "ports": [
          "dsp_hier/dsp_coh_b",
          "dsp_coh_b"
        ]
      },
      "dsp_hier_dma_irq": {
        "ports": [
          "dsp_hier/dma_irq",
          "xlconcat_0/In2"
        ]
      },
      "sysclk_hier_clk_50M": {
        "ports": [
          "sysclk_hier/clk_50M",
          "dsp_hier/lxclk_ref_div4"
        ]
      },
      "probe_in0_0_2": {
        "ports": [
          "dsp0_boot",
          "dsp_hier/dsp0_boot"
        ]
      },
      "probe_in1_0_2": {
        "ports": [
          "dsp1_boot",
          "dsp_hier/dsp1_boot"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "led"
        ]
      }
    },
    "addressing": {
      "/mb_hier/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ad9520_0_Reg": {
                "address_block": "/ad9520_0/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_dma_Reg": {
                "address_block": "/dsp_hier/link_hier/axi_dma/S_AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/dsp_hier/link_hier/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/axi_gpio_sw/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_tft_0_Reg": {
                "address_block": "/axi_tft_0/S_AXI_MM/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/mb_hier/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg4": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C10000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_hier/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_dsp_ioctl_0_S_AXI_reg": {
                "address_block": "/dsp_hier/dsp_ioctl_0/S_AXI/S_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_hmc1031_0_S_AXI_reg": {
                "address_block": "/hmc1031_0/S_AXI/S_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mb_hier/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_hier/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              },
              "SEG_syncron_0_S_AXI_reg": {
                "address_block": "/dsp_hier/syncron_0/S_AXI/S_AXI_reg",
                "offset": "0x44A40000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_hier/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              }
            }
          }
        }
      },
      "/axi_tft_0": {
        "address_spaces": {
          "Video_data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dsp_hier/link_hier/axi_dma": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}