* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 9 2018 01:27:17

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : video_signal_controller.n329
T_5_27_wire_logic_cluster/lc_7/out
T_3_27_sp12_h_l_1
T_4_27_lc_trk_g1_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_3_27_sp12_h_l_1
T_4_27_lc_trk_g1_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_3_27_sp12_h_l_1
T_4_27_lc_trk_g1_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_3_27_sp12_h_l_1
T_4_27_lc_trk_g1_5
T_4_27_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

T_5_27_wire_logic_cluster/lc_7/out
T_6_26_sp4_v_t_47
T_3_26_sp4_h_l_4
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_5/s_r

End 

Net : video_signal_controller.n477_cascade_
T_5_26_wire_logic_cluster/lc_2/ltout
T_5_26_wire_logic_cluster/lc_3/in_2

End 

Net : video_signal_controller.n325
T_5_26_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g0_3
T_5_27_wire_logic_cluster/lc_6/in_3

T_5_26_wire_logic_cluster/lc_3/out
T_4_27_lc_trk_g1_3
T_4_27_wire_logic_cluster/lc_1/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_27_lc_trk_g1_3
T_4_27_wire_logic_cluster/lc_1/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_27_lc_trk_g1_3
T_4_27_wire_logic_cluster/lc_1/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_27_lc_trk_g1_3
T_4_27_wire_logic_cluster/lc_1/cen

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_25_sp4_v_t_38
T_6_25_sp4_h_l_8
T_6_25_lc_trk_g1_5
T_6_25_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g3_3
T_4_26_wire_logic_cluster/lc_6/cen

T_5_26_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_43
T_6_26_sp4_h_l_0
T_6_26_lc_trk_g1_5
T_6_26_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_43
T_6_26_sp4_h_l_0
T_6_26_lc_trk_g1_5
T_6_26_wire_logic_cluster/lc_5/s_r

T_5_26_wire_logic_cluster/lc_3/out
T_5_22_sp4_v_t_43
T_6_26_sp4_h_l_0
T_6_26_lc_trk_g1_5
T_6_26_wire_logic_cluster/lc_5/s_r

End 

Net : video_signal_controller.n16_cascade_
T_5_27_wire_logic_cluster/lc_6/ltout
T_5_27_wire_logic_cluster/lc_7/in_2

End 

Net : video_signal_controller.n653
T_5_25_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g0_7
T_5_26_wire_logic_cluster/lc_2/in_3

End 

Net : video_signal_controller.VGA_X_1
T_6_25_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g3_1
T_5_25_wire_logic_cluster/lc_7/in_1

T_6_25_wire_logic_cluster/lc_1/out
T_6_25_lc_trk_g3_1
T_6_25_wire_logic_cluster/lc_1/in_1

T_6_25_wire_logic_cluster/lc_1/out
T_5_25_sp4_h_l_10
T_4_25_sp4_v_t_41
T_4_29_sp4_v_t_37
T_3_30_lc_trk_g2_5
T_3_30_wire_logic_cluster/lc_3/in_0

End 

Net : video_signal_controller.VGA_X_4
T_6_25_wire_logic_cluster/lc_4/out
T_5_25_lc_trk_g3_4
T_5_25_wire_logic_cluster/lc_7/in_0

T_6_25_wire_logic_cluster/lc_4/out
T_6_25_lc_trk_g3_4
T_6_25_wire_logic_cluster/lc_4/in_1

T_6_25_wire_logic_cluster/lc_4/out
T_6_24_sp4_v_t_40
T_6_27_lc_trk_g1_0
T_6_27_wire_logic_cluster/lc_2/in_3

T_6_25_wire_logic_cluster/lc_4/out
T_6_24_sp4_v_t_40
T_6_27_lc_trk_g1_0
T_6_27_wire_logic_cluster/lc_6/in_1

T_6_25_wire_logic_cluster/lc_4/out
T_6_24_sp4_v_t_40
T_6_28_sp4_v_t_36
T_5_30_lc_trk_g0_1
T_5_30_wire_logic_cluster/lc_2/in_1

End 

Net : video_signal_controller.VGA_X_0
T_6_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g2_0
T_5_25_wire_logic_cluster/lc_7/in_3

T_6_25_wire_logic_cluster/lc_0/out
T_6_25_lc_trk_g3_0
T_6_25_wire_logic_cluster/lc_0/in_1

T_6_25_wire_logic_cluster/lc_0/out
T_6_23_sp4_v_t_45
T_6_27_sp4_v_t_45
T_5_30_lc_trk_g3_5
T_5_30_wire_logic_cluster/lc_1/in_3

End 

Net : video_signal_controller.VGA_X_8
T_6_26_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g3_0
T_5_26_wire_logic_cluster/lc_3/in_0

T_6_26_wire_logic_cluster/lc_0/out
T_6_26_lc_trk_g3_0
T_6_26_wire_logic_cluster/lc_0/in_1

T_6_26_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g3_0
T_5_26_wire_logic_cluster/lc_0/in_3

T_6_26_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g3_0
T_5_26_wire_logic_cluster/lc_4/in_3

End 

Net : video_signal_controller.VGA_X_9
T_6_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g3_1
T_5_26_wire_logic_cluster/lc_3/in_1

T_6_26_wire_logic_cluster/lc_1/out
T_6_26_lc_trk_g3_1
T_6_26_wire_logic_cluster/lc_1/in_1

T_6_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g3_1
T_5_26_wire_logic_cluster/lc_5/in_1

T_6_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g3_1
T_5_26_input_2_4
T_5_26_wire_logic_cluster/lc_4/in_2

End 

Net : video_signal_controller.VGA_X_10
T_6_26_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g2_2
T_5_26_wire_logic_cluster/lc_3/in_3

T_6_26_wire_logic_cluster/lc_2/out
T_6_26_lc_trk_g3_2
T_6_26_wire_logic_cluster/lc_2/in_1

T_6_26_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g2_2
T_5_26_wire_logic_cluster/lc_5/in_3

T_6_26_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g2_2
T_5_26_wire_logic_cluster/lc_4/in_0

End 

Net : video_signal_controller.VGA_X_7
T_6_25_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g1_7
T_5_26_wire_logic_cluster/lc_1/in_1

T_6_25_wire_logic_cluster/lc_7/out
T_6_25_lc_trk_g3_7
T_6_25_wire_logic_cluster/lc_7/in_1

T_6_25_wire_logic_cluster/lc_7/out
T_6_24_sp4_v_t_46
T_6_27_lc_trk_g0_6
T_6_27_wire_logic_cluster/lc_7/in_3

T_6_25_wire_logic_cluster/lc_7/out
T_6_20_sp12_v_t_22
T_6_30_lc_trk_g2_5
T_6_30_wire_logic_cluster/lc_4/in_3

End 

Net : video_signal_controller.n303_cascade_
T_5_26_wire_logic_cluster/lc_1/ltout
T_5_26_wire_logic_cluster/lc_2/in_2

End 

Net : video_signal_controller.VGA_X_6
T_6_25_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g1_6
T_5_26_wire_logic_cluster/lc_1/in_0

T_6_25_wire_logic_cluster/lc_6/out
T_6_25_lc_trk_g1_6
T_6_25_wire_logic_cluster/lc_6/in_1

T_6_25_wire_logic_cluster/lc_6/out
T_6_24_sp4_v_t_44
T_6_27_lc_trk_g1_4
T_6_27_wire_logic_cluster/lc_6/in_3

T_6_25_wire_logic_cluster/lc_6/out
T_6_24_sp4_v_t_44
T_6_27_lc_trk_g1_4
T_6_27_wire_logic_cluster/lc_7/in_0

T_6_25_wire_logic_cluster/lc_6/out
T_6_19_sp12_v_t_23
T_6_29_lc_trk_g3_4
T_6_29_wire_logic_cluster/lc_6/in_3

End 

Net : video_signal_controller.VGA_X_5
T_6_25_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_1/in_3

T_6_25_wire_logic_cluster/lc_5/out
T_6_25_lc_trk_g3_5
T_6_25_wire_logic_cluster/lc_5/in_1

T_6_25_wire_logic_cluster/lc_5/out
T_6_24_sp4_v_t_42
T_6_27_lc_trk_g0_2
T_6_27_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_5/out
T_6_24_sp4_v_t_42
T_6_27_lc_trk_g0_2
T_6_27_wire_logic_cluster/lc_6/in_0

T_6_25_wire_logic_cluster/lc_5/out
T_6_18_sp12_v_t_22
T_6_30_lc_trk_g2_1
T_6_30_wire_logic_cluster/lc_6/in_3

End 

Net : video_signal_controller.VGA_X_3
T_6_25_wire_logic_cluster/lc_3/out
T_5_26_lc_trk_g1_3
T_5_26_wire_logic_cluster/lc_2/in_0

T_6_25_wire_logic_cluster/lc_3/out
T_6_25_lc_trk_g1_3
T_6_25_wire_logic_cluster/lc_3/in_1

T_6_25_wire_logic_cluster/lc_3/out
T_6_24_sp12_v_t_22
T_6_27_lc_trk_g3_2
T_6_27_wire_logic_cluster/lc_2/in_1

T_6_25_wire_logic_cluster/lc_3/out
T_6_24_sp4_v_t_38
T_5_28_lc_trk_g1_3
T_5_28_wire_logic_cluster/lc_2/in_0

End 

Net : video_signal_controller.VGA_X_2
T_6_25_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g1_2
T_5_26_wire_logic_cluster/lc_2/in_1

T_6_25_wire_logic_cluster/lc_2/out
T_6_25_lc_trk_g1_2
T_6_25_wire_logic_cluster/lc_2/in_1

T_6_25_wire_logic_cluster/lc_2/out
T_6_25_sp4_h_l_9
T_5_25_sp4_v_t_44
T_5_29_sp4_v_t_37
T_4_30_lc_trk_g2_5
T_4_30_wire_logic_cluster/lc_0/in_3

End 

Net : video_signal_controller.n707
T_5_27_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g1_3
T_5_27_wire_logic_cluster/lc_7/in_3

End 

Net : video_signal_controller.VGA_Y_0
T_4_26_wire_logic_cluster/lc_0/out
T_5_27_lc_trk_g3_0
T_5_27_wire_logic_cluster/lc_3/in_0

T_4_26_wire_logic_cluster/lc_0/out
T_4_26_lc_trk_g3_0
T_4_26_wire_logic_cluster/lc_0/in_1

T_4_26_wire_logic_cluster/lc_0/out
T_3_27_lc_trk_g1_0
T_3_27_wire_logic_cluster/lc_5/in_0

T_4_26_wire_logic_cluster/lc_0/out
T_5_27_lc_trk_g3_0
T_5_27_wire_logic_cluster/lc_4/in_3

T_4_26_wire_logic_cluster/lc_0/out
T_3_27_lc_trk_g1_0
T_3_27_wire_logic_cluster/lc_1/in_0

End 

Net : video_signal_controller.VGA_Y_6
T_4_26_wire_logic_cluster/lc_6/out
T_5_27_lc_trk_g3_6
T_5_27_input_2_3
T_5_27_wire_logic_cluster/lc_3/in_2

T_4_26_wire_logic_cluster/lc_6/out
T_4_26_lc_trk_g1_6
T_4_26_wire_logic_cluster/lc_6/in_1

T_4_26_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g0_6
T_5_26_wire_logic_cluster/lc_7/in_1

T_4_26_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g1_6
T_3_27_wire_logic_cluster/lc_0/in_3

T_4_26_wire_logic_cluster/lc_6/out
T_4_26_sp4_h_l_1
T_7_26_sp4_v_t_36
T_6_30_lc_trk_g1_1
T_6_30_wire_logic_cluster/lc_3/in_3

T_4_26_wire_logic_cluster/lc_6/out
T_4_26_sp4_h_l_1
T_3_26_sp4_v_t_42
T_2_30_lc_trk_g1_7
T_2_30_wire_logic_cluster/lc_1/in_3

End 

Net : video_signal_controller.VGA_Y_3
T_4_26_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g3_3
T_5_27_wire_logic_cluster/lc_3/in_3

T_4_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g1_3
T_4_26_wire_logic_cluster/lc_3/in_1

T_4_26_wire_logic_cluster/lc_3/out
T_5_26_lc_trk_g0_3
T_5_26_wire_logic_cluster/lc_6/in_3

T_4_26_wire_logic_cluster/lc_3/out
T_3_26_lc_trk_g3_3
T_3_26_wire_logic_cluster/lc_5/in_3

T_4_26_wire_logic_cluster/lc_3/out
T_5_27_lc_trk_g3_3
T_5_27_input_2_2
T_5_27_wire_logic_cluster/lc_2/in_2

T_4_26_wire_logic_cluster/lc_3/out
T_3_27_lc_trk_g0_3
T_3_27_wire_logic_cluster/lc_6/in_1

End 

Net : video_signal_controller.n308_cascade_
T_5_27_wire_logic_cluster/lc_5/ltout
T_5_27_wire_logic_cluster/lc_6/in_2

End 

Net : video_signal_controller.VGA_Y_11
T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_5_27_lc_trk_g2_3
T_5_27_wire_logic_cluster/lc_5/in_0

T_4_27_wire_logic_cluster/lc_3/out
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_3/in_1

T_4_27_wire_logic_cluster/lc_3/out
T_4_27_sp4_h_l_11
T_3_27_lc_trk_g1_3
T_3_27_wire_logic_cluster/lc_0/in_0

End 

Net : video_signal_controller.VGA_Y_7
T_4_26_wire_logic_cluster/lc_7/out
T_5_27_lc_trk_g3_7
T_5_27_wire_logic_cluster/lc_5/in_3

T_4_26_wire_logic_cluster/lc_7/out
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_7/in_1

T_4_26_wire_logic_cluster/lc_7/out
T_3_27_lc_trk_g1_7
T_3_27_input_2_4
T_3_27_wire_logic_cluster/lc_4/in_2

T_4_26_wire_logic_cluster/lc_7/out
T_2_26_sp4_h_l_11
T_5_26_sp4_v_t_41
T_5_30_lc_trk_g0_4
T_5_30_wire_logic_cluster/lc_3/in_3

T_4_26_wire_logic_cluster/lc_7/out
T_2_26_sp4_h_l_11
T_5_26_sp4_v_t_41
T_2_30_sp4_h_l_9
T_3_30_lc_trk_g2_1
T_3_30_wire_logic_cluster/lc_2/in_1

End 

Net : video_signal_controller.VGA_Y_9
T_4_27_wire_logic_cluster/lc_1/out
T_5_27_lc_trk_g1_1
T_5_27_wire_logic_cluster/lc_3/in_1

T_4_27_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g3_1
T_4_27_wire_logic_cluster/lc_1/in_1

T_4_27_wire_logic_cluster/lc_1/out
T_3_27_lc_trk_g2_1
T_3_27_wire_logic_cluster/lc_4/in_1

T_4_27_wire_logic_cluster/lc_1/out
T_3_26_lc_trk_g2_1
T_3_26_wire_logic_cluster/lc_3/in_0

End 

Net : video_signal_controller.VGA_Y_1
T_4_26_wire_logic_cluster/lc_1/out
T_5_27_lc_trk_g3_1
T_5_27_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_lc_trk_g3_1
T_4_26_wire_logic_cluster/lc_1/in_1

T_4_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g0_1
T_5_26_wire_logic_cluster/lc_6/in_1

T_4_26_wire_logic_cluster/lc_1/out
T_3_27_lc_trk_g1_1
T_3_27_wire_logic_cluster/lc_5/in_3

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_sp4_h_l_7
T_3_26_sp4_v_t_36
T_2_27_lc_trk_g2_4
T_2_27_wire_logic_cluster/lc_3/in_3

T_4_26_wire_logic_cluster/lc_1/out
T_3_26_sp4_h_l_10
T_6_26_sp4_v_t_38
T_5_29_lc_trk_g2_6
T_5_29_wire_logic_cluster/lc_5/in_3

End 

Net : video_signal_controller.n542
T_4_27_wire_logic_cluster/lc_2/cout
T_4_27_wire_logic_cluster/lc_3/in_3

End 

Net : video_signal_controller.VGA_Y_4
T_4_26_wire_logic_cluster/lc_4/out
T_5_27_lc_trk_g3_4
T_5_27_wire_logic_cluster/lc_6/in_1

T_4_26_wire_logic_cluster/lc_4/out
T_4_26_lc_trk_g3_4
T_4_26_wire_logic_cluster/lc_4/in_1

T_4_26_wire_logic_cluster/lc_4/out
T_5_26_lc_trk_g0_4
T_5_26_input_2_6
T_5_26_wire_logic_cluster/lc_6/in_2

T_4_26_wire_logic_cluster/lc_4/out
T_3_26_sp4_h_l_0
T_2_26_lc_trk_g1_0
T_2_26_wire_logic_cluster/lc_6/in_3

T_4_26_wire_logic_cluster/lc_4/out
T_3_27_lc_trk_g0_4
T_3_27_wire_logic_cluster/lc_7/in_3

T_4_26_wire_logic_cluster/lc_4/out
T_3_26_sp4_h_l_0
T_6_26_sp4_v_t_40
T_6_28_lc_trk_g2_5
T_6_28_wire_logic_cluster/lc_1/in_0

End 

Net : video_signal_controller.VGA_Y_10
T_4_27_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g0_2
T_5_27_wire_logic_cluster/lc_5/in_1

T_4_27_wire_logic_cluster/lc_2/out
T_4_27_lc_trk_g1_2
T_4_27_wire_logic_cluster/lc_2/in_1

T_4_27_wire_logic_cluster/lc_2/out
T_3_27_lc_trk_g3_2
T_3_27_wire_logic_cluster/lc_6/in_3

End 

Net : video_signal_controller.n541
T_4_27_wire_logic_cluster/lc_1/cout
T_4_27_wire_logic_cluster/lc_2/in_3

Net : video_signal_controller.VGA_Y_8
T_4_27_wire_logic_cluster/lc_0/out
T_5_27_lc_trk_g1_0
T_5_27_input_2_5
T_5_27_wire_logic_cluster/lc_5/in_2

T_4_27_wire_logic_cluster/lc_0/out
T_4_27_lc_trk_g3_0
T_4_27_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_0/out
T_3_27_lc_trk_g3_0
T_3_27_wire_logic_cluster/lc_4/in_3

End 

Net : video_signal_controller.n540
T_4_27_wire_logic_cluster/lc_0/cout
T_4_27_wire_logic_cluster/lc_1/in_3

Net : video_signal_controller.VGA_Y_2
T_4_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g1_2
T_4_26_wire_logic_cluster/lc_2/in_1

T_4_26_wire_logic_cluster/lc_2/out
T_5_27_lc_trk_g2_2
T_5_27_wire_logic_cluster/lc_7/in_1

T_4_26_wire_logic_cluster/lc_2/out
T_5_26_lc_trk_g0_2
T_5_26_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_2/out
T_2_26_sp4_h_l_1
T_2_26_lc_trk_g1_4
T_2_26_wire_logic_cluster/lc_0/in_3

T_4_26_wire_logic_cluster/lc_2/out
T_3_27_lc_trk_g0_2
T_3_27_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_2/out
T_5_25_sp4_v_t_37
T_5_29_lc_trk_g1_0
T_5_29_wire_logic_cluster/lc_1/in_0

End 

Net : video_signal_controller.VGA_Y_5
T_4_26_wire_logic_cluster/lc_5/out
T_5_27_lc_trk_g2_5
T_5_27_wire_logic_cluster/lc_7/in_0

T_4_26_wire_logic_cluster/lc_5/out
T_4_26_lc_trk_g1_5
T_4_26_wire_logic_cluster/lc_5/in_1

T_4_26_wire_logic_cluster/lc_5/out
T_3_26_lc_trk_g3_5
T_3_26_wire_logic_cluster/lc_3/in_3

T_4_26_wire_logic_cluster/lc_5/out
T_3_26_sp4_h_l_2
T_2_26_lc_trk_g0_2
T_2_26_wire_logic_cluster/lc_2/in_0

T_4_26_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_4/in_0

T_4_26_wire_logic_cluster/lc_5/out
T_3_26_sp4_h_l_2
T_6_26_sp4_v_t_42
T_6_29_lc_trk_g0_2
T_6_29_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_4_27_0_
T_4_27_wire_logic_cluster/carry_in_mux/cout
T_4_27_wire_logic_cluster/lc_0/in_3

Net : video_signal_controller.n528
T_6_25_wire_logic_cluster/lc_6/cout
T_6_25_wire_logic_cluster/lc_7/in_3

Net : video_signal_controller.n538
T_4_26_wire_logic_cluster/lc_6/cout
T_4_26_wire_logic_cluster/lc_7/in_3

Net : video_signal_controller.n527
T_6_25_wire_logic_cluster/lc_5/cout
T_6_25_wire_logic_cluster/lc_6/in_3

Net : video_signal_controller.n537
T_4_26_wire_logic_cluster/lc_5/cout
T_4_26_wire_logic_cluster/lc_6/in_3

Net : video_signal_controller.n526
T_6_25_wire_logic_cluster/lc_4/cout
T_6_25_wire_logic_cluster/lc_5/in_3

Net : video_signal_controller.n536
T_4_26_wire_logic_cluster/lc_4/cout
T_4_26_wire_logic_cluster/lc_5/in_3

Net : video_signal_controller.n525
T_6_25_wire_logic_cluster/lc_3/cout
T_6_25_wire_logic_cluster/lc_4/in_3

Net : video_signal_controller.n535
T_4_26_wire_logic_cluster/lc_3/cout
T_4_26_wire_logic_cluster/lc_4/in_3

Net : video_signal_controller.n531
T_6_26_wire_logic_cluster/lc_1/cout
T_6_26_wire_logic_cluster/lc_2/in_3

End 

Net : video_signal_controller.n524
T_6_25_wire_logic_cluster/lc_2/cout
T_6_25_wire_logic_cluster/lc_3/in_3

Net : video_signal_controller.n534
T_4_26_wire_logic_cluster/lc_2/cout
T_4_26_wire_logic_cluster/lc_3/in_3

Net : video_signal_controller.n530
T_6_26_wire_logic_cluster/lc_0/cout
T_6_26_wire_logic_cluster/lc_1/in_3

Net : video_signal_controller.n523
T_6_25_wire_logic_cluster/lc_1/cout
T_6_25_wire_logic_cluster/lc_2/in_3

Net : video_signal_controller.n533
T_4_26_wire_logic_cluster/lc_1/cout
T_4_26_wire_logic_cluster/lc_2/in_3

Net : bfn_6_26_0_
T_6_26_wire_logic_cluster/carry_in_mux/cout
T_6_26_wire_logic_cluster/lc_0/in_3

Net : video_signal_controller.n522
T_6_25_wire_logic_cluster/lc_0/cout
T_6_25_wire_logic_cluster/lc_1/in_3

Net : video_signal_controller.n532
T_4_26_wire_logic_cluster/lc_0/cout
T_4_26_wire_logic_cluster/lc_1/in_3

Net : FRAME_COUNTER_3
T_4_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/in_3

T_4_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_3/in_1

End 

Net : n693
T_5_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g0_3
T_5_20_wire_logic_cluster/lc_1/in_0

End 

Net : FRAME_COUNTER_1
T_4_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_3/in_0

T_4_20_wire_logic_cluster/lc_1/out
T_4_20_lc_trk_g3_1
T_4_20_wire_logic_cluster/lc_1/in_1

End 

Net : n326
T_5_20_wire_logic_cluster/lc_1/out
T_0_20_span12_horz_1
T_5_20_sp4_h_l_4
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_1/out
T_0_20_span12_horz_1
T_5_20_sp4_h_l_4
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_1/out
T_0_20_span12_horz_1
T_5_20_sp4_h_l_4
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_1/out
T_0_20_span12_horz_1
T_5_20_sp4_h_l_4
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_1/out
T_0_20_span12_horz_1
T_5_20_sp4_h_l_4
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/s_r

T_5_20_wire_logic_cluster/lc_1/out
T_0_20_span12_horz_1
T_5_20_sp4_h_l_4
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_5/s_r

End 

Net : FRAME_COUNTER_5
T_4_20_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_0/in_0

T_4_20_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g2_5
T_4_20_wire_logic_cluster/lc_5/in_0

End 

Net : n691_cascade_
T_5_20_wire_logic_cluster/lc_0/ltout
T_5_20_wire_logic_cluster/lc_1/in_2

End 

Net : FRAME_COUNTER_0
T_4_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g1_0
T_5_20_wire_logic_cluster/lc_0/in_3

T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g3_0
T_4_20_wire_logic_cluster/lc_0/in_1

End 

Net : FRAME_COUNTER_4
T_4_20_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_1/in_1

T_4_20_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g3_4
T_4_20_wire_logic_cluster/lc_4/in_1

End 

Net : FRAME_COUNTER_2
T_4_20_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g0_2
T_5_20_wire_logic_cluster/lc_1/in_3

T_4_20_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g1_2
T_4_20_wire_logic_cluster/lc_2/in_1

End 

Net : n326_cascade_
T_5_20_wire_logic_cluster/lc_1/ltout
T_5_20_wire_logic_cluster/lc_2/in_2

End 

Net : n547
T_4_20_wire_logic_cluster/lc_4/cout
T_4_20_wire_logic_cluster/lc_5/in_3

End 

Net : n546
T_4_20_wire_logic_cluster/lc_3/cout
T_4_20_wire_logic_cluster/lc_4/in_3

Net : n545
T_4_20_wire_logic_cluster/lc_2/cout
T_4_20_wire_logic_cluster/lc_3/in_3

Net : n544
T_4_20_wire_logic_cluster/lc_1/cout
T_4_20_wire_logic_cluster/lc_2/in_3

Net : n543
T_4_20_wire_logic_cluster/lc_0/cout
T_4_20_wire_logic_cluster/lc_1/in_3

Net : PULSE_1HZ
T_5_20_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g3_2
T_5_20_wire_logic_cluster/lc_2/in_3

T_5_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g0_2
T_6_20_wire_logic_cluster/lc_7/in_3

End 

Net : DEBUG_c_7
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_lc_trk_g1_0
T_6_20_wire_logic_cluster/lc_7/in_0

End 

Net : LED_c
T_6_20_wire_logic_cluster/lc_7/out
T_0_20_span12_horz_10
T_7_8_sp12_v_t_22
T_8_8_sp12_h_l_1
T_19_0_span12_vert_14
T_19_0_span4_vert_31
T_19_0_span4_horz_r_1
T_22_0_lc_trk_g0_5
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : TVP_CLK_c
T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : TVP_VSYNC_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_20_wire_logic_cluster/lc_3/clk

End 

Net : TVP_VSYNC_pad_gb_input
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_8
T_4_5_sp12_h_l_0
T_3_5_sp12_v_t_23
T_0_17_span12_horz_19
T_0_17_lc_trk_g0_3
T_0_17_wire_gbuf/in

End 

Net : bfn_4_20_0_
Net : bfn_4_26_0_
Net : bfn_6_25_0_
Net : ADV_B_c_0
T_5_27_wire_logic_cluster/lc_4/out
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_36
T_9_31_sp4_v_t_36
T_9_33_span4_horz_r_0
T_11_33_lc_trk_g1_0
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_1
T_5_29_wire_logic_cluster/lc_5/out
T_5_29_sp12_h_l_1
T_13_29_sp4_h_l_8
T_16_29_sp4_v_t_36
T_16_33_span4_horz_r_0
T_19_33_lc_trk_g1_4
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : video_signal_controller.VGA_VISIBLE
T_5_26_wire_logic_cluster/lc_0/out
T_5_27_lc_trk_g0_0
T_5_27_wire_logic_cluster/lc_4/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_27_lc_trk_g0_0
T_5_27_wire_logic_cluster/lc_2/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_24_sp4_v_t_45
T_5_28_lc_trk_g1_0
T_5_28_wire_logic_cluster/lc_2/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_3_26_lc_trk_g1_0
T_3_26_wire_logic_cluster/lc_5/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_22_sp12_v_t_23
T_5_29_lc_trk_g3_3
T_5_29_wire_logic_cluster/lc_1/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_5_22_sp12_v_t_23
T_5_29_lc_trk_g3_3
T_5_29_wire_logic_cluster/lc_5/in_1

T_5_26_wire_logic_cluster/lc_0/out
T_2_26_sp12_h_l_0
T_2_26_lc_trk_g0_3
T_2_26_wire_logic_cluster/lc_2/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_2_26_sp12_h_l_0
T_2_26_lc_trk_g0_3
T_2_26_wire_logic_cluster/lc_6/in_1

T_5_26_wire_logic_cluster/lc_0/out
T_2_26_sp12_h_l_0
T_2_26_lc_trk_g0_3
T_2_26_wire_logic_cluster/lc_0/in_1

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_7_26_sp4_v_t_45
T_6_28_lc_trk_g2_0
T_6_28_wire_logic_cluster/lc_1/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_3_26_sp4_v_t_39
T_3_27_lc_trk_g3_7
T_3_27_wire_logic_cluster/lc_1/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_5_22_sp12_v_t_23
T_5_30_lc_trk_g3_0
T_5_30_wire_logic_cluster/lc_1/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_22_sp12_v_t_23
T_5_30_lc_trk_g3_0
T_5_30_wire_logic_cluster/lc_3/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_22_sp12_v_t_23
T_5_30_lc_trk_g3_0
T_5_30_wire_logic_cluster/lc_2/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_3_26_sp4_v_t_39
T_2_27_lc_trk_g2_7
T_2_27_wire_logic_cluster/lc_3/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_7_26_sp4_v_t_45
T_6_29_lc_trk_g3_5
T_6_29_wire_logic_cluster/lc_1/in_1

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_7_26_sp4_v_t_45
T_6_29_lc_trk_g3_5
T_6_29_wire_logic_cluster/lc_6/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_7_26_sp4_v_t_45
T_6_30_lc_trk_g2_0
T_6_30_wire_logic_cluster/lc_3/in_1

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_7_26_sp4_v_t_45
T_6_30_lc_trk_g2_0
T_6_30_wire_logic_cluster/lc_4/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_7_26_sp4_v_t_45
T_6_30_lc_trk_g2_0
T_6_30_wire_logic_cluster/lc_6/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_24_sp4_v_t_45
T_5_28_sp4_v_t_46
T_4_30_lc_trk_g0_0
T_4_30_wire_logic_cluster/lc_0/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_3_26_sp4_v_t_39
T_3_30_lc_trk_g0_2
T_3_30_wire_logic_cluster/lc_3/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_3_26_sp4_v_t_39
T_3_30_lc_trk_g1_2
T_3_30_wire_logic_cluster/lc_2/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_4_26_sp4_h_l_8
T_3_26_sp4_v_t_39
T_2_30_lc_trk_g1_2
T_2_30_wire_logic_cluster/lc_1/in_0

End 

Net : video_signal_controller.VGA_VISIBLE_N_177
T_5_26_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g3_7
T_5_26_wire_logic_cluster/lc_0/in_0

End 

Net : ADV_B_c_2
T_5_29_wire_logic_cluster/lc_1/out
T_0_29_span12_horz_1
T_13_29_sp12_h_l_1
T_17_29_sp4_h_l_4
T_20_29_sp4_v_t_44
T_20_33_lc_trk_g0_1
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_3
T_5_27_wire_logic_cluster/lc_2/out
T_0_27_span12_horz_3
T_12_27_sp12_h_l_0
T_21_27_sp4_h_l_11
T_24_27_sp4_v_t_41
T_24_31_sp4_v_t_42
T_24_33_span4_horz_r_1
T_27_33_lc_trk_g1_5
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : VGA_HS_N_171
T_5_26_wire_logic_cluster/lc_4/out
T_4_26_sp4_h_l_0
T_0_26_span4_horz_13
T_0_22_span4_vert_t_14
T_0_18_span4_vert_t_14
T_0_21_lc_trk_g0_6
T_0_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_B_c_4
T_6_28_wire_logic_cluster/lc_1/out
T_6_17_sp12_v_t_22
T_7_29_sp12_h_l_1
T_19_29_sp12_h_l_1
T_23_29_sp4_h_l_4
T_26_29_sp4_v_t_44
T_26_33_lc_trk_g0_1
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_5
T_6_29_wire_logic_cluster/lc_1/out
T_2_29_sp12_h_l_1
T_14_29_sp12_h_l_1
T_22_29_sp4_h_l_8
T_25_29_sp4_v_t_36
T_25_33_span4_horz_r_0
T_28_33_lc_trk_g1_4
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_6
T_6_30_wire_logic_cluster/lc_3/out
T_6_21_sp12_v_t_22
T_7_21_sp12_h_l_1
T_19_21_sp12_h_l_1
T_30_21_sp12_v_t_22
T_30_33_lc_trk_g0_1
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_7
T_5_30_wire_logic_cluster/lc_3/out
T_5_29_sp12_v_t_22
T_6_29_sp12_h_l_1
T_18_29_sp12_h_l_1
T_28_29_sp4_h_l_10
T_31_29_sp4_v_t_47
T_31_33_lc_trk_g1_2
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_CLK_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_0_17_span4_horz_7
T_0_17_span4_vert_t_13
T_0_18_lc_trk_g1_5
T_0_18_wire_io_cluster/io_0/D_OUT_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_21_sp4_v_t_43
T_5_25_sp4_h_l_0
T_6_25_lc_trk_g2_0
T_6_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_0_17_span4_horz_7
T_0_17_span4_vert_t_13
T_0_21_span4_horz_31
T_2_21_sp4_v_t_37
T_3_25_sp4_h_l_0
T_6_25_sp4_v_t_40
T_6_26_lc_trk_g2_0
T_6_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_0_17_span4_horz_7
T_0_17_span4_vert_t_13
T_0_21_span4_horz_31
T_2_21_sp4_v_t_37
T_3_25_sp4_h_l_0
T_6_25_sp4_v_t_40
T_6_26_lc_trk_g2_0
T_6_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_13_sp4_v_t_39
T_0_17_span4_horz_7
T_0_17_span4_vert_t_13
T_0_21_span4_horz_31
T_2_21_sp4_v_t_37
T_3_25_sp4_h_l_0
T_6_25_sp4_v_t_40
T_6_26_lc_trk_g2_0
T_6_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_23_sp4_v_t_41
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_27_lc_trk_g2_0
T_4_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_27_lc_trk_g2_0
T_4_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_27_lc_trk_g2_0
T_4_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_5_7_sp12_h_l_0
T_4_7_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_27_lc_trk_g2_0
T_4_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_16_7_sp12_v_t_23
T_16_19_sp12_v_t_23
T_17_31_sp12_h_l_0
T_26_31_sp4_h_l_11
T_29_31_sp4_v_t_41
T_29_33_lc_trk_g1_4
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_0
T_5_30_wire_logic_cluster/lc_1/out
T_5_30_sp4_h_l_7
T_0_30_span4_horz_7
T_0_30_span4_vert_t_13
T_2_33_lc_trk_g1_5
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_1
T_3_30_wire_logic_cluster/lc_3/out
T_3_29_sp4_v_t_38
T_3_33_lc_trk_g0_3
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_G_c_2
T_4_30_wire_logic_cluster/lc_0/out
T_4_26_sp12_v_t_23
T_4_33_lc_trk_g1_3
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_3
T_5_28_wire_logic_cluster/lc_2/out
T_5_27_sp4_v_t_36
T_5_31_sp4_v_t_36
T_1_33_span4_horz_r_0
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_4
T_5_30_wire_logic_cluster/lc_2/out
T_5_29_sp4_v_t_36
T_5_33_lc_trk_g1_1
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_5
T_6_30_wire_logic_cluster/lc_6/out
T_6_30_sp4_h_l_1
T_9_30_sp4_v_t_36
T_9_33_lc_trk_g0_4
T_9_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : video_signal_controller.n10_cascade_
T_5_26_wire_logic_cluster/lc_6/ltout
T_5_26_wire_logic_cluster/lc_7/in_2

End 

Net : ADV_G_c_6
T_6_29_wire_logic_cluster/lc_6/out
T_6_28_sp4_v_t_44
T_7_32_sp4_h_l_9
T_10_32_sp4_v_t_39
T_10_33_lc_trk_g0_7
T_10_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : video_signal_controller.n18_cascade_
T_3_27_wire_logic_cluster/lc_6/ltout
T_3_27_wire_logic_cluster/lc_7/in_2

End 

Net : video_signal_controller.n19
T_6_27_wire_logic_cluster/lc_7/out
T_5_26_lc_trk_g2_7
T_5_26_wire_logic_cluster/lc_4/in_1

End 

Net : video_signal_controller.n22
T_6_27_wire_logic_cluster/lc_2/out
T_6_27_lc_trk_g2_2
T_6_27_wire_logic_cluster/lc_7/in_1

End 

Net : video_signal_controller.n24_cascade_
T_3_27_wire_logic_cluster/lc_5/ltout
T_3_27_wire_logic_cluster/lc_6/in_2

End 

Net : video_signal_controller.n303
T_5_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g1_1
T_5_26_input_2_0
T_5_26_wire_logic_cluster/lc_0/in_2

End 

Net : ADV_G_c_7
T_6_30_wire_logic_cluster/lc_4/out
T_7_30_sp12_h_l_0
T_8_30_sp4_h_l_3
T_11_30_sp4_v_t_45
T_11_33_lc_trk_g1_5
T_11_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : video_signal_controller.n308
T_5_27_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g0_5
T_5_26_wire_logic_cluster/lc_7/in_0

End 

Net : ADV_R_c_0
T_3_27_wire_logic_cluster/lc_1/out
T_0_27_span12_horz_5
T_0_27_lc_trk_g0_5
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_1
T_2_27_wire_logic_cluster/lc_3/out
T_0_27_span12_horz_10
T_0_27_lc_trk_g0_2
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_2
T_2_26_wire_logic_cluster/lc_0/out
T_2_22_sp12_v_t_23
T_0_22_span12_horz_20
T_0_22_lc_trk_g0_4
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_3
T_3_26_wire_logic_cluster/lc_5/out
T_3_25_sp4_v_t_42
T_3_21_sp4_v_t_38
T_0_21_span4_horz_20
T_0_21_lc_trk_g1_4
T_0_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_4
T_2_26_wire_logic_cluster/lc_6/out
T_2_25_sp4_v_t_44
T_0_25_span4_horz_27
T_0_25_lc_trk_g1_3
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_5
T_2_26_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_36
T_0_25_span4_horz_31
T_0_25_lc_trk_g0_7
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_6
T_2_30_wire_logic_cluster/lc_1/out
T_0_30_span4_horz_10
T_0_30_lc_trk_g1_2
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_7
T_3_30_wire_logic_cluster/lc_2/out
T_0_30_span4_horz_1
T_0_30_lc_trk_g1_1
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_VSYNC_c
T_3_27_wire_logic_cluster/lc_7/out
T_3_22_sp12_v_t_22
T_0_22_span12_horz_18
T_0_22_lc_trk_g1_2
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_17_10_wire_logic_cluster/lc_5/out
T_9_10_sp12_h_l_1
T_20_0_span12_vert_18
T_20_0_lc_trk_g1_2
T_16_0_wire_pll/RESET

T_17_10_wire_logic_cluster/lc_5/out
T_9_10_sp12_h_l_1
T_20_10_sp12_v_t_22
T_20_22_sp12_v_t_22
T_20_33_lc_trk_g0_2
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : video_signal_controller.n6
T_3_26_wire_logic_cluster/lc_3/out
T_3_26_sp4_h_l_11
T_5_26_lc_trk_g2_6
T_5_26_wire_logic_cluster/lc_7/in_3

End 

Net : video_signal_controller.n650_cascade_
T_6_27_wire_logic_cluster/lc_6/ltout
T_6_27_wire_logic_cluster/lc_7/in_2

End 

Net : video_signal_controller.n701
T_3_27_wire_logic_cluster/lc_0/out
T_3_27_lc_trk_g0_0
T_3_27_wire_logic_cluster/lc_7/in_1

End 

Net : video_signal_controller.n703
T_3_27_wire_logic_cluster/lc_4/out
T_3_27_lc_trk_g3_4
T_3_27_wire_logic_cluster/lc_7/in_0

End 

Net : video_signal_controller.n718
T_5_26_wire_logic_cluster/lc_5/out
T_5_26_lc_trk_g2_5
T_5_26_wire_logic_cluster/lc_0/in_1

End 

