# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Camino_Dos.srcs/sources_1/new/ControlALU.vhd" \

# Do not sort compile order
nosort
