Analysis & Synthesis report for experiement_digital_recorder
Mon Jun 04 10:53:31 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |experiement_digital_recorder|LooperSM:inst1|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for audio_codec_controller:audio_codec_controller_inst
 16. Source assignments for recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated
 17. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst
 18. Parameter Settings for User Entity Instance: recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_COMPARE:inst24
 20. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst3
 21. Parameter Settings for Inferred Entity Instance: Looper_integrator:inst3|lpm_divide:Div0
 22. altsyncram Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 04 10:53:31 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; experiement_digital_recorder                ;
; Top-level Entity Name           ; experiement_digital_recorder                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 677                                         ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,195,360                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                                          ; Setting                      ; Default Value                ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6               ;                              ;
; Top-level entity name                                                           ; experiement_digital_recorder ; experiement_digital_recorder ;
; Family name                                                                     ; Cyclone V                    ; Cyclone V                    ;
; Use smart compilation                                                           ; Off                          ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                           ; On                           ;
; Enable compact report table                                                     ; Off                          ; Off                          ;
; Restructure Multiplexers                                                        ; Auto                         ; Auto                         ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                          ; Off                          ;
; Create Debugging Nodes for IP Cores                                             ; Off                          ; Off                          ;
; Preserve fewer node names                                                       ; On                           ; On                           ;
; OpenCore Plus hardware evaluation                                               ; Enable                       ; Enable                       ;
; Verilog Version                                                                 ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                                    ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                                        ; Auto                         ; Auto                         ;
; Safe State Machine                                                              ; Off                          ; Off                          ;
; Extract Verilog State Machines                                                  ; On                           ; On                           ;
; Extract VHDL State Machines                                                     ; On                           ; On                           ;
; Ignore Verilog initial constructs                                               ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                                      ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                                  ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                                       ; On                           ; On                           ;
; Parallel Synthesis                                                              ; On                           ; On                           ;
; DSP Block Balancing                                                             ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                                              ; On                           ; On                           ;
; Power-Up Don't Care                                                             ; On                           ; On                           ;
; Remove Redundant Logic Cells                                                    ; Off                          ; Off                          ;
; Remove Duplicate Registers                                                      ; On                           ; On                           ;
; Ignore CARRY Buffers                                                            ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                                          ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                                           ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                                            ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                                             ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                          ; Off                          ;
; Optimization Technique                                                          ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                                              ; 70                           ; 70                           ;
; Auto Carry Chains                                                               ; On                           ; On                           ;
; Auto Open-Drain Pins                                                            ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                          ; Off                          ;
; Auto ROM Replacement                                                            ; On                           ; On                           ;
; Auto RAM Replacement                                                            ; On                           ; On                           ;
; Auto DSP Block Replacement                                                      ; On                           ; On                           ;
; Auto Shift Register Replacement                                                 ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                                   ; On                           ; On                           ;
; Strict RAM Replacement                                                          ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                               ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                                          ; Off                          ; Off                          ;
; Auto Resource Sharing                                                           ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                                   ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                             ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                               ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                                         ; On                           ; On                           ;
; Report Parameter Settings                                                       ; On                           ; On                           ;
; Report Source Assignments                                                       ; On                           ; On                           ;
; Report Connectivity Checks                                                      ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                          ; Off                          ;
; Synchronization Register Chain Length                                           ; 3                            ; 3                            ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                               ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                                 ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                          ; 100                          ;
; Clock MUX Protection                                                            ; On                           ; On                           ;
; Auto Gated Clock Conversion                                                     ; Off                          ; Off                          ;
; Block Design Naming                                                             ; Auto                         ; Auto                         ;
; SDC constraint protection                                                       ; Off                          ; Off                          ;
; Synthesis Effort                                                                ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                                              ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                                     ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                                          ; On                           ; On                           ;
; Automatic Parallel Synthesis                                                    ; On                           ; On                           ;
; Partial Reconfiguration Bitstream ID                                            ; Off                          ; Off                          ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; experiement_digital_recorder.bdf ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/lab_project/Looper_trial/experiement_digital_recorder.bdf  ;         ;
; prescaler.vhd                    ; yes             ; User VHDL File                     ; C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd                     ;         ;
; audio_codec_controller.qxp       ; yes             ; User File                          ; C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp        ;         ;
; addr_counter.vhd                 ; yes             ; User VHDL File                     ; C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd                  ;         ;
; dpram.vhd                        ; yes             ; User Wizard-Generated File         ; C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd                         ;         ;
; recorder_module_looper.bdf       ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf        ;         ;
; Looper_integrator.vhd            ; yes             ; User VHDL File                     ; C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd             ;         ;
; SM/LooperSM.vhd                  ; yes             ; User VHDL File                     ; C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd                   ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_o6v3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf            ;         ;
; db/decode_sma.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/decode_sma.tdf                 ;         ;
; db/mux_rib.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/mux_rib.tdf                    ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf       ;         ;
; comptree.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/comptree.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/cmpr_ihd.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/cmpr_ihd.tdf                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_apo.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_divide_apo.tdf             ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/abs_divider_jbg.tdf            ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/alt_u_div_mve.tdf              ;         ;
; db/lpm_abs_jn9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_jn9.tdf                ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_4p9.tdf                ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 885            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1444           ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 295            ;
;     -- 5 input functions                    ; 181            ;
;     -- 4 input functions                    ; 182            ;
;     -- <=3 input functions                  ; 782            ;
;                                             ;                ;
; Dedicated logic registers                   ; 677            ;
;                                             ;                ;
; I/O pins                                    ; 21             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 4195360        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 950            ;
; Total fan-out                               ; 16428          ;
; Average fan-out                             ; 6.13           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                    ; Entity Name                  ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |experiement_digital_recorder                                   ; 1444 (0)            ; 677 (0)                   ; 4195360           ; 0          ; 21   ; 0            ; |experiement_digital_recorder                                                                                                                                                                                                                                                          ; experiement_digital_recorder ; work         ;
;    |LooperSM:inst1|                                             ; 267 (267)           ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|LooperSM:inst1                                                                                                                                                                                                                                           ; LooperSM                     ; work         ;
;    |Looper_integrator:inst3|                                    ; 634 (213)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3                                                                                                                                                                                                                                  ; Looper_integrator            ; work         ;
;       |lpm_divide:Div0|                                         ; 421 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0                                                                                                                                                                                                                  ; lpm_divide                   ; work         ;
;          |lpm_divide_apo:auto_generated|                        ; 421 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated                                                                                                                                                                                    ; lpm_divide_apo               ; work         ;
;             |abs_divider_jbg:divider|                           ; 421 (32)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                                                                                                                                                            ; abs_divider_jbg              ; work         ;
;                |alt_u_div_mve:divider|                          ; 357 (357)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider                                                                                                                                      ; alt_u_div_mve                ; work         ;
;                |lpm_abs_4p9:my_abs_num|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                     ; lpm_abs_4p9                  ; work         ;
;    |audio_codec_controller:audio_codec_controller_inst|         ; 353 (3)             ; 396 (0)                   ; 1056              ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst                                                                                                                                                                                                       ; audio_codec_controller       ; work         ;
;       |CLOCK_500:CLOCK_500_inst|                                ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|CLOCK_500:CLOCK_500_inst                                                                                                                                                                              ; CLOCK_500                    ; work         ;
;       |DBounce:DBounce_inst|                                    ; 21 (21)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|DBounce:DBounce_inst                                                                                                                                                                                  ; DBounce                      ; work         ;
;       |adc2parallel:adc2parallel_left_inst|                     ; 66 (30)             ; 104 (44)                  ; 32                ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst                                                                                                                                                                   ; adc2parallel                 ; work         ;
;          |adc_synch_fifo:adc_synch_fifo_inst|                   ; 36 (0)              ; 60 (0)                    ; 32                ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst                                                                                                                                ; adc_synch_fifo               ; work         ;
;             |dcfifo:dcfifo_component|                           ; 36 (0)              ; 60 (0)                    ; 32                ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                        ; dcfifo                       ; work         ;
;                |dcfifo_6hr1:auto_generated|                     ; 36 (6)              ; 60 (22)                   ; 32                ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated                                                                             ; dcfifo_6hr1                  ; work         ;
;                   |a_graycounter_8cc:wrptr_g1p|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                 ; a_graycounter_8cc            ; work         ;
;                   |a_graycounter_cu6:rdptr_g1p|                 ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                 ; a_graycounter_cu6            ; work         ;
;                   |alt_synch_pipe_tnl:rs_dgwp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                  ; alt_synch_pipe_tnl           ; work         ;
;                      |dffpipe_ed9:dffpipe13|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13                            ; dffpipe_ed9                  ; work         ;
;                   |alt_synch_pipe_unl:ws_dgrp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                  ; alt_synch_pipe_unl           ; work         ;
;                      |dffpipe_fd9:dffpipe16|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16                            ; dffpipe_fd9                  ; work         ;
;                   |altsyncram_k2d1:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram                                                    ; altsyncram_k2d1              ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                               ; mux_5r7                      ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                               ; mux_5r7                      ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                              ; mux_5r7                      ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                              ; mux_5r7                      ; work         ;
;       |adc2parallel:adc2parallel_right_inst|                    ; 50 (18)             ; 69 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst                                                                                                                                                                  ; adc2parallel                 ; work         ;
;          |adc_synch_fifo:adc_synch_fifo_inst|                   ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst                                                                                                                               ; adc_synch_fifo               ; work         ;
;             |dcfifo:dcfifo_component|                           ; 32 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                       ; dcfifo                       ; work         ;
;                |dcfifo_6hr1:auto_generated|                     ; 32 (4)              ; 60 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated                                                                            ; dcfifo_6hr1                  ; work         ;
;                   |a_graycounter_8cc:wrptr_g1p|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p                                                ; a_graycounter_8cc            ; work         ;
;                   |a_graycounter_cu6:rdptr_g1p|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p                                                ; a_graycounter_cu6            ; work         ;
;                   |alt_synch_pipe_tnl:rs_dgwp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                 ; alt_synch_pipe_tnl           ; work         ;
;                      |dffpipe_ed9:dffpipe13|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13                           ; dffpipe_ed9                  ; work         ;
;                   |alt_synch_pipe_unl:ws_dgrp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                 ; alt_synch_pipe_unl           ; work         ;
;                      |dffpipe_fd9:dffpipe16|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe16                           ; dffpipe_fd9                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                              ; mux_5r7                      ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                              ; mux_5r7                      ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                             ; mux_5r7                      ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                             ; mux_5r7                      ; work         ;
;       |dac2serial:dac2serial_left_inst|                         ; 74 (39)             ; 80 (20)                   ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst                                                                                                                                                                       ; dac2serial                   ; work         ;
;          |dac_synchronizer:dac_synchronizer_inst|               ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                ; dac_synchronizer             ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; dcfifo_mixed_widths          ; work         ;
;                |dcfifo_2hl1:auto_generated|                     ; 35 (6)              ; 60 (18)                   ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated                                                   ; dcfifo_2hl1                  ; work         ;
;                   |a_graycounter_6ub:wrptr_g1p|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p                       ; a_graycounter_6ub            ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|                 ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p                       ; a_graycounter_9g6            ; work         ;
;                   |alt_synch_pipe_e9l:rs_dgwp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                        ; alt_synch_pipe_e9l           ; work         ;
;                      |dffpipe_vu8:dffpipe10|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10  ; dffpipe_vu8                  ; work         ;
;                   |alt_synch_pipe_f9l:ws_dgrp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                        ; alt_synch_pipe_f9l           ; work         ;
;                      |dffpipe_0v8:dffpipe13|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13  ; dffpipe_0v8                  ; work         ;
;                   |altsyncram_0571:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram                          ; altsyncram_0571              ; work         ;
;                   |cmpr_uu5:rdempty_eq_comp|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:rdempty_eq_comp                          ; cmpr_uu5                     ; work         ;
;                   |cmpr_uu5:wrfull_eq_comp|                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:wrfull_eq_comp                           ; cmpr_uu5                     ; work         ;
;                   |cntr_ded:cntr_b|                             ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b                                   ; cntr_ded                     ; work         ;
;       |dac2serial:dac2serial_right_inst|                        ; 75 (40)             ; 80 (20)                   ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst                                                                                                                                                                      ; dac2serial                   ; work         ;
;          |dac_synchronizer:dac_synchronizer_inst|               ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                               ; dac_synchronizer             ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 35 (0)              ; 60 (0)                    ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths          ; work         ;
;                |dcfifo_2hl1:auto_generated|                     ; 35 (6)              ; 60 (18)                   ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated                                                  ; dcfifo_2hl1                  ; work         ;
;                   |a_graycounter_6ub:wrptr_g1p|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p                      ; a_graycounter_6ub            ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|                 ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p                      ; a_graycounter_9g6            ; work         ;
;                   |alt_synch_pipe_e9l:rs_dgwp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                       ; alt_synch_pipe_e9l           ; work         ;
;                      |dffpipe_vu8:dffpipe10|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10 ; dffpipe_vu8                  ; work         ;
;                   |alt_synch_pipe_f9l:ws_dgrp|                  ; 0 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                       ; alt_synch_pipe_f9l           ; work         ;
;                      |dffpipe_0v8:dffpipe13|                    ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe13 ; dffpipe_0v8                  ; work         ;
;                   |altsyncram_0571:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram                         ; altsyncram_0571              ; work         ;
;                   |cmpr_uu5:rdempty_eq_comp|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:rdempty_eq_comp                         ; cmpr_uu5                     ; work         ;
;                   |cmpr_uu5:wrfull_eq_comp|                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cmpr_uu5:wrfull_eq_comp                          ; cmpr_uu5                     ; work         ;
;                   |cntr_ded:cntr_b|                             ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b                                  ; cntr_ded                     ; work         ;
;       |i2c:i2c_inst|                                            ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst                                                                                                                                                                                          ; i2c                          ; work         ;
;    |recorder_module_looper:inst|                                ; 190 (0)             ; 93 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst                                                                                                                                                                                                                              ; recorder_module_looper       ; work         ;
;       |addr_counter:inst4|                                      ; 79 (79)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4                                                                                                                                                                                                           ; addr_counter                 ; work         ;
;       |dpram:inst1|                                             ; 70 (0)              ; 10 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1                                                                                                                                                                                                                  ; dpram                        ; work         ;
;          |altsyncram:altsyncram_component|                      ; 70 (0)              ; 10 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component                                                                                                                                                                                  ; altsyncram                   ; work         ;
;             |altsyncram_o6v3:auto_generated|                    ; 70 (0)              ; 10 (10)                   ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated                                                                                                                                                   ; altsyncram_o6v3              ; work         ;
;                |decode_sma:decode2|                             ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:decode2                                                                                                                                ; decode_sma                   ; work         ;
;                |decode_sma:rden_decode_b|                       ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:rden_decode_b                                                                                                                          ; decode_sma                   ; work         ;
;       |prescaler:inst27|                                        ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|prescaler:inst27                                                                                                                                                                                                             ; prescaler                    ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 32           ; 1            ; 32           ; 1            ; 32      ; None ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512     ; None ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|altsyncram_0571:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 512          ; 1            ; 512     ; None ;
; recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 262144       ; 16           ; 262144       ; 16           ; 4194304 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1 ; dpram.vhd       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiement_digital_recorder|LooperSM:inst1|state                                                             ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+
; Name                ; state.REC_OTHER ; state.PRE_REC ; state.CH_CONTROL ; state.REC_FIRST ; state.PRE_REC_FIRST ; state.EMPTY ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+
; state.EMPTY         ; 0               ; 0             ; 0                ; 0               ; 0                   ; 0           ;
; state.PRE_REC_FIRST ; 0               ; 0             ; 0                ; 0               ; 1                   ; 1           ;
; state.REC_FIRST     ; 0               ; 0             ; 0                ; 1               ; 0                   ; 1           ;
; state.CH_CONTROL    ; 0               ; 0             ; 1                ; 0               ; 0                   ; 1           ;
; state.PRE_REC       ; 0               ; 1             ; 0                ; 0               ; 0                   ; 1           ;
; state.REC_OTHER     ; 1               ; 0             ; 0                ; 0               ; 0                   ; 1           ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; LooperSM:inst1|arch_Ch0END[19..30]     ; Merged with LooperSM:inst1|arch_Ch0END[18] ;
; LooperSM:inst1|arch_Ch1END[19..30]     ; Merged with LooperSM:inst1|arch_Ch1END[18] ;
; LooperSM:inst1|arch_Ch2END[19..30]     ; Merged with LooperSM:inst1|arch_Ch2END[18] ;
; LooperSM:inst1|arch_Ch3END[19..30]     ; Merged with LooperSM:inst1|arch_Ch3END[18] ;
; LooperSM:inst1|arch_Ch0END[18]         ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 49 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 677   ;
; Number of registers using Synchronous Clear  ; 229   ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 354   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 282   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LooperSM:inst1|arch_loop_start                                                                                                                                                                                                                 ; 67      ;
; LooperSM:inst1|memEndAddr[16]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[17]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[6]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[7]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[8]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[14]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[15]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[3]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[4]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[5]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[11]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[12]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[0]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[1]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[2]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[9]                                                                                                                                                                                                                   ; 2       ;
; LooperSM:inst1|memEndAddr[10]                                                                                                                                                                                                                  ; 2       ;
; LooperSM:inst1|memEndAddr[13]                                                                                                                                                                                                                  ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                      ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                     ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_lsb_aeb                                             ; 9       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_msb_aeb                                             ; 9       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_lsb_aeb                                            ; 9       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|rdemp_eq_comp_msb_aeb                                            ; 9       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0        ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                         ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                         ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                         ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                         ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0       ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                        ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                        ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                        ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                        ; 1       ;
; audio_codec_controller:audio_codec_controller_inst|i2c:i2c_inst|SDO                                                                                                                                                                            ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                              ; 12      ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                            ; 8       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                             ; 11      ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_cu6:rdptr_g1p|counter5a0                           ; 7       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0  ; 6       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity5     ; 5       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                             ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                             ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                             ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                             ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_6ub:wrptr_g1p|counter7a0 ; 6       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2hl1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity5    ; 5       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                            ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                            ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                            ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                            ; 3       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                            ; 6       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                           ; 2       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|a_graycounter_8cc:wrptr_g1p|counter7a0                           ; 6       ;
; audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                          ; 2       ;
; Total number of inverted registers = 56                                                                                                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4|counter[20] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_recSel[0]                              ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch1END[1]                              ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch2END[1]                              ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch3END[15]                             ;
; 6:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch0END[1]                              ;
; 33:1               ; 16 bits   ; 352 LEs       ; 336 LEs              ; 16 LEs                 ; Yes        ; |experiement_digital_recorder|Looper_integrator:inst3|data[4]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4|counter[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|recCounter                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|Mux137                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|Selector150                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |experiement_digital_recorder|LooperSM:inst1|Selector163                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|Selector162                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec_controller:audio_codec_controller_inst                                                                   ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; LED                        ;
; LOCATION                                                                       ; PIN_AB23               ;      ; LEDR[1]                    ;
; LOCATION                                                                       ; PIN_AC23               ;      ; LEDR[2]                    ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AF25               ;      ; LEDR[5]                    ;
; LOCATION                                                                       ; PIN_AE24               ;      ; LEDR[6]                    ;
; LOCATION                                                                       ; PIN_AF24               ;      ; LEDR[7]                    ;
; LOCATION                                                                       ; PIN_AB22               ;      ; LEDR[8]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AA30               ;      ; MICROPHON_ON               ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AC28               ;      ; freq[0]                    ;
; LOCATION                                                                       ; PIN_AD30               ;      ; freq[1]                    ;
; LOCATION                                                                       ; PIN_AC29               ;      ; freq[2]                    ;
; LOCATION                                                                       ; PIN_AB28               ;      ; mux[0]                     ;
; LOCATION                                                                       ; PIN_AC30               ;      ; mux[1]                     ;
; LOCATION                                                                       ; PIN_W25                ;      ; mux[2]                     ;
; LOCATION                                                                       ; PIN_V25                ;      ; mux[3]                     ;
; LOCATION                                                                       ; PIN_Y27                ;      ; playing                    ;
; LOCATION                                                                       ; PIN_AB30               ;      ; recording                  ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; PRESERVE_REGISTER                                                              ; on                     ;      ; serial_rdy                 ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; wrptr_g                    ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                               ;
+--------------------+------------------+----------------------------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                                            ;
; LPM_CVALUE         ; 2047             ; Signed Integer                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                            ;
; CBXI_PARAMETER     ; lpm_constant_0f4 ; Untyped                                            ;
+--------------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                                           ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_o6v3      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_COMPARE:inst24 ;
+------------------------+-----------+--------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                   ;
+------------------------+-----------+--------------------------------------------------------+
; lpm_width              ; 2         ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                ;
; LPM_PIPELINE           ; 0         ; Untyped                                                ;
; CHAIN_SIZE             ; 8         ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                     ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                ;
; CBXI_PARAMETER         ; cmpr_ihd  ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                         ;
+------------------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst3 ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                             ;
; LPM_CVALUE         ; 1                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Looper_integrator:inst3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 262144                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 262144                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition            ;
+--------------------------------------------------------+-------+
; Type                                                   ; Count ;
+--------------------------------------------------------+-------+
; arriav_ff                                              ; 281   ;
;     CLR                                                ; 29    ;
;     CLR SCLR                                           ; 64    ;
;     CLR SCLR SLD                                       ; 30    ;
;     ENA                                                ; 4     ;
;     ENA CLR                                            ; 26    ;
;     ENA CLR SCLR                                       ; 51    ;
;     ENA CLR SCLR SLD                                   ; 51    ;
;     ENA SCLR                                           ; 16    ;
;     plain                                              ; 10    ;
; arriav_lcell_comb                                      ; 1091  ;
;     arith                                              ; 421   ;
;         0 data inputs                                  ; 63    ;
;         1 data inputs                                  ; 117   ;
;         2 data inputs                                  ; 108   ;
;         3 data inputs                                  ; 28    ;
;         4 data inputs                                  ; 77    ;
;         5 data inputs                                  ; 28    ;
;     extend                                             ; 3     ;
;         7 data inputs                                  ; 3     ;
;     normal                                             ; 658   ;
;         1 data inputs                                  ; 1     ;
;         2 data inputs                                  ; 191   ;
;         3 data inputs                                  ; 66    ;
;         4 data inputs                                  ; 56    ;
;         5 data inputs                                  ; 114   ;
;         6 data inputs                                  ; 230   ;
;     shared                                             ; 9     ;
;         0 data inputs                                  ; 3     ;
;         2 data inputs                                  ; 3     ;
;         4 data inputs                                  ; 3     ;
; blackbox                                               ; 1     ;
;     audio_codec_controller:audio_codec_controller_inst ; 1     ;
; boundary_port                                          ; 21    ;
; stratixv_ram_block                                     ; 512   ;
;                                                        ;       ;
; Max LUT depth                                          ; 57.60 ;
; Average LUT depth                                      ; 18.93 ;
+--------------------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 04 10:53:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file experiement_digital_recorder.bdf
    Info (12023): Found entity 1: experiement_digital_recorder
Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd
    Info (12022): Found design unit 1: prescaler-behave File: C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd Line: 26
    Info (12023): Found entity 1: prescaler File: C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter.vhd
    Info (12022): Found design unit 1: addr_counter-addr_counter_arch File: C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd Line: 15
    Info (12023): Found entity 1: addr_counter File: C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN File: C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd Line: 57
    Info (12023): Found entity 1: dpram File: C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf
    Info (12023): Found entity 1: recorder_module_looper
Info (12021): Found 2 design units, including 1 entities, in source file looper_integrator.vhd
    Info (12022): Found design unit 1: Looper_integrator-arc_Looper_integrator File: C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd Line: 34
    Info (12023): Found entity 1: Looper_integrator File: C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file prescaler_new.vhd
    Info (12022): Found design unit 1: prescaler_new-behave File: C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd Line: 26
    Info (12023): Found entity 1: prescaler_new File: C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter_new.vhd
    Info (12022): Found design unit 1: addr_counter_new-addr_counter_new_arch File: C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd Line: 17
    Info (12023): Found entity 1: addr_counter_new File: C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sm/loopersm.vhd
    Info (12022): Found design unit 1: LooperSM-arc_LooperSM File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 51
    Info (12023): Found entity 1: LooperSM File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 10
Info (12127): Elaborating entity "experiement_digital_recorder" for the top level hierarchy
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "audio_codec_controller:audio_codec_controller_inst"
Info (12128): Elaborating entity "Looper_integrator" for hierarchy "Looper_integrator:inst3"
Info (12128): Elaborating entity "recorder_module_looper" for hierarchy "recorder_module_looper:inst"
Info (12128): Elaborating entity "prescaler" for hierarchy "recorder_module_looper:inst|prescaler:inst27"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "recorder_module_looper:inst|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "2047"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "addr_counter" for hierarchy "recorder_module_looper:inst|addr_counter:inst4"
Info (12128): Elaborating entity "dpram" for hierarchy "recorder_module_looper:inst|dpram:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd Line: 64
Info (12133): Instantiated megafunction "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6v3.tdf
    Info (12023): Found entity 1: altsyncram_o6v3 File: C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_o6v3" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma File: C:/intelFPGA_lite/lab_project/Looper_trial/db/decode_sma.tdf Line: 23
Info (12128): Elaborating entity "decode_sma" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:decode2" File: C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rib.tdf
    Info (12023): Found entity 1: mux_rib File: C:/intelFPGA_lite/lab_project/Looper_trial/db/mux_rib.tdf Line: 23
Info (12128): Elaborating entity "mux_rib" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|mux_rib:mux3" File: C:/intelFPGA_lite/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 48
Info (12128): Elaborating entity "LPM_COMPARE" for hierarchy "recorder_module_looper:inst|LPM_COMPARE:inst24"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_COMPARE:inst24"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_COMPARE:inst24" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ihd.tdf
    Info (12023): Found entity 1: cmpr_ihd File: C:/intelFPGA_lite/lab_project/Looper_trial/db/cmpr_ihd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ihd" for hierarchy "recorder_module_looper:inst|LPM_COMPARE:inst24|cmpr_ihd:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "recorder_module_looper:inst|LPM_CONSTANT:inst3"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_CONSTANT:inst3"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_CONSTANT:inst3" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LooperSM" for hierarchy "LooperSM:inst1"
Warning (10036): Verilog HDL or VHDL warning at LooperSM.vhd(81): object "stpCounter" assigned a value but never read File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 81
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Looper_integrator:inst3|Div0" File: C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "Looper_integrator:inst3|lpm_divide:Div0" File: C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd Line: 72
Info (12133): Instantiated megafunction "Looper_integrator:inst3|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf
    Info (12023): Found entity 1: lpm_divide_apo File: C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_divide_apo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/intelFPGA_lite/lab_project/Looper_trial/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/intelFPGA_lite/lab_project/Looper_trial/db/alt_u_div_mve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_jn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/intelFPGA_lite/lab_project/Looper_trial/db/lpm_abs_4p9.tdf Line: 23
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_I2C_SDAT~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register recorder_module_looper:inst|prescaler:inst27|PRESCALER_COUNTER[31] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd Line: 38
    Critical Warning (18010): Register recorder_module_looper:inst|prescaler:inst27|PRESCALER_COUNTER[0] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd Line: 38
    Critical Warning (18010): Register recorder_module_looper:inst|addr_counter:inst4|counter[0] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd Line: 25
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch0END[31] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch0END[0] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch2END[31] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch2END[0] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch1END[31] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch1END[0] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch3END[31] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch3END[0] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[0] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[1] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[2] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[3] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[4] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[5] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[6] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[7] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[8] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[9] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[10] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[11] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[12] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[13] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[14] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[15] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[16] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[17] will power up to High File: C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register recorder_module_looper:inst|addr_counter:inst4|counter[31] will power up to Low File: C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd Line: 25
Info (35026): Attempting to remove 132 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[0]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[1]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[2]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[3]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[4]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[5]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[6]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[7]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[8]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[9]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[10]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[11]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[12]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[13]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[14]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_left[15]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[0]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[1]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[2]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[3]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[4]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[5]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[6]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[7]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[8]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[9]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[10]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[11]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[12]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[13]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[14]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|adcdata_right[15]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|CLOCK_50~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|CLOCK_50"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|resetN~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|resetN"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[0]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[0]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[15]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[14]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[13]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[12]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[11]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[10]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[9]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[8]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[7]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[6]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[5]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[4]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[3]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[2]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_left[1]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[15]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[14]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[13]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[12]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[11]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[10]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[9]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[8]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[7]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[6]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[5]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[4]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[3]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[2]"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "audio_codec_controller:audio_codec_controller_inst|dacdata_right[1]"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 53 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|altsyncram_k2d1:fifo_ram|ram_block9a0" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "audio_codec_controller:audio_codec_controller_inst|adc2parallel:adc2parallel_right_inst|adc_synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_6hr1:auto_generated|ram_address_a[4]" File: C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
Info (21057): Implemented 2321 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1785 logic cells
    Info (21064): Implemented 515 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Mon Jun 04 10:53:31 2018
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:44


