# **0x1C. C - Makefiles**

In this project, we learn about makefiles and how to use them

## **What is a Makefile?**
A Makefile consists of a set of rules. A rule generally looks like this: targets: prerequisites command command command. The targets are file names, separated by spaces. Typically, there is only one per rule. The commands are a series of steps typically used to make the target(s).

## **Tasks**

## **Tasks 0 - make -f 0-Makefile**
[0-Makefile](./0-Makefile) - Create your first Makefile.
<details>
<summary>**Requirements:**</summary>
<ul>
    <li>name of the executable: school</li>
    <li>rules: all</li>
        <ul>
            <li>The all rule builds your executable</li>
        </ul>
    <li>variables: none</li>
</ul>
</details>

---
## **Tasks 1 - make -f 1-Makefile**
[1-Makefile](./1-Makefile)

<details>
<summary>**Requirements:**</summary>
<ul>
    <li>name of the executable: school</li>
    <li>rules: all</li>
    <ul>
        <li>The all rule builds your executable</li>
    </ul>
    <li>variables: CC, SRC</li>
    <ul>
        <li>CC: the compiler to be used</li>
        <li>SRC: the .c files</li>
    </ul>
</ul>

</details>

---