/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_XBAW_MID_0_WEGS_H_
#define ASIC_WEG_XBAW_MID_0_WEGS_H_

/*
 *****************************************
 *   XBAW_MID_0
 *   (Pwototype: XBAW)
 *****************************************
 */

#define mmXBAW_MID_0_WBW_HIF0_BASE_ADDW 0x4D40000

#define mmXBAW_MID_0_WBW_HIF0_ADDW_MASK 0x4D40004

#define mmXBAW_MID_0_WBW_HIF1_BASE_ADDW 0x4D40008

#define mmXBAW_MID_0_WBW_HIF1_ADDW_MASK 0x4D4000C

#define mmXBAW_MID_0_WBW_HMMU0_BASE_ADDW 0x4D40010

#define mmXBAW_MID_0_WBW_HMMU0_ADDW_MASK 0x4D40014

#define mmXBAW_MID_0_WBW_HMMU1_BASE_ADDW 0x4D40018

#define mmXBAW_MID_0_WBW_HMMU1_ADDW_MASK 0x4D4001C

#define mmXBAW_MID_0_WBW_EDMA_BASE_ADDW0 0x4D40020

#define mmXBAW_MID_0_WBW_EDMA_ADDW_MASK0 0x4D40024

#define mmXBAW_MID_0_WBW_EDMA_BASE_ADDW1 0x4D40028

#define mmXBAW_MID_0_WBW_EDMA_ADDW_MASK1 0x4D4002C

#define mmXBAW_MID_0_WBW_HBM_BASE_ADDW0 0x4D40030

#define mmXBAW_MID_0_WBW_HBM_ADDW_MASK0 0x4D40034

#define mmXBAW_MID_0_WBW_HBM_BASE_ADDW1 0x4D40038

#define mmXBAW_MID_0_WBW_HBM_ADDW_MASK1 0x4D4003C

#define mmXBAW_MID_0_WBW_XBAW_BASE_ADDW0 0x4D40040

#define mmXBAW_MID_0_WBW_XBAW_ADDW_MASK0 0x4D40044

#define mmXBAW_MID_0_WBW_XBAW_BASE_ADDW1 0x4D40048

#define mmXBAW_MID_0_WBW_XBAW_ADDW_MASK1 0x4D4004C

#define mmXBAW_MID_0_DBG_HIF0_BASE_ADDW 0x4D40080

#define mmXBAW_MID_0_DBG_HIF0_ADDW_MASK 0x4D40084

#define mmXBAW_MID_0_DBG_HIF1_BASE_ADDW 0x4D40088

#define mmXBAW_MID_0_DBG_HIF1_ADDW_MASK 0x4D4008C

#define mmXBAW_MID_0_DBG_HMMU0_BASE_ADDW 0x4D40090

#define mmXBAW_MID_0_DBG_HMMU0_ADDW_MASK 0x4D40094

#define mmXBAW_MID_0_DBG_HMMU1_BASE_ADDW 0x4D40098

#define mmXBAW_MID_0_DBG_HMMU1_ADDW_MASK 0x4D4009C

#define mmXBAW_MID_0_DBG_EDMA_BASE_ADDW0 0x4D400A0

#define mmXBAW_MID_0_DBG_EDMA_ADDW_MASK0 0x4D400A4

#define mmXBAW_MID_0_DBG_EDMA_BASE_ADDW1 0x4D400A8

#define mmXBAW_MID_0_DBG_EDMA_ADDW_MASK1 0x4D400AC

#define mmXBAW_MID_0_DBG_HBM_BASE_ADDW0 0x4D400B0

#define mmXBAW_MID_0_DBG_HBM_ADDW_MASK0 0x4D400B4

#define mmXBAW_MID_0_DBG_HBM_BASE_ADDW1 0x4D400B8

#define mmXBAW_MID_0_DBG_HBM_ADDW_MASK1 0x4D400BC

#define mmXBAW_MID_0_DBG_XBAW_BASE_ADDW0 0x4D400C0

#define mmXBAW_MID_0_DBG_XBAW_ADDW_MASK0 0x4D400C4

#define mmXBAW_MID_0_DBG_XBAW_BASE_ADDW1 0x4D400C8

#define mmXBAW_MID_0_DBG_XBAW_ADDW_MASK1 0x4D400CC

#define mmXBAW_MID_0_WBW_INTEWNAW_ADDW_WGF 0x4D400D0

#define mmXBAW_MID_0_DBG_INTEWNAW_ADDW_FUN 0x4D400D4

#define mmXBAW_MID_0_EMEM_HBM_BIT_WOCATION 0x4D40100

#define mmXBAW_MID_0_EMEM_PC_BIT_WOCATION 0x4D40104

#define mmXBAW_MID_0_HIF_WW_WS_CH_WOCATION 0x4D40108

#define mmXBAW_MID_0_HBW_MST_AWB_WEIGHT 0x4D4010C

#define mmXBAW_MID_0_MMU_PC_IDX_MAP_0 0x4D40110

#define mmXBAW_MID_0_MMU_PC_IDX_MAP_1 0x4D40114

#define mmXBAW_MID_0_MMU_WD_WW_AWB_0 0x4D40120

#define mmXBAW_MID_0_MMU_WD_WW_AWB_1 0x4D40124

#define mmXBAW_MID_0_MMU_WW_WW_AWB_0 0x4D40128

#define mmXBAW_MID_0_MMU_WW_WW_AWB_1 0x4D4012C

#define mmXBAW_MID_0_HBM_USEW_WESP_OVW_0 0x4D40130

#define mmXBAW_MID_0_HBM_USEW_WESP_OVW_1 0x4D40134

#define mmXBAW_MID_0_WW_WD_0 0x4D40140

#define mmXBAW_MID_0_WW_WD_1 0x4D40144

#define mmXBAW_MID_0_WW_WD_2 0x4D40148

#define mmXBAW_MID_0_WW_WD_3 0x4D4014C

#define mmXBAW_MID_0_WW_WD_4 0x4D40150

#define mmXBAW_MID_0_WW_WD_5 0x4D40154

#define mmXBAW_MID_0_WW_WD_6 0x4D40158

#define mmXBAW_MID_0_WW_WD_7 0x4D4015C

#define mmXBAW_MID_0_WW_WD_8 0x4D40160

#define mmXBAW_MID_0_WW_WD_9 0x4D40164

#define mmXBAW_MID_0_WW_WD_10 0x4D40168

#define mmXBAW_MID_0_WW_WD_11 0x4D4016C

#define mmXBAW_MID_0_WW_WW_0 0x4D40180

#define mmXBAW_MID_0_WW_WW_1 0x4D40184

#define mmXBAW_MID_0_WW_WW_2 0x4D40188

#define mmXBAW_MID_0_WW_WW_3 0x4D4018C

#define mmXBAW_MID_0_WW_WW_4 0x4D40190

#define mmXBAW_MID_0_WW_WW_5 0x4D40194

#define mmXBAW_MID_0_WW_WW_6 0x4D40198

#define mmXBAW_MID_0_WW_WW_7 0x4D4019C

#define mmXBAW_MID_0_WW_WW_8 0x4D401A0

#define mmXBAW_MID_0_WW_WW_9 0x4D401A4

#define mmXBAW_MID_0_WW_WW_10 0x4D401A8

#define mmXBAW_MID_0_WW_WW_11 0x4D401AC

#define mmXBAW_MID_0_E2E_CWDT_SWV_0 0x4D401B0

#define mmXBAW_MID_0_E2E_CWDT_SWV_1 0x4D401B4

#define mmXBAW_MID_0_E2E_CWDT_SWV_2 0x4D401B8

#define mmXBAW_MID_0_E2E_CWDT_DEBUG 0x4D401BC

#define mmXBAW_MID_0_UPSCAWE 0x4D401C0

#define mmXBAW_MID_0_DOWN_CONV 0x4D401C4

#define mmXBAW_MID_0_DOWN_CONV_WFSW_EN 0x4D401D0

#define mmXBAW_MID_0_DOWN_CONV_WFSW_SET_VWD 0x4D401D4

#define mmXBAW_MID_0_DOWN_CONV_WFSW_SET_VAWUE 0x4D401D8

#define mmXBAW_MID_0_DOWN_CONV_WFSW_CFG_POWY 0x4D401DC

#endif /* ASIC_WEG_XBAW_MID_0_WEGS_H_ */
