{:input (genetic.crossover/dumb-crossover 1337795084 (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-constant-value 92186518 (genetic.mutation/change-names-remove-clause 1431718987 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire1_:missing , wire2_21, \\wire:missing_edge , wire29_15, wire30_15);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire wire10_16_27;\n  wire wire10_26;\n  wire wire11_13;\n  wire \\wire14_:missing_17 ;\n  wire wire15_16_19;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire21_27;\n  wire wire22;\n  wire wire23_15;\n  wire wire25;\n  output wire29_15;\n  wire wire29_15;\n  output wire2_21;\n  wire wire2_21;\n  output wire30_15;\n  wire wire30_15;\n  wire wire33_37;\n  wire wire33_38;\n  wire wire34_15;\n  wire wire34_38;\n  wire \\wire35_:missing ;\n  wire wire36_15_46;\n  wire \\wire36_:missing ;\n  wire wire38_40;\n  wire \\wire41_:missing_17 ;\n  wire \\wire41_:missing_42 ;\n  wire wire43_11;\n  wire \\wire43_17_22_:missing ;\n  wire wire43_19;\n  wire \\wire43_45_:missing ;\n  wire \\wire43_:missing_12 ;\n  wire \\wire43_:missing_37_39 ;\n  wire \\wire43_:missing_39 ;\n  wire wire45;\n  wire \\wire4_18_:missing_24_25 ;\n  wire wire6_11;\n  wire wire7_12;\n  wire \\wire8_13_:missing ;\n  wire \\wire8_:missing ;\n  wire wire9_15;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_11 = 2'h1 >> \\wire:missing_edge ;\n  assign wire9_15 = 4'h6 >> { wire9_15, wire15_16_19 };\n  assign wire10_16_27 = 4'h8 >> { wire15_16_19, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> wire7_12;\n  assign wire25 = 2'hx >> \\wire4_18_:missing_24_25 ;\n  assign wire33_38 = 2'h1 >> wire33_37;\n  assign wire34_38 = 2'h1 >> wire34_15;\n  assign \\wire35_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire36_:missing  = 2'hx >> wire36_15_46;\n  assign wire33_37 = 4'h8 >> { \\wire43_:missing_37_39 , \\wire:missing_edge  };\n  assign wire38_40 = 4'h8 >> { wire34_38, wire33_38 };\n  assign \\wire:missing_39  = 4'h8 >> { \\wire43_:missing_39 , \\wire43_:missing_37_39  };\n  assign \\wire8_:missing  = 2'h1 >> \\wire8_13_:missing ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire38_40 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire41_:missing_42 , \\wire41_:missing_17  };\n  assign wire9_15 = 2'h1 >> wire9_15;\n  assign wire10_26 = 2'h1 >> wire10_16_27;\n  assign wire11_13 = 4'h8 >> { wire6_11, wire43_11 };\n  assign wire7_12 = 4'h8 >> { \\wire43_:missing_12 , \\wire0_:missing_12  };\n  assign \\wire8_13_:missing  = 4'h8 >> { \\wire:missing_edge , wire11_13 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire14_:missing_17 , \\wire14_:missing_17  };\n  assign \\wire4_18_:missing_24_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_31  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = \\wire:missing_edge ;\n  assign \\wire:missing_46  = wire36_15_46;\n  assign wire45 = \\wire43_45_:missing ;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign wire43_11 = \\wire43_45_:missing ;\n  assign \\wire41_:missing_42  = \\wire:missing_edge ;\n  assign wire21_27 = wire10_16_27;\n  assign \\wire:missing_edge  = wire10_26;\n  assign \\wire:missing_edge  = \\wire4_18_:missing_24_25 ;\n  assign \\wire:missing_23  = wire23_15;\n  assign wire22 = \\wire43_17_22_:missing ;\n  assign wire2_21 = wire21_27;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign wire15_16_19 = wire43_19;\n  assign \\wire:missing_edge  = \\wire4_18_:missing_24_25 ;\n  assign \\wire14_:missing_17  = \\wire43_17_22_:missing ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:3.1-99.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire1_:missing , wire2_21, \\wire:missing_edge , wire29_15, wire30_15);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:7.8-7.20\" *)\n  wire wire10_16_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:8.8-8.17\" *)\n  wire wire10_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:11.8-11.20\" *)\n  wire wire15_16_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:12.9-12.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:14.8-14.17\" *)\n  wire wire21_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:17.8-17.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:18.10-18.19\" *)\n  output wire29_15;\n  wire wire29_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:20.10-20.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:22.10-22.19\" *)\n  output wire30_15;\n  wire wire30_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:28.8-28.24\" *)\n  wire \\wire35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:33.8-33.27\" *)\n  wire \\wire41_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:36.8-36.17\" *)\n  wire wire43_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:42.8-42.32\" *)\n  wire \\wire4_18_:missing_24_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:43.8-43.16\" *)\n  wire wire6_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:48.8-48.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:50.8-50.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:52.8-52.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:54.8-54.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAF8A725.v:55.9-55.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_16_27 = 1'hx;\n  assign wire10_26 = 1'h0;\n  assign wire15_16_19 = 1'hx;\n  assign wire21_27 = 1'hx;\n  assign wire25 = 1'hx;\n  assign wire29_15 = 1'hx;\n  assign wire2_21 = 1'hx;\n  assign wire30_15 = 1'hx;\n  assign \\wire35_:missing  = 1'h1;\n  assign \\wire41_:missing_42  = 1'h0;\n  assign wire43_19 = 1'hx;\n  assign \\wire4_18_:missing_24_25  = 1'h1;\n  assign wire6_11 = 1'h1;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_31  = 1'h0;\n  assign \\wire:missing_44  = 1'h0;\n  assign \\wire:missing_47  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj/src/top.v'.\nSBY  1:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] Copy '/tmp/fuzzmount2DDF5D8C/FAF8A725.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj/src/FAF8A725.v'.\nSBY  1:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] Copy '/tmp/fuzzmount2DDF5D8C/FAF8A725.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj/src/FAF8A725.post.v'.\nSBY  1:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: abc pdr\nSBY  1:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:73$46_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:73$46.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:71$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:71$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:70$43_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:70$43.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:60$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:60$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:77$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAF8A725.v:77$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Wire presynth.\\wire30_15 is used but has no driver.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Wire presynth.\\wire29_15 is used but has no driver.\nSBY  1:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: Warning: Wire presynth.\\wire15_16_19 is used but has no driver.\nSBY  1:58:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] base: finished (returncode=0)\nSBY  1:58:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:58:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] aig: Warning: Wire presynth.\\wire30_15 is used but has no driver.\nSBY  1:58:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] aig: Warning: Wire presynth.\\wire29_15 is used but has no driver.\nSBY  1:58:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] aig: Warning: Wire presynth.\\wire15_16_19 is used but has no driver.\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] aig: finished (returncode=0)\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: Warning: The network has no constraints.\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: finished (returncode=0)\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] engine_0: Status returned by engine: FAIL\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj'.\nSBY  1:58:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdp7hu0oj] DONE (FAIL, rc=2)\n", :err ""}}}