{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:55:47 2010 " "Info: Processing started: Tue Jul 13 22:55:47 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|19 " "Warning: Node \"74373b:inst2\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|19 " "Warning: Node \"74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|18 " "Warning: Node \"74373b:inst2\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|18 " "Warning: Node \"74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|17 " "Warning: Node \"74373b:inst2\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|17 " "Warning: Node \"74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|16 " "Warning: Node \"74373b:inst2\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|16 " "Warning: Node \"74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|15 " "Warning: Node \"74373b:inst2\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|15 " "Warning: Node \"74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|14 " "Warning: Node \"74373b:inst2\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|14 " "Warning: Node \"74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|13 " "Warning: Node \"74373b:inst2\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|13 " "Warning: Node \"74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst3\|12 " "Warning: Node \"74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst2\|12 " "Warning: Node \"74373b:inst2\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Sclk " "Info: Assuming node \"Sclk\" is an undefined clock" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CN " "Info: Assuming node \"CN\" is an undefined clock" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "T4 " "Info: Assuming node \"T4\" is an undefined clock" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "T4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A0_B1 " "Info: Assuming node \"A0_B1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Sclk register register CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\] 340.02 MHz Internal " "Info: Clock \"Sclk\" Internal fmax is restricted to 340.02 MHz between source register \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]\" and destination register \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.047 ns + Longest register register " "Info: + Longest register to register delay is 2.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 1 REG LCFF_X40_Y32_N11 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.621 ns) 1.157 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X40_Y32_N10 2 " "Info: 2: + IC(0.536 ns) + CELL(0.621 ns) = 1.157 ns; Loc. = LCCOMB_X40_Y32_N10; Fanout = 2; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.243 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X40_Y32_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.243 ns; Loc. = LCCOMB_X40_Y32_N12; Fanout = 2; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.433 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X40_Y32_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.433 ns; Loc. = LCCOMB_X40_Y32_N14; Fanout = 1; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.939 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X40_Y32_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.939 ns; Loc. = LCCOMB_X40_Y32_N16; Fanout = 1; COMB Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|counter_comb_bita3'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.047 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\] 6 REG LCFF_X40_Y32_N17 43 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 2.047 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 43; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 73.82 % ) " "Info: Total cell delay = 1.511 ns ( 73.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.536 ns ( 26.18 % ) " "Info: Total interconnect delay = 0.536 ns ( 26.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.536ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk destination 3.179 ns + Shortest register " "Info: + Shortest clock path from clock \"Sclk\" to destination register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Sclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.322 ns Sclk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { Sclk Sclk~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.666 ns) 3.179 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\] 3 REG LCFF_X40_Y32_N17 43 " "Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N17; Fanout = 43; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk source 3.179 ns - Longest register " "Info: - Longest clock path from clock \"Sclk\" to source register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Sclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.322 ns Sclk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { Sclk Sclk~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.666 ns) 3.179 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 3 REG LCFF_X40_Y32_N11 52 " "Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.047 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita0~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita1~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita2~COUT {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|counter_comb_bita3 {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.536ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CN register inst4 register inst4 189.43 MHz 5.279 ns Internal " "Info: Clock \"CN\" has Internal fmax of 189.43 MHz between source register \"inst4\" and destination register \"inst4\" (period= 5.279 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns + Longest register register " "Info: + Longest register to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X42_Y32_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.202 ns) 1.335 ns ALU181:inst\|Add0~5334 2 COMB LCCOMB_X41_Y32_N28 1 " "Info: 2: + IC(1.133 ns) + CELL(0.202 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5334'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { inst4 ALU181:inst|Add0~5334 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.900 ns ALU181:inst\|Add0~5336 3 COMB LCCOMB_X41_Y32_N30 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5336'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.621 ns) 3.128 ns ALU181:inst\|Add0~5347 4 COMB LCCOMB_X42_Y32_N12 2 " "Info: 4: + IC(0.607 ns) + CELL(0.621 ns) = 3.128 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5347'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.318 ns ALU181:inst\|Add0~5349 5 COMB LCCOMB_X42_Y32_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5349'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.404 ns ALU181:inst\|Add0~5351 6 COMB LCCOMB_X42_Y32_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.404 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.490 ns ALU181:inst\|Add0~5353 7 COMB LCCOMB_X42_Y32_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.490 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5353'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.576 ns ALU181:inst\|Add0~5355 8 COMB LCCOMB_X42_Y32_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5355'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.662 ns ALU181:inst\|Add0~5357 9 COMB LCCOMB_X42_Y32_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.662 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5357'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.748 ns ALU181:inst\|Add0~5359 10 COMB LCCOMB_X42_Y32_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5359'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.834 ns ALU181:inst\|Add0~5361 11 COMB LCCOMB_X42_Y32_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5361'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.340 ns ALU181:inst\|Add0~5364 12 COMB LCCOMB_X42_Y32_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.340 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5364'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.907 ns ALU181:inst\|Mux0~206 13 COMB LCCOMB_X42_Y32_N8 1 " "Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.907 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'ALU181:inst\|Mux0~206'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.015 ns inst4 14 REG LCFF_X42_Y32_N9 15 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 50.95 % ) " "Info: Total cell delay = 2.555 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.460 ns ( 49.05 % ) " "Info: Total interconnect delay = 2.460 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CN destination 4.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CN\" to destination register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CN 1 CLK PIN_A16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A16; Fanout = 1; CLK Node = 'CN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 2.490 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.350 ns) + CELL(0.206 ns) = 2.490 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CN inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.200 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.200 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 43.00 % ) " "Info: Total cell delay = 1.806 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 57.00 % ) " "Info: Total interconnect delay = 2.394 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CN source 4.200 ns - Longest register " "Info: - Longest clock path from clock \"CN\" to source register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns CN 1 CLK PIN_A16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A16; Fanout = 1; CLK Node = 'CN'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 352 -128 40 368 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.206 ns) 2.490 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.350 ns) + CELL(0.206 ns) = 2.490 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { CN inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.200 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.200 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 43.00 % ) " "Info: Total cell delay = 1.806 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.394 ns ( 57.00 % ) " "Info: Total interconnect delay = 2.394 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { CN inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { CN {} CN~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.350ns 1.044ns } { 0.000ns 0.934ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "T4 register inst4 register inst4 189.43 MHz 5.279 ns Internal " "Info: Clock \"T4\" has Internal fmax of 189.43 MHz between source register \"inst4\" and destination register \"inst4\" (period= 5.279 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns + Longest register register " "Info: + Longest register to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X42_Y32_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.202 ns) 1.335 ns ALU181:inst\|Add0~5334 2 COMB LCCOMB_X41_Y32_N28 1 " "Info: 2: + IC(1.133 ns) + CELL(0.202 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5334'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { inst4 ALU181:inst|Add0~5334 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.900 ns ALU181:inst\|Add0~5336 3 COMB LCCOMB_X41_Y32_N30 2 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.900 ns; Loc. = LCCOMB_X41_Y32_N30; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5336'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.621 ns) 3.128 ns ALU181:inst\|Add0~5347 4 COMB LCCOMB_X42_Y32_N12 2 " "Info: 4: + IC(0.607 ns) + CELL(0.621 ns) = 3.128 ns; Loc. = LCCOMB_X42_Y32_N12; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5347'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.318 ns ALU181:inst\|Add0~5349 5 COMB LCCOMB_X42_Y32_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.318 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5349'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.404 ns ALU181:inst\|Add0~5351 6 COMB LCCOMB_X42_Y32_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.404 ns; Loc. = LCCOMB_X42_Y32_N16; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5351'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.490 ns ALU181:inst\|Add0~5353 7 COMB LCCOMB_X42_Y32_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.490 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5353'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.576 ns ALU181:inst\|Add0~5355 8 COMB LCCOMB_X42_Y32_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y32_N20; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5355'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.662 ns ALU181:inst\|Add0~5357 9 COMB LCCOMB_X42_Y32_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.662 ns; Loc. = LCCOMB_X42_Y32_N22; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5357'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.748 ns ALU181:inst\|Add0~5359 10 COMB LCCOMB_X42_Y32_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5359'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.834 ns ALU181:inst\|Add0~5361 11 COMB LCCOMB_X42_Y32_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5361'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.340 ns ALU181:inst\|Add0~5364 12 COMB LCCOMB_X42_Y32_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.340 ns; Loc. = LCCOMB_X42_Y32_N28; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5364'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.907 ns ALU181:inst\|Mux0~206 13 COMB LCCOMB_X42_Y32_N8 1 " "Info: 13: + IC(0.361 ns) + CELL(0.206 ns) = 4.907 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'ALU181:inst\|Mux0~206'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.015 ns inst4 14 REG LCFF_X42_Y32_N9 15 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 50.95 % ) " "Info: Total cell delay = 2.555 ns ( 50.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.460 ns ( 49.05 % ) " "Info: Total interconnect delay = 2.460 ns ( 49.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 4.365 ns + Shortest register " "Info: + Shortest clock path from clock \"T4\" to destination register is 4.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns T4 1 CLK PIN_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B15; Fanout = 1; CLK Node = 'T4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.366 ns) 2.655 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.365 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { T4 inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.365 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.365 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 44.81 % ) " "Info: Total cell delay = 1.956 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.409 ns ( 55.19 % ) " "Info: Total interconnect delay = 2.409 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 4.365 ns - Longest register " "Info: - Longest clock path from clock \"T4\" to source register is 4.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns T4 1 CLK PIN_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_B15; Fanout = 1; CLK Node = 'T4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 368 -128 40 384 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.366 ns) 2.655 ns inst6 2 COMB LCCOMB_X42_Y35_N20 1 " "Info: 2: + IC(1.365 ns) + CELL(0.366 ns) = 2.655 ns; Loc. = LCCOMB_X42_Y35_N20; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { T4 inst6 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 344 168 232 392 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.666 ns) 4.365 ns inst4 3 REG LCFF_X42_Y32_N9 15 " "Info: 3: + IC(1.044 ns) + CELL(0.666 ns) = 4.365 ns; Loc. = LCFF_X42_Y32_N9; Fanout = 15; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { inst6 inst4 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 44.81 % ) " "Info: Total cell delay = 1.956 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.409 ns ( 55.19 % ) " "Info: Total interconnect delay = 2.409 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 296 376 440 376 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { inst4 ALU181:inst|Add0~5334 ALU181:inst|Add0~5336 ALU181:inst|Add0~5347 ALU181:inst|Add0~5349 ALU181:inst|Add0~5351 ALU181:inst|Add0~5353 ALU181:inst|Add0~5355 ALU181:inst|Add0~5357 ALU181:inst|Add0~5359 ALU181:inst|Add0~5361 ALU181:inst|Add0~5364 ALU181:inst|Mux0~206 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { inst4 {} ALU181:inst|Add0~5334 {} ALU181:inst|Add0~5336 {} ALU181:inst|Add0~5347 {} ALU181:inst|Add0~5349 {} ALU181:inst|Add0~5351 {} ALU181:inst|Add0~5353 {} ALU181:inst|Add0~5355 {} ALU181:inst|Add0~5357 {} ALU181:inst|Add0~5359 {} ALU181:inst|Add0~5361 {} ALU181:inst|Add0~5364 {} ALU181:inst|Mux0~206 {} inst4 {} } { 0.000ns 1.133ns 0.359ns 0.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { T4 inst6 inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.365 ns" { T4 {} T4~combout {} inst6 {} inst4 {} } { 0.000ns 0.000ns 1.365ns 1.044ns } { 0.000ns 0.924ns 0.366ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "74373b:inst3\|16 IN\[4\] A0_B1 6.914 ns register " "Info: tsu for register \"74373b:inst3\|16\" (data pin = \"IN\[4\]\", clock pin = \"A0_B1\") is 6.914 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.175 ns + Longest pin register " "Info: + Longest pin to register delay is 9.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns IN\[4\] 1 PIN PIN_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_Y13; Fanout = 2; PIN Node = 'IN\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.610 ns) + CELL(0.651 ns) 9.175 ns 74373b:inst3\|16 2 REG LCCOMB_X43_Y31_N24 6 " "Info: 2: + IC(7.610 ns) + CELL(0.651 ns) = 9.175 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 6; REG Node = '74373b:inst3\|16'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.261 ns" { IN[4] 74373b:inst3|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.565 ns ( 17.06 % ) " "Info: Total cell delay = 1.565 ns ( 17.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.610 ns ( 82.94 % ) " "Info: Total interconnect delay = 7.610 ns ( 82.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.175 ns" { IN[4] 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.175 ns" { IN[4] {} IN[4]~combout {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 7.610ns } { 0.000ns 0.914ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.983 ns + " "Info: + Micro setup delay of destination is 0.983 ns" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 3.244 ns - Shortest register " "Info: - Shortest clock path from clock \"A0_B1\" to destination register is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns A0_B1 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'A0_B1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns A0_B1~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'A0_B1~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { A0_B1 A0_B1~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.206 ns) 3.244 ns 74373b:inst3\|16 3 REG LCCOMB_X43_Y31_N24 6 " "Info: 3: + IC(1.709 ns) + CELL(0.206 ns) = 3.244 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 6; REG Node = '74373b:inst3\|16'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { A0_B1~clkctrl 74373b:inst3|16 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 39.95 % ) " "Info: Total cell delay = 1.296 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.948 ns ( 60.05 % ) " "Info: Total interconnect delay = 1.948 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { A0_B1 A0_B1~clkctrl 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 0.239ns 1.709ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.175 ns" { IN[4] 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.175 ns" { IN[4] {} IN[4]~combout {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 7.610ns } { 0.000ns 0.914ns 0.651ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { A0_B1 A0_B1~clkctrl 74373b:inst3|16 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst3|16 {} } { 0.000ns 0.000ns 0.239ns 1.709ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Sclk F\[3\] CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 17.974 ns register " "Info: tco from clock \"Sclk\" to destination pin \"F\[3\]\" through register \"CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]\" is 17.974 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sclk source 3.179 ns + Longest register " "Info: + Longest clock path from clock \"Sclk\" to source register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Sclk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Sclk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sclk } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.322 ns Sclk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.322 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Sclk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { Sclk Sclk~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 48 -128 40 64 "Sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.666 ns) 3.179 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 3 REG LCFF_X40_Y32_N11 52 " "Info: 3: + IC(1.191 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.491 ns + Longest register pin " "Info: + Longest register to pin delay is 14.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\] 1 REG LCFF_X40_Y32_N11 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y32_N11; Fanout = 52; REG Node = 'CNT4:inst1\|lpm_counter:lpm_counter_component\|cntr_okh:auto_generated\|safe_q\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_okh.tdf" "" { Text "D:/编程/verilog HDL/cpu/ALU/db/cntr_okh.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.589 ns) 2.186 ns ALU181:inst\|Add0~5315 2 COMB LCCOMB_X41_Y31_N30 7 " "Info: 2: + IC(1.597 ns) + CELL(0.589 ns) = 2.186 ns; Loc. = LCCOMB_X41_Y31_N30; Fanout = 7; COMB Node = 'ALU181:inst\|Add0~5315'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ALU181:inst|Add0~5315 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.206 ns) 3.946 ns ALU181:inst\|Add0~5325 3 COMB LCCOMB_X43_Y32_N16 1 " "Info: 3: + IC(1.554 ns) + CELL(0.206 ns) = 3.946 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5325'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { ALU181:inst|Add0~5315 ALU181:inst|Add0~5325 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.366 ns) 5.317 ns ALU181:inst\|Add0~5326 4 COMB LCCOMB_X42_Y31_N2 2 " "Info: 4: + IC(1.005 ns) + CELL(0.366 ns) = 5.317 ns; Loc. = LCCOMB_X42_Y31_N2; Fanout = 2; COMB Node = 'ALU181:inst\|Add0~5326'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { ALU181:inst|Add0~5325 ALU181:inst|Add0~5326 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.624 ns) 7.000 ns ALU181:inst\|Add0~5352 5 COMB LCCOMB_X42_Y32_N18 1 " "Info: 5: + IC(1.059 ns) + CELL(0.624 ns) = 7.000 ns; Loc. = LCCOMB_X42_Y32_N18; Fanout = 1; COMB Node = 'ALU181:inst\|Add0~5352'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { ALU181:inst|Add0~5326 ALU181:inst|Add0~5352 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 8.728 ns ALU181:inst\|Mux5~230 6 COMB LCCOMB_X41_Y31_N16 1 " "Info: 6: + IC(1.104 ns) + CELL(0.624 ns) = 8.728 ns; Loc. = LCCOMB_X41_Y31_N16; Fanout = 1; COMB Node = 'ALU181:inst\|Mux5~230'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { ALU181:inst|Add0~5352 ALU181:inst|Mux5~230 } "NODE_NAME" } } { "ALU181.v" "" { Text "D:/编程/verilog HDL/cpu/ALU/ALU181.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.707 ns) + CELL(3.056 ns) 14.491 ns F\[3\] 7 PIN PIN_D21 0 " "Info: 7: + IC(2.707 ns) + CELL(3.056 ns) = 14.491 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'F\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { ALU181:inst|Mux5~230 F[3] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 152 568 744 168 "F\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.465 ns ( 37.71 % ) " "Info: Total cell delay = 5.465 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.026 ns ( 62.29 % ) " "Info: Total interconnect delay = 9.026 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ALU181:inst|Add0~5315 ALU181:inst|Add0~5325 ALU181:inst|Add0~5326 ALU181:inst|Add0~5352 ALU181:inst|Mux5~230 F[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} ALU181:inst|Add0~5315 {} ALU181:inst|Add0~5325 {} ALU181:inst|Add0~5326 {} ALU181:inst|Add0~5352 {} ALU181:inst|Mux5~230 {} F[3] {} } { 0.000ns 1.597ns 1.554ns 1.005ns 1.059ns 1.104ns 2.707ns } { 0.000ns 0.589ns 0.206ns 0.366ns 0.624ns 0.624ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { Sclk Sclk~clkctrl CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { Sclk {} Sclk~combout {} Sclk~clkctrl {} CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.232ns 1.191ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] ALU181:inst|Add0~5315 ALU181:inst|Add0~5325 ALU181:inst|Add0~5326 ALU181:inst|Add0~5352 ALU181:inst|Mux5~230 F[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "14.491 ns" { CNT4:inst1|lpm_counter:lpm_counter_component|cntr_okh:auto_generated|safe_q[0] {} ALU181:inst|Add0~5315 {} ALU181:inst|Add0~5325 {} ALU181:inst|Add0~5326 {} ALU181:inst|Add0~5352 {} ALU181:inst|Mux5~230 {} F[3] {} } { 0.000ns 1.597ns 1.554ns 1.005ns 1.059ns 1.104ns 2.707ns } { 0.000ns 0.589ns 0.206ns 0.366ns 0.624ns 0.624ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "74373b:inst2\|19 IN\[7\] A0_B1 -1.342 ns register " "Info: th for register \"74373b:inst2\|19\" (data pin = \"IN\[7\]\", clock pin = \"A0_B1\") is -1.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A0_B1 destination 3.229 ns + Longest register " "Info: + Longest clock path from clock \"A0_B1\" to destination register is 3.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns A0_B1 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'A0_B1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0_B1 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns A0_B1~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'A0_B1~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { A0_B1 A0_B1~clkctrl } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 320 -128 40 336 "A0_B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.206 ns) 3.229 ns 74373b:inst2\|19 3 REG LCCOMB_X40_Y31_N20 8 " "Info: 3: + IC(1.694 ns) + CELL(0.206 ns) = 3.229 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 8; REG Node = '74373b:inst2\|19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { A0_B1~clkctrl 74373b:inst2|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 40.14 % ) " "Info: Total cell delay = 1.296 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.933 ns ( 59.86 % ) " "Info: Total interconnect delay = 1.933 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { A0_B1 A0_B1~clkctrl 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 0.239ns 1.694ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.571 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns IN\[7\] 1 PIN PIN_V12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_V12; Fanout = 2; PIN Node = 'IN\[7\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/ALU/ALU.bdf" { { 264 -128 40 280 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(0.624 ns) 4.571 ns 74373b:inst2\|19 2 REG LCCOMB_X40_Y31_N20 8 " "Info: 2: + IC(2.867 ns) + CELL(0.624 ns) = 4.571 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 8; REG Node = '74373b:inst2\|19'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { IN[7] 74373b:inst2|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "d:/program files/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 37.28 % ) " "Info: Total cell delay = 1.704 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 62.72 % ) " "Info: Total interconnect delay = 2.867 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { IN[7] 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { IN[7] {} IN[7]~combout {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 2.867ns } { 0.000ns 1.080ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { A0_B1 A0_B1~clkctrl 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.229 ns" { A0_B1 {} A0_B1~combout {} A0_B1~clkctrl {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 0.239ns 1.694ns } { 0.000ns 1.090ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { IN[7] 74373b:inst2|19 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.571 ns" { IN[7] {} IN[7]~combout {} 74373b:inst2|19 {} } { 0.000ns 0.000ns 2.867ns } { 0.000ns 1.080ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:55:47 2010 " "Info: Processing ended: Tue Jul 13 22:55:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
