Analysis & Synthesis report for Microcomputer
Sun Apr 07 16:18:32 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Microcomputer|sd_controller:sd1|return_state
 11. State Machine - |Microcomputer|sd_controller:sd1|state
 12. State Machine - |Microcomputer|bufferedUART:io1|txState
 13. State Machine - |Microcomputer|bufferedUART:io1|rxState
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated
 20. Source assignments for InternalRam256bytes:ram1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated
 21. Parameter Settings for User Entity Instance: M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: InternalRam256bytes:ram1|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "bufferedUART:io1"
 25. Port Connectivity Checks: "T65:cpu1|T65_ALU:alu"
 26. Port Connectivity Checks: "T65:cpu1"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 07 16:18:31 2024           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Microcomputer                                   ;
; Top-level Entity Name              ; Microcomputer                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,631                                           ;
;     Total combinational functions  ; 1,416                                           ;
;     Dedicated logic registers      ; 545                                             ;
; Total registers                    ; 545                                             ;
; Total pins                         ; 57                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 67,584                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; Microcomputer      ; Microcomputer      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; InternalRam256bytes.vhd                                            ; yes             ; User Wizard-Generated File             ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd ;         ;
; ../Components/UART/bufferedUART.vhd                                ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/UART/bufferedUART.vhd      ;         ;
; ../Components/M6502/T65_Pack.vhd                                   ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_Pack.vhd         ;         ;
; ../Components/M6502/T65_MCode.vhd                                  ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_MCode.vhd        ;         ;
; ../Components/M6502/T65_ALU.vhd                                    ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65_ALU.vhd          ;         ;
; ../Components/M6502/T65.vhd                                        ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/M6502/T65.vhd              ;         ;
; Microcomputer.vhd                                                  ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/Microcomputer.vhd       ;         ;
; ../Components/SDCARD/sd_controller.vhd                             ; yes             ; User VHDL File                         ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Components/SDCARD/sd_controller.vhd   ;         ;
; ../ROMS/6502/M6502_BASIC_ROM.vhd                                   ; yes             ; User Wizard-Generated File             ; D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd         ;         ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal130.inc                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                       ;         ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_rp81.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/altsyncram_rp81.tdf  ;         ;
; /documents/programming/fpga/multicomputer-fpga/roms/6502/basic.hex ; yes             ; Auto-Found Memory Initialization File  ; /documents/programming/fpga/multicomputer-fpga/roms/6502/basic.hex                     ;         ;
; db/decode_1oa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/decode_1oa.tdf       ;         ;
; db/mux_hib.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/mux_hib.tdf          ;         ;
; db/altsyncram_gra1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/db/altsyncram_gra1.tdf  ;         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 1,631              ;
;                                             ;                    ;
; Total combinational functions               ; 1416               ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 779                ;
;     -- 3 input functions                    ; 326                ;
;     -- <=2 input functions                  ; 311                ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 1206               ;
;     -- arithmetic mode                      ; 210                ;
;                                             ;                    ;
; Total registers                             ; 545                ;
;     -- Dedicated logic registers            ; 545                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 57                 ;
; Total memory bits                           ; 67584              ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
; Maximum fan-out node                        ; serialClkCount[15] ;
; Maximum fan-out                             ; 179                ;
; Total fan-out                               ; 6882               ;
; Average fan-out                             ; 3.37               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |Microcomputer                            ; 1416 (86)         ; 545 (29)     ; 67584       ; 0            ; 0       ; 0         ; 57   ; 0            ; |Microcomputer                                                                                         ; work         ;
;    |InternalRam256bytes:ram1|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|InternalRam256bytes:ram1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|InternalRam256bytes:ram1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_gra1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|InternalRam256bytes:ram1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated ; work         ;
;    |M6502_BASIC_ROM:rom1|                 ; 0 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|M6502_BASIC_ROM:rom1                                                                    ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component                                    ; work         ;
;          |altsyncram_rp81:auto_generated| ; 0 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated     ; work         ;
;    |T65:cpu1|                             ; 795 (383)         ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T65:cpu1                                                                                ; work         ;
;       |T65_ALU:alu|                       ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T65:cpu1|T65_ALU:alu                                                                    ; work         ;
;       |T65_MCode:mcode|                   ; 249 (249)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T65:cpu1|T65_MCode:mcode                                                                ; work         ;
;    |bufferedUART:io1|                     ; 251 (251)         ; 212 (212)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io1                                                                        ; work         ;
;    |sd_controller:sd1|                    ; 284 (284)         ; 177 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sd_controller:sd1                                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                       ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------+
; InternalRam256bytes:ram1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048  ; None                      ;
; M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated|ALTSYNCRAM     ; AUTO ; ROM         ; 8192         ; 8            ; --           ; --           ; 65536 ; ../../ROMS/6502/BASIC.HEX ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+----------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Microcomputer|InternalRam256bytes:ram1 ; D:/Documents/Programming/FPGA/Multicomputer-fpga/Microcomputer/InternalRam256bytes.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Microcomputer|M6502_BASIC_ROM:rom1     ; D:/Documents/Programming/FPGA/Multicomputer-fpga/ROMS/6502/M6502_BASIC_ROM.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.poll_cmd ; return_state.cmd41 ; return_state.cmd55 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 1                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 1                  ; 0                 ; 0                 ; 1                ;
; return_state.cmd41             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 1                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.poll_cmd ; state.cmd41 ; state.cmd55 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 1          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 1           ; 0          ; 0          ; 1         ;
; state.cmd41             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 1           ; 0           ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+--------------------------------------------------+-------------------------------------------------+
; Register name                                    ; Reason for Removal                              ;
+--------------------------------------------------+-------------------------------------------------+
; T65:cpu1|SO_n_o                                  ; Lost fanout                                     ;
; T65:cpu1|NMI_n_o                                 ; Stuck at VCC due to stuck port data_in          ;
; T65:cpu1|IRQ_n_o                                 ; Stuck at VCC due to stuck port data_in          ;
; T65:cpu1|Mode_r[0,1]                             ; Stuck at GND due to stuck port data_in          ;
; T65:cpu1|NMIAct                                  ; Stuck at GND due to stuck port data_in          ;
; T65:cpu1|IRQCycle                                ; Stuck at GND due to stuck port data_in          ;
; T65:cpu1|NMICycle                                ; Stuck at GND due to stuck port data_in          ;
; T65:cpu1|P[5]                                    ; Merged with T65:cpu1|P[4]                       ;
; sd_controller:sd1|return_state.init              ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.read_block_cmd    ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.receive_byte      ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.receive_byte_wait ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.send_cmd          ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.write_block_byte  ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.write_block_cmd   ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.write_block_data  ; Merged with sd_controller:sd1|return_state.cmd0 ;
; sd_controller:sd1|return_state.cmd0              ; Stuck at GND due to stuck port data_in          ;
; T65:cpu1|S[8..15]                                ; Lost fanout                                     ;
; sd_controller:sd1|cmd_out[0]                     ; Stuck at VCC due to stuck port data_in          ;
; Total Number of Removed Registers = 27           ;                                                 ;
+--------------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+------------------+---------------------------+----------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------+---------------------------+----------------------------------------+
; T65:cpu1|NMI_n_o ; Stuck at VCC              ; T65:cpu1|NMIAct                        ;
;                  ; due to stuck port data_in ;                                        ;
; T65:cpu1|IRQ_n_o ; Stuck at VCC              ; T65:cpu1|IRQCycle                      ;
;                  ; due to stuck port data_in ;                                        ;
+------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 545   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 153   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 428   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; T65:cpu1|MCycle[0]                      ; 42      ;
; T65:cpu1|R_W_n_i                        ; 14      ;
; sd_controller:sd1|sdCS                  ; 2       ;
; sd_controller:sd1|cmd_mode              ; 2       ;
; BankSwitch[0]                           ; 1       ;
; BankSwitch[1]                           ; 1       ;
; BankSwitch[2]                           ; 1       ;
; T65:cpu1|ALU_Op_r[3]                    ; 31      ;
; T65:cpu1|ALU_Op_r[2]                    ; 17      ;
; T65:cpu1|RstCycle                       ; 4       ;
; sd_controller:sd1|led_on_count[7]       ; 2       ;
; sd_controller:sd1|led_on_count[6]       ; 2       ;
; sd_controller:sd1|led_on_count[3]       ; 2       ;
; sd_controller:sd1|response_mode         ; 4       ;
; bufferedUART:io1|rxdFiltered            ; 5       ;
; Total number of inverted registers = 15 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|T65:cpu1|S[11]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|rxFilter[5]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|T65:cpu1|DL[3]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|T65:cpu1|S[2]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|T65:cpu1|BAH[2]                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|rxClockCount[4]              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T65:cpu1|AD[2]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Microcomputer|T65:cpu1|PC[0]                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Microcomputer|T65:cpu1|BAL[2]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|T65:cpu1|BAL[0]                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[49]                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxBitCount[1]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[41]                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[1]                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[4]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBitCount[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBuffer[2]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txClockCount[4]              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Microcomputer|T65:cpu1|PC[14]                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|recv_data[3]                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[12]                 ;
; 7:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[24]                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|data_sig[7]                 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|byte_counter[8]             ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|byte_counter[9]             ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|bit_counter[6]              ;
; 21:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|bit_counter[1]              ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|bit_counter[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Microcomputer|T65:cpu1|T65_MCode:mcode|Mux118               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Microcomputer|T65:cpu1|T65_MCode:mcode|Mux124               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T65:cpu1|Mux79                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Microcomputer|sd_controller:sd1|dout                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T65:cpu1|Mux45                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector34                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Microcomputer|T65:cpu1|T65_ALU:alu|Mux3                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Microcomputer|cpuDataIn[1]                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector12                   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Microcomputer|cpuDataIn[6]                                  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |Microcomputer|T65:cpu1|T65_ALU:alu|Mux6                     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |Microcomputer|T65:cpu1|T65_ALU:alu|Mux2                     ;
; 11:1               ; 13 bits   ; 91 LEs        ; 52 LEs               ; 39 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|return_state.read_block_cmd ;
; 20:1               ; 7 bits    ; 91 LEs        ; 21 LEs               ; 70 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector80                  ;
; 23:1               ; 2 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector92                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam256bytes:ram1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+----------------------------------+
; Parameter Name                     ; Value                     ; Type                             ;
+------------------------------------+---------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                          ;
; OPERATION_MODE                     ; ROM                       ; Untyped                          ;
; WIDTH_A                            ; 8                         ; Signed Integer                   ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                   ;
; NUMWORDS_A                         ; 8192                      ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                          ;
; WIDTH_B                            ; 1                         ; Untyped                          ;
; WIDTHAD_B                          ; 1                         ; Untyped                          ;
; NUMWORDS_B                         ; 1                         ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                          ;
; BYTE_SIZE                          ; 8                         ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                          ;
; INIT_FILE                          ; ../../ROMS/6502/BASIC.HEX ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II                ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_rp81           ; Untyped                          ;
+------------------------------------+---------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam256bytes:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_gra1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; InternalRam256bytes:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io1"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:cpu1|T65_ALU:alu"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:cpu1"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 07 16:18:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file internalram256bytes.vhd
    Info (12022): Found design unit 1: internalram256bytes-SYN
    Info (12023): Found entity 1: InternalRam256bytes
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6809/cpu09l.vhd
    Info (12022): Found design unit 1: cpu09-rtl
    Info (12023): Found entity 1: cpu09
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl
    Info (12023): Found entity 1: SBCTextDisplayRGB
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6800/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH
    Info (12023): Found entity 1: cpu68
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl
    Info (12023): Found entity 1: T80s
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN
    Info (12023): Found entity 1: CGABoldRom
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl
    Info (12023): Found entity 1: bufferedUART
Info (12021): Found 1 design units, including 0 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl
    Info (12023): Found entity 1: T65_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl
    Info (12023): Found entity 1: T65_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/m6502/t65.vhd
    Info (12022): Found design unit 1: T65-rtl
    Info (12023): Found entity 1: T65
Info (12021): Found 2 design units, including 1 entities, in source file microcomputer.vhd
    Info (12022): Found design unit 1: Microcomputer-struct
    Info (12023): Found entity 1: Microcomputer
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/sdcard/sd_controller.vhd
    Info (12022): Found design unit 1: sd_controller-rtl
    Info (12023): Found entity 1: sd_controller
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/6502/m6502_basic_rom.vhd
    Info (12022): Found design unit 1: m6502_basic_rom-SYN
    Info (12023): Found entity 1: M6502_BASIC_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/z80/z80_basic_rom.vhd
    Info (12022): Found design unit 1: z80_basic_rom-SYN
    Info (12023): Found entity 1: Z80_BASIC_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN
    Info (12023): Found entity 1: DisplayRam1K
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN
    Info (12023): Found entity 1: DisplayRam2K
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN
    Info (12023): Found entity 1: CGABoldRomReduced
Info (12021): Found 2 design units, including 1 entities, in source file internalram1k.vhd
    Info (12022): Found design unit 1: internalram1k-SYN
    Info (12023): Found entity 1: InternalRam1K
Info (12021): Found 2 design units, including 1 entities, in source file internalram2k.vhd
    Info (12022): Found design unit 1: internalram2k-SYN
    Info (12023): Found entity 1: InternalRam2K
Info (12021): Found 2 design units, including 1 entities, in source file internalram4k.vhd
    Info (12022): Found design unit 1: internalram4k-SYN
    Info (12023): Found entity 1: InternalRam4K
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/6809/m6809_ext_basic_rom.vhd
    Info (12022): Found design unit 1: m6809_ext_basic_rom-SYN
    Info (12023): Found entity 1: M6809_EXT_BASIC_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /documents/programming/fpga/multicomputer-fpga/roms/z80/z80_cpm_basic_rom.vhd
    Info (12022): Found design unit 1: z80_cpm_basic_rom-SYN
    Info (12023): Found entity 1: Z80_CPM_BASIC_ROM
Info (12127): Elaborating entity "Microcomputer" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(34): used implicit default value for signal "n_epromCS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(35): used implicit default value for signal "n_epromOE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(45): used implicit default value for signal "txd2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(46): used implicit default value for signal "rts2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(48): used implicit default value for signal "videoSync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(49): used implicit default value for signal "video" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(51): used implicit default value for signal "videoR0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(52): used implicit default value for signal "videoG0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(53): used implicit default value for signal "videoB0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(54): used implicit default value for signal "videoR1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(55): used implicit default value for signal "videoG1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(56): used implicit default value for signal "videoB1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(57): used implicit default value for signal "hSync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(58): used implicit default value for signal "vSync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(84): used implicit default value for signal "interface2DataOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(96): object "n_int1" assigned a value but never read
Critical Warning (10920): VHDL Incomplete Partial Association warning at Microcomputer.vhd(123): port or argument "A" has 8/24 unassociated elements
Warning (10873): Using initial value X (don't care) for net "sramAddress[15]" at Microcomputer.vhd(29)
Info (12128): Elaborating entity "T65" for hierarchy "T65:cpu1"
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(100): object "D" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(125): object "B_o" assigned a value but never read
Info (12128): Elaborating entity "T65_MCode" for hierarchy "T65:cpu1|T65_MCode:mcode"
Info (12128): Elaborating entity "T65_ALU" for hierarchy "T65:cpu1|T65_ALU:alu"
Info (12128): Elaborating entity "M6502_BASIC_ROM" for hierarchy "M6502_BASIC_ROM:rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../ROMS/6502/BASIC.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rp81.tdf
    Info (12023): Found entity 1: altsyncram_rp81
Info (12128): Elaborating entity "altsyncram_rp81" for hierarchy "M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "M6502_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_rp81:auto_generated|mux_hib:mux2"
Info (12128): Elaborating entity "InternalRam256bytes" for hierarchy "InternalRam256bytes:ram1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam256bytes:ram1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam256bytes:ram1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam256bytes:ram1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf
    Info (12023): Found entity 1: altsyncram_gra1
Info (12128): Elaborating entity "altsyncram_gra1" for hierarchy "InternalRam256bytes:ram1|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated"
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:io1"
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer T65:cpu1|Mux73
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[3]
    Warning (19017): Found clock multiplexer T65:cpu1|T65_MCode:mcode|Mux124
    Warning (19017): Found clock multiplexer T65:cpu1|T65_MCode:mcode|Mux74
    Warning (19017): Found clock multiplexer T65:cpu1|Mux72
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[4]
    Warning (19017): Found clock multiplexer T65:cpu1|Mux71
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[5]
    Warning (19017): Found clock multiplexer T65:cpu1|Mux70
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[6]
    Warning (19017): Found clock multiplexer T65:cpu1|Mux69
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[7]
    Warning (19017): Found clock multiplexer T65:cpu1|Mux68
    Warning (19017): Found clock multiplexer T65:cpu1|Mux67
    Warning (19017): Found clock multiplexer T65:cpu1|Mux66
    Warning (19017): Found clock multiplexer T65:cpu1|Mux65
    Warning (19017): Found clock multiplexer T65:cpu1|Mux64
    Warning (19017): Found clock multiplexer T65:cpu1|Mux63
    Warning (19017): Found clock multiplexer T65:cpu1|Mux62
    Warning (19017): Found clock multiplexer T65:cpu1|Mux61
    Warning (19017): Found clock multiplexer T65:cpu1|Mux75
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[1]
    Warning (19017): Found clock multiplexer T65:cpu1|Mux74
    Warning (19017): Found clock multiplexer T65:cpu1|PCAdder[2]
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "bufferedUART:io1|rxBuffer" is uninferred due to asynchronous read logic
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ps2Clk" has no driver
    Warning (13040): Bidir "ps2Data" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sramAddress[15]" is stuck at GND
    Warning (13410): Pin "n_epromCS" is stuck at GND
    Warning (13410): Pin "n_epromOE" is stuck at GND
    Warning (13410): Pin "txd2" is stuck at GND
    Warning (13410): Pin "rts2" is stuck at GND
    Warning (13410): Pin "videoSync" is stuck at GND
    Warning (13410): Pin "video" is stuck at GND
    Warning (13410): Pin "videoR0" is stuck at GND
    Warning (13410): Pin "videoG0" is stuck at GND
    Warning (13410): Pin "videoB0" is stuck at GND
    Warning (13410): Pin "videoR1" is stuck at GND
    Warning (13410): Pin "videoG1" is stuck at GND
    Warning (13410): Pin "videoB1" is stuck at GND
    Warning (13410): Pin "hSync" is stuck at GND
    Warning (13410): Pin "vSync" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register sd_controller:sd1|driveLED will power up to Low
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[7] will power up to High
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[6] will power up to High
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[3] will power up to High
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rxd2"
Info (21057): Implemented 1749 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 1668 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 407 megabytes
    Info: Processing ended: Sun Apr 07 16:18:32 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


