// Seed: 2539828061
module module_0;
  parameter id_1 = 1 < 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  nand primCall (id_1, id_2, id_3);
  inout logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  always
    repeat (id_2) begin : LABEL_0
      id_2[id_6+:1] <= id_2;
    end
  tri1 id_7 = -1;
  assign id_7 = id_3[-1] / id_6;
endmodule
