# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: sd
long_name: Store doubleword
description: |
  For RV64, store 64 bits of data from register `xs2` to an
  address formed by adding `xs1` to a signed offset.
  <% if ext?(:Zilsd) %>
  For RV32, store doubleword from even/odd register pair.
  <% end %>
definedBy:
  extension:
    anyOf:
      - name: I
      - name: Zilsd
assembly: xs2, imm(xs1)
encoding:
  RV32:
    match: -----------------011-----0100011
    variables:
      - name: imm
        location: 31-25|11-7
      - name: xs2
        not: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31]
        location: 24-20
      - name: xs1
        location: 19-15
  RV64:
    match: -----------------011-----0100011
    variables:
      - name: imm
        location: 31-25|11-7
        sign_extend: true
      - name: xs2
        location: 24-20
      - name: xs1
        location: 19-15
access:
  s: always
  u: always
  vs: always
  vu: always
operation(): |
  Bits<64> data;
  XReg virtual_address = X[xs1] + $signed(imm);

  if (xlen() == 32) {
    if (implemented?(ExtensionName::Zclsd)) {
      data = {X[xs2 + 1], X[xs2]};
    } else {
      raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
    }
  } else {
    data = X[xs2];
  }

  write_memory<64>(virtual_address, data, $encoding);

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let offset : xlenbits = sign_extend(imm);
    /* Get the address, X(xs1) + offset.
       Some extensions perform additional checks on address validity. */
    match ext_data_get_addr(xs1, offset, Write(Data), width) {
      Ext_DataAddr_Error(e)  => { ext_handle_data_check_error(e); RETIRE_FAIL },
      Ext_DataAddr_OK(vaddr) =>
        if   check_misaligned(vaddr, width)
        then { handle_mem_exception(vaddr, E_SAMO_Addr_Align()); RETIRE_FAIL }
        else match translateAddr(vaddr, Write(Data)) {
          TR_Failure(e, _)    => { handle_mem_exception(vaddr, e); RETIRE_FAIL },
          TR_Address(paddr, _) => {
            let eares : MemoryOpResult(unit) = match width {
              BYTE   => mem_write_ea(paddr, 1, aq, rl, false),
              HALF   => mem_write_ea(paddr, 2, aq, rl, false),
              WORD   => mem_write_ea(paddr, 4, aq, rl, false),
              DOUBLE => mem_write_ea(paddr, 8, aq, rl, false)
            };
            match (eares) {
              MemException(e) => { handle_mem_exception(vaddr, e); RETIRE_FAIL },
              MemValue(_) => {
                let xs2_val = X(xs2);
                let res : MemoryOpResult(bool) = match (width) {
                  BYTE => mem_write_value(paddr, 1, xs2_val[7..0],  aq, rl, false),
                  HALF => mem_write_value(paddr, 2, xs2_val[15..0], aq, rl, false),
                  WORD => mem_write_value(paddr, 4, xs2_val[31..0], aq, rl, false),
                  DOUBLE if sizeof(xlen) >= 64
                       => mem_write_value(paddr, 8, xs2_val,        aq, rl, false),
                  _    => report_invalid_width(__FILE__, __LINE__, width, "store"),
                };
                match (res) {
                  MemValue(true)  => RETIRE_SUCCESS,
                  MemValue(false) => internal_error(__FILE__, __LINE__, "store got false from mem_write_value"),
                  MemException(e) => { handle_mem_exception(vaddr, e); RETIRE_FAIL }
                }
              }
            }
          }
        }
    }
  }

# SPDX-SnippetEnd
