{
    "name": "maestro",
    "folder": "maestro",
    "sim_files": [],
    "files": [
        "Project/Components/ALU.vhd",
        "Project/Components/EX_MEM_DIV.vhd",
        "Project/Components/ID_EX_DIV.vhd",
        "Project/Components/IF_ID_DIV.vhd",
        "Project/Components/MEM_WB_DIV.vhd",
        "Project/Components/adder.vhd",
        "Project/Components/controller.vhd",
        "Project/Components/datamem.vhd",
        "Project/Components/datamem_interface.vhd",
        "Project/Components/datapath.vhd",
        "Project/Components/flushing_unit.vhd",
        "Project/Components/forwarding_unit.vhd",
        "Project/Components/jump_target_unit.vhd",
        "Project/Components/microcontroller.vhd",
        "Project/Components/mux_2_1.vhd",
        "Project/Components/mux_32_1.vhd",
        "Project/Components/mux_3_1.vhd",
        "Project/Components/mux_5_1.vhd",
        "Project/Components/progmem_interface.vhd",
        "Project/Components/program_counter.vhd",
        "Project/Components/reg1b.vhd",
        "Project/Components/reg2b.vhd",
        "Project/Components/reg32b.vhd",
        "Project/Components/reg32b_falling_edge.vhd",
        "Project/Components/reg3b.vhd",
        "Project/Components/reg4b.vhd",
        "Project/Components/reg5b.vhd",
        "Project/Components/register_file.vhd",
        "Quartus/riscv_microcontroller/progmem.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/Artoriuz/maestro",
    "top_module": "reg5b",
    "extra_flags": [],
    "language_version": "08",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}