-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod28_layer1_weights_25 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111100101000010100100101010010", 
    1 => "11000000000000001110010000011100", 
    2 => "00111111001000010000100001000000", 
    3 => "00111111010000000100001000100001", 
    4 => "10111111011101001101110000110110", 
    5 => "10111110100101101101100100000010", 
    6 => "10111111000011000111001000100001", 
    7 => "10111111001001101001001110100111", 
    8 => "00111111100101110000101101110001", 
    9 => "01000000001010101101110100110001", 
    10 => "10111110111001011110011011000000", 
    11 => "00111110101010001001011100001001", 
    12 => "00111110001111110100010010101001", 
    13 => "10111110100011100100010100111011", 
    14 => "00111111011101011011001111010101", 
    15 => "00111111010000001101010111000001", 
    16 => "10111110000011110111110110101010", 
    17 => "00111101100101001001110000001011", 
    18 => "00111101011101101110010101101001", 
    19 => "00111110011001101100010000010111", 
    20 => "10111101010101010011001011100111", 
    21 => "10111111000011010100000010010000", 
    22 => "10111110011000011110011001000110", 
    23 => "10111110000100010111111111010010", 
    24 => "00111111100000000101110101111100", 
    25 => "00111111000010110101110011010111", 
    26 => "00111110000010101110011010110101", 
    27 => "00111100010001001000111110100001", 
    28 => "10111111000101110000000000100111", 
    29 => "00111111010101101011111010111000", 
    30 => "00111111000000111111110111111110", 
    31 => "10111110101011000000101111011001", 
    32 => "10111110101111101000011010100001", 
    33 => "10111110111110111101001010000010", 
    34 => "00111111011001111001011101001110", 
    35 => "10111110111101110000000100110011", 
    36 => "10111110111100101011100010100101", 
    37 => "00111110110010111010000101110100", 
    38 => "10111110011111000110111000000001", 
    39 => "00111110111110011111100011110001", 
    40 => "10111110110011011101110001010001", 
    41 => "10111100101111111111100100110010", 
    42 => "10111110111010010011111111101011", 
    43 => "10111101110100010100110011000111", 
    44 => "00111110110100110110101010110111", 
    45 => "00111110110010100011010010101000", 
    46 => "00111110000101001000111011010001", 
    47 => "00111101011011001010010010101000", 
    48 => "10111110011111100100111011110110", 
    49 => "00111110111000011000111011100000", 
    50 => "10111101111010101001111001100111", 
    51 => "10111111001001110111010101100110", 
    52 => "10111110110111101010000101001001", 
    53 => "00111110100000100001101110100001", 
    54 => "00111110000110001010111011001001", 
    55 => "00111111001011111110010010111001", 
    56 => "00111110101101111101000100100110", 
    57 => "00111101100100001010101110000011", 
    58 => "00111110100111100100000110110011", 
    59 => "10111111010110001111101011111111", 
    60 => "00111110110000100100100000100011", 
    61 => "00111110010101011101110111110100", 
    62 => "00111100111011110001010100010111", 
    63 => "00111111000110101011011110011110", 
    64 => "00111101110010000100100100101001", 
    65 => "00111111000000110100110011001010", 
    66 => "00111111000100000010010101100000", 
    67 => "00111110011110110011001001000100", 
    68 => "00111111001000000010100001010111", 
    69 => "10111111111101010110110011110100", 
    70 => "10111110101111010000000000001001", 
    71 => "00111101100111111111011101111010", 
    72 => "00111110111001000001011010111011", 
    73 => "00111101111001000001010101001101", 
    74 => "10111111000010010011010000101011", 
    75 => "10111011110110110101100100000111", 
    76 => "10111110000011010100000010111111", 
    77 => "00111100101011101110111100010010", 
    78 => "10111101001101110110011010101011", 
    79 => "10111111110110111000001101010011", 
    80 => "00111111101101010010000000101010", 
    81 => "00111110100111010011110101101010", 
    82 => "10111110001000101110101000011111", 
    83 => "10111100011100001101110001010011", 
    84 => "10111110010110110000111000110011", 
    85 => "10111110001010110101111010110100", 
    86 => "10111101111000100011001101000111", 
    87 => "10111110100011110100100101011011", 
    88 => "10111111101000001010000111001011", 
    89 => "10111111100010001111000000110100", 
    90 => "01000000000001110111100001001011", 
    91 => "10111111011101001101110110000110", 
    92 => "10111110001010010001000111111000", 
    93 => "00111111110100101100010100101000", 
    94 => "00111111000100111001101110111001", 
    95 => "00111111001000111001001100001111", 
    96 => "00111111010111101000111011110010", 
    97 => "00111111011100110011010001100100", 
    98 => "10111111011111100111010110001101", 
    99 => "10111110100001110010001110000000" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

