Warning: Design 'dividerblock' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : dividerblock
Version: S-2021.06-SP5-5
Date   : Mon Nov 20 16:03:46 2023
****************************************

Library(s) Used:

    gtech (File: /usr/synopsys/syn/S-2021.06-SP5-5/libraries/syn/gtech.db)

Number of ports:                           21
Number of nets:                            72
Number of cells:                           56
Number of combinational cells:             28
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                         16
Number of references:                       3

Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                     0.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------------------
dividerblock                         0.0000      0.0    0.0000     0.0000  0.0000  dividerblock
d12                                  0.0000      0.0    0.0000     0.0000  0.0000  CLKDivider_Div12_1
d80                                  0.0000      0.0    0.0000     0.0000  0.0000  CLKDivider_Div80alt_1
--------------------------------  ---------  -------  --------  ---------  ------  ---------------------
Total                                                   0.0000     0.0000  0.0000

1
