{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489029502804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489029502805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 11:18:22 2017 " "Processing started: Thu Mar 09 11:18:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489029502805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489029502805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rca16 -c rca16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rca16 -c rca16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489029502805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1489029503709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca16.v 1 1 " "Found 1 design units, including 1 entities, in source file rca16.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca16 " "Found entity 1: rca16" {  } { { "rca16.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/rca16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489029503885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489029503885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca4 " "Found entity 1: rca4" {  } { { "rca4.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/rca4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489029503899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489029503899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_full.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_full " "Found entity 1: adder_full" {  } { { "adder_full.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/adder_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489029503918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489029503918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_half.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_half " "Found entity 1: adder_half" {  } { { "adder_half.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/adder_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489029503922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489029503922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h0_sum adder_full.v(9) " "Verilog HDL Implicit Net warning at adder_full.v(9): created implicit net for \"h0_sum\"" {  } { { "adder_full.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/adder_full.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489029503936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h0_cout adder_full.v(9) " "Verilog HDL Implicit Net warning at adder_full.v(9): created implicit net for \"h0_cout\"" {  } { { "adder_full.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/adder_full.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489029503937 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h1_cout adder_full.v(10) " "Verilog HDL Implicit Net warning at adder_full.v(10): created implicit net for \"h1_cout\"" {  } { { "adder_full.v" "" { Text "D:/ZXOPEN2017/DE2/rca16/adder_full.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489029503937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rca16 " "Elaborating entity \"rca16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489029504101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca4 rca4:m0 " "Elaborating entity \"rca4\" for hierarchy \"rca4:m0\"" {  } { { "rca16.v" "m0" { Text "D:/ZXOPEN2017/DE2/rca16/rca16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489029504115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_full rca4:m0\|adder_full:b0 " "Elaborating entity \"adder_full\" for hierarchy \"rca4:m0\|adder_full:b0\"" {  } { { "rca4.v" "b0" { Text "D:/ZXOPEN2017/DE2/rca16/rca4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489029504119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_half rca4:m0\|adder_full:b0\|adder_half:h0 " "Elaborating entity \"adder_half\" for hierarchy \"rca4:m0\|adder_full:b0\|adder_half:h0\"" {  } { { "adder_full.v" "h0" { Text "D:/ZXOPEN2017/DE2/rca16/adder_full.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489029504126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489029506300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489029506300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489029506414 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489029506414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489029506414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489029506414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489029506543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 11:18:26 2017 " "Processing ended: Thu Mar 09 11:18:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489029506543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489029506543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489029506543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489029506543 ""}
