// Seed: 1058411895
module module_0 (
    input id_0,
    output reg id_1
);
  logic id_2 = 1;
  always @(id_0, posedge id_2 or negedge id_0) id_1 <= "";
endmodule
