
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c90  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407c90  00407c90  00017c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00407c98  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000524  204009d0  00408668  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400ef4  00408b8c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402ef8  0040ab90  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002e256  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000643b  00000000  00000000  0004ecad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001360  00000000  00000000  000550e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00029334  00000000  00000000  00056448  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001c41d  00000000  00000000  0007f77c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00098a41  00000000  00000000  0009bb99  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000cd0e  00000000  00000000  001345da  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014a0  00000000  00000000  001412e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003bf8  00000000  00000000  00142788  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f8 2e 40 20 0d 17 40 00 0b 17 40 00 0b 17 40 00     ..@ ..@...@...@.
  400010:	0b 17 40 00 0b 17 40 00 0b 17 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e5 1a 40 00 0b 17 40 00 00 00 00 00 85 1b 40 00     ..@...@.......@.
  40003c:	ed 1b 40 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     ..@...@...@...@.
  40004c:	c5 39 40 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     .9@...@...@...@.
  40005c:	0b 17 40 00 0b 17 40 00 00 00 00 00 fd 13 40 00     ..@...@.......@.
  40006c:	11 14 40 00 25 14 40 00 0b 17 40 00 0b 17 40 00     ..@.%.@...@...@.
  40007c:	0b 17 40 00 39 14 40 00 4d 14 40 00 0b 17 40 00     ..@.9.@.M.@...@.
  40008c:	0b 17 40 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     ..@...@...@...@.
  40009c:	0b 17 40 00 9d 39 40 00 0b 17 40 00 0b 17 40 00     ..@..9@...@...@.
  4000ac:	0b 17 40 00 0b 17 40 00 21 04 40 00 0b 17 40 00     ..@...@.!.@...@.
  4000bc:	0b 17 40 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     ..@...@...@...@.
  4000cc:	0b 17 40 00 00 00 00 00 0b 17 40 00 00 00 00 00     ..@.......@.....
  4000dc:	0b 17 40 00 35 04 40 00 0b 17 40 00 0b 17 40 00     ..@.5.@...@...@.
  4000ec:	0b 17 40 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     ..@...@...@...@.
  4000fc:	0b 17 40 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     ..@...@...@...@.
  40010c:	0b 17 40 00 0b 17 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 0b 17 40 00 0b 17 40 00 0b 17 40 00     ......@...@...@.
  40012c:	0b 17 40 00 0b 17 40 00 00 00 00 00 0b 17 40 00     ..@...@.......@.
  40013c:	0b 17 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00407c98 	.word	0x00407c98

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407c98 	.word	0x00407c98
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00407c98 	.word	0x00407c98
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001ac:	b570      	push	{r4, r5, r6, lr}
  4001ae:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001b0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001b4:	4013      	ands	r3, r2
  4001b6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001b8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001ba:	4e1c      	ldr	r6, [pc, #112]	; (40022c <afec_process_callback+0x80>)
  4001bc:	4d1c      	ldr	r5, [pc, #112]	; (400230 <afec_process_callback+0x84>)
  4001be:	42a8      	cmp	r0, r5
  4001c0:	bf14      	ite	ne
  4001c2:	2000      	movne	r0, #0
  4001c4:	2001      	moveq	r0, #1
  4001c6:	0105      	lsls	r5, r0, #4
  4001c8:	e00b      	b.n	4001e2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001ca:	2c0e      	cmp	r4, #14
  4001cc:	d81e      	bhi.n	40020c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001ce:	9a01      	ldr	r2, [sp, #4]
  4001d0:	f104 010c 	add.w	r1, r4, #12
  4001d4:	2301      	movs	r3, #1
  4001d6:	408b      	lsls	r3, r1
  4001d8:	4213      	tst	r3, r2
  4001da:	d110      	bne.n	4001fe <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001dc:	3401      	adds	r4, #1
  4001de:	2c10      	cmp	r4, #16
  4001e0:	d022      	beq.n	400228 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4001e2:	2c0b      	cmp	r4, #11
  4001e4:	d8f1      	bhi.n	4001ca <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4001e6:	9a01      	ldr	r2, [sp, #4]
  4001e8:	2301      	movs	r3, #1
  4001ea:	40a3      	lsls	r3, r4
  4001ec:	4213      	tst	r3, r2
  4001ee:	d0f5      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001f0:	192b      	adds	r3, r5, r4
  4001f2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001f6:	2b00      	cmp	r3, #0
  4001f8:	d0f0      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4001fa:	4798      	blx	r3
  4001fc:	e7ee      	b.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001fe:	192b      	adds	r3, r5, r4
  400200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400204:	2b00      	cmp	r3, #0
  400206:	d0e9      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400208:	4798      	blx	r3
  40020a:	e7e7      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40020c:	9a01      	ldr	r2, [sp, #4]
  40020e:	f104 010f 	add.w	r1, r4, #15
  400212:	2301      	movs	r3, #1
  400214:	408b      	lsls	r3, r1
  400216:	4213      	tst	r3, r2
  400218:	d0e0      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40021a:	192b      	adds	r3, r5, r4
  40021c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400220:	2b00      	cmp	r3, #0
  400222:	d0db      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400224:	4798      	blx	r3
  400226:	e7d9      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400228:	b002      	add	sp, #8
  40022a:	bd70      	pop	{r4, r5, r6, pc}
  40022c:	20400df4 	.word	0x20400df4
  400230:	40064000 	.word	0x40064000

00400234 <afec_ch_set_config>:
{
  400234:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400236:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400238:	2301      	movs	r3, #1
  40023a:	408b      	lsls	r3, r1
  40023c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400240:	7815      	ldrb	r5, [r2, #0]
  400242:	2d00      	cmp	r5, #0
  400244:	bf08      	it	eq
  400246:	2300      	moveq	r3, #0
  400248:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40024a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  40024c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  40024e:	004b      	lsls	r3, r1, #1
  400250:	2103      	movs	r1, #3
  400252:	4099      	lsls	r1, r3
  400254:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400258:	7851      	ldrb	r1, [r2, #1]
  40025a:	4099      	lsls	r1, r3
  40025c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  40025e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400260:	bc30      	pop	{r4, r5}
  400262:	4770      	bx	lr

00400264 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400264:	784b      	ldrb	r3, [r1, #1]
  400266:	780a      	ldrb	r2, [r1, #0]
  400268:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  40026a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  40026c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  40026e:	884b      	ldrh	r3, [r1, #2]
  400270:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400274:	6743      	str	r3, [r0, #116]	; 0x74
  400276:	4770      	bx	lr

00400278 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400278:	2200      	movs	r2, #0
  40027a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  40027c:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <afec_get_config_defaults+0x28>)
  40027e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400280:	4b08      	ldr	r3, [pc, #32]	; (4002a4 <afec_get_config_defaults+0x2c>)
  400282:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400284:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400288:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  40028a:	2302      	movs	r3, #2
  40028c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40028e:	2301      	movs	r3, #1
  400290:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400292:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400294:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400296:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400298:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  40029a:	7583      	strb	r3, [r0, #22]
  40029c:	4770      	bx	lr
  40029e:	bf00      	nop
  4002a0:	11e1a300 	.word	0x11e1a300
  4002a4:	005b8d80 	.word	0x005b8d80

004002a8 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4002a8:	2300      	movs	r3, #0
  4002aa:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4002ac:	2301      	movs	r3, #1
  4002ae:	7043      	strb	r3, [r0, #1]
  4002b0:	4770      	bx	lr

004002b2 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  4002b2:	2300      	movs	r3, #0
  4002b4:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4002b6:	2320      	movs	r3, #32
  4002b8:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4002ba:	23ff      	movs	r3, #255	; 0xff
  4002bc:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4002be:	f640 73ff 	movw	r3, #4095	; 0xfff
  4002c2:	8083      	strh	r3, [r0, #4]
  4002c4:	4770      	bx	lr
	...

004002c8 <afec_init>:
	return afec->AFEC_ISR;
  4002c8:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002ca:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002ce:	d001      	beq.n	4002d4 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002d0:	2019      	movs	r0, #25
  4002d2:	4770      	bx	lr
{
  4002d4:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002d6:	2301      	movs	r3, #1
  4002d8:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002da:	7ccb      	ldrb	r3, [r1, #19]
  4002dc:	2b00      	cmp	r3, #0
  4002de:	bf18      	it	ne
  4002e0:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4002e4:	684b      	ldr	r3, [r1, #4]
  4002e6:	688c      	ldr	r4, [r1, #8]
  4002e8:	fbb3 f3f4 	udiv	r3, r3, r4
  4002ec:	3b01      	subs	r3, #1
  4002ee:	021b      	lsls	r3, r3, #8
  4002f0:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002f2:	68cc      	ldr	r4, [r1, #12]
  4002f4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4002f8:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002fa:	7c0c      	ldrb	r4, [r1, #16]
  4002fc:	0624      	lsls	r4, r4, #24
  4002fe:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400302:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400304:	7c4c      	ldrb	r4, [r1, #17]
  400306:	0724      	lsls	r4, r4, #28
  400308:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40030c:	4323      	orrs	r3, r4
  40030e:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400310:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400312:	7d0b      	ldrb	r3, [r1, #20]
  400314:	2b00      	cmp	r3, #0
  400316:	bf14      	ite	ne
  400318:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  40031c:	2300      	moveq	r3, #0
  40031e:	680a      	ldr	r2, [r1, #0]
  400320:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400322:	7d4a      	ldrb	r2, [r1, #21]
  400324:	2a00      	cmp	r2, #0
  400326:	bf14      	ite	ne
  400328:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  40032c:	2200      	moveq	r2, #0
			(config->resolution) |
  40032e:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400330:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400332:	7d8b      	ldrb	r3, [r1, #22]
  400334:	021b      	lsls	r3, r3, #8
  400336:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40033a:	f043 030c 	orr.w	r3, r3, #12
  40033e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400342:	4b0f      	ldr	r3, [pc, #60]	; (400380 <afec_init+0xb8>)
  400344:	4298      	cmp	r0, r3
  400346:	d006      	beq.n	400356 <afec_init+0x8e>
	if(afec == AFEC1) {
  400348:	4b0e      	ldr	r3, [pc, #56]	; (400384 <afec_init+0xbc>)
  40034a:	4298      	cmp	r0, r3
  40034c:	d00d      	beq.n	40036a <afec_init+0xa2>
	return STATUS_OK;
  40034e:	2000      	movs	r0, #0
}
  400350:	f85d 4b04 	ldr.w	r4, [sp], #4
  400354:	4770      	bx	lr
  400356:	4b0c      	ldr	r3, [pc, #48]	; (400388 <afec_init+0xc0>)
  400358:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  40035c:	2200      	movs	r2, #0
  40035e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400362:	428b      	cmp	r3, r1
  400364:	d1fb      	bne.n	40035e <afec_init+0x96>
	return STATUS_OK;
  400366:	2000      	movs	r0, #0
  400368:	e7f2      	b.n	400350 <afec_init+0x88>
  40036a:	4b08      	ldr	r3, [pc, #32]	; (40038c <afec_init+0xc4>)
  40036c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400370:	2200      	movs	r2, #0
  400372:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400376:	428b      	cmp	r3, r1
  400378:	d1fb      	bne.n	400372 <afec_init+0xaa>
	return STATUS_OK;
  40037a:	2000      	movs	r0, #0
  40037c:	e7e8      	b.n	400350 <afec_init+0x88>
  40037e:	bf00      	nop
  400380:	4003c000 	.word	0x4003c000
  400384:	40064000 	.word	0x40064000
  400388:	20400df0 	.word	0x20400df0
  40038c:	20400e34 	.word	0x20400e34

00400390 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400390:	4b0c      	ldr	r3, [pc, #48]	; (4003c4 <afec_enable_interrupt+0x34>)
  400392:	4299      	cmp	r1, r3
  400394:	d007      	beq.n	4003a6 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400396:	290b      	cmp	r1, #11
  400398:	d80b      	bhi.n	4003b2 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40039a:	d006      	beq.n	4003aa <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  40039c:	2301      	movs	r3, #1
  40039e:	fa03 f101 	lsl.w	r1, r3, r1
  4003a2:	6241      	str	r1, [r0, #36]	; 0x24
  4003a4:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4003a6:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4003a8:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4003aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003ae:	6243      	str	r3, [r0, #36]	; 0x24
  4003b0:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4003b2:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4003b4:	bf94      	ite	ls
  4003b6:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4003b8:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4003ba:	2301      	movs	r3, #1
  4003bc:	fa03 f101 	lsl.w	r1, r3, r1
  4003c0:	6241      	str	r1, [r0, #36]	; 0x24
  4003c2:	4770      	bx	lr
  4003c4:	47000fff 	.word	0x47000fff

004003c8 <afec_set_callback>:
{
  4003c8:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003ca:	4c11      	ldr	r4, [pc, #68]	; (400410 <afec_set_callback+0x48>)
  4003cc:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003ce:	bf0c      	ite	eq
  4003d0:	2410      	moveq	r4, #16
  4003d2:	2400      	movne	r4, #0
  4003d4:	440c      	add	r4, r1
  4003d6:	4d0f      	ldr	r5, [pc, #60]	; (400414 <afec_set_callback+0x4c>)
  4003d8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4003dc:	d10a      	bne.n	4003f4 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003de:	4a0e      	ldr	r2, [pc, #56]	; (400418 <afec_set_callback+0x50>)
  4003e0:	f44f 7480 	mov.w	r4, #256	; 0x100
  4003e4:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003e8:	015b      	lsls	r3, r3, #5
  4003ea:	b2db      	uxtb	r3, r3
  4003ec:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003f0:	6054      	str	r4, [r2, #4]
  4003f2:	e009      	b.n	400408 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003f4:	4a08      	ldr	r2, [pc, #32]	; (400418 <afec_set_callback+0x50>)
  4003f6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4003fa:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003fe:	015b      	lsls	r3, r3, #5
  400400:	b2db      	uxtb	r3, r3
  400402:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400406:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400408:	4b04      	ldr	r3, [pc, #16]	; (40041c <afec_set_callback+0x54>)
  40040a:	4798      	blx	r3
  40040c:	bd38      	pop	{r3, r4, r5, pc}
  40040e:	bf00      	nop
  400410:	40064000 	.word	0x40064000
  400414:	20400df4 	.word	0x20400df4
  400418:	e000e100 	.word	0xe000e100
  40041c:	00400391 	.word	0x00400391

00400420 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400420:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400422:	4802      	ldr	r0, [pc, #8]	; (40042c <AFEC0_Handler+0xc>)
  400424:	4b02      	ldr	r3, [pc, #8]	; (400430 <AFEC0_Handler+0x10>)
  400426:	4798      	blx	r3
  400428:	bd08      	pop	{r3, pc}
  40042a:	bf00      	nop
  40042c:	4003c000 	.word	0x4003c000
  400430:	004001ad 	.word	0x004001ad

00400434 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400434:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400436:	4802      	ldr	r0, [pc, #8]	; (400440 <AFEC1_Handler+0xc>)
  400438:	4b02      	ldr	r3, [pc, #8]	; (400444 <AFEC1_Handler+0x10>)
  40043a:	4798      	blx	r3
  40043c:	bd08      	pop	{r3, pc}
  40043e:	bf00      	nop
  400440:	40064000 	.word	0x40064000
  400444:	004001ad 	.word	0x004001ad

00400448 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400448:	b500      	push	{lr}
  40044a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  40044c:	4b13      	ldr	r3, [pc, #76]	; (40049c <afec_enable+0x54>)
  40044e:	4298      	cmp	r0, r3
  400450:	bf0c      	ite	eq
  400452:	2028      	moveq	r0, #40	; 0x28
  400454:	201d      	movne	r0, #29
  400456:	4b12      	ldr	r3, [pc, #72]	; (4004a0 <afec_enable+0x58>)
  400458:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40045a:	4b12      	ldr	r3, [pc, #72]	; (4004a4 <afec_enable+0x5c>)
  40045c:	789b      	ldrb	r3, [r3, #2]
  40045e:	2bff      	cmp	r3, #255	; 0xff
  400460:	d01a      	beq.n	400498 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400462:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400466:	fab3 f383 	clz	r3, r3
  40046a:	095b      	lsrs	r3, r3, #5
  40046c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40046e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400470:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400474:	2200      	movs	r2, #0
  400476:	4b0c      	ldr	r3, [pc, #48]	; (4004a8 <afec_enable+0x60>)
  400478:	701a      	strb	r2, [r3, #0]
	return flags;
  40047a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  40047c:	4a09      	ldr	r2, [pc, #36]	; (4004a4 <afec_enable+0x5c>)
  40047e:	7893      	ldrb	r3, [r2, #2]
  400480:	3301      	adds	r3, #1
  400482:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400484:	b129      	cbz	r1, 400492 <afec_enable+0x4a>
		cpu_irq_enable();
  400486:	2201      	movs	r2, #1
  400488:	4b07      	ldr	r3, [pc, #28]	; (4004a8 <afec_enable+0x60>)
  40048a:	701a      	strb	r2, [r3, #0]
  40048c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400490:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400492:	b003      	add	sp, #12
  400494:	f85d fb04 	ldr.w	pc, [sp], #4
  400498:	e7fe      	b.n	400498 <afec_enable+0x50>
  40049a:	bf00      	nop
  40049c:	40064000 	.word	0x40064000
  4004a0:	00401581 	.word	0x00401581
  4004a4:	20400dec 	.word	0x20400dec
  4004a8:	20400018 	.word	0x20400018

004004ac <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4004ac:	2301      	movs	r3, #1
  4004ae:	6003      	str	r3, [r0, #0]
  4004b0:	4770      	bx	lr

004004b2 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
  4004b2:	b919      	cbnz	r1, 4004bc <dacc_set_transfer_mode+0xa>
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#elif (SAM4S) || (SAM4E)
		p_dacc->DACC_MR |= DACC_MR_ONE;
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
		p_dacc->DACC_MR = ul_mode;
  4004b4:	2300      	movs	r3, #0
  4004b6:	6043      	str	r3, [r0, #4]
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#endif
	}
	return DACC_RC_OK;
}
  4004b8:	2000      	movs	r0, #0
  4004ba:	4770      	bx	lr
		p_dacc->DACC_MR = ul_mode;
  4004bc:	6041      	str	r1, [r0, #4]
  4004be:	e7fb      	b.n	4004b8 <dacc_set_transfer_mode+0x6>

004004c0 <dacc_write_conversion_data>:
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
	p_dacc->DACC_CDR[channel] = ul_data;
  4004c0:	3206      	adds	r2, #6
  4004c2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  4004c6:	6051      	str	r1, [r2, #4]
  4004c8:	4770      	bx	lr

004004ca <dacc_set_osr>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_osr(Dacc *p_dacc, uint32_t channel, uint32_t ul_osr)
{
	uint32_t mr = p_dacc->DACC_TRIGR;
  4004ca:	6883      	ldr	r3, [r0, #8]
	if(channel == 0) {
  4004cc:	b139      	cbz	r1, 4004de <dacc_set_osr+0x14>
{
  4004ce:	b410      	push	{r4}
		mr &= (~DACC_TRIGR_OSR0_Msk);
		mr |=  DACC_TRIGR_OSR0(ul_osr);
	}else if(channel == 1) {
  4004d0:	2901      	cmp	r1, #1
  4004d2:	d00d      	beq.n	4004f0 <dacc_set_osr+0x26>
		mr &= (~DACC_TRIGR_OSR1_Msk);
		mr |=  DACC_TRIGR_OSR1(ul_osr);
	}
	p_dacc->DACC_TRIGR = mr;
  4004d4:	6083      	str	r3, [r0, #8]
	return DACC_RC_OK;
}
  4004d6:	2000      	movs	r0, #0
  4004d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004dc:	4770      	bx	lr
		mr &= (~DACC_TRIGR_OSR0_Msk);
  4004de:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
		mr |=  DACC_TRIGR_OSR0(ul_osr);
  4004e2:	0412      	lsls	r2, r2, #16
  4004e4:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4004e8:	4313      	orrs	r3, r2
	p_dacc->DACC_TRIGR = mr;
  4004ea:	6083      	str	r3, [r0, #8]
}
  4004ec:	2000      	movs	r0, #0
  4004ee:	4770      	bx	lr
		mr &= (~DACC_TRIGR_OSR1_Msk);
  4004f0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
		mr |=  DACC_TRIGR_OSR1(ul_osr);
  4004f4:	0512      	lsls	r2, r2, #20
  4004f6:	f402 02e0 	and.w	r2, r2, #7340032	; 0x700000
  4004fa:	4313      	orrs	r3, r2
  4004fc:	e7ea      	b.n	4004d4 <dacc_set_osr+0xa>

004004fe <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
  4004fe:	2901      	cmp	r1, #1
  400500:	d901      	bls.n	400506 <dacc_enable_channel+0x8>
		return DACC_RC_INVALID_PARAM;
  400502:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
  400504:	4770      	bx	lr
	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  400506:	2301      	movs	r3, #1
  400508:	fa03 f101 	lsl.w	r1, r3, r1
  40050c:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
  40050e:	2000      	movs	r0, #0
  400510:	4770      	bx	lr

00400512 <dacc_set_analog_control>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_analog_control(Dacc *p_dacc, uint32_t ul_analog_control)
{
	p_dacc->DACC_ACR = ul_analog_control;
  400512:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
	return DACC_RC_OK;
}
  400516:	2000      	movs	r0, #0
  400518:	4770      	bx	lr
	...

0040051c <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  40051c:	4b03      	ldr	r3, [pc, #12]	; (40052c <rtt_init+0x10>)
  40051e:	681b      	ldr	r3, [r3, #0]
  400520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  400524:	4319      	orrs	r1, r3
  400526:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  400528:	2000      	movs	r0, #0
  40052a:	4770      	bx	lr
  40052c:	204009ec 	.word	0x204009ec

00400530 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  400530:	b941      	cbnz	r1, 400544 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  400532:	4a09      	ldr	r2, [pc, #36]	; (400558 <rtt_sel_source+0x28>)
  400534:	6813      	ldr	r3, [r2, #0]
  400536:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  40053a:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40053c:	6802      	ldr	r2, [r0, #0]
  40053e:	4313      	orrs	r3, r2
  400540:	6003      	str	r3, [r0, #0]
  400542:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400544:	4a04      	ldr	r2, [pc, #16]	; (400558 <rtt_sel_source+0x28>)
  400546:	6813      	ldr	r3, [r2, #0]
  400548:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40054c:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40054e:	6802      	ldr	r2, [r0, #0]
  400550:	4313      	orrs	r3, r2
  400552:	6003      	str	r3, [r0, #0]
  400554:	4770      	bx	lr
  400556:	bf00      	nop
  400558:	204009ec 	.word	0x204009ec

0040055c <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  40055c:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40055e:	4b03      	ldr	r3, [pc, #12]	; (40056c <rtt_enable_interrupt+0x10>)
  400560:	681b      	ldr	r3, [r3, #0]
  400562:	4319      	orrs	r1, r3
  400564:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  400566:	6001      	str	r1, [r0, #0]
  400568:	4770      	bx	lr
  40056a:	bf00      	nop
  40056c:	204009ec 	.word	0x204009ec

00400570 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400570:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400572:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400576:	4b02      	ldr	r3, [pc, #8]	; (400580 <rtt_disable_interrupt+0x10>)
  400578:	681b      	ldr	r3, [r3, #0]
  40057a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40057c:	6001      	str	r1, [r0, #0]
  40057e:	4770      	bx	lr
  400580:	204009ec 	.word	0x204009ec

00400584 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400584:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400586:	6883      	ldr	r3, [r0, #8]
  400588:	429a      	cmp	r2, r3
  40058a:	d003      	beq.n	400594 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40058c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40058e:	6883      	ldr	r3, [r0, #8]
  400590:	4293      	cmp	r3, r2
  400592:	d1fb      	bne.n	40058c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400594:	4618      	mov	r0, r3
  400596:	4770      	bx	lr

00400598 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400598:	68c0      	ldr	r0, [r0, #12]
}
  40059a:	4770      	bx	lr

0040059c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40059c:	b570      	push	{r4, r5, r6, lr}
  40059e:	4606      	mov	r6, r0
  4005a0:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  4005a2:	6804      	ldr	r4, [r0, #0]
  4005a4:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  4005a8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4005ac:	4809      	ldr	r0, [pc, #36]	; (4005d4 <rtt_write_alarm_time+0x38>)
  4005ae:	4b0a      	ldr	r3, [pc, #40]	; (4005d8 <rtt_write_alarm_time+0x3c>)
  4005b0:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  4005b2:	b92d      	cbnz	r5, 4005c0 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  4005b4:	f04f 33ff 	mov.w	r3, #4294967295
  4005b8:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  4005ba:	b924      	cbnz	r4, 4005c6 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  4005bc:	2000      	movs	r0, #0
  4005be:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  4005c0:	3d01      	subs	r5, #1
  4005c2:	6075      	str	r5, [r6, #4]
  4005c4:	e7f9      	b.n	4005ba <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  4005c6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4005ca:	4802      	ldr	r0, [pc, #8]	; (4005d4 <rtt_write_alarm_time+0x38>)
  4005cc:	4b03      	ldr	r3, [pc, #12]	; (4005dc <rtt_write_alarm_time+0x40>)
  4005ce:	4798      	blx	r3
  4005d0:	e7f4      	b.n	4005bc <rtt_write_alarm_time+0x20>
  4005d2:	bf00      	nop
  4005d4:	400e1830 	.word	0x400e1830
  4005d8:	00400571 	.word	0x00400571
  4005dc:	0040055d 	.word	0x0040055d

004005e0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4005e0:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4005e2:	4b07      	ldr	r3, [pc, #28]	; (400600 <spi_enable_clock+0x20>)
  4005e4:	4298      	cmp	r0, r3
  4005e6:	d003      	beq.n	4005f0 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4005e8:	4b06      	ldr	r3, [pc, #24]	; (400604 <spi_enable_clock+0x24>)
  4005ea:	4298      	cmp	r0, r3
  4005ec:	d004      	beq.n	4005f8 <spi_enable_clock+0x18>
  4005ee:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005f0:	2015      	movs	r0, #21
  4005f2:	4b05      	ldr	r3, [pc, #20]	; (400608 <spi_enable_clock+0x28>)
  4005f4:	4798      	blx	r3
  4005f6:	bd08      	pop	{r3, pc}
  4005f8:	202a      	movs	r0, #42	; 0x2a
  4005fa:	4b03      	ldr	r3, [pc, #12]	; (400608 <spi_enable_clock+0x28>)
  4005fc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4005fe:	e7f6      	b.n	4005ee <spi_enable_clock+0xe>
  400600:	40008000 	.word	0x40008000
  400604:	40058000 	.word	0x40058000
  400608:	00401581 	.word	0x00401581

0040060c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40060c:	6843      	ldr	r3, [r0, #4]
  40060e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400612:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400614:	6843      	ldr	r3, [r0, #4]
  400616:	0409      	lsls	r1, r1, #16
  400618:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40061c:	4319      	orrs	r1, r3
  40061e:	6041      	str	r1, [r0, #4]
  400620:	4770      	bx	lr

00400622 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400622:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400624:	f643 2499 	movw	r4, #15001	; 0x3a99
  400628:	6905      	ldr	r5, [r0, #16]
  40062a:	f015 0f02 	tst.w	r5, #2
  40062e:	d103      	bne.n	400638 <spi_write+0x16>
		if (!timeout--) {
  400630:	3c01      	subs	r4, #1
  400632:	d1f9      	bne.n	400628 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400634:	2001      	movs	r0, #1
  400636:	e00c      	b.n	400652 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400638:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40063a:	f014 0f02 	tst.w	r4, #2
  40063e:	d006      	beq.n	40064e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400640:	0412      	lsls	r2, r2, #16
  400642:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400646:	4311      	orrs	r1, r2
		if (uc_last) {
  400648:	b10b      	cbz	r3, 40064e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40064a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40064e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400650:	2000      	movs	r0, #0
}
  400652:	bc30      	pop	{r4, r5}
  400654:	4770      	bx	lr

00400656 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400656:	b932      	cbnz	r2, 400666 <spi_set_clock_polarity+0x10>
  400658:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40065c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40065e:	f023 0301 	bic.w	r3, r3, #1
  400662:	6303      	str	r3, [r0, #48]	; 0x30
  400664:	4770      	bx	lr
  400666:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40066a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40066c:	f043 0301 	orr.w	r3, r3, #1
  400670:	6303      	str	r3, [r0, #48]	; 0x30
  400672:	4770      	bx	lr

00400674 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400674:	b932      	cbnz	r2, 400684 <spi_set_clock_phase+0x10>
  400676:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40067a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40067c:	f023 0302 	bic.w	r3, r3, #2
  400680:	6303      	str	r3, [r0, #48]	; 0x30
  400682:	4770      	bx	lr
  400684:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400688:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40068a:	f043 0302 	orr.w	r3, r3, #2
  40068e:	6303      	str	r3, [r0, #48]	; 0x30
  400690:	4770      	bx	lr

00400692 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400692:	2a04      	cmp	r2, #4
  400694:	d003      	beq.n	40069e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400696:	b16a      	cbz	r2, 4006b4 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400698:	2a08      	cmp	r2, #8
  40069a:	d016      	beq.n	4006ca <spi_configure_cs_behavior+0x38>
  40069c:	4770      	bx	lr
  40069e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4006a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4006a4:	f023 0308 	bic.w	r3, r3, #8
  4006a8:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4006aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4006ac:	f043 0304 	orr.w	r3, r3, #4
  4006b0:	6303      	str	r3, [r0, #48]	; 0x30
  4006b2:	4770      	bx	lr
  4006b4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4006b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4006ba:	f023 0308 	bic.w	r3, r3, #8
  4006be:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4006c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4006c2:	f023 0304 	bic.w	r3, r3, #4
  4006c6:	6303      	str	r3, [r0, #48]	; 0x30
  4006c8:	4770      	bx	lr
  4006ca:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4006ce:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4006d0:	f043 0308 	orr.w	r3, r3, #8
  4006d4:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4006d6:	e7e1      	b.n	40069c <spi_configure_cs_behavior+0xa>

004006d8 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4006d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4006dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4006e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4006e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006e6:	431a      	orrs	r2, r3
  4006e8:	630a      	str	r2, [r1, #48]	; 0x30
  4006ea:	4770      	bx	lr

004006ec <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4006ec:	1e43      	subs	r3, r0, #1
  4006ee:	4419      	add	r1, r3
  4006f0:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4006f4:	1e43      	subs	r3, r0, #1
  4006f6:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4006f8:	bf94      	ite	ls
  4006fa:	b200      	sxthls	r0, r0
		return -1;
  4006fc:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400700:	4770      	bx	lr

00400702 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  400702:	b17a      	cbz	r2, 400724 <spi_set_baudrate_div+0x22>
{
  400704:	b410      	push	{r4}
  400706:	4614      	mov	r4, r2
  400708:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40070c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40070e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400712:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400714:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400716:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40071a:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40071c:	2000      	movs	r0, #0
}
  40071e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400722:	4770      	bx	lr
        return -1;
  400724:	f04f 30ff 	mov.w	r0, #4294967295
  400728:	4770      	bx	lr

0040072a <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40072a:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40072c:	0189      	lsls	r1, r1, #6
  40072e:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400730:	2402      	movs	r4, #2
  400732:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400734:	f04f 31ff 	mov.w	r1, #4294967295
  400738:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40073a:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40073c:	605a      	str	r2, [r3, #4]
}
  40073e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400742:	4770      	bx	lr

00400744 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400744:	0189      	lsls	r1, r1, #6
  400746:	2305      	movs	r3, #5
  400748:	5043      	str	r3, [r0, r1]
  40074a:	4770      	bx	lr

0040074c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40074c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400750:	61ca      	str	r2, [r1, #28]
  400752:	4770      	bx	lr

00400754 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400754:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400758:	624a      	str	r2, [r1, #36]	; 0x24
  40075a:	4770      	bx	lr

0040075c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40075c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400760:	6a08      	ldr	r0, [r1, #32]
}
  400762:	4770      	bx	lr

00400764 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400764:	b4f0      	push	{r4, r5, r6, r7}
  400766:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400768:	2402      	movs	r4, #2
  40076a:	9401      	str	r4, [sp, #4]
  40076c:	2408      	movs	r4, #8
  40076e:	9402      	str	r4, [sp, #8]
  400770:	2420      	movs	r4, #32
  400772:	9403      	str	r4, [sp, #12]
  400774:	2480      	movs	r4, #128	; 0x80
  400776:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400778:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40077a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40077c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40077e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400782:	d814      	bhi.n	4007ae <tc_find_mck_divisor+0x4a>
  400784:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400786:	42a0      	cmp	r0, r4
  400788:	d217      	bcs.n	4007ba <tc_find_mck_divisor+0x56>
  40078a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40078c:	af01      	add	r7, sp, #4
  40078e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400792:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400796:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400798:	4284      	cmp	r4, r0
  40079a:	d30a      	bcc.n	4007b2 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40079c:	4286      	cmp	r6, r0
  40079e:	d90d      	bls.n	4007bc <tc_find_mck_divisor+0x58>
			ul_index++) {
  4007a0:	3501      	adds	r5, #1
	for (ul_index = 0;
  4007a2:	2d05      	cmp	r5, #5
  4007a4:	d1f3      	bne.n	40078e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4007a6:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4007a8:	b006      	add	sp, #24
  4007aa:	bcf0      	pop	{r4, r5, r6, r7}
  4007ac:	4770      	bx	lr
			return 0;
  4007ae:	2000      	movs	r0, #0
  4007b0:	e7fa      	b.n	4007a8 <tc_find_mck_divisor+0x44>
  4007b2:	2000      	movs	r0, #0
  4007b4:	e7f8      	b.n	4007a8 <tc_find_mck_divisor+0x44>
	return 1;
  4007b6:	2001      	movs	r0, #1
  4007b8:	e7f6      	b.n	4007a8 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4007ba:	2500      	movs	r5, #0
	if (p_uldiv) {
  4007bc:	b12a      	cbz	r2, 4007ca <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4007be:	a906      	add	r1, sp, #24
  4007c0:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4007c4:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4007c8:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4007ca:	2b00      	cmp	r3, #0
  4007cc:	d0f3      	beq.n	4007b6 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4007ce:	601d      	str	r5, [r3, #0]
	return 1;
  4007d0:	2001      	movs	r0, #1
  4007d2:	e7e9      	b.n	4007a8 <tc_find_mck_divisor+0x44>

004007d4 <coffe_pump_on>:
  dacc_set_osr(DACC_BASE, DACC_CHANNEL, 5 );
  dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  dacc_set_analog_control(DACC_BASE, DACC_ANALOG_CONTROL);
}

void coffe_pump_on(void) {
  4007d4:	b508      	push	{r3, lr}
	printf("[PUMP] ON \n");
  4007d6:	4806      	ldr	r0, [pc, #24]	; (4007f0 <coffe_pump_on+0x1c>)
  4007d8:	4b06      	ldr	r3, [pc, #24]	; (4007f4 <coffe_pump_on+0x20>)
  4007da:	4798      	blx	r3
	pio_clear(LED_PIO, LED_IDX_MASK);
  4007dc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4007e0:	4805      	ldr	r0, [pc, #20]	; (4007f8 <coffe_pump_on+0x24>)
  4007e2:	4b06      	ldr	r3, [pc, #24]	; (4007fc <coffe_pump_on+0x28>)
  4007e4:	4798      	blx	r3
	pump_on = 1;
  4007e6:	2201      	movs	r2, #1
  4007e8:	4b05      	ldr	r3, [pc, #20]	; (400800 <coffe_pump_on+0x2c>)
  4007ea:	601a      	str	r2, [r3, #0]
  4007ec:	bd08      	pop	{r3, pc}
  4007ee:	bf00      	nop
  4007f0:	00407768 	.word	0x00407768
  4007f4:	00404805 	.word	0x00404805
  4007f8:	400e1200 	.word	0x400e1200
  4007fc:	00401177 	.word	0x00401177
  400800:	204009f4 	.word	0x204009f4

00400804 <coffe_pump_off>:
}

void coffe_pump_off(void) {
  400804:	b508      	push	{r3, lr}
	printf("[PUMP] OFF \n");
  400806:	4806      	ldr	r0, [pc, #24]	; (400820 <coffe_pump_off+0x1c>)
  400808:	4b06      	ldr	r3, [pc, #24]	; (400824 <coffe_pump_off+0x20>)
  40080a:	4798      	blx	r3
	pio_set(LED_PIO, LED_IDX_MASK);
  40080c:	f44f 7180 	mov.w	r1, #256	; 0x100
  400810:	4805      	ldr	r0, [pc, #20]	; (400828 <coffe_pump_off+0x24>)
  400812:	4b06      	ldr	r3, [pc, #24]	; (40082c <coffe_pump_off+0x28>)
  400814:	4798      	blx	r3
	pump_on = 0;
  400816:	2200      	movs	r2, #0
  400818:	4b05      	ldr	r3, [pc, #20]	; (400830 <coffe_pump_off+0x2c>)
  40081a:	601a      	str	r2, [r3, #0]
  40081c:	bd08      	pop	{r3, pc}
  40081e:	bf00      	nop
  400820:	00407758 	.word	0x00407758
  400824:	00404805 	.word	0x00404805
  400828:	400e1200 	.word	0x400e1200
  40082c:	00401173 	.word	0x00401173
  400830:	204009f4 	.word	0x204009f4

00400834 <coffee_heat_on>:
}

void coffee_heat_on(void) {
  400834:	b508      	push	{r3, lr}
	printf("[HEAT] ON \n");
  400836:	4803      	ldr	r0, [pc, #12]	; (400844 <coffee_heat_on+0x10>)
  400838:	4b03      	ldr	r3, [pc, #12]	; (400848 <coffee_heat_on+0x14>)
  40083a:	4798      	blx	r3
	heat_on = 1;
  40083c:	2201      	movs	r2, #1
  40083e:	4b03      	ldr	r3, [pc, #12]	; (40084c <coffee_heat_on+0x18>)
  400840:	601a      	str	r2, [r3, #0]
  400842:	bd08      	pop	{r3, pc}
  400844:	00407774 	.word	0x00407774
  400848:	00404805 	.word	0x00404805
  40084c:	204009f0 	.word	0x204009f0

00400850 <task_av2>:

int analog_to_temp(int ana) {
	return ( ((float) ana) * 100.0 / 4095.0 );
}

void task_av2(void *pvParameters) {
  400850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400854:	201e      	movs	r0, #30
  400856:	4d25      	ldr	r5, [pc, #148]	; (4008ec <task_av2+0x9c>)
  400858:	47a8      	blx	r5
  dacc_reset(DACC_BASE);
  40085a:	4c25      	ldr	r4, [pc, #148]	; (4008f0 <task_av2+0xa0>)
  40085c:	4620      	mov	r0, r4
  40085e:	4b25      	ldr	r3, [pc, #148]	; (4008f4 <task_av2+0xa4>)
  400860:	4798      	blx	r3
  dacc_set_transfer_mode(DACC_BASE, 0);
  400862:	2100      	movs	r1, #0
  400864:	4620      	mov	r0, r4
  400866:	4b24      	ldr	r3, [pc, #144]	; (4008f8 <task_av2+0xa8>)
  400868:	4798      	blx	r3
  dacc_set_osr(DACC_BASE, DACC_CHANNEL, 5 );
  40086a:	2205      	movs	r2, #5
  40086c:	2100      	movs	r1, #0
  40086e:	4620      	mov	r0, r4
  400870:	4b22      	ldr	r3, [pc, #136]	; (4008fc <task_av2+0xac>)
  400872:	4798      	blx	r3
  dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  400874:	2100      	movs	r1, #0
  400876:	4620      	mov	r0, r4
  400878:	4b21      	ldr	r3, [pc, #132]	; (400900 <task_av2+0xb0>)
  40087a:	4798      	blx	r3
  dacc_set_analog_control(DACC_BASE, DACC_ANALOG_CONTROL);
  40087c:	210a      	movs	r1, #10
  40087e:	4620      	mov	r0, r4
  400880:	4b20      	ldr	r3, [pc, #128]	; (400904 <task_av2+0xb4>)
  400882:	4798      	blx	r3
  
  int temperature = TEMP_MIN;
  
  config_DAC();
  
  pmc_enable_periph_clk(LED_PIO_ID);
  400884:	200c      	movs	r0, #12
  400886:	47a8      	blx	r5
  pio_configure(LED_PIO, PIO_OUTPUT_1, LED_IDX_MASK, PIO_DEFAULT);
  400888:	2300      	movs	r3, #0
  40088a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40088e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400892:	481d      	ldr	r0, [pc, #116]	; (400908 <task_av2+0xb8>)
  400894:	4c1d      	ldr	r4, [pc, #116]	; (40090c <task_av2+0xbc>)
  400896:	47a0      	blx	r4
  int temperature = TEMP_MIN;
  400898:	2412      	movs	r4, #18

  for (;;)  {
	  
	 
	if (pump_on) {
  40089a:	4f1d      	ldr	r7, [pc, #116]	; (400910 <task_av2+0xc0>)
		temperature -= TEMP_RAMP_DOWN;
	} else if (heat_on) {
  40089c:	4d1d      	ldr	r5, [pc, #116]	; (400914 <task_av2+0xc4>)
	return (temp * 4095 / 100);
  40089e:	4e1e      	ldr	r6, [pc, #120]	; (400918 <task_av2+0xc8>)
  4008a0:	e01d      	b.n	4008de <task_av2+0x8e>
	} else if (heat_on) {
  4008a2:	682a      	ldr	r2, [r5, #0]
  4008a4:	b302      	cbz	r2, 4008e8 <task_av2+0x98>
		temperature += TEMP_RAMP_UP;
  4008a6:	3405      	adds	r4, #5
  4008a8:	2c12      	cmp	r4, #18
  4008aa:	bfb8      	it	lt
  4008ac:	2412      	movlt	r4, #18
  4008ae:	2c5a      	cmp	r4, #90	; 0x5a
  4008b0:	bfa8      	it	ge
  4008b2:	245a      	movge	r4, #90	; 0x5a
	}		
	else if (temperature < TEMP_MIN) {
		temperature = TEMP_MIN;
	}
	
	printf("[TEMP] %d, [HEAT] %d, [PUMP] %d \n", temperature, heat_on, pump_on );
  4008b4:	682a      	ldr	r2, [r5, #0]
  4008b6:	4621      	mov	r1, r4
  4008b8:	4818      	ldr	r0, [pc, #96]	; (40091c <task_av2+0xcc>)
  4008ba:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400928 <task_av2+0xd8>
  4008be:	47c0      	blx	r8
	return (temp * 4095 / 100);
  4008c0:	ebc4 3304 	rsb	r3, r4, r4, lsl #12
  4008c4:	fb86 2103 	smull	r2, r1, r6, r3
  4008c8:	17db      	asrs	r3, r3, #31
   	dacc_write_conversion_data(DACC_BASE, temp_to_analog(temperature) , DACC_CHANNEL);
  4008ca:	2200      	movs	r2, #0
  4008cc:	ebc3 1161 	rsb	r1, r3, r1, asr #5
  4008d0:	4807      	ldr	r0, [pc, #28]	; (4008f0 <task_av2+0xa0>)
  4008d2:	4b13      	ldr	r3, [pc, #76]	; (400920 <task_av2+0xd0>)
  4008d4:	4798      	blx	r3
    vTaskDelay(400);
  4008d6:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4008da:	4b12      	ldr	r3, [pc, #72]	; (400924 <task_av2+0xd4>)
  4008dc:	4798      	blx	r3
	if (pump_on) {
  4008de:	683b      	ldr	r3, [r7, #0]
  4008e0:	2b00      	cmp	r3, #0
  4008e2:	d0de      	beq.n	4008a2 <task_av2+0x52>
		temperature -= TEMP_RAMP_DOWN;
  4008e4:	3c03      	subs	r4, #3
  4008e6:	e7df      	b.n	4008a8 <task_av2+0x58>
		temperature -= TEMP_RAMP_DOWN;
  4008e8:	3c03      	subs	r4, #3
  4008ea:	e7dd      	b.n	4008a8 <task_av2+0x58>
  4008ec:	00401581 	.word	0x00401581
  4008f0:	40040000 	.word	0x40040000
  4008f4:	004004ad 	.word	0x004004ad
  4008f8:	004004b3 	.word	0x004004b3
  4008fc:	004004cb 	.word	0x004004cb
  400900:	004004ff 	.word	0x004004ff
  400904:	00400513 	.word	0x00400513
  400908:	400e1200 	.word	0x400e1200
  40090c:	0040126d 	.word	0x0040126d
  400910:	204009f4 	.word	0x204009f4
  400914:	204009f0 	.word	0x204009f0
  400918:	51eb851f 	.word	0x51eb851f
  40091c:	00407780 	.word	0x00407780
  400920:	004004c1 	.word	0x004004c1
  400924:	00402c91 	.word	0x00402c91
  400928:	00404805 	.word	0x00404805

0040092c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40092c:	4b01      	ldr	r3, [pc, #4]	; (400934 <gfx_mono_set_framebuffer+0x8>)
  40092e:	6018      	str	r0, [r3, #0]
  400930:	4770      	bx	lr
  400932:	bf00      	nop
  400934:	204009f8 	.word	0x204009f8

00400938 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400938:	4b02      	ldr	r3, [pc, #8]	; (400944 <gfx_mono_framebuffer_put_byte+0xc>)
  40093a:	681b      	ldr	r3, [r3, #0]
  40093c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400940:	5442      	strb	r2, [r0, r1]
  400942:	4770      	bx	lr
  400944:	204009f8 	.word	0x204009f8

00400948 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400948:	4b02      	ldr	r3, [pc, #8]	; (400954 <gfx_mono_framebuffer_get_byte+0xc>)
  40094a:	681b      	ldr	r3, [r3, #0]
  40094c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400950:	5c40      	ldrb	r0, [r0, r1]
  400952:	4770      	bx	lr
  400954:	204009f8 	.word	0x204009f8

00400958 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40095c:	1884      	adds	r4, r0, r2
  40095e:	2c80      	cmp	r4, #128	; 0x80
  400960:	dd02      	ble.n	400968 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400962:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400966:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400968:	b322      	cbz	r2, 4009b4 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40096a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40096c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400970:	2601      	movs	r6, #1
  400972:	fa06 f101 	lsl.w	r1, r6, r1
  400976:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400978:	2b01      	cmp	r3, #1
  40097a:	d01d      	beq.n	4009b8 <gfx_mono_generic_draw_horizontal_line+0x60>
  40097c:	2b00      	cmp	r3, #0
  40097e:	d035      	beq.n	4009ec <gfx_mono_generic_draw_horizontal_line+0x94>
  400980:	2b02      	cmp	r3, #2
  400982:	d117      	bne.n	4009b4 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400984:	3801      	subs	r0, #1
  400986:	b2c7      	uxtb	r7, r0
  400988:	19d4      	adds	r4, r2, r7
  40098a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40098c:	f8df a090 	ldr.w	sl, [pc, #144]	; 400a20 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400990:	f04f 0900 	mov.w	r9, #0
  400994:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400a24 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400998:	4621      	mov	r1, r4
  40099a:	4628      	mov	r0, r5
  40099c:	47d0      	blx	sl
			temp ^= pixelmask;
  40099e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4009a2:	464b      	mov	r3, r9
  4009a4:	b2d2      	uxtb	r2, r2
  4009a6:	4621      	mov	r1, r4
  4009a8:	4628      	mov	r0, r5
  4009aa:	47c0      	blx	r8
  4009ac:	3c01      	subs	r4, #1
  4009ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4009b0:	42bc      	cmp	r4, r7
  4009b2:	d1f1      	bne.n	400998 <gfx_mono_generic_draw_horizontal_line+0x40>
  4009b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4009b8:	3801      	subs	r0, #1
  4009ba:	b2c7      	uxtb	r7, r0
  4009bc:	19d4      	adds	r4, r2, r7
  4009be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4009c0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400a20 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4009c4:	f04f 0900 	mov.w	r9, #0
  4009c8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400a24 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4009cc:	4621      	mov	r1, r4
  4009ce:	4628      	mov	r0, r5
  4009d0:	47d0      	blx	sl
			temp |= pixelmask;
  4009d2:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4009d6:	464b      	mov	r3, r9
  4009d8:	b2d2      	uxtb	r2, r2
  4009da:	4621      	mov	r1, r4
  4009dc:	4628      	mov	r0, r5
  4009de:	47c0      	blx	r8
  4009e0:	3c01      	subs	r4, #1
  4009e2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4009e4:	42bc      	cmp	r4, r7
  4009e6:	d1f1      	bne.n	4009cc <gfx_mono_generic_draw_horizontal_line+0x74>
  4009e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4009ec:	3801      	subs	r0, #1
  4009ee:	b2c7      	uxtb	r7, r0
  4009f0:	19d4      	adds	r4, r2, r7
  4009f2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4009f4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400a20 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4009f8:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4009fa:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400a24 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4009fe:	4621      	mov	r1, r4
  400a00:	4628      	mov	r0, r5
  400a02:	47c0      	blx	r8
			temp &= ~pixelmask;
  400a04:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400a08:	2300      	movs	r3, #0
  400a0a:	b2d2      	uxtb	r2, r2
  400a0c:	4621      	mov	r1, r4
  400a0e:	4628      	mov	r0, r5
  400a10:	47c8      	blx	r9
  400a12:	3c01      	subs	r4, #1
  400a14:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400a16:	42bc      	cmp	r4, r7
  400a18:	d1f1      	bne.n	4009fe <gfx_mono_generic_draw_horizontal_line+0xa6>
  400a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400a1e:	bf00      	nop
  400a20:	00400c59 	.word	0x00400c59
  400a24:	00400b55 	.word	0x00400b55

00400a28 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400a2c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400a30:	b18b      	cbz	r3, 400a56 <gfx_mono_generic_draw_filled_rect+0x2e>
  400a32:	461c      	mov	r4, r3
  400a34:	4690      	mov	r8, r2
  400a36:	4606      	mov	r6, r0
  400a38:	1e4d      	subs	r5, r1, #1
  400a3a:	b2ed      	uxtb	r5, r5
  400a3c:	442c      	add	r4, r5
  400a3e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400a40:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400a5c <gfx_mono_generic_draw_filled_rect+0x34>
  400a44:	463b      	mov	r3, r7
  400a46:	4642      	mov	r2, r8
  400a48:	4621      	mov	r1, r4
  400a4a:	4630      	mov	r0, r6
  400a4c:	47c8      	blx	r9
  400a4e:	3c01      	subs	r4, #1
  400a50:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400a52:	42ac      	cmp	r4, r5
  400a54:	d1f6      	bne.n	400a44 <gfx_mono_generic_draw_filled_rect+0x1c>
  400a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a5a:	bf00      	nop
  400a5c:	00400959 	.word	0x00400959

00400a60 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a64:	b083      	sub	sp, #12
  400a66:	4604      	mov	r4, r0
  400a68:	4688      	mov	r8, r1
  400a6a:	4691      	mov	r9, r2
  400a6c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400a6e:	7a5b      	ldrb	r3, [r3, #9]
  400a70:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400a74:	2100      	movs	r1, #0
  400a76:	9100      	str	r1, [sp, #0]
  400a78:	4649      	mov	r1, r9
  400a7a:	4640      	mov	r0, r8
  400a7c:	4d21      	ldr	r5, [pc, #132]	; (400b04 <gfx_mono_draw_char+0xa4>)
  400a7e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400a80:	f89b 3000 	ldrb.w	r3, [fp]
  400a84:	b113      	cbz	r3, 400a8c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400a86:	b003      	add	sp, #12
  400a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400a8c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400a90:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400a92:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400a96:	bf18      	it	ne
  400a98:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400a9a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  400a9e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400aa2:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400aa4:	fb17 f70a 	smulbb	r7, r7, sl
  400aa8:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400aac:	f8db 3004 	ldr.w	r3, [fp, #4]
  400ab0:	fa13 f787 	uxtah	r7, r3, r7
  400ab4:	e01f      	b.n	400af6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400ab6:	0064      	lsls	r4, r4, #1
  400ab8:	b2e4      	uxtb	r4, r4
  400aba:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400abc:	b2eb      	uxtb	r3, r5
  400abe:	429e      	cmp	r6, r3
  400ac0:	d910      	bls.n	400ae4 <gfx_mono_draw_char+0x84>
  400ac2:	b2eb      	uxtb	r3, r5
  400ac4:	eb08 0003 	add.w	r0, r8, r3
  400ac8:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400aca:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400ace:	bf08      	it	eq
  400ad0:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400ad4:	f014 0f80 	tst.w	r4, #128	; 0x80
  400ad8:	d0ed      	beq.n	400ab6 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400ada:	2201      	movs	r2, #1
  400adc:	4649      	mov	r1, r9
  400ade:	4b0a      	ldr	r3, [pc, #40]	; (400b08 <gfx_mono_draw_char+0xa8>)
  400ae0:	4798      	blx	r3
  400ae2:	e7e8      	b.n	400ab6 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400ae4:	f109 0901 	add.w	r9, r9, #1
  400ae8:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400aec:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400af0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400af4:	d0c7      	beq.n	400a86 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400af6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400afa:	2e00      	cmp	r6, #0
  400afc:	d0f2      	beq.n	400ae4 <gfx_mono_draw_char+0x84>
  400afe:	2500      	movs	r5, #0
  400b00:	462c      	mov	r4, r5
  400b02:	e7de      	b.n	400ac2 <gfx_mono_draw_char+0x62>
  400b04:	00400a29 	.word	0x00400a29
  400b08:	00400bf5 	.word	0x00400bf5

00400b0c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400b10:	4604      	mov	r4, r0
  400b12:	4690      	mov	r8, r2
  400b14:	461d      	mov	r5, r3
  400b16:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400b18:	4f0d      	ldr	r7, [pc, #52]	; (400b50 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400b1a:	460e      	mov	r6, r1
  400b1c:	e008      	b.n	400b30 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400b1e:	7a6a      	ldrb	r2, [r5, #9]
  400b20:	3201      	adds	r2, #1
  400b22:	4442      	add	r2, r8
  400b24:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400b28:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400b2a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400b2e:	b16b      	cbz	r3, 400b4c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400b30:	7820      	ldrb	r0, [r4, #0]
  400b32:	280a      	cmp	r0, #10
  400b34:	d0f3      	beq.n	400b1e <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400b36:	280d      	cmp	r0, #13
  400b38:	d0f7      	beq.n	400b2a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400b3a:	462b      	mov	r3, r5
  400b3c:	4642      	mov	r2, r8
  400b3e:	4649      	mov	r1, r9
  400b40:	47b8      	blx	r7
			x += font->width;
  400b42:	7a2b      	ldrb	r3, [r5, #8]
  400b44:	4499      	add	r9, r3
  400b46:	fa5f f989 	uxtb.w	r9, r9
  400b4a:	e7ee      	b.n	400b2a <gfx_mono_draw_string+0x1e>
}
  400b4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400b50:	00400a61 	.word	0x00400a61

00400b54 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400b54:	b570      	push	{r4, r5, r6, lr}
  400b56:	4604      	mov	r4, r0
  400b58:	460d      	mov	r5, r1
  400b5a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400b5c:	b91b      	cbnz	r3, 400b66 <gfx_mono_ssd1306_put_byte+0x12>
  400b5e:	4b0d      	ldr	r3, [pc, #52]	; (400b94 <gfx_mono_ssd1306_put_byte+0x40>)
  400b60:	4798      	blx	r3
  400b62:	42b0      	cmp	r0, r6
  400b64:	d015      	beq.n	400b92 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400b66:	4632      	mov	r2, r6
  400b68:	4629      	mov	r1, r5
  400b6a:	4620      	mov	r0, r4
  400b6c:	4b0a      	ldr	r3, [pc, #40]	; (400b98 <gfx_mono_ssd1306_put_byte+0x44>)
  400b6e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400b70:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400b74:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400b78:	4c08      	ldr	r4, [pc, #32]	; (400b9c <gfx_mono_ssd1306_put_byte+0x48>)
  400b7a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400b7c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400b80:	f040 0010 	orr.w	r0, r0, #16
  400b84:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400b86:	f005 000f 	and.w	r0, r5, #15
  400b8a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400b8c:	4630      	mov	r0, r6
  400b8e:	4b04      	ldr	r3, [pc, #16]	; (400ba0 <gfx_mono_ssd1306_put_byte+0x4c>)
  400b90:	4798      	blx	r3
  400b92:	bd70      	pop	{r4, r5, r6, pc}
  400b94:	00400949 	.word	0x00400949
  400b98:	00400939 	.word	0x00400939
  400b9c:	00400c65 	.word	0x00400c65
  400ba0:	00400e85 	.word	0x00400e85

00400ba4 <gfx_mono_ssd1306_init>:
{
  400ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400ba8:	480d      	ldr	r0, [pc, #52]	; (400be0 <gfx_mono_ssd1306_init+0x3c>)
  400baa:	4b0e      	ldr	r3, [pc, #56]	; (400be4 <gfx_mono_ssd1306_init+0x40>)
  400bac:	4798      	blx	r3
	ssd1306_init();
  400bae:	4b0e      	ldr	r3, [pc, #56]	; (400be8 <gfx_mono_ssd1306_init+0x44>)
  400bb0:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400bb2:	2040      	movs	r0, #64	; 0x40
  400bb4:	4b0d      	ldr	r3, [pc, #52]	; (400bec <gfx_mono_ssd1306_init+0x48>)
  400bb6:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400bb8:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400bba:	f04f 0801 	mov.w	r8, #1
  400bbe:	462f      	mov	r7, r5
  400bc0:	4e0b      	ldr	r6, [pc, #44]	; (400bf0 <gfx_mono_ssd1306_init+0x4c>)
{
  400bc2:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400bc4:	4643      	mov	r3, r8
  400bc6:	463a      	mov	r2, r7
  400bc8:	b2e1      	uxtb	r1, r4
  400bca:	4628      	mov	r0, r5
  400bcc:	47b0      	blx	r6
  400bce:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400bd0:	2c80      	cmp	r4, #128	; 0x80
  400bd2:	d1f7      	bne.n	400bc4 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400bd4:	3501      	adds	r5, #1
  400bd6:	b2ed      	uxtb	r5, r5
  400bd8:	2d04      	cmp	r5, #4
  400bda:	d1f2      	bne.n	400bc2 <gfx_mono_ssd1306_init+0x1e>
  400bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400be0:	204009fc 	.word	0x204009fc
  400be4:	0040092d 	.word	0x0040092d
  400be8:	00400ca5 	.word	0x00400ca5
  400bec:	00400c65 	.word	0x00400c65
  400bf0:	00400b55 	.word	0x00400b55

00400bf4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400bf4:	09c3      	lsrs	r3, r0, #7
  400bf6:	d12a      	bne.n	400c4e <gfx_mono_ssd1306_draw_pixel+0x5a>
  400bf8:	291f      	cmp	r1, #31
  400bfa:	d828      	bhi.n	400c4e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c00:	4614      	mov	r4, r2
  400c02:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400c04:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400c06:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400c0a:	2201      	movs	r2, #1
  400c0c:	fa02 f701 	lsl.w	r7, r2, r1
  400c10:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400c14:	4601      	mov	r1, r0
  400c16:	4630      	mov	r0, r6
  400c18:	4b0d      	ldr	r3, [pc, #52]	; (400c50 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400c1a:	4798      	blx	r3
  400c1c:	4602      	mov	r2, r0
	switch (color) {
  400c1e:	2c01      	cmp	r4, #1
  400c20:	d009      	beq.n	400c36 <gfx_mono_ssd1306_draw_pixel+0x42>
  400c22:	b164      	cbz	r4, 400c3e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400c24:	2c02      	cmp	r4, #2
  400c26:	d00e      	beq.n	400c46 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400c28:	2300      	movs	r3, #0
  400c2a:	4629      	mov	r1, r5
  400c2c:	4630      	mov	r0, r6
  400c2e:	4c09      	ldr	r4, [pc, #36]	; (400c54 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400c30:	47a0      	blx	r4
  400c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400c36:	ea48 0200 	orr.w	r2, r8, r0
  400c3a:	b2d2      	uxtb	r2, r2
		break;
  400c3c:	e7f4      	b.n	400c28 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400c3e:	ea20 0207 	bic.w	r2, r0, r7
  400c42:	b2d2      	uxtb	r2, r2
		break;
  400c44:	e7f0      	b.n	400c28 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400c46:	ea88 0200 	eor.w	r2, r8, r0
  400c4a:	b2d2      	uxtb	r2, r2
		break;
  400c4c:	e7ec      	b.n	400c28 <gfx_mono_ssd1306_draw_pixel+0x34>
  400c4e:	4770      	bx	lr
  400c50:	00400949 	.word	0x00400949
  400c54:	00400b55 	.word	0x00400b55

00400c58 <gfx_mono_ssd1306_get_byte>:
{
  400c58:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400c5a:	4b01      	ldr	r3, [pc, #4]	; (400c60 <gfx_mono_ssd1306_get_byte+0x8>)
  400c5c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400c5e:	bd08      	pop	{r3, pc}
  400c60:	00400949 	.word	0x00400949

00400c64 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400c64:	b538      	push	{r3, r4, r5, lr}
  400c66:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400c68:	2208      	movs	r2, #8
  400c6a:	4b09      	ldr	r3, [pc, #36]	; (400c90 <ssd1306_write_command+0x2c>)
  400c6c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400c6e:	4c09      	ldr	r4, [pc, #36]	; (400c94 <ssd1306_write_command+0x30>)
  400c70:	2101      	movs	r1, #1
  400c72:	4620      	mov	r0, r4
  400c74:	4b08      	ldr	r3, [pc, #32]	; (400c98 <ssd1306_write_command+0x34>)
  400c76:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400c78:	2301      	movs	r3, #1
  400c7a:	461a      	mov	r2, r3
  400c7c:	4629      	mov	r1, r5
  400c7e:	4620      	mov	r0, r4
  400c80:	4c06      	ldr	r4, [pc, #24]	; (400c9c <ssd1306_write_command+0x38>)
  400c82:	47a0      	blx	r4
	delay_us(10);
  400c84:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400c88:	4b05      	ldr	r3, [pc, #20]	; (400ca0 <ssd1306_write_command+0x3c>)
  400c8a:	4798      	blx	r3
  400c8c:	bd38      	pop	{r3, r4, r5, pc}
  400c8e:	bf00      	nop
  400c90:	400e1000 	.word	0x400e1000
  400c94:	40008000 	.word	0x40008000
  400c98:	0040060d 	.word	0x0040060d
  400c9c:	00400623 	.word	0x00400623
  400ca0:	20400001 	.word	0x20400001

00400ca4 <ssd1306_init>:
{
  400ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ca8:	4d66      	ldr	r5, [pc, #408]	; (400e44 <ssd1306_init+0x1a0>)
  400caa:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400cae:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400cb0:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400cb4:	4b64      	ldr	r3, [pc, #400]	; (400e48 <ssd1306_init+0x1a4>)
  400cb6:	2708      	movs	r7, #8
  400cb8:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400cba:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400cbe:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400cc0:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400cc4:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400cc6:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400cc8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ccc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400cce:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400cd2:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cd4:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400cd6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400cda:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400cdc:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400cde:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ce2:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ce4:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ce6:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400cea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400cec:	f022 0208 	bic.w	r2, r2, #8
  400cf0:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cf2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cf4:	f022 0208 	bic.w	r2, r2, #8
  400cf8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400cfa:	601f      	str	r7, [r3, #0]
  400cfc:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400cfe:	631f      	str	r7, [r3, #48]	; 0x30
  400d00:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400d02:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400e80 <ssd1306_init+0x1dc>
  400d06:	2300      	movs	r3, #0
  400d08:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400d0c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d10:	4640      	mov	r0, r8
  400d12:	4c4e      	ldr	r4, [pc, #312]	; (400e4c <ssd1306_init+0x1a8>)
  400d14:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400d16:	2300      	movs	r3, #0
  400d18:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d1c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d20:	4640      	mov	r0, r8
  400d22:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400d24:	2300      	movs	r3, #0
  400d26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400d2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d2e:	4640      	mov	r0, r8
  400d30:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400d32:	2300      	movs	r3, #0
  400d34:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400d38:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d3c:	4640      	mov	r0, r8
  400d3e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400d40:	2300      	movs	r3, #0
  400d42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d46:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d4a:	4640      	mov	r0, r8
  400d4c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400d4e:	2300      	movs	r3, #0
  400d50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400d54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d58:	4640      	mov	r0, r8
  400d5a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400d5c:	4c3c      	ldr	r4, [pc, #240]	; (400e50 <ssd1306_init+0x1ac>)
  400d5e:	f04f 0902 	mov.w	r9, #2
  400d62:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400d66:	f04f 0880 	mov.w	r8, #128	; 0x80
  400d6a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400d6e:	6863      	ldr	r3, [r4, #4]
  400d70:	f043 0301 	orr.w	r3, r3, #1
  400d74:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400d76:	463a      	mov	r2, r7
  400d78:	2101      	movs	r1, #1
  400d7a:	4620      	mov	r0, r4
  400d7c:	4b35      	ldr	r3, [pc, #212]	; (400e54 <ssd1306_init+0x1b0>)
  400d7e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400d80:	2200      	movs	r2, #0
  400d82:	2101      	movs	r1, #1
  400d84:	4620      	mov	r0, r4
  400d86:	4b34      	ldr	r3, [pc, #208]	; (400e58 <ssd1306_init+0x1b4>)
  400d88:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400d8a:	2200      	movs	r2, #0
  400d8c:	2101      	movs	r1, #1
  400d8e:	4620      	mov	r0, r4
  400d90:	4b32      	ldr	r3, [pc, #200]	; (400e5c <ssd1306_init+0x1b8>)
  400d92:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400d94:	6863      	ldr	r3, [r4, #4]
  400d96:	f023 0302 	bic.w	r3, r3, #2
  400d9a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400d9c:	2200      	movs	r2, #0
  400d9e:	2101      	movs	r1, #1
  400da0:	4620      	mov	r0, r4
  400da2:	4b2f      	ldr	r3, [pc, #188]	; (400e60 <ssd1306_init+0x1bc>)
  400da4:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400da6:	6863      	ldr	r3, [r4, #4]
  400da8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400dac:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400dae:	6863      	ldr	r3, [r4, #4]
  400db0:	f043 0310 	orr.w	r3, r3, #16
  400db4:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400db6:	492b      	ldr	r1, [pc, #172]	; (400e64 <ssd1306_init+0x1c0>)
  400db8:	482b      	ldr	r0, [pc, #172]	; (400e68 <ssd1306_init+0x1c4>)
  400dba:	4b2c      	ldr	r3, [pc, #176]	; (400e6c <ssd1306_init+0x1c8>)
  400dbc:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400dbe:	b2c2      	uxtb	r2, r0
  400dc0:	2101      	movs	r1, #1
  400dc2:	4620      	mov	r0, r4
  400dc4:	4b2a      	ldr	r3, [pc, #168]	; (400e70 <ssd1306_init+0x1cc>)
  400dc6:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400dc8:	4620      	mov	r0, r4
  400dca:	4b2a      	ldr	r3, [pc, #168]	; (400e74 <ssd1306_init+0x1d0>)
  400dcc:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400dce:	2301      	movs	r3, #1
  400dd0:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400dd2:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400dd4:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400dd8:	4c27      	ldr	r4, [pc, #156]	; (400e78 <ssd1306_init+0x1d4>)
  400dda:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ddc:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400dde:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400de2:	47a0      	blx	r4
  400de4:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400de6:	20a8      	movs	r0, #168	; 0xa8
  400de8:	4c24      	ldr	r4, [pc, #144]	; (400e7c <ssd1306_init+0x1d8>)
  400dea:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400dec:	201f      	movs	r0, #31
  400dee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400df0:	20d3      	movs	r0, #211	; 0xd3
  400df2:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400df4:	2000      	movs	r0, #0
  400df6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400df8:	2040      	movs	r0, #64	; 0x40
  400dfa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400dfc:	20a1      	movs	r0, #161	; 0xa1
  400dfe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400e00:	20c8      	movs	r0, #200	; 0xc8
  400e02:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400e04:	20da      	movs	r0, #218	; 0xda
  400e06:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400e08:	4648      	mov	r0, r9
  400e0a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400e0c:	2081      	movs	r0, #129	; 0x81
  400e0e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400e10:	208f      	movs	r0, #143	; 0x8f
  400e12:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400e14:	20a4      	movs	r0, #164	; 0xa4
  400e16:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400e18:	20a6      	movs	r0, #166	; 0xa6
  400e1a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400e1c:	20d5      	movs	r0, #213	; 0xd5
  400e1e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400e20:	4640      	mov	r0, r8
  400e22:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400e24:	208d      	movs	r0, #141	; 0x8d
  400e26:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400e28:	2014      	movs	r0, #20
  400e2a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400e2c:	20db      	movs	r0, #219	; 0xdb
  400e2e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400e30:	2040      	movs	r0, #64	; 0x40
  400e32:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400e34:	20d9      	movs	r0, #217	; 0xd9
  400e36:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400e38:	20f1      	movs	r0, #241	; 0xf1
  400e3a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400e3c:	20af      	movs	r0, #175	; 0xaf
  400e3e:	47a0      	blx	r4
  400e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400e44:	400e1200 	.word	0x400e1200
  400e48:	400e1000 	.word	0x400e1000
  400e4c:	0040126d 	.word	0x0040126d
  400e50:	40008000 	.word	0x40008000
  400e54:	00400693 	.word	0x00400693
  400e58:	00400657 	.word	0x00400657
  400e5c:	00400675 	.word	0x00400675
  400e60:	004006d9 	.word	0x004006d9
  400e64:	08f0d180 	.word	0x08f0d180
  400e68:	001e8480 	.word	0x001e8480
  400e6c:	004006ed 	.word	0x004006ed
  400e70:	00400703 	.word	0x00400703
  400e74:	004005e1 	.word	0x004005e1
  400e78:	20400001 	.word	0x20400001
  400e7c:	00400c65 	.word	0x00400c65
  400e80:	400e1400 	.word	0x400e1400

00400e84 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400e84:	b538      	push	{r3, r4, r5, lr}
  400e86:	4605      	mov	r5, r0
  400e88:	2208      	movs	r2, #8
  400e8a:	4b09      	ldr	r3, [pc, #36]	; (400eb0 <ssd1306_write_data+0x2c>)
  400e8c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400e8e:	4c09      	ldr	r4, [pc, #36]	; (400eb4 <ssd1306_write_data+0x30>)
  400e90:	2101      	movs	r1, #1
  400e92:	4620      	mov	r0, r4
  400e94:	4b08      	ldr	r3, [pc, #32]	; (400eb8 <ssd1306_write_data+0x34>)
  400e96:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400e98:	2301      	movs	r3, #1
  400e9a:	461a      	mov	r2, r3
  400e9c:	4629      	mov	r1, r5
  400e9e:	4620      	mov	r0, r4
  400ea0:	4c06      	ldr	r4, [pc, #24]	; (400ebc <ssd1306_write_data+0x38>)
  400ea2:	47a0      	blx	r4
	delay_us(10);
  400ea4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400ea8:	4b05      	ldr	r3, [pc, #20]	; (400ec0 <ssd1306_write_data+0x3c>)
  400eaa:	4798      	blx	r3
  400eac:	bd38      	pop	{r3, r4, r5, pc}
  400eae:	bf00      	nop
  400eb0:	400e1000 	.word	0x400e1000
  400eb4:	40008000 	.word	0x40008000
  400eb8:	0040060d 	.word	0x0040060d
  400ebc:	00400623 	.word	0x00400623
  400ec0:	20400001 	.word	0x20400001

00400ec4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400ec4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400ec6:	4810      	ldr	r0, [pc, #64]	; (400f08 <sysclk_init+0x44>)
  400ec8:	4b10      	ldr	r3, [pc, #64]	; (400f0c <sysclk_init+0x48>)
  400eca:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400ecc:	213e      	movs	r1, #62	; 0x3e
  400ece:	2000      	movs	r0, #0
  400ed0:	4b0f      	ldr	r3, [pc, #60]	; (400f10 <sysclk_init+0x4c>)
  400ed2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ed4:	4c0f      	ldr	r4, [pc, #60]	; (400f14 <sysclk_init+0x50>)
  400ed6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ed8:	2800      	cmp	r0, #0
  400eda:	d0fc      	beq.n	400ed6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400edc:	4b0e      	ldr	r3, [pc, #56]	; (400f18 <sysclk_init+0x54>)
  400ede:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ee0:	4a0e      	ldr	r2, [pc, #56]	; (400f1c <sysclk_init+0x58>)
  400ee2:	4b0f      	ldr	r3, [pc, #60]	; (400f20 <sysclk_init+0x5c>)
  400ee4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400ee6:	4c0f      	ldr	r4, [pc, #60]	; (400f24 <sysclk_init+0x60>)
  400ee8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400eea:	2800      	cmp	r0, #0
  400eec:	d0fc      	beq.n	400ee8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400eee:	2002      	movs	r0, #2
  400ef0:	4b0d      	ldr	r3, [pc, #52]	; (400f28 <sysclk_init+0x64>)
  400ef2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ef4:	2000      	movs	r0, #0
  400ef6:	4b0d      	ldr	r3, [pc, #52]	; (400f2c <sysclk_init+0x68>)
  400ef8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400efa:	4b0d      	ldr	r3, [pc, #52]	; (400f30 <sysclk_init+0x6c>)
  400efc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400efe:	4802      	ldr	r0, [pc, #8]	; (400f08 <sysclk_init+0x44>)
  400f00:	4b02      	ldr	r3, [pc, #8]	; (400f0c <sysclk_init+0x48>)
  400f02:	4798      	blx	r3
  400f04:	bd10      	pop	{r4, pc}
  400f06:	bf00      	nop
  400f08:	11e1a300 	.word	0x11e1a300
  400f0c:	004018e1 	.word	0x004018e1
  400f10:	004014fd 	.word	0x004014fd
  400f14:	00401551 	.word	0x00401551
  400f18:	00401561 	.word	0x00401561
  400f1c:	20183f01 	.word	0x20183f01
  400f20:	400e0600 	.word	0x400e0600
  400f24:	00401571 	.word	0x00401571
  400f28:	00401461 	.word	0x00401461
  400f2c:	00401499 	.word	0x00401499
  400f30:	004017d5 	.word	0x004017d5

00400f34 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400f38:	b980      	cbnz	r0, 400f5c <_read+0x28>
  400f3a:	460c      	mov	r4, r1
  400f3c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400f3e:	2a00      	cmp	r2, #0
  400f40:	dd0f      	ble.n	400f62 <_read+0x2e>
  400f42:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400f44:	4e08      	ldr	r6, [pc, #32]	; (400f68 <_read+0x34>)
  400f46:	4d09      	ldr	r5, [pc, #36]	; (400f6c <_read+0x38>)
  400f48:	6830      	ldr	r0, [r6, #0]
  400f4a:	4621      	mov	r1, r4
  400f4c:	682b      	ldr	r3, [r5, #0]
  400f4e:	4798      	blx	r3
		ptr++;
  400f50:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400f52:	42bc      	cmp	r4, r7
  400f54:	d1f8      	bne.n	400f48 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400f56:	4640      	mov	r0, r8
  400f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400f5c:	f04f 38ff 	mov.w	r8, #4294967295
  400f60:	e7f9      	b.n	400f56 <_read+0x22>
	for (; len > 0; --len) {
  400f62:	4680      	mov	r8, r0
  400f64:	e7f7      	b.n	400f56 <_read+0x22>
  400f66:	bf00      	nop
  400f68:	20400e7c 	.word	0x20400e7c
  400f6c:	20400e74 	.word	0x20400e74

00400f70 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400f70:	3801      	subs	r0, #1
  400f72:	2802      	cmp	r0, #2
  400f74:	d815      	bhi.n	400fa2 <_write+0x32>
{
  400f76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f7a:	460e      	mov	r6, r1
  400f7c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400f7e:	b19a      	cbz	r2, 400fa8 <_write+0x38>
  400f80:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400f82:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400fbc <_write+0x4c>
  400f86:	4f0c      	ldr	r7, [pc, #48]	; (400fb8 <_write+0x48>)
  400f88:	f8d8 0000 	ldr.w	r0, [r8]
  400f8c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400f90:	683b      	ldr	r3, [r7, #0]
  400f92:	4798      	blx	r3
  400f94:	2800      	cmp	r0, #0
  400f96:	db0a      	blt.n	400fae <_write+0x3e>
  400f98:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400f9a:	3c01      	subs	r4, #1
  400f9c:	d1f4      	bne.n	400f88 <_write+0x18>
  400f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400fa2:	f04f 30ff 	mov.w	r0, #4294967295
  400fa6:	4770      	bx	lr
	for (; len != 0; --len) {
  400fa8:	4610      	mov	r0, r2
  400faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400fae:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fb6:	bf00      	nop
  400fb8:	20400e78 	.word	0x20400e78
  400fbc:	20400e7c 	.word	0x20400e7c

00400fc0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400fc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fc6:	4b5c      	ldr	r3, [pc, #368]	; (401138 <board_init+0x178>)
  400fc8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  400fca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400fce:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400fd2:	4b5a      	ldr	r3, [pc, #360]	; (40113c <board_init+0x17c>)
  400fd4:	2200      	movs	r2, #0
  400fd6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400fda:	695a      	ldr	r2, [r3, #20]
  400fdc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400fe0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400fe2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400fe6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400fea:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400fee:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400ff2:	f007 0007 	and.w	r0, r7, #7
  400ff6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400ff8:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400ffc:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  401000:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  401004:	f3bf 8f4f 	dsb	sy
  401008:	f04f 34ff 	mov.w	r4, #4294967295
  40100c:	fa04 fc00 	lsl.w	ip, r4, r0
  401010:	fa06 f000 	lsl.w	r0, r6, r0
  401014:	fa04 f40e 	lsl.w	r4, r4, lr
  401018:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40101c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40101e:	463a      	mov	r2, r7
  401020:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  401022:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  401026:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40102a:	3a01      	subs	r2, #1
  40102c:	4423      	add	r3, r4
  40102e:	f1b2 3fff 	cmp.w	r2, #4294967295
  401032:	d1f6      	bne.n	401022 <board_init+0x62>
        } while(sets--);
  401034:	3e01      	subs	r6, #1
  401036:	4460      	add	r0, ip
  401038:	f1b6 3fff 	cmp.w	r6, #4294967295
  40103c:	d1ef      	bne.n	40101e <board_init+0x5e>
  40103e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401042:	4b3e      	ldr	r3, [pc, #248]	; (40113c <board_init+0x17c>)
  401044:	695a      	ldr	r2, [r3, #20]
  401046:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40104a:	615a      	str	r2, [r3, #20]
  40104c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401050:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401054:	4a3a      	ldr	r2, [pc, #232]	; (401140 <board_init+0x180>)
  401056:	493b      	ldr	r1, [pc, #236]	; (401144 <board_init+0x184>)
  401058:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40105a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40105e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  401060:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401064:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401068:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40106c:	f022 0201 	bic.w	r2, r2, #1
  401070:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401074:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401078:	f022 0201 	bic.w	r2, r2, #1
  40107c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  401080:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401084:	f3bf 8f6f 	isb	sy
  401088:	200a      	movs	r0, #10
  40108a:	4c2f      	ldr	r4, [pc, #188]	; (401148 <board_init+0x188>)
  40108c:	47a0      	blx	r4
  40108e:	200b      	movs	r0, #11
  401090:	47a0      	blx	r4
  401092:	200c      	movs	r0, #12
  401094:	47a0      	blx	r4
  401096:	2010      	movs	r0, #16
  401098:	47a0      	blx	r4
  40109a:	2011      	movs	r0, #17
  40109c:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40109e:	4b2b      	ldr	r3, [pc, #172]	; (40114c <board_init+0x18c>)
  4010a0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4010a4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4010aa:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4010ac:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4010b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4010b4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010b6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4010ba:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4010bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4010c0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4010c2:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4010c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4010c8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4010ca:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4010ce:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4010d0:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4010d2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4010d6:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4010d8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4010dc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4010e0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4010e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4010e8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4010ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4010ee:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4010f0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4010f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4010f6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4010f8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4010fc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4010fe:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401100:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401104:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401106:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401108:	4a11      	ldr	r2, [pc, #68]	; (401150 <board_init+0x190>)
  40110a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40110e:	f043 0310 	orr.w	r3, r3, #16
  401112:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  401116:	4b0f      	ldr	r3, [pc, #60]	; (401154 <board_init+0x194>)
  401118:	2210      	movs	r2, #16
  40111a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40111c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401120:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  401122:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401124:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401128:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40112a:	4311      	orrs	r1, r2
  40112c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40112e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401130:	4311      	orrs	r1, r2
  401132:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401134:	605a      	str	r2, [r3, #4]
  401136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401138:	400e1850 	.word	0x400e1850
  40113c:	e000ed00 	.word	0xe000ed00
  401140:	400e0c00 	.word	0x400e0c00
  401144:	5a00080c 	.word	0x5a00080c
  401148:	00401581 	.word	0x00401581
  40114c:	400e1200 	.word	0x400e1200
  401150:	40088000 	.word	0x40088000
  401154:	400e1000 	.word	0x400e1000

00401158 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401158:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40115c:	0053      	lsls	r3, r2, #1
  40115e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401162:	fbb2 f2f3 	udiv	r2, r2, r3
  401166:	3a01      	subs	r2, #1
  401168:	f3c2 020d 	ubfx	r2, r2, #0, #14
  40116c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  401170:	4770      	bx	lr

00401172 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401172:	6301      	str	r1, [r0, #48]	; 0x30
  401174:	4770      	bx	lr

00401176 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401176:	6341      	str	r1, [r0, #52]	; 0x34
  401178:	4770      	bx	lr

0040117a <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40117a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40117c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401180:	d03a      	beq.n	4011f8 <pio_set_peripheral+0x7e>
  401182:	d813      	bhi.n	4011ac <pio_set_peripheral+0x32>
  401184:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401188:	d025      	beq.n	4011d6 <pio_set_peripheral+0x5c>
  40118a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40118e:	d10a      	bne.n	4011a6 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401190:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401192:	4313      	orrs	r3, r2
  401194:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401196:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401198:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40119a:	400b      	ands	r3, r1
  40119c:	ea23 0302 	bic.w	r3, r3, r2
  4011a0:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4011a2:	6042      	str	r2, [r0, #4]
  4011a4:	4770      	bx	lr
	switch (ul_type) {
  4011a6:	2900      	cmp	r1, #0
  4011a8:	d1fb      	bne.n	4011a2 <pio_set_peripheral+0x28>
  4011aa:	4770      	bx	lr
  4011ac:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4011b0:	d021      	beq.n	4011f6 <pio_set_peripheral+0x7c>
  4011b2:	d809      	bhi.n	4011c8 <pio_set_peripheral+0x4e>
  4011b4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4011b8:	d1f3      	bne.n	4011a2 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ba:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011bc:	4313      	orrs	r3, r2
  4011be:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011c0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011c2:	4313      	orrs	r3, r2
  4011c4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011c6:	e7ec      	b.n	4011a2 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4011c8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4011cc:	d013      	beq.n	4011f6 <pio_set_peripheral+0x7c>
  4011ce:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4011d2:	d010      	beq.n	4011f6 <pio_set_peripheral+0x7c>
  4011d4:	e7e5      	b.n	4011a2 <pio_set_peripheral+0x28>
{
  4011d6:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011d8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011da:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4011dc:	43d3      	mvns	r3, r2
  4011de:	4021      	ands	r1, r4
  4011e0:	461c      	mov	r4, r3
  4011e2:	4019      	ands	r1, r3
  4011e4:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011e6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011e8:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4011ea:	400b      	ands	r3, r1
  4011ec:	4023      	ands	r3, r4
  4011ee:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4011f0:	6042      	str	r2, [r0, #4]
}
  4011f2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011f6:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011f8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011fa:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4011fc:	400b      	ands	r3, r1
  4011fe:	ea23 0302 	bic.w	r3, r3, r2
  401202:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401204:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401206:	4313      	orrs	r3, r2
  401208:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40120a:	e7ca      	b.n	4011a2 <pio_set_peripheral+0x28>

0040120c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40120c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40120e:	f012 0f01 	tst.w	r2, #1
  401212:	d10d      	bne.n	401230 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401214:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401216:	f012 0f0a 	tst.w	r2, #10
  40121a:	d00b      	beq.n	401234 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40121c:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40121e:	f012 0f02 	tst.w	r2, #2
  401222:	d109      	bne.n	401238 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401224:	f012 0f08 	tst.w	r2, #8
  401228:	d008      	beq.n	40123c <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40122a:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40122e:	e005      	b.n	40123c <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401230:	6641      	str	r1, [r0, #100]	; 0x64
  401232:	e7f0      	b.n	401216 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401234:	6241      	str	r1, [r0, #36]	; 0x24
  401236:	e7f2      	b.n	40121e <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401238:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40123c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40123e:	6001      	str	r1, [r0, #0]
  401240:	4770      	bx	lr

00401242 <pio_set_output>:
{
  401242:	b410      	push	{r4}
  401244:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401246:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401248:	b94c      	cbnz	r4, 40125e <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40124a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40124c:	b14b      	cbz	r3, 401262 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40124e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401250:	b94a      	cbnz	r2, 401266 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401252:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401254:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401256:	6001      	str	r1, [r0, #0]
}
  401258:	f85d 4b04 	ldr.w	r4, [sp], #4
  40125c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40125e:	6641      	str	r1, [r0, #100]	; 0x64
  401260:	e7f4      	b.n	40124c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401262:	6541      	str	r1, [r0, #84]	; 0x54
  401264:	e7f4      	b.n	401250 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401266:	6301      	str	r1, [r0, #48]	; 0x30
  401268:	e7f4      	b.n	401254 <pio_set_output+0x12>
	...

0040126c <pio_configure>:
{
  40126c:	b570      	push	{r4, r5, r6, lr}
  40126e:	b082      	sub	sp, #8
  401270:	4605      	mov	r5, r0
  401272:	4616      	mov	r6, r2
  401274:	461c      	mov	r4, r3
	switch (ul_type) {
  401276:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40127a:	d014      	beq.n	4012a6 <pio_configure+0x3a>
  40127c:	d90a      	bls.n	401294 <pio_configure+0x28>
  40127e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401282:	d024      	beq.n	4012ce <pio_configure+0x62>
  401284:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401288:	d021      	beq.n	4012ce <pio_configure+0x62>
  40128a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40128e:	d017      	beq.n	4012c0 <pio_configure+0x54>
		return 0;
  401290:	2000      	movs	r0, #0
  401292:	e01a      	b.n	4012ca <pio_configure+0x5e>
	switch (ul_type) {
  401294:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401298:	d005      	beq.n	4012a6 <pio_configure+0x3a>
  40129a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40129e:	d002      	beq.n	4012a6 <pio_configure+0x3a>
  4012a0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4012a4:	d1f4      	bne.n	401290 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4012a6:	4632      	mov	r2, r6
  4012a8:	4628      	mov	r0, r5
  4012aa:	4b11      	ldr	r3, [pc, #68]	; (4012f0 <pio_configure+0x84>)
  4012ac:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4012ae:	f014 0f01 	tst.w	r4, #1
  4012b2:	d102      	bne.n	4012ba <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4012b4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4012b6:	2001      	movs	r0, #1
  4012b8:	e007      	b.n	4012ca <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4012ba:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4012bc:	2001      	movs	r0, #1
  4012be:	e004      	b.n	4012ca <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4012c0:	461a      	mov	r2, r3
  4012c2:	4631      	mov	r1, r6
  4012c4:	4b0b      	ldr	r3, [pc, #44]	; (4012f4 <pio_configure+0x88>)
  4012c6:	4798      	blx	r3
	return 1;
  4012c8:	2001      	movs	r0, #1
}
  4012ca:	b002      	add	sp, #8
  4012cc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4012ce:	f004 0301 	and.w	r3, r4, #1
  4012d2:	9300      	str	r3, [sp, #0]
  4012d4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4012d8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4012dc:	bf14      	ite	ne
  4012de:	2200      	movne	r2, #0
  4012e0:	2201      	moveq	r2, #1
  4012e2:	4631      	mov	r1, r6
  4012e4:	4628      	mov	r0, r5
  4012e6:	4c04      	ldr	r4, [pc, #16]	; (4012f8 <pio_configure+0x8c>)
  4012e8:	47a0      	blx	r4
	return 1;
  4012ea:	2001      	movs	r0, #1
		break;
  4012ec:	e7ed      	b.n	4012ca <pio_configure+0x5e>
  4012ee:	bf00      	nop
  4012f0:	0040117b 	.word	0x0040117b
  4012f4:	0040120d 	.word	0x0040120d
  4012f8:	00401243 	.word	0x00401243

004012fc <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4012fc:	f012 0f10 	tst.w	r2, #16
  401300:	d012      	beq.n	401328 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401302:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401306:	f012 0f20 	tst.w	r2, #32
  40130a:	d007      	beq.n	40131c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40130c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401310:	f012 0f40 	tst.w	r2, #64	; 0x40
  401314:	d005      	beq.n	401322 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401316:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40131a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40131c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401320:	e7f6      	b.n	401310 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401322:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401326:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401328:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40132c:	4770      	bx	lr

0040132e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40132e:	6401      	str	r1, [r0, #64]	; 0x40
  401330:	4770      	bx	lr

00401332 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401332:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401334:	4770      	bx	lr

00401336 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401336:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401338:	4770      	bx	lr
	...

0040133c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40133c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401340:	4604      	mov	r4, r0
  401342:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401344:	4b0e      	ldr	r3, [pc, #56]	; (401380 <pio_handler_process+0x44>)
  401346:	4798      	blx	r3
  401348:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40134a:	4620      	mov	r0, r4
  40134c:	4b0d      	ldr	r3, [pc, #52]	; (401384 <pio_handler_process+0x48>)
  40134e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401350:	4005      	ands	r5, r0
  401352:	d013      	beq.n	40137c <pio_handler_process+0x40>
  401354:	4c0c      	ldr	r4, [pc, #48]	; (401388 <pio_handler_process+0x4c>)
  401356:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40135a:	e003      	b.n	401364 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40135c:	42b4      	cmp	r4, r6
  40135e:	d00d      	beq.n	40137c <pio_handler_process+0x40>
  401360:	3410      	adds	r4, #16
		while (status != 0) {
  401362:	b15d      	cbz	r5, 40137c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401364:	6820      	ldr	r0, [r4, #0]
  401366:	4540      	cmp	r0, r8
  401368:	d1f8      	bne.n	40135c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40136a:	6861      	ldr	r1, [r4, #4]
  40136c:	4229      	tst	r1, r5
  40136e:	d0f5      	beq.n	40135c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401370:	68e3      	ldr	r3, [r4, #12]
  401372:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401374:	6863      	ldr	r3, [r4, #4]
  401376:	ea25 0503 	bic.w	r5, r5, r3
  40137a:	e7ef      	b.n	40135c <pio_handler_process+0x20>
  40137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401380:	00401333 	.word	0x00401333
  401384:	00401337 	.word	0x00401337
  401388:	20400bfc 	.word	0x20400bfc

0040138c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40138c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40138e:	4c18      	ldr	r4, [pc, #96]	; (4013f0 <pio_handler_set+0x64>)
  401390:	6826      	ldr	r6, [r4, #0]
  401392:	2e06      	cmp	r6, #6
  401394:	d82a      	bhi.n	4013ec <pio_handler_set+0x60>
  401396:	f04f 0c00 	mov.w	ip, #0
  40139a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40139c:	4f15      	ldr	r7, [pc, #84]	; (4013f4 <pio_handler_set+0x68>)
  40139e:	e004      	b.n	4013aa <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4013a0:	3401      	adds	r4, #1
  4013a2:	b2e4      	uxtb	r4, r4
  4013a4:	46a4      	mov	ip, r4
  4013a6:	42a6      	cmp	r6, r4
  4013a8:	d309      	bcc.n	4013be <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4013aa:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4013ac:	0125      	lsls	r5, r4, #4
  4013ae:	597d      	ldr	r5, [r7, r5]
  4013b0:	428d      	cmp	r5, r1
  4013b2:	d1f5      	bne.n	4013a0 <pio_handler_set+0x14>
  4013b4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4013b8:	686d      	ldr	r5, [r5, #4]
  4013ba:	4295      	cmp	r5, r2
  4013bc:	d1f0      	bne.n	4013a0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4013be:	4d0d      	ldr	r5, [pc, #52]	; (4013f4 <pio_handler_set+0x68>)
  4013c0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4013c4:	eb05 040e 	add.w	r4, r5, lr
  4013c8:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4013cc:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4013ce:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4013d0:	9906      	ldr	r1, [sp, #24]
  4013d2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4013d4:	3601      	adds	r6, #1
  4013d6:	4566      	cmp	r6, ip
  4013d8:	d005      	beq.n	4013e6 <pio_handler_set+0x5a>
  4013da:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4013dc:	461a      	mov	r2, r3
  4013de:	4b06      	ldr	r3, [pc, #24]	; (4013f8 <pio_handler_set+0x6c>)
  4013e0:	4798      	blx	r3

	return 0;
  4013e2:	2000      	movs	r0, #0
  4013e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4013e6:	4902      	ldr	r1, [pc, #8]	; (4013f0 <pio_handler_set+0x64>)
  4013e8:	600e      	str	r6, [r1, #0]
  4013ea:	e7f6      	b.n	4013da <pio_handler_set+0x4e>
		return 1;
  4013ec:	2001      	movs	r0, #1
}
  4013ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4013f0:	20400c6c 	.word	0x20400c6c
  4013f4:	20400bfc 	.word	0x20400bfc
  4013f8:	004012fd 	.word	0x004012fd

004013fc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4013fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4013fe:	210a      	movs	r1, #10
  401400:	4801      	ldr	r0, [pc, #4]	; (401408 <PIOA_Handler+0xc>)
  401402:	4b02      	ldr	r3, [pc, #8]	; (40140c <PIOA_Handler+0x10>)
  401404:	4798      	blx	r3
  401406:	bd08      	pop	{r3, pc}
  401408:	400e0e00 	.word	0x400e0e00
  40140c:	0040133d 	.word	0x0040133d

00401410 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401410:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401412:	210b      	movs	r1, #11
  401414:	4801      	ldr	r0, [pc, #4]	; (40141c <PIOB_Handler+0xc>)
  401416:	4b02      	ldr	r3, [pc, #8]	; (401420 <PIOB_Handler+0x10>)
  401418:	4798      	blx	r3
  40141a:	bd08      	pop	{r3, pc}
  40141c:	400e1000 	.word	0x400e1000
  401420:	0040133d 	.word	0x0040133d

00401424 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401424:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401426:	210c      	movs	r1, #12
  401428:	4801      	ldr	r0, [pc, #4]	; (401430 <PIOC_Handler+0xc>)
  40142a:	4b02      	ldr	r3, [pc, #8]	; (401434 <PIOC_Handler+0x10>)
  40142c:	4798      	blx	r3
  40142e:	bd08      	pop	{r3, pc}
  401430:	400e1200 	.word	0x400e1200
  401434:	0040133d 	.word	0x0040133d

00401438 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401438:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40143a:	2110      	movs	r1, #16
  40143c:	4801      	ldr	r0, [pc, #4]	; (401444 <PIOD_Handler+0xc>)
  40143e:	4b02      	ldr	r3, [pc, #8]	; (401448 <PIOD_Handler+0x10>)
  401440:	4798      	blx	r3
  401442:	bd08      	pop	{r3, pc}
  401444:	400e1400 	.word	0x400e1400
  401448:	0040133d 	.word	0x0040133d

0040144c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40144c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40144e:	2111      	movs	r1, #17
  401450:	4801      	ldr	r0, [pc, #4]	; (401458 <PIOE_Handler+0xc>)
  401452:	4b02      	ldr	r3, [pc, #8]	; (40145c <PIOE_Handler+0x10>)
  401454:	4798      	blx	r3
  401456:	bd08      	pop	{r3, pc}
  401458:	400e1600 	.word	0x400e1600
  40145c:	0040133d 	.word	0x0040133d

00401460 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401460:	2803      	cmp	r0, #3
  401462:	d011      	beq.n	401488 <pmc_mck_set_division+0x28>
  401464:	2804      	cmp	r0, #4
  401466:	d012      	beq.n	40148e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401468:	2802      	cmp	r0, #2
  40146a:	bf0c      	ite	eq
  40146c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401470:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401472:	4a08      	ldr	r2, [pc, #32]	; (401494 <pmc_mck_set_division+0x34>)
  401474:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40147a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40147c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40147e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401480:	f013 0f08 	tst.w	r3, #8
  401484:	d0fb      	beq.n	40147e <pmc_mck_set_division+0x1e>
}
  401486:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401488:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40148c:	e7f1      	b.n	401472 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40148e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401492:	e7ee      	b.n	401472 <pmc_mck_set_division+0x12>
  401494:	400e0600 	.word	0x400e0600

00401498 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401498:	4a17      	ldr	r2, [pc, #92]	; (4014f8 <pmc_switch_mck_to_pllack+0x60>)
  40149a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40149c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4014a0:	4318      	orrs	r0, r3
  4014a2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014a6:	f013 0f08 	tst.w	r3, #8
  4014aa:	d10a      	bne.n	4014c2 <pmc_switch_mck_to_pllack+0x2a>
  4014ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014b0:	4911      	ldr	r1, [pc, #68]	; (4014f8 <pmc_switch_mck_to_pllack+0x60>)
  4014b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014b4:	f012 0f08 	tst.w	r2, #8
  4014b8:	d103      	bne.n	4014c2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014ba:	3b01      	subs	r3, #1
  4014bc:	d1f9      	bne.n	4014b2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4014be:	2001      	movs	r0, #1
  4014c0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4014c2:	4a0d      	ldr	r2, [pc, #52]	; (4014f8 <pmc_switch_mck_to_pllack+0x60>)
  4014c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014c6:	f023 0303 	bic.w	r3, r3, #3
  4014ca:	f043 0302 	orr.w	r3, r3, #2
  4014ce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014d2:	f013 0f08 	tst.w	r3, #8
  4014d6:	d10a      	bne.n	4014ee <pmc_switch_mck_to_pllack+0x56>
  4014d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014dc:	4906      	ldr	r1, [pc, #24]	; (4014f8 <pmc_switch_mck_to_pllack+0x60>)
  4014de:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014e0:	f012 0f08 	tst.w	r2, #8
  4014e4:	d105      	bne.n	4014f2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014e6:	3b01      	subs	r3, #1
  4014e8:	d1f9      	bne.n	4014de <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4014ea:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4014ec:	4770      	bx	lr
	return 0;
  4014ee:	2000      	movs	r0, #0
  4014f0:	4770      	bx	lr
  4014f2:	2000      	movs	r0, #0
  4014f4:	4770      	bx	lr
  4014f6:	bf00      	nop
  4014f8:	400e0600 	.word	0x400e0600

004014fc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4014fc:	b9a0      	cbnz	r0, 401528 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4014fe:	480e      	ldr	r0, [pc, #56]	; (401538 <pmc_switch_mainck_to_xtal+0x3c>)
  401500:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401502:	0209      	lsls	r1, r1, #8
  401504:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401506:	4a0d      	ldr	r2, [pc, #52]	; (40153c <pmc_switch_mainck_to_xtal+0x40>)
  401508:	401a      	ands	r2, r3
  40150a:	4b0d      	ldr	r3, [pc, #52]	; (401540 <pmc_switch_mainck_to_xtal+0x44>)
  40150c:	4313      	orrs	r3, r2
  40150e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401510:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401512:	4602      	mov	r2, r0
  401514:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401516:	f013 0f01 	tst.w	r3, #1
  40151a:	d0fb      	beq.n	401514 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40151c:	4a06      	ldr	r2, [pc, #24]	; (401538 <pmc_switch_mainck_to_xtal+0x3c>)
  40151e:	6a11      	ldr	r1, [r2, #32]
  401520:	4b08      	ldr	r3, [pc, #32]	; (401544 <pmc_switch_mainck_to_xtal+0x48>)
  401522:	430b      	orrs	r3, r1
  401524:	6213      	str	r3, [r2, #32]
  401526:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401528:	4903      	ldr	r1, [pc, #12]	; (401538 <pmc_switch_mainck_to_xtal+0x3c>)
  40152a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40152c:	4a06      	ldr	r2, [pc, #24]	; (401548 <pmc_switch_mainck_to_xtal+0x4c>)
  40152e:	401a      	ands	r2, r3
  401530:	4b06      	ldr	r3, [pc, #24]	; (40154c <pmc_switch_mainck_to_xtal+0x50>)
  401532:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401534:	620b      	str	r3, [r1, #32]
  401536:	4770      	bx	lr
  401538:	400e0600 	.word	0x400e0600
  40153c:	ffc8fffc 	.word	0xffc8fffc
  401540:	00370001 	.word	0x00370001
  401544:	01370000 	.word	0x01370000
  401548:	fec8fffc 	.word	0xfec8fffc
  40154c:	01370002 	.word	0x01370002

00401550 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401550:	4b02      	ldr	r3, [pc, #8]	; (40155c <pmc_osc_is_ready_mainck+0xc>)
  401552:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401554:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401558:	4770      	bx	lr
  40155a:	bf00      	nop
  40155c:	400e0600 	.word	0x400e0600

00401560 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401560:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401564:	4b01      	ldr	r3, [pc, #4]	; (40156c <pmc_disable_pllack+0xc>)
  401566:	629a      	str	r2, [r3, #40]	; 0x28
  401568:	4770      	bx	lr
  40156a:	bf00      	nop
  40156c:	400e0600 	.word	0x400e0600

00401570 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401570:	4b02      	ldr	r3, [pc, #8]	; (40157c <pmc_is_locked_pllack+0xc>)
  401572:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401574:	f000 0002 	and.w	r0, r0, #2
  401578:	4770      	bx	lr
  40157a:	bf00      	nop
  40157c:	400e0600 	.word	0x400e0600

00401580 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401580:	283f      	cmp	r0, #63	; 0x3f
  401582:	d81e      	bhi.n	4015c2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401584:	281f      	cmp	r0, #31
  401586:	d80c      	bhi.n	4015a2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401588:	4b11      	ldr	r3, [pc, #68]	; (4015d0 <pmc_enable_periph_clk+0x50>)
  40158a:	699a      	ldr	r2, [r3, #24]
  40158c:	2301      	movs	r3, #1
  40158e:	4083      	lsls	r3, r0
  401590:	4393      	bics	r3, r2
  401592:	d018      	beq.n	4015c6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401594:	2301      	movs	r3, #1
  401596:	fa03 f000 	lsl.w	r0, r3, r0
  40159a:	4b0d      	ldr	r3, [pc, #52]	; (4015d0 <pmc_enable_periph_clk+0x50>)
  40159c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40159e:	2000      	movs	r0, #0
  4015a0:	4770      	bx	lr
		ul_id -= 32;
  4015a2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4015a4:	4b0a      	ldr	r3, [pc, #40]	; (4015d0 <pmc_enable_periph_clk+0x50>)
  4015a6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4015aa:	2301      	movs	r3, #1
  4015ac:	4083      	lsls	r3, r0
  4015ae:	4393      	bics	r3, r2
  4015b0:	d00b      	beq.n	4015ca <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4015b2:	2301      	movs	r3, #1
  4015b4:	fa03 f000 	lsl.w	r0, r3, r0
  4015b8:	4b05      	ldr	r3, [pc, #20]	; (4015d0 <pmc_enable_periph_clk+0x50>)
  4015ba:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4015be:	2000      	movs	r0, #0
  4015c0:	4770      	bx	lr
		return 1;
  4015c2:	2001      	movs	r0, #1
  4015c4:	4770      	bx	lr
	return 0;
  4015c6:	2000      	movs	r0, #0
  4015c8:	4770      	bx	lr
  4015ca:	2000      	movs	r0, #0
}
  4015cc:	4770      	bx	lr
  4015ce:	bf00      	nop
  4015d0:	400e0600 	.word	0x400e0600

004015d4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4015d4:	6943      	ldr	r3, [r0, #20]
  4015d6:	f013 0f02 	tst.w	r3, #2
  4015da:	d002      	beq.n	4015e2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4015dc:	61c1      	str	r1, [r0, #28]
	return 0;
  4015de:	2000      	movs	r0, #0
  4015e0:	4770      	bx	lr
		return 1;
  4015e2:	2001      	movs	r0, #1
}
  4015e4:	4770      	bx	lr

004015e6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4015e6:	6943      	ldr	r3, [r0, #20]
  4015e8:	f013 0f01 	tst.w	r3, #1
  4015ec:	d003      	beq.n	4015f6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4015ee:	6983      	ldr	r3, [r0, #24]
  4015f0:	700b      	strb	r3, [r1, #0]
	return 0;
  4015f2:	2000      	movs	r0, #0
  4015f4:	4770      	bx	lr
		return 1;
  4015f6:	2001      	movs	r0, #1
}
  4015f8:	4770      	bx	lr

004015fa <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4015fa:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4015fc:	010b      	lsls	r3, r1, #4
  4015fe:	4293      	cmp	r3, r2
  401600:	d914      	bls.n	40162c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401602:	00c9      	lsls	r1, r1, #3
  401604:	084b      	lsrs	r3, r1, #1
  401606:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40160a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40160e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401610:	1e5c      	subs	r4, r3, #1
  401612:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401616:	428c      	cmp	r4, r1
  401618:	d901      	bls.n	40161e <usart_set_async_baudrate+0x24>
		return 1;
  40161a:	2001      	movs	r0, #1
  40161c:	e017      	b.n	40164e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40161e:	6841      	ldr	r1, [r0, #4]
  401620:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401624:	6041      	str	r1, [r0, #4]
  401626:	e00c      	b.n	401642 <usart_set_async_baudrate+0x48>
		return 1;
  401628:	2001      	movs	r0, #1
  40162a:	e010      	b.n	40164e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40162c:	0859      	lsrs	r1, r3, #1
  40162e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401632:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401636:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401638:	1e5c      	subs	r4, r3, #1
  40163a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40163e:	428c      	cmp	r4, r1
  401640:	d8f2      	bhi.n	401628 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401642:	0412      	lsls	r2, r2, #16
  401644:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401648:	431a      	orrs	r2, r3
  40164a:	6202      	str	r2, [r0, #32]

	return 0;
  40164c:	2000      	movs	r0, #0
}
  40164e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401652:	4770      	bx	lr

00401654 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401654:	4b08      	ldr	r3, [pc, #32]	; (401678 <usart_reset+0x24>)
  401656:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40165a:	2300      	movs	r3, #0
  40165c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40165e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401660:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401662:	2388      	movs	r3, #136	; 0x88
  401664:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401666:	2324      	movs	r3, #36	; 0x24
  401668:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40166a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40166e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401670:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401674:	6003      	str	r3, [r0, #0]
  401676:	4770      	bx	lr
  401678:	55534100 	.word	0x55534100

0040167c <usart_init_rs232>:
{
  40167c:	b570      	push	{r4, r5, r6, lr}
  40167e:	4605      	mov	r5, r0
  401680:	460c      	mov	r4, r1
  401682:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401684:	4b0f      	ldr	r3, [pc, #60]	; (4016c4 <usart_init_rs232+0x48>)
  401686:	4798      	blx	r3
	ul_reg_val = 0;
  401688:	2200      	movs	r2, #0
  40168a:	4b0f      	ldr	r3, [pc, #60]	; (4016c8 <usart_init_rs232+0x4c>)
  40168c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40168e:	b1a4      	cbz	r4, 4016ba <usart_init_rs232+0x3e>
  401690:	4632      	mov	r2, r6
  401692:	6821      	ldr	r1, [r4, #0]
  401694:	4628      	mov	r0, r5
  401696:	4b0d      	ldr	r3, [pc, #52]	; (4016cc <usart_init_rs232+0x50>)
  401698:	4798      	blx	r3
  40169a:	4602      	mov	r2, r0
  40169c:	b978      	cbnz	r0, 4016be <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40169e:	6863      	ldr	r3, [r4, #4]
  4016a0:	68a1      	ldr	r1, [r4, #8]
  4016a2:	430b      	orrs	r3, r1
  4016a4:	6921      	ldr	r1, [r4, #16]
  4016a6:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4016a8:	68e1      	ldr	r1, [r4, #12]
  4016aa:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4016ac:	4906      	ldr	r1, [pc, #24]	; (4016c8 <usart_init_rs232+0x4c>)
  4016ae:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4016b0:	6869      	ldr	r1, [r5, #4]
  4016b2:	430b      	orrs	r3, r1
  4016b4:	606b      	str	r3, [r5, #4]
}
  4016b6:	4610      	mov	r0, r2
  4016b8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4016ba:	2201      	movs	r2, #1
  4016bc:	e7fb      	b.n	4016b6 <usart_init_rs232+0x3a>
  4016be:	2201      	movs	r2, #1
  4016c0:	e7f9      	b.n	4016b6 <usart_init_rs232+0x3a>
  4016c2:	bf00      	nop
  4016c4:	00401655 	.word	0x00401655
  4016c8:	20400c70 	.word	0x20400c70
  4016cc:	004015fb 	.word	0x004015fb

004016d0 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4016d0:	2340      	movs	r3, #64	; 0x40
  4016d2:	6003      	str	r3, [r0, #0]
  4016d4:	4770      	bx	lr

004016d6 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4016d6:	2310      	movs	r3, #16
  4016d8:	6003      	str	r3, [r0, #0]
  4016da:	4770      	bx	lr

004016dc <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4016dc:	6943      	ldr	r3, [r0, #20]
  4016de:	f013 0f02 	tst.w	r3, #2
  4016e2:	d004      	beq.n	4016ee <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4016e4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4016e8:	61c1      	str	r1, [r0, #28]
	return 0;
  4016ea:	2000      	movs	r0, #0
  4016ec:	4770      	bx	lr
		return 1;
  4016ee:	2001      	movs	r0, #1
}
  4016f0:	4770      	bx	lr

004016f2 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4016f2:	6943      	ldr	r3, [r0, #20]
  4016f4:	f013 0f01 	tst.w	r3, #1
  4016f8:	d005      	beq.n	401706 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016fa:	6983      	ldr	r3, [r0, #24]
  4016fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401700:	600b      	str	r3, [r1, #0]
	return 0;
  401702:	2000      	movs	r0, #0
  401704:	4770      	bx	lr
		return 1;
  401706:	2001      	movs	r0, #1
}
  401708:	4770      	bx	lr

0040170a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40170a:	e7fe      	b.n	40170a <Dummy_Handler>

0040170c <Reset_Handler>:
{
  40170c:	b500      	push	{lr}
  40170e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401710:	4b25      	ldr	r3, [pc, #148]	; (4017a8 <Reset_Handler+0x9c>)
  401712:	4a26      	ldr	r2, [pc, #152]	; (4017ac <Reset_Handler+0xa0>)
  401714:	429a      	cmp	r2, r3
  401716:	d010      	beq.n	40173a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401718:	4b25      	ldr	r3, [pc, #148]	; (4017b0 <Reset_Handler+0xa4>)
  40171a:	4a23      	ldr	r2, [pc, #140]	; (4017a8 <Reset_Handler+0x9c>)
  40171c:	429a      	cmp	r2, r3
  40171e:	d20c      	bcs.n	40173a <Reset_Handler+0x2e>
  401720:	3b01      	subs	r3, #1
  401722:	1a9b      	subs	r3, r3, r2
  401724:	f023 0303 	bic.w	r3, r3, #3
  401728:	3304      	adds	r3, #4
  40172a:	4413      	add	r3, r2
  40172c:	491f      	ldr	r1, [pc, #124]	; (4017ac <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40172e:	f851 0b04 	ldr.w	r0, [r1], #4
  401732:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401736:	429a      	cmp	r2, r3
  401738:	d1f9      	bne.n	40172e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40173a:	4b1e      	ldr	r3, [pc, #120]	; (4017b4 <Reset_Handler+0xa8>)
  40173c:	4a1e      	ldr	r2, [pc, #120]	; (4017b8 <Reset_Handler+0xac>)
  40173e:	429a      	cmp	r2, r3
  401740:	d20a      	bcs.n	401758 <Reset_Handler+0x4c>
  401742:	3b01      	subs	r3, #1
  401744:	1a9b      	subs	r3, r3, r2
  401746:	f023 0303 	bic.w	r3, r3, #3
  40174a:	3304      	adds	r3, #4
  40174c:	4413      	add	r3, r2
                *pDest++ = 0;
  40174e:	2100      	movs	r1, #0
  401750:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401754:	4293      	cmp	r3, r2
  401756:	d1fb      	bne.n	401750 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401758:	4a18      	ldr	r2, [pc, #96]	; (4017bc <Reset_Handler+0xb0>)
  40175a:	4b19      	ldr	r3, [pc, #100]	; (4017c0 <Reset_Handler+0xb4>)
  40175c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401760:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401762:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401766:	fab3 f383 	clz	r3, r3
  40176a:	095b      	lsrs	r3, r3, #5
  40176c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40176e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401770:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401774:	2200      	movs	r2, #0
  401776:	4b13      	ldr	r3, [pc, #76]	; (4017c4 <Reset_Handler+0xb8>)
  401778:	701a      	strb	r2, [r3, #0]
	return flags;
  40177a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40177c:	4a12      	ldr	r2, [pc, #72]	; (4017c8 <Reset_Handler+0xbc>)
  40177e:	6813      	ldr	r3, [r2, #0]
  401780:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401784:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401786:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40178a:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  40178e:	b129      	cbz	r1, 40179c <Reset_Handler+0x90>
		cpu_irq_enable();
  401790:	2201      	movs	r2, #1
  401792:	4b0c      	ldr	r3, [pc, #48]	; (4017c4 <Reset_Handler+0xb8>)
  401794:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401796:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40179a:	b662      	cpsie	i
        __libc_init_array();
  40179c:	4b0b      	ldr	r3, [pc, #44]	; (4017cc <Reset_Handler+0xc0>)
  40179e:	4798      	blx	r3
        main();
  4017a0:	4b0b      	ldr	r3, [pc, #44]	; (4017d0 <Reset_Handler+0xc4>)
  4017a2:	4798      	blx	r3
  4017a4:	e7fe      	b.n	4017a4 <Reset_Handler+0x98>
  4017a6:	bf00      	nop
  4017a8:	20400000 	.word	0x20400000
  4017ac:	00407c98 	.word	0x00407c98
  4017b0:	204009d0 	.word	0x204009d0
  4017b4:	20400ef4 	.word	0x20400ef4
  4017b8:	204009d0 	.word	0x204009d0
  4017bc:	e000ed00 	.word	0xe000ed00
  4017c0:	00400000 	.word	0x00400000
  4017c4:	20400018 	.word	0x20400018
  4017c8:	e000ed88 	.word	0xe000ed88
  4017cc:	004047b5 	.word	0x004047b5
  4017d0:	00403ec1 	.word	0x00403ec1

004017d4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4017d4:	4b3b      	ldr	r3, [pc, #236]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  4017d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017d8:	f003 0303 	and.w	r3, r3, #3
  4017dc:	2b01      	cmp	r3, #1
  4017de:	d01d      	beq.n	40181c <SystemCoreClockUpdate+0x48>
  4017e0:	b183      	cbz	r3, 401804 <SystemCoreClockUpdate+0x30>
  4017e2:	2b02      	cmp	r3, #2
  4017e4:	d036      	beq.n	401854 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4017e6:	4b37      	ldr	r3, [pc, #220]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  4017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017ee:	2b70      	cmp	r3, #112	; 0x70
  4017f0:	d05f      	beq.n	4018b2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4017f2:	4b34      	ldr	r3, [pc, #208]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  4017f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4017f6:	4934      	ldr	r1, [pc, #208]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  4017f8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4017fc:	680b      	ldr	r3, [r1, #0]
  4017fe:	40d3      	lsrs	r3, r2
  401800:	600b      	str	r3, [r1, #0]
  401802:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401804:	4b31      	ldr	r3, [pc, #196]	; (4018cc <SystemCoreClockUpdate+0xf8>)
  401806:	695b      	ldr	r3, [r3, #20]
  401808:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40180c:	bf14      	ite	ne
  40180e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401812:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401816:	4b2c      	ldr	r3, [pc, #176]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  401818:	601a      	str	r2, [r3, #0]
  40181a:	e7e4      	b.n	4017e6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40181c:	4b29      	ldr	r3, [pc, #164]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  40181e:	6a1b      	ldr	r3, [r3, #32]
  401820:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401824:	d003      	beq.n	40182e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401826:	4a2a      	ldr	r2, [pc, #168]	; (4018d0 <SystemCoreClockUpdate+0xfc>)
  401828:	4b27      	ldr	r3, [pc, #156]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  40182a:	601a      	str	r2, [r3, #0]
  40182c:	e7db      	b.n	4017e6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40182e:	4a29      	ldr	r2, [pc, #164]	; (4018d4 <SystemCoreClockUpdate+0x100>)
  401830:	4b25      	ldr	r3, [pc, #148]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  401832:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401834:	4b23      	ldr	r3, [pc, #140]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  401836:	6a1b      	ldr	r3, [r3, #32]
  401838:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40183c:	2b10      	cmp	r3, #16
  40183e:	d005      	beq.n	40184c <SystemCoreClockUpdate+0x78>
  401840:	2b20      	cmp	r3, #32
  401842:	d1d0      	bne.n	4017e6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401844:	4a22      	ldr	r2, [pc, #136]	; (4018d0 <SystemCoreClockUpdate+0xfc>)
  401846:	4b20      	ldr	r3, [pc, #128]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  401848:	601a      	str	r2, [r3, #0]
          break;
  40184a:	e7cc      	b.n	4017e6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40184c:	4a22      	ldr	r2, [pc, #136]	; (4018d8 <SystemCoreClockUpdate+0x104>)
  40184e:	4b1e      	ldr	r3, [pc, #120]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  401850:	601a      	str	r2, [r3, #0]
          break;
  401852:	e7c8      	b.n	4017e6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401854:	4b1b      	ldr	r3, [pc, #108]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  401856:	6a1b      	ldr	r3, [r3, #32]
  401858:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40185c:	d016      	beq.n	40188c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40185e:	4a1c      	ldr	r2, [pc, #112]	; (4018d0 <SystemCoreClockUpdate+0xfc>)
  401860:	4b19      	ldr	r3, [pc, #100]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  401862:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401864:	4b17      	ldr	r3, [pc, #92]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  401866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401868:	f003 0303 	and.w	r3, r3, #3
  40186c:	2b02      	cmp	r3, #2
  40186e:	d1ba      	bne.n	4017e6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401870:	4a14      	ldr	r2, [pc, #80]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  401872:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401874:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401876:	4814      	ldr	r0, [pc, #80]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401878:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40187c:	6803      	ldr	r3, [r0, #0]
  40187e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401882:	b2d2      	uxtb	r2, r2
  401884:	fbb3 f3f2 	udiv	r3, r3, r2
  401888:	6003      	str	r3, [r0, #0]
  40188a:	e7ac      	b.n	4017e6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40188c:	4a11      	ldr	r2, [pc, #68]	; (4018d4 <SystemCoreClockUpdate+0x100>)
  40188e:	4b0e      	ldr	r3, [pc, #56]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  401890:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401892:	4b0c      	ldr	r3, [pc, #48]	; (4018c4 <SystemCoreClockUpdate+0xf0>)
  401894:	6a1b      	ldr	r3, [r3, #32]
  401896:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40189a:	2b10      	cmp	r3, #16
  40189c:	d005      	beq.n	4018aa <SystemCoreClockUpdate+0xd6>
  40189e:	2b20      	cmp	r3, #32
  4018a0:	d1e0      	bne.n	401864 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4018a2:	4a0b      	ldr	r2, [pc, #44]	; (4018d0 <SystemCoreClockUpdate+0xfc>)
  4018a4:	4b08      	ldr	r3, [pc, #32]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  4018a6:	601a      	str	r2, [r3, #0]
          break;
  4018a8:	e7dc      	b.n	401864 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4018aa:	4a0b      	ldr	r2, [pc, #44]	; (4018d8 <SystemCoreClockUpdate+0x104>)
  4018ac:	4b06      	ldr	r3, [pc, #24]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  4018ae:	601a      	str	r2, [r3, #0]
          break;
  4018b0:	e7d8      	b.n	401864 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4018b2:	4a05      	ldr	r2, [pc, #20]	; (4018c8 <SystemCoreClockUpdate+0xf4>)
  4018b4:	6813      	ldr	r3, [r2, #0]
  4018b6:	4909      	ldr	r1, [pc, #36]	; (4018dc <SystemCoreClockUpdate+0x108>)
  4018b8:	fba1 1303 	umull	r1, r3, r1, r3
  4018bc:	085b      	lsrs	r3, r3, #1
  4018be:	6013      	str	r3, [r2, #0]
  4018c0:	4770      	bx	lr
  4018c2:	bf00      	nop
  4018c4:	400e0600 	.word	0x400e0600
  4018c8:	2040001c 	.word	0x2040001c
  4018cc:	400e1810 	.word	0x400e1810
  4018d0:	00b71b00 	.word	0x00b71b00
  4018d4:	003d0900 	.word	0x003d0900
  4018d8:	007a1200 	.word	0x007a1200
  4018dc:	aaaaaaab 	.word	0xaaaaaaab

004018e0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4018e0:	4b16      	ldr	r3, [pc, #88]	; (40193c <system_init_flash+0x5c>)
  4018e2:	4298      	cmp	r0, r3
  4018e4:	d913      	bls.n	40190e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4018e6:	4b16      	ldr	r3, [pc, #88]	; (401940 <system_init_flash+0x60>)
  4018e8:	4298      	cmp	r0, r3
  4018ea:	d915      	bls.n	401918 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4018ec:	4b15      	ldr	r3, [pc, #84]	; (401944 <system_init_flash+0x64>)
  4018ee:	4298      	cmp	r0, r3
  4018f0:	d916      	bls.n	401920 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4018f2:	4b15      	ldr	r3, [pc, #84]	; (401948 <system_init_flash+0x68>)
  4018f4:	4298      	cmp	r0, r3
  4018f6:	d917      	bls.n	401928 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4018f8:	4b14      	ldr	r3, [pc, #80]	; (40194c <system_init_flash+0x6c>)
  4018fa:	4298      	cmp	r0, r3
  4018fc:	d918      	bls.n	401930 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4018fe:	4b14      	ldr	r3, [pc, #80]	; (401950 <system_init_flash+0x70>)
  401900:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401902:	bf94      	ite	ls
  401904:	4a13      	ldrls	r2, [pc, #76]	; (401954 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401906:	4a14      	ldrhi	r2, [pc, #80]	; (401958 <system_init_flash+0x78>)
  401908:	4b14      	ldr	r3, [pc, #80]	; (40195c <system_init_flash+0x7c>)
  40190a:	601a      	str	r2, [r3, #0]
  40190c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40190e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401912:	4b12      	ldr	r3, [pc, #72]	; (40195c <system_init_flash+0x7c>)
  401914:	601a      	str	r2, [r3, #0]
  401916:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401918:	4a11      	ldr	r2, [pc, #68]	; (401960 <system_init_flash+0x80>)
  40191a:	4b10      	ldr	r3, [pc, #64]	; (40195c <system_init_flash+0x7c>)
  40191c:	601a      	str	r2, [r3, #0]
  40191e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401920:	4a10      	ldr	r2, [pc, #64]	; (401964 <system_init_flash+0x84>)
  401922:	4b0e      	ldr	r3, [pc, #56]	; (40195c <system_init_flash+0x7c>)
  401924:	601a      	str	r2, [r3, #0]
  401926:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401928:	4a0f      	ldr	r2, [pc, #60]	; (401968 <system_init_flash+0x88>)
  40192a:	4b0c      	ldr	r3, [pc, #48]	; (40195c <system_init_flash+0x7c>)
  40192c:	601a      	str	r2, [r3, #0]
  40192e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401930:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401934:	4b09      	ldr	r3, [pc, #36]	; (40195c <system_init_flash+0x7c>)
  401936:	601a      	str	r2, [r3, #0]
  401938:	4770      	bx	lr
  40193a:	bf00      	nop
  40193c:	015ef3bf 	.word	0x015ef3bf
  401940:	02bde77f 	.word	0x02bde77f
  401944:	041cdb3f 	.word	0x041cdb3f
  401948:	057bceff 	.word	0x057bceff
  40194c:	06dac2bf 	.word	0x06dac2bf
  401950:	0839b67f 	.word	0x0839b67f
  401954:	04000500 	.word	0x04000500
  401958:	04000600 	.word	0x04000600
  40195c:	400e0c00 	.word	0x400e0c00
  401960:	04000100 	.word	0x04000100
  401964:	04000200 	.word	0x04000200
  401968:	04000300 	.word	0x04000300

0040196c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40196c:	4b0a      	ldr	r3, [pc, #40]	; (401998 <_sbrk+0x2c>)
  40196e:	681b      	ldr	r3, [r3, #0]
  401970:	b153      	cbz	r3, 401988 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401972:	4b09      	ldr	r3, [pc, #36]	; (401998 <_sbrk+0x2c>)
  401974:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401976:	181a      	adds	r2, r3, r0
  401978:	4908      	ldr	r1, [pc, #32]	; (40199c <_sbrk+0x30>)
  40197a:	4291      	cmp	r1, r2
  40197c:	db08      	blt.n	401990 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40197e:	4610      	mov	r0, r2
  401980:	4a05      	ldr	r2, [pc, #20]	; (401998 <_sbrk+0x2c>)
  401982:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401984:	4618      	mov	r0, r3
  401986:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401988:	4a05      	ldr	r2, [pc, #20]	; (4019a0 <_sbrk+0x34>)
  40198a:	4b03      	ldr	r3, [pc, #12]	; (401998 <_sbrk+0x2c>)
  40198c:	601a      	str	r2, [r3, #0]
  40198e:	e7f0      	b.n	401972 <_sbrk+0x6>
		return (caddr_t) -1;	
  401990:	f04f 30ff 	mov.w	r0, #4294967295
}
  401994:	4770      	bx	lr
  401996:	bf00      	nop
  401998:	20400c74 	.word	0x20400c74
  40199c:	2045fffc 	.word	0x2045fffc
  4019a0:	204030f8 	.word	0x204030f8

004019a4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4019a4:	f04f 30ff 	mov.w	r0, #4294967295
  4019a8:	4770      	bx	lr

004019aa <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4019aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4019ae:	604b      	str	r3, [r1, #4]

	return 0;
}
  4019b0:	2000      	movs	r0, #0
  4019b2:	4770      	bx	lr

004019b4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4019b4:	2001      	movs	r0, #1
  4019b6:	4770      	bx	lr

004019b8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4019b8:	2000      	movs	r0, #0
  4019ba:	4770      	bx	lr

004019bc <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4019bc:	f100 0308 	add.w	r3, r0, #8
  4019c0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4019c2:	f04f 32ff 	mov.w	r2, #4294967295
  4019c6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4019c8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4019ca:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4019cc:	2300      	movs	r3, #0
  4019ce:	6003      	str	r3, [r0, #0]
  4019d0:	4770      	bx	lr

004019d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4019d2:	2300      	movs	r3, #0
  4019d4:	6103      	str	r3, [r0, #16]
  4019d6:	4770      	bx	lr

004019d8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4019d8:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4019da:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4019dc:	689a      	ldr	r2, [r3, #8]
  4019de:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4019e0:	689a      	ldr	r2, [r3, #8]
  4019e2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4019e4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4019e6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4019e8:	6803      	ldr	r3, [r0, #0]
  4019ea:	3301      	adds	r3, #1
  4019ec:	6003      	str	r3, [r0, #0]
  4019ee:	4770      	bx	lr

004019f0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4019f0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4019f2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4019f4:	f1b5 3fff 	cmp.w	r5, #4294967295
  4019f8:	d002      	beq.n	401a00 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4019fa:	f100 0208 	add.w	r2, r0, #8
  4019fe:	e002      	b.n	401a06 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401a00:	6902      	ldr	r2, [r0, #16]
  401a02:	e004      	b.n	401a0e <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401a04:	461a      	mov	r2, r3
  401a06:	6853      	ldr	r3, [r2, #4]
  401a08:	681c      	ldr	r4, [r3, #0]
  401a0a:	42a5      	cmp	r5, r4
  401a0c:	d2fa      	bcs.n	401a04 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401a0e:	6853      	ldr	r3, [r2, #4]
  401a10:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401a12:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401a14:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401a16:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401a18:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401a1a:	6803      	ldr	r3, [r0, #0]
  401a1c:	3301      	adds	r3, #1
  401a1e:	6003      	str	r3, [r0, #0]
}
  401a20:	bc30      	pop	{r4, r5}
  401a22:	4770      	bx	lr

00401a24 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401a24:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401a26:	6842      	ldr	r2, [r0, #4]
  401a28:	6881      	ldr	r1, [r0, #8]
  401a2a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401a2c:	6882      	ldr	r2, [r0, #8]
  401a2e:	6841      	ldr	r1, [r0, #4]
  401a30:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401a32:	685a      	ldr	r2, [r3, #4]
  401a34:	4290      	cmp	r0, r2
  401a36:	d005      	beq.n	401a44 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401a38:	2200      	movs	r2, #0
  401a3a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401a3c:	6818      	ldr	r0, [r3, #0]
  401a3e:	3801      	subs	r0, #1
  401a40:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  401a42:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401a44:	6882      	ldr	r2, [r0, #8]
  401a46:	605a      	str	r2, [r3, #4]
  401a48:	e7f6      	b.n	401a38 <uxListRemove+0x14>
	...

00401a4c <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401a4c:	4b0d      	ldr	r3, [pc, #52]	; (401a84 <prvTaskExitError+0x38>)
  401a4e:	681b      	ldr	r3, [r3, #0]
  401a50:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a54:	d00a      	beq.n	401a6c <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401a56:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a5a:	b672      	cpsid	i
  401a5c:	f383 8811 	msr	BASEPRI, r3
  401a60:	f3bf 8f6f 	isb	sy
  401a64:	f3bf 8f4f 	dsb	sy
  401a68:	b662      	cpsie	i
  401a6a:	e7fe      	b.n	401a6a <prvTaskExitError+0x1e>
  401a6c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a70:	b672      	cpsid	i
  401a72:	f383 8811 	msr	BASEPRI, r3
  401a76:	f3bf 8f6f 	isb	sy
  401a7a:	f3bf 8f4f 	dsb	sy
  401a7e:	b662      	cpsie	i
  401a80:	e7fe      	b.n	401a80 <prvTaskExitError+0x34>
  401a82:	bf00      	nop
  401a84:	20400020 	.word	0x20400020

00401a88 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401a88:	4806      	ldr	r0, [pc, #24]	; (401aa4 <prvPortStartFirstTask+0x1c>)
  401a8a:	6800      	ldr	r0, [r0, #0]
  401a8c:	6800      	ldr	r0, [r0, #0]
  401a8e:	f380 8808 	msr	MSP, r0
  401a92:	b662      	cpsie	i
  401a94:	b661      	cpsie	f
  401a96:	f3bf 8f4f 	dsb	sy
  401a9a:	f3bf 8f6f 	isb	sy
  401a9e:	df00      	svc	0
  401aa0:	bf00      	nop
  401aa2:	0000      	.short	0x0000
  401aa4:	e000ed08 	.word	0xe000ed08

00401aa8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401aa8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401ab8 <vPortEnableVFP+0x10>
  401aac:	6801      	ldr	r1, [r0, #0]
  401aae:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401ab2:	6001      	str	r1, [r0, #0]
  401ab4:	4770      	bx	lr
  401ab6:	0000      	.short	0x0000
  401ab8:	e000ed88 	.word	0xe000ed88

00401abc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401abc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401ac0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401ac4:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401ac8:	4b05      	ldr	r3, [pc, #20]	; (401ae0 <pxPortInitialiseStack+0x24>)
  401aca:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401ace:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401ad2:	f06f 0302 	mvn.w	r3, #2
  401ad6:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401ada:	3844      	subs	r0, #68	; 0x44
  401adc:	4770      	bx	lr
  401ade:	bf00      	nop
  401ae0:	00401a4d 	.word	0x00401a4d

00401ae4 <SVC_Handler>:
	__asm volatile (
  401ae4:	4b06      	ldr	r3, [pc, #24]	; (401b00 <pxCurrentTCBConst2>)
  401ae6:	6819      	ldr	r1, [r3, #0]
  401ae8:	6808      	ldr	r0, [r1, #0]
  401aea:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401aee:	f380 8809 	msr	PSP, r0
  401af2:	f3bf 8f6f 	isb	sy
  401af6:	f04f 0000 	mov.w	r0, #0
  401afa:	f380 8811 	msr	BASEPRI, r0
  401afe:	4770      	bx	lr

00401b00 <pxCurrentTCBConst2>:
  401b00:	20400c80 	.word	0x20400c80
  401b04:	4770      	bx	lr
  401b06:	bf00      	nop

00401b08 <vPortEnterCritical>:
  401b08:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b0c:	b672      	cpsid	i
  401b0e:	f383 8811 	msr	BASEPRI, r3
  401b12:	f3bf 8f6f 	isb	sy
  401b16:	f3bf 8f4f 	dsb	sy
  401b1a:	b662      	cpsie	i
	uxCriticalNesting++;
  401b1c:	4a0b      	ldr	r2, [pc, #44]	; (401b4c <vPortEnterCritical+0x44>)
  401b1e:	6813      	ldr	r3, [r2, #0]
  401b20:	3301      	adds	r3, #1
  401b22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401b24:	2b01      	cmp	r3, #1
  401b26:	d10f      	bne.n	401b48 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401b28:	4b09      	ldr	r3, [pc, #36]	; (401b50 <vPortEnterCritical+0x48>)
  401b2a:	681b      	ldr	r3, [r3, #0]
  401b2c:	f013 0fff 	tst.w	r3, #255	; 0xff
  401b30:	d00a      	beq.n	401b48 <vPortEnterCritical+0x40>
  401b32:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b36:	b672      	cpsid	i
  401b38:	f383 8811 	msr	BASEPRI, r3
  401b3c:	f3bf 8f6f 	isb	sy
  401b40:	f3bf 8f4f 	dsb	sy
  401b44:	b662      	cpsie	i
  401b46:	e7fe      	b.n	401b46 <vPortEnterCritical+0x3e>
  401b48:	4770      	bx	lr
  401b4a:	bf00      	nop
  401b4c:	20400020 	.word	0x20400020
  401b50:	e000ed04 	.word	0xe000ed04

00401b54 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  401b54:	4b0a      	ldr	r3, [pc, #40]	; (401b80 <vPortExitCritical+0x2c>)
  401b56:	681b      	ldr	r3, [r3, #0]
  401b58:	b953      	cbnz	r3, 401b70 <vPortExitCritical+0x1c>
  401b5a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b5e:	b672      	cpsid	i
  401b60:	f383 8811 	msr	BASEPRI, r3
  401b64:	f3bf 8f6f 	isb	sy
  401b68:	f3bf 8f4f 	dsb	sy
  401b6c:	b662      	cpsie	i
  401b6e:	e7fe      	b.n	401b6e <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  401b70:	3b01      	subs	r3, #1
  401b72:	4a03      	ldr	r2, [pc, #12]	; (401b80 <vPortExitCritical+0x2c>)
  401b74:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  401b76:	b90b      	cbnz	r3, 401b7c <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401b78:	f383 8811 	msr	BASEPRI, r3
  401b7c:	4770      	bx	lr
  401b7e:	bf00      	nop
  401b80:	20400020 	.word	0x20400020

00401b84 <PendSV_Handler>:
	__asm volatile
  401b84:	f3ef 8009 	mrs	r0, PSP
  401b88:	f3bf 8f6f 	isb	sy
  401b8c:	4b15      	ldr	r3, [pc, #84]	; (401be4 <pxCurrentTCBConst>)
  401b8e:	681a      	ldr	r2, [r3, #0]
  401b90:	f01e 0f10 	tst.w	lr, #16
  401b94:	bf08      	it	eq
  401b96:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401b9a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b9e:	6010      	str	r0, [r2, #0]
  401ba0:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401ba4:	f04f 0080 	mov.w	r0, #128	; 0x80
  401ba8:	b672      	cpsid	i
  401baa:	f380 8811 	msr	BASEPRI, r0
  401bae:	f3bf 8f4f 	dsb	sy
  401bb2:	f3bf 8f6f 	isb	sy
  401bb6:	b662      	cpsie	i
  401bb8:	f001 f8fe 	bl	402db8 <vTaskSwitchContext>
  401bbc:	f04f 0000 	mov.w	r0, #0
  401bc0:	f380 8811 	msr	BASEPRI, r0
  401bc4:	bc08      	pop	{r3}
  401bc6:	6819      	ldr	r1, [r3, #0]
  401bc8:	6808      	ldr	r0, [r1, #0]
  401bca:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401bce:	f01e 0f10 	tst.w	lr, #16
  401bd2:	bf08      	it	eq
  401bd4:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401bd8:	f380 8809 	msr	PSP, r0
  401bdc:	f3bf 8f6f 	isb	sy
  401be0:	4770      	bx	lr
  401be2:	bf00      	nop

00401be4 <pxCurrentTCBConst>:
  401be4:	20400c80 	.word	0x20400c80
  401be8:	4770      	bx	lr
  401bea:	bf00      	nop

00401bec <SysTick_Handler>:
{
  401bec:	b508      	push	{r3, lr}
	__asm volatile
  401bee:	f3ef 8311 	mrs	r3, BASEPRI
  401bf2:	f04f 0280 	mov.w	r2, #128	; 0x80
  401bf6:	b672      	cpsid	i
  401bf8:	f382 8811 	msr	BASEPRI, r2
  401bfc:	f3bf 8f6f 	isb	sy
  401c00:	f3bf 8f4f 	dsb	sy
  401c04:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401c06:	4b05      	ldr	r3, [pc, #20]	; (401c1c <SysTick_Handler+0x30>)
  401c08:	4798      	blx	r3
  401c0a:	b118      	cbz	r0, 401c14 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401c0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c10:	4b03      	ldr	r3, [pc, #12]	; (401c20 <SysTick_Handler+0x34>)
  401c12:	601a      	str	r2, [r3, #0]
	__asm volatile
  401c14:	2300      	movs	r3, #0
  401c16:	f383 8811 	msr	BASEPRI, r3
  401c1a:	bd08      	pop	{r3, pc}
  401c1c:	00402a25 	.word	0x00402a25
  401c20:	e000ed04 	.word	0xe000ed04

00401c24 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401c24:	4a03      	ldr	r2, [pc, #12]	; (401c34 <vPortSetupTimerInterrupt+0x10>)
  401c26:	4b04      	ldr	r3, [pc, #16]	; (401c38 <vPortSetupTimerInterrupt+0x14>)
  401c28:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401c2a:	2207      	movs	r2, #7
  401c2c:	3b04      	subs	r3, #4
  401c2e:	601a      	str	r2, [r3, #0]
  401c30:	4770      	bx	lr
  401c32:	bf00      	nop
  401c34:	000927bf 	.word	0x000927bf
  401c38:	e000e014 	.word	0xe000e014

00401c3c <xPortStartScheduler>:
{
  401c3c:	b500      	push	{lr}
  401c3e:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401c40:	4b25      	ldr	r3, [pc, #148]	; (401cd8 <xPortStartScheduler+0x9c>)
  401c42:	781a      	ldrb	r2, [r3, #0]
  401c44:	b2d2      	uxtb	r2, r2
  401c46:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401c48:	22ff      	movs	r2, #255	; 0xff
  401c4a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401c4c:	781b      	ldrb	r3, [r3, #0]
  401c4e:	b2db      	uxtb	r3, r3
  401c50:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401c54:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401c5c:	4a1f      	ldr	r2, [pc, #124]	; (401cdc <xPortStartScheduler+0xa0>)
  401c5e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401c60:	2207      	movs	r2, #7
  401c62:	4b1f      	ldr	r3, [pc, #124]	; (401ce0 <xPortStartScheduler+0xa4>)
  401c64:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401c66:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c6a:	f013 0f80 	tst.w	r3, #128	; 0x80
  401c6e:	d010      	beq.n	401c92 <xPortStartScheduler+0x56>
  401c70:	2206      	movs	r2, #6
  401c72:	e000      	b.n	401c76 <xPortStartScheduler+0x3a>
  401c74:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401c76:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c7a:	005b      	lsls	r3, r3, #1
  401c7c:	b2db      	uxtb	r3, r3
  401c7e:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401c82:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c86:	1e51      	subs	r1, r2, #1
  401c88:	f013 0f80 	tst.w	r3, #128	; 0x80
  401c8c:	d1f2      	bne.n	401c74 <xPortStartScheduler+0x38>
  401c8e:	4b14      	ldr	r3, [pc, #80]	; (401ce0 <xPortStartScheduler+0xa4>)
  401c90:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401c92:	4a13      	ldr	r2, [pc, #76]	; (401ce0 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401c94:	6813      	ldr	r3, [r2, #0]
  401c96:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401c98:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401c9c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401c9e:	9b01      	ldr	r3, [sp, #4]
  401ca0:	b2db      	uxtb	r3, r3
  401ca2:	4a0d      	ldr	r2, [pc, #52]	; (401cd8 <xPortStartScheduler+0x9c>)
  401ca4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401ca6:	4b0f      	ldr	r3, [pc, #60]	; (401ce4 <xPortStartScheduler+0xa8>)
  401ca8:	681a      	ldr	r2, [r3, #0]
  401caa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401cae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401cb0:	681a      	ldr	r2, [r3, #0]
  401cb2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401cb6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401cb8:	4b0b      	ldr	r3, [pc, #44]	; (401ce8 <xPortStartScheduler+0xac>)
  401cba:	4798      	blx	r3
	uxCriticalNesting = 0;
  401cbc:	2200      	movs	r2, #0
  401cbe:	4b0b      	ldr	r3, [pc, #44]	; (401cec <xPortStartScheduler+0xb0>)
  401cc0:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401cc2:	4b0b      	ldr	r3, [pc, #44]	; (401cf0 <xPortStartScheduler+0xb4>)
  401cc4:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401cc6:	4a0b      	ldr	r2, [pc, #44]	; (401cf4 <xPortStartScheduler+0xb8>)
  401cc8:	6813      	ldr	r3, [r2, #0]
  401cca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401cce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401cd0:	4b09      	ldr	r3, [pc, #36]	; (401cf8 <xPortStartScheduler+0xbc>)
  401cd2:	4798      	blx	r3
	prvTaskExitError();
  401cd4:	4b09      	ldr	r3, [pc, #36]	; (401cfc <xPortStartScheduler+0xc0>)
  401cd6:	4798      	blx	r3
  401cd8:	e000e400 	.word	0xe000e400
  401cdc:	20400c78 	.word	0x20400c78
  401ce0:	20400c7c 	.word	0x20400c7c
  401ce4:	e000ed20 	.word	0xe000ed20
  401ce8:	00401c25 	.word	0x00401c25
  401cec:	20400020 	.word	0x20400020
  401cf0:	00401aa9 	.word	0x00401aa9
  401cf4:	e000ef34 	.word	0xe000ef34
  401cf8:	00401a89 	.word	0x00401a89
  401cfc:	00401a4d 	.word	0x00401a4d

00401d00 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401d00:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401d04:	2b0f      	cmp	r3, #15
  401d06:	d911      	bls.n	401d2c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401d08:	4a12      	ldr	r2, [pc, #72]	; (401d54 <vPortValidateInterruptPriority+0x54>)
  401d0a:	5c9b      	ldrb	r3, [r3, r2]
  401d0c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401d0e:	4a12      	ldr	r2, [pc, #72]	; (401d58 <vPortValidateInterruptPriority+0x58>)
  401d10:	7812      	ldrb	r2, [r2, #0]
  401d12:	429a      	cmp	r2, r3
  401d14:	d90a      	bls.n	401d2c <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401d16:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d1a:	b672      	cpsid	i
  401d1c:	f383 8811 	msr	BASEPRI, r3
  401d20:	f3bf 8f6f 	isb	sy
  401d24:	f3bf 8f4f 	dsb	sy
  401d28:	b662      	cpsie	i
  401d2a:	e7fe      	b.n	401d2a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401d2c:	4b0b      	ldr	r3, [pc, #44]	; (401d5c <vPortValidateInterruptPriority+0x5c>)
  401d2e:	681b      	ldr	r3, [r3, #0]
  401d30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401d34:	4a0a      	ldr	r2, [pc, #40]	; (401d60 <vPortValidateInterruptPriority+0x60>)
  401d36:	6812      	ldr	r2, [r2, #0]
  401d38:	4293      	cmp	r3, r2
  401d3a:	d90a      	bls.n	401d52 <vPortValidateInterruptPriority+0x52>
  401d3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d40:	b672      	cpsid	i
  401d42:	f383 8811 	msr	BASEPRI, r3
  401d46:	f3bf 8f6f 	isb	sy
  401d4a:	f3bf 8f4f 	dsb	sy
  401d4e:	b662      	cpsie	i
  401d50:	e7fe      	b.n	401d50 <vPortValidateInterruptPriority+0x50>
  401d52:	4770      	bx	lr
  401d54:	e000e3f0 	.word	0xe000e3f0
  401d58:	20400c78 	.word	0x20400c78
  401d5c:	e000ed0c 	.word	0xe000ed0c
  401d60:	20400c7c 	.word	0x20400c7c

00401d64 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401d64:	b510      	push	{r4, lr}
  401d66:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401d68:	4b06      	ldr	r3, [pc, #24]	; (401d84 <pvPortMalloc+0x20>)
  401d6a:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401d6c:	4620      	mov	r0, r4
  401d6e:	4b06      	ldr	r3, [pc, #24]	; (401d88 <pvPortMalloc+0x24>)
  401d70:	4798      	blx	r3
  401d72:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401d74:	4b05      	ldr	r3, [pc, #20]	; (401d8c <pvPortMalloc+0x28>)
  401d76:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401d78:	b10c      	cbz	r4, 401d7e <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401d7a:	4620      	mov	r0, r4
  401d7c:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401d7e:	4b04      	ldr	r3, [pc, #16]	; (401d90 <pvPortMalloc+0x2c>)
  401d80:	4798      	blx	r3
	return pvReturn;
  401d82:	e7fa      	b.n	401d7a <pvPortMalloc+0x16>
  401d84:	00402a09 	.word	0x00402a09
  401d88:	0040482d 	.word	0x0040482d
  401d8c:	00402b71 	.word	0x00402b71
  401d90:	00403987 	.word	0x00403987

00401d94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401d94:	b148      	cbz	r0, 401daa <vPortFree+0x16>
{
  401d96:	b510      	push	{r4, lr}
  401d98:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401d9a:	4b04      	ldr	r3, [pc, #16]	; (401dac <vPortFree+0x18>)
  401d9c:	4798      	blx	r3
		{
			free( pv );
  401d9e:	4620      	mov	r0, r4
  401da0:	4b03      	ldr	r3, [pc, #12]	; (401db0 <vPortFree+0x1c>)
  401da2:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401da4:	4b03      	ldr	r3, [pc, #12]	; (401db4 <vPortFree+0x20>)
  401da6:	4798      	blx	r3
  401da8:	bd10      	pop	{r4, pc}
  401daa:	4770      	bx	lr
  401dac:	00402a09 	.word	0x00402a09
  401db0:	0040483d 	.word	0x0040483d
  401db4:	00402b71 	.word	0x00402b71

00401db8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401db8:	b538      	push	{r3, r4, r5, lr}
  401dba:	4604      	mov	r4, r0
  401dbc:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401dbe:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401dc0:	b95a      	cbnz	r2, 401dda <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401dc2:	6803      	ldr	r3, [r0, #0]
  401dc4:	2b00      	cmp	r3, #0
  401dc6:	d12e      	bne.n	401e26 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401dc8:	6840      	ldr	r0, [r0, #4]
  401dca:	4b1b      	ldr	r3, [pc, #108]	; (401e38 <prvCopyDataToQueue+0x80>)
  401dcc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401dce:	2300      	movs	r3, #0
  401dd0:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401dd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401dd4:	3301      	adds	r3, #1
  401dd6:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401dd8:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401dda:	b96d      	cbnz	r5, 401df8 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401ddc:	6880      	ldr	r0, [r0, #8]
  401dde:	4b17      	ldr	r3, [pc, #92]	; (401e3c <prvCopyDataToQueue+0x84>)
  401de0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401de2:	68a3      	ldr	r3, [r4, #8]
  401de4:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401de6:	4413      	add	r3, r2
  401de8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401dea:	6862      	ldr	r2, [r4, #4]
  401dec:	4293      	cmp	r3, r2
  401dee:	d31c      	bcc.n	401e2a <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401df0:	6823      	ldr	r3, [r4, #0]
  401df2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401df4:	2000      	movs	r0, #0
  401df6:	e7ec      	b.n	401dd2 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401df8:	68c0      	ldr	r0, [r0, #12]
  401dfa:	4b10      	ldr	r3, [pc, #64]	; (401e3c <prvCopyDataToQueue+0x84>)
  401dfc:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401dfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401e00:	425b      	negs	r3, r3
  401e02:	68e2      	ldr	r2, [r4, #12]
  401e04:	441a      	add	r2, r3
  401e06:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401e08:	6821      	ldr	r1, [r4, #0]
  401e0a:	428a      	cmp	r2, r1
  401e0c:	d202      	bcs.n	401e14 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401e0e:	6862      	ldr	r2, [r4, #4]
  401e10:	4413      	add	r3, r2
  401e12:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401e14:	2d02      	cmp	r5, #2
  401e16:	d10a      	bne.n	401e2e <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401e18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e1a:	b153      	cbz	r3, 401e32 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401e1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e1e:	3b01      	subs	r3, #1
  401e20:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401e22:	2000      	movs	r0, #0
  401e24:	e7d5      	b.n	401dd2 <prvCopyDataToQueue+0x1a>
  401e26:	2000      	movs	r0, #0
  401e28:	e7d3      	b.n	401dd2 <prvCopyDataToQueue+0x1a>
  401e2a:	2000      	movs	r0, #0
  401e2c:	e7d1      	b.n	401dd2 <prvCopyDataToQueue+0x1a>
  401e2e:	2000      	movs	r0, #0
  401e30:	e7cf      	b.n	401dd2 <prvCopyDataToQueue+0x1a>
  401e32:	2000      	movs	r0, #0
  401e34:	e7cd      	b.n	401dd2 <prvCopyDataToQueue+0x1a>
  401e36:	bf00      	nop
  401e38:	004031b9 	.word	0x004031b9
  401e3c:	00404dad 	.word	0x00404dad

00401e40 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401e40:	b530      	push	{r4, r5, lr}
  401e42:	b083      	sub	sp, #12
  401e44:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401e46:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401e48:	b174      	cbz	r4, 401e68 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401e4a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e4c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e4e:	429a      	cmp	r2, r3
  401e50:	d315      	bcc.n	401e7e <prvNotifyQueueSetContainer+0x3e>
  401e52:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e56:	b672      	cpsid	i
  401e58:	f383 8811 	msr	BASEPRI, r3
  401e5c:	f3bf 8f6f 	isb	sy
  401e60:	f3bf 8f4f 	dsb	sy
  401e64:	b662      	cpsie	i
  401e66:	e7fe      	b.n	401e66 <prvNotifyQueueSetContainer+0x26>
  401e68:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e6c:	b672      	cpsid	i
  401e6e:	f383 8811 	msr	BASEPRI, r3
  401e72:	f3bf 8f6f 	isb	sy
  401e76:	f3bf 8f4f 	dsb	sy
  401e7a:	b662      	cpsie	i
  401e7c:	e7fe      	b.n	401e7c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401e7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e80:	4293      	cmp	r3, r2
  401e82:	d803      	bhi.n	401e8c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401e84:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401e86:	4628      	mov	r0, r5
  401e88:	b003      	add	sp, #12
  401e8a:	bd30      	pop	{r4, r5, pc}
  401e8c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401e8e:	a901      	add	r1, sp, #4
  401e90:	4620      	mov	r0, r4
  401e92:	4b0b      	ldr	r3, [pc, #44]	; (401ec0 <prvNotifyQueueSetContainer+0x80>)
  401e94:	4798      	blx	r3
  401e96:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401e98:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401e9e:	d10a      	bne.n	401eb6 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ea2:	2b00      	cmp	r3, #0
  401ea4:	d0ef      	beq.n	401e86 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401ea6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401eaa:	4b06      	ldr	r3, [pc, #24]	; (401ec4 <prvNotifyQueueSetContainer+0x84>)
  401eac:	4798      	blx	r3
  401eae:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401eb0:	bf18      	it	ne
  401eb2:	2501      	movne	r5, #1
  401eb4:	e7e7      	b.n	401e86 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401eb6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401eb8:	3301      	adds	r3, #1
  401eba:	64a3      	str	r3, [r4, #72]	; 0x48
  401ebc:	e7e3      	b.n	401e86 <prvNotifyQueueSetContainer+0x46>
  401ebe:	bf00      	nop
  401ec0:	00401db9 	.word	0x00401db9
  401ec4:	00402f8d 	.word	0x00402f8d

00401ec8 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401ec8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401eca:	b172      	cbz	r2, 401eea <prvCopyDataFromQueue+0x22>
{
  401ecc:	b510      	push	{r4, lr}
  401ece:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401ed0:	68c4      	ldr	r4, [r0, #12]
  401ed2:	4414      	add	r4, r2
  401ed4:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401ed6:	6840      	ldr	r0, [r0, #4]
  401ed8:	4284      	cmp	r4, r0
  401eda:	d301      	bcc.n	401ee0 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401edc:	6818      	ldr	r0, [r3, #0]
  401ede:	60d8      	str	r0, [r3, #12]
  401ee0:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401ee2:	68d9      	ldr	r1, [r3, #12]
  401ee4:	4b01      	ldr	r3, [pc, #4]	; (401eec <prvCopyDataFromQueue+0x24>)
  401ee6:	4798      	blx	r3
  401ee8:	bd10      	pop	{r4, pc}
  401eea:	4770      	bx	lr
  401eec:	00404dad 	.word	0x00404dad

00401ef0 <prvUnlockQueue>:
{
  401ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401ef2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401ef4:	4b22      	ldr	r3, [pc, #136]	; (401f80 <prvUnlockQueue+0x90>)
  401ef6:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401ef8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401efa:	2b00      	cmp	r3, #0
  401efc:	dd1b      	ble.n	401f36 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401efe:	4d21      	ldr	r5, [pc, #132]	; (401f84 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401f00:	4f21      	ldr	r7, [pc, #132]	; (401f88 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f02:	4e22      	ldr	r6, [pc, #136]	; (401f8c <prvUnlockQueue+0x9c>)
  401f04:	e00b      	b.n	401f1e <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401f06:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401f08:	b1ab      	cbz	r3, 401f36 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f0e:	47b0      	blx	r6
  401f10:	b978      	cbnz	r0, 401f32 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401f12:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f14:	3b01      	subs	r3, #1
  401f16:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401f18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f1a:	2b00      	cmp	r3, #0
  401f1c:	dd0b      	ble.n	401f36 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401f1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401f20:	2b00      	cmp	r3, #0
  401f22:	d0f0      	beq.n	401f06 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401f24:	2100      	movs	r1, #0
  401f26:	4620      	mov	r0, r4
  401f28:	47a8      	blx	r5
  401f2a:	2801      	cmp	r0, #1
  401f2c:	d1f1      	bne.n	401f12 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401f2e:	47b8      	blx	r7
  401f30:	e7ef      	b.n	401f12 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401f32:	47b8      	blx	r7
  401f34:	e7ed      	b.n	401f12 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401f36:	f04f 33ff 	mov.w	r3, #4294967295
  401f3a:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401f3c:	4b14      	ldr	r3, [pc, #80]	; (401f90 <prvUnlockQueue+0xa0>)
  401f3e:	4798      	blx	r3
	taskENTER_CRITICAL();
  401f40:	4b0f      	ldr	r3, [pc, #60]	; (401f80 <prvUnlockQueue+0x90>)
  401f42:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401f44:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401f46:	2b00      	cmp	r3, #0
  401f48:	dd14      	ble.n	401f74 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f4a:	6923      	ldr	r3, [r4, #16]
  401f4c:	b193      	cbz	r3, 401f74 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401f4e:	f104 0610 	add.w	r6, r4, #16
  401f52:	4d0e      	ldr	r5, [pc, #56]	; (401f8c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401f54:	4f0c      	ldr	r7, [pc, #48]	; (401f88 <prvUnlockQueue+0x98>)
  401f56:	e007      	b.n	401f68 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401f58:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401f5a:	3b01      	subs	r3, #1
  401f5c:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401f5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401f60:	2b00      	cmp	r3, #0
  401f62:	dd07      	ble.n	401f74 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f64:	6923      	ldr	r3, [r4, #16]
  401f66:	b12b      	cbz	r3, 401f74 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401f68:	4630      	mov	r0, r6
  401f6a:	47a8      	blx	r5
  401f6c:	2800      	cmp	r0, #0
  401f6e:	d0f3      	beq.n	401f58 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401f70:	47b8      	blx	r7
  401f72:	e7f1      	b.n	401f58 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401f74:	f04f 33ff 	mov.w	r3, #4294967295
  401f78:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401f7a:	4b05      	ldr	r3, [pc, #20]	; (401f90 <prvUnlockQueue+0xa0>)
  401f7c:	4798      	blx	r3
  401f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f80:	00401b09 	.word	0x00401b09
  401f84:	00401e41 	.word	0x00401e41
  401f88:	004030e9 	.word	0x004030e9
  401f8c:	00402f8d 	.word	0x00402f8d
  401f90:	00401b55 	.word	0x00401b55

00401f94 <xQueueGenericReset>:
{
  401f94:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401f96:	b308      	cbz	r0, 401fdc <xQueueGenericReset+0x48>
  401f98:	4604      	mov	r4, r0
  401f9a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401f9c:	4b1d      	ldr	r3, [pc, #116]	; (402014 <xQueueGenericReset+0x80>)
  401f9e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401fa0:	6822      	ldr	r2, [r4, #0]
  401fa2:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401fa4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401fa6:	fb03 f301 	mul.w	r3, r3, r1
  401faa:	18d0      	adds	r0, r2, r3
  401fac:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401fae:	2000      	movs	r0, #0
  401fb0:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401fb2:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401fb4:	1a5b      	subs	r3, r3, r1
  401fb6:	4413      	add	r3, r2
  401fb8:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401fba:	f04f 33ff 	mov.w	r3, #4294967295
  401fbe:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401fc0:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401fc2:	b9fd      	cbnz	r5, 402004 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401fc4:	6923      	ldr	r3, [r4, #16]
  401fc6:	b12b      	cbz	r3, 401fd4 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401fc8:	f104 0010 	add.w	r0, r4, #16
  401fcc:	4b12      	ldr	r3, [pc, #72]	; (402018 <xQueueGenericReset+0x84>)
  401fce:	4798      	blx	r3
  401fd0:	2801      	cmp	r0, #1
  401fd2:	d00e      	beq.n	401ff2 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401fd4:	4b11      	ldr	r3, [pc, #68]	; (40201c <xQueueGenericReset+0x88>)
  401fd6:	4798      	blx	r3
}
  401fd8:	2001      	movs	r0, #1
  401fda:	bd38      	pop	{r3, r4, r5, pc}
  401fdc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fe0:	b672      	cpsid	i
  401fe2:	f383 8811 	msr	BASEPRI, r3
  401fe6:	f3bf 8f6f 	isb	sy
  401fea:	f3bf 8f4f 	dsb	sy
  401fee:	b662      	cpsie	i
  401ff0:	e7fe      	b.n	401ff0 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401ff6:	4b0a      	ldr	r3, [pc, #40]	; (402020 <xQueueGenericReset+0x8c>)
  401ff8:	601a      	str	r2, [r3, #0]
  401ffa:	f3bf 8f4f 	dsb	sy
  401ffe:	f3bf 8f6f 	isb	sy
  402002:	e7e7      	b.n	401fd4 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402004:	f104 0010 	add.w	r0, r4, #16
  402008:	4d06      	ldr	r5, [pc, #24]	; (402024 <xQueueGenericReset+0x90>)
  40200a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  40200c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402010:	47a8      	blx	r5
  402012:	e7df      	b.n	401fd4 <xQueueGenericReset+0x40>
  402014:	00401b09 	.word	0x00401b09
  402018:	00402f8d 	.word	0x00402f8d
  40201c:	00401b55 	.word	0x00401b55
  402020:	e000ed04 	.word	0xe000ed04
  402024:	004019bd 	.word	0x004019bd

00402028 <xQueueGenericCreate>:
{
  402028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  40202a:	b950      	cbnz	r0, 402042 <xQueueGenericCreate+0x1a>
  40202c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402030:	b672      	cpsid	i
  402032:	f383 8811 	msr	BASEPRI, r3
  402036:	f3bf 8f6f 	isb	sy
  40203a:	f3bf 8f4f 	dsb	sy
  40203e:	b662      	cpsie	i
  402040:	e7fe      	b.n	402040 <xQueueGenericCreate+0x18>
  402042:	4606      	mov	r6, r0
  402044:	4617      	mov	r7, r2
  402046:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  402048:	b189      	cbz	r1, 40206e <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40204a:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40204e:	3059      	adds	r0, #89	; 0x59
  402050:	4b12      	ldr	r3, [pc, #72]	; (40209c <xQueueGenericCreate+0x74>)
  402052:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402054:	4604      	mov	r4, r0
  402056:	b9e8      	cbnz	r0, 402094 <xQueueGenericCreate+0x6c>
  402058:	f04f 0380 	mov.w	r3, #128	; 0x80
  40205c:	b672      	cpsid	i
  40205e:	f383 8811 	msr	BASEPRI, r3
  402062:	f3bf 8f6f 	isb	sy
  402066:	f3bf 8f4f 	dsb	sy
  40206a:	b662      	cpsie	i
  40206c:	e7fe      	b.n	40206c <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40206e:	2058      	movs	r0, #88	; 0x58
  402070:	4b0a      	ldr	r3, [pc, #40]	; (40209c <xQueueGenericCreate+0x74>)
  402072:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402074:	4604      	mov	r4, r0
  402076:	2800      	cmp	r0, #0
  402078:	d0ee      	beq.n	402058 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40207a:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  40207c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40207e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  402080:	2101      	movs	r1, #1
  402082:	4620      	mov	r0, r4
  402084:	4b06      	ldr	r3, [pc, #24]	; (4020a0 <xQueueGenericCreate+0x78>)
  402086:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  402088:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  40208c:	2300      	movs	r3, #0
  40208e:	6563      	str	r3, [r4, #84]	; 0x54
}
  402090:	4620      	mov	r0, r4
  402092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402094:	f100 0358 	add.w	r3, r0, #88	; 0x58
  402098:	6003      	str	r3, [r0, #0]
  40209a:	e7ef      	b.n	40207c <xQueueGenericCreate+0x54>
  40209c:	00401d65 	.word	0x00401d65
  4020a0:	00401f95 	.word	0x00401f95

004020a4 <xQueueGenericSend>:
{
  4020a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020a8:	b085      	sub	sp, #20
  4020aa:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4020ac:	b1b8      	cbz	r0, 4020de <xQueueGenericSend+0x3a>
  4020ae:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4020b0:	b301      	cbz	r1, 4020f4 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4020b2:	2b02      	cmp	r3, #2
  4020b4:	d02c      	beq.n	402110 <xQueueGenericSend+0x6c>
  4020b6:	461d      	mov	r5, r3
  4020b8:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4020ba:	4b66      	ldr	r3, [pc, #408]	; (402254 <xQueueGenericSend+0x1b0>)
  4020bc:	4798      	blx	r3
  4020be:	2800      	cmp	r0, #0
  4020c0:	d134      	bne.n	40212c <xQueueGenericSend+0x88>
  4020c2:	9b01      	ldr	r3, [sp, #4]
  4020c4:	2b00      	cmp	r3, #0
  4020c6:	d038      	beq.n	40213a <xQueueGenericSend+0x96>
  4020c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020cc:	b672      	cpsid	i
  4020ce:	f383 8811 	msr	BASEPRI, r3
  4020d2:	f3bf 8f6f 	isb	sy
  4020d6:	f3bf 8f4f 	dsb	sy
  4020da:	b662      	cpsie	i
  4020dc:	e7fe      	b.n	4020dc <xQueueGenericSend+0x38>
  4020de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020e2:	b672      	cpsid	i
  4020e4:	f383 8811 	msr	BASEPRI, r3
  4020e8:	f3bf 8f6f 	isb	sy
  4020ec:	f3bf 8f4f 	dsb	sy
  4020f0:	b662      	cpsie	i
  4020f2:	e7fe      	b.n	4020f2 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4020f4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4020f6:	2a00      	cmp	r2, #0
  4020f8:	d0db      	beq.n	4020b2 <xQueueGenericSend+0xe>
  4020fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020fe:	b672      	cpsid	i
  402100:	f383 8811 	msr	BASEPRI, r3
  402104:	f3bf 8f6f 	isb	sy
  402108:	f3bf 8f4f 	dsb	sy
  40210c:	b662      	cpsie	i
  40210e:	e7fe      	b.n	40210e <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402110:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  402112:	2a01      	cmp	r2, #1
  402114:	d0cf      	beq.n	4020b6 <xQueueGenericSend+0x12>
  402116:	f04f 0380 	mov.w	r3, #128	; 0x80
  40211a:	b672      	cpsid	i
  40211c:	f383 8811 	msr	BASEPRI, r3
  402120:	f3bf 8f6f 	isb	sy
  402124:	f3bf 8f4f 	dsb	sy
  402128:	b662      	cpsie	i
  40212a:	e7fe      	b.n	40212a <xQueueGenericSend+0x86>
  40212c:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  40212e:	4e4a      	ldr	r6, [pc, #296]	; (402258 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  402130:	f8df a150 	ldr.w	sl, [pc, #336]	; 402284 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  402134:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402264 <xQueueGenericSend+0x1c0>
  402138:	e042      	b.n	4021c0 <xQueueGenericSend+0x11c>
  40213a:	2700      	movs	r7, #0
  40213c:	e7f7      	b.n	40212e <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40213e:	462a      	mov	r2, r5
  402140:	4641      	mov	r1, r8
  402142:	4620      	mov	r0, r4
  402144:	4b45      	ldr	r3, [pc, #276]	; (40225c <xQueueGenericSend+0x1b8>)
  402146:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  402148:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40214a:	b19b      	cbz	r3, 402174 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40214c:	4629      	mov	r1, r5
  40214e:	4620      	mov	r0, r4
  402150:	4b43      	ldr	r3, [pc, #268]	; (402260 <xQueueGenericSend+0x1bc>)
  402152:	4798      	blx	r3
  402154:	2801      	cmp	r0, #1
  402156:	d107      	bne.n	402168 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402158:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40215c:	4b41      	ldr	r3, [pc, #260]	; (402264 <xQueueGenericSend+0x1c0>)
  40215e:	601a      	str	r2, [r3, #0]
  402160:	f3bf 8f4f 	dsb	sy
  402164:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402168:	4b3f      	ldr	r3, [pc, #252]	; (402268 <xQueueGenericSend+0x1c4>)
  40216a:	4798      	blx	r3
				return pdPASS;
  40216c:	2001      	movs	r0, #1
}
  40216e:	b005      	add	sp, #20
  402170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402174:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402176:	b173      	cbz	r3, 402196 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402178:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40217c:	4b3b      	ldr	r3, [pc, #236]	; (40226c <xQueueGenericSend+0x1c8>)
  40217e:	4798      	blx	r3
  402180:	2801      	cmp	r0, #1
  402182:	d1f1      	bne.n	402168 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402184:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402188:	4b36      	ldr	r3, [pc, #216]	; (402264 <xQueueGenericSend+0x1c0>)
  40218a:	601a      	str	r2, [r3, #0]
  40218c:	f3bf 8f4f 	dsb	sy
  402190:	f3bf 8f6f 	isb	sy
  402194:	e7e8      	b.n	402168 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402196:	2800      	cmp	r0, #0
  402198:	d0e6      	beq.n	402168 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40219a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40219e:	4b31      	ldr	r3, [pc, #196]	; (402264 <xQueueGenericSend+0x1c0>)
  4021a0:	601a      	str	r2, [r3, #0]
  4021a2:	f3bf 8f4f 	dsb	sy
  4021a6:	f3bf 8f6f 	isb	sy
  4021aa:	e7dd      	b.n	402168 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  4021ac:	4b2e      	ldr	r3, [pc, #184]	; (402268 <xQueueGenericSend+0x1c4>)
  4021ae:	4798      	blx	r3
					return errQUEUE_FULL;
  4021b0:	2000      	movs	r0, #0
  4021b2:	e7dc      	b.n	40216e <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  4021b4:	4620      	mov	r0, r4
  4021b6:	4b2e      	ldr	r3, [pc, #184]	; (402270 <xQueueGenericSend+0x1cc>)
  4021b8:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4021ba:	4b2e      	ldr	r3, [pc, #184]	; (402274 <xQueueGenericSend+0x1d0>)
  4021bc:	4798      	blx	r3
  4021be:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4021c0:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4021c2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4021c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4021c6:	429a      	cmp	r2, r3
  4021c8:	d3b9      	bcc.n	40213e <xQueueGenericSend+0x9a>
  4021ca:	2d02      	cmp	r5, #2
  4021cc:	d0b7      	beq.n	40213e <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  4021ce:	9b01      	ldr	r3, [sp, #4]
  4021d0:	2b00      	cmp	r3, #0
  4021d2:	d0eb      	beq.n	4021ac <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  4021d4:	b90f      	cbnz	r7, 4021da <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  4021d6:	a802      	add	r0, sp, #8
  4021d8:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4021da:	4b23      	ldr	r3, [pc, #140]	; (402268 <xQueueGenericSend+0x1c4>)
  4021dc:	4798      	blx	r3
		vTaskSuspendAll();
  4021de:	4b26      	ldr	r3, [pc, #152]	; (402278 <xQueueGenericSend+0x1d4>)
  4021e0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4021e2:	47b0      	blx	r6
  4021e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4021e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4021ea:	d101      	bne.n	4021f0 <xQueueGenericSend+0x14c>
  4021ec:	2300      	movs	r3, #0
  4021ee:	6463      	str	r3, [r4, #68]	; 0x44
  4021f0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4021f2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4021f6:	d101      	bne.n	4021fc <xQueueGenericSend+0x158>
  4021f8:	2300      	movs	r3, #0
  4021fa:	64a3      	str	r3, [r4, #72]	; 0x48
  4021fc:	4b1a      	ldr	r3, [pc, #104]	; (402268 <xQueueGenericSend+0x1c4>)
  4021fe:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402200:	a901      	add	r1, sp, #4
  402202:	a802      	add	r0, sp, #8
  402204:	4b1d      	ldr	r3, [pc, #116]	; (40227c <xQueueGenericSend+0x1d8>)
  402206:	4798      	blx	r3
  402208:	b9e0      	cbnz	r0, 402244 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  40220a:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  40220c:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  402210:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402212:	4b15      	ldr	r3, [pc, #84]	; (402268 <xQueueGenericSend+0x1c4>)
  402214:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402216:	45bb      	cmp	fp, r7
  402218:	d1cc      	bne.n	4021b4 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40221a:	9901      	ldr	r1, [sp, #4]
  40221c:	f104 0010 	add.w	r0, r4, #16
  402220:	4b17      	ldr	r3, [pc, #92]	; (402280 <xQueueGenericSend+0x1dc>)
  402222:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402224:	4620      	mov	r0, r4
  402226:	4b12      	ldr	r3, [pc, #72]	; (402270 <xQueueGenericSend+0x1cc>)
  402228:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40222a:	4b12      	ldr	r3, [pc, #72]	; (402274 <xQueueGenericSend+0x1d0>)
  40222c:	4798      	blx	r3
  40222e:	2800      	cmp	r0, #0
  402230:	d1c5      	bne.n	4021be <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  402232:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402236:	f8c9 3000 	str.w	r3, [r9]
  40223a:	f3bf 8f4f 	dsb	sy
  40223e:	f3bf 8f6f 	isb	sy
  402242:	e7bc      	b.n	4021be <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402244:	4620      	mov	r0, r4
  402246:	4b0a      	ldr	r3, [pc, #40]	; (402270 <xQueueGenericSend+0x1cc>)
  402248:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40224a:	4b0a      	ldr	r3, [pc, #40]	; (402274 <xQueueGenericSend+0x1d0>)
  40224c:	4798      	blx	r3
			return errQUEUE_FULL;
  40224e:	2000      	movs	r0, #0
  402250:	e78d      	b.n	40216e <xQueueGenericSend+0xca>
  402252:	bf00      	nop
  402254:	004030f5 	.word	0x004030f5
  402258:	00401b09 	.word	0x00401b09
  40225c:	00401db9 	.word	0x00401db9
  402260:	00401e41 	.word	0x00401e41
  402264:	e000ed04 	.word	0xe000ed04
  402268:	00401b55 	.word	0x00401b55
  40226c:	00402f8d 	.word	0x00402f8d
  402270:	00401ef1 	.word	0x00401ef1
  402274:	00402b71 	.word	0x00402b71
  402278:	00402a09 	.word	0x00402a09
  40227c:	00403055 	.word	0x00403055
  402280:	00402e89 	.word	0x00402e89
  402284:	00403025 	.word	0x00403025

00402288 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402288:	2800      	cmp	r0, #0
  40228a:	d036      	beq.n	4022fa <xQueueGenericSendFromISR+0x72>
{
  40228c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402290:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402292:	2900      	cmp	r1, #0
  402294:	d03c      	beq.n	402310 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402296:	2b02      	cmp	r3, #2
  402298:	d048      	beq.n	40232c <xQueueGenericSendFromISR+0xa4>
  40229a:	461e      	mov	r6, r3
  40229c:	4615      	mov	r5, r2
  40229e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4022a0:	4b35      	ldr	r3, [pc, #212]	; (402378 <xQueueGenericSendFromISR+0xf0>)
  4022a2:	4798      	blx	r3
	__asm volatile
  4022a4:	f3ef 8711 	mrs	r7, BASEPRI
  4022a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022ac:	b672      	cpsid	i
  4022ae:	f383 8811 	msr	BASEPRI, r3
  4022b2:	f3bf 8f6f 	isb	sy
  4022b6:	f3bf 8f4f 	dsb	sy
  4022ba:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4022bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4022be:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4022c0:	429a      	cmp	r2, r3
  4022c2:	d301      	bcc.n	4022c8 <xQueueGenericSendFromISR+0x40>
  4022c4:	2e02      	cmp	r6, #2
  4022c6:	d14f      	bne.n	402368 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4022c8:	4632      	mov	r2, r6
  4022ca:	4641      	mov	r1, r8
  4022cc:	4620      	mov	r0, r4
  4022ce:	4b2b      	ldr	r3, [pc, #172]	; (40237c <xQueueGenericSendFromISR+0xf4>)
  4022d0:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4022d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4022d4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4022d8:	d141      	bne.n	40235e <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  4022da:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4022dc:	2b00      	cmp	r3, #0
  4022de:	d033      	beq.n	402348 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4022e0:	4631      	mov	r1, r6
  4022e2:	4620      	mov	r0, r4
  4022e4:	4b26      	ldr	r3, [pc, #152]	; (402380 <xQueueGenericSendFromISR+0xf8>)
  4022e6:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  4022e8:	2d00      	cmp	r5, #0
  4022ea:	d03f      	beq.n	40236c <xQueueGenericSendFromISR+0xe4>
  4022ec:	2801      	cmp	r0, #1
  4022ee:	d13d      	bne.n	40236c <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4022f0:	6028      	str	r0, [r5, #0]
	__asm volatile
  4022f2:	f387 8811 	msr	BASEPRI, r7
}
  4022f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  4022fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022fe:	b672      	cpsid	i
  402300:	f383 8811 	msr	BASEPRI, r3
  402304:	f3bf 8f6f 	isb	sy
  402308:	f3bf 8f4f 	dsb	sy
  40230c:	b662      	cpsie	i
  40230e:	e7fe      	b.n	40230e <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402310:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402312:	2800      	cmp	r0, #0
  402314:	d0bf      	beq.n	402296 <xQueueGenericSendFromISR+0xe>
  402316:	f04f 0380 	mov.w	r3, #128	; 0x80
  40231a:	b672      	cpsid	i
  40231c:	f383 8811 	msr	BASEPRI, r3
  402320:	f3bf 8f6f 	isb	sy
  402324:	f3bf 8f4f 	dsb	sy
  402328:	b662      	cpsie	i
  40232a:	e7fe      	b.n	40232a <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40232c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  40232e:	2801      	cmp	r0, #1
  402330:	d0b3      	beq.n	40229a <xQueueGenericSendFromISR+0x12>
  402332:	f04f 0380 	mov.w	r3, #128	; 0x80
  402336:	b672      	cpsid	i
  402338:	f383 8811 	msr	BASEPRI, r3
  40233c:	f3bf 8f6f 	isb	sy
  402340:	f3bf 8f4f 	dsb	sy
  402344:	b662      	cpsie	i
  402346:	e7fe      	b.n	402346 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402348:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40234a:	b18b      	cbz	r3, 402370 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40234c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402350:	4b0c      	ldr	r3, [pc, #48]	; (402384 <xQueueGenericSendFromISR+0xfc>)
  402352:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402354:	b175      	cbz	r5, 402374 <xQueueGenericSendFromISR+0xec>
  402356:	b168      	cbz	r0, 402374 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402358:	2001      	movs	r0, #1
  40235a:	6028      	str	r0, [r5, #0]
  40235c:	e7c9      	b.n	4022f2 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  40235e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402360:	3301      	adds	r3, #1
  402362:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402364:	2001      	movs	r0, #1
  402366:	e7c4      	b.n	4022f2 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  402368:	2000      	movs	r0, #0
  40236a:	e7c2      	b.n	4022f2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  40236c:	2001      	movs	r0, #1
  40236e:	e7c0      	b.n	4022f2 <xQueueGenericSendFromISR+0x6a>
  402370:	2001      	movs	r0, #1
  402372:	e7be      	b.n	4022f2 <xQueueGenericSendFromISR+0x6a>
  402374:	2001      	movs	r0, #1
  402376:	e7bc      	b.n	4022f2 <xQueueGenericSendFromISR+0x6a>
  402378:	00401d01 	.word	0x00401d01
  40237c:	00401db9 	.word	0x00401db9
  402380:	00401e41 	.word	0x00401e41
  402384:	00402f8d 	.word	0x00402f8d

00402388 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  402388:	b170      	cbz	r0, 4023a8 <xQueueGiveFromISR+0x20>
{
  40238a:	b570      	push	{r4, r5, r6, lr}
  40238c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  40238e:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402390:	b1ab      	cbz	r3, 4023be <xQueueGiveFromISR+0x36>
  402392:	f04f 0380 	mov.w	r3, #128	; 0x80
  402396:	b672      	cpsid	i
  402398:	f383 8811 	msr	BASEPRI, r3
  40239c:	f3bf 8f6f 	isb	sy
  4023a0:	f3bf 8f4f 	dsb	sy
  4023a4:	b662      	cpsie	i
  4023a6:	e7fe      	b.n	4023a6 <xQueueGiveFromISR+0x1e>
  4023a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023ac:	b672      	cpsid	i
  4023ae:	f383 8811 	msr	BASEPRI, r3
  4023b2:	f3bf 8f6f 	isb	sy
  4023b6:	f3bf 8f4f 	dsb	sy
  4023ba:	b662      	cpsie	i
  4023bc:	e7fe      	b.n	4023bc <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  4023be:	6803      	ldr	r3, [r0, #0]
  4023c0:	b333      	cbz	r3, 402410 <xQueueGiveFromISR+0x88>
  4023c2:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4023c4:	4b25      	ldr	r3, [pc, #148]	; (40245c <xQueueGiveFromISR+0xd4>)
  4023c6:	4798      	blx	r3
	__asm volatile
  4023c8:	f3ef 8611 	mrs	r6, BASEPRI
  4023cc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023d0:	b672      	cpsid	i
  4023d2:	f383 8811 	msr	BASEPRI, r3
  4023d6:	f3bf 8f6f 	isb	sy
  4023da:	f3bf 8f4f 	dsb	sy
  4023de:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4023e0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4023e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4023e4:	429a      	cmp	r2, r3
  4023e6:	d231      	bcs.n	40244c <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  4023e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4023ea:	3301      	adds	r3, #1
  4023ec:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  4023ee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4023f0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4023f4:	d125      	bne.n	402442 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  4023f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4023f8:	b1c3      	cbz	r3, 40242c <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4023fa:	2100      	movs	r1, #0
  4023fc:	4620      	mov	r0, r4
  4023fe:	4b18      	ldr	r3, [pc, #96]	; (402460 <xQueueGiveFromISR+0xd8>)
  402400:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402402:	b32d      	cbz	r5, 402450 <xQueueGiveFromISR+0xc8>
  402404:	2801      	cmp	r0, #1
  402406:	d123      	bne.n	402450 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402408:	6028      	str	r0, [r5, #0]
	__asm volatile
  40240a:	f386 8811 	msr	BASEPRI, r6
}
  40240e:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  402410:	6843      	ldr	r3, [r0, #4]
  402412:	2b00      	cmp	r3, #0
  402414:	d0d5      	beq.n	4023c2 <xQueueGiveFromISR+0x3a>
	__asm volatile
  402416:	f04f 0380 	mov.w	r3, #128	; 0x80
  40241a:	b672      	cpsid	i
  40241c:	f383 8811 	msr	BASEPRI, r3
  402420:	f3bf 8f6f 	isb	sy
  402424:	f3bf 8f4f 	dsb	sy
  402428:	b662      	cpsie	i
  40242a:	e7fe      	b.n	40242a <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40242c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40242e:	b18b      	cbz	r3, 402454 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402430:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402434:	4b0b      	ldr	r3, [pc, #44]	; (402464 <xQueueGiveFromISR+0xdc>)
  402436:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402438:	b175      	cbz	r5, 402458 <xQueueGiveFromISR+0xd0>
  40243a:	b168      	cbz	r0, 402458 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  40243c:	2001      	movs	r0, #1
  40243e:	6028      	str	r0, [r5, #0]
  402440:	e7e3      	b.n	40240a <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  402442:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402444:	3301      	adds	r3, #1
  402446:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402448:	2001      	movs	r0, #1
  40244a:	e7de      	b.n	40240a <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  40244c:	2000      	movs	r0, #0
  40244e:	e7dc      	b.n	40240a <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  402450:	2001      	movs	r0, #1
  402452:	e7da      	b.n	40240a <xQueueGiveFromISR+0x82>
  402454:	2001      	movs	r0, #1
  402456:	e7d8      	b.n	40240a <xQueueGiveFromISR+0x82>
  402458:	2001      	movs	r0, #1
  40245a:	e7d6      	b.n	40240a <xQueueGiveFromISR+0x82>
  40245c:	00401d01 	.word	0x00401d01
  402460:	00401e41 	.word	0x00401e41
  402464:	00402f8d 	.word	0x00402f8d

00402468 <xQueueGenericReceive>:
{
  402468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40246c:	b084      	sub	sp, #16
  40246e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402470:	b198      	cbz	r0, 40249a <xQueueGenericReceive+0x32>
  402472:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402474:	b1e1      	cbz	r1, 4024b0 <xQueueGenericReceive+0x48>
  402476:	4698      	mov	r8, r3
  402478:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40247a:	4b61      	ldr	r3, [pc, #388]	; (402600 <xQueueGenericReceive+0x198>)
  40247c:	4798      	blx	r3
  40247e:	bb28      	cbnz	r0, 4024cc <xQueueGenericReceive+0x64>
  402480:	9b01      	ldr	r3, [sp, #4]
  402482:	b353      	cbz	r3, 4024da <xQueueGenericReceive+0x72>
  402484:	f04f 0380 	mov.w	r3, #128	; 0x80
  402488:	b672      	cpsid	i
  40248a:	f383 8811 	msr	BASEPRI, r3
  40248e:	f3bf 8f6f 	isb	sy
  402492:	f3bf 8f4f 	dsb	sy
  402496:	b662      	cpsie	i
  402498:	e7fe      	b.n	402498 <xQueueGenericReceive+0x30>
  40249a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40249e:	b672      	cpsid	i
  4024a0:	f383 8811 	msr	BASEPRI, r3
  4024a4:	f3bf 8f6f 	isb	sy
  4024a8:	f3bf 8f4f 	dsb	sy
  4024ac:	b662      	cpsie	i
  4024ae:	e7fe      	b.n	4024ae <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4024b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4024b2:	2a00      	cmp	r2, #0
  4024b4:	d0df      	beq.n	402476 <xQueueGenericReceive+0xe>
  4024b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024ba:	b672      	cpsid	i
  4024bc:	f383 8811 	msr	BASEPRI, r3
  4024c0:	f3bf 8f6f 	isb	sy
  4024c4:	f3bf 8f4f 	dsb	sy
  4024c8:	b662      	cpsie	i
  4024ca:	e7fe      	b.n	4024ca <xQueueGenericReceive+0x62>
  4024cc:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  4024ce:	4d4d      	ldr	r5, [pc, #308]	; (402604 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  4024d0:	f8df a160 	ldr.w	sl, [pc, #352]	; 402634 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  4024d4:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402614 <xQueueGenericReceive+0x1ac>
  4024d8:	e04b      	b.n	402572 <xQueueGenericReceive+0x10a>
  4024da:	2600      	movs	r6, #0
  4024dc:	e7f7      	b.n	4024ce <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4024de:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4024e0:	4639      	mov	r1, r7
  4024e2:	4620      	mov	r0, r4
  4024e4:	4b48      	ldr	r3, [pc, #288]	; (402608 <xQueueGenericReceive+0x1a0>)
  4024e6:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  4024e8:	f1b8 0f00 	cmp.w	r8, #0
  4024ec:	d11d      	bne.n	40252a <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  4024ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4024f0:	3b01      	subs	r3, #1
  4024f2:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4024f4:	6823      	ldr	r3, [r4, #0]
  4024f6:	b913      	cbnz	r3, 4024fe <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4024f8:	4b44      	ldr	r3, [pc, #272]	; (40260c <xQueueGenericReceive+0x1a4>)
  4024fa:	4798      	blx	r3
  4024fc:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4024fe:	6923      	ldr	r3, [r4, #16]
  402500:	b16b      	cbz	r3, 40251e <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402502:	f104 0010 	add.w	r0, r4, #16
  402506:	4b42      	ldr	r3, [pc, #264]	; (402610 <xQueueGenericReceive+0x1a8>)
  402508:	4798      	blx	r3
  40250a:	2801      	cmp	r0, #1
  40250c:	d107      	bne.n	40251e <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  40250e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402512:	4b40      	ldr	r3, [pc, #256]	; (402614 <xQueueGenericReceive+0x1ac>)
  402514:	601a      	str	r2, [r3, #0]
  402516:	f3bf 8f4f 	dsb	sy
  40251a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  40251e:	4b3e      	ldr	r3, [pc, #248]	; (402618 <xQueueGenericReceive+0x1b0>)
  402520:	4798      	blx	r3
				return pdPASS;
  402522:	2001      	movs	r0, #1
}
  402524:	b004      	add	sp, #16
  402526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40252a:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40252c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40252e:	2b00      	cmp	r3, #0
  402530:	d0f5      	beq.n	40251e <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402532:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402536:	4b36      	ldr	r3, [pc, #216]	; (402610 <xQueueGenericReceive+0x1a8>)
  402538:	4798      	blx	r3
  40253a:	2800      	cmp	r0, #0
  40253c:	d0ef      	beq.n	40251e <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  40253e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402542:	4b34      	ldr	r3, [pc, #208]	; (402614 <xQueueGenericReceive+0x1ac>)
  402544:	601a      	str	r2, [r3, #0]
  402546:	f3bf 8f4f 	dsb	sy
  40254a:	f3bf 8f6f 	isb	sy
  40254e:	e7e6      	b.n	40251e <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402550:	4b31      	ldr	r3, [pc, #196]	; (402618 <xQueueGenericReceive+0x1b0>)
  402552:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402554:	2000      	movs	r0, #0
  402556:	e7e5      	b.n	402524 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402558:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40255a:	6860      	ldr	r0, [r4, #4]
  40255c:	4b2f      	ldr	r3, [pc, #188]	; (40261c <xQueueGenericReceive+0x1b4>)
  40255e:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402560:	4b2d      	ldr	r3, [pc, #180]	; (402618 <xQueueGenericReceive+0x1b0>)
  402562:	4798      	blx	r3
  402564:	e030      	b.n	4025c8 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402566:	4620      	mov	r0, r4
  402568:	4b2d      	ldr	r3, [pc, #180]	; (402620 <xQueueGenericReceive+0x1b8>)
  40256a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40256c:	4b2d      	ldr	r3, [pc, #180]	; (402624 <xQueueGenericReceive+0x1bc>)
  40256e:	4798      	blx	r3
  402570:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402572:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402574:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402576:	2b00      	cmp	r3, #0
  402578:	d1b1      	bne.n	4024de <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40257a:	9b01      	ldr	r3, [sp, #4]
  40257c:	2b00      	cmp	r3, #0
  40257e:	d0e7      	beq.n	402550 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402580:	b90e      	cbnz	r6, 402586 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402582:	a802      	add	r0, sp, #8
  402584:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402586:	4b24      	ldr	r3, [pc, #144]	; (402618 <xQueueGenericReceive+0x1b0>)
  402588:	4798      	blx	r3
		vTaskSuspendAll();
  40258a:	4b27      	ldr	r3, [pc, #156]	; (402628 <xQueueGenericReceive+0x1c0>)
  40258c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40258e:	47a8      	blx	r5
  402590:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402592:	f1b3 3fff 	cmp.w	r3, #4294967295
  402596:	d101      	bne.n	40259c <xQueueGenericReceive+0x134>
  402598:	2300      	movs	r3, #0
  40259a:	6463      	str	r3, [r4, #68]	; 0x44
  40259c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40259e:	f1b3 3fff 	cmp.w	r3, #4294967295
  4025a2:	d101      	bne.n	4025a8 <xQueueGenericReceive+0x140>
  4025a4:	2300      	movs	r3, #0
  4025a6:	64a3      	str	r3, [r4, #72]	; 0x48
  4025a8:	4b1b      	ldr	r3, [pc, #108]	; (402618 <xQueueGenericReceive+0x1b0>)
  4025aa:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4025ac:	a901      	add	r1, sp, #4
  4025ae:	a802      	add	r0, sp, #8
  4025b0:	4b1e      	ldr	r3, [pc, #120]	; (40262c <xQueueGenericReceive+0x1c4>)
  4025b2:	4798      	blx	r3
  4025b4:	b9e8      	cbnz	r0, 4025f2 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  4025b6:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4025b8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4025ba:	4b17      	ldr	r3, [pc, #92]	; (402618 <xQueueGenericReceive+0x1b0>)
  4025bc:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4025be:	2e00      	cmp	r6, #0
  4025c0:	d1d1      	bne.n	402566 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4025c2:	6823      	ldr	r3, [r4, #0]
  4025c4:	2b00      	cmp	r3, #0
  4025c6:	d0c7      	beq.n	402558 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4025c8:	9901      	ldr	r1, [sp, #4]
  4025ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4025ce:	4b18      	ldr	r3, [pc, #96]	; (402630 <xQueueGenericReceive+0x1c8>)
  4025d0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4025d2:	4620      	mov	r0, r4
  4025d4:	4b12      	ldr	r3, [pc, #72]	; (402620 <xQueueGenericReceive+0x1b8>)
  4025d6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4025d8:	4b12      	ldr	r3, [pc, #72]	; (402624 <xQueueGenericReceive+0x1bc>)
  4025da:	4798      	blx	r3
  4025dc:	2800      	cmp	r0, #0
  4025de:	d1c7      	bne.n	402570 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  4025e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4025e4:	f8c9 3000 	str.w	r3, [r9]
  4025e8:	f3bf 8f4f 	dsb	sy
  4025ec:	f3bf 8f6f 	isb	sy
  4025f0:	e7be      	b.n	402570 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  4025f2:	4620      	mov	r0, r4
  4025f4:	4b0a      	ldr	r3, [pc, #40]	; (402620 <xQueueGenericReceive+0x1b8>)
  4025f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4025f8:	4b0a      	ldr	r3, [pc, #40]	; (402624 <xQueueGenericReceive+0x1bc>)
  4025fa:	4798      	blx	r3
			return errQUEUE_EMPTY;
  4025fc:	2000      	movs	r0, #0
  4025fe:	e791      	b.n	402524 <xQueueGenericReceive+0xbc>
  402600:	004030f5 	.word	0x004030f5
  402604:	00401b09 	.word	0x00401b09
  402608:	00401ec9 	.word	0x00401ec9
  40260c:	00403275 	.word	0x00403275
  402610:	00402f8d 	.word	0x00402f8d
  402614:	e000ed04 	.word	0xe000ed04
  402618:	00401b55 	.word	0x00401b55
  40261c:	00403115 	.word	0x00403115
  402620:	00401ef1 	.word	0x00401ef1
  402624:	00402b71 	.word	0x00402b71
  402628:	00402a09 	.word	0x00402a09
  40262c:	00403055 	.word	0x00403055
  402630:	00402e89 	.word	0x00402e89
  402634:	00403025 	.word	0x00403025

00402638 <vQueueAddToRegistry>:
	{
  402638:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40263a:	4b0b      	ldr	r3, [pc, #44]	; (402668 <vQueueAddToRegistry+0x30>)
  40263c:	681b      	ldr	r3, [r3, #0]
  40263e:	b153      	cbz	r3, 402656 <vQueueAddToRegistry+0x1e>
  402640:	2301      	movs	r3, #1
  402642:	4c09      	ldr	r4, [pc, #36]	; (402668 <vQueueAddToRegistry+0x30>)
  402644:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402648:	b132      	cbz	r2, 402658 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40264a:	3301      	adds	r3, #1
  40264c:	2b08      	cmp	r3, #8
  40264e:	d1f9      	bne.n	402644 <vQueueAddToRegistry+0xc>
	}
  402650:	f85d 4b04 	ldr.w	r4, [sp], #4
  402654:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402656:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402658:	4a03      	ldr	r2, [pc, #12]	; (402668 <vQueueAddToRegistry+0x30>)
  40265a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  40265e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402662:	6058      	str	r0, [r3, #4]
				break;
  402664:	e7f4      	b.n	402650 <vQueueAddToRegistry+0x18>
  402666:	bf00      	nop
  402668:	20400e80 	.word	0x20400e80

0040266c <vQueueWaitForMessageRestricted>:
	{
  40266c:	b570      	push	{r4, r5, r6, lr}
  40266e:	4604      	mov	r4, r0
  402670:	460d      	mov	r5, r1
  402672:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402674:	4b0f      	ldr	r3, [pc, #60]	; (4026b4 <vQueueWaitForMessageRestricted+0x48>)
  402676:	4798      	blx	r3
  402678:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40267a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40267e:	d00b      	beq.n	402698 <vQueueWaitForMessageRestricted+0x2c>
  402680:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402682:	f1b3 3fff 	cmp.w	r3, #4294967295
  402686:	d00a      	beq.n	40269e <vQueueWaitForMessageRestricted+0x32>
  402688:	4b0b      	ldr	r3, [pc, #44]	; (4026b8 <vQueueWaitForMessageRestricted+0x4c>)
  40268a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  40268c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40268e:	b14b      	cbz	r3, 4026a4 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402690:	4620      	mov	r0, r4
  402692:	4b0a      	ldr	r3, [pc, #40]	; (4026bc <vQueueWaitForMessageRestricted+0x50>)
  402694:	4798      	blx	r3
  402696:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402698:	2300      	movs	r3, #0
  40269a:	6463      	str	r3, [r4, #68]	; 0x44
  40269c:	e7f0      	b.n	402680 <vQueueWaitForMessageRestricted+0x14>
  40269e:	2300      	movs	r3, #0
  4026a0:	64a3      	str	r3, [r4, #72]	; 0x48
  4026a2:	e7f1      	b.n	402688 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4026a4:	4632      	mov	r2, r6
  4026a6:	4629      	mov	r1, r5
  4026a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4026ac:	4b04      	ldr	r3, [pc, #16]	; (4026c0 <vQueueWaitForMessageRestricted+0x54>)
  4026ae:	4798      	blx	r3
  4026b0:	e7ee      	b.n	402690 <vQueueWaitForMessageRestricted+0x24>
  4026b2:	bf00      	nop
  4026b4:	00401b09 	.word	0x00401b09
  4026b8:	00401b55 	.word	0x00401b55
  4026bc:	00401ef1 	.word	0x00401ef1
  4026c0:	00402f0d 	.word	0x00402f0d

004026c4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4026c4:	4b08      	ldr	r3, [pc, #32]	; (4026e8 <prvResetNextTaskUnblockTime+0x24>)
  4026c6:	681b      	ldr	r3, [r3, #0]
  4026c8:	681b      	ldr	r3, [r3, #0]
  4026ca:	b13b      	cbz	r3, 4026dc <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4026cc:	4b06      	ldr	r3, [pc, #24]	; (4026e8 <prvResetNextTaskUnblockTime+0x24>)
  4026ce:	681b      	ldr	r3, [r3, #0]
  4026d0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4026d2:	68db      	ldr	r3, [r3, #12]
  4026d4:	685a      	ldr	r2, [r3, #4]
  4026d6:	4b05      	ldr	r3, [pc, #20]	; (4026ec <prvResetNextTaskUnblockTime+0x28>)
  4026d8:	601a      	str	r2, [r3, #0]
  4026da:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4026dc:	f04f 32ff 	mov.w	r2, #4294967295
  4026e0:	4b02      	ldr	r3, [pc, #8]	; (4026ec <prvResetNextTaskUnblockTime+0x28>)
  4026e2:	601a      	str	r2, [r3, #0]
  4026e4:	4770      	bx	lr
  4026e6:	bf00      	nop
  4026e8:	20400c84 	.word	0x20400c84
  4026ec:	20400d30 	.word	0x20400d30

004026f0 <prvAddCurrentTaskToDelayedList>:
{
  4026f0:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4026f2:	4b0f      	ldr	r3, [pc, #60]	; (402730 <prvAddCurrentTaskToDelayedList+0x40>)
  4026f4:	681b      	ldr	r3, [r3, #0]
  4026f6:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  4026f8:	4b0e      	ldr	r3, [pc, #56]	; (402734 <prvAddCurrentTaskToDelayedList+0x44>)
  4026fa:	681b      	ldr	r3, [r3, #0]
  4026fc:	4298      	cmp	r0, r3
  4026fe:	d30e      	bcc.n	40271e <prvAddCurrentTaskToDelayedList+0x2e>
  402700:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402702:	4b0d      	ldr	r3, [pc, #52]	; (402738 <prvAddCurrentTaskToDelayedList+0x48>)
  402704:	6818      	ldr	r0, [r3, #0]
  402706:	4b0a      	ldr	r3, [pc, #40]	; (402730 <prvAddCurrentTaskToDelayedList+0x40>)
  402708:	6819      	ldr	r1, [r3, #0]
  40270a:	3104      	adds	r1, #4
  40270c:	4b0b      	ldr	r3, [pc, #44]	; (40273c <prvAddCurrentTaskToDelayedList+0x4c>)
  40270e:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402710:	4b0b      	ldr	r3, [pc, #44]	; (402740 <prvAddCurrentTaskToDelayedList+0x50>)
  402712:	681b      	ldr	r3, [r3, #0]
  402714:	429c      	cmp	r4, r3
  402716:	d201      	bcs.n	40271c <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402718:	4b09      	ldr	r3, [pc, #36]	; (402740 <prvAddCurrentTaskToDelayedList+0x50>)
  40271a:	601c      	str	r4, [r3, #0]
  40271c:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40271e:	4b09      	ldr	r3, [pc, #36]	; (402744 <prvAddCurrentTaskToDelayedList+0x54>)
  402720:	6818      	ldr	r0, [r3, #0]
  402722:	4b03      	ldr	r3, [pc, #12]	; (402730 <prvAddCurrentTaskToDelayedList+0x40>)
  402724:	6819      	ldr	r1, [r3, #0]
  402726:	3104      	adds	r1, #4
  402728:	4b04      	ldr	r3, [pc, #16]	; (40273c <prvAddCurrentTaskToDelayedList+0x4c>)
  40272a:	4798      	blx	r3
  40272c:	bd10      	pop	{r4, pc}
  40272e:	bf00      	nop
  402730:	20400c80 	.word	0x20400c80
  402734:	20400d78 	.word	0x20400d78
  402738:	20400c84 	.word	0x20400c84
  40273c:	004019f1 	.word	0x004019f1
  402740:	20400d30 	.word	0x20400d30
  402744:	20400c88 	.word	0x20400c88

00402748 <xTaskGenericCreate>:
{
  402748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40274c:	b083      	sub	sp, #12
  40274e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402750:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402754:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402756:	b160      	cbz	r0, 402772 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402758:	2d04      	cmp	r5, #4
  40275a:	d915      	bls.n	402788 <xTaskGenericCreate+0x40>
  40275c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402760:	b672      	cpsid	i
  402762:	f383 8811 	msr	BASEPRI, r3
  402766:	f3bf 8f6f 	isb	sy
  40276a:	f3bf 8f4f 	dsb	sy
  40276e:	b662      	cpsie	i
  402770:	e7fe      	b.n	402770 <xTaskGenericCreate+0x28>
  402772:	f04f 0380 	mov.w	r3, #128	; 0x80
  402776:	b672      	cpsid	i
  402778:	f383 8811 	msr	BASEPRI, r3
  40277c:	f3bf 8f6f 	isb	sy
  402780:	f3bf 8f4f 	dsb	sy
  402784:	b662      	cpsie	i
  402786:	e7fe      	b.n	402786 <xTaskGenericCreate+0x3e>
  402788:	9001      	str	r0, [sp, #4]
  40278a:	4698      	mov	r8, r3
  40278c:	4691      	mov	r9, r2
  40278e:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402790:	b936      	cbnz	r6, 4027a0 <xTaskGenericCreate+0x58>
  402792:	0090      	lsls	r0, r2, #2
  402794:	4b62      	ldr	r3, [pc, #392]	; (402920 <xTaskGenericCreate+0x1d8>)
  402796:	4798      	blx	r3
		if( pxStack != NULL )
  402798:	4606      	mov	r6, r0
  40279a:	2800      	cmp	r0, #0
  40279c:	f000 809e 	beq.w	4028dc <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4027a0:	2058      	movs	r0, #88	; 0x58
  4027a2:	4b5f      	ldr	r3, [pc, #380]	; (402920 <xTaskGenericCreate+0x1d8>)
  4027a4:	4798      	blx	r3
			if( pxNewTCB != NULL )
  4027a6:	4604      	mov	r4, r0
  4027a8:	2800      	cmp	r0, #0
  4027aa:	f000 8094 	beq.w	4028d6 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  4027ae:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4027b0:	ea4f 0289 	mov.w	r2, r9, lsl #2
  4027b4:	21a5      	movs	r1, #165	; 0xa5
  4027b6:	4630      	mov	r0, r6
  4027b8:	4b5a      	ldr	r3, [pc, #360]	; (402924 <xTaskGenericCreate+0x1dc>)
  4027ba:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  4027bc:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  4027c0:	444e      	add	r6, r9
  4027c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4027c4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  4027c8:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4027cc:	783b      	ldrb	r3, [r7, #0]
  4027ce:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  4027d2:	783b      	ldrb	r3, [r7, #0]
  4027d4:	2b00      	cmp	r3, #0
  4027d6:	f040 8084 	bne.w	4028e2 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4027da:	2700      	movs	r7, #0
  4027dc:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  4027e0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  4027e2:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  4027e4:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4027e6:	f104 0904 	add.w	r9, r4, #4
  4027ea:	4648      	mov	r0, r9
  4027ec:	f8df b184 	ldr.w	fp, [pc, #388]	; 402974 <xTaskGenericCreate+0x22c>
  4027f0:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4027f2:	f104 0018 	add.w	r0, r4, #24
  4027f6:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4027f8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4027fa:	f1c5 0305 	rsb	r3, r5, #5
  4027fe:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402800:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402802:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402804:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402808:	4642      	mov	r2, r8
  40280a:	9901      	ldr	r1, [sp, #4]
  40280c:	4630      	mov	r0, r6
  40280e:	4b46      	ldr	r3, [pc, #280]	; (402928 <xTaskGenericCreate+0x1e0>)
  402810:	4798      	blx	r3
  402812:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402814:	f1ba 0f00 	cmp.w	sl, #0
  402818:	d001      	beq.n	40281e <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40281a:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  40281e:	4b43      	ldr	r3, [pc, #268]	; (40292c <xTaskGenericCreate+0x1e4>)
  402820:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402822:	4a43      	ldr	r2, [pc, #268]	; (402930 <xTaskGenericCreate+0x1e8>)
  402824:	6813      	ldr	r3, [r2, #0]
  402826:	3301      	adds	r3, #1
  402828:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40282a:	4b42      	ldr	r3, [pc, #264]	; (402934 <xTaskGenericCreate+0x1ec>)
  40282c:	681b      	ldr	r3, [r3, #0]
  40282e:	2b00      	cmp	r3, #0
  402830:	d166      	bne.n	402900 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402832:	4b40      	ldr	r3, [pc, #256]	; (402934 <xTaskGenericCreate+0x1ec>)
  402834:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402836:	6813      	ldr	r3, [r2, #0]
  402838:	2b01      	cmp	r3, #1
  40283a:	d121      	bne.n	402880 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  40283c:	4f3e      	ldr	r7, [pc, #248]	; (402938 <xTaskGenericCreate+0x1f0>)
  40283e:	4638      	mov	r0, r7
  402840:	4e3e      	ldr	r6, [pc, #248]	; (40293c <xTaskGenericCreate+0x1f4>)
  402842:	47b0      	blx	r6
  402844:	f107 0014 	add.w	r0, r7, #20
  402848:	47b0      	blx	r6
  40284a:	f107 0028 	add.w	r0, r7, #40	; 0x28
  40284e:	47b0      	blx	r6
  402850:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402854:	47b0      	blx	r6
  402856:	f107 0050 	add.w	r0, r7, #80	; 0x50
  40285a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  40285c:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402978 <xTaskGenericCreate+0x230>
  402860:	4640      	mov	r0, r8
  402862:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402864:	4f36      	ldr	r7, [pc, #216]	; (402940 <xTaskGenericCreate+0x1f8>)
  402866:	4638      	mov	r0, r7
  402868:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  40286a:	4836      	ldr	r0, [pc, #216]	; (402944 <xTaskGenericCreate+0x1fc>)
  40286c:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  40286e:	4836      	ldr	r0, [pc, #216]	; (402948 <xTaskGenericCreate+0x200>)
  402870:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402872:	4836      	ldr	r0, [pc, #216]	; (40294c <xTaskGenericCreate+0x204>)
  402874:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402876:	4b36      	ldr	r3, [pc, #216]	; (402950 <xTaskGenericCreate+0x208>)
  402878:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40287c:	4b35      	ldr	r3, [pc, #212]	; (402954 <xTaskGenericCreate+0x20c>)
  40287e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402880:	4a35      	ldr	r2, [pc, #212]	; (402958 <xTaskGenericCreate+0x210>)
  402882:	6813      	ldr	r3, [r2, #0]
  402884:	3301      	adds	r3, #1
  402886:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402888:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  40288a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40288c:	4a33      	ldr	r2, [pc, #204]	; (40295c <xTaskGenericCreate+0x214>)
  40288e:	6811      	ldr	r1, [r2, #0]
  402890:	2301      	movs	r3, #1
  402892:	4083      	lsls	r3, r0
  402894:	430b      	orrs	r3, r1
  402896:	6013      	str	r3, [r2, #0]
  402898:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40289c:	4649      	mov	r1, r9
  40289e:	4b26      	ldr	r3, [pc, #152]	; (402938 <xTaskGenericCreate+0x1f0>)
  4028a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4028a4:	4b2e      	ldr	r3, [pc, #184]	; (402960 <xTaskGenericCreate+0x218>)
  4028a6:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4028a8:	4b2e      	ldr	r3, [pc, #184]	; (402964 <xTaskGenericCreate+0x21c>)
  4028aa:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4028ac:	4b2e      	ldr	r3, [pc, #184]	; (402968 <xTaskGenericCreate+0x220>)
  4028ae:	681b      	ldr	r3, [r3, #0]
  4028b0:	2b00      	cmp	r3, #0
  4028b2:	d031      	beq.n	402918 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4028b4:	4b1f      	ldr	r3, [pc, #124]	; (402934 <xTaskGenericCreate+0x1ec>)
  4028b6:	681b      	ldr	r3, [r3, #0]
  4028b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4028ba:	429d      	cmp	r5, r3
  4028bc:	d92e      	bls.n	40291c <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  4028be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028c2:	4b2a      	ldr	r3, [pc, #168]	; (40296c <xTaskGenericCreate+0x224>)
  4028c4:	601a      	str	r2, [r3, #0]
  4028c6:	f3bf 8f4f 	dsb	sy
  4028ca:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4028ce:	2001      	movs	r0, #1
}
  4028d0:	b003      	add	sp, #12
  4028d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  4028d6:	4630      	mov	r0, r6
  4028d8:	4b25      	ldr	r3, [pc, #148]	; (402970 <xTaskGenericCreate+0x228>)
  4028da:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4028dc:	f04f 30ff 	mov.w	r0, #4294967295
  4028e0:	e7f6      	b.n	4028d0 <xTaskGenericCreate+0x188>
  4028e2:	463b      	mov	r3, r7
  4028e4:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4028e8:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4028ea:	7859      	ldrb	r1, [r3, #1]
  4028ec:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  4028f0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  4028f4:	2900      	cmp	r1, #0
  4028f6:	f43f af70 	beq.w	4027da <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4028fa:	42bb      	cmp	r3, r7
  4028fc:	d1f5      	bne.n	4028ea <xTaskGenericCreate+0x1a2>
  4028fe:	e76c      	b.n	4027da <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402900:	4b19      	ldr	r3, [pc, #100]	; (402968 <xTaskGenericCreate+0x220>)
  402902:	681b      	ldr	r3, [r3, #0]
  402904:	2b00      	cmp	r3, #0
  402906:	d1bb      	bne.n	402880 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402908:	4b0a      	ldr	r3, [pc, #40]	; (402934 <xTaskGenericCreate+0x1ec>)
  40290a:	681b      	ldr	r3, [r3, #0]
  40290c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40290e:	429d      	cmp	r5, r3
  402910:	d3b6      	bcc.n	402880 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402912:	4b08      	ldr	r3, [pc, #32]	; (402934 <xTaskGenericCreate+0x1ec>)
  402914:	601c      	str	r4, [r3, #0]
  402916:	e7b3      	b.n	402880 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402918:	2001      	movs	r0, #1
  40291a:	e7d9      	b.n	4028d0 <xTaskGenericCreate+0x188>
  40291c:	2001      	movs	r0, #1
	return xReturn;
  40291e:	e7d7      	b.n	4028d0 <xTaskGenericCreate+0x188>
  402920:	00401d65 	.word	0x00401d65
  402924:	00404ee1 	.word	0x00404ee1
  402928:	00401abd 	.word	0x00401abd
  40292c:	00401b09 	.word	0x00401b09
  402930:	20400cf0 	.word	0x20400cf0
  402934:	20400c80 	.word	0x20400c80
  402938:	20400c8c 	.word	0x20400c8c
  40293c:	004019bd 	.word	0x004019bd
  402940:	20400d1c 	.word	0x20400d1c
  402944:	20400d38 	.word	0x20400d38
  402948:	20400d64 	.word	0x20400d64
  40294c:	20400d50 	.word	0x20400d50
  402950:	20400c84 	.word	0x20400c84
  402954:	20400c88 	.word	0x20400c88
  402958:	20400cfc 	.word	0x20400cfc
  40295c:	20400d04 	.word	0x20400d04
  402960:	004019d9 	.word	0x004019d9
  402964:	00401b55 	.word	0x00401b55
  402968:	20400d4c 	.word	0x20400d4c
  40296c:	e000ed04 	.word	0xe000ed04
  402970:	00401d95 	.word	0x00401d95
  402974:	004019d3 	.word	0x004019d3
  402978:	20400d08 	.word	0x20400d08

0040297c <vTaskStartScheduler>:
{
  40297c:	b510      	push	{r4, lr}
  40297e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402980:	2300      	movs	r3, #0
  402982:	9303      	str	r3, [sp, #12]
  402984:	9302      	str	r3, [sp, #8]
  402986:	9301      	str	r3, [sp, #4]
  402988:	9300      	str	r3, [sp, #0]
  40298a:	2282      	movs	r2, #130	; 0x82
  40298c:	4916      	ldr	r1, [pc, #88]	; (4029e8 <vTaskStartScheduler+0x6c>)
  40298e:	4817      	ldr	r0, [pc, #92]	; (4029ec <vTaskStartScheduler+0x70>)
  402990:	4c17      	ldr	r4, [pc, #92]	; (4029f0 <vTaskStartScheduler+0x74>)
  402992:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402994:	2801      	cmp	r0, #1
  402996:	d00b      	beq.n	4029b0 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  402998:	bb20      	cbnz	r0, 4029e4 <vTaskStartScheduler+0x68>
  40299a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40299e:	b672      	cpsid	i
  4029a0:	f383 8811 	msr	BASEPRI, r3
  4029a4:	f3bf 8f6f 	isb	sy
  4029a8:	f3bf 8f4f 	dsb	sy
  4029ac:	b662      	cpsie	i
  4029ae:	e7fe      	b.n	4029ae <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  4029b0:	4b10      	ldr	r3, [pc, #64]	; (4029f4 <vTaskStartScheduler+0x78>)
  4029b2:	4798      	blx	r3
	if( xReturn == pdPASS )
  4029b4:	2801      	cmp	r0, #1
  4029b6:	d1ef      	bne.n	402998 <vTaskStartScheduler+0x1c>
  4029b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029bc:	b672      	cpsid	i
  4029be:	f383 8811 	msr	BASEPRI, r3
  4029c2:	f3bf 8f6f 	isb	sy
  4029c6:	f3bf 8f4f 	dsb	sy
  4029ca:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4029cc:	f04f 32ff 	mov.w	r2, #4294967295
  4029d0:	4b09      	ldr	r3, [pc, #36]	; (4029f8 <vTaskStartScheduler+0x7c>)
  4029d2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4029d4:	2201      	movs	r2, #1
  4029d6:	4b09      	ldr	r3, [pc, #36]	; (4029fc <vTaskStartScheduler+0x80>)
  4029d8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4029da:	2200      	movs	r2, #0
  4029dc:	4b08      	ldr	r3, [pc, #32]	; (402a00 <vTaskStartScheduler+0x84>)
  4029de:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4029e0:	4b08      	ldr	r3, [pc, #32]	; (402a04 <vTaskStartScheduler+0x88>)
  4029e2:	4798      	blx	r3
}
  4029e4:	b004      	add	sp, #16
  4029e6:	bd10      	pop	{r4, pc}
  4029e8:	00407a38 	.word	0x00407a38
  4029ec:	00402d21 	.word	0x00402d21
  4029f0:	00402749 	.word	0x00402749
  4029f4:	00403361 	.word	0x00403361
  4029f8:	20400d30 	.word	0x20400d30
  4029fc:	20400d4c 	.word	0x20400d4c
  402a00:	20400d78 	.word	0x20400d78
  402a04:	00401c3d 	.word	0x00401c3d

00402a08 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402a08:	4a02      	ldr	r2, [pc, #8]	; (402a14 <vTaskSuspendAll+0xc>)
  402a0a:	6813      	ldr	r3, [r2, #0]
  402a0c:	3301      	adds	r3, #1
  402a0e:	6013      	str	r3, [r2, #0]
  402a10:	4770      	bx	lr
  402a12:	bf00      	nop
  402a14:	20400cf8 	.word	0x20400cf8

00402a18 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402a18:	4b01      	ldr	r3, [pc, #4]	; (402a20 <xTaskGetTickCount+0x8>)
  402a1a:	6818      	ldr	r0, [r3, #0]
}
  402a1c:	4770      	bx	lr
  402a1e:	bf00      	nop
  402a20:	20400d78 	.word	0x20400d78

00402a24 <xTaskIncrementTick>:
{
  402a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402a28:	4b42      	ldr	r3, [pc, #264]	; (402b34 <xTaskIncrementTick+0x110>)
  402a2a:	681b      	ldr	r3, [r3, #0]
  402a2c:	2b00      	cmp	r3, #0
  402a2e:	d178      	bne.n	402b22 <xTaskIncrementTick+0xfe>
		++xTickCount;
  402a30:	4b41      	ldr	r3, [pc, #260]	; (402b38 <xTaskIncrementTick+0x114>)
  402a32:	681a      	ldr	r2, [r3, #0]
  402a34:	3201      	adds	r2, #1
  402a36:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  402a38:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  402a3a:	b9d6      	cbnz	r6, 402a72 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  402a3c:	4b3f      	ldr	r3, [pc, #252]	; (402b3c <xTaskIncrementTick+0x118>)
  402a3e:	681b      	ldr	r3, [r3, #0]
  402a40:	681b      	ldr	r3, [r3, #0]
  402a42:	b153      	cbz	r3, 402a5a <xTaskIncrementTick+0x36>
  402a44:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a48:	b672      	cpsid	i
  402a4a:	f383 8811 	msr	BASEPRI, r3
  402a4e:	f3bf 8f6f 	isb	sy
  402a52:	f3bf 8f4f 	dsb	sy
  402a56:	b662      	cpsie	i
  402a58:	e7fe      	b.n	402a58 <xTaskIncrementTick+0x34>
  402a5a:	4a38      	ldr	r2, [pc, #224]	; (402b3c <xTaskIncrementTick+0x118>)
  402a5c:	6811      	ldr	r1, [r2, #0]
  402a5e:	4b38      	ldr	r3, [pc, #224]	; (402b40 <xTaskIncrementTick+0x11c>)
  402a60:	6818      	ldr	r0, [r3, #0]
  402a62:	6010      	str	r0, [r2, #0]
  402a64:	6019      	str	r1, [r3, #0]
  402a66:	4a37      	ldr	r2, [pc, #220]	; (402b44 <xTaskIncrementTick+0x120>)
  402a68:	6813      	ldr	r3, [r2, #0]
  402a6a:	3301      	adds	r3, #1
  402a6c:	6013      	str	r3, [r2, #0]
  402a6e:	4b36      	ldr	r3, [pc, #216]	; (402b48 <xTaskIncrementTick+0x124>)
  402a70:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  402a72:	4b36      	ldr	r3, [pc, #216]	; (402b4c <xTaskIncrementTick+0x128>)
  402a74:	681b      	ldr	r3, [r3, #0]
  402a76:	429e      	cmp	r6, r3
  402a78:	d218      	bcs.n	402aac <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  402a7a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402a7c:	4b34      	ldr	r3, [pc, #208]	; (402b50 <xTaskIncrementTick+0x12c>)
  402a7e:	681b      	ldr	r3, [r3, #0]
  402a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402a86:	4a33      	ldr	r2, [pc, #204]	; (402b54 <xTaskIncrementTick+0x130>)
  402a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402a8c:	2b02      	cmp	r3, #2
  402a8e:	bf28      	it	cs
  402a90:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402a92:	4b31      	ldr	r3, [pc, #196]	; (402b58 <xTaskIncrementTick+0x134>)
  402a94:	681b      	ldr	r3, [r3, #0]
  402a96:	b90b      	cbnz	r3, 402a9c <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  402a98:	4b30      	ldr	r3, [pc, #192]	; (402b5c <xTaskIncrementTick+0x138>)
  402a9a:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402a9c:	4b30      	ldr	r3, [pc, #192]	; (402b60 <xTaskIncrementTick+0x13c>)
  402a9e:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402aa0:	2b00      	cmp	r3, #0
}
  402aa2:	bf0c      	ite	eq
  402aa4:	4620      	moveq	r0, r4
  402aa6:	2001      	movne	r0, #1
  402aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aac:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402aae:	f8df 908c 	ldr.w	r9, [pc, #140]	; 402b3c <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402ab2:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402b6c <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  402ab6:	4f2b      	ldr	r7, [pc, #172]	; (402b64 <xTaskIncrementTick+0x140>)
  402ab8:	e01f      	b.n	402afa <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  402aba:	f04f 32ff 	mov.w	r2, #4294967295
  402abe:	4b23      	ldr	r3, [pc, #140]	; (402b4c <xTaskIncrementTick+0x128>)
  402ac0:	601a      	str	r2, [r3, #0]
						break;
  402ac2:	e7db      	b.n	402a7c <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402ac4:	4a21      	ldr	r2, [pc, #132]	; (402b4c <xTaskIncrementTick+0x128>)
  402ac6:	6013      	str	r3, [r2, #0]
							break;
  402ac8:	e7d8      	b.n	402a7c <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402aca:	f105 0018 	add.w	r0, r5, #24
  402ace:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402ad0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402ad2:	683a      	ldr	r2, [r7, #0]
  402ad4:	2301      	movs	r3, #1
  402ad6:	4083      	lsls	r3, r0
  402ad8:	4313      	orrs	r3, r2
  402ada:	603b      	str	r3, [r7, #0]
  402adc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402ae0:	4651      	mov	r1, sl
  402ae2:	4b1c      	ldr	r3, [pc, #112]	; (402b54 <xTaskIncrementTick+0x130>)
  402ae4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402ae8:	4b1f      	ldr	r3, [pc, #124]	; (402b68 <xTaskIncrementTick+0x144>)
  402aea:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402aec:	4b18      	ldr	r3, [pc, #96]	; (402b50 <xTaskIncrementTick+0x12c>)
  402aee:	681b      	ldr	r3, [r3, #0]
  402af0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402af4:	429a      	cmp	r2, r3
  402af6:	bf28      	it	cs
  402af8:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402afa:	f8d9 3000 	ldr.w	r3, [r9]
  402afe:	681b      	ldr	r3, [r3, #0]
  402b00:	2b00      	cmp	r3, #0
  402b02:	d0da      	beq.n	402aba <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402b04:	f8d9 3000 	ldr.w	r3, [r9]
  402b08:	68db      	ldr	r3, [r3, #12]
  402b0a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402b0c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  402b0e:	429e      	cmp	r6, r3
  402b10:	d3d8      	bcc.n	402ac4 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402b12:	f105 0a04 	add.w	sl, r5, #4
  402b16:	4650      	mov	r0, sl
  402b18:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  402b1a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402b1c:	2b00      	cmp	r3, #0
  402b1e:	d1d4      	bne.n	402aca <xTaskIncrementTick+0xa6>
  402b20:	e7d6      	b.n	402ad0 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  402b22:	4a0d      	ldr	r2, [pc, #52]	; (402b58 <xTaskIncrementTick+0x134>)
  402b24:	6813      	ldr	r3, [r2, #0]
  402b26:	3301      	adds	r3, #1
  402b28:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  402b2a:	4b0c      	ldr	r3, [pc, #48]	; (402b5c <xTaskIncrementTick+0x138>)
  402b2c:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  402b2e:	2400      	movs	r4, #0
  402b30:	e7b4      	b.n	402a9c <xTaskIncrementTick+0x78>
  402b32:	bf00      	nop
  402b34:	20400cf8 	.word	0x20400cf8
  402b38:	20400d78 	.word	0x20400d78
  402b3c:	20400c84 	.word	0x20400c84
  402b40:	20400c88 	.word	0x20400c88
  402b44:	20400d34 	.word	0x20400d34
  402b48:	004026c5 	.word	0x004026c5
  402b4c:	20400d30 	.word	0x20400d30
  402b50:	20400c80 	.word	0x20400c80
  402b54:	20400c8c 	.word	0x20400c8c
  402b58:	20400cf4 	.word	0x20400cf4
  402b5c:	00403985 	.word	0x00403985
  402b60:	20400d7c 	.word	0x20400d7c
  402b64:	20400d04 	.word	0x20400d04
  402b68:	004019d9 	.word	0x004019d9
  402b6c:	00401a25 	.word	0x00401a25

00402b70 <xTaskResumeAll>:
{
  402b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402b74:	4b38      	ldr	r3, [pc, #224]	; (402c58 <xTaskResumeAll+0xe8>)
  402b76:	681b      	ldr	r3, [r3, #0]
  402b78:	b953      	cbnz	r3, 402b90 <xTaskResumeAll+0x20>
  402b7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b7e:	b672      	cpsid	i
  402b80:	f383 8811 	msr	BASEPRI, r3
  402b84:	f3bf 8f6f 	isb	sy
  402b88:	f3bf 8f4f 	dsb	sy
  402b8c:	b662      	cpsie	i
  402b8e:	e7fe      	b.n	402b8e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402b90:	4b32      	ldr	r3, [pc, #200]	; (402c5c <xTaskResumeAll+0xec>)
  402b92:	4798      	blx	r3
		--uxSchedulerSuspended;
  402b94:	4b30      	ldr	r3, [pc, #192]	; (402c58 <xTaskResumeAll+0xe8>)
  402b96:	681a      	ldr	r2, [r3, #0]
  402b98:	3a01      	subs	r2, #1
  402b9a:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402b9c:	681b      	ldr	r3, [r3, #0]
  402b9e:	2b00      	cmp	r3, #0
  402ba0:	d155      	bne.n	402c4e <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402ba2:	4b2f      	ldr	r3, [pc, #188]	; (402c60 <xTaskResumeAll+0xf0>)
  402ba4:	681b      	ldr	r3, [r3, #0]
  402ba6:	2b00      	cmp	r3, #0
  402ba8:	d132      	bne.n	402c10 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  402baa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402bac:	4b2d      	ldr	r3, [pc, #180]	; (402c64 <xTaskResumeAll+0xf4>)
  402bae:	4798      	blx	r3
}
  402bb0:	4620      	mov	r0, r4
  402bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  402bb6:	68fb      	ldr	r3, [r7, #12]
  402bb8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402bba:	f104 0018 	add.w	r0, r4, #24
  402bbe:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402bc0:	f104 0804 	add.w	r8, r4, #4
  402bc4:	4640      	mov	r0, r8
  402bc6:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402bc8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402bca:	682a      	ldr	r2, [r5, #0]
  402bcc:	2301      	movs	r3, #1
  402bce:	4083      	lsls	r3, r0
  402bd0:	4313      	orrs	r3, r2
  402bd2:	602b      	str	r3, [r5, #0]
  402bd4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402bd8:	4641      	mov	r1, r8
  402bda:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402bde:	4b22      	ldr	r3, [pc, #136]	; (402c68 <xTaskResumeAll+0xf8>)
  402be0:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402be2:	4b22      	ldr	r3, [pc, #136]	; (402c6c <xTaskResumeAll+0xfc>)
  402be4:	681b      	ldr	r3, [r3, #0]
  402be6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402bea:	429a      	cmp	r2, r3
  402bec:	d20c      	bcs.n	402c08 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402bee:	683b      	ldr	r3, [r7, #0]
  402bf0:	2b00      	cmp	r3, #0
  402bf2:	d1e0      	bne.n	402bb6 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402bf4:	4b1e      	ldr	r3, [pc, #120]	; (402c70 <xTaskResumeAll+0x100>)
  402bf6:	681b      	ldr	r3, [r3, #0]
  402bf8:	b1db      	cbz	r3, 402c32 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402bfa:	4b1d      	ldr	r3, [pc, #116]	; (402c70 <xTaskResumeAll+0x100>)
  402bfc:	681b      	ldr	r3, [r3, #0]
  402bfe:	b1c3      	cbz	r3, 402c32 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402c00:	4e1c      	ldr	r6, [pc, #112]	; (402c74 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  402c02:	4d1d      	ldr	r5, [pc, #116]	; (402c78 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402c04:	4c1a      	ldr	r4, [pc, #104]	; (402c70 <xTaskResumeAll+0x100>)
  402c06:	e00e      	b.n	402c26 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402c08:	2201      	movs	r2, #1
  402c0a:	4b1b      	ldr	r3, [pc, #108]	; (402c78 <xTaskResumeAll+0x108>)
  402c0c:	601a      	str	r2, [r3, #0]
  402c0e:	e7ee      	b.n	402bee <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402c10:	4f1a      	ldr	r7, [pc, #104]	; (402c7c <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402c12:	4e1b      	ldr	r6, [pc, #108]	; (402c80 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402c14:	4d1b      	ldr	r5, [pc, #108]	; (402c84 <xTaskResumeAll+0x114>)
  402c16:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402c8c <xTaskResumeAll+0x11c>
  402c1a:	e7e8      	b.n	402bee <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402c1c:	6823      	ldr	r3, [r4, #0]
  402c1e:	3b01      	subs	r3, #1
  402c20:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402c22:	6823      	ldr	r3, [r4, #0]
  402c24:	b12b      	cbz	r3, 402c32 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402c26:	47b0      	blx	r6
  402c28:	2800      	cmp	r0, #0
  402c2a:	d0f7      	beq.n	402c1c <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402c2c:	2301      	movs	r3, #1
  402c2e:	602b      	str	r3, [r5, #0]
  402c30:	e7f4      	b.n	402c1c <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  402c32:	4b11      	ldr	r3, [pc, #68]	; (402c78 <xTaskResumeAll+0x108>)
  402c34:	681b      	ldr	r3, [r3, #0]
  402c36:	2b01      	cmp	r3, #1
  402c38:	d10b      	bne.n	402c52 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  402c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c3e:	4b12      	ldr	r3, [pc, #72]	; (402c88 <xTaskResumeAll+0x118>)
  402c40:	601a      	str	r2, [r3, #0]
  402c42:	f3bf 8f4f 	dsb	sy
  402c46:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402c4a:	2401      	movs	r4, #1
  402c4c:	e7ae      	b.n	402bac <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  402c4e:	2400      	movs	r4, #0
  402c50:	e7ac      	b.n	402bac <xTaskResumeAll+0x3c>
  402c52:	2400      	movs	r4, #0
  402c54:	e7aa      	b.n	402bac <xTaskResumeAll+0x3c>
  402c56:	bf00      	nop
  402c58:	20400cf8 	.word	0x20400cf8
  402c5c:	00401b09 	.word	0x00401b09
  402c60:	20400cf0 	.word	0x20400cf0
  402c64:	00401b55 	.word	0x00401b55
  402c68:	004019d9 	.word	0x004019d9
  402c6c:	20400c80 	.word	0x20400c80
  402c70:	20400cf4 	.word	0x20400cf4
  402c74:	00402a25 	.word	0x00402a25
  402c78:	20400d7c 	.word	0x20400d7c
  402c7c:	20400d38 	.word	0x20400d38
  402c80:	00401a25 	.word	0x00401a25
  402c84:	20400d04 	.word	0x20400d04
  402c88:	e000ed04 	.word	0xe000ed04
  402c8c:	20400c8c 	.word	0x20400c8c

00402c90 <vTaskDelay>:
	{
  402c90:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402c92:	2800      	cmp	r0, #0
  402c94:	d029      	beq.n	402cea <vTaskDelay+0x5a>
  402c96:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  402c98:	4b18      	ldr	r3, [pc, #96]	; (402cfc <vTaskDelay+0x6c>)
  402c9a:	681b      	ldr	r3, [r3, #0]
  402c9c:	b153      	cbz	r3, 402cb4 <vTaskDelay+0x24>
  402c9e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ca2:	b672      	cpsid	i
  402ca4:	f383 8811 	msr	BASEPRI, r3
  402ca8:	f3bf 8f6f 	isb	sy
  402cac:	f3bf 8f4f 	dsb	sy
  402cb0:	b662      	cpsie	i
  402cb2:	e7fe      	b.n	402cb2 <vTaskDelay+0x22>
			vTaskSuspendAll();
  402cb4:	4b12      	ldr	r3, [pc, #72]	; (402d00 <vTaskDelay+0x70>)
  402cb6:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402cb8:	4b12      	ldr	r3, [pc, #72]	; (402d04 <vTaskDelay+0x74>)
  402cba:	681b      	ldr	r3, [r3, #0]
  402cbc:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402cbe:	4b12      	ldr	r3, [pc, #72]	; (402d08 <vTaskDelay+0x78>)
  402cc0:	6818      	ldr	r0, [r3, #0]
  402cc2:	3004      	adds	r0, #4
  402cc4:	4b11      	ldr	r3, [pc, #68]	; (402d0c <vTaskDelay+0x7c>)
  402cc6:	4798      	blx	r3
  402cc8:	b948      	cbnz	r0, 402cde <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402cca:	4b0f      	ldr	r3, [pc, #60]	; (402d08 <vTaskDelay+0x78>)
  402ccc:	681a      	ldr	r2, [r3, #0]
  402cce:	4910      	ldr	r1, [pc, #64]	; (402d10 <vTaskDelay+0x80>)
  402cd0:	680b      	ldr	r3, [r1, #0]
  402cd2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402cd4:	2201      	movs	r2, #1
  402cd6:	4082      	lsls	r2, r0
  402cd8:	ea23 0302 	bic.w	r3, r3, r2
  402cdc:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402cde:	4620      	mov	r0, r4
  402ce0:	4b0c      	ldr	r3, [pc, #48]	; (402d14 <vTaskDelay+0x84>)
  402ce2:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402ce4:	4b0c      	ldr	r3, [pc, #48]	; (402d18 <vTaskDelay+0x88>)
  402ce6:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  402ce8:	b938      	cbnz	r0, 402cfa <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  402cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402cee:	4b0b      	ldr	r3, [pc, #44]	; (402d1c <vTaskDelay+0x8c>)
  402cf0:	601a      	str	r2, [r3, #0]
  402cf2:	f3bf 8f4f 	dsb	sy
  402cf6:	f3bf 8f6f 	isb	sy
  402cfa:	bd10      	pop	{r4, pc}
  402cfc:	20400cf8 	.word	0x20400cf8
  402d00:	00402a09 	.word	0x00402a09
  402d04:	20400d78 	.word	0x20400d78
  402d08:	20400c80 	.word	0x20400c80
  402d0c:	00401a25 	.word	0x00401a25
  402d10:	20400d04 	.word	0x20400d04
  402d14:	004026f1 	.word	0x004026f1
  402d18:	00402b71 	.word	0x00402b71
  402d1c:	e000ed04 	.word	0xe000ed04

00402d20 <prvIdleTask>:
{
  402d20:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  402d22:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402dac <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402d26:	4e19      	ldr	r6, [pc, #100]	; (402d8c <prvIdleTask+0x6c>)
				taskYIELD();
  402d28:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402db0 <prvIdleTask+0x90>
  402d2c:	e02a      	b.n	402d84 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  402d2e:	4b18      	ldr	r3, [pc, #96]	; (402d90 <prvIdleTask+0x70>)
  402d30:	681b      	ldr	r3, [r3, #0]
  402d32:	2b01      	cmp	r3, #1
  402d34:	d81e      	bhi.n	402d74 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402d36:	682b      	ldr	r3, [r5, #0]
  402d38:	2b00      	cmp	r3, #0
  402d3a:	d0f8      	beq.n	402d2e <prvIdleTask+0xe>
			vTaskSuspendAll();
  402d3c:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402d3e:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  402d40:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  402d42:	2c00      	cmp	r4, #0
  402d44:	d0f7      	beq.n	402d36 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  402d46:	4b13      	ldr	r3, [pc, #76]	; (402d94 <prvIdleTask+0x74>)
  402d48:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  402d4a:	68f3      	ldr	r3, [r6, #12]
  402d4c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402d4e:	1d20      	adds	r0, r4, #4
  402d50:	4b11      	ldr	r3, [pc, #68]	; (402d98 <prvIdleTask+0x78>)
  402d52:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402d54:	4a11      	ldr	r2, [pc, #68]	; (402d9c <prvIdleTask+0x7c>)
  402d56:	6813      	ldr	r3, [r2, #0]
  402d58:	3b01      	subs	r3, #1
  402d5a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402d5c:	682b      	ldr	r3, [r5, #0]
  402d5e:	3b01      	subs	r3, #1
  402d60:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402d62:	4b0f      	ldr	r3, [pc, #60]	; (402da0 <prvIdleTask+0x80>)
  402d64:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402d66:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402d68:	f8df a048 	ldr.w	sl, [pc, #72]	; 402db4 <prvIdleTask+0x94>
  402d6c:	47d0      	blx	sl
		vPortFree( pxTCB );
  402d6e:	4620      	mov	r0, r4
  402d70:	47d0      	blx	sl
  402d72:	e7e0      	b.n	402d36 <prvIdleTask+0x16>
				taskYIELD();
  402d74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402d78:	f8c9 3000 	str.w	r3, [r9]
  402d7c:	f3bf 8f4f 	dsb	sy
  402d80:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402d84:	4d07      	ldr	r5, [pc, #28]	; (402da4 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402d86:	4f08      	ldr	r7, [pc, #32]	; (402da8 <prvIdleTask+0x88>)
  402d88:	e7d5      	b.n	402d36 <prvIdleTask+0x16>
  402d8a:	bf00      	nop
  402d8c:	20400d64 	.word	0x20400d64
  402d90:	20400c8c 	.word	0x20400c8c
  402d94:	00401b09 	.word	0x00401b09
  402d98:	00401a25 	.word	0x00401a25
  402d9c:	20400cf0 	.word	0x20400cf0
  402da0:	00401b55 	.word	0x00401b55
  402da4:	20400d00 	.word	0x20400d00
  402da8:	00402b71 	.word	0x00402b71
  402dac:	00402a09 	.word	0x00402a09
  402db0:	e000ed04 	.word	0xe000ed04
  402db4:	00401d95 	.word	0x00401d95

00402db8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402db8:	4b2d      	ldr	r3, [pc, #180]	; (402e70 <vTaskSwitchContext+0xb8>)
  402dba:	681b      	ldr	r3, [r3, #0]
  402dbc:	2b00      	cmp	r3, #0
  402dbe:	d12c      	bne.n	402e1a <vTaskSwitchContext+0x62>
{
  402dc0:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402dc2:	2200      	movs	r2, #0
  402dc4:	4b2b      	ldr	r3, [pc, #172]	; (402e74 <vTaskSwitchContext+0xbc>)
  402dc6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402dc8:	4b2b      	ldr	r3, [pc, #172]	; (402e78 <vTaskSwitchContext+0xc0>)
  402dca:	681b      	ldr	r3, [r3, #0]
  402dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dce:	681a      	ldr	r2, [r3, #0]
  402dd0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402dd4:	d103      	bne.n	402dde <vTaskSwitchContext+0x26>
  402dd6:	685a      	ldr	r2, [r3, #4]
  402dd8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402ddc:	d021      	beq.n	402e22 <vTaskSwitchContext+0x6a>
  402dde:	4b26      	ldr	r3, [pc, #152]	; (402e78 <vTaskSwitchContext+0xc0>)
  402de0:	6818      	ldr	r0, [r3, #0]
  402de2:	6819      	ldr	r1, [r3, #0]
  402de4:	3134      	adds	r1, #52	; 0x34
  402de6:	4b25      	ldr	r3, [pc, #148]	; (402e7c <vTaskSwitchContext+0xc4>)
  402de8:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402dea:	4b25      	ldr	r3, [pc, #148]	; (402e80 <vTaskSwitchContext+0xc8>)
  402dec:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402dee:	fab3 f383 	clz	r3, r3
  402df2:	b2db      	uxtb	r3, r3
  402df4:	f1c3 031f 	rsb	r3, r3, #31
  402df8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402dfc:	4a21      	ldr	r2, [pc, #132]	; (402e84 <vTaskSwitchContext+0xcc>)
  402dfe:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402e02:	b9ba      	cbnz	r2, 402e34 <vTaskSwitchContext+0x7c>
	__asm volatile
  402e04:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e08:	b672      	cpsid	i
  402e0a:	f383 8811 	msr	BASEPRI, r3
  402e0e:	f3bf 8f6f 	isb	sy
  402e12:	f3bf 8f4f 	dsb	sy
  402e16:	b662      	cpsie	i
  402e18:	e7fe      	b.n	402e18 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402e1a:	2201      	movs	r2, #1
  402e1c:	4b15      	ldr	r3, [pc, #84]	; (402e74 <vTaskSwitchContext+0xbc>)
  402e1e:	601a      	str	r2, [r3, #0]
  402e20:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402e22:	689a      	ldr	r2, [r3, #8]
  402e24:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402e28:	d1d9      	bne.n	402dde <vTaskSwitchContext+0x26>
  402e2a:	68db      	ldr	r3, [r3, #12]
  402e2c:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402e30:	d1d5      	bne.n	402dde <vTaskSwitchContext+0x26>
  402e32:	e7da      	b.n	402dea <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402e34:	4a13      	ldr	r2, [pc, #76]	; (402e84 <vTaskSwitchContext+0xcc>)
  402e36:	0099      	lsls	r1, r3, #2
  402e38:	18c8      	adds	r0, r1, r3
  402e3a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402e3e:	6844      	ldr	r4, [r0, #4]
  402e40:	6864      	ldr	r4, [r4, #4]
  402e42:	6044      	str	r4, [r0, #4]
  402e44:	4419      	add	r1, r3
  402e46:	4602      	mov	r2, r0
  402e48:	3208      	adds	r2, #8
  402e4a:	4294      	cmp	r4, r2
  402e4c:	d009      	beq.n	402e62 <vTaskSwitchContext+0xaa>
  402e4e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402e52:	4a0c      	ldr	r2, [pc, #48]	; (402e84 <vTaskSwitchContext+0xcc>)
  402e54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402e58:	685b      	ldr	r3, [r3, #4]
  402e5a:	68da      	ldr	r2, [r3, #12]
  402e5c:	4b06      	ldr	r3, [pc, #24]	; (402e78 <vTaskSwitchContext+0xc0>)
  402e5e:	601a      	str	r2, [r3, #0]
  402e60:	bd10      	pop	{r4, pc}
  402e62:	6860      	ldr	r0, [r4, #4]
  402e64:	4a07      	ldr	r2, [pc, #28]	; (402e84 <vTaskSwitchContext+0xcc>)
  402e66:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402e6a:	6050      	str	r0, [r2, #4]
  402e6c:	e7ef      	b.n	402e4e <vTaskSwitchContext+0x96>
  402e6e:	bf00      	nop
  402e70:	20400cf8 	.word	0x20400cf8
  402e74:	20400d7c 	.word	0x20400d7c
  402e78:	20400c80 	.word	0x20400c80
  402e7c:	0040396d 	.word	0x0040396d
  402e80:	20400d04 	.word	0x20400d04
  402e84:	20400c8c 	.word	0x20400c8c

00402e88 <vTaskPlaceOnEventList>:
{
  402e88:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402e8a:	b1e0      	cbz	r0, 402ec6 <vTaskPlaceOnEventList+0x3e>
  402e8c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402e8e:	4d17      	ldr	r5, [pc, #92]	; (402eec <vTaskPlaceOnEventList+0x64>)
  402e90:	6829      	ldr	r1, [r5, #0]
  402e92:	3118      	adds	r1, #24
  402e94:	4b16      	ldr	r3, [pc, #88]	; (402ef0 <vTaskPlaceOnEventList+0x68>)
  402e96:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402e98:	6828      	ldr	r0, [r5, #0]
  402e9a:	3004      	adds	r0, #4
  402e9c:	4b15      	ldr	r3, [pc, #84]	; (402ef4 <vTaskPlaceOnEventList+0x6c>)
  402e9e:	4798      	blx	r3
  402ea0:	b940      	cbnz	r0, 402eb4 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402ea2:	682a      	ldr	r2, [r5, #0]
  402ea4:	4914      	ldr	r1, [pc, #80]	; (402ef8 <vTaskPlaceOnEventList+0x70>)
  402ea6:	680b      	ldr	r3, [r1, #0]
  402ea8:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402eaa:	2201      	movs	r2, #1
  402eac:	4082      	lsls	r2, r0
  402eae:	ea23 0302 	bic.w	r3, r3, r2
  402eb2:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402eb4:	f1b4 3fff 	cmp.w	r4, #4294967295
  402eb8:	d010      	beq.n	402edc <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402eba:	4b10      	ldr	r3, [pc, #64]	; (402efc <vTaskPlaceOnEventList+0x74>)
  402ebc:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402ebe:	4420      	add	r0, r4
  402ec0:	4b0f      	ldr	r3, [pc, #60]	; (402f00 <vTaskPlaceOnEventList+0x78>)
  402ec2:	4798      	blx	r3
  402ec4:	bd38      	pop	{r3, r4, r5, pc}
  402ec6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402eca:	b672      	cpsid	i
  402ecc:	f383 8811 	msr	BASEPRI, r3
  402ed0:	f3bf 8f6f 	isb	sy
  402ed4:	f3bf 8f4f 	dsb	sy
  402ed8:	b662      	cpsie	i
  402eda:	e7fe      	b.n	402eda <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402edc:	4b03      	ldr	r3, [pc, #12]	; (402eec <vTaskPlaceOnEventList+0x64>)
  402ede:	6819      	ldr	r1, [r3, #0]
  402ee0:	3104      	adds	r1, #4
  402ee2:	4808      	ldr	r0, [pc, #32]	; (402f04 <vTaskPlaceOnEventList+0x7c>)
  402ee4:	4b08      	ldr	r3, [pc, #32]	; (402f08 <vTaskPlaceOnEventList+0x80>)
  402ee6:	4798      	blx	r3
  402ee8:	bd38      	pop	{r3, r4, r5, pc}
  402eea:	bf00      	nop
  402eec:	20400c80 	.word	0x20400c80
  402ef0:	004019f1 	.word	0x004019f1
  402ef4:	00401a25 	.word	0x00401a25
  402ef8:	20400d04 	.word	0x20400d04
  402efc:	20400d78 	.word	0x20400d78
  402f00:	004026f1 	.word	0x004026f1
  402f04:	20400d50 	.word	0x20400d50
  402f08:	004019d9 	.word	0x004019d9

00402f0c <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402f0c:	b1e8      	cbz	r0, 402f4a <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402f0e:	b570      	push	{r4, r5, r6, lr}
  402f10:	4615      	mov	r5, r2
  402f12:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402f14:	4e16      	ldr	r6, [pc, #88]	; (402f70 <vTaskPlaceOnEventListRestricted+0x64>)
  402f16:	6831      	ldr	r1, [r6, #0]
  402f18:	3118      	adds	r1, #24
  402f1a:	4b16      	ldr	r3, [pc, #88]	; (402f74 <vTaskPlaceOnEventListRestricted+0x68>)
  402f1c:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402f1e:	6830      	ldr	r0, [r6, #0]
  402f20:	3004      	adds	r0, #4
  402f22:	4b15      	ldr	r3, [pc, #84]	; (402f78 <vTaskPlaceOnEventListRestricted+0x6c>)
  402f24:	4798      	blx	r3
  402f26:	b940      	cbnz	r0, 402f3a <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402f28:	6832      	ldr	r2, [r6, #0]
  402f2a:	4914      	ldr	r1, [pc, #80]	; (402f7c <vTaskPlaceOnEventListRestricted+0x70>)
  402f2c:	680b      	ldr	r3, [r1, #0]
  402f2e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402f30:	2201      	movs	r2, #1
  402f32:	4082      	lsls	r2, r0
  402f34:	ea23 0302 	bic.w	r3, r3, r2
  402f38:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402f3a:	2d01      	cmp	r5, #1
  402f3c:	d010      	beq.n	402f60 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  402f3e:	4b10      	ldr	r3, [pc, #64]	; (402f80 <vTaskPlaceOnEventListRestricted+0x74>)
  402f40:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402f42:	4420      	add	r0, r4
  402f44:	4b0f      	ldr	r3, [pc, #60]	; (402f84 <vTaskPlaceOnEventListRestricted+0x78>)
  402f46:	4798      	blx	r3
  402f48:	bd70      	pop	{r4, r5, r6, pc}
  402f4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f4e:	b672      	cpsid	i
  402f50:	f383 8811 	msr	BASEPRI, r3
  402f54:	f3bf 8f6f 	isb	sy
  402f58:	f3bf 8f4f 	dsb	sy
  402f5c:	b662      	cpsie	i
  402f5e:	e7fe      	b.n	402f5e <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402f60:	4b03      	ldr	r3, [pc, #12]	; (402f70 <vTaskPlaceOnEventListRestricted+0x64>)
  402f62:	6819      	ldr	r1, [r3, #0]
  402f64:	3104      	adds	r1, #4
  402f66:	4808      	ldr	r0, [pc, #32]	; (402f88 <vTaskPlaceOnEventListRestricted+0x7c>)
  402f68:	4b02      	ldr	r3, [pc, #8]	; (402f74 <vTaskPlaceOnEventListRestricted+0x68>)
  402f6a:	4798      	blx	r3
  402f6c:	bd70      	pop	{r4, r5, r6, pc}
  402f6e:	bf00      	nop
  402f70:	20400c80 	.word	0x20400c80
  402f74:	004019d9 	.word	0x004019d9
  402f78:	00401a25 	.word	0x00401a25
  402f7c:	20400d04 	.word	0x20400d04
  402f80:	20400d78 	.word	0x20400d78
  402f84:	004026f1 	.word	0x004026f1
  402f88:	20400d50 	.word	0x20400d50

00402f8c <xTaskRemoveFromEventList>:
{
  402f8c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402f8e:	68c3      	ldr	r3, [r0, #12]
  402f90:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402f92:	b324      	cbz	r4, 402fde <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402f94:	f104 0518 	add.w	r5, r4, #24
  402f98:	4628      	mov	r0, r5
  402f9a:	4b1a      	ldr	r3, [pc, #104]	; (403004 <xTaskRemoveFromEventList+0x78>)
  402f9c:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402f9e:	4b1a      	ldr	r3, [pc, #104]	; (403008 <xTaskRemoveFromEventList+0x7c>)
  402fa0:	681b      	ldr	r3, [r3, #0]
  402fa2:	bb3b      	cbnz	r3, 402ff4 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402fa4:	1d25      	adds	r5, r4, #4
  402fa6:	4628      	mov	r0, r5
  402fa8:	4b16      	ldr	r3, [pc, #88]	; (403004 <xTaskRemoveFromEventList+0x78>)
  402faa:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402fac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402fae:	4a17      	ldr	r2, [pc, #92]	; (40300c <xTaskRemoveFromEventList+0x80>)
  402fb0:	6811      	ldr	r1, [r2, #0]
  402fb2:	2301      	movs	r3, #1
  402fb4:	4083      	lsls	r3, r0
  402fb6:	430b      	orrs	r3, r1
  402fb8:	6013      	str	r3, [r2, #0]
  402fba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402fbe:	4629      	mov	r1, r5
  402fc0:	4b13      	ldr	r3, [pc, #76]	; (403010 <xTaskRemoveFromEventList+0x84>)
  402fc2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402fc6:	4b13      	ldr	r3, [pc, #76]	; (403014 <xTaskRemoveFromEventList+0x88>)
  402fc8:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402fca:	4b13      	ldr	r3, [pc, #76]	; (403018 <xTaskRemoveFromEventList+0x8c>)
  402fcc:	681b      	ldr	r3, [r3, #0]
  402fce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402fd2:	429a      	cmp	r2, r3
  402fd4:	d913      	bls.n	402ffe <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402fd6:	2001      	movs	r0, #1
  402fd8:	4b10      	ldr	r3, [pc, #64]	; (40301c <xTaskRemoveFromEventList+0x90>)
  402fda:	6018      	str	r0, [r3, #0]
  402fdc:	bd38      	pop	{r3, r4, r5, pc}
  402fde:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fe2:	b672      	cpsid	i
  402fe4:	f383 8811 	msr	BASEPRI, r3
  402fe8:	f3bf 8f6f 	isb	sy
  402fec:	f3bf 8f4f 	dsb	sy
  402ff0:	b662      	cpsie	i
  402ff2:	e7fe      	b.n	402ff2 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402ff4:	4629      	mov	r1, r5
  402ff6:	480a      	ldr	r0, [pc, #40]	; (403020 <xTaskRemoveFromEventList+0x94>)
  402ff8:	4b06      	ldr	r3, [pc, #24]	; (403014 <xTaskRemoveFromEventList+0x88>)
  402ffa:	4798      	blx	r3
  402ffc:	e7e5      	b.n	402fca <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402ffe:	2000      	movs	r0, #0
}
  403000:	bd38      	pop	{r3, r4, r5, pc}
  403002:	bf00      	nop
  403004:	00401a25 	.word	0x00401a25
  403008:	20400cf8 	.word	0x20400cf8
  40300c:	20400d04 	.word	0x20400d04
  403010:	20400c8c 	.word	0x20400c8c
  403014:	004019d9 	.word	0x004019d9
  403018:	20400c80 	.word	0x20400c80
  40301c:	20400d7c 	.word	0x20400d7c
  403020:	20400d38 	.word	0x20400d38

00403024 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  403024:	b130      	cbz	r0, 403034 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403026:	4a09      	ldr	r2, [pc, #36]	; (40304c <vTaskSetTimeOutState+0x28>)
  403028:	6812      	ldr	r2, [r2, #0]
  40302a:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40302c:	4a08      	ldr	r2, [pc, #32]	; (403050 <vTaskSetTimeOutState+0x2c>)
  40302e:	6812      	ldr	r2, [r2, #0]
  403030:	6042      	str	r2, [r0, #4]
  403032:	4770      	bx	lr
  403034:	f04f 0380 	mov.w	r3, #128	; 0x80
  403038:	b672      	cpsid	i
  40303a:	f383 8811 	msr	BASEPRI, r3
  40303e:	f3bf 8f6f 	isb	sy
  403042:	f3bf 8f4f 	dsb	sy
  403046:	b662      	cpsie	i
  403048:	e7fe      	b.n	403048 <vTaskSetTimeOutState+0x24>
  40304a:	bf00      	nop
  40304c:	20400d34 	.word	0x20400d34
  403050:	20400d78 	.word	0x20400d78

00403054 <xTaskCheckForTimeOut>:
{
  403054:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  403056:	b1c0      	cbz	r0, 40308a <xTaskCheckForTimeOut+0x36>
  403058:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40305a:	b309      	cbz	r1, 4030a0 <xTaskCheckForTimeOut+0x4c>
  40305c:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40305e:	4b1d      	ldr	r3, [pc, #116]	; (4030d4 <xTaskCheckForTimeOut+0x80>)
  403060:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  403062:	4b1d      	ldr	r3, [pc, #116]	; (4030d8 <xTaskCheckForTimeOut+0x84>)
  403064:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  403066:	682b      	ldr	r3, [r5, #0]
  403068:	f1b3 3fff 	cmp.w	r3, #4294967295
  40306c:	d02e      	beq.n	4030cc <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  40306e:	491b      	ldr	r1, [pc, #108]	; (4030dc <xTaskCheckForTimeOut+0x88>)
  403070:	6809      	ldr	r1, [r1, #0]
  403072:	6820      	ldr	r0, [r4, #0]
  403074:	4288      	cmp	r0, r1
  403076:	d002      	beq.n	40307e <xTaskCheckForTimeOut+0x2a>
  403078:	6861      	ldr	r1, [r4, #4]
  40307a:	428a      	cmp	r2, r1
  40307c:	d228      	bcs.n	4030d0 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  40307e:	6861      	ldr	r1, [r4, #4]
  403080:	1a50      	subs	r0, r2, r1
  403082:	4283      	cmp	r3, r0
  403084:	d817      	bhi.n	4030b6 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  403086:	2401      	movs	r4, #1
  403088:	e01c      	b.n	4030c4 <xTaskCheckForTimeOut+0x70>
  40308a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40308e:	b672      	cpsid	i
  403090:	f383 8811 	msr	BASEPRI, r3
  403094:	f3bf 8f6f 	isb	sy
  403098:	f3bf 8f4f 	dsb	sy
  40309c:	b662      	cpsie	i
  40309e:	e7fe      	b.n	40309e <xTaskCheckForTimeOut+0x4a>
  4030a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030a4:	b672      	cpsid	i
  4030a6:	f383 8811 	msr	BASEPRI, r3
  4030aa:	f3bf 8f6f 	isb	sy
  4030ae:	f3bf 8f4f 	dsb	sy
  4030b2:	b662      	cpsie	i
  4030b4:	e7fe      	b.n	4030b4 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4030b6:	1a9b      	subs	r3, r3, r2
  4030b8:	440b      	add	r3, r1
  4030ba:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4030bc:	4620      	mov	r0, r4
  4030be:	4b08      	ldr	r3, [pc, #32]	; (4030e0 <xTaskCheckForTimeOut+0x8c>)
  4030c0:	4798      	blx	r3
			xReturn = pdFALSE;
  4030c2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4030c4:	4b07      	ldr	r3, [pc, #28]	; (4030e4 <xTaskCheckForTimeOut+0x90>)
  4030c6:	4798      	blx	r3
}
  4030c8:	4620      	mov	r0, r4
  4030ca:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  4030cc:	2400      	movs	r4, #0
  4030ce:	e7f9      	b.n	4030c4 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  4030d0:	2401      	movs	r4, #1
  4030d2:	e7f7      	b.n	4030c4 <xTaskCheckForTimeOut+0x70>
  4030d4:	00401b09 	.word	0x00401b09
  4030d8:	20400d78 	.word	0x20400d78
  4030dc:	20400d34 	.word	0x20400d34
  4030e0:	00403025 	.word	0x00403025
  4030e4:	00401b55 	.word	0x00401b55

004030e8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  4030e8:	2201      	movs	r2, #1
  4030ea:	4b01      	ldr	r3, [pc, #4]	; (4030f0 <vTaskMissedYield+0x8>)
  4030ec:	601a      	str	r2, [r3, #0]
  4030ee:	4770      	bx	lr
  4030f0:	20400d7c 	.word	0x20400d7c

004030f4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  4030f4:	4b05      	ldr	r3, [pc, #20]	; (40310c <xTaskGetSchedulerState+0x18>)
  4030f6:	681b      	ldr	r3, [r3, #0]
  4030f8:	b133      	cbz	r3, 403108 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4030fa:	4b05      	ldr	r3, [pc, #20]	; (403110 <xTaskGetSchedulerState+0x1c>)
  4030fc:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4030fe:	2b00      	cmp	r3, #0
  403100:	bf0c      	ite	eq
  403102:	2002      	moveq	r0, #2
  403104:	2000      	movne	r0, #0
  403106:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403108:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  40310a:	4770      	bx	lr
  40310c:	20400d4c 	.word	0x20400d4c
  403110:	20400cf8 	.word	0x20400cf8

00403114 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403114:	2800      	cmp	r0, #0
  403116:	d044      	beq.n	4031a2 <vTaskPriorityInherit+0x8e>
	{
  403118:	b538      	push	{r3, r4, r5, lr}
  40311a:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40311c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40311e:	4921      	ldr	r1, [pc, #132]	; (4031a4 <vTaskPriorityInherit+0x90>)
  403120:	6809      	ldr	r1, [r1, #0]
  403122:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403124:	428a      	cmp	r2, r1
  403126:	d214      	bcs.n	403152 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403128:	6981      	ldr	r1, [r0, #24]
  40312a:	2900      	cmp	r1, #0
  40312c:	db05      	blt.n	40313a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40312e:	491d      	ldr	r1, [pc, #116]	; (4031a4 <vTaskPriorityInherit+0x90>)
  403130:	6809      	ldr	r1, [r1, #0]
  403132:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403134:	f1c1 0105 	rsb	r1, r1, #5
  403138:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40313a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40313e:	491a      	ldr	r1, [pc, #104]	; (4031a8 <vTaskPriorityInherit+0x94>)
  403140:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  403144:	6961      	ldr	r1, [r4, #20]
  403146:	4291      	cmp	r1, r2
  403148:	d004      	beq.n	403154 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40314a:	4a16      	ldr	r2, [pc, #88]	; (4031a4 <vTaskPriorityInherit+0x90>)
  40314c:	6812      	ldr	r2, [r2, #0]
  40314e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  403150:	62e2      	str	r2, [r4, #44]	; 0x2c
  403152:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403154:	1d25      	adds	r5, r4, #4
  403156:	4628      	mov	r0, r5
  403158:	4b14      	ldr	r3, [pc, #80]	; (4031ac <vTaskPriorityInherit+0x98>)
  40315a:	4798      	blx	r3
  40315c:	b970      	cbnz	r0, 40317c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40315e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403160:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403164:	4a10      	ldr	r2, [pc, #64]	; (4031a8 <vTaskPriorityInherit+0x94>)
  403166:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40316a:	b93a      	cbnz	r2, 40317c <vTaskPriorityInherit+0x68>
  40316c:	4810      	ldr	r0, [pc, #64]	; (4031b0 <vTaskPriorityInherit+0x9c>)
  40316e:	6802      	ldr	r2, [r0, #0]
  403170:	2101      	movs	r1, #1
  403172:	fa01 f303 	lsl.w	r3, r1, r3
  403176:	ea22 0303 	bic.w	r3, r2, r3
  40317a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40317c:	4b09      	ldr	r3, [pc, #36]	; (4031a4 <vTaskPriorityInherit+0x90>)
  40317e:	681b      	ldr	r3, [r3, #0]
  403180:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403182:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403184:	4a0a      	ldr	r2, [pc, #40]	; (4031b0 <vTaskPriorityInherit+0x9c>)
  403186:	6811      	ldr	r1, [r2, #0]
  403188:	2301      	movs	r3, #1
  40318a:	4083      	lsls	r3, r0
  40318c:	430b      	orrs	r3, r1
  40318e:	6013      	str	r3, [r2, #0]
  403190:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403194:	4629      	mov	r1, r5
  403196:	4b04      	ldr	r3, [pc, #16]	; (4031a8 <vTaskPriorityInherit+0x94>)
  403198:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40319c:	4b05      	ldr	r3, [pc, #20]	; (4031b4 <vTaskPriorityInherit+0xa0>)
  40319e:	4798      	blx	r3
  4031a0:	bd38      	pop	{r3, r4, r5, pc}
  4031a2:	4770      	bx	lr
  4031a4:	20400c80 	.word	0x20400c80
  4031a8:	20400c8c 	.word	0x20400c8c
  4031ac:	00401a25 	.word	0x00401a25
  4031b0:	20400d04 	.word	0x20400d04
  4031b4:	004019d9 	.word	0x004019d9

004031b8 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4031b8:	2800      	cmp	r0, #0
  4031ba:	d04d      	beq.n	403258 <xTaskPriorityDisinherit+0xa0>
	{
  4031bc:	b538      	push	{r3, r4, r5, lr}
  4031be:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4031c0:	4a27      	ldr	r2, [pc, #156]	; (403260 <xTaskPriorityDisinherit+0xa8>)
  4031c2:	6812      	ldr	r2, [r2, #0]
  4031c4:	4290      	cmp	r0, r2
  4031c6:	d00a      	beq.n	4031de <xTaskPriorityDisinherit+0x26>
  4031c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4031cc:	b672      	cpsid	i
  4031ce:	f383 8811 	msr	BASEPRI, r3
  4031d2:	f3bf 8f6f 	isb	sy
  4031d6:	f3bf 8f4f 	dsb	sy
  4031da:	b662      	cpsie	i
  4031dc:	e7fe      	b.n	4031dc <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  4031de:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4031e0:	b952      	cbnz	r2, 4031f8 <xTaskPriorityDisinherit+0x40>
  4031e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4031e6:	b672      	cpsid	i
  4031e8:	f383 8811 	msr	BASEPRI, r3
  4031ec:	f3bf 8f6f 	isb	sy
  4031f0:	f3bf 8f4f 	dsb	sy
  4031f4:	b662      	cpsie	i
  4031f6:	e7fe      	b.n	4031f6 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  4031f8:	3a01      	subs	r2, #1
  4031fa:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4031fc:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4031fe:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403200:	4288      	cmp	r0, r1
  403202:	d02b      	beq.n	40325c <xTaskPriorityDisinherit+0xa4>
  403204:	bb52      	cbnz	r2, 40325c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403206:	1d25      	adds	r5, r4, #4
  403208:	4628      	mov	r0, r5
  40320a:	4b16      	ldr	r3, [pc, #88]	; (403264 <xTaskPriorityDisinherit+0xac>)
  40320c:	4798      	blx	r3
  40320e:	b968      	cbnz	r0, 40322c <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403210:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  403212:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403216:	4b14      	ldr	r3, [pc, #80]	; (403268 <xTaskPriorityDisinherit+0xb0>)
  403218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40321c:	b933      	cbnz	r3, 40322c <xTaskPriorityDisinherit+0x74>
  40321e:	4813      	ldr	r0, [pc, #76]	; (40326c <xTaskPriorityDisinherit+0xb4>)
  403220:	6803      	ldr	r3, [r0, #0]
  403222:	2201      	movs	r2, #1
  403224:	408a      	lsls	r2, r1
  403226:	ea23 0302 	bic.w	r3, r3, r2
  40322a:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  40322c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  40322e:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403230:	f1c0 0305 	rsb	r3, r0, #5
  403234:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  403236:	4a0d      	ldr	r2, [pc, #52]	; (40326c <xTaskPriorityDisinherit+0xb4>)
  403238:	6811      	ldr	r1, [r2, #0]
  40323a:	2401      	movs	r4, #1
  40323c:	fa04 f300 	lsl.w	r3, r4, r0
  403240:	430b      	orrs	r3, r1
  403242:	6013      	str	r3, [r2, #0]
  403244:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403248:	4629      	mov	r1, r5
  40324a:	4b07      	ldr	r3, [pc, #28]	; (403268 <xTaskPriorityDisinherit+0xb0>)
  40324c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403250:	4b07      	ldr	r3, [pc, #28]	; (403270 <xTaskPriorityDisinherit+0xb8>)
  403252:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  403254:	4620      	mov	r0, r4
  403256:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  403258:	2000      	movs	r0, #0
  40325a:	4770      	bx	lr
  40325c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40325e:	bd38      	pop	{r3, r4, r5, pc}
  403260:	20400c80 	.word	0x20400c80
  403264:	00401a25 	.word	0x00401a25
  403268:	20400c8c 	.word	0x20400c8c
  40326c:	20400d04 	.word	0x20400d04
  403270:	004019d9 	.word	0x004019d9

00403274 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403274:	4b05      	ldr	r3, [pc, #20]	; (40328c <pvTaskIncrementMutexHeldCount+0x18>)
  403276:	681b      	ldr	r3, [r3, #0]
  403278:	b123      	cbz	r3, 403284 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40327a:	4b04      	ldr	r3, [pc, #16]	; (40328c <pvTaskIncrementMutexHeldCount+0x18>)
  40327c:	681a      	ldr	r2, [r3, #0]
  40327e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403280:	3301      	adds	r3, #1
  403282:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403284:	4b01      	ldr	r3, [pc, #4]	; (40328c <pvTaskIncrementMutexHeldCount+0x18>)
  403286:	6818      	ldr	r0, [r3, #0]
	}
  403288:	4770      	bx	lr
  40328a:	bf00      	nop
  40328c:	20400c80 	.word	0x20400c80

00403290 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403290:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403292:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403294:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  403296:	4291      	cmp	r1, r2
  403298:	d80c      	bhi.n	4032b4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40329a:	1ad2      	subs	r2, r2, r3
  40329c:	6983      	ldr	r3, [r0, #24]
  40329e:	429a      	cmp	r2, r3
  4032a0:	d301      	bcc.n	4032a6 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4032a2:	2001      	movs	r0, #1
  4032a4:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4032a6:	1d01      	adds	r1, r0, #4
  4032a8:	4b09      	ldr	r3, [pc, #36]	; (4032d0 <prvInsertTimerInActiveList+0x40>)
  4032aa:	6818      	ldr	r0, [r3, #0]
  4032ac:	4b09      	ldr	r3, [pc, #36]	; (4032d4 <prvInsertTimerInActiveList+0x44>)
  4032ae:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4032b0:	2000      	movs	r0, #0
  4032b2:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4032b4:	429a      	cmp	r2, r3
  4032b6:	d203      	bcs.n	4032c0 <prvInsertTimerInActiveList+0x30>
  4032b8:	4299      	cmp	r1, r3
  4032ba:	d301      	bcc.n	4032c0 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4032bc:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4032be:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4032c0:	1d01      	adds	r1, r0, #4
  4032c2:	4b05      	ldr	r3, [pc, #20]	; (4032d8 <prvInsertTimerInActiveList+0x48>)
  4032c4:	6818      	ldr	r0, [r3, #0]
  4032c6:	4b03      	ldr	r3, [pc, #12]	; (4032d4 <prvInsertTimerInActiveList+0x44>)
  4032c8:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4032ca:	2000      	movs	r0, #0
  4032cc:	bd08      	pop	{r3, pc}
  4032ce:	bf00      	nop
  4032d0:	20400d84 	.word	0x20400d84
  4032d4:	004019f1 	.word	0x004019f1
  4032d8:	20400d80 	.word	0x20400d80

004032dc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4032dc:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4032de:	4b15      	ldr	r3, [pc, #84]	; (403334 <prvCheckForValidListAndQueue+0x58>)
  4032e0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4032e2:	4b15      	ldr	r3, [pc, #84]	; (403338 <prvCheckForValidListAndQueue+0x5c>)
  4032e4:	681b      	ldr	r3, [r3, #0]
  4032e6:	b113      	cbz	r3, 4032ee <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4032e8:	4b14      	ldr	r3, [pc, #80]	; (40333c <prvCheckForValidListAndQueue+0x60>)
  4032ea:	4798      	blx	r3
  4032ec:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4032ee:	4d14      	ldr	r5, [pc, #80]	; (403340 <prvCheckForValidListAndQueue+0x64>)
  4032f0:	4628      	mov	r0, r5
  4032f2:	4e14      	ldr	r6, [pc, #80]	; (403344 <prvCheckForValidListAndQueue+0x68>)
  4032f4:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4032f6:	4c14      	ldr	r4, [pc, #80]	; (403348 <prvCheckForValidListAndQueue+0x6c>)
  4032f8:	4620      	mov	r0, r4
  4032fa:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4032fc:	4b13      	ldr	r3, [pc, #76]	; (40334c <prvCheckForValidListAndQueue+0x70>)
  4032fe:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403300:	4b13      	ldr	r3, [pc, #76]	; (403350 <prvCheckForValidListAndQueue+0x74>)
  403302:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403304:	2200      	movs	r2, #0
  403306:	2110      	movs	r1, #16
  403308:	2005      	movs	r0, #5
  40330a:	4b12      	ldr	r3, [pc, #72]	; (403354 <prvCheckForValidListAndQueue+0x78>)
  40330c:	4798      	blx	r3
  40330e:	4b0a      	ldr	r3, [pc, #40]	; (403338 <prvCheckForValidListAndQueue+0x5c>)
  403310:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  403312:	b118      	cbz	r0, 40331c <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403314:	4910      	ldr	r1, [pc, #64]	; (403358 <prvCheckForValidListAndQueue+0x7c>)
  403316:	4b11      	ldr	r3, [pc, #68]	; (40335c <prvCheckForValidListAndQueue+0x80>)
  403318:	4798      	blx	r3
  40331a:	e7e5      	b.n	4032e8 <prvCheckForValidListAndQueue+0xc>
  40331c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403320:	b672      	cpsid	i
  403322:	f383 8811 	msr	BASEPRI, r3
  403326:	f3bf 8f6f 	isb	sy
  40332a:	f3bf 8f4f 	dsb	sy
  40332e:	b662      	cpsie	i
  403330:	e7fe      	b.n	403330 <prvCheckForValidListAndQueue+0x54>
  403332:	bf00      	nop
  403334:	00401b09 	.word	0x00401b09
  403338:	20400db4 	.word	0x20400db4
  40333c:	00401b55 	.word	0x00401b55
  403340:	20400d88 	.word	0x20400d88
  403344:	004019bd 	.word	0x004019bd
  403348:	20400d9c 	.word	0x20400d9c
  40334c:	20400d80 	.word	0x20400d80
  403350:	20400d84 	.word	0x20400d84
  403354:	00402029 	.word	0x00402029
  403358:	00407a40 	.word	0x00407a40
  40335c:	00402639 	.word	0x00402639

00403360 <xTimerCreateTimerTask>:
{
  403360:	b510      	push	{r4, lr}
  403362:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403364:	4b0f      	ldr	r3, [pc, #60]	; (4033a4 <xTimerCreateTimerTask+0x44>)
  403366:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403368:	4b0f      	ldr	r3, [pc, #60]	; (4033a8 <xTimerCreateTimerTask+0x48>)
  40336a:	681b      	ldr	r3, [r3, #0]
  40336c:	b173      	cbz	r3, 40338c <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  40336e:	2300      	movs	r3, #0
  403370:	9303      	str	r3, [sp, #12]
  403372:	9302      	str	r3, [sp, #8]
  403374:	9301      	str	r3, [sp, #4]
  403376:	2204      	movs	r2, #4
  403378:	9200      	str	r2, [sp, #0]
  40337a:	f44f 7282 	mov.w	r2, #260	; 0x104
  40337e:	490b      	ldr	r1, [pc, #44]	; (4033ac <xTimerCreateTimerTask+0x4c>)
  403380:	480b      	ldr	r0, [pc, #44]	; (4033b0 <xTimerCreateTimerTask+0x50>)
  403382:	4c0c      	ldr	r4, [pc, #48]	; (4033b4 <xTimerCreateTimerTask+0x54>)
  403384:	47a0      	blx	r4
	configASSERT( xReturn );
  403386:	b108      	cbz	r0, 40338c <xTimerCreateTimerTask+0x2c>
}
  403388:	b004      	add	sp, #16
  40338a:	bd10      	pop	{r4, pc}
  40338c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403390:	b672      	cpsid	i
  403392:	f383 8811 	msr	BASEPRI, r3
  403396:	f3bf 8f6f 	isb	sy
  40339a:	f3bf 8f4f 	dsb	sy
  40339e:	b662      	cpsie	i
  4033a0:	e7fe      	b.n	4033a0 <xTimerCreateTimerTask+0x40>
  4033a2:	bf00      	nop
  4033a4:	004032dd 	.word	0x004032dd
  4033a8:	20400db4 	.word	0x20400db4
  4033ac:	00407a48 	.word	0x00407a48
  4033b0:	004034e1 	.word	0x004034e1
  4033b4:	00402749 	.word	0x00402749

004033b8 <xTimerGenericCommand>:
	configASSERT( xTimer );
  4033b8:	b1d8      	cbz	r0, 4033f2 <xTimerGenericCommand+0x3a>
{
  4033ba:	b530      	push	{r4, r5, lr}
  4033bc:	b085      	sub	sp, #20
  4033be:	4615      	mov	r5, r2
  4033c0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  4033c2:	4a15      	ldr	r2, [pc, #84]	; (403418 <xTimerGenericCommand+0x60>)
  4033c4:	6810      	ldr	r0, [r2, #0]
  4033c6:	b320      	cbz	r0, 403412 <xTimerGenericCommand+0x5a>
  4033c8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  4033ca:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4033cc:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4033ce:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4033d0:	2905      	cmp	r1, #5
  4033d2:	dc19      	bgt.n	403408 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4033d4:	4b11      	ldr	r3, [pc, #68]	; (40341c <xTimerGenericCommand+0x64>)
  4033d6:	4798      	blx	r3
  4033d8:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  4033da:	f04f 0300 	mov.w	r3, #0
  4033de:	bf0c      	ite	eq
  4033e0:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  4033e2:	461a      	movne	r2, r3
  4033e4:	4669      	mov	r1, sp
  4033e6:	480c      	ldr	r0, [pc, #48]	; (403418 <xTimerGenericCommand+0x60>)
  4033e8:	6800      	ldr	r0, [r0, #0]
  4033ea:	4c0d      	ldr	r4, [pc, #52]	; (403420 <xTimerGenericCommand+0x68>)
  4033ec:	47a0      	blx	r4
}
  4033ee:	b005      	add	sp, #20
  4033f0:	bd30      	pop	{r4, r5, pc}
  4033f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4033f6:	b672      	cpsid	i
  4033f8:	f383 8811 	msr	BASEPRI, r3
  4033fc:	f3bf 8f6f 	isb	sy
  403400:	f3bf 8f4f 	dsb	sy
  403404:	b662      	cpsie	i
  403406:	e7fe      	b.n	403406 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403408:	2300      	movs	r3, #0
  40340a:	4669      	mov	r1, sp
  40340c:	4c05      	ldr	r4, [pc, #20]	; (403424 <xTimerGenericCommand+0x6c>)
  40340e:	47a0      	blx	r4
  403410:	e7ed      	b.n	4033ee <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403412:	2000      	movs	r0, #0
	return xReturn;
  403414:	e7eb      	b.n	4033ee <xTimerGenericCommand+0x36>
  403416:	bf00      	nop
  403418:	20400db4 	.word	0x20400db4
  40341c:	004030f5 	.word	0x004030f5
  403420:	004020a5 	.word	0x004020a5
  403424:	00402289 	.word	0x00402289

00403428 <prvSampleTimeNow>:
{
  403428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40342c:	b082      	sub	sp, #8
  40342e:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403430:	4b24      	ldr	r3, [pc, #144]	; (4034c4 <prvSampleTimeNow+0x9c>)
  403432:	4798      	blx	r3
  403434:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403436:	4b24      	ldr	r3, [pc, #144]	; (4034c8 <prvSampleTimeNow+0xa0>)
  403438:	681b      	ldr	r3, [r3, #0]
  40343a:	4298      	cmp	r0, r3
  40343c:	d31b      	bcc.n	403476 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  40343e:	2300      	movs	r3, #0
  403440:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403444:	4b20      	ldr	r3, [pc, #128]	; (4034c8 <prvSampleTimeNow+0xa0>)
  403446:	601f      	str	r7, [r3, #0]
}
  403448:	4638      	mov	r0, r7
  40344a:	b002      	add	sp, #8
  40344c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403450:	2100      	movs	r1, #0
  403452:	9100      	str	r1, [sp, #0]
  403454:	460b      	mov	r3, r1
  403456:	4652      	mov	r2, sl
  403458:	4620      	mov	r0, r4
  40345a:	4c1c      	ldr	r4, [pc, #112]	; (4034cc <prvSampleTimeNow+0xa4>)
  40345c:	47a0      	blx	r4
				configASSERT( xResult );
  40345e:	b960      	cbnz	r0, 40347a <prvSampleTimeNow+0x52>
  403460:	f04f 0380 	mov.w	r3, #128	; 0x80
  403464:	b672      	cpsid	i
  403466:	f383 8811 	msr	BASEPRI, r3
  40346a:	f3bf 8f6f 	isb	sy
  40346e:	f3bf 8f4f 	dsb	sy
  403472:	b662      	cpsie	i
  403474:	e7fe      	b.n	403474 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403476:	4d16      	ldr	r5, [pc, #88]	; (4034d0 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403478:	4e16      	ldr	r6, [pc, #88]	; (4034d4 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40347a:	682b      	ldr	r3, [r5, #0]
  40347c:	681a      	ldr	r2, [r3, #0]
  40347e:	b1c2      	cbz	r2, 4034b2 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403480:	68db      	ldr	r3, [r3, #12]
  403482:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403486:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403488:	f104 0904 	add.w	r9, r4, #4
  40348c:	4648      	mov	r0, r9
  40348e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403490:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403492:	4620      	mov	r0, r4
  403494:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403496:	69e3      	ldr	r3, [r4, #28]
  403498:	2b01      	cmp	r3, #1
  40349a:	d1ee      	bne.n	40347a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40349c:	69a3      	ldr	r3, [r4, #24]
  40349e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4034a0:	459a      	cmp	sl, r3
  4034a2:	d2d5      	bcs.n	403450 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4034a4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4034a6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4034a8:	4649      	mov	r1, r9
  4034aa:	6828      	ldr	r0, [r5, #0]
  4034ac:	4b0a      	ldr	r3, [pc, #40]	; (4034d8 <prvSampleTimeNow+0xb0>)
  4034ae:	4798      	blx	r3
  4034b0:	e7e3      	b.n	40347a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  4034b2:	4a0a      	ldr	r2, [pc, #40]	; (4034dc <prvSampleTimeNow+0xb4>)
  4034b4:	6810      	ldr	r0, [r2, #0]
  4034b6:	4906      	ldr	r1, [pc, #24]	; (4034d0 <prvSampleTimeNow+0xa8>)
  4034b8:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4034ba:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  4034bc:	2301      	movs	r3, #1
  4034be:	f8c8 3000 	str.w	r3, [r8]
  4034c2:	e7bf      	b.n	403444 <prvSampleTimeNow+0x1c>
  4034c4:	00402a19 	.word	0x00402a19
  4034c8:	20400db0 	.word	0x20400db0
  4034cc:	004033b9 	.word	0x004033b9
  4034d0:	20400d80 	.word	0x20400d80
  4034d4:	00401a25 	.word	0x00401a25
  4034d8:	004019f1 	.word	0x004019f1
  4034dc:	20400d84 	.word	0x20400d84

004034e0 <prvTimerTask>:
{
  4034e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4034e4:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4034e6:	4e75      	ldr	r6, [pc, #468]	; (4036bc <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  4034e8:	4f75      	ldr	r7, [pc, #468]	; (4036c0 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  4034ea:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4036e8 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4034ee:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4036ec <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4034f2:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  4034f4:	681a      	ldr	r2, [r3, #0]
  4034f6:	2a00      	cmp	r2, #0
  4034f8:	f000 80ce 	beq.w	403698 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4034fc:	68db      	ldr	r3, [r3, #12]
  4034fe:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403500:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403502:	a804      	add	r0, sp, #16
  403504:	4b6f      	ldr	r3, [pc, #444]	; (4036c4 <prvTimerTask+0x1e4>)
  403506:	4798      	blx	r3
  403508:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40350a:	9b04      	ldr	r3, [sp, #16]
  40350c:	2b00      	cmp	r3, #0
  40350e:	d144      	bne.n	40359a <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403510:	42a0      	cmp	r0, r4
  403512:	d212      	bcs.n	40353a <prvTimerTask+0x5a>
  403514:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403516:	1b61      	subs	r1, r4, r5
  403518:	4b6b      	ldr	r3, [pc, #428]	; (4036c8 <prvTimerTask+0x1e8>)
  40351a:	6818      	ldr	r0, [r3, #0]
  40351c:	4b6b      	ldr	r3, [pc, #428]	; (4036cc <prvTimerTask+0x1ec>)
  40351e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403520:	4b6b      	ldr	r3, [pc, #428]	; (4036d0 <prvTimerTask+0x1f0>)
  403522:	4798      	blx	r3
  403524:	2800      	cmp	r0, #0
  403526:	d13a      	bne.n	40359e <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403528:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40352c:	f8c9 3000 	str.w	r3, [r9]
  403530:	f3bf 8f4f 	dsb	sy
  403534:	f3bf 8f6f 	isb	sy
  403538:	e031      	b.n	40359e <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  40353a:	4b65      	ldr	r3, [pc, #404]	; (4036d0 <prvTimerTask+0x1f0>)
  40353c:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40353e:	6833      	ldr	r3, [r6, #0]
  403540:	68db      	ldr	r3, [r3, #12]
  403542:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403546:	f10a 0004 	add.w	r0, sl, #4
  40354a:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40354c:	f8da 301c 	ldr.w	r3, [sl, #28]
  403550:	2b01      	cmp	r3, #1
  403552:	d004      	beq.n	40355e <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403554:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403558:	4650      	mov	r0, sl
  40355a:	4798      	blx	r3
  40355c:	e01f      	b.n	40359e <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40355e:	f8da 1018 	ldr.w	r1, [sl, #24]
  403562:	4623      	mov	r3, r4
  403564:	462a      	mov	r2, r5
  403566:	4421      	add	r1, r4
  403568:	4650      	mov	r0, sl
  40356a:	4d5a      	ldr	r5, [pc, #360]	; (4036d4 <prvTimerTask+0x1f4>)
  40356c:	47a8      	blx	r5
  40356e:	2801      	cmp	r0, #1
  403570:	d1f0      	bne.n	403554 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403572:	2100      	movs	r1, #0
  403574:	9100      	str	r1, [sp, #0]
  403576:	460b      	mov	r3, r1
  403578:	4622      	mov	r2, r4
  40357a:	4650      	mov	r0, sl
  40357c:	4c56      	ldr	r4, [pc, #344]	; (4036d8 <prvTimerTask+0x1f8>)
  40357e:	47a0      	blx	r4
			configASSERT( xResult );
  403580:	2800      	cmp	r0, #0
  403582:	d1e7      	bne.n	403554 <prvTimerTask+0x74>
  403584:	f04f 0380 	mov.w	r3, #128	; 0x80
  403588:	b672      	cpsid	i
  40358a:	f383 8811 	msr	BASEPRI, r3
  40358e:	f3bf 8f6f 	isb	sy
  403592:	f3bf 8f4f 	dsb	sy
  403596:	b662      	cpsie	i
  403598:	e7fe      	b.n	403598 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  40359a:	4b4d      	ldr	r3, [pc, #308]	; (4036d0 <prvTimerTask+0x1f0>)
  40359c:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40359e:	4d4a      	ldr	r5, [pc, #296]	; (4036c8 <prvTimerTask+0x1e8>)
  4035a0:	4c4e      	ldr	r4, [pc, #312]	; (4036dc <prvTimerTask+0x1fc>)
  4035a2:	e006      	b.n	4035b2 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4035a4:	9907      	ldr	r1, [sp, #28]
  4035a6:	9806      	ldr	r0, [sp, #24]
  4035a8:	9b05      	ldr	r3, [sp, #20]
  4035aa:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4035ac:	9b04      	ldr	r3, [sp, #16]
  4035ae:	2b00      	cmp	r3, #0
  4035b0:	da09      	bge.n	4035c6 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4035b2:	2300      	movs	r3, #0
  4035b4:	461a      	mov	r2, r3
  4035b6:	a904      	add	r1, sp, #16
  4035b8:	6828      	ldr	r0, [r5, #0]
  4035ba:	47a0      	blx	r4
  4035bc:	2800      	cmp	r0, #0
  4035be:	d098      	beq.n	4034f2 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4035c0:	9b04      	ldr	r3, [sp, #16]
  4035c2:	2b00      	cmp	r3, #0
  4035c4:	dbee      	blt.n	4035a4 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4035c6:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4035ca:	f8da 3014 	ldr.w	r3, [sl, #20]
  4035ce:	b113      	cbz	r3, 4035d6 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4035d0:	f10a 0004 	add.w	r0, sl, #4
  4035d4:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4035d6:	a803      	add	r0, sp, #12
  4035d8:	4b3a      	ldr	r3, [pc, #232]	; (4036c4 <prvTimerTask+0x1e4>)
  4035da:	4798      	blx	r3
			switch( xMessage.xMessageID )
  4035dc:	9b04      	ldr	r3, [sp, #16]
  4035de:	2b09      	cmp	r3, #9
  4035e0:	d8e7      	bhi.n	4035b2 <prvTimerTask+0xd2>
  4035e2:	a201      	add	r2, pc, #4	; (adr r2, 4035e8 <prvTimerTask+0x108>)
  4035e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4035e8:	00403611 	.word	0x00403611
  4035ec:	00403611 	.word	0x00403611
  4035f0:	00403611 	.word	0x00403611
  4035f4:	004035b3 	.word	0x004035b3
  4035f8:	00403665 	.word	0x00403665
  4035fc:	00403691 	.word	0x00403691
  403600:	00403611 	.word	0x00403611
  403604:	00403611 	.word	0x00403611
  403608:	004035b3 	.word	0x004035b3
  40360c:	00403665 	.word	0x00403665
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403610:	9c05      	ldr	r4, [sp, #20]
  403612:	f8da 1018 	ldr.w	r1, [sl, #24]
  403616:	4623      	mov	r3, r4
  403618:	4602      	mov	r2, r0
  40361a:	4421      	add	r1, r4
  40361c:	4650      	mov	r0, sl
  40361e:	4c2d      	ldr	r4, [pc, #180]	; (4036d4 <prvTimerTask+0x1f4>)
  403620:	47a0      	blx	r4
  403622:	2801      	cmp	r0, #1
  403624:	d1bc      	bne.n	4035a0 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403626:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40362a:	4650      	mov	r0, sl
  40362c:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40362e:	f8da 301c 	ldr.w	r3, [sl, #28]
  403632:	2b01      	cmp	r3, #1
  403634:	d1b4      	bne.n	4035a0 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403636:	f8da 2018 	ldr.w	r2, [sl, #24]
  40363a:	2100      	movs	r1, #0
  40363c:	9100      	str	r1, [sp, #0]
  40363e:	460b      	mov	r3, r1
  403640:	9805      	ldr	r0, [sp, #20]
  403642:	4402      	add	r2, r0
  403644:	4650      	mov	r0, sl
  403646:	4c24      	ldr	r4, [pc, #144]	; (4036d8 <prvTimerTask+0x1f8>)
  403648:	47a0      	blx	r4
							configASSERT( xResult );
  40364a:	2800      	cmp	r0, #0
  40364c:	d1a8      	bne.n	4035a0 <prvTimerTask+0xc0>
  40364e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403652:	b672      	cpsid	i
  403654:	f383 8811 	msr	BASEPRI, r3
  403658:	f3bf 8f6f 	isb	sy
  40365c:	f3bf 8f4f 	dsb	sy
  403660:	b662      	cpsie	i
  403662:	e7fe      	b.n	403662 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403664:	9905      	ldr	r1, [sp, #20]
  403666:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40366a:	b131      	cbz	r1, 40367a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40366c:	4603      	mov	r3, r0
  40366e:	4602      	mov	r2, r0
  403670:	4401      	add	r1, r0
  403672:	4650      	mov	r0, sl
  403674:	4c17      	ldr	r4, [pc, #92]	; (4036d4 <prvTimerTask+0x1f4>)
  403676:	47a0      	blx	r4
  403678:	e792      	b.n	4035a0 <prvTimerTask+0xc0>
  40367a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40367e:	b672      	cpsid	i
  403680:	f383 8811 	msr	BASEPRI, r3
  403684:	f3bf 8f6f 	isb	sy
  403688:	f3bf 8f4f 	dsb	sy
  40368c:	b662      	cpsie	i
  40368e:	e7fe      	b.n	40368e <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403690:	4650      	mov	r0, sl
  403692:	4b13      	ldr	r3, [pc, #76]	; (4036e0 <prvTimerTask+0x200>)
  403694:	4798      	blx	r3
  403696:	e783      	b.n	4035a0 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403698:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40369a:	a804      	add	r0, sp, #16
  40369c:	4b09      	ldr	r3, [pc, #36]	; (4036c4 <prvTimerTask+0x1e4>)
  40369e:	4798      	blx	r3
  4036a0:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4036a2:	9b04      	ldr	r3, [sp, #16]
  4036a4:	2b00      	cmp	r3, #0
  4036a6:	f47f af78 	bne.w	40359a <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4036aa:	4b0e      	ldr	r3, [pc, #56]	; (4036e4 <prvTimerTask+0x204>)
  4036ac:	681b      	ldr	r3, [r3, #0]
  4036ae:	681a      	ldr	r2, [r3, #0]
  4036b0:	fab2 f282 	clz	r2, r2
  4036b4:	0952      	lsrs	r2, r2, #5
  4036b6:	2400      	movs	r4, #0
  4036b8:	e72d      	b.n	403516 <prvTimerTask+0x36>
  4036ba:	bf00      	nop
  4036bc:	20400d80 	.word	0x20400d80
  4036c0:	00402a09 	.word	0x00402a09
  4036c4:	00403429 	.word	0x00403429
  4036c8:	20400db4 	.word	0x20400db4
  4036cc:	0040266d 	.word	0x0040266d
  4036d0:	00402b71 	.word	0x00402b71
  4036d4:	00403291 	.word	0x00403291
  4036d8:	004033b9 	.word	0x004033b9
  4036dc:	00402469 	.word	0x00402469
  4036e0:	00401d95 	.word	0x00401d95
  4036e4:	20400d84 	.word	0x20400d84
  4036e8:	e000ed04 	.word	0xe000ed04
  4036ec:	00401a25 	.word	0x00401a25

004036f0 <but1_callback>:
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
		xSemaphoreGiveFromISR(xSemaphoreRTT, 0);
	}
}

void but1_callback(void) {
  4036f0:	b510      	push	{r4, lr}
  4036f2:	b082      	sub	sp, #8
	printf("BUT1 \n");
  4036f4:	4807      	ldr	r0, [pc, #28]	; (403714 <but1_callback+0x24>)
  4036f6:	4b08      	ldr	r3, [pc, #32]	; (403718 <but1_callback+0x28>)
  4036f8:	4798      	blx	r3
	uint32_t id = 1;
  4036fa:	2301      	movs	r3, #1
  4036fc:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  4036fe:	2300      	movs	r3, #0
  403700:	aa02      	add	r2, sp, #8
  403702:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBtn, &id, &xHigherPriorityTaskWoken);
  403706:	a901      	add	r1, sp, #4
  403708:	4804      	ldr	r0, [pc, #16]	; (40371c <but1_callback+0x2c>)
  40370a:	6800      	ldr	r0, [r0, #0]
  40370c:	4c04      	ldr	r4, [pc, #16]	; (403720 <but1_callback+0x30>)
  40370e:	47a0      	blx	r4
}
  403710:	b002      	add	sp, #8
  403712:	bd10      	pop	{r4, pc}
  403714:	00407a50 	.word	0x00407a50
  403718:	00404805 	.word	0x00404805
  40371c:	20400ec0 	.word	0x20400ec0
  403720:	00402289 	.word	0x00402289

00403724 <but2_callback>:

void but2_callback(void) {
  403724:	b510      	push	{r4, lr}
  403726:	b082      	sub	sp, #8
	printf("BUT2 \n");
  403728:	4807      	ldr	r0, [pc, #28]	; (403748 <but2_callback+0x24>)
  40372a:	4b08      	ldr	r3, [pc, #32]	; (40374c <but2_callback+0x28>)
  40372c:	4798      	blx	r3
	uint32_t id = 2;
  40372e:	2302      	movs	r3, #2
  403730:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  403732:	2300      	movs	r3, #0
  403734:	aa02      	add	r2, sp, #8
  403736:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBtn, &id, &xHigherPriorityTaskWoken);
  40373a:	a901      	add	r1, sp, #4
  40373c:	4804      	ldr	r0, [pc, #16]	; (403750 <but2_callback+0x2c>)
  40373e:	6800      	ldr	r0, [r0, #0]
  403740:	4c04      	ldr	r4, [pc, #16]	; (403754 <but2_callback+0x30>)
  403742:	47a0      	blx	r4
}
  403744:	b002      	add	sp, #8
  403746:	bd10      	pop	{r4, pc}
  403748:	00407a58 	.word	0x00407a58
  40374c:	00404805 	.word	0x00404805
  403750:	20400ec0 	.word	0x20400ec0
  403754:	00402289 	.word	0x00402289

00403758 <but3_callback>:

void but3_callback(void) {
  403758:	b510      	push	{r4, lr}
  40375a:	b082      	sub	sp, #8
	printf("BUT3 \n");
  40375c:	4807      	ldr	r0, [pc, #28]	; (40377c <but3_callback+0x24>)
  40375e:	4b08      	ldr	r3, [pc, #32]	; (403780 <but3_callback+0x28>)
  403760:	4798      	blx	r3
	uint32_t id = 3;
  403762:	2303      	movs	r3, #3
  403764:	9301      	str	r3, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  403766:	2300      	movs	r3, #0
  403768:	aa02      	add	r2, sp, #8
  40376a:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBtn, &id, &xHigherPriorityTaskWoken);
  40376e:	a901      	add	r1, sp, #4
  403770:	4804      	ldr	r0, [pc, #16]	; (403784 <but3_callback+0x2c>)
  403772:	6800      	ldr	r0, [r0, #0]
  403774:	4c04      	ldr	r4, [pc, #16]	; (403788 <but3_callback+0x30>)
  403776:	47a0      	blx	r4
}
  403778:	b002      	add	sp, #8
  40377a:	bd10      	pop	{r4, pc}
  40377c:	00407a60 	.word	0x00407a60
  403780:	00404805 	.word	0x00404805
  403784:	20400ec0 	.word	0x20400ec0
  403788:	00402289 	.word	0x00402289

0040378c <AFEC_pot_Callback>:
static void AFEC_pot_Callback(void){
  40378c:	b510      	push	{r4, lr}
  40378e:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  403790:	4a07      	ldr	r2, [pc, #28]	; (4037b0 <AFEC_pot_Callback+0x24>)
  403792:	2300      	movs	r3, #0
  403794:	6653      	str	r3, [r2, #100]	; 0x64
	return afec->AFEC_CDR;
  403796:	6e92      	ldr	r2, [r2, #104]	; 0x68
	adc = afec_channel_get_value(AFEC_POT, AFEC_POT_CHANNEL);
  403798:	9201      	str	r2, [sp, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  40379a:	aa02      	add	r2, sp, #8
  40379c:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueADC, &adc, &xHigherPriorityTaskWoken);
  4037a0:	a901      	add	r1, sp, #4
  4037a2:	4804      	ldr	r0, [pc, #16]	; (4037b4 <AFEC_pot_Callback+0x28>)
  4037a4:	6800      	ldr	r0, [r0, #0]
  4037a6:	4c04      	ldr	r4, [pc, #16]	; (4037b8 <AFEC_pot_Callback+0x2c>)
  4037a8:	47a0      	blx	r4
}
  4037aa:	b002      	add	sp, #8
  4037ac:	bd10      	pop	{r4, pc}
  4037ae:	bf00      	nop
  4037b0:	4003c000 	.word	0x4003c000
  4037b4:	20400ec8 	.word	0x20400ec8
  4037b8:	00402289 	.word	0x00402289

004037bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4037bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4037be:	b083      	sub	sp, #12
  4037c0:	4605      	mov	r5, r0
  4037c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4037c4:	2300      	movs	r3, #0
  4037c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4037c8:	4b2a      	ldr	r3, [pc, #168]	; (403874 <usart_serial_getchar+0xb8>)
  4037ca:	4298      	cmp	r0, r3
  4037cc:	d013      	beq.n	4037f6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4037ce:	4b2a      	ldr	r3, [pc, #168]	; (403878 <usart_serial_getchar+0xbc>)
  4037d0:	4298      	cmp	r0, r3
  4037d2:	d018      	beq.n	403806 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4037d4:	4b29      	ldr	r3, [pc, #164]	; (40387c <usart_serial_getchar+0xc0>)
  4037d6:	4298      	cmp	r0, r3
  4037d8:	d01d      	beq.n	403816 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4037da:	4b29      	ldr	r3, [pc, #164]	; (403880 <usart_serial_getchar+0xc4>)
  4037dc:	429d      	cmp	r5, r3
  4037de:	d022      	beq.n	403826 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4037e0:	4b28      	ldr	r3, [pc, #160]	; (403884 <usart_serial_getchar+0xc8>)
  4037e2:	429d      	cmp	r5, r3
  4037e4:	d027      	beq.n	403836 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4037e6:	4b28      	ldr	r3, [pc, #160]	; (403888 <usart_serial_getchar+0xcc>)
  4037e8:	429d      	cmp	r5, r3
  4037ea:	d02e      	beq.n	40384a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4037ec:	4b27      	ldr	r3, [pc, #156]	; (40388c <usart_serial_getchar+0xd0>)
  4037ee:	429d      	cmp	r5, r3
  4037f0:	d035      	beq.n	40385e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4037f2:	b003      	add	sp, #12
  4037f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4037f6:	461f      	mov	r7, r3
  4037f8:	4e25      	ldr	r6, [pc, #148]	; (403890 <usart_serial_getchar+0xd4>)
  4037fa:	4621      	mov	r1, r4
  4037fc:	4638      	mov	r0, r7
  4037fe:	47b0      	blx	r6
  403800:	2800      	cmp	r0, #0
  403802:	d1fa      	bne.n	4037fa <usart_serial_getchar+0x3e>
  403804:	e7e9      	b.n	4037da <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403806:	461f      	mov	r7, r3
  403808:	4e21      	ldr	r6, [pc, #132]	; (403890 <usart_serial_getchar+0xd4>)
  40380a:	4621      	mov	r1, r4
  40380c:	4638      	mov	r0, r7
  40380e:	47b0      	blx	r6
  403810:	2800      	cmp	r0, #0
  403812:	d1fa      	bne.n	40380a <usart_serial_getchar+0x4e>
  403814:	e7e4      	b.n	4037e0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403816:	461f      	mov	r7, r3
  403818:	4e1d      	ldr	r6, [pc, #116]	; (403890 <usart_serial_getchar+0xd4>)
  40381a:	4621      	mov	r1, r4
  40381c:	4638      	mov	r0, r7
  40381e:	47b0      	blx	r6
  403820:	2800      	cmp	r0, #0
  403822:	d1fa      	bne.n	40381a <usart_serial_getchar+0x5e>
  403824:	e7df      	b.n	4037e6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403826:	461f      	mov	r7, r3
  403828:	4e19      	ldr	r6, [pc, #100]	; (403890 <usart_serial_getchar+0xd4>)
  40382a:	4621      	mov	r1, r4
  40382c:	4638      	mov	r0, r7
  40382e:	47b0      	blx	r6
  403830:	2800      	cmp	r0, #0
  403832:	d1fa      	bne.n	40382a <usart_serial_getchar+0x6e>
  403834:	e7da      	b.n	4037ec <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403836:	461e      	mov	r6, r3
  403838:	4d16      	ldr	r5, [pc, #88]	; (403894 <usart_serial_getchar+0xd8>)
  40383a:	a901      	add	r1, sp, #4
  40383c:	4630      	mov	r0, r6
  40383e:	47a8      	blx	r5
  403840:	2800      	cmp	r0, #0
  403842:	d1fa      	bne.n	40383a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403844:	9b01      	ldr	r3, [sp, #4]
  403846:	7023      	strb	r3, [r4, #0]
  403848:	e7d3      	b.n	4037f2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40384a:	461e      	mov	r6, r3
  40384c:	4d11      	ldr	r5, [pc, #68]	; (403894 <usart_serial_getchar+0xd8>)
  40384e:	a901      	add	r1, sp, #4
  403850:	4630      	mov	r0, r6
  403852:	47a8      	blx	r5
  403854:	2800      	cmp	r0, #0
  403856:	d1fa      	bne.n	40384e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403858:	9b01      	ldr	r3, [sp, #4]
  40385a:	7023      	strb	r3, [r4, #0]
  40385c:	e7c9      	b.n	4037f2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40385e:	461e      	mov	r6, r3
  403860:	4d0c      	ldr	r5, [pc, #48]	; (403894 <usart_serial_getchar+0xd8>)
  403862:	a901      	add	r1, sp, #4
  403864:	4630      	mov	r0, r6
  403866:	47a8      	blx	r5
  403868:	2800      	cmp	r0, #0
  40386a:	d1fa      	bne.n	403862 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40386c:	9b01      	ldr	r3, [sp, #4]
  40386e:	7023      	strb	r3, [r4, #0]
}
  403870:	e7bf      	b.n	4037f2 <usart_serial_getchar+0x36>
  403872:	bf00      	nop
  403874:	400e0800 	.word	0x400e0800
  403878:	400e0a00 	.word	0x400e0a00
  40387c:	400e1a00 	.word	0x400e1a00
  403880:	400e1c00 	.word	0x400e1c00
  403884:	40024000 	.word	0x40024000
  403888:	40028000 	.word	0x40028000
  40388c:	4002c000 	.word	0x4002c000
  403890:	004015e7 	.word	0x004015e7
  403894:	004016f3 	.word	0x004016f3

00403898 <usart_serial_putchar>:
{
  403898:	b570      	push	{r4, r5, r6, lr}
  40389a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  40389c:	4b2a      	ldr	r3, [pc, #168]	; (403948 <usart_serial_putchar+0xb0>)
  40389e:	4298      	cmp	r0, r3
  4038a0:	d013      	beq.n	4038ca <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4038a2:	4b2a      	ldr	r3, [pc, #168]	; (40394c <usart_serial_putchar+0xb4>)
  4038a4:	4298      	cmp	r0, r3
  4038a6:	d019      	beq.n	4038dc <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4038a8:	4b29      	ldr	r3, [pc, #164]	; (403950 <usart_serial_putchar+0xb8>)
  4038aa:	4298      	cmp	r0, r3
  4038ac:	d01f      	beq.n	4038ee <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4038ae:	4b29      	ldr	r3, [pc, #164]	; (403954 <usart_serial_putchar+0xbc>)
  4038b0:	4298      	cmp	r0, r3
  4038b2:	d025      	beq.n	403900 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4038b4:	4b28      	ldr	r3, [pc, #160]	; (403958 <usart_serial_putchar+0xc0>)
  4038b6:	4298      	cmp	r0, r3
  4038b8:	d02b      	beq.n	403912 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4038ba:	4b28      	ldr	r3, [pc, #160]	; (40395c <usart_serial_putchar+0xc4>)
  4038bc:	4298      	cmp	r0, r3
  4038be:	d031      	beq.n	403924 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4038c0:	4b27      	ldr	r3, [pc, #156]	; (403960 <usart_serial_putchar+0xc8>)
  4038c2:	4298      	cmp	r0, r3
  4038c4:	d037      	beq.n	403936 <usart_serial_putchar+0x9e>
	return 0;
  4038c6:	2000      	movs	r0, #0
}
  4038c8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4038ca:	461e      	mov	r6, r3
  4038cc:	4d25      	ldr	r5, [pc, #148]	; (403964 <usart_serial_putchar+0xcc>)
  4038ce:	4621      	mov	r1, r4
  4038d0:	4630      	mov	r0, r6
  4038d2:	47a8      	blx	r5
  4038d4:	2800      	cmp	r0, #0
  4038d6:	d1fa      	bne.n	4038ce <usart_serial_putchar+0x36>
		return 1;
  4038d8:	2001      	movs	r0, #1
  4038da:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4038dc:	461e      	mov	r6, r3
  4038de:	4d21      	ldr	r5, [pc, #132]	; (403964 <usart_serial_putchar+0xcc>)
  4038e0:	4621      	mov	r1, r4
  4038e2:	4630      	mov	r0, r6
  4038e4:	47a8      	blx	r5
  4038e6:	2800      	cmp	r0, #0
  4038e8:	d1fa      	bne.n	4038e0 <usart_serial_putchar+0x48>
		return 1;
  4038ea:	2001      	movs	r0, #1
  4038ec:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4038ee:	461e      	mov	r6, r3
  4038f0:	4d1c      	ldr	r5, [pc, #112]	; (403964 <usart_serial_putchar+0xcc>)
  4038f2:	4621      	mov	r1, r4
  4038f4:	4630      	mov	r0, r6
  4038f6:	47a8      	blx	r5
  4038f8:	2800      	cmp	r0, #0
  4038fa:	d1fa      	bne.n	4038f2 <usart_serial_putchar+0x5a>
		return 1;
  4038fc:	2001      	movs	r0, #1
  4038fe:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403900:	461e      	mov	r6, r3
  403902:	4d18      	ldr	r5, [pc, #96]	; (403964 <usart_serial_putchar+0xcc>)
  403904:	4621      	mov	r1, r4
  403906:	4630      	mov	r0, r6
  403908:	47a8      	blx	r5
  40390a:	2800      	cmp	r0, #0
  40390c:	d1fa      	bne.n	403904 <usart_serial_putchar+0x6c>
		return 1;
  40390e:	2001      	movs	r0, #1
  403910:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403912:	461e      	mov	r6, r3
  403914:	4d14      	ldr	r5, [pc, #80]	; (403968 <usart_serial_putchar+0xd0>)
  403916:	4621      	mov	r1, r4
  403918:	4630      	mov	r0, r6
  40391a:	47a8      	blx	r5
  40391c:	2800      	cmp	r0, #0
  40391e:	d1fa      	bne.n	403916 <usart_serial_putchar+0x7e>
		return 1;
  403920:	2001      	movs	r0, #1
  403922:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403924:	461e      	mov	r6, r3
  403926:	4d10      	ldr	r5, [pc, #64]	; (403968 <usart_serial_putchar+0xd0>)
  403928:	4621      	mov	r1, r4
  40392a:	4630      	mov	r0, r6
  40392c:	47a8      	blx	r5
  40392e:	2800      	cmp	r0, #0
  403930:	d1fa      	bne.n	403928 <usart_serial_putchar+0x90>
		return 1;
  403932:	2001      	movs	r0, #1
  403934:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403936:	461e      	mov	r6, r3
  403938:	4d0b      	ldr	r5, [pc, #44]	; (403968 <usart_serial_putchar+0xd0>)
  40393a:	4621      	mov	r1, r4
  40393c:	4630      	mov	r0, r6
  40393e:	47a8      	blx	r5
  403940:	2800      	cmp	r0, #0
  403942:	d1fa      	bne.n	40393a <usart_serial_putchar+0xa2>
		return 1;
  403944:	2001      	movs	r0, #1
  403946:	bd70      	pop	{r4, r5, r6, pc}
  403948:	400e0800 	.word	0x400e0800
  40394c:	400e0a00 	.word	0x400e0a00
  403950:	400e1a00 	.word	0x400e1a00
  403954:	400e1c00 	.word	0x400e1c00
  403958:	40024000 	.word	0x40024000
  40395c:	40028000 	.word	0x40028000
  403960:	4002c000 	.word	0x4002c000
  403964:	004015d5 	.word	0x004015d5
  403968:	004016dd 	.word	0x004016dd

0040396c <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook( xTaskHandle *pxTask, signed char *pcTaskName) {
  40396c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40396e:	460a      	mov	r2, r1
  403970:	4601      	mov	r1, r0
  403972:	4802      	ldr	r0, [pc, #8]	; (40397c <vApplicationStackOverflowHook+0x10>)
  403974:	4b02      	ldr	r3, [pc, #8]	; (403980 <vApplicationStackOverflowHook+0x14>)
  403976:	4798      	blx	r3
  403978:	e7fe      	b.n	403978 <vApplicationStackOverflowHook+0xc>
  40397a:	bf00      	nop
  40397c:	00407aec 	.word	0x00407aec
  403980:	00404805 	.word	0x00404805

00403984 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  403984:	4770      	bx	lr

00403986 <vApplicationMallocFailedHook>:
  403986:	f04f 0380 	mov.w	r3, #128	; 0x80
  40398a:	b672      	cpsid	i
  40398c:	f383 8811 	msr	BASEPRI, r3
  403990:	f3bf 8f6f 	isb	sy
  403994:	f3bf 8f4f 	dsb	sy
  403998:	b662      	cpsie	i
  40399a:	e7fe      	b.n	40399a <vApplicationMallocFailedHook+0x14>

0040399c <TC1_Handler>:
void TC1_Handler(void){
  40399c:	b500      	push	{lr}
  40399e:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 1);
  4039a0:	2101      	movs	r1, #1
  4039a2:	4805      	ldr	r0, [pc, #20]	; (4039b8 <TC1_Handler+0x1c>)
  4039a4:	4b05      	ldr	r3, [pc, #20]	; (4039bc <TC1_Handler+0x20>)
  4039a6:	4798      	blx	r3
  4039a8:	9001      	str	r0, [sp, #4]
	afec->AFEC_CR = AFEC_CR_START;
  4039aa:	2202      	movs	r2, #2
  4039ac:	4b04      	ldr	r3, [pc, #16]	; (4039c0 <TC1_Handler+0x24>)
  4039ae:	601a      	str	r2, [r3, #0]
}
  4039b0:	b003      	add	sp, #12
  4039b2:	f85d fb04 	ldr.w	pc, [sp], #4
  4039b6:	bf00      	nop
  4039b8:	4000c000 	.word	0x4000c000
  4039bc:	0040075d 	.word	0x0040075d
  4039c0:	4003c000 	.word	0x4003c000

004039c4 <RTT_Handler>:
void RTT_Handler(void) {
  4039c4:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  4039c6:	4806      	ldr	r0, [pc, #24]	; (4039e0 <RTT_Handler+0x1c>)
  4039c8:	4b06      	ldr	r3, [pc, #24]	; (4039e4 <RTT_Handler+0x20>)
  4039ca:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4039cc:	f010 0f01 	tst.w	r0, #1
  4039d0:	d100      	bne.n	4039d4 <RTT_Handler+0x10>
  4039d2:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(xSemaphoreRTT, 0);
  4039d4:	2100      	movs	r1, #0
  4039d6:	4b04      	ldr	r3, [pc, #16]	; (4039e8 <RTT_Handler+0x24>)
  4039d8:	6818      	ldr	r0, [r3, #0]
  4039da:	4b04      	ldr	r3, [pc, #16]	; (4039ec <RTT_Handler+0x28>)
  4039dc:	4798      	blx	r3
}
  4039de:	e7f8      	b.n	4039d2 <RTT_Handler+0xe>
  4039e0:	400e1830 	.word	0x400e1830
  4039e4:	00400599 	.word	0x00400599
  4039e8:	20400ec4 	.word	0x20400ec4
  4039ec:	00402389 	.word	0x00402389

004039f0 <adc_to_temp>:

/************************************************************************/
/* TASKS                                                                */
/************************************************************************/

int adc_to_temp(int adc) {
  4039f0:	b510      	push	{r4, lr}
	return( (int) (100.0 * ((float) adc)/ 4095.0));
  4039f2:	ee07 0a90 	vmov	s15, r0
  4039f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4039fa:	ee17 0a90 	vmov	r0, s15
  4039fe:	4b0a      	ldr	r3, [pc, #40]	; (403a28 <adc_to_temp+0x38>)
  403a00:	4798      	blx	r3
  403a02:	2200      	movs	r2, #0
  403a04:	4b09      	ldr	r3, [pc, #36]	; (403a2c <adc_to_temp+0x3c>)
  403a06:	4c0a      	ldr	r4, [pc, #40]	; (403a30 <adc_to_temp+0x40>)
  403a08:	47a0      	blx	r4
  403a0a:	a305      	add	r3, pc, #20	; (adr r3, 403a20 <adc_to_temp+0x30>)
  403a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a10:	4c08      	ldr	r4, [pc, #32]	; (403a34 <adc_to_temp+0x44>)
  403a12:	47a0      	blx	r4
  403a14:	4b08      	ldr	r3, [pc, #32]	; (403a38 <adc_to_temp+0x48>)
  403a16:	4798      	blx	r3
}
  403a18:	bd10      	pop	{r4, pc}
  403a1a:	bf00      	nop
  403a1c:	f3af 8000 	nop.w
  403a20:	00000000 	.word	0x00000000
  403a24:	40affe00 	.word	0x40affe00
  403a28:	00404299 	.word	0x00404299
  403a2c:	40590000 	.word	0x40590000
  403a30:	00404341 	.word	0x00404341
  403a34:	00404595 	.word	0x00404595
  403a38:	00404765 	.word	0x00404765

00403a3c <io_init>:
/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

// Inicializa botao 1 do OLED com interrupcao
void io_init(void) {
  403a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a40:	b083      	sub	sp, #12
	// Configura led
	pmc_enable_periph_clk(LED1_PIO_ID);
  403a42:	200a      	movs	r0, #10
  403a44:	4e45      	ldr	r6, [pc, #276]	; (403b5c <io_init+0x120>)
  403a46:	47b0      	blx	r6
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_IDX_MASK, PIO_DEFAULT);
  403a48:	2300      	movs	r3, #0
  403a4a:	2201      	movs	r2, #1
  403a4c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403a50:	4843      	ldr	r0, [pc, #268]	; (403b60 <io_init+0x124>)
  403a52:	4d44      	ldr	r5, [pc, #272]	; (403b64 <io_init+0x128>)
  403a54:	47a8      	blx	r5

	pmc_enable_periph_clk(LED2_PIO_ID);
  403a56:	200c      	movs	r0, #12
  403a58:	47b0      	blx	r6
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_IDX_MASK, PIO_DEFAULT);
  403a5a:	2300      	movs	r3, #0
  403a5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  403a60:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403a64:	4840      	ldr	r0, [pc, #256]	; (403b68 <io_init+0x12c>)
  403a66:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED3_PIO_ID);
  403a68:	200b      	movs	r0, #11
  403a6a:	47b0      	blx	r6
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_IDX_MASK, PIO_DEFAULT);
  403a6c:	2300      	movs	r3, #0
  403a6e:	2204      	movs	r2, #4
  403a70:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403a74:	483d      	ldr	r0, [pc, #244]	; (403b6c <io_init+0x130>)
  403a76:	47a8      	blx	r5
	
	// ------ BOTAO 1------
	pmc_enable_periph_clk(BUT1_PIO_ID);
  403a78:	2010      	movs	r0, #16
  403a7a:	47b0      	blx	r6
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403a7c:	4c3c      	ldr	r4, [pc, #240]	; (403b70 <io_init+0x134>)
  403a7e:	2309      	movs	r3, #9
  403a80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403a84:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403a88:	4620      	mov	r0, r4
  403a8a:	47a8      	blx	r5
	pio_set_debounce_filter(BUT1_PIO, BUT1_IDX_MASK, 60);
  403a8c:	223c      	movs	r2, #60	; 0x3c
  403a8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403a92:	4620      	mov	r0, r4
  403a94:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 403b84 <io_init+0x148>
  403a98:	47d8      	blx	fp
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_IDX_MASK, PIO_IT_FALL_EDGE, but1_callback);
  403a9a:	4b36      	ldr	r3, [pc, #216]	; (403b74 <io_init+0x138>)
  403a9c:	9300      	str	r3, [sp, #0]
  403a9e:	2350      	movs	r3, #80	; 0x50
  403aa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403aa4:	2110      	movs	r1, #16
  403aa6:	4620      	mov	r0, r4
  403aa8:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 403b88 <io_init+0x14c>
  403aac:	47d0      	blx	sl
	pio_enable_interrupt(BUT1_PIO, BUT1_IDX_MASK);
  403aae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403ab2:	4620      	mov	r0, r4
  403ab4:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 403b8c <io_init+0x150>
  403ab8:	47c8      	blx	r9
	pio_get_interrupt_status(BUT1_PIO);
  403aba:	4620      	mov	r0, r4
  403abc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 403b90 <io_init+0x154>
  403ac0:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403ac2:	4c2d      	ldr	r4, [pc, #180]	; (403b78 <io_init+0x13c>)
  403ac4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  403ac8:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403aca:	2780      	movs	r7, #128	; 0x80
  403acc:	f884 7310 	strb.w	r7, [r4, #784]	; 0x310
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 4);
	
	// ------ BOTAO 2------
	pmc_enable_periph_clk(BUT2_PIO_ID);
  403ad0:	200c      	movs	r0, #12
  403ad2:	47b0      	blx	r6
	pio_configure(BUT2_PIO, PIO_INPUT, BUT2_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403ad4:	2309      	movs	r3, #9
  403ad6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403ada:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403ade:	4822      	ldr	r0, [pc, #136]	; (403b68 <io_init+0x12c>)
  403ae0:	47a8      	blx	r5
	pio_set_debounce_filter(BUT2_PIO, BUT2_IDX_MASK, 60);
  403ae2:	223c      	movs	r2, #60	; 0x3c
  403ae4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403ae8:	481f      	ldr	r0, [pc, #124]	; (403b68 <io_init+0x12c>)
  403aea:	47d8      	blx	fp
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID,	BUT2_IDX_MASK, PIO_IT_FALL_EDGE, but2_callback);
  403aec:	4b23      	ldr	r3, [pc, #140]	; (403b7c <io_init+0x140>)
  403aee:	9300      	str	r3, [sp, #0]
  403af0:	2350      	movs	r3, #80	; 0x50
  403af2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403af6:	210c      	movs	r1, #12
  403af8:	481b      	ldr	r0, [pc, #108]	; (403b68 <io_init+0x12c>)
  403afa:	47d0      	blx	sl
	pio_enable_interrupt(BUT2_PIO, BUT2_IDX_MASK);
  403afc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403b00:	4819      	ldr	r0, [pc, #100]	; (403b68 <io_init+0x12c>)
  403b02:	47c8      	blx	r9
	pio_get_interrupt_status(BUT2_PIO);
  403b04:	4818      	ldr	r0, [pc, #96]	; (403b68 <io_init+0x12c>)
  403b06:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403b08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403b0c:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403b0e:	f884 730c 	strb.w	r7, [r4, #780]	; 0x30c
	NVIC_EnableIRQ(BUT2_PIO_ID);
	NVIC_SetPriority(BUT2_PIO_ID, 4);
	
	// ------ BOTAO 3------
	pmc_enable_periph_clk(BUT3_PIO_ID);
  403b12:	200a      	movs	r0, #10
  403b14:	47b0      	blx	r6
	pio_configure(BUT3_PIO, PIO_INPUT, BUT3_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403b16:	2309      	movs	r3, #9
  403b18:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403b1c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403b20:	480f      	ldr	r0, [pc, #60]	; (403b60 <io_init+0x124>)
  403b22:	47a8      	blx	r5
	pio_set_debounce_filter(BUT3_PIO, BUT3_IDX_MASK, 60);
  403b24:	223c      	movs	r2, #60	; 0x3c
  403b26:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  403b2a:	480d      	ldr	r0, [pc, #52]	; (403b60 <io_init+0x124>)
  403b2c:	47d8      	blx	fp
	pio_handler_set(BUT3_PIO,  BUT3_PIO_ID,	BUT3_IDX_MASK,	PIO_IT_FALL_EDGE, but3_callback);
  403b2e:	4b14      	ldr	r3, [pc, #80]	; (403b80 <io_init+0x144>)
  403b30:	9300      	str	r3, [sp, #0]
  403b32:	2350      	movs	r3, #80	; 0x50
  403b34:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403b38:	210a      	movs	r1, #10
  403b3a:	4809      	ldr	r0, [pc, #36]	; (403b60 <io_init+0x124>)
  403b3c:	47d0      	blx	sl
	pio_enable_interrupt(BUT3_PIO, BUT3_IDX_MASK);
  403b3e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  403b42:	4807      	ldr	r0, [pc, #28]	; (403b60 <io_init+0x124>)
  403b44:	47c8      	blx	r9
	pio_get_interrupt_status(BUT3_PIO);
  403b46:	4806      	ldr	r0, [pc, #24]	; (403b60 <io_init+0x124>)
  403b48:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b4e:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403b50:	f884 730a 	strb.w	r7, [r4, #778]	; 0x30a
	NVIC_EnableIRQ(BUT3_PIO_ID);
	NVIC_SetPriority(BUT3_PIO_ID, 4);
}
  403b54:	b003      	add	sp, #12
  403b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b5a:	bf00      	nop
  403b5c:	00401581 	.word	0x00401581
  403b60:	400e0e00 	.word	0x400e0e00
  403b64:	0040126d 	.word	0x0040126d
  403b68:	400e1200 	.word	0x400e1200
  403b6c:	400e1000 	.word	0x400e1000
  403b70:	400e1400 	.word	0x400e1400
  403b74:	004036f1 	.word	0x004036f1
  403b78:	e000e100 	.word	0xe000e100
  403b7c:	00403725 	.word	0x00403725
  403b80:	00403759 	.word	0x00403759
  403b84:	00401159 	.word	0x00401159
  403b88:	0040138d 	.word	0x0040138d
  403b8c:	0040132f 	.word	0x0040132f
  403b90:	00401333 	.word	0x00401333

00403b94 <TC_init>:
	afec_set_callback(afec, afec_channel,	callback, 1);
	NVIC_SetPriority(afec_id, 4);
	NVIC_EnableIRQ(afec_id);
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  403b94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403b98:	b085      	sub	sp, #20
  403b9a:	4606      	mov	r6, r0
  403b9c:	460c      	mov	r4, r1
  403b9e:	4617      	mov	r7, r2
  403ba0:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	pmc_enable_periph_clk(ID_TC);
  403ba2:	4608      	mov	r0, r1
  403ba4:	4b1e      	ldr	r3, [pc, #120]	; (403c20 <TC_init+0x8c>)
  403ba6:	4798      	blx	r3

	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  403ba8:	4d1e      	ldr	r5, [pc, #120]	; (403c24 <TC_init+0x90>)
  403baa:	9500      	str	r5, [sp, #0]
  403bac:	ab02      	add	r3, sp, #8
  403bae:	aa03      	add	r2, sp, #12
  403bb0:	4629      	mov	r1, r5
  403bb2:	4640      	mov	r0, r8
  403bb4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 403c44 <TC_init+0xb0>
  403bb8:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  403bba:	9a02      	ldr	r2, [sp, #8]
  403bbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  403bc0:	4639      	mov	r1, r7
  403bc2:	4630      	mov	r0, r6
  403bc4:	4b18      	ldr	r3, [pc, #96]	; (403c28 <TC_init+0x94>)
  403bc6:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  403bc8:	9a03      	ldr	r2, [sp, #12]
  403bca:	fbb5 f2f2 	udiv	r2, r5, r2
  403bce:	fbb2 f2f8 	udiv	r2, r2, r8
  403bd2:	4639      	mov	r1, r7
  403bd4:	4630      	mov	r0, r6
  403bd6:	4b15      	ldr	r3, [pc, #84]	; (403c2c <TC_init+0x98>)
  403bd8:	4798      	blx	r3

	NVIC_SetPriority((IRQn_Type) ID_TC, 4);
  403bda:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  403bdc:	2b00      	cmp	r3, #0
  403bde:	db17      	blt.n	403c10 <TC_init+0x7c>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403be0:	4a13      	ldr	r2, [pc, #76]	; (403c30 <TC_init+0x9c>)
  403be2:	2180      	movs	r1, #128	; 0x80
  403be4:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403be6:	095b      	lsrs	r3, r3, #5
  403be8:	f004 041f 	and.w	r4, r4, #31
  403bec:	2201      	movs	r2, #1
  403bee:	fa02 f404 	lsl.w	r4, r2, r4
  403bf2:	4a10      	ldr	r2, [pc, #64]	; (403c34 <TC_init+0xa0>)
  403bf4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  403bf8:	2210      	movs	r2, #16
  403bfa:	4639      	mov	r1, r7
  403bfc:	4630      	mov	r0, r6
  403bfe:	4b0e      	ldr	r3, [pc, #56]	; (403c38 <TC_init+0xa4>)
  403c00:	4798      	blx	r3

	tc_start(TC, TC_CHANNEL);
  403c02:	4639      	mov	r1, r7
  403c04:	4630      	mov	r0, r6
  403c06:	4b0d      	ldr	r3, [pc, #52]	; (403c3c <TC_init+0xa8>)
  403c08:	4798      	blx	r3
}
  403c0a:	b005      	add	sp, #20
  403c0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403c10:	f004 010f 	and.w	r1, r4, #15
  403c14:	4a0a      	ldr	r2, [pc, #40]	; (403c40 <TC_init+0xac>)
  403c16:	440a      	add	r2, r1
  403c18:	2180      	movs	r1, #128	; 0x80
  403c1a:	7611      	strb	r1, [r2, #24]
  403c1c:	e7e3      	b.n	403be6 <TC_init+0x52>
  403c1e:	bf00      	nop
  403c20:	00401581 	.word	0x00401581
  403c24:	11e1a300 	.word	0x11e1a300
  403c28:	0040072b 	.word	0x0040072b
  403c2c:	0040074d 	.word	0x0040074d
  403c30:	e000e400 	.word	0xe000e400
  403c34:	e000e100 	.word	0xe000e100
  403c38:	00400755 	.word	0x00400755
  403c3c:	00400745 	.word	0x00400745
  403c40:	e000ecfc 	.word	0xe000ecfc
  403c44:	00400765 	.word	0x00400765

00403c48 <task_oled>:
static void task_oled(void *pvParameters) {
  403c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c4c:	b08c      	sub	sp, #48	; 0x30
	xQueueADC = xQueueCreate( 32, sizeof( uint32_t ) );
  403c4e:	2200      	movs	r2, #0
  403c50:	2104      	movs	r1, #4
  403c52:	2020      	movs	r0, #32
  403c54:	4c71      	ldr	r4, [pc, #452]	; (403e1c <task_oled+0x1d4>)
  403c56:	47a0      	blx	r4
  403c58:	4b71      	ldr	r3, [pc, #452]	; (403e20 <task_oled+0x1d8>)
  403c5a:	6018      	str	r0, [r3, #0]
	xQueueBtn = xQueueCreate( 5, sizeof( uint32_t ) );
  403c5c:	2200      	movs	r2, #0
  403c5e:	2104      	movs	r1, #4
  403c60:	2005      	movs	r0, #5
  403c62:	47a0      	blx	r4
  403c64:	4b6f      	ldr	r3, [pc, #444]	; (403e24 <task_oled+0x1dc>)
  403c66:	6018      	str	r0, [r3, #0]
	xSemaphoreRTT = xSemaphoreCreateBinary();
  403c68:	2203      	movs	r2, #3
  403c6a:	2100      	movs	r1, #0
  403c6c:	2001      	movs	r0, #1
  403c6e:	47a0      	blx	r4
  403c70:	4b6d      	ldr	r3, [pc, #436]	; (403e28 <task_oled+0x1e0>)
  403c72:	6018      	str	r0, [r3, #0]
	gfx_mono_ssd1306_init();
  403c74:	4b6d      	ldr	r3, [pc, #436]	; (403e2c <task_oled+0x1e4>)
  403c76:	4798      	blx	r3
	gfx_mono_draw_string("", 0, 0, &sysfont);
  403c78:	4b6d      	ldr	r3, [pc, #436]	; (403e30 <task_oled+0x1e8>)
  403c7a:	2200      	movs	r2, #0
  403c7c:	4611      	mov	r1, r2
  403c7e:	486d      	ldr	r0, [pc, #436]	; (403e34 <task_oled+0x1ec>)
  403c80:	4c6d      	ldr	r4, [pc, #436]	; (403e38 <task_oled+0x1f0>)
  403c82:	47a0      	blx	r4
	afec_enable(afec);
  403c84:	4c6d      	ldr	r4, [pc, #436]	; (403e3c <task_oled+0x1f4>)
  403c86:	4620      	mov	r0, r4
  403c88:	4b6d      	ldr	r3, [pc, #436]	; (403e40 <task_oled+0x1f8>)
  403c8a:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  403c8c:	a804      	add	r0, sp, #16
  403c8e:	4b6d      	ldr	r3, [pc, #436]	; (403e44 <task_oled+0x1fc>)
  403c90:	4798      	blx	r3
	afec_init(afec, &afec_cfg);
  403c92:	a904      	add	r1, sp, #16
  403c94:	4620      	mov	r0, r4
  403c96:	4b6c      	ldr	r3, [pc, #432]	; (403e48 <task_oled+0x200>)
  403c98:	4798      	blx	r3
	reg = afec->AFEC_MR;
  403c9a:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  403c9c:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  403ca0:	6063      	str	r3, [r4, #4]
	afec_ch_get_config_defaults(&afec_ch_cfg);
  403ca2:	a801      	add	r0, sp, #4
  403ca4:	4b69      	ldr	r3, [pc, #420]	; (403e4c <task_oled+0x204>)
  403ca6:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  403ca8:	2500      	movs	r5, #0
  403caa:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  403cae:	aa01      	add	r2, sp, #4
  403cb0:	4629      	mov	r1, r5
  403cb2:	4620      	mov	r0, r4
  403cb4:	4b66      	ldr	r3, [pc, #408]	; (403e50 <task_oled+0x208>)
  403cb6:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  403cb8:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  403cba:	f44f 7300 	mov.w	r3, #512	; 0x200
  403cbe:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  403cc0:	a802      	add	r0, sp, #8
  403cc2:	4b64      	ldr	r3, [pc, #400]	; (403e54 <task_oled+0x20c>)
  403cc4:	4798      	blx	r3
	afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  403cc6:	a902      	add	r1, sp, #8
  403cc8:	4620      	mov	r0, r4
  403cca:	4b63      	ldr	r3, [pc, #396]	; (403e58 <task_oled+0x210>)
  403ccc:	4798      	blx	r3
	afec_set_callback(afec, afec_channel,	callback, 1);
  403cce:	2301      	movs	r3, #1
  403cd0:	4a62      	ldr	r2, [pc, #392]	; (403e5c <task_oled+0x214>)
  403cd2:	4629      	mov	r1, r5
  403cd4:	4620      	mov	r0, r4
  403cd6:	4e62      	ldr	r6, [pc, #392]	; (403e60 <task_oled+0x218>)
  403cd8:	47b0      	blx	r6
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403cda:	4b62      	ldr	r3, [pc, #392]	; (403e64 <task_oled+0x21c>)
  403cdc:	2280      	movs	r2, #128	; 0x80
  403cde:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403ce2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403ce6:	601a      	str	r2, [r3, #0]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  403ce8:	2201      	movs	r2, #1
  403cea:	6162      	str	r2, [r4, #20]
	TC_init(TC0, ID_TC1, 1, 1);
  403cec:	4613      	mov	r3, r2
  403cee:	2118      	movs	r1, #24
  403cf0:	485d      	ldr	r0, [pc, #372]	; (403e68 <task_oled+0x220>)
  403cf2:	4c5e      	ldr	r4, [pc, #376]	; (403e6c <task_oled+0x224>)
  403cf4:	47a0      	blx	r4
	io_init();
  403cf6:	4b5e      	ldr	r3, [pc, #376]	; (403e70 <task_oled+0x228>)
  403cf8:	4798      	blx	r3
	uint32_t btn = 0;
  403cfa:	950a      	str	r5, [sp, #40]	; 0x28
	coffee_heat_on();
  403cfc:	4b5d      	ldr	r3, [pc, #372]	; (403e74 <task_oled+0x22c>)
  403cfe:	4798      	blx	r3
	char heat_ok = 0;
  403d00:	46a8      	mov	r8, r5
		if(xQueueReceive( xQueueADC, &adc, 50)){
  403d02:	f8df 911c 	ldr.w	r9, [pc, #284]	; 403e20 <task_oled+0x1d8>
  403d06:	4f5c      	ldr	r7, [pc, #368]	; (403e78 <task_oled+0x230>)

static void RTT_init(uint16_t pllPreScale, uint32_t IrqNPulses) {
	uint32_t ul_previous_time;

	/* Configure RTT for a 1 second tick interrupt */
	rtt_sel_source(RTT, false);
  403d08:	4c5c      	ldr	r4, [pc, #368]	; (403e7c <task_oled+0x234>)
  403d0a:	e021      	b.n	403d50 <task_oled+0x108>
			printf("[CORSI] %d \n", adc_to_temp(adc));
  403d0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403d0e:	4d5c      	ldr	r5, [pc, #368]	; (403e80 <task_oled+0x238>)
  403d10:	47a8      	blx	r5
  403d12:	4601      	mov	r1, r0
  403d14:	485b      	ldr	r0, [pc, #364]	; (403e84 <task_oled+0x23c>)
  403d16:	4b5c      	ldr	r3, [pc, #368]	; (403e88 <task_oled+0x240>)
  403d18:	4798      	blx	r3
			if(adc_to_temp(adc) >= 80) {
  403d1a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403d1c:	47a8      	blx	r5
  403d1e:	284f      	cmp	r0, #79	; 0x4f
  403d20:	dd08      	ble.n	403d34 <task_oled+0xec>
				gfx_mono_draw_string("Pronta   ", 0, 0, &sysfont);
  403d22:	4b43      	ldr	r3, [pc, #268]	; (403e30 <task_oled+0x1e8>)
  403d24:	2200      	movs	r2, #0
  403d26:	4611      	mov	r1, r2
  403d28:	4858      	ldr	r0, [pc, #352]	; (403e8c <task_oled+0x244>)
  403d2a:	4d43      	ldr	r5, [pc, #268]	; (403e38 <task_oled+0x1f0>)
  403d2c:	47a8      	blx	r5
				heat_ok = 1;
  403d2e:	f04f 0801 	mov.w	r8, #1
  403d32:	e015      	b.n	403d60 <task_oled+0x118>
				gfx_mono_draw_string("Aquecendo", 0, 0, &sysfont);
  403d34:	4b3e      	ldr	r3, [pc, #248]	; (403e30 <task_oled+0x1e8>)
  403d36:	2200      	movs	r2, #0
  403d38:	4611      	mov	r1, r2
  403d3a:	4855      	ldr	r0, [pc, #340]	; (403e90 <task_oled+0x248>)
  403d3c:	4d3e      	ldr	r5, [pc, #248]	; (403e38 <task_oled+0x1f0>)
  403d3e:	47a8      	blx	r5
		if(xQueueReceive( xQueueBtn, &btn, 20) && heat_ok){
  403d40:	2300      	movs	r3, #0
  403d42:	2214      	movs	r2, #20
  403d44:	a90a      	add	r1, sp, #40	; 0x28
  403d46:	4837      	ldr	r0, [pc, #220]	; (403e24 <task_oled+0x1dc>)
  403d48:	6800      	ldr	r0, [r0, #0]
  403d4a:	47b8      	blx	r7
				heat_ok = 0;
  403d4c:	f04f 0800 	mov.w	r8, #0
		if(xQueueReceive( xQueueADC, &adc, 50)){
  403d50:	2300      	movs	r3, #0
  403d52:	2232      	movs	r2, #50	; 0x32
  403d54:	a90b      	add	r1, sp, #44	; 0x2c
  403d56:	f8d9 0000 	ldr.w	r0, [r9]
  403d5a:	47b8      	blx	r7
  403d5c:	2800      	cmp	r0, #0
  403d5e:	d1d5      	bne.n	403d0c <task_oled+0xc4>
		if(xQueueReceive( xQueueBtn, &btn, 20) && heat_ok){
  403d60:	2300      	movs	r3, #0
  403d62:	2214      	movs	r2, #20
  403d64:	a90a      	add	r1, sp, #40	; 0x28
  403d66:	482f      	ldr	r0, [pc, #188]	; (403e24 <task_oled+0x1dc>)
  403d68:	6800      	ldr	r0, [r0, #0]
  403d6a:	47b8      	blx	r7
  403d6c:	f1b8 0f00 	cmp.w	r8, #0
  403d70:	d0ee      	beq.n	403d50 <task_oled+0x108>
  403d72:	2800      	cmp	r0, #0
  403d74:	d0ec      	beq.n	403d50 <task_oled+0x108>
			if (btn == 1) {
  403d76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d78:	2b01      	cmp	r3, #1
  403d7a:	d036      	beq.n	403dea <task_oled+0x1a2>
			else if (btn == 2) {
  403d7c:	2b02      	cmp	r3, #2
  403d7e:	d03d      	beq.n	403dfc <task_oled+0x1b4>
			coffe_pump_on();
  403d80:	4b44      	ldr	r3, [pc, #272]	; (403e94 <task_oled+0x24c>)
  403d82:	4798      	blx	r3
	rtt_sel_source(RTT, false);
  403d84:	2100      	movs	r1, #0
  403d86:	4620      	mov	r0, r4
  403d88:	4b43      	ldr	r3, [pc, #268]	; (403e98 <task_oled+0x250>)
  403d8a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  403d8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  403d90:	4620      	mov	r0, r4
  403d92:	4b42      	ldr	r3, [pc, #264]	; (403e9c <task_oled+0x254>)
  403d94:	4798      	blx	r3
	
	ul_previous_time = rtt_read_timer_value(RTT);
  403d96:	4620      	mov	r0, r4
  403d98:	4b41      	ldr	r3, [pc, #260]	; (403ea0 <task_oled+0x258>)
  403d9a:	4798      	blx	r3
  403d9c:	4605      	mov	r5, r0
	while (ul_previous_time == rtt_read_timer_value(RTT));
  403d9e:	4e40      	ldr	r6, [pc, #256]	; (403ea0 <task_oled+0x258>)
  403da0:	4620      	mov	r0, r4
  403da2:	47b0      	blx	r6
  403da4:	4285      	cmp	r5, r0
  403da6:	d0fb      	beq.n	403da0 <task_oled+0x158>
	
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  403da8:	eb0a 0105 	add.w	r1, sl, r5
  403dac:	4620      	mov	r0, r4
  403dae:	4b3d      	ldr	r3, [pc, #244]	; (403ea4 <task_oled+0x25c>)
  403db0:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403db2:	4b2c      	ldr	r3, [pc, #176]	; (403e64 <task_oled+0x21c>)
  403db4:	2208      	movs	r2, #8
  403db6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403dba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403dbe:	2180      	movs	r1, #128	; 0x80
  403dc0:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403dc4:	601a      	str	r2, [r3, #0]
	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  403dc6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403dca:	4620      	mov	r0, r4
  403dcc:	4b36      	ldr	r3, [pc, #216]	; (403ea8 <task_oled+0x260>)
  403dce:	4798      	blx	r3
			if( xSemaphoreTake(xSemaphoreRTT, 20000) == pdTRUE ){
  403dd0:	2300      	movs	r3, #0
  403dd2:	f644 6220 	movw	r2, #20000	; 0x4e20
  403dd6:	4619      	mov	r1, r3
  403dd8:	4813      	ldr	r0, [pc, #76]	; (403e28 <task_oled+0x1e0>)
  403dda:	6800      	ldr	r0, [r0, #0]
  403ddc:	47b8      	blx	r7
  403dde:	2801      	cmp	r0, #1
  403de0:	d015      	beq.n	403e0e <task_oled+0x1c6>
				printf("ERRO RTT \n");
  403de2:	4832      	ldr	r0, [pc, #200]	; (403eac <task_oled+0x264>)
  403de4:	4b28      	ldr	r3, [pc, #160]	; (403e88 <task_oled+0x240>)
  403de6:	4798      	blx	r3
  403de8:	e7b2      	b.n	403d50 <task_oled+0x108>
				gfx_mono_draw_string("Curto    ", 0, 0, &sysfont);
  403dea:	4b11      	ldr	r3, [pc, #68]	; (403e30 <task_oled+0x1e8>)
  403dec:	2200      	movs	r2, #0
  403dee:	4611      	mov	r1, r2
  403df0:	482f      	ldr	r0, [pc, #188]	; (403eb0 <task_oled+0x268>)
  403df2:	4d11      	ldr	r5, [pc, #68]	; (403e38 <task_oled+0x1f0>)
  403df4:	47a8      	blx	r5
				coffee_time = 5;
  403df6:	f04f 0a05 	mov.w	sl, #5
  403dfa:	e7c1      	b.n	403d80 <task_oled+0x138>
				gfx_mono_draw_string("Longo    ", 0, 0, &sysfont);
  403dfc:	4b0c      	ldr	r3, [pc, #48]	; (403e30 <task_oled+0x1e8>)
  403dfe:	2200      	movs	r2, #0
  403e00:	4611      	mov	r1, r2
  403e02:	482c      	ldr	r0, [pc, #176]	; (403eb4 <task_oled+0x26c>)
  403e04:	4d0c      	ldr	r5, [pc, #48]	; (403e38 <task_oled+0x1f0>)
  403e06:	47a8      	blx	r5
				coffee_time = 10;
  403e08:	f04f 0a0a 	mov.w	sl, #10
  403e0c:	e7b8      	b.n	403d80 <task_oled+0x138>
				printf("Caf done!\n");
  403e0e:	482a      	ldr	r0, [pc, #168]	; (403eb8 <task_oled+0x270>)
  403e10:	4b1d      	ldr	r3, [pc, #116]	; (403e88 <task_oled+0x240>)
  403e12:	4798      	blx	r3
				coffe_pump_off();
  403e14:	4b29      	ldr	r3, [pc, #164]	; (403ebc <task_oled+0x274>)
  403e16:	4798      	blx	r3
  403e18:	e79a      	b.n	403d50 <task_oled+0x108>
  403e1a:	bf00      	nop
  403e1c:	00402029 	.word	0x00402029
  403e20:	20400ec8 	.word	0x20400ec8
  403e24:	20400ec0 	.word	0x20400ec0
  403e28:	20400ec4 	.word	0x20400ec4
  403e2c:	00400ba5 	.word	0x00400ba5
  403e30:	2040000c 	.word	0x2040000c
  403e34:	00407a8c 	.word	0x00407a8c
  403e38:	00400b0d 	.word	0x00400b0d
  403e3c:	4003c000 	.word	0x4003c000
  403e40:	00400449 	.word	0x00400449
  403e44:	00400279 	.word	0x00400279
  403e48:	004002c9 	.word	0x004002c9
  403e4c:	004002a9 	.word	0x004002a9
  403e50:	00400235 	.word	0x00400235
  403e54:	004002b3 	.word	0x004002b3
  403e58:	00400265 	.word	0x00400265
  403e5c:	0040378d 	.word	0x0040378d
  403e60:	004003c9 	.word	0x004003c9
  403e64:	e000e100 	.word	0xe000e100
  403e68:	4000c000 	.word	0x4000c000
  403e6c:	00403b95 	.word	0x00403b95
  403e70:	00403a3d 	.word	0x00403a3d
  403e74:	00400835 	.word	0x00400835
  403e78:	00402469 	.word	0x00402469
  403e7c:	400e1830 	.word	0x400e1830
  403e80:	004039f1 	.word	0x004039f1
  403e84:	00407a94 	.word	0x00407a94
  403e88:	00404805 	.word	0x00404805
  403e8c:	00407aa4 	.word	0x00407aa4
  403e90:	00407ab0 	.word	0x00407ab0
  403e94:	004007d5 	.word	0x004007d5
  403e98:	00400531 	.word	0x00400531
  403e9c:	0040051d 	.word	0x0040051d
  403ea0:	00400585 	.word	0x00400585
  403ea4:	0040059d 	.word	0x0040059d
  403ea8:	0040055d 	.word	0x0040055d
  403eac:	00407ae0 	.word	0x00407ae0
  403eb0:	00407abc 	.word	0x00407abc
  403eb4:	00407ac8 	.word	0x00407ac8
  403eb8:	00407ad4 	.word	0x00407ad4
  403ebc:	00400805 	.word	0x00400805

00403ec0 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void) {
  403ec0:	b500      	push	{lr}
  403ec2:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403ec4:	4b2b      	ldr	r3, [pc, #172]	; (403f74 <main+0xb4>)
  403ec6:	4798      	blx	r3
	board_init();
  403ec8:	4b2b      	ldr	r3, [pc, #172]	; (403f78 <main+0xb8>)
  403eca:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403ecc:	4d2b      	ldr	r5, [pc, #172]	; (403f7c <main+0xbc>)
  403ece:	4b2c      	ldr	r3, [pc, #176]	; (403f80 <main+0xc0>)
  403ed0:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403ed2:	4a2c      	ldr	r2, [pc, #176]	; (403f84 <main+0xc4>)
  403ed4:	4b2c      	ldr	r3, [pc, #176]	; (403f88 <main+0xc8>)
  403ed6:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403ed8:	4a2c      	ldr	r2, [pc, #176]	; (403f8c <main+0xcc>)
  403eda:	4b2d      	ldr	r3, [pc, #180]	; (403f90 <main+0xd0>)
  403edc:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403ede:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403ee2:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403ee4:	23c0      	movs	r3, #192	; 0xc0
  403ee6:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403ee8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403eec:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  403eee:	2400      	movs	r4, #0
  403ef0:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403ef2:	9408      	str	r4, [sp, #32]
  403ef4:	200e      	movs	r0, #14
  403ef6:	4b27      	ldr	r3, [pc, #156]	; (403f94 <main+0xd4>)
  403ef8:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403efa:	4a27      	ldr	r2, [pc, #156]	; (403f98 <main+0xd8>)
  403efc:	a904      	add	r1, sp, #16
  403efe:	4628      	mov	r0, r5
  403f00:	4b26      	ldr	r3, [pc, #152]	; (403f9c <main+0xdc>)
  403f02:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403f04:	4628      	mov	r0, r5
  403f06:	4b26      	ldr	r3, [pc, #152]	; (403fa0 <main+0xe0>)
  403f08:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403f0a:	4628      	mov	r0, r5
  403f0c:	4b25      	ldr	r3, [pc, #148]	; (403fa4 <main+0xe4>)
  403f0e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403f10:	4e25      	ldr	r6, [pc, #148]	; (403fa8 <main+0xe8>)
  403f12:	6833      	ldr	r3, [r6, #0]
  403f14:	4621      	mov	r1, r4
  403f16:	6898      	ldr	r0, [r3, #8]
  403f18:	4d24      	ldr	r5, [pc, #144]	; (403fac <main+0xec>)
  403f1a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403f1c:	6833      	ldr	r3, [r6, #0]
  403f1e:	4621      	mov	r1, r4
  403f20:	6858      	ldr	r0, [r3, #4]
  403f22:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403f24:	6833      	ldr	r3, [r6, #0]
  403f26:	4621      	mov	r1, r4
  403f28:	6898      	ldr	r0, [r3, #8]
  403f2a:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();

	/* Create task to control oled */
	if (xTaskCreate(task_oled, "oled", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403f2c:	9403      	str	r4, [sp, #12]
  403f2e:	9402      	str	r4, [sp, #8]
  403f30:	9401      	str	r4, [sp, #4]
  403f32:	9400      	str	r4, [sp, #0]
  403f34:	4623      	mov	r3, r4
  403f36:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403f3a:	491d      	ldr	r1, [pc, #116]	; (403fb0 <main+0xf0>)
  403f3c:	481d      	ldr	r0, [pc, #116]	; (403fb4 <main+0xf4>)
  403f3e:	4c1e      	ldr	r4, [pc, #120]	; (403fb8 <main+0xf8>)
  403f40:	47a0      	blx	r4
  403f42:	2801      	cmp	r0, #1
  403f44:	d002      	beq.n	403f4c <main+0x8c>
		printf("Failed to create oled task\r\n");
  403f46:	481d      	ldr	r0, [pc, #116]	; (403fbc <main+0xfc>)
  403f48:	4b1d      	ldr	r3, [pc, #116]	; (403fc0 <main+0x100>)
  403f4a:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_av2, "av2", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403f4c:	2300      	movs	r3, #0
  403f4e:	9303      	str	r3, [sp, #12]
  403f50:	9302      	str	r3, [sp, #8]
  403f52:	9301      	str	r3, [sp, #4]
  403f54:	9300      	str	r3, [sp, #0]
  403f56:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403f5a:	491a      	ldr	r1, [pc, #104]	; (403fc4 <main+0x104>)
  403f5c:	481a      	ldr	r0, [pc, #104]	; (403fc8 <main+0x108>)
  403f5e:	4c16      	ldr	r4, [pc, #88]	; (403fb8 <main+0xf8>)
  403f60:	47a0      	blx	r4
  403f62:	2801      	cmp	r0, #1
  403f64:	d002      	beq.n	403f6c <main+0xac>
		printf("Failed to create oled task\r\n");
  403f66:	4815      	ldr	r0, [pc, #84]	; (403fbc <main+0xfc>)
  403f68:	4b15      	ldr	r3, [pc, #84]	; (403fc0 <main+0x100>)
  403f6a:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  403f6c:	4b17      	ldr	r3, [pc, #92]	; (403fcc <main+0x10c>)
  403f6e:	4798      	blx	r3
  403f70:	e7fe      	b.n	403f70 <main+0xb0>
  403f72:	bf00      	nop
  403f74:	00400ec5 	.word	0x00400ec5
  403f78:	00400fc1 	.word	0x00400fc1
  403f7c:	40028000 	.word	0x40028000
  403f80:	20400e7c 	.word	0x20400e7c
  403f84:	00403899 	.word	0x00403899
  403f88:	20400e78 	.word	0x20400e78
  403f8c:	004037bd 	.word	0x004037bd
  403f90:	20400e74 	.word	0x20400e74
  403f94:	00401581 	.word	0x00401581
  403f98:	08f0d180 	.word	0x08f0d180
  403f9c:	0040167d 	.word	0x0040167d
  403fa0:	004016d1 	.word	0x004016d1
  403fa4:	004016d7 	.word	0x004016d7
  403fa8:	20400024 	.word	0x20400024
  403fac:	00404fb9 	.word	0x00404fb9
  403fb0:	00407a68 	.word	0x00407a68
  403fb4:	00403c49 	.word	0x00403c49
  403fb8:	00402749 	.word	0x00402749
  403fbc:	00407a70 	.word	0x00407a70
  403fc0:	00404805 	.word	0x00404805
  403fc4:	00407a90 	.word	0x00407a90
  403fc8:	00400851 	.word	0x00400851
  403fcc:	0040297d 	.word	0x0040297d

00403fd0 <__aeabi_drsub>:
  403fd0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403fd4:	e002      	b.n	403fdc <__adddf3>
  403fd6:	bf00      	nop

00403fd8 <__aeabi_dsub>:
  403fd8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403fdc <__adddf3>:
  403fdc:	b530      	push	{r4, r5, lr}
  403fde:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403fe2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403fe6:	ea94 0f05 	teq	r4, r5
  403fea:	bf08      	it	eq
  403fec:	ea90 0f02 	teqeq	r0, r2
  403ff0:	bf1f      	itttt	ne
  403ff2:	ea54 0c00 	orrsne.w	ip, r4, r0
  403ff6:	ea55 0c02 	orrsne.w	ip, r5, r2
  403ffa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403ffe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404002:	f000 80e2 	beq.w	4041ca <__adddf3+0x1ee>
  404006:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40400a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40400e:	bfb8      	it	lt
  404010:	426d      	neglt	r5, r5
  404012:	dd0c      	ble.n	40402e <__adddf3+0x52>
  404014:	442c      	add	r4, r5
  404016:	ea80 0202 	eor.w	r2, r0, r2
  40401a:	ea81 0303 	eor.w	r3, r1, r3
  40401e:	ea82 0000 	eor.w	r0, r2, r0
  404022:	ea83 0101 	eor.w	r1, r3, r1
  404026:	ea80 0202 	eor.w	r2, r0, r2
  40402a:	ea81 0303 	eor.w	r3, r1, r3
  40402e:	2d36      	cmp	r5, #54	; 0x36
  404030:	bf88      	it	hi
  404032:	bd30      	pophi	{r4, r5, pc}
  404034:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404038:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40403c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404040:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404044:	d002      	beq.n	40404c <__adddf3+0x70>
  404046:	4240      	negs	r0, r0
  404048:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40404c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404050:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404054:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404058:	d002      	beq.n	404060 <__adddf3+0x84>
  40405a:	4252      	negs	r2, r2
  40405c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404060:	ea94 0f05 	teq	r4, r5
  404064:	f000 80a7 	beq.w	4041b6 <__adddf3+0x1da>
  404068:	f1a4 0401 	sub.w	r4, r4, #1
  40406c:	f1d5 0e20 	rsbs	lr, r5, #32
  404070:	db0d      	blt.n	40408e <__adddf3+0xb2>
  404072:	fa02 fc0e 	lsl.w	ip, r2, lr
  404076:	fa22 f205 	lsr.w	r2, r2, r5
  40407a:	1880      	adds	r0, r0, r2
  40407c:	f141 0100 	adc.w	r1, r1, #0
  404080:	fa03 f20e 	lsl.w	r2, r3, lr
  404084:	1880      	adds	r0, r0, r2
  404086:	fa43 f305 	asr.w	r3, r3, r5
  40408a:	4159      	adcs	r1, r3
  40408c:	e00e      	b.n	4040ac <__adddf3+0xd0>
  40408e:	f1a5 0520 	sub.w	r5, r5, #32
  404092:	f10e 0e20 	add.w	lr, lr, #32
  404096:	2a01      	cmp	r2, #1
  404098:	fa03 fc0e 	lsl.w	ip, r3, lr
  40409c:	bf28      	it	cs
  40409e:	f04c 0c02 	orrcs.w	ip, ip, #2
  4040a2:	fa43 f305 	asr.w	r3, r3, r5
  4040a6:	18c0      	adds	r0, r0, r3
  4040a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4040ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4040b0:	d507      	bpl.n	4040c2 <__adddf3+0xe6>
  4040b2:	f04f 0e00 	mov.w	lr, #0
  4040b6:	f1dc 0c00 	rsbs	ip, ip, #0
  4040ba:	eb7e 0000 	sbcs.w	r0, lr, r0
  4040be:	eb6e 0101 	sbc.w	r1, lr, r1
  4040c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4040c6:	d31b      	bcc.n	404100 <__adddf3+0x124>
  4040c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4040cc:	d30c      	bcc.n	4040e8 <__adddf3+0x10c>
  4040ce:	0849      	lsrs	r1, r1, #1
  4040d0:	ea5f 0030 	movs.w	r0, r0, rrx
  4040d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4040d8:	f104 0401 	add.w	r4, r4, #1
  4040dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4040e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4040e4:	f080 809a 	bcs.w	40421c <__adddf3+0x240>
  4040e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4040ec:	bf08      	it	eq
  4040ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4040f2:	f150 0000 	adcs.w	r0, r0, #0
  4040f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4040fa:	ea41 0105 	orr.w	r1, r1, r5
  4040fe:	bd30      	pop	{r4, r5, pc}
  404100:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404104:	4140      	adcs	r0, r0
  404106:	eb41 0101 	adc.w	r1, r1, r1
  40410a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40410e:	f1a4 0401 	sub.w	r4, r4, #1
  404112:	d1e9      	bne.n	4040e8 <__adddf3+0x10c>
  404114:	f091 0f00 	teq	r1, #0
  404118:	bf04      	itt	eq
  40411a:	4601      	moveq	r1, r0
  40411c:	2000      	moveq	r0, #0
  40411e:	fab1 f381 	clz	r3, r1
  404122:	bf08      	it	eq
  404124:	3320      	addeq	r3, #32
  404126:	f1a3 030b 	sub.w	r3, r3, #11
  40412a:	f1b3 0220 	subs.w	r2, r3, #32
  40412e:	da0c      	bge.n	40414a <__adddf3+0x16e>
  404130:	320c      	adds	r2, #12
  404132:	dd08      	ble.n	404146 <__adddf3+0x16a>
  404134:	f102 0c14 	add.w	ip, r2, #20
  404138:	f1c2 020c 	rsb	r2, r2, #12
  40413c:	fa01 f00c 	lsl.w	r0, r1, ip
  404140:	fa21 f102 	lsr.w	r1, r1, r2
  404144:	e00c      	b.n	404160 <__adddf3+0x184>
  404146:	f102 0214 	add.w	r2, r2, #20
  40414a:	bfd8      	it	le
  40414c:	f1c2 0c20 	rsble	ip, r2, #32
  404150:	fa01 f102 	lsl.w	r1, r1, r2
  404154:	fa20 fc0c 	lsr.w	ip, r0, ip
  404158:	bfdc      	itt	le
  40415a:	ea41 010c 	orrle.w	r1, r1, ip
  40415e:	4090      	lslle	r0, r2
  404160:	1ae4      	subs	r4, r4, r3
  404162:	bfa2      	ittt	ge
  404164:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404168:	4329      	orrge	r1, r5
  40416a:	bd30      	popge	{r4, r5, pc}
  40416c:	ea6f 0404 	mvn.w	r4, r4
  404170:	3c1f      	subs	r4, #31
  404172:	da1c      	bge.n	4041ae <__adddf3+0x1d2>
  404174:	340c      	adds	r4, #12
  404176:	dc0e      	bgt.n	404196 <__adddf3+0x1ba>
  404178:	f104 0414 	add.w	r4, r4, #20
  40417c:	f1c4 0220 	rsb	r2, r4, #32
  404180:	fa20 f004 	lsr.w	r0, r0, r4
  404184:	fa01 f302 	lsl.w	r3, r1, r2
  404188:	ea40 0003 	orr.w	r0, r0, r3
  40418c:	fa21 f304 	lsr.w	r3, r1, r4
  404190:	ea45 0103 	orr.w	r1, r5, r3
  404194:	bd30      	pop	{r4, r5, pc}
  404196:	f1c4 040c 	rsb	r4, r4, #12
  40419a:	f1c4 0220 	rsb	r2, r4, #32
  40419e:	fa20 f002 	lsr.w	r0, r0, r2
  4041a2:	fa01 f304 	lsl.w	r3, r1, r4
  4041a6:	ea40 0003 	orr.w	r0, r0, r3
  4041aa:	4629      	mov	r1, r5
  4041ac:	bd30      	pop	{r4, r5, pc}
  4041ae:	fa21 f004 	lsr.w	r0, r1, r4
  4041b2:	4629      	mov	r1, r5
  4041b4:	bd30      	pop	{r4, r5, pc}
  4041b6:	f094 0f00 	teq	r4, #0
  4041ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4041be:	bf06      	itte	eq
  4041c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4041c4:	3401      	addeq	r4, #1
  4041c6:	3d01      	subne	r5, #1
  4041c8:	e74e      	b.n	404068 <__adddf3+0x8c>
  4041ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4041ce:	bf18      	it	ne
  4041d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4041d4:	d029      	beq.n	40422a <__adddf3+0x24e>
  4041d6:	ea94 0f05 	teq	r4, r5
  4041da:	bf08      	it	eq
  4041dc:	ea90 0f02 	teqeq	r0, r2
  4041e0:	d005      	beq.n	4041ee <__adddf3+0x212>
  4041e2:	ea54 0c00 	orrs.w	ip, r4, r0
  4041e6:	bf04      	itt	eq
  4041e8:	4619      	moveq	r1, r3
  4041ea:	4610      	moveq	r0, r2
  4041ec:	bd30      	pop	{r4, r5, pc}
  4041ee:	ea91 0f03 	teq	r1, r3
  4041f2:	bf1e      	ittt	ne
  4041f4:	2100      	movne	r1, #0
  4041f6:	2000      	movne	r0, #0
  4041f8:	bd30      	popne	{r4, r5, pc}
  4041fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4041fe:	d105      	bne.n	40420c <__adddf3+0x230>
  404200:	0040      	lsls	r0, r0, #1
  404202:	4149      	adcs	r1, r1
  404204:	bf28      	it	cs
  404206:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40420a:	bd30      	pop	{r4, r5, pc}
  40420c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404210:	bf3c      	itt	cc
  404212:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404216:	bd30      	popcc	{r4, r5, pc}
  404218:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40421c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404220:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404224:	f04f 0000 	mov.w	r0, #0
  404228:	bd30      	pop	{r4, r5, pc}
  40422a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40422e:	bf1a      	itte	ne
  404230:	4619      	movne	r1, r3
  404232:	4610      	movne	r0, r2
  404234:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404238:	bf1c      	itt	ne
  40423a:	460b      	movne	r3, r1
  40423c:	4602      	movne	r2, r0
  40423e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404242:	bf06      	itte	eq
  404244:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404248:	ea91 0f03 	teqeq	r1, r3
  40424c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404250:	bd30      	pop	{r4, r5, pc}
  404252:	bf00      	nop

00404254 <__aeabi_ui2d>:
  404254:	f090 0f00 	teq	r0, #0
  404258:	bf04      	itt	eq
  40425a:	2100      	moveq	r1, #0
  40425c:	4770      	bxeq	lr
  40425e:	b530      	push	{r4, r5, lr}
  404260:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404264:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404268:	f04f 0500 	mov.w	r5, #0
  40426c:	f04f 0100 	mov.w	r1, #0
  404270:	e750      	b.n	404114 <__adddf3+0x138>
  404272:	bf00      	nop

00404274 <__aeabi_i2d>:
  404274:	f090 0f00 	teq	r0, #0
  404278:	bf04      	itt	eq
  40427a:	2100      	moveq	r1, #0
  40427c:	4770      	bxeq	lr
  40427e:	b530      	push	{r4, r5, lr}
  404280:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404284:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404288:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40428c:	bf48      	it	mi
  40428e:	4240      	negmi	r0, r0
  404290:	f04f 0100 	mov.w	r1, #0
  404294:	e73e      	b.n	404114 <__adddf3+0x138>
  404296:	bf00      	nop

00404298 <__aeabi_f2d>:
  404298:	0042      	lsls	r2, r0, #1
  40429a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40429e:	ea4f 0131 	mov.w	r1, r1, rrx
  4042a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4042a6:	bf1f      	itttt	ne
  4042a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4042ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4042b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4042b4:	4770      	bxne	lr
  4042b6:	f092 0f00 	teq	r2, #0
  4042ba:	bf14      	ite	ne
  4042bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4042c0:	4770      	bxeq	lr
  4042c2:	b530      	push	{r4, r5, lr}
  4042c4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4042c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4042cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4042d0:	e720      	b.n	404114 <__adddf3+0x138>
  4042d2:	bf00      	nop

004042d4 <__aeabi_ul2d>:
  4042d4:	ea50 0201 	orrs.w	r2, r0, r1
  4042d8:	bf08      	it	eq
  4042da:	4770      	bxeq	lr
  4042dc:	b530      	push	{r4, r5, lr}
  4042de:	f04f 0500 	mov.w	r5, #0
  4042e2:	e00a      	b.n	4042fa <__aeabi_l2d+0x16>

004042e4 <__aeabi_l2d>:
  4042e4:	ea50 0201 	orrs.w	r2, r0, r1
  4042e8:	bf08      	it	eq
  4042ea:	4770      	bxeq	lr
  4042ec:	b530      	push	{r4, r5, lr}
  4042ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4042f2:	d502      	bpl.n	4042fa <__aeabi_l2d+0x16>
  4042f4:	4240      	negs	r0, r0
  4042f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4042fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4042fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404302:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404306:	f43f aedc 	beq.w	4040c2 <__adddf3+0xe6>
  40430a:	f04f 0203 	mov.w	r2, #3
  40430e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404312:	bf18      	it	ne
  404314:	3203      	addne	r2, #3
  404316:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40431a:	bf18      	it	ne
  40431c:	3203      	addne	r2, #3
  40431e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404322:	f1c2 0320 	rsb	r3, r2, #32
  404326:	fa00 fc03 	lsl.w	ip, r0, r3
  40432a:	fa20 f002 	lsr.w	r0, r0, r2
  40432e:	fa01 fe03 	lsl.w	lr, r1, r3
  404332:	ea40 000e 	orr.w	r0, r0, lr
  404336:	fa21 f102 	lsr.w	r1, r1, r2
  40433a:	4414      	add	r4, r2
  40433c:	e6c1      	b.n	4040c2 <__adddf3+0xe6>
  40433e:	bf00      	nop

00404340 <__aeabi_dmul>:
  404340:	b570      	push	{r4, r5, r6, lr}
  404342:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404346:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40434a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40434e:	bf1d      	ittte	ne
  404350:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404354:	ea94 0f0c 	teqne	r4, ip
  404358:	ea95 0f0c 	teqne	r5, ip
  40435c:	f000 f8de 	bleq	40451c <__aeabi_dmul+0x1dc>
  404360:	442c      	add	r4, r5
  404362:	ea81 0603 	eor.w	r6, r1, r3
  404366:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40436a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40436e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404372:	bf18      	it	ne
  404374:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404378:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40437c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404380:	d038      	beq.n	4043f4 <__aeabi_dmul+0xb4>
  404382:	fba0 ce02 	umull	ip, lr, r0, r2
  404386:	f04f 0500 	mov.w	r5, #0
  40438a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40438e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404392:	fbe0 e503 	umlal	lr, r5, r0, r3
  404396:	f04f 0600 	mov.w	r6, #0
  40439a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40439e:	f09c 0f00 	teq	ip, #0
  4043a2:	bf18      	it	ne
  4043a4:	f04e 0e01 	orrne.w	lr, lr, #1
  4043a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4043ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4043b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4043b4:	d204      	bcs.n	4043c0 <__aeabi_dmul+0x80>
  4043b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4043ba:	416d      	adcs	r5, r5
  4043bc:	eb46 0606 	adc.w	r6, r6, r6
  4043c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4043c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4043c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4043cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4043d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4043d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4043d8:	bf88      	it	hi
  4043da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4043de:	d81e      	bhi.n	40441e <__aeabi_dmul+0xde>
  4043e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4043e4:	bf08      	it	eq
  4043e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4043ea:	f150 0000 	adcs.w	r0, r0, #0
  4043ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4043f2:	bd70      	pop	{r4, r5, r6, pc}
  4043f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4043f8:	ea46 0101 	orr.w	r1, r6, r1
  4043fc:	ea40 0002 	orr.w	r0, r0, r2
  404400:	ea81 0103 	eor.w	r1, r1, r3
  404404:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404408:	bfc2      	ittt	gt
  40440a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40440e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404412:	bd70      	popgt	{r4, r5, r6, pc}
  404414:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404418:	f04f 0e00 	mov.w	lr, #0
  40441c:	3c01      	subs	r4, #1
  40441e:	f300 80ab 	bgt.w	404578 <__aeabi_dmul+0x238>
  404422:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404426:	bfde      	ittt	le
  404428:	2000      	movle	r0, #0
  40442a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40442e:	bd70      	pople	{r4, r5, r6, pc}
  404430:	f1c4 0400 	rsb	r4, r4, #0
  404434:	3c20      	subs	r4, #32
  404436:	da35      	bge.n	4044a4 <__aeabi_dmul+0x164>
  404438:	340c      	adds	r4, #12
  40443a:	dc1b      	bgt.n	404474 <__aeabi_dmul+0x134>
  40443c:	f104 0414 	add.w	r4, r4, #20
  404440:	f1c4 0520 	rsb	r5, r4, #32
  404444:	fa00 f305 	lsl.w	r3, r0, r5
  404448:	fa20 f004 	lsr.w	r0, r0, r4
  40444c:	fa01 f205 	lsl.w	r2, r1, r5
  404450:	ea40 0002 	orr.w	r0, r0, r2
  404454:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404458:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40445c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404460:	fa21 f604 	lsr.w	r6, r1, r4
  404464:	eb42 0106 	adc.w	r1, r2, r6
  404468:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40446c:	bf08      	it	eq
  40446e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404472:	bd70      	pop	{r4, r5, r6, pc}
  404474:	f1c4 040c 	rsb	r4, r4, #12
  404478:	f1c4 0520 	rsb	r5, r4, #32
  40447c:	fa00 f304 	lsl.w	r3, r0, r4
  404480:	fa20 f005 	lsr.w	r0, r0, r5
  404484:	fa01 f204 	lsl.w	r2, r1, r4
  404488:	ea40 0002 	orr.w	r0, r0, r2
  40448c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404490:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404494:	f141 0100 	adc.w	r1, r1, #0
  404498:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40449c:	bf08      	it	eq
  40449e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4044a2:	bd70      	pop	{r4, r5, r6, pc}
  4044a4:	f1c4 0520 	rsb	r5, r4, #32
  4044a8:	fa00 f205 	lsl.w	r2, r0, r5
  4044ac:	ea4e 0e02 	orr.w	lr, lr, r2
  4044b0:	fa20 f304 	lsr.w	r3, r0, r4
  4044b4:	fa01 f205 	lsl.w	r2, r1, r5
  4044b8:	ea43 0302 	orr.w	r3, r3, r2
  4044bc:	fa21 f004 	lsr.w	r0, r1, r4
  4044c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4044c4:	fa21 f204 	lsr.w	r2, r1, r4
  4044c8:	ea20 0002 	bic.w	r0, r0, r2
  4044cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4044d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4044d4:	bf08      	it	eq
  4044d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4044da:	bd70      	pop	{r4, r5, r6, pc}
  4044dc:	f094 0f00 	teq	r4, #0
  4044e0:	d10f      	bne.n	404502 <__aeabi_dmul+0x1c2>
  4044e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4044e6:	0040      	lsls	r0, r0, #1
  4044e8:	eb41 0101 	adc.w	r1, r1, r1
  4044ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4044f0:	bf08      	it	eq
  4044f2:	3c01      	subeq	r4, #1
  4044f4:	d0f7      	beq.n	4044e6 <__aeabi_dmul+0x1a6>
  4044f6:	ea41 0106 	orr.w	r1, r1, r6
  4044fa:	f095 0f00 	teq	r5, #0
  4044fe:	bf18      	it	ne
  404500:	4770      	bxne	lr
  404502:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404506:	0052      	lsls	r2, r2, #1
  404508:	eb43 0303 	adc.w	r3, r3, r3
  40450c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404510:	bf08      	it	eq
  404512:	3d01      	subeq	r5, #1
  404514:	d0f7      	beq.n	404506 <__aeabi_dmul+0x1c6>
  404516:	ea43 0306 	orr.w	r3, r3, r6
  40451a:	4770      	bx	lr
  40451c:	ea94 0f0c 	teq	r4, ip
  404520:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404524:	bf18      	it	ne
  404526:	ea95 0f0c 	teqne	r5, ip
  40452a:	d00c      	beq.n	404546 <__aeabi_dmul+0x206>
  40452c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404530:	bf18      	it	ne
  404532:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404536:	d1d1      	bne.n	4044dc <__aeabi_dmul+0x19c>
  404538:	ea81 0103 	eor.w	r1, r1, r3
  40453c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404540:	f04f 0000 	mov.w	r0, #0
  404544:	bd70      	pop	{r4, r5, r6, pc}
  404546:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40454a:	bf06      	itte	eq
  40454c:	4610      	moveq	r0, r2
  40454e:	4619      	moveq	r1, r3
  404550:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404554:	d019      	beq.n	40458a <__aeabi_dmul+0x24a>
  404556:	ea94 0f0c 	teq	r4, ip
  40455a:	d102      	bne.n	404562 <__aeabi_dmul+0x222>
  40455c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404560:	d113      	bne.n	40458a <__aeabi_dmul+0x24a>
  404562:	ea95 0f0c 	teq	r5, ip
  404566:	d105      	bne.n	404574 <__aeabi_dmul+0x234>
  404568:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40456c:	bf1c      	itt	ne
  40456e:	4610      	movne	r0, r2
  404570:	4619      	movne	r1, r3
  404572:	d10a      	bne.n	40458a <__aeabi_dmul+0x24a>
  404574:	ea81 0103 	eor.w	r1, r1, r3
  404578:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40457c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404580:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404584:	f04f 0000 	mov.w	r0, #0
  404588:	bd70      	pop	{r4, r5, r6, pc}
  40458a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40458e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404592:	bd70      	pop	{r4, r5, r6, pc}

00404594 <__aeabi_ddiv>:
  404594:	b570      	push	{r4, r5, r6, lr}
  404596:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40459a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40459e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4045a2:	bf1d      	ittte	ne
  4045a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4045a8:	ea94 0f0c 	teqne	r4, ip
  4045ac:	ea95 0f0c 	teqne	r5, ip
  4045b0:	f000 f8a7 	bleq	404702 <__aeabi_ddiv+0x16e>
  4045b4:	eba4 0405 	sub.w	r4, r4, r5
  4045b8:	ea81 0e03 	eor.w	lr, r1, r3
  4045bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4045c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4045c4:	f000 8088 	beq.w	4046d8 <__aeabi_ddiv+0x144>
  4045c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4045cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4045d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4045d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4045d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4045dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4045e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4045e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4045e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4045ec:	429d      	cmp	r5, r3
  4045ee:	bf08      	it	eq
  4045f0:	4296      	cmpeq	r6, r2
  4045f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4045f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4045fa:	d202      	bcs.n	404602 <__aeabi_ddiv+0x6e>
  4045fc:	085b      	lsrs	r3, r3, #1
  4045fe:	ea4f 0232 	mov.w	r2, r2, rrx
  404602:	1ab6      	subs	r6, r6, r2
  404604:	eb65 0503 	sbc.w	r5, r5, r3
  404608:	085b      	lsrs	r3, r3, #1
  40460a:	ea4f 0232 	mov.w	r2, r2, rrx
  40460e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404612:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404616:	ebb6 0e02 	subs.w	lr, r6, r2
  40461a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40461e:	bf22      	ittt	cs
  404620:	1ab6      	subcs	r6, r6, r2
  404622:	4675      	movcs	r5, lr
  404624:	ea40 000c 	orrcs.w	r0, r0, ip
  404628:	085b      	lsrs	r3, r3, #1
  40462a:	ea4f 0232 	mov.w	r2, r2, rrx
  40462e:	ebb6 0e02 	subs.w	lr, r6, r2
  404632:	eb75 0e03 	sbcs.w	lr, r5, r3
  404636:	bf22      	ittt	cs
  404638:	1ab6      	subcs	r6, r6, r2
  40463a:	4675      	movcs	r5, lr
  40463c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404640:	085b      	lsrs	r3, r3, #1
  404642:	ea4f 0232 	mov.w	r2, r2, rrx
  404646:	ebb6 0e02 	subs.w	lr, r6, r2
  40464a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40464e:	bf22      	ittt	cs
  404650:	1ab6      	subcs	r6, r6, r2
  404652:	4675      	movcs	r5, lr
  404654:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404658:	085b      	lsrs	r3, r3, #1
  40465a:	ea4f 0232 	mov.w	r2, r2, rrx
  40465e:	ebb6 0e02 	subs.w	lr, r6, r2
  404662:	eb75 0e03 	sbcs.w	lr, r5, r3
  404666:	bf22      	ittt	cs
  404668:	1ab6      	subcs	r6, r6, r2
  40466a:	4675      	movcs	r5, lr
  40466c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404670:	ea55 0e06 	orrs.w	lr, r5, r6
  404674:	d018      	beq.n	4046a8 <__aeabi_ddiv+0x114>
  404676:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40467a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40467e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404682:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404686:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40468a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40468e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404692:	d1c0      	bne.n	404616 <__aeabi_ddiv+0x82>
  404694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404698:	d10b      	bne.n	4046b2 <__aeabi_ddiv+0x11e>
  40469a:	ea41 0100 	orr.w	r1, r1, r0
  40469e:	f04f 0000 	mov.w	r0, #0
  4046a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4046a6:	e7b6      	b.n	404616 <__aeabi_ddiv+0x82>
  4046a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4046ac:	bf04      	itt	eq
  4046ae:	4301      	orreq	r1, r0
  4046b0:	2000      	moveq	r0, #0
  4046b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4046b6:	bf88      	it	hi
  4046b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4046bc:	f63f aeaf 	bhi.w	40441e <__aeabi_dmul+0xde>
  4046c0:	ebb5 0c03 	subs.w	ip, r5, r3
  4046c4:	bf04      	itt	eq
  4046c6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4046ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4046ce:	f150 0000 	adcs.w	r0, r0, #0
  4046d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4046d6:	bd70      	pop	{r4, r5, r6, pc}
  4046d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4046dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4046e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4046e4:	bfc2      	ittt	gt
  4046e6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4046ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4046ee:	bd70      	popgt	{r4, r5, r6, pc}
  4046f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4046f4:	f04f 0e00 	mov.w	lr, #0
  4046f8:	3c01      	subs	r4, #1
  4046fa:	e690      	b.n	40441e <__aeabi_dmul+0xde>
  4046fc:	ea45 0e06 	orr.w	lr, r5, r6
  404700:	e68d      	b.n	40441e <__aeabi_dmul+0xde>
  404702:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404706:	ea94 0f0c 	teq	r4, ip
  40470a:	bf08      	it	eq
  40470c:	ea95 0f0c 	teqeq	r5, ip
  404710:	f43f af3b 	beq.w	40458a <__aeabi_dmul+0x24a>
  404714:	ea94 0f0c 	teq	r4, ip
  404718:	d10a      	bne.n	404730 <__aeabi_ddiv+0x19c>
  40471a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40471e:	f47f af34 	bne.w	40458a <__aeabi_dmul+0x24a>
  404722:	ea95 0f0c 	teq	r5, ip
  404726:	f47f af25 	bne.w	404574 <__aeabi_dmul+0x234>
  40472a:	4610      	mov	r0, r2
  40472c:	4619      	mov	r1, r3
  40472e:	e72c      	b.n	40458a <__aeabi_dmul+0x24a>
  404730:	ea95 0f0c 	teq	r5, ip
  404734:	d106      	bne.n	404744 <__aeabi_ddiv+0x1b0>
  404736:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40473a:	f43f aefd 	beq.w	404538 <__aeabi_dmul+0x1f8>
  40473e:	4610      	mov	r0, r2
  404740:	4619      	mov	r1, r3
  404742:	e722      	b.n	40458a <__aeabi_dmul+0x24a>
  404744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404748:	bf18      	it	ne
  40474a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40474e:	f47f aec5 	bne.w	4044dc <__aeabi_dmul+0x19c>
  404752:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404756:	f47f af0d 	bne.w	404574 <__aeabi_dmul+0x234>
  40475a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40475e:	f47f aeeb 	bne.w	404538 <__aeabi_dmul+0x1f8>
  404762:	e712      	b.n	40458a <__aeabi_dmul+0x24a>

00404764 <__aeabi_d2iz>:
  404764:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404768:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40476c:	d215      	bcs.n	40479a <__aeabi_d2iz+0x36>
  40476e:	d511      	bpl.n	404794 <__aeabi_d2iz+0x30>
  404770:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404774:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404778:	d912      	bls.n	4047a0 <__aeabi_d2iz+0x3c>
  40477a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40477e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404782:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404786:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40478a:	fa23 f002 	lsr.w	r0, r3, r2
  40478e:	bf18      	it	ne
  404790:	4240      	negne	r0, r0
  404792:	4770      	bx	lr
  404794:	f04f 0000 	mov.w	r0, #0
  404798:	4770      	bx	lr
  40479a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40479e:	d105      	bne.n	4047ac <__aeabi_d2iz+0x48>
  4047a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4047a4:	bf08      	it	eq
  4047a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4047aa:	4770      	bx	lr
  4047ac:	f04f 0000 	mov.w	r0, #0
  4047b0:	4770      	bx	lr
  4047b2:	bf00      	nop

004047b4 <__libc_init_array>:
  4047b4:	b570      	push	{r4, r5, r6, lr}
  4047b6:	4e0f      	ldr	r6, [pc, #60]	; (4047f4 <__libc_init_array+0x40>)
  4047b8:	4d0f      	ldr	r5, [pc, #60]	; (4047f8 <__libc_init_array+0x44>)
  4047ba:	1b76      	subs	r6, r6, r5
  4047bc:	10b6      	asrs	r6, r6, #2
  4047be:	bf18      	it	ne
  4047c0:	2400      	movne	r4, #0
  4047c2:	d005      	beq.n	4047d0 <__libc_init_array+0x1c>
  4047c4:	3401      	adds	r4, #1
  4047c6:	f855 3b04 	ldr.w	r3, [r5], #4
  4047ca:	4798      	blx	r3
  4047cc:	42a6      	cmp	r6, r4
  4047ce:	d1f9      	bne.n	4047c4 <__libc_init_array+0x10>
  4047d0:	4e0a      	ldr	r6, [pc, #40]	; (4047fc <__libc_init_array+0x48>)
  4047d2:	4d0b      	ldr	r5, [pc, #44]	; (404800 <__libc_init_array+0x4c>)
  4047d4:	1b76      	subs	r6, r6, r5
  4047d6:	f003 fa49 	bl	407c6c <_init>
  4047da:	10b6      	asrs	r6, r6, #2
  4047dc:	bf18      	it	ne
  4047de:	2400      	movne	r4, #0
  4047e0:	d006      	beq.n	4047f0 <__libc_init_array+0x3c>
  4047e2:	3401      	adds	r4, #1
  4047e4:	f855 3b04 	ldr.w	r3, [r5], #4
  4047e8:	4798      	blx	r3
  4047ea:	42a6      	cmp	r6, r4
  4047ec:	d1f9      	bne.n	4047e2 <__libc_init_array+0x2e>
  4047ee:	bd70      	pop	{r4, r5, r6, pc}
  4047f0:	bd70      	pop	{r4, r5, r6, pc}
  4047f2:	bf00      	nop
  4047f4:	00407c78 	.word	0x00407c78
  4047f8:	00407c78 	.word	0x00407c78
  4047fc:	00407c80 	.word	0x00407c80
  404800:	00407c78 	.word	0x00407c78

00404804 <iprintf>:
  404804:	b40f      	push	{r0, r1, r2, r3}
  404806:	b500      	push	{lr}
  404808:	4907      	ldr	r1, [pc, #28]	; (404828 <iprintf+0x24>)
  40480a:	b083      	sub	sp, #12
  40480c:	ab04      	add	r3, sp, #16
  40480e:	6808      	ldr	r0, [r1, #0]
  404810:	f853 2b04 	ldr.w	r2, [r3], #4
  404814:	6881      	ldr	r1, [r0, #8]
  404816:	9301      	str	r3, [sp, #4]
  404818:	f000 fd60 	bl	4052dc <_vfiprintf_r>
  40481c:	b003      	add	sp, #12
  40481e:	f85d eb04 	ldr.w	lr, [sp], #4
  404822:	b004      	add	sp, #16
  404824:	4770      	bx	lr
  404826:	bf00      	nop
  404828:	20400024 	.word	0x20400024

0040482c <malloc>:
  40482c:	4b02      	ldr	r3, [pc, #8]	; (404838 <malloc+0xc>)
  40482e:	4601      	mov	r1, r0
  404830:	6818      	ldr	r0, [r3, #0]
  404832:	f000 b80b 	b.w	40484c <_malloc_r>
  404836:	bf00      	nop
  404838:	20400024 	.word	0x20400024

0040483c <free>:
  40483c:	4b02      	ldr	r3, [pc, #8]	; (404848 <free+0xc>)
  40483e:	4601      	mov	r1, r0
  404840:	6818      	ldr	r0, [r3, #0]
  404842:	f001 be67 	b.w	406514 <_free_r>
  404846:	bf00      	nop
  404848:	20400024 	.word	0x20400024

0040484c <_malloc_r>:
  40484c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404850:	f101 060b 	add.w	r6, r1, #11
  404854:	2e16      	cmp	r6, #22
  404856:	b083      	sub	sp, #12
  404858:	4605      	mov	r5, r0
  40485a:	f240 809e 	bls.w	40499a <_malloc_r+0x14e>
  40485e:	f036 0607 	bics.w	r6, r6, #7
  404862:	f100 80bd 	bmi.w	4049e0 <_malloc_r+0x194>
  404866:	42b1      	cmp	r1, r6
  404868:	f200 80ba 	bhi.w	4049e0 <_malloc_r+0x194>
  40486c:	f000 fb86 	bl	404f7c <__malloc_lock>
  404870:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404874:	f0c0 8293 	bcc.w	404d9e <_malloc_r+0x552>
  404878:	0a73      	lsrs	r3, r6, #9
  40487a:	f000 80b8 	beq.w	4049ee <_malloc_r+0x1a2>
  40487e:	2b04      	cmp	r3, #4
  404880:	f200 8179 	bhi.w	404b76 <_malloc_r+0x32a>
  404884:	09b3      	lsrs	r3, r6, #6
  404886:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40488a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40488e:	00c3      	lsls	r3, r0, #3
  404890:	4fbf      	ldr	r7, [pc, #764]	; (404b90 <_malloc_r+0x344>)
  404892:	443b      	add	r3, r7
  404894:	f1a3 0108 	sub.w	r1, r3, #8
  404898:	685c      	ldr	r4, [r3, #4]
  40489a:	42a1      	cmp	r1, r4
  40489c:	d106      	bne.n	4048ac <_malloc_r+0x60>
  40489e:	e00c      	b.n	4048ba <_malloc_r+0x6e>
  4048a0:	2a00      	cmp	r2, #0
  4048a2:	f280 80aa 	bge.w	4049fa <_malloc_r+0x1ae>
  4048a6:	68e4      	ldr	r4, [r4, #12]
  4048a8:	42a1      	cmp	r1, r4
  4048aa:	d006      	beq.n	4048ba <_malloc_r+0x6e>
  4048ac:	6863      	ldr	r3, [r4, #4]
  4048ae:	f023 0303 	bic.w	r3, r3, #3
  4048b2:	1b9a      	subs	r2, r3, r6
  4048b4:	2a0f      	cmp	r2, #15
  4048b6:	ddf3      	ble.n	4048a0 <_malloc_r+0x54>
  4048b8:	4670      	mov	r0, lr
  4048ba:	693c      	ldr	r4, [r7, #16]
  4048bc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404ba4 <_malloc_r+0x358>
  4048c0:	4574      	cmp	r4, lr
  4048c2:	f000 81ab 	beq.w	404c1c <_malloc_r+0x3d0>
  4048c6:	6863      	ldr	r3, [r4, #4]
  4048c8:	f023 0303 	bic.w	r3, r3, #3
  4048cc:	1b9a      	subs	r2, r3, r6
  4048ce:	2a0f      	cmp	r2, #15
  4048d0:	f300 8190 	bgt.w	404bf4 <_malloc_r+0x3a8>
  4048d4:	2a00      	cmp	r2, #0
  4048d6:	f8c7 e014 	str.w	lr, [r7, #20]
  4048da:	f8c7 e010 	str.w	lr, [r7, #16]
  4048de:	f280 809d 	bge.w	404a1c <_malloc_r+0x1d0>
  4048e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4048e6:	f080 8161 	bcs.w	404bac <_malloc_r+0x360>
  4048ea:	08db      	lsrs	r3, r3, #3
  4048ec:	f103 0c01 	add.w	ip, r3, #1
  4048f0:	1099      	asrs	r1, r3, #2
  4048f2:	687a      	ldr	r2, [r7, #4]
  4048f4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4048f8:	f8c4 8008 	str.w	r8, [r4, #8]
  4048fc:	2301      	movs	r3, #1
  4048fe:	408b      	lsls	r3, r1
  404900:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404904:	4313      	orrs	r3, r2
  404906:	3908      	subs	r1, #8
  404908:	60e1      	str	r1, [r4, #12]
  40490a:	607b      	str	r3, [r7, #4]
  40490c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404910:	f8c8 400c 	str.w	r4, [r8, #12]
  404914:	1082      	asrs	r2, r0, #2
  404916:	2401      	movs	r4, #1
  404918:	4094      	lsls	r4, r2
  40491a:	429c      	cmp	r4, r3
  40491c:	f200 808b 	bhi.w	404a36 <_malloc_r+0x1ea>
  404920:	421c      	tst	r4, r3
  404922:	d106      	bne.n	404932 <_malloc_r+0xe6>
  404924:	f020 0003 	bic.w	r0, r0, #3
  404928:	0064      	lsls	r4, r4, #1
  40492a:	421c      	tst	r4, r3
  40492c:	f100 0004 	add.w	r0, r0, #4
  404930:	d0fa      	beq.n	404928 <_malloc_r+0xdc>
  404932:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404936:	46cc      	mov	ip, r9
  404938:	4680      	mov	r8, r0
  40493a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40493e:	459c      	cmp	ip, r3
  404940:	d107      	bne.n	404952 <_malloc_r+0x106>
  404942:	e16d      	b.n	404c20 <_malloc_r+0x3d4>
  404944:	2a00      	cmp	r2, #0
  404946:	f280 817b 	bge.w	404c40 <_malloc_r+0x3f4>
  40494a:	68db      	ldr	r3, [r3, #12]
  40494c:	459c      	cmp	ip, r3
  40494e:	f000 8167 	beq.w	404c20 <_malloc_r+0x3d4>
  404952:	6859      	ldr	r1, [r3, #4]
  404954:	f021 0103 	bic.w	r1, r1, #3
  404958:	1b8a      	subs	r2, r1, r6
  40495a:	2a0f      	cmp	r2, #15
  40495c:	ddf2      	ble.n	404944 <_malloc_r+0xf8>
  40495e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404962:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404966:	9300      	str	r3, [sp, #0]
  404968:	199c      	adds	r4, r3, r6
  40496a:	4628      	mov	r0, r5
  40496c:	f046 0601 	orr.w	r6, r6, #1
  404970:	f042 0501 	orr.w	r5, r2, #1
  404974:	605e      	str	r6, [r3, #4]
  404976:	f8c8 c00c 	str.w	ip, [r8, #12]
  40497a:	f8cc 8008 	str.w	r8, [ip, #8]
  40497e:	617c      	str	r4, [r7, #20]
  404980:	613c      	str	r4, [r7, #16]
  404982:	f8c4 e00c 	str.w	lr, [r4, #12]
  404986:	f8c4 e008 	str.w	lr, [r4, #8]
  40498a:	6065      	str	r5, [r4, #4]
  40498c:	505a      	str	r2, [r3, r1]
  40498e:	f000 fafb 	bl	404f88 <__malloc_unlock>
  404992:	9b00      	ldr	r3, [sp, #0]
  404994:	f103 0408 	add.w	r4, r3, #8
  404998:	e01e      	b.n	4049d8 <_malloc_r+0x18c>
  40499a:	2910      	cmp	r1, #16
  40499c:	d820      	bhi.n	4049e0 <_malloc_r+0x194>
  40499e:	f000 faed 	bl	404f7c <__malloc_lock>
  4049a2:	2610      	movs	r6, #16
  4049a4:	2318      	movs	r3, #24
  4049a6:	2002      	movs	r0, #2
  4049a8:	4f79      	ldr	r7, [pc, #484]	; (404b90 <_malloc_r+0x344>)
  4049aa:	443b      	add	r3, r7
  4049ac:	f1a3 0208 	sub.w	r2, r3, #8
  4049b0:	685c      	ldr	r4, [r3, #4]
  4049b2:	4294      	cmp	r4, r2
  4049b4:	f000 813d 	beq.w	404c32 <_malloc_r+0x3e6>
  4049b8:	6863      	ldr	r3, [r4, #4]
  4049ba:	68e1      	ldr	r1, [r4, #12]
  4049bc:	68a6      	ldr	r6, [r4, #8]
  4049be:	f023 0303 	bic.w	r3, r3, #3
  4049c2:	4423      	add	r3, r4
  4049c4:	4628      	mov	r0, r5
  4049c6:	685a      	ldr	r2, [r3, #4]
  4049c8:	60f1      	str	r1, [r6, #12]
  4049ca:	f042 0201 	orr.w	r2, r2, #1
  4049ce:	608e      	str	r6, [r1, #8]
  4049d0:	605a      	str	r2, [r3, #4]
  4049d2:	f000 fad9 	bl	404f88 <__malloc_unlock>
  4049d6:	3408      	adds	r4, #8
  4049d8:	4620      	mov	r0, r4
  4049da:	b003      	add	sp, #12
  4049dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049e0:	2400      	movs	r4, #0
  4049e2:	230c      	movs	r3, #12
  4049e4:	4620      	mov	r0, r4
  4049e6:	602b      	str	r3, [r5, #0]
  4049e8:	b003      	add	sp, #12
  4049ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049ee:	2040      	movs	r0, #64	; 0x40
  4049f0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4049f4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4049f8:	e74a      	b.n	404890 <_malloc_r+0x44>
  4049fa:	4423      	add	r3, r4
  4049fc:	68e1      	ldr	r1, [r4, #12]
  4049fe:	685a      	ldr	r2, [r3, #4]
  404a00:	68a6      	ldr	r6, [r4, #8]
  404a02:	f042 0201 	orr.w	r2, r2, #1
  404a06:	60f1      	str	r1, [r6, #12]
  404a08:	4628      	mov	r0, r5
  404a0a:	608e      	str	r6, [r1, #8]
  404a0c:	605a      	str	r2, [r3, #4]
  404a0e:	f000 fabb 	bl	404f88 <__malloc_unlock>
  404a12:	3408      	adds	r4, #8
  404a14:	4620      	mov	r0, r4
  404a16:	b003      	add	sp, #12
  404a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a1c:	4423      	add	r3, r4
  404a1e:	4628      	mov	r0, r5
  404a20:	685a      	ldr	r2, [r3, #4]
  404a22:	f042 0201 	orr.w	r2, r2, #1
  404a26:	605a      	str	r2, [r3, #4]
  404a28:	f000 faae 	bl	404f88 <__malloc_unlock>
  404a2c:	3408      	adds	r4, #8
  404a2e:	4620      	mov	r0, r4
  404a30:	b003      	add	sp, #12
  404a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a36:	68bc      	ldr	r4, [r7, #8]
  404a38:	6863      	ldr	r3, [r4, #4]
  404a3a:	f023 0803 	bic.w	r8, r3, #3
  404a3e:	45b0      	cmp	r8, r6
  404a40:	d304      	bcc.n	404a4c <_malloc_r+0x200>
  404a42:	eba8 0306 	sub.w	r3, r8, r6
  404a46:	2b0f      	cmp	r3, #15
  404a48:	f300 8085 	bgt.w	404b56 <_malloc_r+0x30a>
  404a4c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404ba8 <_malloc_r+0x35c>
  404a50:	4b50      	ldr	r3, [pc, #320]	; (404b94 <_malloc_r+0x348>)
  404a52:	f8d9 2000 	ldr.w	r2, [r9]
  404a56:	681b      	ldr	r3, [r3, #0]
  404a58:	3201      	adds	r2, #1
  404a5a:	4433      	add	r3, r6
  404a5c:	eb04 0a08 	add.w	sl, r4, r8
  404a60:	f000 8155 	beq.w	404d0e <_malloc_r+0x4c2>
  404a64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a68:	330f      	adds	r3, #15
  404a6a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a6e:	f02b 0b0f 	bic.w	fp, fp, #15
  404a72:	4659      	mov	r1, fp
  404a74:	4628      	mov	r0, r5
  404a76:	f000 fa8d 	bl	404f94 <_sbrk_r>
  404a7a:	1c41      	adds	r1, r0, #1
  404a7c:	4602      	mov	r2, r0
  404a7e:	f000 80fc 	beq.w	404c7a <_malloc_r+0x42e>
  404a82:	4582      	cmp	sl, r0
  404a84:	f200 80f7 	bhi.w	404c76 <_malloc_r+0x42a>
  404a88:	4b43      	ldr	r3, [pc, #268]	; (404b98 <_malloc_r+0x34c>)
  404a8a:	6819      	ldr	r1, [r3, #0]
  404a8c:	4459      	add	r1, fp
  404a8e:	6019      	str	r1, [r3, #0]
  404a90:	f000 814d 	beq.w	404d2e <_malloc_r+0x4e2>
  404a94:	f8d9 0000 	ldr.w	r0, [r9]
  404a98:	3001      	adds	r0, #1
  404a9a:	bf1b      	ittet	ne
  404a9c:	eba2 0a0a 	subne.w	sl, r2, sl
  404aa0:	4451      	addne	r1, sl
  404aa2:	f8c9 2000 	streq.w	r2, [r9]
  404aa6:	6019      	strne	r1, [r3, #0]
  404aa8:	f012 0107 	ands.w	r1, r2, #7
  404aac:	f000 8115 	beq.w	404cda <_malloc_r+0x48e>
  404ab0:	f1c1 0008 	rsb	r0, r1, #8
  404ab4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404ab8:	4402      	add	r2, r0
  404aba:	3108      	adds	r1, #8
  404abc:	eb02 090b 	add.w	r9, r2, fp
  404ac0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404ac4:	eba1 0909 	sub.w	r9, r1, r9
  404ac8:	4649      	mov	r1, r9
  404aca:	4628      	mov	r0, r5
  404acc:	9301      	str	r3, [sp, #4]
  404ace:	9200      	str	r2, [sp, #0]
  404ad0:	f000 fa60 	bl	404f94 <_sbrk_r>
  404ad4:	1c43      	adds	r3, r0, #1
  404ad6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ada:	f000 8143 	beq.w	404d64 <_malloc_r+0x518>
  404ade:	1a80      	subs	r0, r0, r2
  404ae0:	4448      	add	r0, r9
  404ae2:	f040 0001 	orr.w	r0, r0, #1
  404ae6:	6819      	ldr	r1, [r3, #0]
  404ae8:	60ba      	str	r2, [r7, #8]
  404aea:	4449      	add	r1, r9
  404aec:	42bc      	cmp	r4, r7
  404aee:	6050      	str	r0, [r2, #4]
  404af0:	6019      	str	r1, [r3, #0]
  404af2:	d017      	beq.n	404b24 <_malloc_r+0x2d8>
  404af4:	f1b8 0f0f 	cmp.w	r8, #15
  404af8:	f240 80fb 	bls.w	404cf2 <_malloc_r+0x4a6>
  404afc:	6860      	ldr	r0, [r4, #4]
  404afe:	f1a8 020c 	sub.w	r2, r8, #12
  404b02:	f022 0207 	bic.w	r2, r2, #7
  404b06:	eb04 0e02 	add.w	lr, r4, r2
  404b0a:	f000 0001 	and.w	r0, r0, #1
  404b0e:	f04f 0c05 	mov.w	ip, #5
  404b12:	4310      	orrs	r0, r2
  404b14:	2a0f      	cmp	r2, #15
  404b16:	6060      	str	r0, [r4, #4]
  404b18:	f8ce c004 	str.w	ip, [lr, #4]
  404b1c:	f8ce c008 	str.w	ip, [lr, #8]
  404b20:	f200 8117 	bhi.w	404d52 <_malloc_r+0x506>
  404b24:	4b1d      	ldr	r3, [pc, #116]	; (404b9c <_malloc_r+0x350>)
  404b26:	68bc      	ldr	r4, [r7, #8]
  404b28:	681a      	ldr	r2, [r3, #0]
  404b2a:	4291      	cmp	r1, r2
  404b2c:	bf88      	it	hi
  404b2e:	6019      	strhi	r1, [r3, #0]
  404b30:	4b1b      	ldr	r3, [pc, #108]	; (404ba0 <_malloc_r+0x354>)
  404b32:	681a      	ldr	r2, [r3, #0]
  404b34:	4291      	cmp	r1, r2
  404b36:	6862      	ldr	r2, [r4, #4]
  404b38:	bf88      	it	hi
  404b3a:	6019      	strhi	r1, [r3, #0]
  404b3c:	f022 0203 	bic.w	r2, r2, #3
  404b40:	4296      	cmp	r6, r2
  404b42:	eba2 0306 	sub.w	r3, r2, r6
  404b46:	d801      	bhi.n	404b4c <_malloc_r+0x300>
  404b48:	2b0f      	cmp	r3, #15
  404b4a:	dc04      	bgt.n	404b56 <_malloc_r+0x30a>
  404b4c:	4628      	mov	r0, r5
  404b4e:	f000 fa1b 	bl	404f88 <__malloc_unlock>
  404b52:	2400      	movs	r4, #0
  404b54:	e740      	b.n	4049d8 <_malloc_r+0x18c>
  404b56:	19a2      	adds	r2, r4, r6
  404b58:	f043 0301 	orr.w	r3, r3, #1
  404b5c:	f046 0601 	orr.w	r6, r6, #1
  404b60:	6066      	str	r6, [r4, #4]
  404b62:	4628      	mov	r0, r5
  404b64:	60ba      	str	r2, [r7, #8]
  404b66:	6053      	str	r3, [r2, #4]
  404b68:	f000 fa0e 	bl	404f88 <__malloc_unlock>
  404b6c:	3408      	adds	r4, #8
  404b6e:	4620      	mov	r0, r4
  404b70:	b003      	add	sp, #12
  404b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b76:	2b14      	cmp	r3, #20
  404b78:	d971      	bls.n	404c5e <_malloc_r+0x412>
  404b7a:	2b54      	cmp	r3, #84	; 0x54
  404b7c:	f200 80a3 	bhi.w	404cc6 <_malloc_r+0x47a>
  404b80:	0b33      	lsrs	r3, r6, #12
  404b82:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b86:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b8a:	00c3      	lsls	r3, r0, #3
  404b8c:	e680      	b.n	404890 <_malloc_r+0x44>
  404b8e:	bf00      	nop
  404b90:	20400450 	.word	0x20400450
  404b94:	20400de8 	.word	0x20400de8
  404b98:	20400db8 	.word	0x20400db8
  404b9c:	20400de0 	.word	0x20400de0
  404ba0:	20400de4 	.word	0x20400de4
  404ba4:	20400458 	.word	0x20400458
  404ba8:	20400858 	.word	0x20400858
  404bac:	0a5a      	lsrs	r2, r3, #9
  404bae:	2a04      	cmp	r2, #4
  404bb0:	d95b      	bls.n	404c6a <_malloc_r+0x41e>
  404bb2:	2a14      	cmp	r2, #20
  404bb4:	f200 80ae 	bhi.w	404d14 <_malloc_r+0x4c8>
  404bb8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404bbc:	00c9      	lsls	r1, r1, #3
  404bbe:	325b      	adds	r2, #91	; 0x5b
  404bc0:	eb07 0c01 	add.w	ip, r7, r1
  404bc4:	5879      	ldr	r1, [r7, r1]
  404bc6:	f1ac 0c08 	sub.w	ip, ip, #8
  404bca:	458c      	cmp	ip, r1
  404bcc:	f000 8088 	beq.w	404ce0 <_malloc_r+0x494>
  404bd0:	684a      	ldr	r2, [r1, #4]
  404bd2:	f022 0203 	bic.w	r2, r2, #3
  404bd6:	4293      	cmp	r3, r2
  404bd8:	d273      	bcs.n	404cc2 <_malloc_r+0x476>
  404bda:	6889      	ldr	r1, [r1, #8]
  404bdc:	458c      	cmp	ip, r1
  404bde:	d1f7      	bne.n	404bd0 <_malloc_r+0x384>
  404be0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404be4:	687b      	ldr	r3, [r7, #4]
  404be6:	60e2      	str	r2, [r4, #12]
  404be8:	f8c4 c008 	str.w	ip, [r4, #8]
  404bec:	6094      	str	r4, [r2, #8]
  404bee:	f8cc 400c 	str.w	r4, [ip, #12]
  404bf2:	e68f      	b.n	404914 <_malloc_r+0xc8>
  404bf4:	19a1      	adds	r1, r4, r6
  404bf6:	f046 0c01 	orr.w	ip, r6, #1
  404bfa:	f042 0601 	orr.w	r6, r2, #1
  404bfe:	f8c4 c004 	str.w	ip, [r4, #4]
  404c02:	4628      	mov	r0, r5
  404c04:	6179      	str	r1, [r7, #20]
  404c06:	6139      	str	r1, [r7, #16]
  404c08:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c0c:	f8c1 e008 	str.w	lr, [r1, #8]
  404c10:	604e      	str	r6, [r1, #4]
  404c12:	50e2      	str	r2, [r4, r3]
  404c14:	f000 f9b8 	bl	404f88 <__malloc_unlock>
  404c18:	3408      	adds	r4, #8
  404c1a:	e6dd      	b.n	4049d8 <_malloc_r+0x18c>
  404c1c:	687b      	ldr	r3, [r7, #4]
  404c1e:	e679      	b.n	404914 <_malloc_r+0xc8>
  404c20:	f108 0801 	add.w	r8, r8, #1
  404c24:	f018 0f03 	tst.w	r8, #3
  404c28:	f10c 0c08 	add.w	ip, ip, #8
  404c2c:	f47f ae85 	bne.w	40493a <_malloc_r+0xee>
  404c30:	e02d      	b.n	404c8e <_malloc_r+0x442>
  404c32:	68dc      	ldr	r4, [r3, #12]
  404c34:	42a3      	cmp	r3, r4
  404c36:	bf08      	it	eq
  404c38:	3002      	addeq	r0, #2
  404c3a:	f43f ae3e 	beq.w	4048ba <_malloc_r+0x6e>
  404c3e:	e6bb      	b.n	4049b8 <_malloc_r+0x16c>
  404c40:	4419      	add	r1, r3
  404c42:	461c      	mov	r4, r3
  404c44:	684a      	ldr	r2, [r1, #4]
  404c46:	68db      	ldr	r3, [r3, #12]
  404c48:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c4c:	f042 0201 	orr.w	r2, r2, #1
  404c50:	604a      	str	r2, [r1, #4]
  404c52:	4628      	mov	r0, r5
  404c54:	60f3      	str	r3, [r6, #12]
  404c56:	609e      	str	r6, [r3, #8]
  404c58:	f000 f996 	bl	404f88 <__malloc_unlock>
  404c5c:	e6bc      	b.n	4049d8 <_malloc_r+0x18c>
  404c5e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c62:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c66:	00c3      	lsls	r3, r0, #3
  404c68:	e612      	b.n	404890 <_malloc_r+0x44>
  404c6a:	099a      	lsrs	r2, r3, #6
  404c6c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c70:	00c9      	lsls	r1, r1, #3
  404c72:	3238      	adds	r2, #56	; 0x38
  404c74:	e7a4      	b.n	404bc0 <_malloc_r+0x374>
  404c76:	42bc      	cmp	r4, r7
  404c78:	d054      	beq.n	404d24 <_malloc_r+0x4d8>
  404c7a:	68bc      	ldr	r4, [r7, #8]
  404c7c:	6862      	ldr	r2, [r4, #4]
  404c7e:	f022 0203 	bic.w	r2, r2, #3
  404c82:	e75d      	b.n	404b40 <_malloc_r+0x2f4>
  404c84:	f859 3908 	ldr.w	r3, [r9], #-8
  404c88:	4599      	cmp	r9, r3
  404c8a:	f040 8086 	bne.w	404d9a <_malloc_r+0x54e>
  404c8e:	f010 0f03 	tst.w	r0, #3
  404c92:	f100 30ff 	add.w	r0, r0, #4294967295
  404c96:	d1f5      	bne.n	404c84 <_malloc_r+0x438>
  404c98:	687b      	ldr	r3, [r7, #4]
  404c9a:	ea23 0304 	bic.w	r3, r3, r4
  404c9e:	607b      	str	r3, [r7, #4]
  404ca0:	0064      	lsls	r4, r4, #1
  404ca2:	429c      	cmp	r4, r3
  404ca4:	f63f aec7 	bhi.w	404a36 <_malloc_r+0x1ea>
  404ca8:	2c00      	cmp	r4, #0
  404caa:	f43f aec4 	beq.w	404a36 <_malloc_r+0x1ea>
  404cae:	421c      	tst	r4, r3
  404cb0:	4640      	mov	r0, r8
  404cb2:	f47f ae3e 	bne.w	404932 <_malloc_r+0xe6>
  404cb6:	0064      	lsls	r4, r4, #1
  404cb8:	421c      	tst	r4, r3
  404cba:	f100 0004 	add.w	r0, r0, #4
  404cbe:	d0fa      	beq.n	404cb6 <_malloc_r+0x46a>
  404cc0:	e637      	b.n	404932 <_malloc_r+0xe6>
  404cc2:	468c      	mov	ip, r1
  404cc4:	e78c      	b.n	404be0 <_malloc_r+0x394>
  404cc6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404cca:	d815      	bhi.n	404cf8 <_malloc_r+0x4ac>
  404ccc:	0bf3      	lsrs	r3, r6, #15
  404cce:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404cd2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404cd6:	00c3      	lsls	r3, r0, #3
  404cd8:	e5da      	b.n	404890 <_malloc_r+0x44>
  404cda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404cde:	e6ed      	b.n	404abc <_malloc_r+0x270>
  404ce0:	687b      	ldr	r3, [r7, #4]
  404ce2:	1092      	asrs	r2, r2, #2
  404ce4:	2101      	movs	r1, #1
  404ce6:	fa01 f202 	lsl.w	r2, r1, r2
  404cea:	4313      	orrs	r3, r2
  404cec:	607b      	str	r3, [r7, #4]
  404cee:	4662      	mov	r2, ip
  404cf0:	e779      	b.n	404be6 <_malloc_r+0x39a>
  404cf2:	2301      	movs	r3, #1
  404cf4:	6053      	str	r3, [r2, #4]
  404cf6:	e729      	b.n	404b4c <_malloc_r+0x300>
  404cf8:	f240 5254 	movw	r2, #1364	; 0x554
  404cfc:	4293      	cmp	r3, r2
  404cfe:	d822      	bhi.n	404d46 <_malloc_r+0x4fa>
  404d00:	0cb3      	lsrs	r3, r6, #18
  404d02:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d06:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d0a:	00c3      	lsls	r3, r0, #3
  404d0c:	e5c0      	b.n	404890 <_malloc_r+0x44>
  404d0e:	f103 0b10 	add.w	fp, r3, #16
  404d12:	e6ae      	b.n	404a72 <_malloc_r+0x226>
  404d14:	2a54      	cmp	r2, #84	; 0x54
  404d16:	d829      	bhi.n	404d6c <_malloc_r+0x520>
  404d18:	0b1a      	lsrs	r2, r3, #12
  404d1a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d1e:	00c9      	lsls	r1, r1, #3
  404d20:	326e      	adds	r2, #110	; 0x6e
  404d22:	e74d      	b.n	404bc0 <_malloc_r+0x374>
  404d24:	4b20      	ldr	r3, [pc, #128]	; (404da8 <_malloc_r+0x55c>)
  404d26:	6819      	ldr	r1, [r3, #0]
  404d28:	4459      	add	r1, fp
  404d2a:	6019      	str	r1, [r3, #0]
  404d2c:	e6b2      	b.n	404a94 <_malloc_r+0x248>
  404d2e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d32:	2800      	cmp	r0, #0
  404d34:	f47f aeae 	bne.w	404a94 <_malloc_r+0x248>
  404d38:	eb08 030b 	add.w	r3, r8, fp
  404d3c:	68ba      	ldr	r2, [r7, #8]
  404d3e:	f043 0301 	orr.w	r3, r3, #1
  404d42:	6053      	str	r3, [r2, #4]
  404d44:	e6ee      	b.n	404b24 <_malloc_r+0x2d8>
  404d46:	207f      	movs	r0, #127	; 0x7f
  404d48:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d4c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d50:	e59e      	b.n	404890 <_malloc_r+0x44>
  404d52:	f104 0108 	add.w	r1, r4, #8
  404d56:	4628      	mov	r0, r5
  404d58:	9300      	str	r3, [sp, #0]
  404d5a:	f001 fbdb 	bl	406514 <_free_r>
  404d5e:	9b00      	ldr	r3, [sp, #0]
  404d60:	6819      	ldr	r1, [r3, #0]
  404d62:	e6df      	b.n	404b24 <_malloc_r+0x2d8>
  404d64:	2001      	movs	r0, #1
  404d66:	f04f 0900 	mov.w	r9, #0
  404d6a:	e6bc      	b.n	404ae6 <_malloc_r+0x29a>
  404d6c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d70:	d805      	bhi.n	404d7e <_malloc_r+0x532>
  404d72:	0bda      	lsrs	r2, r3, #15
  404d74:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d78:	00c9      	lsls	r1, r1, #3
  404d7a:	3277      	adds	r2, #119	; 0x77
  404d7c:	e720      	b.n	404bc0 <_malloc_r+0x374>
  404d7e:	f240 5154 	movw	r1, #1364	; 0x554
  404d82:	428a      	cmp	r2, r1
  404d84:	d805      	bhi.n	404d92 <_malloc_r+0x546>
  404d86:	0c9a      	lsrs	r2, r3, #18
  404d88:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d8c:	00c9      	lsls	r1, r1, #3
  404d8e:	327c      	adds	r2, #124	; 0x7c
  404d90:	e716      	b.n	404bc0 <_malloc_r+0x374>
  404d92:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d96:	227e      	movs	r2, #126	; 0x7e
  404d98:	e712      	b.n	404bc0 <_malloc_r+0x374>
  404d9a:	687b      	ldr	r3, [r7, #4]
  404d9c:	e780      	b.n	404ca0 <_malloc_r+0x454>
  404d9e:	08f0      	lsrs	r0, r6, #3
  404da0:	f106 0308 	add.w	r3, r6, #8
  404da4:	e600      	b.n	4049a8 <_malloc_r+0x15c>
  404da6:	bf00      	nop
  404da8:	20400db8 	.word	0x20400db8

00404dac <memcpy>:
  404dac:	4684      	mov	ip, r0
  404dae:	ea41 0300 	orr.w	r3, r1, r0
  404db2:	f013 0303 	ands.w	r3, r3, #3
  404db6:	d16d      	bne.n	404e94 <memcpy+0xe8>
  404db8:	3a40      	subs	r2, #64	; 0x40
  404dba:	d341      	bcc.n	404e40 <memcpy+0x94>
  404dbc:	f851 3b04 	ldr.w	r3, [r1], #4
  404dc0:	f840 3b04 	str.w	r3, [r0], #4
  404dc4:	f851 3b04 	ldr.w	r3, [r1], #4
  404dc8:	f840 3b04 	str.w	r3, [r0], #4
  404dcc:	f851 3b04 	ldr.w	r3, [r1], #4
  404dd0:	f840 3b04 	str.w	r3, [r0], #4
  404dd4:	f851 3b04 	ldr.w	r3, [r1], #4
  404dd8:	f840 3b04 	str.w	r3, [r0], #4
  404ddc:	f851 3b04 	ldr.w	r3, [r1], #4
  404de0:	f840 3b04 	str.w	r3, [r0], #4
  404de4:	f851 3b04 	ldr.w	r3, [r1], #4
  404de8:	f840 3b04 	str.w	r3, [r0], #4
  404dec:	f851 3b04 	ldr.w	r3, [r1], #4
  404df0:	f840 3b04 	str.w	r3, [r0], #4
  404df4:	f851 3b04 	ldr.w	r3, [r1], #4
  404df8:	f840 3b04 	str.w	r3, [r0], #4
  404dfc:	f851 3b04 	ldr.w	r3, [r1], #4
  404e00:	f840 3b04 	str.w	r3, [r0], #4
  404e04:	f851 3b04 	ldr.w	r3, [r1], #4
  404e08:	f840 3b04 	str.w	r3, [r0], #4
  404e0c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e10:	f840 3b04 	str.w	r3, [r0], #4
  404e14:	f851 3b04 	ldr.w	r3, [r1], #4
  404e18:	f840 3b04 	str.w	r3, [r0], #4
  404e1c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e20:	f840 3b04 	str.w	r3, [r0], #4
  404e24:	f851 3b04 	ldr.w	r3, [r1], #4
  404e28:	f840 3b04 	str.w	r3, [r0], #4
  404e2c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e30:	f840 3b04 	str.w	r3, [r0], #4
  404e34:	f851 3b04 	ldr.w	r3, [r1], #4
  404e38:	f840 3b04 	str.w	r3, [r0], #4
  404e3c:	3a40      	subs	r2, #64	; 0x40
  404e3e:	d2bd      	bcs.n	404dbc <memcpy+0x10>
  404e40:	3230      	adds	r2, #48	; 0x30
  404e42:	d311      	bcc.n	404e68 <memcpy+0xbc>
  404e44:	f851 3b04 	ldr.w	r3, [r1], #4
  404e48:	f840 3b04 	str.w	r3, [r0], #4
  404e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e50:	f840 3b04 	str.w	r3, [r0], #4
  404e54:	f851 3b04 	ldr.w	r3, [r1], #4
  404e58:	f840 3b04 	str.w	r3, [r0], #4
  404e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e60:	f840 3b04 	str.w	r3, [r0], #4
  404e64:	3a10      	subs	r2, #16
  404e66:	d2ed      	bcs.n	404e44 <memcpy+0x98>
  404e68:	320c      	adds	r2, #12
  404e6a:	d305      	bcc.n	404e78 <memcpy+0xcc>
  404e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  404e70:	f840 3b04 	str.w	r3, [r0], #4
  404e74:	3a04      	subs	r2, #4
  404e76:	d2f9      	bcs.n	404e6c <memcpy+0xc0>
  404e78:	3204      	adds	r2, #4
  404e7a:	d008      	beq.n	404e8e <memcpy+0xe2>
  404e7c:	07d2      	lsls	r2, r2, #31
  404e7e:	bf1c      	itt	ne
  404e80:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404e84:	f800 3b01 	strbne.w	r3, [r0], #1
  404e88:	d301      	bcc.n	404e8e <memcpy+0xe2>
  404e8a:	880b      	ldrh	r3, [r1, #0]
  404e8c:	8003      	strh	r3, [r0, #0]
  404e8e:	4660      	mov	r0, ip
  404e90:	4770      	bx	lr
  404e92:	bf00      	nop
  404e94:	2a08      	cmp	r2, #8
  404e96:	d313      	bcc.n	404ec0 <memcpy+0x114>
  404e98:	078b      	lsls	r3, r1, #30
  404e9a:	d08d      	beq.n	404db8 <memcpy+0xc>
  404e9c:	f010 0303 	ands.w	r3, r0, #3
  404ea0:	d08a      	beq.n	404db8 <memcpy+0xc>
  404ea2:	f1c3 0304 	rsb	r3, r3, #4
  404ea6:	1ad2      	subs	r2, r2, r3
  404ea8:	07db      	lsls	r3, r3, #31
  404eaa:	bf1c      	itt	ne
  404eac:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404eb0:	f800 3b01 	strbne.w	r3, [r0], #1
  404eb4:	d380      	bcc.n	404db8 <memcpy+0xc>
  404eb6:	f831 3b02 	ldrh.w	r3, [r1], #2
  404eba:	f820 3b02 	strh.w	r3, [r0], #2
  404ebe:	e77b      	b.n	404db8 <memcpy+0xc>
  404ec0:	3a04      	subs	r2, #4
  404ec2:	d3d9      	bcc.n	404e78 <memcpy+0xcc>
  404ec4:	3a01      	subs	r2, #1
  404ec6:	f811 3b01 	ldrb.w	r3, [r1], #1
  404eca:	f800 3b01 	strb.w	r3, [r0], #1
  404ece:	d2f9      	bcs.n	404ec4 <memcpy+0x118>
  404ed0:	780b      	ldrb	r3, [r1, #0]
  404ed2:	7003      	strb	r3, [r0, #0]
  404ed4:	784b      	ldrb	r3, [r1, #1]
  404ed6:	7043      	strb	r3, [r0, #1]
  404ed8:	788b      	ldrb	r3, [r1, #2]
  404eda:	7083      	strb	r3, [r0, #2]
  404edc:	4660      	mov	r0, ip
  404ede:	4770      	bx	lr

00404ee0 <memset>:
  404ee0:	b470      	push	{r4, r5, r6}
  404ee2:	0786      	lsls	r6, r0, #30
  404ee4:	d046      	beq.n	404f74 <memset+0x94>
  404ee6:	1e54      	subs	r4, r2, #1
  404ee8:	2a00      	cmp	r2, #0
  404eea:	d041      	beq.n	404f70 <memset+0x90>
  404eec:	b2ca      	uxtb	r2, r1
  404eee:	4603      	mov	r3, r0
  404ef0:	e002      	b.n	404ef8 <memset+0x18>
  404ef2:	f114 34ff 	adds.w	r4, r4, #4294967295
  404ef6:	d33b      	bcc.n	404f70 <memset+0x90>
  404ef8:	f803 2b01 	strb.w	r2, [r3], #1
  404efc:	079d      	lsls	r5, r3, #30
  404efe:	d1f8      	bne.n	404ef2 <memset+0x12>
  404f00:	2c03      	cmp	r4, #3
  404f02:	d92e      	bls.n	404f62 <memset+0x82>
  404f04:	b2cd      	uxtb	r5, r1
  404f06:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404f0a:	2c0f      	cmp	r4, #15
  404f0c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404f10:	d919      	bls.n	404f46 <memset+0x66>
  404f12:	f103 0210 	add.w	r2, r3, #16
  404f16:	4626      	mov	r6, r4
  404f18:	3e10      	subs	r6, #16
  404f1a:	2e0f      	cmp	r6, #15
  404f1c:	f842 5c10 	str.w	r5, [r2, #-16]
  404f20:	f842 5c0c 	str.w	r5, [r2, #-12]
  404f24:	f842 5c08 	str.w	r5, [r2, #-8]
  404f28:	f842 5c04 	str.w	r5, [r2, #-4]
  404f2c:	f102 0210 	add.w	r2, r2, #16
  404f30:	d8f2      	bhi.n	404f18 <memset+0x38>
  404f32:	f1a4 0210 	sub.w	r2, r4, #16
  404f36:	f022 020f 	bic.w	r2, r2, #15
  404f3a:	f004 040f 	and.w	r4, r4, #15
  404f3e:	3210      	adds	r2, #16
  404f40:	2c03      	cmp	r4, #3
  404f42:	4413      	add	r3, r2
  404f44:	d90d      	bls.n	404f62 <memset+0x82>
  404f46:	461e      	mov	r6, r3
  404f48:	4622      	mov	r2, r4
  404f4a:	3a04      	subs	r2, #4
  404f4c:	2a03      	cmp	r2, #3
  404f4e:	f846 5b04 	str.w	r5, [r6], #4
  404f52:	d8fa      	bhi.n	404f4a <memset+0x6a>
  404f54:	1f22      	subs	r2, r4, #4
  404f56:	f022 0203 	bic.w	r2, r2, #3
  404f5a:	3204      	adds	r2, #4
  404f5c:	4413      	add	r3, r2
  404f5e:	f004 0403 	and.w	r4, r4, #3
  404f62:	b12c      	cbz	r4, 404f70 <memset+0x90>
  404f64:	b2c9      	uxtb	r1, r1
  404f66:	441c      	add	r4, r3
  404f68:	f803 1b01 	strb.w	r1, [r3], #1
  404f6c:	429c      	cmp	r4, r3
  404f6e:	d1fb      	bne.n	404f68 <memset+0x88>
  404f70:	bc70      	pop	{r4, r5, r6}
  404f72:	4770      	bx	lr
  404f74:	4614      	mov	r4, r2
  404f76:	4603      	mov	r3, r0
  404f78:	e7c2      	b.n	404f00 <memset+0x20>
  404f7a:	bf00      	nop

00404f7c <__malloc_lock>:
  404f7c:	4801      	ldr	r0, [pc, #4]	; (404f84 <__malloc_lock+0x8>)
  404f7e:	f001 bd63 	b.w	406a48 <__retarget_lock_acquire_recursive>
  404f82:	bf00      	nop
  404f84:	20400edc 	.word	0x20400edc

00404f88 <__malloc_unlock>:
  404f88:	4801      	ldr	r0, [pc, #4]	; (404f90 <__malloc_unlock+0x8>)
  404f8a:	f001 bd5f 	b.w	406a4c <__retarget_lock_release_recursive>
  404f8e:	bf00      	nop
  404f90:	20400edc 	.word	0x20400edc

00404f94 <_sbrk_r>:
  404f94:	b538      	push	{r3, r4, r5, lr}
  404f96:	4c07      	ldr	r4, [pc, #28]	; (404fb4 <_sbrk_r+0x20>)
  404f98:	2300      	movs	r3, #0
  404f9a:	4605      	mov	r5, r0
  404f9c:	4608      	mov	r0, r1
  404f9e:	6023      	str	r3, [r4, #0]
  404fa0:	f7fc fce4 	bl	40196c <_sbrk>
  404fa4:	1c43      	adds	r3, r0, #1
  404fa6:	d000      	beq.n	404faa <_sbrk_r+0x16>
  404fa8:	bd38      	pop	{r3, r4, r5, pc}
  404faa:	6823      	ldr	r3, [r4, #0]
  404fac:	2b00      	cmp	r3, #0
  404fae:	d0fb      	beq.n	404fa8 <_sbrk_r+0x14>
  404fb0:	602b      	str	r3, [r5, #0]
  404fb2:	bd38      	pop	{r3, r4, r5, pc}
  404fb4:	20400ef0 	.word	0x20400ef0

00404fb8 <setbuf>:
  404fb8:	2900      	cmp	r1, #0
  404fba:	bf0c      	ite	eq
  404fbc:	2202      	moveq	r2, #2
  404fbe:	2200      	movne	r2, #0
  404fc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404fc4:	f000 b800 	b.w	404fc8 <setvbuf>

00404fc8 <setvbuf>:
  404fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404fcc:	4c61      	ldr	r4, [pc, #388]	; (405154 <setvbuf+0x18c>)
  404fce:	6825      	ldr	r5, [r4, #0]
  404fd0:	b083      	sub	sp, #12
  404fd2:	4604      	mov	r4, r0
  404fd4:	460f      	mov	r7, r1
  404fd6:	4690      	mov	r8, r2
  404fd8:	461e      	mov	r6, r3
  404fda:	b115      	cbz	r5, 404fe2 <setvbuf+0x1a>
  404fdc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404fde:	2b00      	cmp	r3, #0
  404fe0:	d064      	beq.n	4050ac <setvbuf+0xe4>
  404fe2:	f1b8 0f02 	cmp.w	r8, #2
  404fe6:	d006      	beq.n	404ff6 <setvbuf+0x2e>
  404fe8:	f1b8 0f01 	cmp.w	r8, #1
  404fec:	f200 809f 	bhi.w	40512e <setvbuf+0x166>
  404ff0:	2e00      	cmp	r6, #0
  404ff2:	f2c0 809c 	blt.w	40512e <setvbuf+0x166>
  404ff6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404ff8:	07d8      	lsls	r0, r3, #31
  404ffa:	d534      	bpl.n	405066 <setvbuf+0x9e>
  404ffc:	4621      	mov	r1, r4
  404ffe:	4628      	mov	r0, r5
  405000:	f001 f90a 	bl	406218 <_fflush_r>
  405004:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405006:	b141      	cbz	r1, 40501a <setvbuf+0x52>
  405008:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40500c:	4299      	cmp	r1, r3
  40500e:	d002      	beq.n	405016 <setvbuf+0x4e>
  405010:	4628      	mov	r0, r5
  405012:	f001 fa7f 	bl	406514 <_free_r>
  405016:	2300      	movs	r3, #0
  405018:	6323      	str	r3, [r4, #48]	; 0x30
  40501a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40501e:	2200      	movs	r2, #0
  405020:	61a2      	str	r2, [r4, #24]
  405022:	6062      	str	r2, [r4, #4]
  405024:	061a      	lsls	r2, r3, #24
  405026:	d43a      	bmi.n	40509e <setvbuf+0xd6>
  405028:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40502c:	f023 0303 	bic.w	r3, r3, #3
  405030:	f1b8 0f02 	cmp.w	r8, #2
  405034:	81a3      	strh	r3, [r4, #12]
  405036:	d01d      	beq.n	405074 <setvbuf+0xac>
  405038:	ab01      	add	r3, sp, #4
  40503a:	466a      	mov	r2, sp
  40503c:	4621      	mov	r1, r4
  40503e:	4628      	mov	r0, r5
  405040:	f001 fd06 	bl	406a50 <__swhatbuf_r>
  405044:	89a3      	ldrh	r3, [r4, #12]
  405046:	4318      	orrs	r0, r3
  405048:	81a0      	strh	r0, [r4, #12]
  40504a:	2e00      	cmp	r6, #0
  40504c:	d132      	bne.n	4050b4 <setvbuf+0xec>
  40504e:	9e00      	ldr	r6, [sp, #0]
  405050:	4630      	mov	r0, r6
  405052:	f7ff fbeb 	bl	40482c <malloc>
  405056:	4607      	mov	r7, r0
  405058:	2800      	cmp	r0, #0
  40505a:	d06b      	beq.n	405134 <setvbuf+0x16c>
  40505c:	89a3      	ldrh	r3, [r4, #12]
  40505e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405062:	81a3      	strh	r3, [r4, #12]
  405064:	e028      	b.n	4050b8 <setvbuf+0xf0>
  405066:	89a3      	ldrh	r3, [r4, #12]
  405068:	0599      	lsls	r1, r3, #22
  40506a:	d4c7      	bmi.n	404ffc <setvbuf+0x34>
  40506c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40506e:	f001 fceb 	bl	406a48 <__retarget_lock_acquire_recursive>
  405072:	e7c3      	b.n	404ffc <setvbuf+0x34>
  405074:	2500      	movs	r5, #0
  405076:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405078:	2600      	movs	r6, #0
  40507a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40507e:	f043 0302 	orr.w	r3, r3, #2
  405082:	2001      	movs	r0, #1
  405084:	60a6      	str	r6, [r4, #8]
  405086:	07ce      	lsls	r6, r1, #31
  405088:	81a3      	strh	r3, [r4, #12]
  40508a:	6022      	str	r2, [r4, #0]
  40508c:	6122      	str	r2, [r4, #16]
  40508e:	6160      	str	r0, [r4, #20]
  405090:	d401      	bmi.n	405096 <setvbuf+0xce>
  405092:	0598      	lsls	r0, r3, #22
  405094:	d53e      	bpl.n	405114 <setvbuf+0x14c>
  405096:	4628      	mov	r0, r5
  405098:	b003      	add	sp, #12
  40509a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40509e:	6921      	ldr	r1, [r4, #16]
  4050a0:	4628      	mov	r0, r5
  4050a2:	f001 fa37 	bl	406514 <_free_r>
  4050a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050aa:	e7bd      	b.n	405028 <setvbuf+0x60>
  4050ac:	4628      	mov	r0, r5
  4050ae:	f001 f90b 	bl	4062c8 <__sinit>
  4050b2:	e796      	b.n	404fe2 <setvbuf+0x1a>
  4050b4:	2f00      	cmp	r7, #0
  4050b6:	d0cb      	beq.n	405050 <setvbuf+0x88>
  4050b8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4050ba:	2b00      	cmp	r3, #0
  4050bc:	d033      	beq.n	405126 <setvbuf+0x15e>
  4050be:	9b00      	ldr	r3, [sp, #0]
  4050c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4050c4:	6027      	str	r7, [r4, #0]
  4050c6:	429e      	cmp	r6, r3
  4050c8:	bf1c      	itt	ne
  4050ca:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4050ce:	81a2      	strhne	r2, [r4, #12]
  4050d0:	f1b8 0f01 	cmp.w	r8, #1
  4050d4:	bf04      	itt	eq
  4050d6:	f042 0201 	orreq.w	r2, r2, #1
  4050da:	81a2      	strheq	r2, [r4, #12]
  4050dc:	b292      	uxth	r2, r2
  4050de:	f012 0308 	ands.w	r3, r2, #8
  4050e2:	6127      	str	r7, [r4, #16]
  4050e4:	6166      	str	r6, [r4, #20]
  4050e6:	d00e      	beq.n	405106 <setvbuf+0x13e>
  4050e8:	07d1      	lsls	r1, r2, #31
  4050ea:	d51a      	bpl.n	405122 <setvbuf+0x15a>
  4050ec:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4050ee:	4276      	negs	r6, r6
  4050f0:	2300      	movs	r3, #0
  4050f2:	f015 0501 	ands.w	r5, r5, #1
  4050f6:	61a6      	str	r6, [r4, #24]
  4050f8:	60a3      	str	r3, [r4, #8]
  4050fa:	d009      	beq.n	405110 <setvbuf+0x148>
  4050fc:	2500      	movs	r5, #0
  4050fe:	4628      	mov	r0, r5
  405100:	b003      	add	sp, #12
  405102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405106:	60a3      	str	r3, [r4, #8]
  405108:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40510a:	f015 0501 	ands.w	r5, r5, #1
  40510e:	d1f5      	bne.n	4050fc <setvbuf+0x134>
  405110:	0593      	lsls	r3, r2, #22
  405112:	d4c0      	bmi.n	405096 <setvbuf+0xce>
  405114:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405116:	f001 fc99 	bl	406a4c <__retarget_lock_release_recursive>
  40511a:	4628      	mov	r0, r5
  40511c:	b003      	add	sp, #12
  40511e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405122:	60a6      	str	r6, [r4, #8]
  405124:	e7f0      	b.n	405108 <setvbuf+0x140>
  405126:	4628      	mov	r0, r5
  405128:	f001 f8ce 	bl	4062c8 <__sinit>
  40512c:	e7c7      	b.n	4050be <setvbuf+0xf6>
  40512e:	f04f 35ff 	mov.w	r5, #4294967295
  405132:	e7b0      	b.n	405096 <setvbuf+0xce>
  405134:	f8dd 9000 	ldr.w	r9, [sp]
  405138:	45b1      	cmp	r9, r6
  40513a:	d004      	beq.n	405146 <setvbuf+0x17e>
  40513c:	4648      	mov	r0, r9
  40513e:	f7ff fb75 	bl	40482c <malloc>
  405142:	4607      	mov	r7, r0
  405144:	b920      	cbnz	r0, 405150 <setvbuf+0x188>
  405146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40514a:	f04f 35ff 	mov.w	r5, #4294967295
  40514e:	e792      	b.n	405076 <setvbuf+0xae>
  405150:	464e      	mov	r6, r9
  405152:	e783      	b.n	40505c <setvbuf+0x94>
  405154:	20400024 	.word	0x20400024
	...

00405180 <strlen>:
  405180:	f890 f000 	pld	[r0]
  405184:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405188:	f020 0107 	bic.w	r1, r0, #7
  40518c:	f06f 0c00 	mvn.w	ip, #0
  405190:	f010 0407 	ands.w	r4, r0, #7
  405194:	f891 f020 	pld	[r1, #32]
  405198:	f040 8049 	bne.w	40522e <strlen+0xae>
  40519c:	f04f 0400 	mov.w	r4, #0
  4051a0:	f06f 0007 	mvn.w	r0, #7
  4051a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4051ac:	f100 0008 	add.w	r0, r0, #8
  4051b0:	fa82 f24c 	uadd8	r2, r2, ip
  4051b4:	faa4 f28c 	sel	r2, r4, ip
  4051b8:	fa83 f34c 	uadd8	r3, r3, ip
  4051bc:	faa2 f38c 	sel	r3, r2, ip
  4051c0:	bb4b      	cbnz	r3, 405216 <strlen+0x96>
  4051c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4051c6:	fa82 f24c 	uadd8	r2, r2, ip
  4051ca:	f100 0008 	add.w	r0, r0, #8
  4051ce:	faa4 f28c 	sel	r2, r4, ip
  4051d2:	fa83 f34c 	uadd8	r3, r3, ip
  4051d6:	faa2 f38c 	sel	r3, r2, ip
  4051da:	b9e3      	cbnz	r3, 405216 <strlen+0x96>
  4051dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4051e0:	fa82 f24c 	uadd8	r2, r2, ip
  4051e4:	f100 0008 	add.w	r0, r0, #8
  4051e8:	faa4 f28c 	sel	r2, r4, ip
  4051ec:	fa83 f34c 	uadd8	r3, r3, ip
  4051f0:	faa2 f38c 	sel	r3, r2, ip
  4051f4:	b97b      	cbnz	r3, 405216 <strlen+0x96>
  4051f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4051fa:	f101 0120 	add.w	r1, r1, #32
  4051fe:	fa82 f24c 	uadd8	r2, r2, ip
  405202:	f100 0008 	add.w	r0, r0, #8
  405206:	faa4 f28c 	sel	r2, r4, ip
  40520a:	fa83 f34c 	uadd8	r3, r3, ip
  40520e:	faa2 f38c 	sel	r3, r2, ip
  405212:	2b00      	cmp	r3, #0
  405214:	d0c6      	beq.n	4051a4 <strlen+0x24>
  405216:	2a00      	cmp	r2, #0
  405218:	bf04      	itt	eq
  40521a:	3004      	addeq	r0, #4
  40521c:	461a      	moveq	r2, r3
  40521e:	ba12      	rev	r2, r2
  405220:	fab2 f282 	clz	r2, r2
  405224:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405228:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40522c:	4770      	bx	lr
  40522e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405232:	f004 0503 	and.w	r5, r4, #3
  405236:	f1c4 0000 	rsb	r0, r4, #0
  40523a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40523e:	f014 0f04 	tst.w	r4, #4
  405242:	f891 f040 	pld	[r1, #64]	; 0x40
  405246:	fa0c f505 	lsl.w	r5, ip, r5
  40524a:	ea62 0205 	orn	r2, r2, r5
  40524e:	bf1c      	itt	ne
  405250:	ea63 0305 	ornne	r3, r3, r5
  405254:	4662      	movne	r2, ip
  405256:	f04f 0400 	mov.w	r4, #0
  40525a:	e7a9      	b.n	4051b0 <strlen+0x30>

0040525c <__sprint_r.part.0>:
  40525c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405260:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  405262:	049c      	lsls	r4, r3, #18
  405264:	4693      	mov	fp, r2
  405266:	d52f      	bpl.n	4052c8 <__sprint_r.part.0+0x6c>
  405268:	6893      	ldr	r3, [r2, #8]
  40526a:	6812      	ldr	r2, [r2, #0]
  40526c:	b353      	cbz	r3, 4052c4 <__sprint_r.part.0+0x68>
  40526e:	460e      	mov	r6, r1
  405270:	4607      	mov	r7, r0
  405272:	f102 0908 	add.w	r9, r2, #8
  405276:	e919 0420 	ldmdb	r9, {r5, sl}
  40527a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40527e:	d017      	beq.n	4052b0 <__sprint_r.part.0+0x54>
  405280:	3d04      	subs	r5, #4
  405282:	2400      	movs	r4, #0
  405284:	e001      	b.n	40528a <__sprint_r.part.0+0x2e>
  405286:	45a0      	cmp	r8, r4
  405288:	d010      	beq.n	4052ac <__sprint_r.part.0+0x50>
  40528a:	4632      	mov	r2, r6
  40528c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405290:	4638      	mov	r0, r7
  405292:	f001 f8bb 	bl	40640c <_fputwc_r>
  405296:	1c43      	adds	r3, r0, #1
  405298:	f104 0401 	add.w	r4, r4, #1
  40529c:	d1f3      	bne.n	405286 <__sprint_r.part.0+0x2a>
  40529e:	2300      	movs	r3, #0
  4052a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4052a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4052a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4052b0:	f02a 0a03 	bic.w	sl, sl, #3
  4052b4:	eba3 030a 	sub.w	r3, r3, sl
  4052b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4052bc:	f109 0908 	add.w	r9, r9, #8
  4052c0:	2b00      	cmp	r3, #0
  4052c2:	d1d8      	bne.n	405276 <__sprint_r.part.0+0x1a>
  4052c4:	2000      	movs	r0, #0
  4052c6:	e7ea      	b.n	40529e <__sprint_r.part.0+0x42>
  4052c8:	f001 fa0a 	bl	4066e0 <__sfvwrite_r>
  4052cc:	2300      	movs	r3, #0
  4052ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4052d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4052d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052da:	bf00      	nop

004052dc <_vfiprintf_r>:
  4052dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052e0:	b0ad      	sub	sp, #180	; 0xb4
  4052e2:	461d      	mov	r5, r3
  4052e4:	468b      	mov	fp, r1
  4052e6:	4690      	mov	r8, r2
  4052e8:	9307      	str	r3, [sp, #28]
  4052ea:	9006      	str	r0, [sp, #24]
  4052ec:	b118      	cbz	r0, 4052f6 <_vfiprintf_r+0x1a>
  4052ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4052f0:	2b00      	cmp	r3, #0
  4052f2:	f000 80f3 	beq.w	4054dc <_vfiprintf_r+0x200>
  4052f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4052fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4052fe:	07df      	lsls	r7, r3, #31
  405300:	b281      	uxth	r1, r0
  405302:	d402      	bmi.n	40530a <_vfiprintf_r+0x2e>
  405304:	058e      	lsls	r6, r1, #22
  405306:	f140 80fc 	bpl.w	405502 <_vfiprintf_r+0x226>
  40530a:	048c      	lsls	r4, r1, #18
  40530c:	d40a      	bmi.n	405324 <_vfiprintf_r+0x48>
  40530e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405312:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405316:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40531a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40531e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  405322:	b289      	uxth	r1, r1
  405324:	0708      	lsls	r0, r1, #28
  405326:	f140 80b3 	bpl.w	405490 <_vfiprintf_r+0x1b4>
  40532a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40532e:	2b00      	cmp	r3, #0
  405330:	f000 80ae 	beq.w	405490 <_vfiprintf_r+0x1b4>
  405334:	f001 031a 	and.w	r3, r1, #26
  405338:	2b0a      	cmp	r3, #10
  40533a:	f000 80b5 	beq.w	4054a8 <_vfiprintf_r+0x1cc>
  40533e:	2300      	movs	r3, #0
  405340:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  405344:	930b      	str	r3, [sp, #44]	; 0x2c
  405346:	9311      	str	r3, [sp, #68]	; 0x44
  405348:	9310      	str	r3, [sp, #64]	; 0x40
  40534a:	9303      	str	r3, [sp, #12]
  40534c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  405350:	46ca      	mov	sl, r9
  405352:	f8cd b010 	str.w	fp, [sp, #16]
  405356:	f898 3000 	ldrb.w	r3, [r8]
  40535a:	4644      	mov	r4, r8
  40535c:	b1fb      	cbz	r3, 40539e <_vfiprintf_r+0xc2>
  40535e:	2b25      	cmp	r3, #37	; 0x25
  405360:	d102      	bne.n	405368 <_vfiprintf_r+0x8c>
  405362:	e01c      	b.n	40539e <_vfiprintf_r+0xc2>
  405364:	2b25      	cmp	r3, #37	; 0x25
  405366:	d003      	beq.n	405370 <_vfiprintf_r+0x94>
  405368:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40536c:	2b00      	cmp	r3, #0
  40536e:	d1f9      	bne.n	405364 <_vfiprintf_r+0x88>
  405370:	eba4 0508 	sub.w	r5, r4, r8
  405374:	b19d      	cbz	r5, 40539e <_vfiprintf_r+0xc2>
  405376:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405378:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40537a:	f8ca 8000 	str.w	r8, [sl]
  40537e:	3301      	adds	r3, #1
  405380:	442a      	add	r2, r5
  405382:	2b07      	cmp	r3, #7
  405384:	f8ca 5004 	str.w	r5, [sl, #4]
  405388:	9211      	str	r2, [sp, #68]	; 0x44
  40538a:	9310      	str	r3, [sp, #64]	; 0x40
  40538c:	dd7a      	ble.n	405484 <_vfiprintf_r+0x1a8>
  40538e:	2a00      	cmp	r2, #0
  405390:	f040 84b0 	bne.w	405cf4 <_vfiprintf_r+0xa18>
  405394:	9b03      	ldr	r3, [sp, #12]
  405396:	9210      	str	r2, [sp, #64]	; 0x40
  405398:	442b      	add	r3, r5
  40539a:	46ca      	mov	sl, r9
  40539c:	9303      	str	r3, [sp, #12]
  40539e:	7823      	ldrb	r3, [r4, #0]
  4053a0:	2b00      	cmp	r3, #0
  4053a2:	f000 83e0 	beq.w	405b66 <_vfiprintf_r+0x88a>
  4053a6:	2000      	movs	r0, #0
  4053a8:	f04f 0300 	mov.w	r3, #0
  4053ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4053b0:	f104 0801 	add.w	r8, r4, #1
  4053b4:	7862      	ldrb	r2, [r4, #1]
  4053b6:	4605      	mov	r5, r0
  4053b8:	4606      	mov	r6, r0
  4053ba:	4603      	mov	r3, r0
  4053bc:	f04f 34ff 	mov.w	r4, #4294967295
  4053c0:	f108 0801 	add.w	r8, r8, #1
  4053c4:	f1a2 0120 	sub.w	r1, r2, #32
  4053c8:	2958      	cmp	r1, #88	; 0x58
  4053ca:	f200 82de 	bhi.w	40598a <_vfiprintf_r+0x6ae>
  4053ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4053d2:	0221      	.short	0x0221
  4053d4:	02dc02dc 	.word	0x02dc02dc
  4053d8:	02dc0229 	.word	0x02dc0229
  4053dc:	02dc02dc 	.word	0x02dc02dc
  4053e0:	02dc02dc 	.word	0x02dc02dc
  4053e4:	028902dc 	.word	0x028902dc
  4053e8:	02dc0295 	.word	0x02dc0295
  4053ec:	02bd00a2 	.word	0x02bd00a2
  4053f0:	019f02dc 	.word	0x019f02dc
  4053f4:	01a401a4 	.word	0x01a401a4
  4053f8:	01a401a4 	.word	0x01a401a4
  4053fc:	01a401a4 	.word	0x01a401a4
  405400:	01a401a4 	.word	0x01a401a4
  405404:	02dc01a4 	.word	0x02dc01a4
  405408:	02dc02dc 	.word	0x02dc02dc
  40540c:	02dc02dc 	.word	0x02dc02dc
  405410:	02dc02dc 	.word	0x02dc02dc
  405414:	02dc02dc 	.word	0x02dc02dc
  405418:	01b202dc 	.word	0x01b202dc
  40541c:	02dc02dc 	.word	0x02dc02dc
  405420:	02dc02dc 	.word	0x02dc02dc
  405424:	02dc02dc 	.word	0x02dc02dc
  405428:	02dc02dc 	.word	0x02dc02dc
  40542c:	02dc02dc 	.word	0x02dc02dc
  405430:	02dc0197 	.word	0x02dc0197
  405434:	02dc02dc 	.word	0x02dc02dc
  405438:	02dc02dc 	.word	0x02dc02dc
  40543c:	02dc019b 	.word	0x02dc019b
  405440:	025302dc 	.word	0x025302dc
  405444:	02dc02dc 	.word	0x02dc02dc
  405448:	02dc02dc 	.word	0x02dc02dc
  40544c:	02dc02dc 	.word	0x02dc02dc
  405450:	02dc02dc 	.word	0x02dc02dc
  405454:	02dc02dc 	.word	0x02dc02dc
  405458:	021b025a 	.word	0x021b025a
  40545c:	02dc02dc 	.word	0x02dc02dc
  405460:	026e02dc 	.word	0x026e02dc
  405464:	02dc021b 	.word	0x02dc021b
  405468:	027302dc 	.word	0x027302dc
  40546c:	01f502dc 	.word	0x01f502dc
  405470:	02090182 	.word	0x02090182
  405474:	02dc02d7 	.word	0x02dc02d7
  405478:	02dc029a 	.word	0x02dc029a
  40547c:	02dc00a7 	.word	0x02dc00a7
  405480:	022e02dc 	.word	0x022e02dc
  405484:	f10a 0a08 	add.w	sl, sl, #8
  405488:	9b03      	ldr	r3, [sp, #12]
  40548a:	442b      	add	r3, r5
  40548c:	9303      	str	r3, [sp, #12]
  40548e:	e786      	b.n	40539e <_vfiprintf_r+0xc2>
  405490:	4659      	mov	r1, fp
  405492:	9806      	ldr	r0, [sp, #24]
  405494:	f000 fdac 	bl	405ff0 <__swsetup_r>
  405498:	bb18      	cbnz	r0, 4054e2 <_vfiprintf_r+0x206>
  40549a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40549e:	f001 031a 	and.w	r3, r1, #26
  4054a2:	2b0a      	cmp	r3, #10
  4054a4:	f47f af4b 	bne.w	40533e <_vfiprintf_r+0x62>
  4054a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4054ac:	2b00      	cmp	r3, #0
  4054ae:	f6ff af46 	blt.w	40533e <_vfiprintf_r+0x62>
  4054b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4054b6:	07db      	lsls	r3, r3, #31
  4054b8:	d405      	bmi.n	4054c6 <_vfiprintf_r+0x1ea>
  4054ba:	058f      	lsls	r7, r1, #22
  4054bc:	d403      	bmi.n	4054c6 <_vfiprintf_r+0x1ea>
  4054be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4054c2:	f001 fac3 	bl	406a4c <__retarget_lock_release_recursive>
  4054c6:	462b      	mov	r3, r5
  4054c8:	4642      	mov	r2, r8
  4054ca:	4659      	mov	r1, fp
  4054cc:	9806      	ldr	r0, [sp, #24]
  4054ce:	f000 fd4d 	bl	405f6c <__sbprintf>
  4054d2:	9003      	str	r0, [sp, #12]
  4054d4:	9803      	ldr	r0, [sp, #12]
  4054d6:	b02d      	add	sp, #180	; 0xb4
  4054d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054dc:	f000 fef4 	bl	4062c8 <__sinit>
  4054e0:	e709      	b.n	4052f6 <_vfiprintf_r+0x1a>
  4054e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4054e6:	07d9      	lsls	r1, r3, #31
  4054e8:	d404      	bmi.n	4054f4 <_vfiprintf_r+0x218>
  4054ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4054ee:	059a      	lsls	r2, r3, #22
  4054f0:	f140 84aa 	bpl.w	405e48 <_vfiprintf_r+0xb6c>
  4054f4:	f04f 33ff 	mov.w	r3, #4294967295
  4054f8:	9303      	str	r3, [sp, #12]
  4054fa:	9803      	ldr	r0, [sp, #12]
  4054fc:	b02d      	add	sp, #180	; 0xb4
  4054fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405502:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405506:	f001 fa9f 	bl	406a48 <__retarget_lock_acquire_recursive>
  40550a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40550e:	b281      	uxth	r1, r0
  405510:	e6fb      	b.n	40530a <_vfiprintf_r+0x2e>
  405512:	4276      	negs	r6, r6
  405514:	9207      	str	r2, [sp, #28]
  405516:	f043 0304 	orr.w	r3, r3, #4
  40551a:	f898 2000 	ldrb.w	r2, [r8]
  40551e:	e74f      	b.n	4053c0 <_vfiprintf_r+0xe4>
  405520:	9608      	str	r6, [sp, #32]
  405522:	069e      	lsls	r6, r3, #26
  405524:	f100 8450 	bmi.w	405dc8 <_vfiprintf_r+0xaec>
  405528:	9907      	ldr	r1, [sp, #28]
  40552a:	06dd      	lsls	r5, r3, #27
  40552c:	460a      	mov	r2, r1
  40552e:	f100 83ef 	bmi.w	405d10 <_vfiprintf_r+0xa34>
  405532:	0658      	lsls	r0, r3, #25
  405534:	f140 83ec 	bpl.w	405d10 <_vfiprintf_r+0xa34>
  405538:	880e      	ldrh	r6, [r1, #0]
  40553a:	3104      	adds	r1, #4
  40553c:	2700      	movs	r7, #0
  40553e:	2201      	movs	r2, #1
  405540:	9107      	str	r1, [sp, #28]
  405542:	f04f 0100 	mov.w	r1, #0
  405546:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40554a:	2500      	movs	r5, #0
  40554c:	1c61      	adds	r1, r4, #1
  40554e:	f000 8116 	beq.w	40577e <_vfiprintf_r+0x4a2>
  405552:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405556:	9102      	str	r1, [sp, #8]
  405558:	ea56 0107 	orrs.w	r1, r6, r7
  40555c:	f040 8114 	bne.w	405788 <_vfiprintf_r+0x4ac>
  405560:	2c00      	cmp	r4, #0
  405562:	f040 835c 	bne.w	405c1e <_vfiprintf_r+0x942>
  405566:	2a00      	cmp	r2, #0
  405568:	f040 83b7 	bne.w	405cda <_vfiprintf_r+0x9fe>
  40556c:	f013 0301 	ands.w	r3, r3, #1
  405570:	9305      	str	r3, [sp, #20]
  405572:	f000 8457 	beq.w	405e24 <_vfiprintf_r+0xb48>
  405576:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40557a:	2330      	movs	r3, #48	; 0x30
  40557c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405580:	9b05      	ldr	r3, [sp, #20]
  405582:	42a3      	cmp	r3, r4
  405584:	bfb8      	it	lt
  405586:	4623      	movlt	r3, r4
  405588:	9301      	str	r3, [sp, #4]
  40558a:	b10d      	cbz	r5, 405590 <_vfiprintf_r+0x2b4>
  40558c:	3301      	adds	r3, #1
  40558e:	9301      	str	r3, [sp, #4]
  405590:	9b02      	ldr	r3, [sp, #8]
  405592:	f013 0302 	ands.w	r3, r3, #2
  405596:	9309      	str	r3, [sp, #36]	; 0x24
  405598:	d002      	beq.n	4055a0 <_vfiprintf_r+0x2c4>
  40559a:	9b01      	ldr	r3, [sp, #4]
  40559c:	3302      	adds	r3, #2
  40559e:	9301      	str	r3, [sp, #4]
  4055a0:	9b02      	ldr	r3, [sp, #8]
  4055a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4055a6:	930a      	str	r3, [sp, #40]	; 0x28
  4055a8:	f040 8217 	bne.w	4059da <_vfiprintf_r+0x6fe>
  4055ac:	9b08      	ldr	r3, [sp, #32]
  4055ae:	9a01      	ldr	r2, [sp, #4]
  4055b0:	1a9d      	subs	r5, r3, r2
  4055b2:	2d00      	cmp	r5, #0
  4055b4:	f340 8211 	ble.w	4059da <_vfiprintf_r+0x6fe>
  4055b8:	2d10      	cmp	r5, #16
  4055ba:	f340 8490 	ble.w	405ede <_vfiprintf_r+0xc02>
  4055be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4055c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055c2:	4ec4      	ldr	r6, [pc, #784]	; (4058d4 <_vfiprintf_r+0x5f8>)
  4055c4:	46d6      	mov	lr, sl
  4055c6:	2710      	movs	r7, #16
  4055c8:	46a2      	mov	sl, r4
  4055ca:	4619      	mov	r1, r3
  4055cc:	9c06      	ldr	r4, [sp, #24]
  4055ce:	e007      	b.n	4055e0 <_vfiprintf_r+0x304>
  4055d0:	f101 0c02 	add.w	ip, r1, #2
  4055d4:	f10e 0e08 	add.w	lr, lr, #8
  4055d8:	4601      	mov	r1, r0
  4055da:	3d10      	subs	r5, #16
  4055dc:	2d10      	cmp	r5, #16
  4055de:	dd11      	ble.n	405604 <_vfiprintf_r+0x328>
  4055e0:	1c48      	adds	r0, r1, #1
  4055e2:	3210      	adds	r2, #16
  4055e4:	2807      	cmp	r0, #7
  4055e6:	9211      	str	r2, [sp, #68]	; 0x44
  4055e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4055ec:	9010      	str	r0, [sp, #64]	; 0x40
  4055ee:	ddef      	ble.n	4055d0 <_vfiprintf_r+0x2f4>
  4055f0:	2a00      	cmp	r2, #0
  4055f2:	f040 81e4 	bne.w	4059be <_vfiprintf_r+0x6e2>
  4055f6:	3d10      	subs	r5, #16
  4055f8:	2d10      	cmp	r5, #16
  4055fa:	4611      	mov	r1, r2
  4055fc:	f04f 0c01 	mov.w	ip, #1
  405600:	46ce      	mov	lr, r9
  405602:	dced      	bgt.n	4055e0 <_vfiprintf_r+0x304>
  405604:	4654      	mov	r4, sl
  405606:	4661      	mov	r1, ip
  405608:	46f2      	mov	sl, lr
  40560a:	442a      	add	r2, r5
  40560c:	2907      	cmp	r1, #7
  40560e:	9211      	str	r2, [sp, #68]	; 0x44
  405610:	f8ca 6000 	str.w	r6, [sl]
  405614:	f8ca 5004 	str.w	r5, [sl, #4]
  405618:	9110      	str	r1, [sp, #64]	; 0x40
  40561a:	f300 82ec 	bgt.w	405bf6 <_vfiprintf_r+0x91a>
  40561e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405622:	f10a 0a08 	add.w	sl, sl, #8
  405626:	1c48      	adds	r0, r1, #1
  405628:	2d00      	cmp	r5, #0
  40562a:	f040 81de 	bne.w	4059ea <_vfiprintf_r+0x70e>
  40562e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405630:	2b00      	cmp	r3, #0
  405632:	f000 81f8 	beq.w	405a26 <_vfiprintf_r+0x74a>
  405636:	3202      	adds	r2, #2
  405638:	a90e      	add	r1, sp, #56	; 0x38
  40563a:	2302      	movs	r3, #2
  40563c:	2807      	cmp	r0, #7
  40563e:	9211      	str	r2, [sp, #68]	; 0x44
  405640:	9010      	str	r0, [sp, #64]	; 0x40
  405642:	e88a 000a 	stmia.w	sl, {r1, r3}
  405646:	f340 81ea 	ble.w	405a1e <_vfiprintf_r+0x742>
  40564a:	2a00      	cmp	r2, #0
  40564c:	f040 838c 	bne.w	405d68 <_vfiprintf_r+0xa8c>
  405650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405652:	2b80      	cmp	r3, #128	; 0x80
  405654:	f04f 0001 	mov.w	r0, #1
  405658:	4611      	mov	r1, r2
  40565a:	46ca      	mov	sl, r9
  40565c:	f040 81e7 	bne.w	405a2e <_vfiprintf_r+0x752>
  405660:	9b08      	ldr	r3, [sp, #32]
  405662:	9d01      	ldr	r5, [sp, #4]
  405664:	1b5e      	subs	r6, r3, r5
  405666:	2e00      	cmp	r6, #0
  405668:	f340 81e1 	ble.w	405a2e <_vfiprintf_r+0x752>
  40566c:	2e10      	cmp	r6, #16
  40566e:	4d9a      	ldr	r5, [pc, #616]	; (4058d8 <_vfiprintf_r+0x5fc>)
  405670:	f340 8450 	ble.w	405f14 <_vfiprintf_r+0xc38>
  405674:	46d4      	mov	ip, sl
  405676:	2710      	movs	r7, #16
  405678:	46a2      	mov	sl, r4
  40567a:	9c06      	ldr	r4, [sp, #24]
  40567c:	e007      	b.n	40568e <_vfiprintf_r+0x3b2>
  40567e:	f101 0e02 	add.w	lr, r1, #2
  405682:	f10c 0c08 	add.w	ip, ip, #8
  405686:	4601      	mov	r1, r0
  405688:	3e10      	subs	r6, #16
  40568a:	2e10      	cmp	r6, #16
  40568c:	dd11      	ble.n	4056b2 <_vfiprintf_r+0x3d6>
  40568e:	1c48      	adds	r0, r1, #1
  405690:	3210      	adds	r2, #16
  405692:	2807      	cmp	r0, #7
  405694:	9211      	str	r2, [sp, #68]	; 0x44
  405696:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40569a:	9010      	str	r0, [sp, #64]	; 0x40
  40569c:	ddef      	ble.n	40567e <_vfiprintf_r+0x3a2>
  40569e:	2a00      	cmp	r2, #0
  4056a0:	f040 829d 	bne.w	405bde <_vfiprintf_r+0x902>
  4056a4:	3e10      	subs	r6, #16
  4056a6:	2e10      	cmp	r6, #16
  4056a8:	f04f 0e01 	mov.w	lr, #1
  4056ac:	4611      	mov	r1, r2
  4056ae:	46cc      	mov	ip, r9
  4056b0:	dced      	bgt.n	40568e <_vfiprintf_r+0x3b2>
  4056b2:	4654      	mov	r4, sl
  4056b4:	46e2      	mov	sl, ip
  4056b6:	4432      	add	r2, r6
  4056b8:	f1be 0f07 	cmp.w	lr, #7
  4056bc:	9211      	str	r2, [sp, #68]	; 0x44
  4056be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4056c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4056c6:	f300 8369 	bgt.w	405d9c <_vfiprintf_r+0xac0>
  4056ca:	f10a 0a08 	add.w	sl, sl, #8
  4056ce:	f10e 0001 	add.w	r0, lr, #1
  4056d2:	4671      	mov	r1, lr
  4056d4:	e1ab      	b.n	405a2e <_vfiprintf_r+0x752>
  4056d6:	9608      	str	r6, [sp, #32]
  4056d8:	f013 0220 	ands.w	r2, r3, #32
  4056dc:	f040 838c 	bne.w	405df8 <_vfiprintf_r+0xb1c>
  4056e0:	f013 0110 	ands.w	r1, r3, #16
  4056e4:	f040 831a 	bne.w	405d1c <_vfiprintf_r+0xa40>
  4056e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4056ec:	f000 8316 	beq.w	405d1c <_vfiprintf_r+0xa40>
  4056f0:	9807      	ldr	r0, [sp, #28]
  4056f2:	460a      	mov	r2, r1
  4056f4:	4601      	mov	r1, r0
  4056f6:	3104      	adds	r1, #4
  4056f8:	8806      	ldrh	r6, [r0, #0]
  4056fa:	9107      	str	r1, [sp, #28]
  4056fc:	2700      	movs	r7, #0
  4056fe:	e720      	b.n	405542 <_vfiprintf_r+0x266>
  405700:	9608      	str	r6, [sp, #32]
  405702:	f043 0310 	orr.w	r3, r3, #16
  405706:	e7e7      	b.n	4056d8 <_vfiprintf_r+0x3fc>
  405708:	9608      	str	r6, [sp, #32]
  40570a:	f043 0310 	orr.w	r3, r3, #16
  40570e:	e708      	b.n	405522 <_vfiprintf_r+0x246>
  405710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405714:	f898 2000 	ldrb.w	r2, [r8]
  405718:	e652      	b.n	4053c0 <_vfiprintf_r+0xe4>
  40571a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40571e:	2600      	movs	r6, #0
  405720:	f818 2b01 	ldrb.w	r2, [r8], #1
  405724:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  405728:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40572c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405730:	2909      	cmp	r1, #9
  405732:	d9f5      	bls.n	405720 <_vfiprintf_r+0x444>
  405734:	e646      	b.n	4053c4 <_vfiprintf_r+0xe8>
  405736:	9608      	str	r6, [sp, #32]
  405738:	2800      	cmp	r0, #0
  40573a:	f040 8408 	bne.w	405f4e <_vfiprintf_r+0xc72>
  40573e:	f043 0310 	orr.w	r3, r3, #16
  405742:	069e      	lsls	r6, r3, #26
  405744:	f100 834c 	bmi.w	405de0 <_vfiprintf_r+0xb04>
  405748:	06dd      	lsls	r5, r3, #27
  40574a:	f100 82f3 	bmi.w	405d34 <_vfiprintf_r+0xa58>
  40574e:	0658      	lsls	r0, r3, #25
  405750:	f140 82f0 	bpl.w	405d34 <_vfiprintf_r+0xa58>
  405754:	9d07      	ldr	r5, [sp, #28]
  405756:	f9b5 6000 	ldrsh.w	r6, [r5]
  40575a:	462a      	mov	r2, r5
  40575c:	17f7      	asrs	r7, r6, #31
  40575e:	3204      	adds	r2, #4
  405760:	4630      	mov	r0, r6
  405762:	4639      	mov	r1, r7
  405764:	9207      	str	r2, [sp, #28]
  405766:	2800      	cmp	r0, #0
  405768:	f171 0200 	sbcs.w	r2, r1, #0
  40576c:	f2c0 835d 	blt.w	405e2a <_vfiprintf_r+0xb4e>
  405770:	1c61      	adds	r1, r4, #1
  405772:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405776:	f04f 0201 	mov.w	r2, #1
  40577a:	f47f aeea 	bne.w	405552 <_vfiprintf_r+0x276>
  40577e:	ea56 0107 	orrs.w	r1, r6, r7
  405782:	f000 824d 	beq.w	405c20 <_vfiprintf_r+0x944>
  405786:	9302      	str	r3, [sp, #8]
  405788:	2a01      	cmp	r2, #1
  40578a:	f000 828c 	beq.w	405ca6 <_vfiprintf_r+0x9ca>
  40578e:	2a02      	cmp	r2, #2
  405790:	f040 825c 	bne.w	405c4c <_vfiprintf_r+0x970>
  405794:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405796:	46cb      	mov	fp, r9
  405798:	0933      	lsrs	r3, r6, #4
  40579a:	f006 010f 	and.w	r1, r6, #15
  40579e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4057a2:	093a      	lsrs	r2, r7, #4
  4057a4:	461e      	mov	r6, r3
  4057a6:	4617      	mov	r7, r2
  4057a8:	5c43      	ldrb	r3, [r0, r1]
  4057aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4057ae:	ea56 0307 	orrs.w	r3, r6, r7
  4057b2:	d1f1      	bne.n	405798 <_vfiprintf_r+0x4bc>
  4057b4:	eba9 030b 	sub.w	r3, r9, fp
  4057b8:	9305      	str	r3, [sp, #20]
  4057ba:	e6e1      	b.n	405580 <_vfiprintf_r+0x2a4>
  4057bc:	2800      	cmp	r0, #0
  4057be:	f040 83c0 	bne.w	405f42 <_vfiprintf_r+0xc66>
  4057c2:	0699      	lsls	r1, r3, #26
  4057c4:	f100 8367 	bmi.w	405e96 <_vfiprintf_r+0xbba>
  4057c8:	06da      	lsls	r2, r3, #27
  4057ca:	f100 80f1 	bmi.w	4059b0 <_vfiprintf_r+0x6d4>
  4057ce:	065b      	lsls	r3, r3, #25
  4057d0:	f140 80ee 	bpl.w	4059b0 <_vfiprintf_r+0x6d4>
  4057d4:	9a07      	ldr	r2, [sp, #28]
  4057d6:	6813      	ldr	r3, [r2, #0]
  4057d8:	3204      	adds	r2, #4
  4057da:	9207      	str	r2, [sp, #28]
  4057dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4057e0:	801a      	strh	r2, [r3, #0]
  4057e2:	e5b8      	b.n	405356 <_vfiprintf_r+0x7a>
  4057e4:	9807      	ldr	r0, [sp, #28]
  4057e6:	4a3d      	ldr	r2, [pc, #244]	; (4058dc <_vfiprintf_r+0x600>)
  4057e8:	9608      	str	r6, [sp, #32]
  4057ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4057ec:	6806      	ldr	r6, [r0, #0]
  4057ee:	2278      	movs	r2, #120	; 0x78
  4057f0:	2130      	movs	r1, #48	; 0x30
  4057f2:	3004      	adds	r0, #4
  4057f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4057f8:	f043 0302 	orr.w	r3, r3, #2
  4057fc:	9007      	str	r0, [sp, #28]
  4057fe:	2700      	movs	r7, #0
  405800:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405804:	2202      	movs	r2, #2
  405806:	e69c      	b.n	405542 <_vfiprintf_r+0x266>
  405808:	9608      	str	r6, [sp, #32]
  40580a:	2800      	cmp	r0, #0
  40580c:	d099      	beq.n	405742 <_vfiprintf_r+0x466>
  40580e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405812:	e796      	b.n	405742 <_vfiprintf_r+0x466>
  405814:	f898 2000 	ldrb.w	r2, [r8]
  405818:	2d00      	cmp	r5, #0
  40581a:	f47f add1 	bne.w	4053c0 <_vfiprintf_r+0xe4>
  40581e:	2001      	movs	r0, #1
  405820:	2520      	movs	r5, #32
  405822:	e5cd      	b.n	4053c0 <_vfiprintf_r+0xe4>
  405824:	f043 0301 	orr.w	r3, r3, #1
  405828:	f898 2000 	ldrb.w	r2, [r8]
  40582c:	e5c8      	b.n	4053c0 <_vfiprintf_r+0xe4>
  40582e:	9608      	str	r6, [sp, #32]
  405830:	2800      	cmp	r0, #0
  405832:	f040 8393 	bne.w	405f5c <_vfiprintf_r+0xc80>
  405836:	4929      	ldr	r1, [pc, #164]	; (4058dc <_vfiprintf_r+0x600>)
  405838:	910b      	str	r1, [sp, #44]	; 0x2c
  40583a:	069f      	lsls	r7, r3, #26
  40583c:	f100 82e8 	bmi.w	405e10 <_vfiprintf_r+0xb34>
  405840:	9807      	ldr	r0, [sp, #28]
  405842:	06de      	lsls	r6, r3, #27
  405844:	4601      	mov	r1, r0
  405846:	f100 8270 	bmi.w	405d2a <_vfiprintf_r+0xa4e>
  40584a:	065d      	lsls	r5, r3, #25
  40584c:	f140 826d 	bpl.w	405d2a <_vfiprintf_r+0xa4e>
  405850:	3104      	adds	r1, #4
  405852:	8806      	ldrh	r6, [r0, #0]
  405854:	9107      	str	r1, [sp, #28]
  405856:	2700      	movs	r7, #0
  405858:	07d8      	lsls	r0, r3, #31
  40585a:	f140 8222 	bpl.w	405ca2 <_vfiprintf_r+0x9c6>
  40585e:	ea56 0107 	orrs.w	r1, r6, r7
  405862:	f000 821e 	beq.w	405ca2 <_vfiprintf_r+0x9c6>
  405866:	2130      	movs	r1, #48	; 0x30
  405868:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40586c:	f043 0302 	orr.w	r3, r3, #2
  405870:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405874:	2202      	movs	r2, #2
  405876:	e664      	b.n	405542 <_vfiprintf_r+0x266>
  405878:	9608      	str	r6, [sp, #32]
  40587a:	2800      	cmp	r0, #0
  40587c:	f040 836b 	bne.w	405f56 <_vfiprintf_r+0xc7a>
  405880:	4917      	ldr	r1, [pc, #92]	; (4058e0 <_vfiprintf_r+0x604>)
  405882:	910b      	str	r1, [sp, #44]	; 0x2c
  405884:	e7d9      	b.n	40583a <_vfiprintf_r+0x55e>
  405886:	9907      	ldr	r1, [sp, #28]
  405888:	9608      	str	r6, [sp, #32]
  40588a:	680a      	ldr	r2, [r1, #0]
  40588c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405890:	f04f 0000 	mov.w	r0, #0
  405894:	460a      	mov	r2, r1
  405896:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40589a:	3204      	adds	r2, #4
  40589c:	2001      	movs	r0, #1
  40589e:	9001      	str	r0, [sp, #4]
  4058a0:	9207      	str	r2, [sp, #28]
  4058a2:	9005      	str	r0, [sp, #20]
  4058a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4058a8:	9302      	str	r3, [sp, #8]
  4058aa:	2400      	movs	r4, #0
  4058ac:	e670      	b.n	405590 <_vfiprintf_r+0x2b4>
  4058ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058b2:	f898 2000 	ldrb.w	r2, [r8]
  4058b6:	e583      	b.n	4053c0 <_vfiprintf_r+0xe4>
  4058b8:	f898 2000 	ldrb.w	r2, [r8]
  4058bc:	2a6c      	cmp	r2, #108	; 0x6c
  4058be:	bf03      	ittte	eq
  4058c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4058c4:	f043 0320 	orreq.w	r3, r3, #32
  4058c8:	f108 0801 	addeq.w	r8, r8, #1
  4058cc:	f043 0310 	orrne.w	r3, r3, #16
  4058d0:	e576      	b.n	4053c0 <_vfiprintf_r+0xe4>
  4058d2:	bf00      	nop
  4058d4:	00407b38 	.word	0x00407b38
  4058d8:	00407b48 	.word	0x00407b48
  4058dc:	00407b1c 	.word	0x00407b1c
  4058e0:	00407b08 	.word	0x00407b08
  4058e4:	9907      	ldr	r1, [sp, #28]
  4058e6:	680e      	ldr	r6, [r1, #0]
  4058e8:	460a      	mov	r2, r1
  4058ea:	2e00      	cmp	r6, #0
  4058ec:	f102 0204 	add.w	r2, r2, #4
  4058f0:	f6ff ae0f 	blt.w	405512 <_vfiprintf_r+0x236>
  4058f4:	9207      	str	r2, [sp, #28]
  4058f6:	f898 2000 	ldrb.w	r2, [r8]
  4058fa:	e561      	b.n	4053c0 <_vfiprintf_r+0xe4>
  4058fc:	f898 2000 	ldrb.w	r2, [r8]
  405900:	2001      	movs	r0, #1
  405902:	252b      	movs	r5, #43	; 0x2b
  405904:	e55c      	b.n	4053c0 <_vfiprintf_r+0xe4>
  405906:	9907      	ldr	r1, [sp, #28]
  405908:	9608      	str	r6, [sp, #32]
  40590a:	f8d1 b000 	ldr.w	fp, [r1]
  40590e:	f04f 0200 	mov.w	r2, #0
  405912:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405916:	1d0e      	adds	r6, r1, #4
  405918:	f1bb 0f00 	cmp.w	fp, #0
  40591c:	f000 82e5 	beq.w	405eea <_vfiprintf_r+0xc0e>
  405920:	1c67      	adds	r7, r4, #1
  405922:	f000 82c4 	beq.w	405eae <_vfiprintf_r+0xbd2>
  405926:	4622      	mov	r2, r4
  405928:	2100      	movs	r1, #0
  40592a:	4658      	mov	r0, fp
  40592c:	9301      	str	r3, [sp, #4]
  40592e:	f001 f91f 	bl	406b70 <memchr>
  405932:	9b01      	ldr	r3, [sp, #4]
  405934:	2800      	cmp	r0, #0
  405936:	f000 82e5 	beq.w	405f04 <_vfiprintf_r+0xc28>
  40593a:	eba0 020b 	sub.w	r2, r0, fp
  40593e:	9205      	str	r2, [sp, #20]
  405940:	9607      	str	r6, [sp, #28]
  405942:	9302      	str	r3, [sp, #8]
  405944:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405948:	2400      	movs	r4, #0
  40594a:	e619      	b.n	405580 <_vfiprintf_r+0x2a4>
  40594c:	f898 2000 	ldrb.w	r2, [r8]
  405950:	2a2a      	cmp	r2, #42	; 0x2a
  405952:	f108 0701 	add.w	r7, r8, #1
  405956:	f000 82e9 	beq.w	405f2c <_vfiprintf_r+0xc50>
  40595a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40595e:	2909      	cmp	r1, #9
  405960:	46b8      	mov	r8, r7
  405962:	f04f 0400 	mov.w	r4, #0
  405966:	f63f ad2d 	bhi.w	4053c4 <_vfiprintf_r+0xe8>
  40596a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40596e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405972:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405976:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40597a:	2909      	cmp	r1, #9
  40597c:	d9f5      	bls.n	40596a <_vfiprintf_r+0x68e>
  40597e:	e521      	b.n	4053c4 <_vfiprintf_r+0xe8>
  405980:	f043 0320 	orr.w	r3, r3, #32
  405984:	f898 2000 	ldrb.w	r2, [r8]
  405988:	e51a      	b.n	4053c0 <_vfiprintf_r+0xe4>
  40598a:	9608      	str	r6, [sp, #32]
  40598c:	2800      	cmp	r0, #0
  40598e:	f040 82db 	bne.w	405f48 <_vfiprintf_r+0xc6c>
  405992:	2a00      	cmp	r2, #0
  405994:	f000 80e7 	beq.w	405b66 <_vfiprintf_r+0x88a>
  405998:	2101      	movs	r1, #1
  40599a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40599e:	f04f 0200 	mov.w	r2, #0
  4059a2:	9101      	str	r1, [sp, #4]
  4059a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4059a8:	9105      	str	r1, [sp, #20]
  4059aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4059ae:	e77b      	b.n	4058a8 <_vfiprintf_r+0x5cc>
  4059b0:	9a07      	ldr	r2, [sp, #28]
  4059b2:	6813      	ldr	r3, [r2, #0]
  4059b4:	3204      	adds	r2, #4
  4059b6:	9207      	str	r2, [sp, #28]
  4059b8:	9a03      	ldr	r2, [sp, #12]
  4059ba:	601a      	str	r2, [r3, #0]
  4059bc:	e4cb      	b.n	405356 <_vfiprintf_r+0x7a>
  4059be:	aa0f      	add	r2, sp, #60	; 0x3c
  4059c0:	9904      	ldr	r1, [sp, #16]
  4059c2:	4620      	mov	r0, r4
  4059c4:	f7ff fc4a 	bl	40525c <__sprint_r.part.0>
  4059c8:	2800      	cmp	r0, #0
  4059ca:	f040 8139 	bne.w	405c40 <_vfiprintf_r+0x964>
  4059ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4059d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4059d2:	f101 0c01 	add.w	ip, r1, #1
  4059d6:	46ce      	mov	lr, r9
  4059d8:	e5ff      	b.n	4055da <_vfiprintf_r+0x2fe>
  4059da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4059dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4059de:	1c48      	adds	r0, r1, #1
  4059e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4059e4:	2d00      	cmp	r5, #0
  4059e6:	f43f ae22 	beq.w	40562e <_vfiprintf_r+0x352>
  4059ea:	3201      	adds	r2, #1
  4059ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4059f0:	2101      	movs	r1, #1
  4059f2:	2807      	cmp	r0, #7
  4059f4:	9211      	str	r2, [sp, #68]	; 0x44
  4059f6:	9010      	str	r0, [sp, #64]	; 0x40
  4059f8:	f8ca 5000 	str.w	r5, [sl]
  4059fc:	f8ca 1004 	str.w	r1, [sl, #4]
  405a00:	f340 8108 	ble.w	405c14 <_vfiprintf_r+0x938>
  405a04:	2a00      	cmp	r2, #0
  405a06:	f040 81bc 	bne.w	405d82 <_vfiprintf_r+0xaa6>
  405a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a0c:	2b00      	cmp	r3, #0
  405a0e:	f43f ae1f 	beq.w	405650 <_vfiprintf_r+0x374>
  405a12:	ab0e      	add	r3, sp, #56	; 0x38
  405a14:	2202      	movs	r2, #2
  405a16:	4608      	mov	r0, r1
  405a18:	931c      	str	r3, [sp, #112]	; 0x70
  405a1a:	921d      	str	r2, [sp, #116]	; 0x74
  405a1c:	46ca      	mov	sl, r9
  405a1e:	4601      	mov	r1, r0
  405a20:	f10a 0a08 	add.w	sl, sl, #8
  405a24:	3001      	adds	r0, #1
  405a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a28:	2b80      	cmp	r3, #128	; 0x80
  405a2a:	f43f ae19 	beq.w	405660 <_vfiprintf_r+0x384>
  405a2e:	9b05      	ldr	r3, [sp, #20]
  405a30:	1ae4      	subs	r4, r4, r3
  405a32:	2c00      	cmp	r4, #0
  405a34:	dd2e      	ble.n	405a94 <_vfiprintf_r+0x7b8>
  405a36:	2c10      	cmp	r4, #16
  405a38:	4db3      	ldr	r5, [pc, #716]	; (405d08 <_vfiprintf_r+0xa2c>)
  405a3a:	dd1e      	ble.n	405a7a <_vfiprintf_r+0x79e>
  405a3c:	46d6      	mov	lr, sl
  405a3e:	2610      	movs	r6, #16
  405a40:	9f06      	ldr	r7, [sp, #24]
  405a42:	f8dd a010 	ldr.w	sl, [sp, #16]
  405a46:	e006      	b.n	405a56 <_vfiprintf_r+0x77a>
  405a48:	1c88      	adds	r0, r1, #2
  405a4a:	f10e 0e08 	add.w	lr, lr, #8
  405a4e:	4619      	mov	r1, r3
  405a50:	3c10      	subs	r4, #16
  405a52:	2c10      	cmp	r4, #16
  405a54:	dd10      	ble.n	405a78 <_vfiprintf_r+0x79c>
  405a56:	1c4b      	adds	r3, r1, #1
  405a58:	3210      	adds	r2, #16
  405a5a:	2b07      	cmp	r3, #7
  405a5c:	9211      	str	r2, [sp, #68]	; 0x44
  405a5e:	e88e 0060 	stmia.w	lr, {r5, r6}
  405a62:	9310      	str	r3, [sp, #64]	; 0x40
  405a64:	ddf0      	ble.n	405a48 <_vfiprintf_r+0x76c>
  405a66:	2a00      	cmp	r2, #0
  405a68:	d165      	bne.n	405b36 <_vfiprintf_r+0x85a>
  405a6a:	3c10      	subs	r4, #16
  405a6c:	2c10      	cmp	r4, #16
  405a6e:	f04f 0001 	mov.w	r0, #1
  405a72:	4611      	mov	r1, r2
  405a74:	46ce      	mov	lr, r9
  405a76:	dcee      	bgt.n	405a56 <_vfiprintf_r+0x77a>
  405a78:	46f2      	mov	sl, lr
  405a7a:	4422      	add	r2, r4
  405a7c:	2807      	cmp	r0, #7
  405a7e:	9211      	str	r2, [sp, #68]	; 0x44
  405a80:	f8ca 5000 	str.w	r5, [sl]
  405a84:	f8ca 4004 	str.w	r4, [sl, #4]
  405a88:	9010      	str	r0, [sp, #64]	; 0x40
  405a8a:	f300 8085 	bgt.w	405b98 <_vfiprintf_r+0x8bc>
  405a8e:	f10a 0a08 	add.w	sl, sl, #8
  405a92:	3001      	adds	r0, #1
  405a94:	9905      	ldr	r1, [sp, #20]
  405a96:	f8ca b000 	str.w	fp, [sl]
  405a9a:	440a      	add	r2, r1
  405a9c:	2807      	cmp	r0, #7
  405a9e:	9211      	str	r2, [sp, #68]	; 0x44
  405aa0:	f8ca 1004 	str.w	r1, [sl, #4]
  405aa4:	9010      	str	r0, [sp, #64]	; 0x40
  405aa6:	f340 8082 	ble.w	405bae <_vfiprintf_r+0x8d2>
  405aaa:	2a00      	cmp	r2, #0
  405aac:	f040 8118 	bne.w	405ce0 <_vfiprintf_r+0xa04>
  405ab0:	9b02      	ldr	r3, [sp, #8]
  405ab2:	9210      	str	r2, [sp, #64]	; 0x40
  405ab4:	0758      	lsls	r0, r3, #29
  405ab6:	d535      	bpl.n	405b24 <_vfiprintf_r+0x848>
  405ab8:	9b08      	ldr	r3, [sp, #32]
  405aba:	9901      	ldr	r1, [sp, #4]
  405abc:	1a5c      	subs	r4, r3, r1
  405abe:	2c00      	cmp	r4, #0
  405ac0:	f340 80e7 	ble.w	405c92 <_vfiprintf_r+0x9b6>
  405ac4:	46ca      	mov	sl, r9
  405ac6:	2c10      	cmp	r4, #16
  405ac8:	f340 8218 	ble.w	405efc <_vfiprintf_r+0xc20>
  405acc:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ace:	4e8f      	ldr	r6, [pc, #572]	; (405d0c <_vfiprintf_r+0xa30>)
  405ad0:	9f06      	ldr	r7, [sp, #24]
  405ad2:	f8dd b010 	ldr.w	fp, [sp, #16]
  405ad6:	2510      	movs	r5, #16
  405ad8:	e006      	b.n	405ae8 <_vfiprintf_r+0x80c>
  405ada:	1c88      	adds	r0, r1, #2
  405adc:	f10a 0a08 	add.w	sl, sl, #8
  405ae0:	4619      	mov	r1, r3
  405ae2:	3c10      	subs	r4, #16
  405ae4:	2c10      	cmp	r4, #16
  405ae6:	dd11      	ble.n	405b0c <_vfiprintf_r+0x830>
  405ae8:	1c4b      	adds	r3, r1, #1
  405aea:	3210      	adds	r2, #16
  405aec:	2b07      	cmp	r3, #7
  405aee:	9211      	str	r2, [sp, #68]	; 0x44
  405af0:	f8ca 6000 	str.w	r6, [sl]
  405af4:	f8ca 5004 	str.w	r5, [sl, #4]
  405af8:	9310      	str	r3, [sp, #64]	; 0x40
  405afa:	ddee      	ble.n	405ada <_vfiprintf_r+0x7fe>
  405afc:	bb42      	cbnz	r2, 405b50 <_vfiprintf_r+0x874>
  405afe:	3c10      	subs	r4, #16
  405b00:	2c10      	cmp	r4, #16
  405b02:	f04f 0001 	mov.w	r0, #1
  405b06:	4611      	mov	r1, r2
  405b08:	46ca      	mov	sl, r9
  405b0a:	dced      	bgt.n	405ae8 <_vfiprintf_r+0x80c>
  405b0c:	4422      	add	r2, r4
  405b0e:	2807      	cmp	r0, #7
  405b10:	9211      	str	r2, [sp, #68]	; 0x44
  405b12:	f8ca 6000 	str.w	r6, [sl]
  405b16:	f8ca 4004 	str.w	r4, [sl, #4]
  405b1a:	9010      	str	r0, [sp, #64]	; 0x40
  405b1c:	dd51      	ble.n	405bc2 <_vfiprintf_r+0x8e6>
  405b1e:	2a00      	cmp	r2, #0
  405b20:	f040 819b 	bne.w	405e5a <_vfiprintf_r+0xb7e>
  405b24:	9b03      	ldr	r3, [sp, #12]
  405b26:	9a08      	ldr	r2, [sp, #32]
  405b28:	9901      	ldr	r1, [sp, #4]
  405b2a:	428a      	cmp	r2, r1
  405b2c:	bfac      	ite	ge
  405b2e:	189b      	addge	r3, r3, r2
  405b30:	185b      	addlt	r3, r3, r1
  405b32:	9303      	str	r3, [sp, #12]
  405b34:	e04e      	b.n	405bd4 <_vfiprintf_r+0x8f8>
  405b36:	aa0f      	add	r2, sp, #60	; 0x3c
  405b38:	4651      	mov	r1, sl
  405b3a:	4638      	mov	r0, r7
  405b3c:	f7ff fb8e 	bl	40525c <__sprint_r.part.0>
  405b40:	2800      	cmp	r0, #0
  405b42:	f040 813f 	bne.w	405dc4 <_vfiprintf_r+0xae8>
  405b46:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b4a:	1c48      	adds	r0, r1, #1
  405b4c:	46ce      	mov	lr, r9
  405b4e:	e77f      	b.n	405a50 <_vfiprintf_r+0x774>
  405b50:	aa0f      	add	r2, sp, #60	; 0x3c
  405b52:	4659      	mov	r1, fp
  405b54:	4638      	mov	r0, r7
  405b56:	f7ff fb81 	bl	40525c <__sprint_r.part.0>
  405b5a:	b960      	cbnz	r0, 405b76 <_vfiprintf_r+0x89a>
  405b5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b60:	1c48      	adds	r0, r1, #1
  405b62:	46ca      	mov	sl, r9
  405b64:	e7bd      	b.n	405ae2 <_vfiprintf_r+0x806>
  405b66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405b68:	f8dd b010 	ldr.w	fp, [sp, #16]
  405b6c:	2b00      	cmp	r3, #0
  405b6e:	f040 81d4 	bne.w	405f1a <_vfiprintf_r+0xc3e>
  405b72:	2300      	movs	r3, #0
  405b74:	9310      	str	r3, [sp, #64]	; 0x40
  405b76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405b7a:	f013 0f01 	tst.w	r3, #1
  405b7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405b82:	d102      	bne.n	405b8a <_vfiprintf_r+0x8ae>
  405b84:	059a      	lsls	r2, r3, #22
  405b86:	f140 80de 	bpl.w	405d46 <_vfiprintf_r+0xa6a>
  405b8a:	065b      	lsls	r3, r3, #25
  405b8c:	f53f acb2 	bmi.w	4054f4 <_vfiprintf_r+0x218>
  405b90:	9803      	ldr	r0, [sp, #12]
  405b92:	b02d      	add	sp, #180	; 0xb4
  405b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b98:	2a00      	cmp	r2, #0
  405b9a:	f040 8106 	bne.w	405daa <_vfiprintf_r+0xace>
  405b9e:	9a05      	ldr	r2, [sp, #20]
  405ba0:	921d      	str	r2, [sp, #116]	; 0x74
  405ba2:	2301      	movs	r3, #1
  405ba4:	9211      	str	r2, [sp, #68]	; 0x44
  405ba6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  405baa:	9310      	str	r3, [sp, #64]	; 0x40
  405bac:	46ca      	mov	sl, r9
  405bae:	f10a 0a08 	add.w	sl, sl, #8
  405bb2:	9b02      	ldr	r3, [sp, #8]
  405bb4:	0759      	lsls	r1, r3, #29
  405bb6:	d504      	bpl.n	405bc2 <_vfiprintf_r+0x8e6>
  405bb8:	9b08      	ldr	r3, [sp, #32]
  405bba:	9901      	ldr	r1, [sp, #4]
  405bbc:	1a5c      	subs	r4, r3, r1
  405bbe:	2c00      	cmp	r4, #0
  405bc0:	dc81      	bgt.n	405ac6 <_vfiprintf_r+0x7ea>
  405bc2:	9b03      	ldr	r3, [sp, #12]
  405bc4:	9908      	ldr	r1, [sp, #32]
  405bc6:	9801      	ldr	r0, [sp, #4]
  405bc8:	4281      	cmp	r1, r0
  405bca:	bfac      	ite	ge
  405bcc:	185b      	addge	r3, r3, r1
  405bce:	181b      	addlt	r3, r3, r0
  405bd0:	9303      	str	r3, [sp, #12]
  405bd2:	bb72      	cbnz	r2, 405c32 <_vfiprintf_r+0x956>
  405bd4:	2300      	movs	r3, #0
  405bd6:	9310      	str	r3, [sp, #64]	; 0x40
  405bd8:	46ca      	mov	sl, r9
  405bda:	f7ff bbbc 	b.w	405356 <_vfiprintf_r+0x7a>
  405bde:	aa0f      	add	r2, sp, #60	; 0x3c
  405be0:	9904      	ldr	r1, [sp, #16]
  405be2:	4620      	mov	r0, r4
  405be4:	f7ff fb3a 	bl	40525c <__sprint_r.part.0>
  405be8:	bb50      	cbnz	r0, 405c40 <_vfiprintf_r+0x964>
  405bea:	9910      	ldr	r1, [sp, #64]	; 0x40
  405bec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405bee:	f101 0e01 	add.w	lr, r1, #1
  405bf2:	46cc      	mov	ip, r9
  405bf4:	e548      	b.n	405688 <_vfiprintf_r+0x3ac>
  405bf6:	2a00      	cmp	r2, #0
  405bf8:	f040 8140 	bne.w	405e7c <_vfiprintf_r+0xba0>
  405bfc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405c00:	2900      	cmp	r1, #0
  405c02:	f000 811b 	beq.w	405e3c <_vfiprintf_r+0xb60>
  405c06:	2201      	movs	r2, #1
  405c08:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405c0c:	4610      	mov	r0, r2
  405c0e:	921d      	str	r2, [sp, #116]	; 0x74
  405c10:	911c      	str	r1, [sp, #112]	; 0x70
  405c12:	46ca      	mov	sl, r9
  405c14:	4601      	mov	r1, r0
  405c16:	f10a 0a08 	add.w	sl, sl, #8
  405c1a:	3001      	adds	r0, #1
  405c1c:	e507      	b.n	40562e <_vfiprintf_r+0x352>
  405c1e:	9b02      	ldr	r3, [sp, #8]
  405c20:	2a01      	cmp	r2, #1
  405c22:	f000 8098 	beq.w	405d56 <_vfiprintf_r+0xa7a>
  405c26:	2a02      	cmp	r2, #2
  405c28:	d10d      	bne.n	405c46 <_vfiprintf_r+0x96a>
  405c2a:	9302      	str	r3, [sp, #8]
  405c2c:	2600      	movs	r6, #0
  405c2e:	2700      	movs	r7, #0
  405c30:	e5b0      	b.n	405794 <_vfiprintf_r+0x4b8>
  405c32:	aa0f      	add	r2, sp, #60	; 0x3c
  405c34:	9904      	ldr	r1, [sp, #16]
  405c36:	9806      	ldr	r0, [sp, #24]
  405c38:	f7ff fb10 	bl	40525c <__sprint_r.part.0>
  405c3c:	2800      	cmp	r0, #0
  405c3e:	d0c9      	beq.n	405bd4 <_vfiprintf_r+0x8f8>
  405c40:	f8dd b010 	ldr.w	fp, [sp, #16]
  405c44:	e797      	b.n	405b76 <_vfiprintf_r+0x89a>
  405c46:	9302      	str	r3, [sp, #8]
  405c48:	2600      	movs	r6, #0
  405c4a:	2700      	movs	r7, #0
  405c4c:	4649      	mov	r1, r9
  405c4e:	e000      	b.n	405c52 <_vfiprintf_r+0x976>
  405c50:	4659      	mov	r1, fp
  405c52:	08f2      	lsrs	r2, r6, #3
  405c54:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405c58:	08f8      	lsrs	r0, r7, #3
  405c5a:	f006 0307 	and.w	r3, r6, #7
  405c5e:	4607      	mov	r7, r0
  405c60:	4616      	mov	r6, r2
  405c62:	3330      	adds	r3, #48	; 0x30
  405c64:	ea56 0207 	orrs.w	r2, r6, r7
  405c68:	f801 3c01 	strb.w	r3, [r1, #-1]
  405c6c:	f101 3bff 	add.w	fp, r1, #4294967295
  405c70:	d1ee      	bne.n	405c50 <_vfiprintf_r+0x974>
  405c72:	9a02      	ldr	r2, [sp, #8]
  405c74:	07d6      	lsls	r6, r2, #31
  405c76:	f57f ad9d 	bpl.w	4057b4 <_vfiprintf_r+0x4d8>
  405c7a:	2b30      	cmp	r3, #48	; 0x30
  405c7c:	f43f ad9a 	beq.w	4057b4 <_vfiprintf_r+0x4d8>
  405c80:	3902      	subs	r1, #2
  405c82:	2330      	movs	r3, #48	; 0x30
  405c84:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405c88:	eba9 0301 	sub.w	r3, r9, r1
  405c8c:	9305      	str	r3, [sp, #20]
  405c8e:	468b      	mov	fp, r1
  405c90:	e476      	b.n	405580 <_vfiprintf_r+0x2a4>
  405c92:	9b03      	ldr	r3, [sp, #12]
  405c94:	9a08      	ldr	r2, [sp, #32]
  405c96:	428a      	cmp	r2, r1
  405c98:	bfac      	ite	ge
  405c9a:	189b      	addge	r3, r3, r2
  405c9c:	185b      	addlt	r3, r3, r1
  405c9e:	9303      	str	r3, [sp, #12]
  405ca0:	e798      	b.n	405bd4 <_vfiprintf_r+0x8f8>
  405ca2:	2202      	movs	r2, #2
  405ca4:	e44d      	b.n	405542 <_vfiprintf_r+0x266>
  405ca6:	2f00      	cmp	r7, #0
  405ca8:	bf08      	it	eq
  405caa:	2e0a      	cmpeq	r6, #10
  405cac:	d352      	bcc.n	405d54 <_vfiprintf_r+0xa78>
  405cae:	46cb      	mov	fp, r9
  405cb0:	4630      	mov	r0, r6
  405cb2:	4639      	mov	r1, r7
  405cb4:	220a      	movs	r2, #10
  405cb6:	2300      	movs	r3, #0
  405cb8:	f001 fbc6 	bl	407448 <__aeabi_uldivmod>
  405cbc:	3230      	adds	r2, #48	; 0x30
  405cbe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405cc2:	4630      	mov	r0, r6
  405cc4:	4639      	mov	r1, r7
  405cc6:	2300      	movs	r3, #0
  405cc8:	220a      	movs	r2, #10
  405cca:	f001 fbbd 	bl	407448 <__aeabi_uldivmod>
  405cce:	4606      	mov	r6, r0
  405cd0:	460f      	mov	r7, r1
  405cd2:	ea56 0307 	orrs.w	r3, r6, r7
  405cd6:	d1eb      	bne.n	405cb0 <_vfiprintf_r+0x9d4>
  405cd8:	e56c      	b.n	4057b4 <_vfiprintf_r+0x4d8>
  405cda:	9405      	str	r4, [sp, #20]
  405cdc:	46cb      	mov	fp, r9
  405cde:	e44f      	b.n	405580 <_vfiprintf_r+0x2a4>
  405ce0:	aa0f      	add	r2, sp, #60	; 0x3c
  405ce2:	9904      	ldr	r1, [sp, #16]
  405ce4:	9806      	ldr	r0, [sp, #24]
  405ce6:	f7ff fab9 	bl	40525c <__sprint_r.part.0>
  405cea:	2800      	cmp	r0, #0
  405cec:	d1a8      	bne.n	405c40 <_vfiprintf_r+0x964>
  405cee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405cf0:	46ca      	mov	sl, r9
  405cf2:	e75e      	b.n	405bb2 <_vfiprintf_r+0x8d6>
  405cf4:	aa0f      	add	r2, sp, #60	; 0x3c
  405cf6:	9904      	ldr	r1, [sp, #16]
  405cf8:	9806      	ldr	r0, [sp, #24]
  405cfa:	f7ff faaf 	bl	40525c <__sprint_r.part.0>
  405cfe:	2800      	cmp	r0, #0
  405d00:	d19e      	bne.n	405c40 <_vfiprintf_r+0x964>
  405d02:	46ca      	mov	sl, r9
  405d04:	f7ff bbc0 	b.w	405488 <_vfiprintf_r+0x1ac>
  405d08:	00407b48 	.word	0x00407b48
  405d0c:	00407b38 	.word	0x00407b38
  405d10:	3104      	adds	r1, #4
  405d12:	6816      	ldr	r6, [r2, #0]
  405d14:	9107      	str	r1, [sp, #28]
  405d16:	2201      	movs	r2, #1
  405d18:	2700      	movs	r7, #0
  405d1a:	e412      	b.n	405542 <_vfiprintf_r+0x266>
  405d1c:	9807      	ldr	r0, [sp, #28]
  405d1e:	4601      	mov	r1, r0
  405d20:	3104      	adds	r1, #4
  405d22:	6806      	ldr	r6, [r0, #0]
  405d24:	9107      	str	r1, [sp, #28]
  405d26:	2700      	movs	r7, #0
  405d28:	e40b      	b.n	405542 <_vfiprintf_r+0x266>
  405d2a:	680e      	ldr	r6, [r1, #0]
  405d2c:	3104      	adds	r1, #4
  405d2e:	9107      	str	r1, [sp, #28]
  405d30:	2700      	movs	r7, #0
  405d32:	e591      	b.n	405858 <_vfiprintf_r+0x57c>
  405d34:	9907      	ldr	r1, [sp, #28]
  405d36:	680e      	ldr	r6, [r1, #0]
  405d38:	460a      	mov	r2, r1
  405d3a:	17f7      	asrs	r7, r6, #31
  405d3c:	3204      	adds	r2, #4
  405d3e:	9207      	str	r2, [sp, #28]
  405d40:	4630      	mov	r0, r6
  405d42:	4639      	mov	r1, r7
  405d44:	e50f      	b.n	405766 <_vfiprintf_r+0x48a>
  405d46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405d4a:	f000 fe7f 	bl	406a4c <__retarget_lock_release_recursive>
  405d4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405d52:	e71a      	b.n	405b8a <_vfiprintf_r+0x8ae>
  405d54:	9b02      	ldr	r3, [sp, #8]
  405d56:	9302      	str	r3, [sp, #8]
  405d58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405d5c:	3630      	adds	r6, #48	; 0x30
  405d5e:	2301      	movs	r3, #1
  405d60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405d64:	9305      	str	r3, [sp, #20]
  405d66:	e40b      	b.n	405580 <_vfiprintf_r+0x2a4>
  405d68:	aa0f      	add	r2, sp, #60	; 0x3c
  405d6a:	9904      	ldr	r1, [sp, #16]
  405d6c:	9806      	ldr	r0, [sp, #24]
  405d6e:	f7ff fa75 	bl	40525c <__sprint_r.part.0>
  405d72:	2800      	cmp	r0, #0
  405d74:	f47f af64 	bne.w	405c40 <_vfiprintf_r+0x964>
  405d78:	9910      	ldr	r1, [sp, #64]	; 0x40
  405d7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d7c:	1c48      	adds	r0, r1, #1
  405d7e:	46ca      	mov	sl, r9
  405d80:	e651      	b.n	405a26 <_vfiprintf_r+0x74a>
  405d82:	aa0f      	add	r2, sp, #60	; 0x3c
  405d84:	9904      	ldr	r1, [sp, #16]
  405d86:	9806      	ldr	r0, [sp, #24]
  405d88:	f7ff fa68 	bl	40525c <__sprint_r.part.0>
  405d8c:	2800      	cmp	r0, #0
  405d8e:	f47f af57 	bne.w	405c40 <_vfiprintf_r+0x964>
  405d92:	9910      	ldr	r1, [sp, #64]	; 0x40
  405d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d96:	1c48      	adds	r0, r1, #1
  405d98:	46ca      	mov	sl, r9
  405d9a:	e448      	b.n	40562e <_vfiprintf_r+0x352>
  405d9c:	2a00      	cmp	r2, #0
  405d9e:	f040 8091 	bne.w	405ec4 <_vfiprintf_r+0xbe8>
  405da2:	2001      	movs	r0, #1
  405da4:	4611      	mov	r1, r2
  405da6:	46ca      	mov	sl, r9
  405da8:	e641      	b.n	405a2e <_vfiprintf_r+0x752>
  405daa:	aa0f      	add	r2, sp, #60	; 0x3c
  405dac:	9904      	ldr	r1, [sp, #16]
  405dae:	9806      	ldr	r0, [sp, #24]
  405db0:	f7ff fa54 	bl	40525c <__sprint_r.part.0>
  405db4:	2800      	cmp	r0, #0
  405db6:	f47f af43 	bne.w	405c40 <_vfiprintf_r+0x964>
  405dba:	9810      	ldr	r0, [sp, #64]	; 0x40
  405dbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405dbe:	3001      	adds	r0, #1
  405dc0:	46ca      	mov	sl, r9
  405dc2:	e667      	b.n	405a94 <_vfiprintf_r+0x7b8>
  405dc4:	46d3      	mov	fp, sl
  405dc6:	e6d6      	b.n	405b76 <_vfiprintf_r+0x89a>
  405dc8:	9e07      	ldr	r6, [sp, #28]
  405dca:	3607      	adds	r6, #7
  405dcc:	f026 0207 	bic.w	r2, r6, #7
  405dd0:	f102 0108 	add.w	r1, r2, #8
  405dd4:	e9d2 6700 	ldrd	r6, r7, [r2]
  405dd8:	9107      	str	r1, [sp, #28]
  405dda:	2201      	movs	r2, #1
  405ddc:	f7ff bbb1 	b.w	405542 <_vfiprintf_r+0x266>
  405de0:	9e07      	ldr	r6, [sp, #28]
  405de2:	3607      	adds	r6, #7
  405de4:	f026 0607 	bic.w	r6, r6, #7
  405de8:	e9d6 0100 	ldrd	r0, r1, [r6]
  405dec:	f106 0208 	add.w	r2, r6, #8
  405df0:	9207      	str	r2, [sp, #28]
  405df2:	4606      	mov	r6, r0
  405df4:	460f      	mov	r7, r1
  405df6:	e4b6      	b.n	405766 <_vfiprintf_r+0x48a>
  405df8:	9e07      	ldr	r6, [sp, #28]
  405dfa:	3607      	adds	r6, #7
  405dfc:	f026 0207 	bic.w	r2, r6, #7
  405e00:	f102 0108 	add.w	r1, r2, #8
  405e04:	e9d2 6700 	ldrd	r6, r7, [r2]
  405e08:	9107      	str	r1, [sp, #28]
  405e0a:	2200      	movs	r2, #0
  405e0c:	f7ff bb99 	b.w	405542 <_vfiprintf_r+0x266>
  405e10:	9e07      	ldr	r6, [sp, #28]
  405e12:	3607      	adds	r6, #7
  405e14:	f026 0107 	bic.w	r1, r6, #7
  405e18:	f101 0008 	add.w	r0, r1, #8
  405e1c:	9007      	str	r0, [sp, #28]
  405e1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  405e22:	e519      	b.n	405858 <_vfiprintf_r+0x57c>
  405e24:	46cb      	mov	fp, r9
  405e26:	f7ff bbab 	b.w	405580 <_vfiprintf_r+0x2a4>
  405e2a:	252d      	movs	r5, #45	; 0x2d
  405e2c:	4276      	negs	r6, r6
  405e2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405e32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405e36:	2201      	movs	r2, #1
  405e38:	f7ff bb88 	b.w	40554c <_vfiprintf_r+0x270>
  405e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e3e:	b9b3      	cbnz	r3, 405e6e <_vfiprintf_r+0xb92>
  405e40:	4611      	mov	r1, r2
  405e42:	2001      	movs	r0, #1
  405e44:	46ca      	mov	sl, r9
  405e46:	e5f2      	b.n	405a2e <_vfiprintf_r+0x752>
  405e48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405e4c:	f000 fdfe 	bl	406a4c <__retarget_lock_release_recursive>
  405e50:	f04f 33ff 	mov.w	r3, #4294967295
  405e54:	9303      	str	r3, [sp, #12]
  405e56:	f7ff bb50 	b.w	4054fa <_vfiprintf_r+0x21e>
  405e5a:	aa0f      	add	r2, sp, #60	; 0x3c
  405e5c:	9904      	ldr	r1, [sp, #16]
  405e5e:	9806      	ldr	r0, [sp, #24]
  405e60:	f7ff f9fc 	bl	40525c <__sprint_r.part.0>
  405e64:	2800      	cmp	r0, #0
  405e66:	f47f aeeb 	bne.w	405c40 <_vfiprintf_r+0x964>
  405e6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e6c:	e6a9      	b.n	405bc2 <_vfiprintf_r+0x8e6>
  405e6e:	ab0e      	add	r3, sp, #56	; 0x38
  405e70:	2202      	movs	r2, #2
  405e72:	931c      	str	r3, [sp, #112]	; 0x70
  405e74:	921d      	str	r2, [sp, #116]	; 0x74
  405e76:	2001      	movs	r0, #1
  405e78:	46ca      	mov	sl, r9
  405e7a:	e5d0      	b.n	405a1e <_vfiprintf_r+0x742>
  405e7c:	aa0f      	add	r2, sp, #60	; 0x3c
  405e7e:	9904      	ldr	r1, [sp, #16]
  405e80:	9806      	ldr	r0, [sp, #24]
  405e82:	f7ff f9eb 	bl	40525c <__sprint_r.part.0>
  405e86:	2800      	cmp	r0, #0
  405e88:	f47f aeda 	bne.w	405c40 <_vfiprintf_r+0x964>
  405e8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e90:	1c48      	adds	r0, r1, #1
  405e92:	46ca      	mov	sl, r9
  405e94:	e5a4      	b.n	4059e0 <_vfiprintf_r+0x704>
  405e96:	9a07      	ldr	r2, [sp, #28]
  405e98:	9903      	ldr	r1, [sp, #12]
  405e9a:	6813      	ldr	r3, [r2, #0]
  405e9c:	17cd      	asrs	r5, r1, #31
  405e9e:	4608      	mov	r0, r1
  405ea0:	3204      	adds	r2, #4
  405ea2:	4629      	mov	r1, r5
  405ea4:	9207      	str	r2, [sp, #28]
  405ea6:	e9c3 0100 	strd	r0, r1, [r3]
  405eaa:	f7ff ba54 	b.w	405356 <_vfiprintf_r+0x7a>
  405eae:	4658      	mov	r0, fp
  405eb0:	9607      	str	r6, [sp, #28]
  405eb2:	9302      	str	r3, [sp, #8]
  405eb4:	f7ff f964 	bl	405180 <strlen>
  405eb8:	2400      	movs	r4, #0
  405eba:	9005      	str	r0, [sp, #20]
  405ebc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405ec0:	f7ff bb5e 	b.w	405580 <_vfiprintf_r+0x2a4>
  405ec4:	aa0f      	add	r2, sp, #60	; 0x3c
  405ec6:	9904      	ldr	r1, [sp, #16]
  405ec8:	9806      	ldr	r0, [sp, #24]
  405eca:	f7ff f9c7 	bl	40525c <__sprint_r.part.0>
  405ece:	2800      	cmp	r0, #0
  405ed0:	f47f aeb6 	bne.w	405c40 <_vfiprintf_r+0x964>
  405ed4:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ed6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ed8:	1c48      	adds	r0, r1, #1
  405eda:	46ca      	mov	sl, r9
  405edc:	e5a7      	b.n	405a2e <_vfiprintf_r+0x752>
  405ede:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ee0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ee2:	4e20      	ldr	r6, [pc, #128]	; (405f64 <_vfiprintf_r+0xc88>)
  405ee4:	3101      	adds	r1, #1
  405ee6:	f7ff bb90 	b.w	40560a <_vfiprintf_r+0x32e>
  405eea:	2c06      	cmp	r4, #6
  405eec:	bf28      	it	cs
  405eee:	2406      	movcs	r4, #6
  405ef0:	9405      	str	r4, [sp, #20]
  405ef2:	9607      	str	r6, [sp, #28]
  405ef4:	9401      	str	r4, [sp, #4]
  405ef6:	f8df b070 	ldr.w	fp, [pc, #112]	; 405f68 <_vfiprintf_r+0xc8c>
  405efa:	e4d5      	b.n	4058a8 <_vfiprintf_r+0x5cc>
  405efc:	9810      	ldr	r0, [sp, #64]	; 0x40
  405efe:	4e19      	ldr	r6, [pc, #100]	; (405f64 <_vfiprintf_r+0xc88>)
  405f00:	3001      	adds	r0, #1
  405f02:	e603      	b.n	405b0c <_vfiprintf_r+0x830>
  405f04:	9405      	str	r4, [sp, #20]
  405f06:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405f0a:	9607      	str	r6, [sp, #28]
  405f0c:	9302      	str	r3, [sp, #8]
  405f0e:	4604      	mov	r4, r0
  405f10:	f7ff bb36 	b.w	405580 <_vfiprintf_r+0x2a4>
  405f14:	4686      	mov	lr, r0
  405f16:	f7ff bbce 	b.w	4056b6 <_vfiprintf_r+0x3da>
  405f1a:	9806      	ldr	r0, [sp, #24]
  405f1c:	aa0f      	add	r2, sp, #60	; 0x3c
  405f1e:	4659      	mov	r1, fp
  405f20:	f7ff f99c 	bl	40525c <__sprint_r.part.0>
  405f24:	2800      	cmp	r0, #0
  405f26:	f43f ae24 	beq.w	405b72 <_vfiprintf_r+0x896>
  405f2a:	e624      	b.n	405b76 <_vfiprintf_r+0x89a>
  405f2c:	9907      	ldr	r1, [sp, #28]
  405f2e:	f898 2001 	ldrb.w	r2, [r8, #1]
  405f32:	680c      	ldr	r4, [r1, #0]
  405f34:	3104      	adds	r1, #4
  405f36:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405f3a:	46b8      	mov	r8, r7
  405f3c:	9107      	str	r1, [sp, #28]
  405f3e:	f7ff ba3f 	b.w	4053c0 <_vfiprintf_r+0xe4>
  405f42:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f46:	e43c      	b.n	4057c2 <_vfiprintf_r+0x4e6>
  405f48:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f4c:	e521      	b.n	405992 <_vfiprintf_r+0x6b6>
  405f4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f52:	f7ff bbf4 	b.w	40573e <_vfiprintf_r+0x462>
  405f56:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f5a:	e491      	b.n	405880 <_vfiprintf_r+0x5a4>
  405f5c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f60:	e469      	b.n	405836 <_vfiprintf_r+0x55a>
  405f62:	bf00      	nop
  405f64:	00407b38 	.word	0x00407b38
  405f68:	00407b30 	.word	0x00407b30

00405f6c <__sbprintf>:
  405f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f70:	460c      	mov	r4, r1
  405f72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405f76:	8989      	ldrh	r1, [r1, #12]
  405f78:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405f7a:	89e5      	ldrh	r5, [r4, #14]
  405f7c:	9619      	str	r6, [sp, #100]	; 0x64
  405f7e:	f021 0102 	bic.w	r1, r1, #2
  405f82:	4606      	mov	r6, r0
  405f84:	69e0      	ldr	r0, [r4, #28]
  405f86:	f8ad 100c 	strh.w	r1, [sp, #12]
  405f8a:	4617      	mov	r7, r2
  405f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405f90:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405f92:	f8ad 500e 	strh.w	r5, [sp, #14]
  405f96:	4698      	mov	r8, r3
  405f98:	ad1a      	add	r5, sp, #104	; 0x68
  405f9a:	2300      	movs	r3, #0
  405f9c:	9007      	str	r0, [sp, #28]
  405f9e:	a816      	add	r0, sp, #88	; 0x58
  405fa0:	9209      	str	r2, [sp, #36]	; 0x24
  405fa2:	9306      	str	r3, [sp, #24]
  405fa4:	9500      	str	r5, [sp, #0]
  405fa6:	9504      	str	r5, [sp, #16]
  405fa8:	9102      	str	r1, [sp, #8]
  405faa:	9105      	str	r1, [sp, #20]
  405fac:	f000 fd48 	bl	406a40 <__retarget_lock_init_recursive>
  405fb0:	4643      	mov	r3, r8
  405fb2:	463a      	mov	r2, r7
  405fb4:	4669      	mov	r1, sp
  405fb6:	4630      	mov	r0, r6
  405fb8:	f7ff f990 	bl	4052dc <_vfiprintf_r>
  405fbc:	1e05      	subs	r5, r0, #0
  405fbe:	db07      	blt.n	405fd0 <__sbprintf+0x64>
  405fc0:	4630      	mov	r0, r6
  405fc2:	4669      	mov	r1, sp
  405fc4:	f000 f928 	bl	406218 <_fflush_r>
  405fc8:	2800      	cmp	r0, #0
  405fca:	bf18      	it	ne
  405fcc:	f04f 35ff 	movne.w	r5, #4294967295
  405fd0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405fd4:	065b      	lsls	r3, r3, #25
  405fd6:	d503      	bpl.n	405fe0 <__sbprintf+0x74>
  405fd8:	89a3      	ldrh	r3, [r4, #12]
  405fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405fde:	81a3      	strh	r3, [r4, #12]
  405fe0:	9816      	ldr	r0, [sp, #88]	; 0x58
  405fe2:	f000 fd2f 	bl	406a44 <__retarget_lock_close_recursive>
  405fe6:	4628      	mov	r0, r5
  405fe8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405ff0 <__swsetup_r>:
  405ff0:	b538      	push	{r3, r4, r5, lr}
  405ff2:	4b30      	ldr	r3, [pc, #192]	; (4060b4 <__swsetup_r+0xc4>)
  405ff4:	681b      	ldr	r3, [r3, #0]
  405ff6:	4605      	mov	r5, r0
  405ff8:	460c      	mov	r4, r1
  405ffa:	b113      	cbz	r3, 406002 <__swsetup_r+0x12>
  405ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405ffe:	2a00      	cmp	r2, #0
  406000:	d038      	beq.n	406074 <__swsetup_r+0x84>
  406002:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406006:	b293      	uxth	r3, r2
  406008:	0718      	lsls	r0, r3, #28
  40600a:	d50c      	bpl.n	406026 <__swsetup_r+0x36>
  40600c:	6920      	ldr	r0, [r4, #16]
  40600e:	b1a8      	cbz	r0, 40603c <__swsetup_r+0x4c>
  406010:	f013 0201 	ands.w	r2, r3, #1
  406014:	d01e      	beq.n	406054 <__swsetup_r+0x64>
  406016:	6963      	ldr	r3, [r4, #20]
  406018:	2200      	movs	r2, #0
  40601a:	425b      	negs	r3, r3
  40601c:	61a3      	str	r3, [r4, #24]
  40601e:	60a2      	str	r2, [r4, #8]
  406020:	b1f0      	cbz	r0, 406060 <__swsetup_r+0x70>
  406022:	2000      	movs	r0, #0
  406024:	bd38      	pop	{r3, r4, r5, pc}
  406026:	06d9      	lsls	r1, r3, #27
  406028:	d53c      	bpl.n	4060a4 <__swsetup_r+0xb4>
  40602a:	0758      	lsls	r0, r3, #29
  40602c:	d426      	bmi.n	40607c <__swsetup_r+0x8c>
  40602e:	6920      	ldr	r0, [r4, #16]
  406030:	f042 0308 	orr.w	r3, r2, #8
  406034:	81a3      	strh	r3, [r4, #12]
  406036:	b29b      	uxth	r3, r3
  406038:	2800      	cmp	r0, #0
  40603a:	d1e9      	bne.n	406010 <__swsetup_r+0x20>
  40603c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  406040:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406044:	d0e4      	beq.n	406010 <__swsetup_r+0x20>
  406046:	4628      	mov	r0, r5
  406048:	4621      	mov	r1, r4
  40604a:	f000 fd2f 	bl	406aac <__smakebuf_r>
  40604e:	89a3      	ldrh	r3, [r4, #12]
  406050:	6920      	ldr	r0, [r4, #16]
  406052:	e7dd      	b.n	406010 <__swsetup_r+0x20>
  406054:	0799      	lsls	r1, r3, #30
  406056:	bf58      	it	pl
  406058:	6962      	ldrpl	r2, [r4, #20]
  40605a:	60a2      	str	r2, [r4, #8]
  40605c:	2800      	cmp	r0, #0
  40605e:	d1e0      	bne.n	406022 <__swsetup_r+0x32>
  406060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406064:	061a      	lsls	r2, r3, #24
  406066:	d5dd      	bpl.n	406024 <__swsetup_r+0x34>
  406068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40606c:	81a3      	strh	r3, [r4, #12]
  40606e:	f04f 30ff 	mov.w	r0, #4294967295
  406072:	bd38      	pop	{r3, r4, r5, pc}
  406074:	4618      	mov	r0, r3
  406076:	f000 f927 	bl	4062c8 <__sinit>
  40607a:	e7c2      	b.n	406002 <__swsetup_r+0x12>
  40607c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40607e:	b151      	cbz	r1, 406096 <__swsetup_r+0xa6>
  406080:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406084:	4299      	cmp	r1, r3
  406086:	d004      	beq.n	406092 <__swsetup_r+0xa2>
  406088:	4628      	mov	r0, r5
  40608a:	f000 fa43 	bl	406514 <_free_r>
  40608e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406092:	2300      	movs	r3, #0
  406094:	6323      	str	r3, [r4, #48]	; 0x30
  406096:	2300      	movs	r3, #0
  406098:	6920      	ldr	r0, [r4, #16]
  40609a:	6063      	str	r3, [r4, #4]
  40609c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4060a0:	6020      	str	r0, [r4, #0]
  4060a2:	e7c5      	b.n	406030 <__swsetup_r+0x40>
  4060a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4060a8:	2309      	movs	r3, #9
  4060aa:	602b      	str	r3, [r5, #0]
  4060ac:	f04f 30ff 	mov.w	r0, #4294967295
  4060b0:	81a2      	strh	r2, [r4, #12]
  4060b2:	bd38      	pop	{r3, r4, r5, pc}
  4060b4:	20400024 	.word	0x20400024

004060b8 <register_fini>:
  4060b8:	4b02      	ldr	r3, [pc, #8]	; (4060c4 <register_fini+0xc>)
  4060ba:	b113      	cbz	r3, 4060c2 <register_fini+0xa>
  4060bc:	4802      	ldr	r0, [pc, #8]	; (4060c8 <register_fini+0x10>)
  4060be:	f000 b805 	b.w	4060cc <atexit>
  4060c2:	4770      	bx	lr
  4060c4:	00000000 	.word	0x00000000
  4060c8:	00406339 	.word	0x00406339

004060cc <atexit>:
  4060cc:	2300      	movs	r3, #0
  4060ce:	4601      	mov	r1, r0
  4060d0:	461a      	mov	r2, r3
  4060d2:	4618      	mov	r0, r3
  4060d4:	f001 b890 	b.w	4071f8 <__register_exitproc>

004060d8 <__sflush_r>:
  4060d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4060dc:	b29a      	uxth	r2, r3
  4060de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4060e2:	460d      	mov	r5, r1
  4060e4:	0711      	lsls	r1, r2, #28
  4060e6:	4680      	mov	r8, r0
  4060e8:	d43a      	bmi.n	406160 <__sflush_r+0x88>
  4060ea:	686a      	ldr	r2, [r5, #4]
  4060ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4060f0:	2a00      	cmp	r2, #0
  4060f2:	81ab      	strh	r3, [r5, #12]
  4060f4:	dd6f      	ble.n	4061d6 <__sflush_r+0xfe>
  4060f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4060f8:	2c00      	cmp	r4, #0
  4060fa:	d049      	beq.n	406190 <__sflush_r+0xb8>
  4060fc:	2200      	movs	r2, #0
  4060fe:	b29b      	uxth	r3, r3
  406100:	f8d8 6000 	ldr.w	r6, [r8]
  406104:	f8c8 2000 	str.w	r2, [r8]
  406108:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40610c:	d067      	beq.n	4061de <__sflush_r+0x106>
  40610e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406110:	075f      	lsls	r7, r3, #29
  406112:	d505      	bpl.n	406120 <__sflush_r+0x48>
  406114:	6869      	ldr	r1, [r5, #4]
  406116:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406118:	1a52      	subs	r2, r2, r1
  40611a:	b10b      	cbz	r3, 406120 <__sflush_r+0x48>
  40611c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40611e:	1ad2      	subs	r2, r2, r3
  406120:	2300      	movs	r3, #0
  406122:	69e9      	ldr	r1, [r5, #28]
  406124:	4640      	mov	r0, r8
  406126:	47a0      	blx	r4
  406128:	1c44      	adds	r4, r0, #1
  40612a:	d03c      	beq.n	4061a6 <__sflush_r+0xce>
  40612c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406130:	692a      	ldr	r2, [r5, #16]
  406132:	602a      	str	r2, [r5, #0]
  406134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406138:	2200      	movs	r2, #0
  40613a:	81ab      	strh	r3, [r5, #12]
  40613c:	04db      	lsls	r3, r3, #19
  40613e:	606a      	str	r2, [r5, #4]
  406140:	d447      	bmi.n	4061d2 <__sflush_r+0xfa>
  406142:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406144:	f8c8 6000 	str.w	r6, [r8]
  406148:	b311      	cbz	r1, 406190 <__sflush_r+0xb8>
  40614a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40614e:	4299      	cmp	r1, r3
  406150:	d002      	beq.n	406158 <__sflush_r+0x80>
  406152:	4640      	mov	r0, r8
  406154:	f000 f9de 	bl	406514 <_free_r>
  406158:	2000      	movs	r0, #0
  40615a:	6328      	str	r0, [r5, #48]	; 0x30
  40615c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406160:	692e      	ldr	r6, [r5, #16]
  406162:	b1ae      	cbz	r6, 406190 <__sflush_r+0xb8>
  406164:	682c      	ldr	r4, [r5, #0]
  406166:	602e      	str	r6, [r5, #0]
  406168:	0791      	lsls	r1, r2, #30
  40616a:	bf0c      	ite	eq
  40616c:	696b      	ldreq	r3, [r5, #20]
  40616e:	2300      	movne	r3, #0
  406170:	1ba4      	subs	r4, r4, r6
  406172:	60ab      	str	r3, [r5, #8]
  406174:	e00a      	b.n	40618c <__sflush_r+0xb4>
  406176:	4623      	mov	r3, r4
  406178:	4632      	mov	r2, r6
  40617a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40617c:	69e9      	ldr	r1, [r5, #28]
  40617e:	4640      	mov	r0, r8
  406180:	47b8      	blx	r7
  406182:	2800      	cmp	r0, #0
  406184:	eba4 0400 	sub.w	r4, r4, r0
  406188:	4406      	add	r6, r0
  40618a:	dd04      	ble.n	406196 <__sflush_r+0xbe>
  40618c:	2c00      	cmp	r4, #0
  40618e:	dcf2      	bgt.n	406176 <__sflush_r+0x9e>
  406190:	2000      	movs	r0, #0
  406192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406196:	89ab      	ldrh	r3, [r5, #12]
  406198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40619c:	81ab      	strh	r3, [r5, #12]
  40619e:	f04f 30ff 	mov.w	r0, #4294967295
  4061a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061a6:	f8d8 4000 	ldr.w	r4, [r8]
  4061aa:	2c1d      	cmp	r4, #29
  4061ac:	d8f3      	bhi.n	406196 <__sflush_r+0xbe>
  4061ae:	4b19      	ldr	r3, [pc, #100]	; (406214 <__sflush_r+0x13c>)
  4061b0:	40e3      	lsrs	r3, r4
  4061b2:	43db      	mvns	r3, r3
  4061b4:	f013 0301 	ands.w	r3, r3, #1
  4061b8:	d1ed      	bne.n	406196 <__sflush_r+0xbe>
  4061ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4061be:	606b      	str	r3, [r5, #4]
  4061c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4061c4:	6929      	ldr	r1, [r5, #16]
  4061c6:	81ab      	strh	r3, [r5, #12]
  4061c8:	04da      	lsls	r2, r3, #19
  4061ca:	6029      	str	r1, [r5, #0]
  4061cc:	d5b9      	bpl.n	406142 <__sflush_r+0x6a>
  4061ce:	2c00      	cmp	r4, #0
  4061d0:	d1b7      	bne.n	406142 <__sflush_r+0x6a>
  4061d2:	6528      	str	r0, [r5, #80]	; 0x50
  4061d4:	e7b5      	b.n	406142 <__sflush_r+0x6a>
  4061d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4061d8:	2a00      	cmp	r2, #0
  4061da:	dc8c      	bgt.n	4060f6 <__sflush_r+0x1e>
  4061dc:	e7d8      	b.n	406190 <__sflush_r+0xb8>
  4061de:	2301      	movs	r3, #1
  4061e0:	69e9      	ldr	r1, [r5, #28]
  4061e2:	4640      	mov	r0, r8
  4061e4:	47a0      	blx	r4
  4061e6:	1c43      	adds	r3, r0, #1
  4061e8:	4602      	mov	r2, r0
  4061ea:	d002      	beq.n	4061f2 <__sflush_r+0x11a>
  4061ec:	89ab      	ldrh	r3, [r5, #12]
  4061ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4061f0:	e78e      	b.n	406110 <__sflush_r+0x38>
  4061f2:	f8d8 3000 	ldr.w	r3, [r8]
  4061f6:	2b00      	cmp	r3, #0
  4061f8:	d0f8      	beq.n	4061ec <__sflush_r+0x114>
  4061fa:	2b1d      	cmp	r3, #29
  4061fc:	d001      	beq.n	406202 <__sflush_r+0x12a>
  4061fe:	2b16      	cmp	r3, #22
  406200:	d102      	bne.n	406208 <__sflush_r+0x130>
  406202:	f8c8 6000 	str.w	r6, [r8]
  406206:	e7c3      	b.n	406190 <__sflush_r+0xb8>
  406208:	89ab      	ldrh	r3, [r5, #12]
  40620a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40620e:	81ab      	strh	r3, [r5, #12]
  406210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406214:	20400001 	.word	0x20400001

00406218 <_fflush_r>:
  406218:	b538      	push	{r3, r4, r5, lr}
  40621a:	460d      	mov	r5, r1
  40621c:	4604      	mov	r4, r0
  40621e:	b108      	cbz	r0, 406224 <_fflush_r+0xc>
  406220:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406222:	b1bb      	cbz	r3, 406254 <_fflush_r+0x3c>
  406224:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406228:	b188      	cbz	r0, 40624e <_fflush_r+0x36>
  40622a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40622c:	07db      	lsls	r3, r3, #31
  40622e:	d401      	bmi.n	406234 <_fflush_r+0x1c>
  406230:	0581      	lsls	r1, r0, #22
  406232:	d517      	bpl.n	406264 <_fflush_r+0x4c>
  406234:	4620      	mov	r0, r4
  406236:	4629      	mov	r1, r5
  406238:	f7ff ff4e 	bl	4060d8 <__sflush_r>
  40623c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40623e:	07da      	lsls	r2, r3, #31
  406240:	4604      	mov	r4, r0
  406242:	d402      	bmi.n	40624a <_fflush_r+0x32>
  406244:	89ab      	ldrh	r3, [r5, #12]
  406246:	059b      	lsls	r3, r3, #22
  406248:	d507      	bpl.n	40625a <_fflush_r+0x42>
  40624a:	4620      	mov	r0, r4
  40624c:	bd38      	pop	{r3, r4, r5, pc}
  40624e:	4604      	mov	r4, r0
  406250:	4620      	mov	r0, r4
  406252:	bd38      	pop	{r3, r4, r5, pc}
  406254:	f000 f838 	bl	4062c8 <__sinit>
  406258:	e7e4      	b.n	406224 <_fflush_r+0xc>
  40625a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40625c:	f000 fbf6 	bl	406a4c <__retarget_lock_release_recursive>
  406260:	4620      	mov	r0, r4
  406262:	bd38      	pop	{r3, r4, r5, pc}
  406264:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406266:	f000 fbef 	bl	406a48 <__retarget_lock_acquire_recursive>
  40626a:	e7e3      	b.n	406234 <_fflush_r+0x1c>

0040626c <_cleanup_r>:
  40626c:	4901      	ldr	r1, [pc, #4]	; (406274 <_cleanup_r+0x8>)
  40626e:	f000 bbaf 	b.w	4069d0 <_fwalk_reent>
  406272:	bf00      	nop
  406274:	004072e1 	.word	0x004072e1

00406278 <std.isra.0>:
  406278:	b510      	push	{r4, lr}
  40627a:	2300      	movs	r3, #0
  40627c:	4604      	mov	r4, r0
  40627e:	8181      	strh	r1, [r0, #12]
  406280:	81c2      	strh	r2, [r0, #14]
  406282:	6003      	str	r3, [r0, #0]
  406284:	6043      	str	r3, [r0, #4]
  406286:	6083      	str	r3, [r0, #8]
  406288:	6643      	str	r3, [r0, #100]	; 0x64
  40628a:	6103      	str	r3, [r0, #16]
  40628c:	6143      	str	r3, [r0, #20]
  40628e:	6183      	str	r3, [r0, #24]
  406290:	4619      	mov	r1, r3
  406292:	2208      	movs	r2, #8
  406294:	305c      	adds	r0, #92	; 0x5c
  406296:	f7fe fe23 	bl	404ee0 <memset>
  40629a:	4807      	ldr	r0, [pc, #28]	; (4062b8 <std.isra.0+0x40>)
  40629c:	4907      	ldr	r1, [pc, #28]	; (4062bc <std.isra.0+0x44>)
  40629e:	4a08      	ldr	r2, [pc, #32]	; (4062c0 <std.isra.0+0x48>)
  4062a0:	4b08      	ldr	r3, [pc, #32]	; (4062c4 <std.isra.0+0x4c>)
  4062a2:	6220      	str	r0, [r4, #32]
  4062a4:	61e4      	str	r4, [r4, #28]
  4062a6:	6261      	str	r1, [r4, #36]	; 0x24
  4062a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4062aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4062ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4062b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4062b4:	f000 bbc4 	b.w	406a40 <__retarget_lock_init_recursive>
  4062b8:	00407025 	.word	0x00407025
  4062bc:	00407049 	.word	0x00407049
  4062c0:	00407085 	.word	0x00407085
  4062c4:	004070a5 	.word	0x004070a5

004062c8 <__sinit>:
  4062c8:	b510      	push	{r4, lr}
  4062ca:	4604      	mov	r4, r0
  4062cc:	4812      	ldr	r0, [pc, #72]	; (406318 <__sinit+0x50>)
  4062ce:	f000 fbbb 	bl	406a48 <__retarget_lock_acquire_recursive>
  4062d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4062d4:	b9d2      	cbnz	r2, 40630c <__sinit+0x44>
  4062d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4062da:	4810      	ldr	r0, [pc, #64]	; (40631c <__sinit+0x54>)
  4062dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4062e0:	2103      	movs	r1, #3
  4062e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4062e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4062e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4062ec:	6860      	ldr	r0, [r4, #4]
  4062ee:	2104      	movs	r1, #4
  4062f0:	f7ff ffc2 	bl	406278 <std.isra.0>
  4062f4:	2201      	movs	r2, #1
  4062f6:	2109      	movs	r1, #9
  4062f8:	68a0      	ldr	r0, [r4, #8]
  4062fa:	f7ff ffbd 	bl	406278 <std.isra.0>
  4062fe:	2202      	movs	r2, #2
  406300:	2112      	movs	r1, #18
  406302:	68e0      	ldr	r0, [r4, #12]
  406304:	f7ff ffb8 	bl	406278 <std.isra.0>
  406308:	2301      	movs	r3, #1
  40630a:	63a3      	str	r3, [r4, #56]	; 0x38
  40630c:	4802      	ldr	r0, [pc, #8]	; (406318 <__sinit+0x50>)
  40630e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406312:	f000 bb9b 	b.w	406a4c <__retarget_lock_release_recursive>
  406316:	bf00      	nop
  406318:	20400ed8 	.word	0x20400ed8
  40631c:	0040626d 	.word	0x0040626d

00406320 <__sfp_lock_acquire>:
  406320:	4801      	ldr	r0, [pc, #4]	; (406328 <__sfp_lock_acquire+0x8>)
  406322:	f000 bb91 	b.w	406a48 <__retarget_lock_acquire_recursive>
  406326:	bf00      	nop
  406328:	20400eec 	.word	0x20400eec

0040632c <__sfp_lock_release>:
  40632c:	4801      	ldr	r0, [pc, #4]	; (406334 <__sfp_lock_release+0x8>)
  40632e:	f000 bb8d 	b.w	406a4c <__retarget_lock_release_recursive>
  406332:	bf00      	nop
  406334:	20400eec 	.word	0x20400eec

00406338 <__libc_fini_array>:
  406338:	b538      	push	{r3, r4, r5, lr}
  40633a:	4c0a      	ldr	r4, [pc, #40]	; (406364 <__libc_fini_array+0x2c>)
  40633c:	4d0a      	ldr	r5, [pc, #40]	; (406368 <__libc_fini_array+0x30>)
  40633e:	1b64      	subs	r4, r4, r5
  406340:	10a4      	asrs	r4, r4, #2
  406342:	d00a      	beq.n	40635a <__libc_fini_array+0x22>
  406344:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406348:	3b01      	subs	r3, #1
  40634a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40634e:	3c01      	subs	r4, #1
  406350:	f855 3904 	ldr.w	r3, [r5], #-4
  406354:	4798      	blx	r3
  406356:	2c00      	cmp	r4, #0
  406358:	d1f9      	bne.n	40634e <__libc_fini_array+0x16>
  40635a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40635e:	f001 bc8f 	b.w	407c80 <_fini>
  406362:	bf00      	nop
  406364:	00407c90 	.word	0x00407c90
  406368:	00407c8c 	.word	0x00407c8c

0040636c <__fputwc>:
  40636c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406370:	b082      	sub	sp, #8
  406372:	4680      	mov	r8, r0
  406374:	4689      	mov	r9, r1
  406376:	4614      	mov	r4, r2
  406378:	f000 fb54 	bl	406a24 <__locale_mb_cur_max>
  40637c:	2801      	cmp	r0, #1
  40637e:	d036      	beq.n	4063ee <__fputwc+0x82>
  406380:	464a      	mov	r2, r9
  406382:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406386:	a901      	add	r1, sp, #4
  406388:	4640      	mov	r0, r8
  40638a:	f000 fee7 	bl	40715c <_wcrtomb_r>
  40638e:	1c42      	adds	r2, r0, #1
  406390:	4606      	mov	r6, r0
  406392:	d025      	beq.n	4063e0 <__fputwc+0x74>
  406394:	b3a8      	cbz	r0, 406402 <__fputwc+0x96>
  406396:	f89d e004 	ldrb.w	lr, [sp, #4]
  40639a:	2500      	movs	r5, #0
  40639c:	f10d 0a04 	add.w	sl, sp, #4
  4063a0:	e009      	b.n	4063b6 <__fputwc+0x4a>
  4063a2:	6823      	ldr	r3, [r4, #0]
  4063a4:	1c5a      	adds	r2, r3, #1
  4063a6:	6022      	str	r2, [r4, #0]
  4063a8:	f883 e000 	strb.w	lr, [r3]
  4063ac:	3501      	adds	r5, #1
  4063ae:	42b5      	cmp	r5, r6
  4063b0:	d227      	bcs.n	406402 <__fputwc+0x96>
  4063b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4063b6:	68a3      	ldr	r3, [r4, #8]
  4063b8:	3b01      	subs	r3, #1
  4063ba:	2b00      	cmp	r3, #0
  4063bc:	60a3      	str	r3, [r4, #8]
  4063be:	daf0      	bge.n	4063a2 <__fputwc+0x36>
  4063c0:	69a7      	ldr	r7, [r4, #24]
  4063c2:	42bb      	cmp	r3, r7
  4063c4:	4671      	mov	r1, lr
  4063c6:	4622      	mov	r2, r4
  4063c8:	4640      	mov	r0, r8
  4063ca:	db02      	blt.n	4063d2 <__fputwc+0x66>
  4063cc:	f1be 0f0a 	cmp.w	lr, #10
  4063d0:	d1e7      	bne.n	4063a2 <__fputwc+0x36>
  4063d2:	f000 fe6b 	bl	4070ac <__swbuf_r>
  4063d6:	1c43      	adds	r3, r0, #1
  4063d8:	d1e8      	bne.n	4063ac <__fputwc+0x40>
  4063da:	b002      	add	sp, #8
  4063dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063e0:	89a3      	ldrh	r3, [r4, #12]
  4063e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4063e6:	81a3      	strh	r3, [r4, #12]
  4063e8:	b002      	add	sp, #8
  4063ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4063f2:	2bfe      	cmp	r3, #254	; 0xfe
  4063f4:	d8c4      	bhi.n	406380 <__fputwc+0x14>
  4063f6:	fa5f fe89 	uxtb.w	lr, r9
  4063fa:	4606      	mov	r6, r0
  4063fc:	f88d e004 	strb.w	lr, [sp, #4]
  406400:	e7cb      	b.n	40639a <__fputwc+0x2e>
  406402:	4648      	mov	r0, r9
  406404:	b002      	add	sp, #8
  406406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40640a:	bf00      	nop

0040640c <_fputwc_r>:
  40640c:	b530      	push	{r4, r5, lr}
  40640e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406410:	f013 0f01 	tst.w	r3, #1
  406414:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406418:	4614      	mov	r4, r2
  40641a:	b083      	sub	sp, #12
  40641c:	4605      	mov	r5, r0
  40641e:	b29a      	uxth	r2, r3
  406420:	d101      	bne.n	406426 <_fputwc_r+0x1a>
  406422:	0590      	lsls	r0, r2, #22
  406424:	d51c      	bpl.n	406460 <_fputwc_r+0x54>
  406426:	0490      	lsls	r0, r2, #18
  406428:	d406      	bmi.n	406438 <_fputwc_r+0x2c>
  40642a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40642c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406434:	81a3      	strh	r3, [r4, #12]
  406436:	6662      	str	r2, [r4, #100]	; 0x64
  406438:	4628      	mov	r0, r5
  40643a:	4622      	mov	r2, r4
  40643c:	f7ff ff96 	bl	40636c <__fputwc>
  406440:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406442:	07da      	lsls	r2, r3, #31
  406444:	4605      	mov	r5, r0
  406446:	d402      	bmi.n	40644e <_fputwc_r+0x42>
  406448:	89a3      	ldrh	r3, [r4, #12]
  40644a:	059b      	lsls	r3, r3, #22
  40644c:	d502      	bpl.n	406454 <_fputwc_r+0x48>
  40644e:	4628      	mov	r0, r5
  406450:	b003      	add	sp, #12
  406452:	bd30      	pop	{r4, r5, pc}
  406454:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406456:	f000 faf9 	bl	406a4c <__retarget_lock_release_recursive>
  40645a:	4628      	mov	r0, r5
  40645c:	b003      	add	sp, #12
  40645e:	bd30      	pop	{r4, r5, pc}
  406460:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406462:	9101      	str	r1, [sp, #4]
  406464:	f000 faf0 	bl	406a48 <__retarget_lock_acquire_recursive>
  406468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40646c:	9901      	ldr	r1, [sp, #4]
  40646e:	b29a      	uxth	r2, r3
  406470:	e7d9      	b.n	406426 <_fputwc_r+0x1a>
  406472:	bf00      	nop

00406474 <_malloc_trim_r>:
  406474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406476:	4f24      	ldr	r7, [pc, #144]	; (406508 <_malloc_trim_r+0x94>)
  406478:	460c      	mov	r4, r1
  40647a:	4606      	mov	r6, r0
  40647c:	f7fe fd7e 	bl	404f7c <__malloc_lock>
  406480:	68bb      	ldr	r3, [r7, #8]
  406482:	685d      	ldr	r5, [r3, #4]
  406484:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406488:	310f      	adds	r1, #15
  40648a:	f025 0503 	bic.w	r5, r5, #3
  40648e:	4429      	add	r1, r5
  406490:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406494:	f021 010f 	bic.w	r1, r1, #15
  406498:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40649c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4064a0:	db07      	blt.n	4064b2 <_malloc_trim_r+0x3e>
  4064a2:	2100      	movs	r1, #0
  4064a4:	4630      	mov	r0, r6
  4064a6:	f7fe fd75 	bl	404f94 <_sbrk_r>
  4064aa:	68bb      	ldr	r3, [r7, #8]
  4064ac:	442b      	add	r3, r5
  4064ae:	4298      	cmp	r0, r3
  4064b0:	d004      	beq.n	4064bc <_malloc_trim_r+0x48>
  4064b2:	4630      	mov	r0, r6
  4064b4:	f7fe fd68 	bl	404f88 <__malloc_unlock>
  4064b8:	2000      	movs	r0, #0
  4064ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064bc:	4261      	negs	r1, r4
  4064be:	4630      	mov	r0, r6
  4064c0:	f7fe fd68 	bl	404f94 <_sbrk_r>
  4064c4:	3001      	adds	r0, #1
  4064c6:	d00d      	beq.n	4064e4 <_malloc_trim_r+0x70>
  4064c8:	4b10      	ldr	r3, [pc, #64]	; (40650c <_malloc_trim_r+0x98>)
  4064ca:	68ba      	ldr	r2, [r7, #8]
  4064cc:	6819      	ldr	r1, [r3, #0]
  4064ce:	1b2d      	subs	r5, r5, r4
  4064d0:	f045 0501 	orr.w	r5, r5, #1
  4064d4:	4630      	mov	r0, r6
  4064d6:	1b09      	subs	r1, r1, r4
  4064d8:	6055      	str	r5, [r2, #4]
  4064da:	6019      	str	r1, [r3, #0]
  4064dc:	f7fe fd54 	bl	404f88 <__malloc_unlock>
  4064e0:	2001      	movs	r0, #1
  4064e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064e4:	2100      	movs	r1, #0
  4064e6:	4630      	mov	r0, r6
  4064e8:	f7fe fd54 	bl	404f94 <_sbrk_r>
  4064ec:	68ba      	ldr	r2, [r7, #8]
  4064ee:	1a83      	subs	r3, r0, r2
  4064f0:	2b0f      	cmp	r3, #15
  4064f2:	ddde      	ble.n	4064b2 <_malloc_trim_r+0x3e>
  4064f4:	4c06      	ldr	r4, [pc, #24]	; (406510 <_malloc_trim_r+0x9c>)
  4064f6:	4905      	ldr	r1, [pc, #20]	; (40650c <_malloc_trim_r+0x98>)
  4064f8:	6824      	ldr	r4, [r4, #0]
  4064fa:	f043 0301 	orr.w	r3, r3, #1
  4064fe:	1b00      	subs	r0, r0, r4
  406500:	6053      	str	r3, [r2, #4]
  406502:	6008      	str	r0, [r1, #0]
  406504:	e7d5      	b.n	4064b2 <_malloc_trim_r+0x3e>
  406506:	bf00      	nop
  406508:	20400450 	.word	0x20400450
  40650c:	20400db8 	.word	0x20400db8
  406510:	20400858 	.word	0x20400858

00406514 <_free_r>:
  406514:	2900      	cmp	r1, #0
  406516:	d044      	beq.n	4065a2 <_free_r+0x8e>
  406518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40651c:	460d      	mov	r5, r1
  40651e:	4680      	mov	r8, r0
  406520:	f7fe fd2c 	bl	404f7c <__malloc_lock>
  406524:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406528:	4969      	ldr	r1, [pc, #420]	; (4066d0 <_free_r+0x1bc>)
  40652a:	f027 0301 	bic.w	r3, r7, #1
  40652e:	f1a5 0408 	sub.w	r4, r5, #8
  406532:	18e2      	adds	r2, r4, r3
  406534:	688e      	ldr	r6, [r1, #8]
  406536:	6850      	ldr	r0, [r2, #4]
  406538:	42b2      	cmp	r2, r6
  40653a:	f020 0003 	bic.w	r0, r0, #3
  40653e:	d05e      	beq.n	4065fe <_free_r+0xea>
  406540:	07fe      	lsls	r6, r7, #31
  406542:	6050      	str	r0, [r2, #4]
  406544:	d40b      	bmi.n	40655e <_free_r+0x4a>
  406546:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40654a:	1be4      	subs	r4, r4, r7
  40654c:	f101 0e08 	add.w	lr, r1, #8
  406550:	68a5      	ldr	r5, [r4, #8]
  406552:	4575      	cmp	r5, lr
  406554:	443b      	add	r3, r7
  406556:	d06d      	beq.n	406634 <_free_r+0x120>
  406558:	68e7      	ldr	r7, [r4, #12]
  40655a:	60ef      	str	r7, [r5, #12]
  40655c:	60bd      	str	r5, [r7, #8]
  40655e:	1815      	adds	r5, r2, r0
  406560:	686d      	ldr	r5, [r5, #4]
  406562:	07ed      	lsls	r5, r5, #31
  406564:	d53e      	bpl.n	4065e4 <_free_r+0xd0>
  406566:	f043 0201 	orr.w	r2, r3, #1
  40656a:	6062      	str	r2, [r4, #4]
  40656c:	50e3      	str	r3, [r4, r3]
  40656e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406572:	d217      	bcs.n	4065a4 <_free_r+0x90>
  406574:	08db      	lsrs	r3, r3, #3
  406576:	1c58      	adds	r0, r3, #1
  406578:	109a      	asrs	r2, r3, #2
  40657a:	684d      	ldr	r5, [r1, #4]
  40657c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406580:	60a7      	str	r7, [r4, #8]
  406582:	2301      	movs	r3, #1
  406584:	4093      	lsls	r3, r2
  406586:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40658a:	432b      	orrs	r3, r5
  40658c:	3a08      	subs	r2, #8
  40658e:	60e2      	str	r2, [r4, #12]
  406590:	604b      	str	r3, [r1, #4]
  406592:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406596:	60fc      	str	r4, [r7, #12]
  406598:	4640      	mov	r0, r8
  40659a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40659e:	f7fe bcf3 	b.w	404f88 <__malloc_unlock>
  4065a2:	4770      	bx	lr
  4065a4:	0a5a      	lsrs	r2, r3, #9
  4065a6:	2a04      	cmp	r2, #4
  4065a8:	d852      	bhi.n	406650 <_free_r+0x13c>
  4065aa:	099a      	lsrs	r2, r3, #6
  4065ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4065b0:	00ff      	lsls	r7, r7, #3
  4065b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4065b6:	19c8      	adds	r0, r1, r7
  4065b8:	59ca      	ldr	r2, [r1, r7]
  4065ba:	3808      	subs	r0, #8
  4065bc:	4290      	cmp	r0, r2
  4065be:	d04f      	beq.n	406660 <_free_r+0x14c>
  4065c0:	6851      	ldr	r1, [r2, #4]
  4065c2:	f021 0103 	bic.w	r1, r1, #3
  4065c6:	428b      	cmp	r3, r1
  4065c8:	d232      	bcs.n	406630 <_free_r+0x11c>
  4065ca:	6892      	ldr	r2, [r2, #8]
  4065cc:	4290      	cmp	r0, r2
  4065ce:	d1f7      	bne.n	4065c0 <_free_r+0xac>
  4065d0:	68c3      	ldr	r3, [r0, #12]
  4065d2:	60a0      	str	r0, [r4, #8]
  4065d4:	60e3      	str	r3, [r4, #12]
  4065d6:	609c      	str	r4, [r3, #8]
  4065d8:	60c4      	str	r4, [r0, #12]
  4065da:	4640      	mov	r0, r8
  4065dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065e0:	f7fe bcd2 	b.w	404f88 <__malloc_unlock>
  4065e4:	6895      	ldr	r5, [r2, #8]
  4065e6:	4f3b      	ldr	r7, [pc, #236]	; (4066d4 <_free_r+0x1c0>)
  4065e8:	42bd      	cmp	r5, r7
  4065ea:	4403      	add	r3, r0
  4065ec:	d040      	beq.n	406670 <_free_r+0x15c>
  4065ee:	68d0      	ldr	r0, [r2, #12]
  4065f0:	60e8      	str	r0, [r5, #12]
  4065f2:	f043 0201 	orr.w	r2, r3, #1
  4065f6:	6085      	str	r5, [r0, #8]
  4065f8:	6062      	str	r2, [r4, #4]
  4065fa:	50e3      	str	r3, [r4, r3]
  4065fc:	e7b7      	b.n	40656e <_free_r+0x5a>
  4065fe:	07ff      	lsls	r7, r7, #31
  406600:	4403      	add	r3, r0
  406602:	d407      	bmi.n	406614 <_free_r+0x100>
  406604:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406608:	1aa4      	subs	r4, r4, r2
  40660a:	4413      	add	r3, r2
  40660c:	68a0      	ldr	r0, [r4, #8]
  40660e:	68e2      	ldr	r2, [r4, #12]
  406610:	60c2      	str	r2, [r0, #12]
  406612:	6090      	str	r0, [r2, #8]
  406614:	4a30      	ldr	r2, [pc, #192]	; (4066d8 <_free_r+0x1c4>)
  406616:	6812      	ldr	r2, [r2, #0]
  406618:	f043 0001 	orr.w	r0, r3, #1
  40661c:	4293      	cmp	r3, r2
  40661e:	6060      	str	r0, [r4, #4]
  406620:	608c      	str	r4, [r1, #8]
  406622:	d3b9      	bcc.n	406598 <_free_r+0x84>
  406624:	4b2d      	ldr	r3, [pc, #180]	; (4066dc <_free_r+0x1c8>)
  406626:	4640      	mov	r0, r8
  406628:	6819      	ldr	r1, [r3, #0]
  40662a:	f7ff ff23 	bl	406474 <_malloc_trim_r>
  40662e:	e7b3      	b.n	406598 <_free_r+0x84>
  406630:	4610      	mov	r0, r2
  406632:	e7cd      	b.n	4065d0 <_free_r+0xbc>
  406634:	1811      	adds	r1, r2, r0
  406636:	6849      	ldr	r1, [r1, #4]
  406638:	07c9      	lsls	r1, r1, #31
  40663a:	d444      	bmi.n	4066c6 <_free_r+0x1b2>
  40663c:	6891      	ldr	r1, [r2, #8]
  40663e:	68d2      	ldr	r2, [r2, #12]
  406640:	60ca      	str	r2, [r1, #12]
  406642:	4403      	add	r3, r0
  406644:	f043 0001 	orr.w	r0, r3, #1
  406648:	6091      	str	r1, [r2, #8]
  40664a:	6060      	str	r0, [r4, #4]
  40664c:	50e3      	str	r3, [r4, r3]
  40664e:	e7a3      	b.n	406598 <_free_r+0x84>
  406650:	2a14      	cmp	r2, #20
  406652:	d816      	bhi.n	406682 <_free_r+0x16e>
  406654:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406658:	00ff      	lsls	r7, r7, #3
  40665a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40665e:	e7aa      	b.n	4065b6 <_free_r+0xa2>
  406660:	10aa      	asrs	r2, r5, #2
  406662:	2301      	movs	r3, #1
  406664:	684d      	ldr	r5, [r1, #4]
  406666:	4093      	lsls	r3, r2
  406668:	432b      	orrs	r3, r5
  40666a:	604b      	str	r3, [r1, #4]
  40666c:	4603      	mov	r3, r0
  40666e:	e7b0      	b.n	4065d2 <_free_r+0xbe>
  406670:	f043 0201 	orr.w	r2, r3, #1
  406674:	614c      	str	r4, [r1, #20]
  406676:	610c      	str	r4, [r1, #16]
  406678:	60e5      	str	r5, [r4, #12]
  40667a:	60a5      	str	r5, [r4, #8]
  40667c:	6062      	str	r2, [r4, #4]
  40667e:	50e3      	str	r3, [r4, r3]
  406680:	e78a      	b.n	406598 <_free_r+0x84>
  406682:	2a54      	cmp	r2, #84	; 0x54
  406684:	d806      	bhi.n	406694 <_free_r+0x180>
  406686:	0b1a      	lsrs	r2, r3, #12
  406688:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40668c:	00ff      	lsls	r7, r7, #3
  40668e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406692:	e790      	b.n	4065b6 <_free_r+0xa2>
  406694:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406698:	d806      	bhi.n	4066a8 <_free_r+0x194>
  40669a:	0bda      	lsrs	r2, r3, #15
  40669c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4066a0:	00ff      	lsls	r7, r7, #3
  4066a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4066a6:	e786      	b.n	4065b6 <_free_r+0xa2>
  4066a8:	f240 5054 	movw	r0, #1364	; 0x554
  4066ac:	4282      	cmp	r2, r0
  4066ae:	d806      	bhi.n	4066be <_free_r+0x1aa>
  4066b0:	0c9a      	lsrs	r2, r3, #18
  4066b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4066b6:	00ff      	lsls	r7, r7, #3
  4066b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4066bc:	e77b      	b.n	4065b6 <_free_r+0xa2>
  4066be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4066c2:	257e      	movs	r5, #126	; 0x7e
  4066c4:	e777      	b.n	4065b6 <_free_r+0xa2>
  4066c6:	f043 0101 	orr.w	r1, r3, #1
  4066ca:	6061      	str	r1, [r4, #4]
  4066cc:	6013      	str	r3, [r2, #0]
  4066ce:	e763      	b.n	406598 <_free_r+0x84>
  4066d0:	20400450 	.word	0x20400450
  4066d4:	20400458 	.word	0x20400458
  4066d8:	2040085c 	.word	0x2040085c
  4066dc:	20400de8 	.word	0x20400de8

004066e0 <__sfvwrite_r>:
  4066e0:	6893      	ldr	r3, [r2, #8]
  4066e2:	2b00      	cmp	r3, #0
  4066e4:	d073      	beq.n	4067ce <__sfvwrite_r+0xee>
  4066e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066ea:	898b      	ldrh	r3, [r1, #12]
  4066ec:	b083      	sub	sp, #12
  4066ee:	460c      	mov	r4, r1
  4066f0:	0719      	lsls	r1, r3, #28
  4066f2:	9000      	str	r0, [sp, #0]
  4066f4:	4616      	mov	r6, r2
  4066f6:	d526      	bpl.n	406746 <__sfvwrite_r+0x66>
  4066f8:	6922      	ldr	r2, [r4, #16]
  4066fa:	b322      	cbz	r2, 406746 <__sfvwrite_r+0x66>
  4066fc:	f013 0002 	ands.w	r0, r3, #2
  406700:	6835      	ldr	r5, [r6, #0]
  406702:	d02c      	beq.n	40675e <__sfvwrite_r+0x7e>
  406704:	f04f 0900 	mov.w	r9, #0
  406708:	4fb0      	ldr	r7, [pc, #704]	; (4069cc <__sfvwrite_r+0x2ec>)
  40670a:	46c8      	mov	r8, r9
  40670c:	46b2      	mov	sl, r6
  40670e:	45b8      	cmp	r8, r7
  406710:	4643      	mov	r3, r8
  406712:	464a      	mov	r2, r9
  406714:	bf28      	it	cs
  406716:	463b      	movcs	r3, r7
  406718:	9800      	ldr	r0, [sp, #0]
  40671a:	f1b8 0f00 	cmp.w	r8, #0
  40671e:	d050      	beq.n	4067c2 <__sfvwrite_r+0xe2>
  406720:	69e1      	ldr	r1, [r4, #28]
  406722:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406724:	47b0      	blx	r6
  406726:	2800      	cmp	r0, #0
  406728:	dd58      	ble.n	4067dc <__sfvwrite_r+0xfc>
  40672a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40672e:	1a1b      	subs	r3, r3, r0
  406730:	4481      	add	r9, r0
  406732:	eba8 0800 	sub.w	r8, r8, r0
  406736:	f8ca 3008 	str.w	r3, [sl, #8]
  40673a:	2b00      	cmp	r3, #0
  40673c:	d1e7      	bne.n	40670e <__sfvwrite_r+0x2e>
  40673e:	2000      	movs	r0, #0
  406740:	b003      	add	sp, #12
  406742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406746:	4621      	mov	r1, r4
  406748:	9800      	ldr	r0, [sp, #0]
  40674a:	f7ff fc51 	bl	405ff0 <__swsetup_r>
  40674e:	2800      	cmp	r0, #0
  406750:	f040 8133 	bne.w	4069ba <__sfvwrite_r+0x2da>
  406754:	89a3      	ldrh	r3, [r4, #12]
  406756:	6835      	ldr	r5, [r6, #0]
  406758:	f013 0002 	ands.w	r0, r3, #2
  40675c:	d1d2      	bne.n	406704 <__sfvwrite_r+0x24>
  40675e:	f013 0901 	ands.w	r9, r3, #1
  406762:	d145      	bne.n	4067f0 <__sfvwrite_r+0x110>
  406764:	464f      	mov	r7, r9
  406766:	9601      	str	r6, [sp, #4]
  406768:	b337      	cbz	r7, 4067b8 <__sfvwrite_r+0xd8>
  40676a:	059a      	lsls	r2, r3, #22
  40676c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406770:	f140 8083 	bpl.w	40687a <__sfvwrite_r+0x19a>
  406774:	4547      	cmp	r7, r8
  406776:	46c3      	mov	fp, r8
  406778:	f0c0 80ab 	bcc.w	4068d2 <__sfvwrite_r+0x1f2>
  40677c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406780:	f040 80ac 	bne.w	4068dc <__sfvwrite_r+0x1fc>
  406784:	6820      	ldr	r0, [r4, #0]
  406786:	46ba      	mov	sl, r7
  406788:	465a      	mov	r2, fp
  40678a:	4649      	mov	r1, r9
  40678c:	f000 fa40 	bl	406c10 <memmove>
  406790:	68a2      	ldr	r2, [r4, #8]
  406792:	6823      	ldr	r3, [r4, #0]
  406794:	eba2 0208 	sub.w	r2, r2, r8
  406798:	445b      	add	r3, fp
  40679a:	60a2      	str	r2, [r4, #8]
  40679c:	6023      	str	r3, [r4, #0]
  40679e:	9a01      	ldr	r2, [sp, #4]
  4067a0:	6893      	ldr	r3, [r2, #8]
  4067a2:	eba3 030a 	sub.w	r3, r3, sl
  4067a6:	44d1      	add	r9, sl
  4067a8:	eba7 070a 	sub.w	r7, r7, sl
  4067ac:	6093      	str	r3, [r2, #8]
  4067ae:	2b00      	cmp	r3, #0
  4067b0:	d0c5      	beq.n	40673e <__sfvwrite_r+0x5e>
  4067b2:	89a3      	ldrh	r3, [r4, #12]
  4067b4:	2f00      	cmp	r7, #0
  4067b6:	d1d8      	bne.n	40676a <__sfvwrite_r+0x8a>
  4067b8:	f8d5 9000 	ldr.w	r9, [r5]
  4067bc:	686f      	ldr	r7, [r5, #4]
  4067be:	3508      	adds	r5, #8
  4067c0:	e7d2      	b.n	406768 <__sfvwrite_r+0x88>
  4067c2:	f8d5 9000 	ldr.w	r9, [r5]
  4067c6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4067ca:	3508      	adds	r5, #8
  4067cc:	e79f      	b.n	40670e <__sfvwrite_r+0x2e>
  4067ce:	2000      	movs	r0, #0
  4067d0:	4770      	bx	lr
  4067d2:	4621      	mov	r1, r4
  4067d4:	9800      	ldr	r0, [sp, #0]
  4067d6:	f7ff fd1f 	bl	406218 <_fflush_r>
  4067da:	b370      	cbz	r0, 40683a <__sfvwrite_r+0x15a>
  4067dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4067e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4067e4:	f04f 30ff 	mov.w	r0, #4294967295
  4067e8:	81a3      	strh	r3, [r4, #12]
  4067ea:	b003      	add	sp, #12
  4067ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067f0:	4681      	mov	r9, r0
  4067f2:	4633      	mov	r3, r6
  4067f4:	464e      	mov	r6, r9
  4067f6:	46a8      	mov	r8, r5
  4067f8:	469a      	mov	sl, r3
  4067fa:	464d      	mov	r5, r9
  4067fc:	b34e      	cbz	r6, 406852 <__sfvwrite_r+0x172>
  4067fe:	b380      	cbz	r0, 406862 <__sfvwrite_r+0x182>
  406800:	6820      	ldr	r0, [r4, #0]
  406802:	6923      	ldr	r3, [r4, #16]
  406804:	6962      	ldr	r2, [r4, #20]
  406806:	45b1      	cmp	r9, r6
  406808:	46cb      	mov	fp, r9
  40680a:	bf28      	it	cs
  40680c:	46b3      	movcs	fp, r6
  40680e:	4298      	cmp	r0, r3
  406810:	465f      	mov	r7, fp
  406812:	d904      	bls.n	40681e <__sfvwrite_r+0x13e>
  406814:	68a3      	ldr	r3, [r4, #8]
  406816:	4413      	add	r3, r2
  406818:	459b      	cmp	fp, r3
  40681a:	f300 80a6 	bgt.w	40696a <__sfvwrite_r+0x28a>
  40681e:	4593      	cmp	fp, r2
  406820:	db4b      	blt.n	4068ba <__sfvwrite_r+0x1da>
  406822:	4613      	mov	r3, r2
  406824:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406826:	69e1      	ldr	r1, [r4, #28]
  406828:	9800      	ldr	r0, [sp, #0]
  40682a:	462a      	mov	r2, r5
  40682c:	47b8      	blx	r7
  40682e:	1e07      	subs	r7, r0, #0
  406830:	ddd4      	ble.n	4067dc <__sfvwrite_r+0xfc>
  406832:	ebb9 0907 	subs.w	r9, r9, r7
  406836:	d0cc      	beq.n	4067d2 <__sfvwrite_r+0xf2>
  406838:	2001      	movs	r0, #1
  40683a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40683e:	1bdb      	subs	r3, r3, r7
  406840:	443d      	add	r5, r7
  406842:	1bf6      	subs	r6, r6, r7
  406844:	f8ca 3008 	str.w	r3, [sl, #8]
  406848:	2b00      	cmp	r3, #0
  40684a:	f43f af78 	beq.w	40673e <__sfvwrite_r+0x5e>
  40684e:	2e00      	cmp	r6, #0
  406850:	d1d5      	bne.n	4067fe <__sfvwrite_r+0x11e>
  406852:	f108 0308 	add.w	r3, r8, #8
  406856:	e913 0060 	ldmdb	r3, {r5, r6}
  40685a:	4698      	mov	r8, r3
  40685c:	3308      	adds	r3, #8
  40685e:	2e00      	cmp	r6, #0
  406860:	d0f9      	beq.n	406856 <__sfvwrite_r+0x176>
  406862:	4632      	mov	r2, r6
  406864:	210a      	movs	r1, #10
  406866:	4628      	mov	r0, r5
  406868:	f000 f982 	bl	406b70 <memchr>
  40686c:	2800      	cmp	r0, #0
  40686e:	f000 80a1 	beq.w	4069b4 <__sfvwrite_r+0x2d4>
  406872:	3001      	adds	r0, #1
  406874:	eba0 0905 	sub.w	r9, r0, r5
  406878:	e7c2      	b.n	406800 <__sfvwrite_r+0x120>
  40687a:	6820      	ldr	r0, [r4, #0]
  40687c:	6923      	ldr	r3, [r4, #16]
  40687e:	4298      	cmp	r0, r3
  406880:	d802      	bhi.n	406888 <__sfvwrite_r+0x1a8>
  406882:	6963      	ldr	r3, [r4, #20]
  406884:	429f      	cmp	r7, r3
  406886:	d25d      	bcs.n	406944 <__sfvwrite_r+0x264>
  406888:	45b8      	cmp	r8, r7
  40688a:	bf28      	it	cs
  40688c:	46b8      	movcs	r8, r7
  40688e:	4642      	mov	r2, r8
  406890:	4649      	mov	r1, r9
  406892:	f000 f9bd 	bl	406c10 <memmove>
  406896:	68a3      	ldr	r3, [r4, #8]
  406898:	6822      	ldr	r2, [r4, #0]
  40689a:	eba3 0308 	sub.w	r3, r3, r8
  40689e:	4442      	add	r2, r8
  4068a0:	60a3      	str	r3, [r4, #8]
  4068a2:	6022      	str	r2, [r4, #0]
  4068a4:	b10b      	cbz	r3, 4068aa <__sfvwrite_r+0x1ca>
  4068a6:	46c2      	mov	sl, r8
  4068a8:	e779      	b.n	40679e <__sfvwrite_r+0xbe>
  4068aa:	4621      	mov	r1, r4
  4068ac:	9800      	ldr	r0, [sp, #0]
  4068ae:	f7ff fcb3 	bl	406218 <_fflush_r>
  4068b2:	2800      	cmp	r0, #0
  4068b4:	d192      	bne.n	4067dc <__sfvwrite_r+0xfc>
  4068b6:	46c2      	mov	sl, r8
  4068b8:	e771      	b.n	40679e <__sfvwrite_r+0xbe>
  4068ba:	465a      	mov	r2, fp
  4068bc:	4629      	mov	r1, r5
  4068be:	f000 f9a7 	bl	406c10 <memmove>
  4068c2:	68a2      	ldr	r2, [r4, #8]
  4068c4:	6823      	ldr	r3, [r4, #0]
  4068c6:	eba2 020b 	sub.w	r2, r2, fp
  4068ca:	445b      	add	r3, fp
  4068cc:	60a2      	str	r2, [r4, #8]
  4068ce:	6023      	str	r3, [r4, #0]
  4068d0:	e7af      	b.n	406832 <__sfvwrite_r+0x152>
  4068d2:	6820      	ldr	r0, [r4, #0]
  4068d4:	46b8      	mov	r8, r7
  4068d6:	46ba      	mov	sl, r7
  4068d8:	46bb      	mov	fp, r7
  4068da:	e755      	b.n	406788 <__sfvwrite_r+0xa8>
  4068dc:	6962      	ldr	r2, [r4, #20]
  4068de:	6820      	ldr	r0, [r4, #0]
  4068e0:	6921      	ldr	r1, [r4, #16]
  4068e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4068e6:	eba0 0a01 	sub.w	sl, r0, r1
  4068ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4068ee:	f10a 0001 	add.w	r0, sl, #1
  4068f2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4068f6:	4438      	add	r0, r7
  4068f8:	4540      	cmp	r0, r8
  4068fa:	4642      	mov	r2, r8
  4068fc:	bf84      	itt	hi
  4068fe:	4680      	movhi	r8, r0
  406900:	4642      	movhi	r2, r8
  406902:	055b      	lsls	r3, r3, #21
  406904:	d544      	bpl.n	406990 <__sfvwrite_r+0x2b0>
  406906:	4611      	mov	r1, r2
  406908:	9800      	ldr	r0, [sp, #0]
  40690a:	f7fd ff9f 	bl	40484c <_malloc_r>
  40690e:	4683      	mov	fp, r0
  406910:	2800      	cmp	r0, #0
  406912:	d055      	beq.n	4069c0 <__sfvwrite_r+0x2e0>
  406914:	4652      	mov	r2, sl
  406916:	6921      	ldr	r1, [r4, #16]
  406918:	f7fe fa48 	bl	404dac <memcpy>
  40691c:	89a3      	ldrh	r3, [r4, #12]
  40691e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406926:	81a3      	strh	r3, [r4, #12]
  406928:	eb0b 000a 	add.w	r0, fp, sl
  40692c:	eba8 030a 	sub.w	r3, r8, sl
  406930:	f8c4 b010 	str.w	fp, [r4, #16]
  406934:	f8c4 8014 	str.w	r8, [r4, #20]
  406938:	6020      	str	r0, [r4, #0]
  40693a:	60a3      	str	r3, [r4, #8]
  40693c:	46b8      	mov	r8, r7
  40693e:	46ba      	mov	sl, r7
  406940:	46bb      	mov	fp, r7
  406942:	e721      	b.n	406788 <__sfvwrite_r+0xa8>
  406944:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406948:	42b9      	cmp	r1, r7
  40694a:	bf28      	it	cs
  40694c:	4639      	movcs	r1, r7
  40694e:	464a      	mov	r2, r9
  406950:	fb91 f1f3 	sdiv	r1, r1, r3
  406954:	9800      	ldr	r0, [sp, #0]
  406956:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406958:	fb03 f301 	mul.w	r3, r3, r1
  40695c:	69e1      	ldr	r1, [r4, #28]
  40695e:	47b0      	blx	r6
  406960:	f1b0 0a00 	subs.w	sl, r0, #0
  406964:	f73f af1b 	bgt.w	40679e <__sfvwrite_r+0xbe>
  406968:	e738      	b.n	4067dc <__sfvwrite_r+0xfc>
  40696a:	461a      	mov	r2, r3
  40696c:	4629      	mov	r1, r5
  40696e:	9301      	str	r3, [sp, #4]
  406970:	f000 f94e 	bl	406c10 <memmove>
  406974:	6822      	ldr	r2, [r4, #0]
  406976:	9b01      	ldr	r3, [sp, #4]
  406978:	9800      	ldr	r0, [sp, #0]
  40697a:	441a      	add	r2, r3
  40697c:	6022      	str	r2, [r4, #0]
  40697e:	4621      	mov	r1, r4
  406980:	f7ff fc4a 	bl	406218 <_fflush_r>
  406984:	9b01      	ldr	r3, [sp, #4]
  406986:	2800      	cmp	r0, #0
  406988:	f47f af28 	bne.w	4067dc <__sfvwrite_r+0xfc>
  40698c:	461f      	mov	r7, r3
  40698e:	e750      	b.n	406832 <__sfvwrite_r+0x152>
  406990:	9800      	ldr	r0, [sp, #0]
  406992:	f000 f9a1 	bl	406cd8 <_realloc_r>
  406996:	4683      	mov	fp, r0
  406998:	2800      	cmp	r0, #0
  40699a:	d1c5      	bne.n	406928 <__sfvwrite_r+0x248>
  40699c:	9d00      	ldr	r5, [sp, #0]
  40699e:	6921      	ldr	r1, [r4, #16]
  4069a0:	4628      	mov	r0, r5
  4069a2:	f7ff fdb7 	bl	406514 <_free_r>
  4069a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069aa:	220c      	movs	r2, #12
  4069ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4069b0:	602a      	str	r2, [r5, #0]
  4069b2:	e715      	b.n	4067e0 <__sfvwrite_r+0x100>
  4069b4:	f106 0901 	add.w	r9, r6, #1
  4069b8:	e722      	b.n	406800 <__sfvwrite_r+0x120>
  4069ba:	f04f 30ff 	mov.w	r0, #4294967295
  4069be:	e6bf      	b.n	406740 <__sfvwrite_r+0x60>
  4069c0:	9a00      	ldr	r2, [sp, #0]
  4069c2:	230c      	movs	r3, #12
  4069c4:	6013      	str	r3, [r2, #0]
  4069c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069ca:	e709      	b.n	4067e0 <__sfvwrite_r+0x100>
  4069cc:	7ffffc00 	.word	0x7ffffc00

004069d0 <_fwalk_reent>:
  4069d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4069d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4069d8:	d01f      	beq.n	406a1a <_fwalk_reent+0x4a>
  4069da:	4688      	mov	r8, r1
  4069dc:	4606      	mov	r6, r0
  4069de:	f04f 0900 	mov.w	r9, #0
  4069e2:	687d      	ldr	r5, [r7, #4]
  4069e4:	68bc      	ldr	r4, [r7, #8]
  4069e6:	3d01      	subs	r5, #1
  4069e8:	d411      	bmi.n	406a0e <_fwalk_reent+0x3e>
  4069ea:	89a3      	ldrh	r3, [r4, #12]
  4069ec:	2b01      	cmp	r3, #1
  4069ee:	f105 35ff 	add.w	r5, r5, #4294967295
  4069f2:	d908      	bls.n	406a06 <_fwalk_reent+0x36>
  4069f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4069f8:	3301      	adds	r3, #1
  4069fa:	4621      	mov	r1, r4
  4069fc:	4630      	mov	r0, r6
  4069fe:	d002      	beq.n	406a06 <_fwalk_reent+0x36>
  406a00:	47c0      	blx	r8
  406a02:	ea49 0900 	orr.w	r9, r9, r0
  406a06:	1c6b      	adds	r3, r5, #1
  406a08:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406a0c:	d1ed      	bne.n	4069ea <_fwalk_reent+0x1a>
  406a0e:	683f      	ldr	r7, [r7, #0]
  406a10:	2f00      	cmp	r7, #0
  406a12:	d1e6      	bne.n	4069e2 <_fwalk_reent+0x12>
  406a14:	4648      	mov	r0, r9
  406a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a1a:	46b9      	mov	r9, r7
  406a1c:	4648      	mov	r0, r9
  406a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a22:	bf00      	nop

00406a24 <__locale_mb_cur_max>:
  406a24:	4b04      	ldr	r3, [pc, #16]	; (406a38 <__locale_mb_cur_max+0x14>)
  406a26:	4a05      	ldr	r2, [pc, #20]	; (406a3c <__locale_mb_cur_max+0x18>)
  406a28:	681b      	ldr	r3, [r3, #0]
  406a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406a2c:	2b00      	cmp	r3, #0
  406a2e:	bf08      	it	eq
  406a30:	4613      	moveq	r3, r2
  406a32:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406a36:	4770      	bx	lr
  406a38:	20400024 	.word	0x20400024
  406a3c:	20400864 	.word	0x20400864

00406a40 <__retarget_lock_init_recursive>:
  406a40:	4770      	bx	lr
  406a42:	bf00      	nop

00406a44 <__retarget_lock_close_recursive>:
  406a44:	4770      	bx	lr
  406a46:	bf00      	nop

00406a48 <__retarget_lock_acquire_recursive>:
  406a48:	4770      	bx	lr
  406a4a:	bf00      	nop

00406a4c <__retarget_lock_release_recursive>:
  406a4c:	4770      	bx	lr
  406a4e:	bf00      	nop

00406a50 <__swhatbuf_r>:
  406a50:	b570      	push	{r4, r5, r6, lr}
  406a52:	460c      	mov	r4, r1
  406a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a58:	2900      	cmp	r1, #0
  406a5a:	b090      	sub	sp, #64	; 0x40
  406a5c:	4615      	mov	r5, r2
  406a5e:	461e      	mov	r6, r3
  406a60:	db14      	blt.n	406a8c <__swhatbuf_r+0x3c>
  406a62:	aa01      	add	r2, sp, #4
  406a64:	f000 fc9e 	bl	4073a4 <_fstat_r>
  406a68:	2800      	cmp	r0, #0
  406a6a:	db0f      	blt.n	406a8c <__swhatbuf_r+0x3c>
  406a6c:	9a02      	ldr	r2, [sp, #8]
  406a6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406a72:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406a76:	fab2 f282 	clz	r2, r2
  406a7a:	0952      	lsrs	r2, r2, #5
  406a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a80:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406a84:	6032      	str	r2, [r6, #0]
  406a86:	602b      	str	r3, [r5, #0]
  406a88:	b010      	add	sp, #64	; 0x40
  406a8a:	bd70      	pop	{r4, r5, r6, pc}
  406a8c:	89a2      	ldrh	r2, [r4, #12]
  406a8e:	2300      	movs	r3, #0
  406a90:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406a94:	6033      	str	r3, [r6, #0]
  406a96:	d004      	beq.n	406aa2 <__swhatbuf_r+0x52>
  406a98:	2240      	movs	r2, #64	; 0x40
  406a9a:	4618      	mov	r0, r3
  406a9c:	602a      	str	r2, [r5, #0]
  406a9e:	b010      	add	sp, #64	; 0x40
  406aa0:	bd70      	pop	{r4, r5, r6, pc}
  406aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406aa6:	602b      	str	r3, [r5, #0]
  406aa8:	b010      	add	sp, #64	; 0x40
  406aaa:	bd70      	pop	{r4, r5, r6, pc}

00406aac <__smakebuf_r>:
  406aac:	898a      	ldrh	r2, [r1, #12]
  406aae:	0792      	lsls	r2, r2, #30
  406ab0:	460b      	mov	r3, r1
  406ab2:	d506      	bpl.n	406ac2 <__smakebuf_r+0x16>
  406ab4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406ab8:	2101      	movs	r1, #1
  406aba:	601a      	str	r2, [r3, #0]
  406abc:	611a      	str	r2, [r3, #16]
  406abe:	6159      	str	r1, [r3, #20]
  406ac0:	4770      	bx	lr
  406ac2:	b5f0      	push	{r4, r5, r6, r7, lr}
  406ac4:	b083      	sub	sp, #12
  406ac6:	ab01      	add	r3, sp, #4
  406ac8:	466a      	mov	r2, sp
  406aca:	460c      	mov	r4, r1
  406acc:	4606      	mov	r6, r0
  406ace:	f7ff ffbf 	bl	406a50 <__swhatbuf_r>
  406ad2:	9900      	ldr	r1, [sp, #0]
  406ad4:	4605      	mov	r5, r0
  406ad6:	4630      	mov	r0, r6
  406ad8:	f7fd feb8 	bl	40484c <_malloc_r>
  406adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ae0:	b1d8      	cbz	r0, 406b1a <__smakebuf_r+0x6e>
  406ae2:	9a01      	ldr	r2, [sp, #4]
  406ae4:	4f15      	ldr	r7, [pc, #84]	; (406b3c <__smakebuf_r+0x90>)
  406ae6:	9900      	ldr	r1, [sp, #0]
  406ae8:	63f7      	str	r7, [r6, #60]	; 0x3c
  406aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406aee:	81a3      	strh	r3, [r4, #12]
  406af0:	6020      	str	r0, [r4, #0]
  406af2:	6120      	str	r0, [r4, #16]
  406af4:	6161      	str	r1, [r4, #20]
  406af6:	b91a      	cbnz	r2, 406b00 <__smakebuf_r+0x54>
  406af8:	432b      	orrs	r3, r5
  406afa:	81a3      	strh	r3, [r4, #12]
  406afc:	b003      	add	sp, #12
  406afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406b00:	4630      	mov	r0, r6
  406b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406b06:	f000 fc61 	bl	4073cc <_isatty_r>
  406b0a:	b1a0      	cbz	r0, 406b36 <__smakebuf_r+0x8a>
  406b0c:	89a3      	ldrh	r3, [r4, #12]
  406b0e:	f023 0303 	bic.w	r3, r3, #3
  406b12:	f043 0301 	orr.w	r3, r3, #1
  406b16:	b21b      	sxth	r3, r3
  406b18:	e7ee      	b.n	406af8 <__smakebuf_r+0x4c>
  406b1a:	059a      	lsls	r2, r3, #22
  406b1c:	d4ee      	bmi.n	406afc <__smakebuf_r+0x50>
  406b1e:	f023 0303 	bic.w	r3, r3, #3
  406b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406b26:	f043 0302 	orr.w	r3, r3, #2
  406b2a:	2101      	movs	r1, #1
  406b2c:	81a3      	strh	r3, [r4, #12]
  406b2e:	6022      	str	r2, [r4, #0]
  406b30:	6122      	str	r2, [r4, #16]
  406b32:	6161      	str	r1, [r4, #20]
  406b34:	e7e2      	b.n	406afc <__smakebuf_r+0x50>
  406b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b3a:	e7dd      	b.n	406af8 <__smakebuf_r+0x4c>
  406b3c:	0040626d 	.word	0x0040626d

00406b40 <__ascii_mbtowc>:
  406b40:	b082      	sub	sp, #8
  406b42:	b149      	cbz	r1, 406b58 <__ascii_mbtowc+0x18>
  406b44:	b15a      	cbz	r2, 406b5e <__ascii_mbtowc+0x1e>
  406b46:	b16b      	cbz	r3, 406b64 <__ascii_mbtowc+0x24>
  406b48:	7813      	ldrb	r3, [r2, #0]
  406b4a:	600b      	str	r3, [r1, #0]
  406b4c:	7812      	ldrb	r2, [r2, #0]
  406b4e:	1c10      	adds	r0, r2, #0
  406b50:	bf18      	it	ne
  406b52:	2001      	movne	r0, #1
  406b54:	b002      	add	sp, #8
  406b56:	4770      	bx	lr
  406b58:	a901      	add	r1, sp, #4
  406b5a:	2a00      	cmp	r2, #0
  406b5c:	d1f3      	bne.n	406b46 <__ascii_mbtowc+0x6>
  406b5e:	4610      	mov	r0, r2
  406b60:	b002      	add	sp, #8
  406b62:	4770      	bx	lr
  406b64:	f06f 0001 	mvn.w	r0, #1
  406b68:	e7f4      	b.n	406b54 <__ascii_mbtowc+0x14>
  406b6a:	bf00      	nop
  406b6c:	0000      	movs	r0, r0
	...

00406b70 <memchr>:
  406b70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b74:	2a10      	cmp	r2, #16
  406b76:	db2b      	blt.n	406bd0 <memchr+0x60>
  406b78:	f010 0f07 	tst.w	r0, #7
  406b7c:	d008      	beq.n	406b90 <memchr+0x20>
  406b7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b82:	3a01      	subs	r2, #1
  406b84:	428b      	cmp	r3, r1
  406b86:	d02d      	beq.n	406be4 <memchr+0x74>
  406b88:	f010 0f07 	tst.w	r0, #7
  406b8c:	b342      	cbz	r2, 406be0 <memchr+0x70>
  406b8e:	d1f6      	bne.n	406b7e <memchr+0xe>
  406b90:	b4f0      	push	{r4, r5, r6, r7}
  406b92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406b96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406b9a:	f022 0407 	bic.w	r4, r2, #7
  406b9e:	f07f 0700 	mvns.w	r7, #0
  406ba2:	2300      	movs	r3, #0
  406ba4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406ba8:	3c08      	subs	r4, #8
  406baa:	ea85 0501 	eor.w	r5, r5, r1
  406bae:	ea86 0601 	eor.w	r6, r6, r1
  406bb2:	fa85 f547 	uadd8	r5, r5, r7
  406bb6:	faa3 f587 	sel	r5, r3, r7
  406bba:	fa86 f647 	uadd8	r6, r6, r7
  406bbe:	faa5 f687 	sel	r6, r5, r7
  406bc2:	b98e      	cbnz	r6, 406be8 <memchr+0x78>
  406bc4:	d1ee      	bne.n	406ba4 <memchr+0x34>
  406bc6:	bcf0      	pop	{r4, r5, r6, r7}
  406bc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406bcc:	f002 0207 	and.w	r2, r2, #7
  406bd0:	b132      	cbz	r2, 406be0 <memchr+0x70>
  406bd2:	f810 3b01 	ldrb.w	r3, [r0], #1
  406bd6:	3a01      	subs	r2, #1
  406bd8:	ea83 0301 	eor.w	r3, r3, r1
  406bdc:	b113      	cbz	r3, 406be4 <memchr+0x74>
  406bde:	d1f8      	bne.n	406bd2 <memchr+0x62>
  406be0:	2000      	movs	r0, #0
  406be2:	4770      	bx	lr
  406be4:	3801      	subs	r0, #1
  406be6:	4770      	bx	lr
  406be8:	2d00      	cmp	r5, #0
  406bea:	bf06      	itte	eq
  406bec:	4635      	moveq	r5, r6
  406bee:	3803      	subeq	r0, #3
  406bf0:	3807      	subne	r0, #7
  406bf2:	f015 0f01 	tst.w	r5, #1
  406bf6:	d107      	bne.n	406c08 <memchr+0x98>
  406bf8:	3001      	adds	r0, #1
  406bfa:	f415 7f80 	tst.w	r5, #256	; 0x100
  406bfe:	bf02      	ittt	eq
  406c00:	3001      	addeq	r0, #1
  406c02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406c06:	3001      	addeq	r0, #1
  406c08:	bcf0      	pop	{r4, r5, r6, r7}
  406c0a:	3801      	subs	r0, #1
  406c0c:	4770      	bx	lr
  406c0e:	bf00      	nop

00406c10 <memmove>:
  406c10:	4288      	cmp	r0, r1
  406c12:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c14:	d90d      	bls.n	406c32 <memmove+0x22>
  406c16:	188b      	adds	r3, r1, r2
  406c18:	4298      	cmp	r0, r3
  406c1a:	d20a      	bcs.n	406c32 <memmove+0x22>
  406c1c:	1884      	adds	r4, r0, r2
  406c1e:	2a00      	cmp	r2, #0
  406c20:	d051      	beq.n	406cc6 <memmove+0xb6>
  406c22:	4622      	mov	r2, r4
  406c24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406c28:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406c2c:	4299      	cmp	r1, r3
  406c2e:	d1f9      	bne.n	406c24 <memmove+0x14>
  406c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c32:	2a0f      	cmp	r2, #15
  406c34:	d948      	bls.n	406cc8 <memmove+0xb8>
  406c36:	ea41 0300 	orr.w	r3, r1, r0
  406c3a:	079b      	lsls	r3, r3, #30
  406c3c:	d146      	bne.n	406ccc <memmove+0xbc>
  406c3e:	f100 0410 	add.w	r4, r0, #16
  406c42:	f101 0310 	add.w	r3, r1, #16
  406c46:	4615      	mov	r5, r2
  406c48:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406c4c:	f844 6c10 	str.w	r6, [r4, #-16]
  406c50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406c54:	f844 6c0c 	str.w	r6, [r4, #-12]
  406c58:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406c5c:	f844 6c08 	str.w	r6, [r4, #-8]
  406c60:	3d10      	subs	r5, #16
  406c62:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406c66:	f844 6c04 	str.w	r6, [r4, #-4]
  406c6a:	2d0f      	cmp	r5, #15
  406c6c:	f103 0310 	add.w	r3, r3, #16
  406c70:	f104 0410 	add.w	r4, r4, #16
  406c74:	d8e8      	bhi.n	406c48 <memmove+0x38>
  406c76:	f1a2 0310 	sub.w	r3, r2, #16
  406c7a:	f023 030f 	bic.w	r3, r3, #15
  406c7e:	f002 0e0f 	and.w	lr, r2, #15
  406c82:	3310      	adds	r3, #16
  406c84:	f1be 0f03 	cmp.w	lr, #3
  406c88:	4419      	add	r1, r3
  406c8a:	4403      	add	r3, r0
  406c8c:	d921      	bls.n	406cd2 <memmove+0xc2>
  406c8e:	1f1e      	subs	r6, r3, #4
  406c90:	460d      	mov	r5, r1
  406c92:	4674      	mov	r4, lr
  406c94:	3c04      	subs	r4, #4
  406c96:	f855 7b04 	ldr.w	r7, [r5], #4
  406c9a:	f846 7f04 	str.w	r7, [r6, #4]!
  406c9e:	2c03      	cmp	r4, #3
  406ca0:	d8f8      	bhi.n	406c94 <memmove+0x84>
  406ca2:	f1ae 0404 	sub.w	r4, lr, #4
  406ca6:	f024 0403 	bic.w	r4, r4, #3
  406caa:	3404      	adds	r4, #4
  406cac:	4421      	add	r1, r4
  406cae:	4423      	add	r3, r4
  406cb0:	f002 0203 	and.w	r2, r2, #3
  406cb4:	b162      	cbz	r2, 406cd0 <memmove+0xc0>
  406cb6:	3b01      	subs	r3, #1
  406cb8:	440a      	add	r2, r1
  406cba:	f811 4b01 	ldrb.w	r4, [r1], #1
  406cbe:	f803 4f01 	strb.w	r4, [r3, #1]!
  406cc2:	428a      	cmp	r2, r1
  406cc4:	d1f9      	bne.n	406cba <memmove+0xaa>
  406cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406cc8:	4603      	mov	r3, r0
  406cca:	e7f3      	b.n	406cb4 <memmove+0xa4>
  406ccc:	4603      	mov	r3, r0
  406cce:	e7f2      	b.n	406cb6 <memmove+0xa6>
  406cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406cd2:	4672      	mov	r2, lr
  406cd4:	e7ee      	b.n	406cb4 <memmove+0xa4>
  406cd6:	bf00      	nop

00406cd8 <_realloc_r>:
  406cd8:	2900      	cmp	r1, #0
  406cda:	f000 8095 	beq.w	406e08 <_realloc_r+0x130>
  406cde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ce2:	460d      	mov	r5, r1
  406ce4:	4616      	mov	r6, r2
  406ce6:	b083      	sub	sp, #12
  406ce8:	4680      	mov	r8, r0
  406cea:	f106 070b 	add.w	r7, r6, #11
  406cee:	f7fe f945 	bl	404f7c <__malloc_lock>
  406cf2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406cf6:	2f16      	cmp	r7, #22
  406cf8:	f02e 0403 	bic.w	r4, lr, #3
  406cfc:	f1a5 0908 	sub.w	r9, r5, #8
  406d00:	d83c      	bhi.n	406d7c <_realloc_r+0xa4>
  406d02:	2210      	movs	r2, #16
  406d04:	4617      	mov	r7, r2
  406d06:	42be      	cmp	r6, r7
  406d08:	d83d      	bhi.n	406d86 <_realloc_r+0xae>
  406d0a:	4294      	cmp	r4, r2
  406d0c:	da43      	bge.n	406d96 <_realloc_r+0xbe>
  406d0e:	4bc4      	ldr	r3, [pc, #784]	; (407020 <_realloc_r+0x348>)
  406d10:	6899      	ldr	r1, [r3, #8]
  406d12:	eb09 0004 	add.w	r0, r9, r4
  406d16:	4288      	cmp	r0, r1
  406d18:	f000 80b4 	beq.w	406e84 <_realloc_r+0x1ac>
  406d1c:	6843      	ldr	r3, [r0, #4]
  406d1e:	f023 0101 	bic.w	r1, r3, #1
  406d22:	4401      	add	r1, r0
  406d24:	6849      	ldr	r1, [r1, #4]
  406d26:	07c9      	lsls	r1, r1, #31
  406d28:	d54c      	bpl.n	406dc4 <_realloc_r+0xec>
  406d2a:	f01e 0f01 	tst.w	lr, #1
  406d2e:	f000 809b 	beq.w	406e68 <_realloc_r+0x190>
  406d32:	4631      	mov	r1, r6
  406d34:	4640      	mov	r0, r8
  406d36:	f7fd fd89 	bl	40484c <_malloc_r>
  406d3a:	4606      	mov	r6, r0
  406d3c:	2800      	cmp	r0, #0
  406d3e:	d03a      	beq.n	406db6 <_realloc_r+0xde>
  406d40:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406d44:	f023 0301 	bic.w	r3, r3, #1
  406d48:	444b      	add	r3, r9
  406d4a:	f1a0 0208 	sub.w	r2, r0, #8
  406d4e:	429a      	cmp	r2, r3
  406d50:	f000 8121 	beq.w	406f96 <_realloc_r+0x2be>
  406d54:	1f22      	subs	r2, r4, #4
  406d56:	2a24      	cmp	r2, #36	; 0x24
  406d58:	f200 8107 	bhi.w	406f6a <_realloc_r+0x292>
  406d5c:	2a13      	cmp	r2, #19
  406d5e:	f200 80db 	bhi.w	406f18 <_realloc_r+0x240>
  406d62:	4603      	mov	r3, r0
  406d64:	462a      	mov	r2, r5
  406d66:	6811      	ldr	r1, [r2, #0]
  406d68:	6019      	str	r1, [r3, #0]
  406d6a:	6851      	ldr	r1, [r2, #4]
  406d6c:	6059      	str	r1, [r3, #4]
  406d6e:	6892      	ldr	r2, [r2, #8]
  406d70:	609a      	str	r2, [r3, #8]
  406d72:	4629      	mov	r1, r5
  406d74:	4640      	mov	r0, r8
  406d76:	f7ff fbcd 	bl	406514 <_free_r>
  406d7a:	e01c      	b.n	406db6 <_realloc_r+0xde>
  406d7c:	f027 0707 	bic.w	r7, r7, #7
  406d80:	2f00      	cmp	r7, #0
  406d82:	463a      	mov	r2, r7
  406d84:	dabf      	bge.n	406d06 <_realloc_r+0x2e>
  406d86:	2600      	movs	r6, #0
  406d88:	230c      	movs	r3, #12
  406d8a:	4630      	mov	r0, r6
  406d8c:	f8c8 3000 	str.w	r3, [r8]
  406d90:	b003      	add	sp, #12
  406d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d96:	462e      	mov	r6, r5
  406d98:	1be3      	subs	r3, r4, r7
  406d9a:	2b0f      	cmp	r3, #15
  406d9c:	d81e      	bhi.n	406ddc <_realloc_r+0x104>
  406d9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406da2:	f003 0301 	and.w	r3, r3, #1
  406da6:	4323      	orrs	r3, r4
  406da8:	444c      	add	r4, r9
  406daa:	f8c9 3004 	str.w	r3, [r9, #4]
  406dae:	6863      	ldr	r3, [r4, #4]
  406db0:	f043 0301 	orr.w	r3, r3, #1
  406db4:	6063      	str	r3, [r4, #4]
  406db6:	4640      	mov	r0, r8
  406db8:	f7fe f8e6 	bl	404f88 <__malloc_unlock>
  406dbc:	4630      	mov	r0, r6
  406dbe:	b003      	add	sp, #12
  406dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406dc4:	f023 0303 	bic.w	r3, r3, #3
  406dc8:	18e1      	adds	r1, r4, r3
  406dca:	4291      	cmp	r1, r2
  406dcc:	db1f      	blt.n	406e0e <_realloc_r+0x136>
  406dce:	68c3      	ldr	r3, [r0, #12]
  406dd0:	6882      	ldr	r2, [r0, #8]
  406dd2:	462e      	mov	r6, r5
  406dd4:	60d3      	str	r3, [r2, #12]
  406dd6:	460c      	mov	r4, r1
  406dd8:	609a      	str	r2, [r3, #8]
  406dda:	e7dd      	b.n	406d98 <_realloc_r+0xc0>
  406ddc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406de0:	eb09 0107 	add.w	r1, r9, r7
  406de4:	f002 0201 	and.w	r2, r2, #1
  406de8:	444c      	add	r4, r9
  406dea:	f043 0301 	orr.w	r3, r3, #1
  406dee:	4317      	orrs	r7, r2
  406df0:	f8c9 7004 	str.w	r7, [r9, #4]
  406df4:	604b      	str	r3, [r1, #4]
  406df6:	6863      	ldr	r3, [r4, #4]
  406df8:	f043 0301 	orr.w	r3, r3, #1
  406dfc:	3108      	adds	r1, #8
  406dfe:	6063      	str	r3, [r4, #4]
  406e00:	4640      	mov	r0, r8
  406e02:	f7ff fb87 	bl	406514 <_free_r>
  406e06:	e7d6      	b.n	406db6 <_realloc_r+0xde>
  406e08:	4611      	mov	r1, r2
  406e0a:	f7fd bd1f 	b.w	40484c <_malloc_r>
  406e0e:	f01e 0f01 	tst.w	lr, #1
  406e12:	d18e      	bne.n	406d32 <_realloc_r+0x5a>
  406e14:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406e18:	eba9 0a01 	sub.w	sl, r9, r1
  406e1c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e20:	f021 0103 	bic.w	r1, r1, #3
  406e24:	440b      	add	r3, r1
  406e26:	4423      	add	r3, r4
  406e28:	4293      	cmp	r3, r2
  406e2a:	db25      	blt.n	406e78 <_realloc_r+0x1a0>
  406e2c:	68c2      	ldr	r2, [r0, #12]
  406e2e:	6881      	ldr	r1, [r0, #8]
  406e30:	4656      	mov	r6, sl
  406e32:	60ca      	str	r2, [r1, #12]
  406e34:	6091      	str	r1, [r2, #8]
  406e36:	f8da 100c 	ldr.w	r1, [sl, #12]
  406e3a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406e3e:	1f22      	subs	r2, r4, #4
  406e40:	2a24      	cmp	r2, #36	; 0x24
  406e42:	60c1      	str	r1, [r0, #12]
  406e44:	6088      	str	r0, [r1, #8]
  406e46:	f200 8094 	bhi.w	406f72 <_realloc_r+0x29a>
  406e4a:	2a13      	cmp	r2, #19
  406e4c:	d96f      	bls.n	406f2e <_realloc_r+0x256>
  406e4e:	6829      	ldr	r1, [r5, #0]
  406e50:	f8ca 1008 	str.w	r1, [sl, #8]
  406e54:	6869      	ldr	r1, [r5, #4]
  406e56:	f8ca 100c 	str.w	r1, [sl, #12]
  406e5a:	2a1b      	cmp	r2, #27
  406e5c:	f200 80a2 	bhi.w	406fa4 <_realloc_r+0x2cc>
  406e60:	3508      	adds	r5, #8
  406e62:	f10a 0210 	add.w	r2, sl, #16
  406e66:	e063      	b.n	406f30 <_realloc_r+0x258>
  406e68:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406e6c:	eba9 0a03 	sub.w	sl, r9, r3
  406e70:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e74:	f021 0103 	bic.w	r1, r1, #3
  406e78:	1863      	adds	r3, r4, r1
  406e7a:	4293      	cmp	r3, r2
  406e7c:	f6ff af59 	blt.w	406d32 <_realloc_r+0x5a>
  406e80:	4656      	mov	r6, sl
  406e82:	e7d8      	b.n	406e36 <_realloc_r+0x15e>
  406e84:	6841      	ldr	r1, [r0, #4]
  406e86:	f021 0b03 	bic.w	fp, r1, #3
  406e8a:	44a3      	add	fp, r4
  406e8c:	f107 0010 	add.w	r0, r7, #16
  406e90:	4583      	cmp	fp, r0
  406e92:	da56      	bge.n	406f42 <_realloc_r+0x26a>
  406e94:	f01e 0f01 	tst.w	lr, #1
  406e98:	f47f af4b 	bne.w	406d32 <_realloc_r+0x5a>
  406e9c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406ea0:	eba9 0a01 	sub.w	sl, r9, r1
  406ea4:	f8da 1004 	ldr.w	r1, [sl, #4]
  406ea8:	f021 0103 	bic.w	r1, r1, #3
  406eac:	448b      	add	fp, r1
  406eae:	4558      	cmp	r0, fp
  406eb0:	dce2      	bgt.n	406e78 <_realloc_r+0x1a0>
  406eb2:	4656      	mov	r6, sl
  406eb4:	f8da 100c 	ldr.w	r1, [sl, #12]
  406eb8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406ebc:	1f22      	subs	r2, r4, #4
  406ebe:	2a24      	cmp	r2, #36	; 0x24
  406ec0:	60c1      	str	r1, [r0, #12]
  406ec2:	6088      	str	r0, [r1, #8]
  406ec4:	f200 808f 	bhi.w	406fe6 <_realloc_r+0x30e>
  406ec8:	2a13      	cmp	r2, #19
  406eca:	f240 808a 	bls.w	406fe2 <_realloc_r+0x30a>
  406ece:	6829      	ldr	r1, [r5, #0]
  406ed0:	f8ca 1008 	str.w	r1, [sl, #8]
  406ed4:	6869      	ldr	r1, [r5, #4]
  406ed6:	f8ca 100c 	str.w	r1, [sl, #12]
  406eda:	2a1b      	cmp	r2, #27
  406edc:	f200 808a 	bhi.w	406ff4 <_realloc_r+0x31c>
  406ee0:	3508      	adds	r5, #8
  406ee2:	f10a 0210 	add.w	r2, sl, #16
  406ee6:	6829      	ldr	r1, [r5, #0]
  406ee8:	6011      	str	r1, [r2, #0]
  406eea:	6869      	ldr	r1, [r5, #4]
  406eec:	6051      	str	r1, [r2, #4]
  406eee:	68a9      	ldr	r1, [r5, #8]
  406ef0:	6091      	str	r1, [r2, #8]
  406ef2:	eb0a 0107 	add.w	r1, sl, r7
  406ef6:	ebab 0207 	sub.w	r2, fp, r7
  406efa:	f042 0201 	orr.w	r2, r2, #1
  406efe:	6099      	str	r1, [r3, #8]
  406f00:	604a      	str	r2, [r1, #4]
  406f02:	f8da 3004 	ldr.w	r3, [sl, #4]
  406f06:	f003 0301 	and.w	r3, r3, #1
  406f0a:	431f      	orrs	r7, r3
  406f0c:	4640      	mov	r0, r8
  406f0e:	f8ca 7004 	str.w	r7, [sl, #4]
  406f12:	f7fe f839 	bl	404f88 <__malloc_unlock>
  406f16:	e751      	b.n	406dbc <_realloc_r+0xe4>
  406f18:	682b      	ldr	r3, [r5, #0]
  406f1a:	6003      	str	r3, [r0, #0]
  406f1c:	686b      	ldr	r3, [r5, #4]
  406f1e:	6043      	str	r3, [r0, #4]
  406f20:	2a1b      	cmp	r2, #27
  406f22:	d82d      	bhi.n	406f80 <_realloc_r+0x2a8>
  406f24:	f100 0308 	add.w	r3, r0, #8
  406f28:	f105 0208 	add.w	r2, r5, #8
  406f2c:	e71b      	b.n	406d66 <_realloc_r+0x8e>
  406f2e:	4632      	mov	r2, r6
  406f30:	6829      	ldr	r1, [r5, #0]
  406f32:	6011      	str	r1, [r2, #0]
  406f34:	6869      	ldr	r1, [r5, #4]
  406f36:	6051      	str	r1, [r2, #4]
  406f38:	68a9      	ldr	r1, [r5, #8]
  406f3a:	6091      	str	r1, [r2, #8]
  406f3c:	461c      	mov	r4, r3
  406f3e:	46d1      	mov	r9, sl
  406f40:	e72a      	b.n	406d98 <_realloc_r+0xc0>
  406f42:	eb09 0107 	add.w	r1, r9, r7
  406f46:	ebab 0b07 	sub.w	fp, fp, r7
  406f4a:	f04b 0201 	orr.w	r2, fp, #1
  406f4e:	6099      	str	r1, [r3, #8]
  406f50:	604a      	str	r2, [r1, #4]
  406f52:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406f56:	f003 0301 	and.w	r3, r3, #1
  406f5a:	431f      	orrs	r7, r3
  406f5c:	4640      	mov	r0, r8
  406f5e:	f845 7c04 	str.w	r7, [r5, #-4]
  406f62:	f7fe f811 	bl	404f88 <__malloc_unlock>
  406f66:	462e      	mov	r6, r5
  406f68:	e728      	b.n	406dbc <_realloc_r+0xe4>
  406f6a:	4629      	mov	r1, r5
  406f6c:	f7ff fe50 	bl	406c10 <memmove>
  406f70:	e6ff      	b.n	406d72 <_realloc_r+0x9a>
  406f72:	4629      	mov	r1, r5
  406f74:	4630      	mov	r0, r6
  406f76:	461c      	mov	r4, r3
  406f78:	46d1      	mov	r9, sl
  406f7a:	f7ff fe49 	bl	406c10 <memmove>
  406f7e:	e70b      	b.n	406d98 <_realloc_r+0xc0>
  406f80:	68ab      	ldr	r3, [r5, #8]
  406f82:	6083      	str	r3, [r0, #8]
  406f84:	68eb      	ldr	r3, [r5, #12]
  406f86:	60c3      	str	r3, [r0, #12]
  406f88:	2a24      	cmp	r2, #36	; 0x24
  406f8a:	d017      	beq.n	406fbc <_realloc_r+0x2e4>
  406f8c:	f100 0310 	add.w	r3, r0, #16
  406f90:	f105 0210 	add.w	r2, r5, #16
  406f94:	e6e7      	b.n	406d66 <_realloc_r+0x8e>
  406f96:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406f9a:	f023 0303 	bic.w	r3, r3, #3
  406f9e:	441c      	add	r4, r3
  406fa0:	462e      	mov	r6, r5
  406fa2:	e6f9      	b.n	406d98 <_realloc_r+0xc0>
  406fa4:	68a9      	ldr	r1, [r5, #8]
  406fa6:	f8ca 1010 	str.w	r1, [sl, #16]
  406faa:	68e9      	ldr	r1, [r5, #12]
  406fac:	f8ca 1014 	str.w	r1, [sl, #20]
  406fb0:	2a24      	cmp	r2, #36	; 0x24
  406fb2:	d00c      	beq.n	406fce <_realloc_r+0x2f6>
  406fb4:	3510      	adds	r5, #16
  406fb6:	f10a 0218 	add.w	r2, sl, #24
  406fba:	e7b9      	b.n	406f30 <_realloc_r+0x258>
  406fbc:	692b      	ldr	r3, [r5, #16]
  406fbe:	6103      	str	r3, [r0, #16]
  406fc0:	696b      	ldr	r3, [r5, #20]
  406fc2:	6143      	str	r3, [r0, #20]
  406fc4:	f105 0218 	add.w	r2, r5, #24
  406fc8:	f100 0318 	add.w	r3, r0, #24
  406fcc:	e6cb      	b.n	406d66 <_realloc_r+0x8e>
  406fce:	692a      	ldr	r2, [r5, #16]
  406fd0:	f8ca 2018 	str.w	r2, [sl, #24]
  406fd4:	696a      	ldr	r2, [r5, #20]
  406fd6:	f8ca 201c 	str.w	r2, [sl, #28]
  406fda:	3518      	adds	r5, #24
  406fdc:	f10a 0220 	add.w	r2, sl, #32
  406fe0:	e7a6      	b.n	406f30 <_realloc_r+0x258>
  406fe2:	4632      	mov	r2, r6
  406fe4:	e77f      	b.n	406ee6 <_realloc_r+0x20e>
  406fe6:	4629      	mov	r1, r5
  406fe8:	4630      	mov	r0, r6
  406fea:	9301      	str	r3, [sp, #4]
  406fec:	f7ff fe10 	bl	406c10 <memmove>
  406ff0:	9b01      	ldr	r3, [sp, #4]
  406ff2:	e77e      	b.n	406ef2 <_realloc_r+0x21a>
  406ff4:	68a9      	ldr	r1, [r5, #8]
  406ff6:	f8ca 1010 	str.w	r1, [sl, #16]
  406ffa:	68e9      	ldr	r1, [r5, #12]
  406ffc:	f8ca 1014 	str.w	r1, [sl, #20]
  407000:	2a24      	cmp	r2, #36	; 0x24
  407002:	d003      	beq.n	40700c <_realloc_r+0x334>
  407004:	3510      	adds	r5, #16
  407006:	f10a 0218 	add.w	r2, sl, #24
  40700a:	e76c      	b.n	406ee6 <_realloc_r+0x20e>
  40700c:	692a      	ldr	r2, [r5, #16]
  40700e:	f8ca 2018 	str.w	r2, [sl, #24]
  407012:	696a      	ldr	r2, [r5, #20]
  407014:	f8ca 201c 	str.w	r2, [sl, #28]
  407018:	3518      	adds	r5, #24
  40701a:	f10a 0220 	add.w	r2, sl, #32
  40701e:	e762      	b.n	406ee6 <_realloc_r+0x20e>
  407020:	20400450 	.word	0x20400450

00407024 <__sread>:
  407024:	b510      	push	{r4, lr}
  407026:	460c      	mov	r4, r1
  407028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40702c:	f000 f9f6 	bl	40741c <_read_r>
  407030:	2800      	cmp	r0, #0
  407032:	db03      	blt.n	40703c <__sread+0x18>
  407034:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407036:	4403      	add	r3, r0
  407038:	6523      	str	r3, [r4, #80]	; 0x50
  40703a:	bd10      	pop	{r4, pc}
  40703c:	89a3      	ldrh	r3, [r4, #12]
  40703e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407042:	81a3      	strh	r3, [r4, #12]
  407044:	bd10      	pop	{r4, pc}
  407046:	bf00      	nop

00407048 <__swrite>:
  407048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40704c:	4616      	mov	r6, r2
  40704e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407052:	461f      	mov	r7, r3
  407054:	05d3      	lsls	r3, r2, #23
  407056:	460c      	mov	r4, r1
  407058:	4605      	mov	r5, r0
  40705a:	d507      	bpl.n	40706c <__swrite+0x24>
  40705c:	2200      	movs	r2, #0
  40705e:	2302      	movs	r3, #2
  407060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407064:	f000 f9c4 	bl	4073f0 <_lseek_r>
  407068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40706c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407070:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407074:	81a2      	strh	r2, [r4, #12]
  407076:	463b      	mov	r3, r7
  407078:	4632      	mov	r2, r6
  40707a:	4628      	mov	r0, r5
  40707c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407080:	f000 b8a4 	b.w	4071cc <_write_r>

00407084 <__sseek>:
  407084:	b510      	push	{r4, lr}
  407086:	460c      	mov	r4, r1
  407088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40708c:	f000 f9b0 	bl	4073f0 <_lseek_r>
  407090:	89a3      	ldrh	r3, [r4, #12]
  407092:	1c42      	adds	r2, r0, #1
  407094:	bf0e      	itee	eq
  407096:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40709a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40709e:	6520      	strne	r0, [r4, #80]	; 0x50
  4070a0:	81a3      	strh	r3, [r4, #12]
  4070a2:	bd10      	pop	{r4, pc}

004070a4 <__sclose>:
  4070a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4070a8:	f000 b908 	b.w	4072bc <_close_r>

004070ac <__swbuf_r>:
  4070ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4070ae:	460d      	mov	r5, r1
  4070b0:	4614      	mov	r4, r2
  4070b2:	4606      	mov	r6, r0
  4070b4:	b110      	cbz	r0, 4070bc <__swbuf_r+0x10>
  4070b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4070b8:	2b00      	cmp	r3, #0
  4070ba:	d04b      	beq.n	407154 <__swbuf_r+0xa8>
  4070bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4070c0:	69a3      	ldr	r3, [r4, #24]
  4070c2:	60a3      	str	r3, [r4, #8]
  4070c4:	b291      	uxth	r1, r2
  4070c6:	0708      	lsls	r0, r1, #28
  4070c8:	d539      	bpl.n	40713e <__swbuf_r+0x92>
  4070ca:	6923      	ldr	r3, [r4, #16]
  4070cc:	2b00      	cmp	r3, #0
  4070ce:	d036      	beq.n	40713e <__swbuf_r+0x92>
  4070d0:	b2ed      	uxtb	r5, r5
  4070d2:	0489      	lsls	r1, r1, #18
  4070d4:	462f      	mov	r7, r5
  4070d6:	d515      	bpl.n	407104 <__swbuf_r+0x58>
  4070d8:	6822      	ldr	r2, [r4, #0]
  4070da:	6961      	ldr	r1, [r4, #20]
  4070dc:	1ad3      	subs	r3, r2, r3
  4070de:	428b      	cmp	r3, r1
  4070e0:	da1c      	bge.n	40711c <__swbuf_r+0x70>
  4070e2:	3301      	adds	r3, #1
  4070e4:	68a1      	ldr	r1, [r4, #8]
  4070e6:	1c50      	adds	r0, r2, #1
  4070e8:	3901      	subs	r1, #1
  4070ea:	60a1      	str	r1, [r4, #8]
  4070ec:	6020      	str	r0, [r4, #0]
  4070ee:	7015      	strb	r5, [r2, #0]
  4070f0:	6962      	ldr	r2, [r4, #20]
  4070f2:	429a      	cmp	r2, r3
  4070f4:	d01a      	beq.n	40712c <__swbuf_r+0x80>
  4070f6:	89a3      	ldrh	r3, [r4, #12]
  4070f8:	07db      	lsls	r3, r3, #31
  4070fa:	d501      	bpl.n	407100 <__swbuf_r+0x54>
  4070fc:	2d0a      	cmp	r5, #10
  4070fe:	d015      	beq.n	40712c <__swbuf_r+0x80>
  407100:	4638      	mov	r0, r7
  407102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407104:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407106:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40710a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40710e:	81a2      	strh	r2, [r4, #12]
  407110:	6822      	ldr	r2, [r4, #0]
  407112:	6661      	str	r1, [r4, #100]	; 0x64
  407114:	6961      	ldr	r1, [r4, #20]
  407116:	1ad3      	subs	r3, r2, r3
  407118:	428b      	cmp	r3, r1
  40711a:	dbe2      	blt.n	4070e2 <__swbuf_r+0x36>
  40711c:	4621      	mov	r1, r4
  40711e:	4630      	mov	r0, r6
  407120:	f7ff f87a 	bl	406218 <_fflush_r>
  407124:	b940      	cbnz	r0, 407138 <__swbuf_r+0x8c>
  407126:	6822      	ldr	r2, [r4, #0]
  407128:	2301      	movs	r3, #1
  40712a:	e7db      	b.n	4070e4 <__swbuf_r+0x38>
  40712c:	4621      	mov	r1, r4
  40712e:	4630      	mov	r0, r6
  407130:	f7ff f872 	bl	406218 <_fflush_r>
  407134:	2800      	cmp	r0, #0
  407136:	d0e3      	beq.n	407100 <__swbuf_r+0x54>
  407138:	f04f 37ff 	mov.w	r7, #4294967295
  40713c:	e7e0      	b.n	407100 <__swbuf_r+0x54>
  40713e:	4621      	mov	r1, r4
  407140:	4630      	mov	r0, r6
  407142:	f7fe ff55 	bl	405ff0 <__swsetup_r>
  407146:	2800      	cmp	r0, #0
  407148:	d1f6      	bne.n	407138 <__swbuf_r+0x8c>
  40714a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40714e:	6923      	ldr	r3, [r4, #16]
  407150:	b291      	uxth	r1, r2
  407152:	e7bd      	b.n	4070d0 <__swbuf_r+0x24>
  407154:	f7ff f8b8 	bl	4062c8 <__sinit>
  407158:	e7b0      	b.n	4070bc <__swbuf_r+0x10>
  40715a:	bf00      	nop

0040715c <_wcrtomb_r>:
  40715c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40715e:	4606      	mov	r6, r0
  407160:	b085      	sub	sp, #20
  407162:	461f      	mov	r7, r3
  407164:	b189      	cbz	r1, 40718a <_wcrtomb_r+0x2e>
  407166:	4c10      	ldr	r4, [pc, #64]	; (4071a8 <_wcrtomb_r+0x4c>)
  407168:	4d10      	ldr	r5, [pc, #64]	; (4071ac <_wcrtomb_r+0x50>)
  40716a:	6824      	ldr	r4, [r4, #0]
  40716c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40716e:	2c00      	cmp	r4, #0
  407170:	bf08      	it	eq
  407172:	462c      	moveq	r4, r5
  407174:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407178:	47a0      	blx	r4
  40717a:	1c43      	adds	r3, r0, #1
  40717c:	d103      	bne.n	407186 <_wcrtomb_r+0x2a>
  40717e:	2200      	movs	r2, #0
  407180:	238a      	movs	r3, #138	; 0x8a
  407182:	603a      	str	r2, [r7, #0]
  407184:	6033      	str	r3, [r6, #0]
  407186:	b005      	add	sp, #20
  407188:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40718a:	460c      	mov	r4, r1
  40718c:	4906      	ldr	r1, [pc, #24]	; (4071a8 <_wcrtomb_r+0x4c>)
  40718e:	4a07      	ldr	r2, [pc, #28]	; (4071ac <_wcrtomb_r+0x50>)
  407190:	6809      	ldr	r1, [r1, #0]
  407192:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407194:	2900      	cmp	r1, #0
  407196:	bf08      	it	eq
  407198:	4611      	moveq	r1, r2
  40719a:	4622      	mov	r2, r4
  40719c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4071a0:	a901      	add	r1, sp, #4
  4071a2:	47a0      	blx	r4
  4071a4:	e7e9      	b.n	40717a <_wcrtomb_r+0x1e>
  4071a6:	bf00      	nop
  4071a8:	20400024 	.word	0x20400024
  4071ac:	20400864 	.word	0x20400864

004071b0 <__ascii_wctomb>:
  4071b0:	b121      	cbz	r1, 4071bc <__ascii_wctomb+0xc>
  4071b2:	2aff      	cmp	r2, #255	; 0xff
  4071b4:	d804      	bhi.n	4071c0 <__ascii_wctomb+0x10>
  4071b6:	700a      	strb	r2, [r1, #0]
  4071b8:	2001      	movs	r0, #1
  4071ba:	4770      	bx	lr
  4071bc:	4608      	mov	r0, r1
  4071be:	4770      	bx	lr
  4071c0:	238a      	movs	r3, #138	; 0x8a
  4071c2:	6003      	str	r3, [r0, #0]
  4071c4:	f04f 30ff 	mov.w	r0, #4294967295
  4071c8:	4770      	bx	lr
  4071ca:	bf00      	nop

004071cc <_write_r>:
  4071cc:	b570      	push	{r4, r5, r6, lr}
  4071ce:	460d      	mov	r5, r1
  4071d0:	4c08      	ldr	r4, [pc, #32]	; (4071f4 <_write_r+0x28>)
  4071d2:	4611      	mov	r1, r2
  4071d4:	4606      	mov	r6, r0
  4071d6:	461a      	mov	r2, r3
  4071d8:	4628      	mov	r0, r5
  4071da:	2300      	movs	r3, #0
  4071dc:	6023      	str	r3, [r4, #0]
  4071de:	f7f9 fec7 	bl	400f70 <_write>
  4071e2:	1c43      	adds	r3, r0, #1
  4071e4:	d000      	beq.n	4071e8 <_write_r+0x1c>
  4071e6:	bd70      	pop	{r4, r5, r6, pc}
  4071e8:	6823      	ldr	r3, [r4, #0]
  4071ea:	2b00      	cmp	r3, #0
  4071ec:	d0fb      	beq.n	4071e6 <_write_r+0x1a>
  4071ee:	6033      	str	r3, [r6, #0]
  4071f0:	bd70      	pop	{r4, r5, r6, pc}
  4071f2:	bf00      	nop
  4071f4:	20400ef0 	.word	0x20400ef0

004071f8 <__register_exitproc>:
  4071f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4071fc:	4d2c      	ldr	r5, [pc, #176]	; (4072b0 <__register_exitproc+0xb8>)
  4071fe:	4606      	mov	r6, r0
  407200:	6828      	ldr	r0, [r5, #0]
  407202:	4698      	mov	r8, r3
  407204:	460f      	mov	r7, r1
  407206:	4691      	mov	r9, r2
  407208:	f7ff fc1e 	bl	406a48 <__retarget_lock_acquire_recursive>
  40720c:	4b29      	ldr	r3, [pc, #164]	; (4072b4 <__register_exitproc+0xbc>)
  40720e:	681c      	ldr	r4, [r3, #0]
  407210:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407214:	2b00      	cmp	r3, #0
  407216:	d03e      	beq.n	407296 <__register_exitproc+0x9e>
  407218:	685a      	ldr	r2, [r3, #4]
  40721a:	2a1f      	cmp	r2, #31
  40721c:	dc1c      	bgt.n	407258 <__register_exitproc+0x60>
  40721e:	f102 0e01 	add.w	lr, r2, #1
  407222:	b176      	cbz	r6, 407242 <__register_exitproc+0x4a>
  407224:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407228:	2401      	movs	r4, #1
  40722a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40722e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407232:	4094      	lsls	r4, r2
  407234:	4320      	orrs	r0, r4
  407236:	2e02      	cmp	r6, #2
  407238:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40723c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407240:	d023      	beq.n	40728a <__register_exitproc+0x92>
  407242:	3202      	adds	r2, #2
  407244:	f8c3 e004 	str.w	lr, [r3, #4]
  407248:	6828      	ldr	r0, [r5, #0]
  40724a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40724e:	f7ff fbfd 	bl	406a4c <__retarget_lock_release_recursive>
  407252:	2000      	movs	r0, #0
  407254:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407258:	4b17      	ldr	r3, [pc, #92]	; (4072b8 <__register_exitproc+0xc0>)
  40725a:	b30b      	cbz	r3, 4072a0 <__register_exitproc+0xa8>
  40725c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407260:	f7fd fae4 	bl	40482c <malloc>
  407264:	4603      	mov	r3, r0
  407266:	b1d8      	cbz	r0, 4072a0 <__register_exitproc+0xa8>
  407268:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40726c:	6002      	str	r2, [r0, #0]
  40726e:	2100      	movs	r1, #0
  407270:	6041      	str	r1, [r0, #4]
  407272:	460a      	mov	r2, r1
  407274:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407278:	f04f 0e01 	mov.w	lr, #1
  40727c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407280:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407284:	2e00      	cmp	r6, #0
  407286:	d0dc      	beq.n	407242 <__register_exitproc+0x4a>
  407288:	e7cc      	b.n	407224 <__register_exitproc+0x2c>
  40728a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40728e:	430c      	orrs	r4, r1
  407290:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407294:	e7d5      	b.n	407242 <__register_exitproc+0x4a>
  407296:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40729a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40729e:	e7bb      	b.n	407218 <__register_exitproc+0x20>
  4072a0:	6828      	ldr	r0, [r5, #0]
  4072a2:	f7ff fbd3 	bl	406a4c <__retarget_lock_release_recursive>
  4072a6:	f04f 30ff 	mov.w	r0, #4294967295
  4072aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4072ae:	bf00      	nop
  4072b0:	20400860 	.word	0x20400860
  4072b4:	00407b04 	.word	0x00407b04
  4072b8:	0040482d 	.word	0x0040482d

004072bc <_close_r>:
  4072bc:	b538      	push	{r3, r4, r5, lr}
  4072be:	4c07      	ldr	r4, [pc, #28]	; (4072dc <_close_r+0x20>)
  4072c0:	2300      	movs	r3, #0
  4072c2:	4605      	mov	r5, r0
  4072c4:	4608      	mov	r0, r1
  4072c6:	6023      	str	r3, [r4, #0]
  4072c8:	f7fa fb6c 	bl	4019a4 <_close>
  4072cc:	1c43      	adds	r3, r0, #1
  4072ce:	d000      	beq.n	4072d2 <_close_r+0x16>
  4072d0:	bd38      	pop	{r3, r4, r5, pc}
  4072d2:	6823      	ldr	r3, [r4, #0]
  4072d4:	2b00      	cmp	r3, #0
  4072d6:	d0fb      	beq.n	4072d0 <_close_r+0x14>
  4072d8:	602b      	str	r3, [r5, #0]
  4072da:	bd38      	pop	{r3, r4, r5, pc}
  4072dc:	20400ef0 	.word	0x20400ef0

004072e0 <_fclose_r>:
  4072e0:	b570      	push	{r4, r5, r6, lr}
  4072e2:	b159      	cbz	r1, 4072fc <_fclose_r+0x1c>
  4072e4:	4605      	mov	r5, r0
  4072e6:	460c      	mov	r4, r1
  4072e8:	b110      	cbz	r0, 4072f0 <_fclose_r+0x10>
  4072ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4072ec:	2b00      	cmp	r3, #0
  4072ee:	d03c      	beq.n	40736a <_fclose_r+0x8a>
  4072f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4072f2:	07d8      	lsls	r0, r3, #31
  4072f4:	d505      	bpl.n	407302 <_fclose_r+0x22>
  4072f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4072fa:	b92b      	cbnz	r3, 407308 <_fclose_r+0x28>
  4072fc:	2600      	movs	r6, #0
  4072fe:	4630      	mov	r0, r6
  407300:	bd70      	pop	{r4, r5, r6, pc}
  407302:	89a3      	ldrh	r3, [r4, #12]
  407304:	0599      	lsls	r1, r3, #22
  407306:	d53c      	bpl.n	407382 <_fclose_r+0xa2>
  407308:	4621      	mov	r1, r4
  40730a:	4628      	mov	r0, r5
  40730c:	f7fe fee4 	bl	4060d8 <__sflush_r>
  407310:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407312:	4606      	mov	r6, r0
  407314:	b133      	cbz	r3, 407324 <_fclose_r+0x44>
  407316:	69e1      	ldr	r1, [r4, #28]
  407318:	4628      	mov	r0, r5
  40731a:	4798      	blx	r3
  40731c:	2800      	cmp	r0, #0
  40731e:	bfb8      	it	lt
  407320:	f04f 36ff 	movlt.w	r6, #4294967295
  407324:	89a3      	ldrh	r3, [r4, #12]
  407326:	061a      	lsls	r2, r3, #24
  407328:	d422      	bmi.n	407370 <_fclose_r+0x90>
  40732a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40732c:	b141      	cbz	r1, 407340 <_fclose_r+0x60>
  40732e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407332:	4299      	cmp	r1, r3
  407334:	d002      	beq.n	40733c <_fclose_r+0x5c>
  407336:	4628      	mov	r0, r5
  407338:	f7ff f8ec 	bl	406514 <_free_r>
  40733c:	2300      	movs	r3, #0
  40733e:	6323      	str	r3, [r4, #48]	; 0x30
  407340:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407342:	b121      	cbz	r1, 40734e <_fclose_r+0x6e>
  407344:	4628      	mov	r0, r5
  407346:	f7ff f8e5 	bl	406514 <_free_r>
  40734a:	2300      	movs	r3, #0
  40734c:	6463      	str	r3, [r4, #68]	; 0x44
  40734e:	f7fe ffe7 	bl	406320 <__sfp_lock_acquire>
  407352:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407354:	2200      	movs	r2, #0
  407356:	07db      	lsls	r3, r3, #31
  407358:	81a2      	strh	r2, [r4, #12]
  40735a:	d50e      	bpl.n	40737a <_fclose_r+0x9a>
  40735c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40735e:	f7ff fb71 	bl	406a44 <__retarget_lock_close_recursive>
  407362:	f7fe ffe3 	bl	40632c <__sfp_lock_release>
  407366:	4630      	mov	r0, r6
  407368:	bd70      	pop	{r4, r5, r6, pc}
  40736a:	f7fe ffad 	bl	4062c8 <__sinit>
  40736e:	e7bf      	b.n	4072f0 <_fclose_r+0x10>
  407370:	6921      	ldr	r1, [r4, #16]
  407372:	4628      	mov	r0, r5
  407374:	f7ff f8ce 	bl	406514 <_free_r>
  407378:	e7d7      	b.n	40732a <_fclose_r+0x4a>
  40737a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40737c:	f7ff fb66 	bl	406a4c <__retarget_lock_release_recursive>
  407380:	e7ec      	b.n	40735c <_fclose_r+0x7c>
  407382:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407384:	f7ff fb60 	bl	406a48 <__retarget_lock_acquire_recursive>
  407388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40738c:	2b00      	cmp	r3, #0
  40738e:	d1bb      	bne.n	407308 <_fclose_r+0x28>
  407390:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407392:	f016 0601 	ands.w	r6, r6, #1
  407396:	d1b1      	bne.n	4072fc <_fclose_r+0x1c>
  407398:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40739a:	f7ff fb57 	bl	406a4c <__retarget_lock_release_recursive>
  40739e:	4630      	mov	r0, r6
  4073a0:	bd70      	pop	{r4, r5, r6, pc}
  4073a2:	bf00      	nop

004073a4 <_fstat_r>:
  4073a4:	b538      	push	{r3, r4, r5, lr}
  4073a6:	460b      	mov	r3, r1
  4073a8:	4c07      	ldr	r4, [pc, #28]	; (4073c8 <_fstat_r+0x24>)
  4073aa:	4605      	mov	r5, r0
  4073ac:	4611      	mov	r1, r2
  4073ae:	4618      	mov	r0, r3
  4073b0:	2300      	movs	r3, #0
  4073b2:	6023      	str	r3, [r4, #0]
  4073b4:	f7fa faf9 	bl	4019aa <_fstat>
  4073b8:	1c43      	adds	r3, r0, #1
  4073ba:	d000      	beq.n	4073be <_fstat_r+0x1a>
  4073bc:	bd38      	pop	{r3, r4, r5, pc}
  4073be:	6823      	ldr	r3, [r4, #0]
  4073c0:	2b00      	cmp	r3, #0
  4073c2:	d0fb      	beq.n	4073bc <_fstat_r+0x18>
  4073c4:	602b      	str	r3, [r5, #0]
  4073c6:	bd38      	pop	{r3, r4, r5, pc}
  4073c8:	20400ef0 	.word	0x20400ef0

004073cc <_isatty_r>:
  4073cc:	b538      	push	{r3, r4, r5, lr}
  4073ce:	4c07      	ldr	r4, [pc, #28]	; (4073ec <_isatty_r+0x20>)
  4073d0:	2300      	movs	r3, #0
  4073d2:	4605      	mov	r5, r0
  4073d4:	4608      	mov	r0, r1
  4073d6:	6023      	str	r3, [r4, #0]
  4073d8:	f7fa faec 	bl	4019b4 <_isatty>
  4073dc:	1c43      	adds	r3, r0, #1
  4073de:	d000      	beq.n	4073e2 <_isatty_r+0x16>
  4073e0:	bd38      	pop	{r3, r4, r5, pc}
  4073e2:	6823      	ldr	r3, [r4, #0]
  4073e4:	2b00      	cmp	r3, #0
  4073e6:	d0fb      	beq.n	4073e0 <_isatty_r+0x14>
  4073e8:	602b      	str	r3, [r5, #0]
  4073ea:	bd38      	pop	{r3, r4, r5, pc}
  4073ec:	20400ef0 	.word	0x20400ef0

004073f0 <_lseek_r>:
  4073f0:	b570      	push	{r4, r5, r6, lr}
  4073f2:	460d      	mov	r5, r1
  4073f4:	4c08      	ldr	r4, [pc, #32]	; (407418 <_lseek_r+0x28>)
  4073f6:	4611      	mov	r1, r2
  4073f8:	4606      	mov	r6, r0
  4073fa:	461a      	mov	r2, r3
  4073fc:	4628      	mov	r0, r5
  4073fe:	2300      	movs	r3, #0
  407400:	6023      	str	r3, [r4, #0]
  407402:	f7fa fad9 	bl	4019b8 <_lseek>
  407406:	1c43      	adds	r3, r0, #1
  407408:	d000      	beq.n	40740c <_lseek_r+0x1c>
  40740a:	bd70      	pop	{r4, r5, r6, pc}
  40740c:	6823      	ldr	r3, [r4, #0]
  40740e:	2b00      	cmp	r3, #0
  407410:	d0fb      	beq.n	40740a <_lseek_r+0x1a>
  407412:	6033      	str	r3, [r6, #0]
  407414:	bd70      	pop	{r4, r5, r6, pc}
  407416:	bf00      	nop
  407418:	20400ef0 	.word	0x20400ef0

0040741c <_read_r>:
  40741c:	b570      	push	{r4, r5, r6, lr}
  40741e:	460d      	mov	r5, r1
  407420:	4c08      	ldr	r4, [pc, #32]	; (407444 <_read_r+0x28>)
  407422:	4611      	mov	r1, r2
  407424:	4606      	mov	r6, r0
  407426:	461a      	mov	r2, r3
  407428:	4628      	mov	r0, r5
  40742a:	2300      	movs	r3, #0
  40742c:	6023      	str	r3, [r4, #0]
  40742e:	f7f9 fd81 	bl	400f34 <_read>
  407432:	1c43      	adds	r3, r0, #1
  407434:	d000      	beq.n	407438 <_read_r+0x1c>
  407436:	bd70      	pop	{r4, r5, r6, pc}
  407438:	6823      	ldr	r3, [r4, #0]
  40743a:	2b00      	cmp	r3, #0
  40743c:	d0fb      	beq.n	407436 <_read_r+0x1a>
  40743e:	6033      	str	r3, [r6, #0]
  407440:	bd70      	pop	{r4, r5, r6, pc}
  407442:	bf00      	nop
  407444:	20400ef0 	.word	0x20400ef0

00407448 <__aeabi_uldivmod>:
  407448:	b953      	cbnz	r3, 407460 <__aeabi_uldivmod+0x18>
  40744a:	b94a      	cbnz	r2, 407460 <__aeabi_uldivmod+0x18>
  40744c:	2900      	cmp	r1, #0
  40744e:	bf08      	it	eq
  407450:	2800      	cmpeq	r0, #0
  407452:	bf1c      	itt	ne
  407454:	f04f 31ff 	movne.w	r1, #4294967295
  407458:	f04f 30ff 	movne.w	r0, #4294967295
  40745c:	f000 b97a 	b.w	407754 <__aeabi_idiv0>
  407460:	f1ad 0c08 	sub.w	ip, sp, #8
  407464:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407468:	f000 f806 	bl	407478 <__udivmoddi4>
  40746c:	f8dd e004 	ldr.w	lr, [sp, #4]
  407470:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407474:	b004      	add	sp, #16
  407476:	4770      	bx	lr

00407478 <__udivmoddi4>:
  407478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40747c:	468c      	mov	ip, r1
  40747e:	460d      	mov	r5, r1
  407480:	4604      	mov	r4, r0
  407482:	9e08      	ldr	r6, [sp, #32]
  407484:	2b00      	cmp	r3, #0
  407486:	d151      	bne.n	40752c <__udivmoddi4+0xb4>
  407488:	428a      	cmp	r2, r1
  40748a:	4617      	mov	r7, r2
  40748c:	d96d      	bls.n	40756a <__udivmoddi4+0xf2>
  40748e:	fab2 fe82 	clz	lr, r2
  407492:	f1be 0f00 	cmp.w	lr, #0
  407496:	d00b      	beq.n	4074b0 <__udivmoddi4+0x38>
  407498:	f1ce 0c20 	rsb	ip, lr, #32
  40749c:	fa01 f50e 	lsl.w	r5, r1, lr
  4074a0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4074a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4074a8:	ea4c 0c05 	orr.w	ip, ip, r5
  4074ac:	fa00 f40e 	lsl.w	r4, r0, lr
  4074b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4074b4:	0c25      	lsrs	r5, r4, #16
  4074b6:	fbbc f8fa 	udiv	r8, ip, sl
  4074ba:	fa1f f987 	uxth.w	r9, r7
  4074be:	fb0a cc18 	mls	ip, sl, r8, ip
  4074c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4074c6:	fb08 f309 	mul.w	r3, r8, r9
  4074ca:	42ab      	cmp	r3, r5
  4074cc:	d90a      	bls.n	4074e4 <__udivmoddi4+0x6c>
  4074ce:	19ed      	adds	r5, r5, r7
  4074d0:	f108 32ff 	add.w	r2, r8, #4294967295
  4074d4:	f080 8123 	bcs.w	40771e <__udivmoddi4+0x2a6>
  4074d8:	42ab      	cmp	r3, r5
  4074da:	f240 8120 	bls.w	40771e <__udivmoddi4+0x2a6>
  4074de:	f1a8 0802 	sub.w	r8, r8, #2
  4074e2:	443d      	add	r5, r7
  4074e4:	1aed      	subs	r5, r5, r3
  4074e6:	b2a4      	uxth	r4, r4
  4074e8:	fbb5 f0fa 	udiv	r0, r5, sl
  4074ec:	fb0a 5510 	mls	r5, sl, r0, r5
  4074f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4074f4:	fb00 f909 	mul.w	r9, r0, r9
  4074f8:	45a1      	cmp	r9, r4
  4074fa:	d909      	bls.n	407510 <__udivmoddi4+0x98>
  4074fc:	19e4      	adds	r4, r4, r7
  4074fe:	f100 33ff 	add.w	r3, r0, #4294967295
  407502:	f080 810a 	bcs.w	40771a <__udivmoddi4+0x2a2>
  407506:	45a1      	cmp	r9, r4
  407508:	f240 8107 	bls.w	40771a <__udivmoddi4+0x2a2>
  40750c:	3802      	subs	r0, #2
  40750e:	443c      	add	r4, r7
  407510:	eba4 0409 	sub.w	r4, r4, r9
  407514:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407518:	2100      	movs	r1, #0
  40751a:	2e00      	cmp	r6, #0
  40751c:	d061      	beq.n	4075e2 <__udivmoddi4+0x16a>
  40751e:	fa24 f40e 	lsr.w	r4, r4, lr
  407522:	2300      	movs	r3, #0
  407524:	6034      	str	r4, [r6, #0]
  407526:	6073      	str	r3, [r6, #4]
  407528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40752c:	428b      	cmp	r3, r1
  40752e:	d907      	bls.n	407540 <__udivmoddi4+0xc8>
  407530:	2e00      	cmp	r6, #0
  407532:	d054      	beq.n	4075de <__udivmoddi4+0x166>
  407534:	2100      	movs	r1, #0
  407536:	e886 0021 	stmia.w	r6, {r0, r5}
  40753a:	4608      	mov	r0, r1
  40753c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407540:	fab3 f183 	clz	r1, r3
  407544:	2900      	cmp	r1, #0
  407546:	f040 808e 	bne.w	407666 <__udivmoddi4+0x1ee>
  40754a:	42ab      	cmp	r3, r5
  40754c:	d302      	bcc.n	407554 <__udivmoddi4+0xdc>
  40754e:	4282      	cmp	r2, r0
  407550:	f200 80fa 	bhi.w	407748 <__udivmoddi4+0x2d0>
  407554:	1a84      	subs	r4, r0, r2
  407556:	eb65 0503 	sbc.w	r5, r5, r3
  40755a:	2001      	movs	r0, #1
  40755c:	46ac      	mov	ip, r5
  40755e:	2e00      	cmp	r6, #0
  407560:	d03f      	beq.n	4075e2 <__udivmoddi4+0x16a>
  407562:	e886 1010 	stmia.w	r6, {r4, ip}
  407566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40756a:	b912      	cbnz	r2, 407572 <__udivmoddi4+0xfa>
  40756c:	2701      	movs	r7, #1
  40756e:	fbb7 f7f2 	udiv	r7, r7, r2
  407572:	fab7 fe87 	clz	lr, r7
  407576:	f1be 0f00 	cmp.w	lr, #0
  40757a:	d134      	bne.n	4075e6 <__udivmoddi4+0x16e>
  40757c:	1beb      	subs	r3, r5, r7
  40757e:	0c3a      	lsrs	r2, r7, #16
  407580:	fa1f fc87 	uxth.w	ip, r7
  407584:	2101      	movs	r1, #1
  407586:	fbb3 f8f2 	udiv	r8, r3, r2
  40758a:	0c25      	lsrs	r5, r4, #16
  40758c:	fb02 3318 	mls	r3, r2, r8, r3
  407590:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407594:	fb0c f308 	mul.w	r3, ip, r8
  407598:	42ab      	cmp	r3, r5
  40759a:	d907      	bls.n	4075ac <__udivmoddi4+0x134>
  40759c:	19ed      	adds	r5, r5, r7
  40759e:	f108 30ff 	add.w	r0, r8, #4294967295
  4075a2:	d202      	bcs.n	4075aa <__udivmoddi4+0x132>
  4075a4:	42ab      	cmp	r3, r5
  4075a6:	f200 80d1 	bhi.w	40774c <__udivmoddi4+0x2d4>
  4075aa:	4680      	mov	r8, r0
  4075ac:	1aed      	subs	r5, r5, r3
  4075ae:	b2a3      	uxth	r3, r4
  4075b0:	fbb5 f0f2 	udiv	r0, r5, r2
  4075b4:	fb02 5510 	mls	r5, r2, r0, r5
  4075b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4075bc:	fb0c fc00 	mul.w	ip, ip, r0
  4075c0:	45a4      	cmp	ip, r4
  4075c2:	d907      	bls.n	4075d4 <__udivmoddi4+0x15c>
  4075c4:	19e4      	adds	r4, r4, r7
  4075c6:	f100 33ff 	add.w	r3, r0, #4294967295
  4075ca:	d202      	bcs.n	4075d2 <__udivmoddi4+0x15a>
  4075cc:	45a4      	cmp	ip, r4
  4075ce:	f200 80b8 	bhi.w	407742 <__udivmoddi4+0x2ca>
  4075d2:	4618      	mov	r0, r3
  4075d4:	eba4 040c 	sub.w	r4, r4, ip
  4075d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4075dc:	e79d      	b.n	40751a <__udivmoddi4+0xa2>
  4075de:	4631      	mov	r1, r6
  4075e0:	4630      	mov	r0, r6
  4075e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075e6:	f1ce 0420 	rsb	r4, lr, #32
  4075ea:	fa05 f30e 	lsl.w	r3, r5, lr
  4075ee:	fa07 f70e 	lsl.w	r7, r7, lr
  4075f2:	fa20 f804 	lsr.w	r8, r0, r4
  4075f6:	0c3a      	lsrs	r2, r7, #16
  4075f8:	fa25 f404 	lsr.w	r4, r5, r4
  4075fc:	ea48 0803 	orr.w	r8, r8, r3
  407600:	fbb4 f1f2 	udiv	r1, r4, r2
  407604:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407608:	fb02 4411 	mls	r4, r2, r1, r4
  40760c:	fa1f fc87 	uxth.w	ip, r7
  407610:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407614:	fb01 f30c 	mul.w	r3, r1, ip
  407618:	42ab      	cmp	r3, r5
  40761a:	fa00 f40e 	lsl.w	r4, r0, lr
  40761e:	d909      	bls.n	407634 <__udivmoddi4+0x1bc>
  407620:	19ed      	adds	r5, r5, r7
  407622:	f101 30ff 	add.w	r0, r1, #4294967295
  407626:	f080 808a 	bcs.w	40773e <__udivmoddi4+0x2c6>
  40762a:	42ab      	cmp	r3, r5
  40762c:	f240 8087 	bls.w	40773e <__udivmoddi4+0x2c6>
  407630:	3902      	subs	r1, #2
  407632:	443d      	add	r5, r7
  407634:	1aeb      	subs	r3, r5, r3
  407636:	fa1f f588 	uxth.w	r5, r8
  40763a:	fbb3 f0f2 	udiv	r0, r3, r2
  40763e:	fb02 3310 	mls	r3, r2, r0, r3
  407642:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407646:	fb00 f30c 	mul.w	r3, r0, ip
  40764a:	42ab      	cmp	r3, r5
  40764c:	d907      	bls.n	40765e <__udivmoddi4+0x1e6>
  40764e:	19ed      	adds	r5, r5, r7
  407650:	f100 38ff 	add.w	r8, r0, #4294967295
  407654:	d26f      	bcs.n	407736 <__udivmoddi4+0x2be>
  407656:	42ab      	cmp	r3, r5
  407658:	d96d      	bls.n	407736 <__udivmoddi4+0x2be>
  40765a:	3802      	subs	r0, #2
  40765c:	443d      	add	r5, r7
  40765e:	1aeb      	subs	r3, r5, r3
  407660:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407664:	e78f      	b.n	407586 <__udivmoddi4+0x10e>
  407666:	f1c1 0720 	rsb	r7, r1, #32
  40766a:	fa22 f807 	lsr.w	r8, r2, r7
  40766e:	408b      	lsls	r3, r1
  407670:	fa05 f401 	lsl.w	r4, r5, r1
  407674:	ea48 0303 	orr.w	r3, r8, r3
  407678:	fa20 fe07 	lsr.w	lr, r0, r7
  40767c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407680:	40fd      	lsrs	r5, r7
  407682:	ea4e 0e04 	orr.w	lr, lr, r4
  407686:	fbb5 f9fc 	udiv	r9, r5, ip
  40768a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40768e:	fb0c 5519 	mls	r5, ip, r9, r5
  407692:	fa1f f883 	uxth.w	r8, r3
  407696:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40769a:	fb09 f408 	mul.w	r4, r9, r8
  40769e:	42ac      	cmp	r4, r5
  4076a0:	fa02 f201 	lsl.w	r2, r2, r1
  4076a4:	fa00 fa01 	lsl.w	sl, r0, r1
  4076a8:	d908      	bls.n	4076bc <__udivmoddi4+0x244>
  4076aa:	18ed      	adds	r5, r5, r3
  4076ac:	f109 30ff 	add.w	r0, r9, #4294967295
  4076b0:	d243      	bcs.n	40773a <__udivmoddi4+0x2c2>
  4076b2:	42ac      	cmp	r4, r5
  4076b4:	d941      	bls.n	40773a <__udivmoddi4+0x2c2>
  4076b6:	f1a9 0902 	sub.w	r9, r9, #2
  4076ba:	441d      	add	r5, r3
  4076bc:	1b2d      	subs	r5, r5, r4
  4076be:	fa1f fe8e 	uxth.w	lr, lr
  4076c2:	fbb5 f0fc 	udiv	r0, r5, ip
  4076c6:	fb0c 5510 	mls	r5, ip, r0, r5
  4076ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4076ce:	fb00 f808 	mul.w	r8, r0, r8
  4076d2:	45a0      	cmp	r8, r4
  4076d4:	d907      	bls.n	4076e6 <__udivmoddi4+0x26e>
  4076d6:	18e4      	adds	r4, r4, r3
  4076d8:	f100 35ff 	add.w	r5, r0, #4294967295
  4076dc:	d229      	bcs.n	407732 <__udivmoddi4+0x2ba>
  4076de:	45a0      	cmp	r8, r4
  4076e0:	d927      	bls.n	407732 <__udivmoddi4+0x2ba>
  4076e2:	3802      	subs	r0, #2
  4076e4:	441c      	add	r4, r3
  4076e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4076ea:	eba4 0408 	sub.w	r4, r4, r8
  4076ee:	fba0 8902 	umull	r8, r9, r0, r2
  4076f2:	454c      	cmp	r4, r9
  4076f4:	46c6      	mov	lr, r8
  4076f6:	464d      	mov	r5, r9
  4076f8:	d315      	bcc.n	407726 <__udivmoddi4+0x2ae>
  4076fa:	d012      	beq.n	407722 <__udivmoddi4+0x2aa>
  4076fc:	b156      	cbz	r6, 407714 <__udivmoddi4+0x29c>
  4076fe:	ebba 030e 	subs.w	r3, sl, lr
  407702:	eb64 0405 	sbc.w	r4, r4, r5
  407706:	fa04 f707 	lsl.w	r7, r4, r7
  40770a:	40cb      	lsrs	r3, r1
  40770c:	431f      	orrs	r7, r3
  40770e:	40cc      	lsrs	r4, r1
  407710:	6037      	str	r7, [r6, #0]
  407712:	6074      	str	r4, [r6, #4]
  407714:	2100      	movs	r1, #0
  407716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40771a:	4618      	mov	r0, r3
  40771c:	e6f8      	b.n	407510 <__udivmoddi4+0x98>
  40771e:	4690      	mov	r8, r2
  407720:	e6e0      	b.n	4074e4 <__udivmoddi4+0x6c>
  407722:	45c2      	cmp	sl, r8
  407724:	d2ea      	bcs.n	4076fc <__udivmoddi4+0x284>
  407726:	ebb8 0e02 	subs.w	lr, r8, r2
  40772a:	eb69 0503 	sbc.w	r5, r9, r3
  40772e:	3801      	subs	r0, #1
  407730:	e7e4      	b.n	4076fc <__udivmoddi4+0x284>
  407732:	4628      	mov	r0, r5
  407734:	e7d7      	b.n	4076e6 <__udivmoddi4+0x26e>
  407736:	4640      	mov	r0, r8
  407738:	e791      	b.n	40765e <__udivmoddi4+0x1e6>
  40773a:	4681      	mov	r9, r0
  40773c:	e7be      	b.n	4076bc <__udivmoddi4+0x244>
  40773e:	4601      	mov	r1, r0
  407740:	e778      	b.n	407634 <__udivmoddi4+0x1bc>
  407742:	3802      	subs	r0, #2
  407744:	443c      	add	r4, r7
  407746:	e745      	b.n	4075d4 <__udivmoddi4+0x15c>
  407748:	4608      	mov	r0, r1
  40774a:	e708      	b.n	40755e <__udivmoddi4+0xe6>
  40774c:	f1a8 0802 	sub.w	r8, r8, #2
  407750:	443d      	add	r5, r7
  407752:	e72b      	b.n	4075ac <__udivmoddi4+0x134>

00407754 <__aeabi_idiv0>:
  407754:	4770      	bx	lr
  407756:	bf00      	nop
  407758:	4d55505b 	.word	0x4d55505b
  40775c:	4f205d50 	.word	0x4f205d50
  407760:	0a204646 	.word	0x0a204646
  407764:	00000000 	.word	0x00000000
  407768:	4d55505b 	.word	0x4d55505b
  40776c:	4f205d50 	.word	0x4f205d50
  407770:	000a204e 	.word	0x000a204e
  407774:	4145485b 	.word	0x4145485b
  407778:	4f205d54 	.word	0x4f205d54
  40777c:	000a204e 	.word	0x000a204e
  407780:	4d45545b 	.word	0x4d45545b
  407784:	25205d50 	.word	0x25205d50
  407788:	5b202c64 	.word	0x5b202c64
  40778c:	54414548 	.word	0x54414548
  407790:	6425205d 	.word	0x6425205d
  407794:	505b202c 	.word	0x505b202c
  407798:	5d504d55 	.word	0x5d504d55
  40779c:	20642520 	.word	0x20642520
  4077a0:	0000000a 	.word	0x0000000a

004077a4 <sysfont_glyphs>:
  4077a4:	00000000 20000000 20202020 50502000     .......     . PP
  4077b4:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
  4077c4:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
  4077d4:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
  4077e4:	10101020 50004020 5020f820 20200000      ... @.P . P..  
  4077f4:	002020f8 00000000 00402060 00f80000     .  .....` @.....
  407804:	00000000 60000000 10080060 00804020     .......``... @..
  407814:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
  407824:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
  407834:	f81010f8 0808f080 40307088 8888f080     .........p0@....
  407844:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
  407854:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
  407864:	40206000 40201008 00081020 f800f800     .` @.. @ .......
  407874:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
  407884:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
  407894:	8888f088 808870f0 70888080 888890e0     .....p.....p....
  4078a4:	f8e09088 80f08080 80f8f880 8080e080     ................
  4078b4:	80887080 70889880 f8888888 70888888     .p.....p.......p
  4078c4:	20202020 10387020 90101010 a0908860          p8.....`...
  4078d4:	8890a0c0 80808080 88f88080 8888a8d8     ................
  4078e4:	88888888 8898a8c8 88887088 70888888     .........p.....p
  4078f4:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
  407904:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
  407914:	88202020 88888888 88887088 50888888        ......p.....P
  407924:	88888820 88d8a8a8 20508888 88888850      .........P P...
  407934:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
  407944:	38202020 20408000 e0000810 20202020        8..@ ....    
  407954:	5020e020 00000088 00000000 f8000000      . P............
  407964:	00102040 00000000 78087000 80807888     @ .......p.x.x..
  407974:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
  407984:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
  407994:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
  4079a4:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
  4079b4:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
  4079c4:	00008888 8888c8b0 70000088 70888888     ...........p...p
  4079d4:	88f00000 008080f0 78986800 00000808     .........h.x....
  4079e4:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
  4079f4:	00304840 88888800 00006898 50888888     @H0......h.....P
  407a04:	88000020 50a8a888 50880000 00885020      ......P...P P..
  407a14:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
  407a24:	10202040 20202020 40202020 20102020     @  .       @  . 
  407a34:	00004020 454c4449 00000000 51726d54      @..IDLE....TmrQ
  407a44:	00000000 20726d54 00637653 31545542     ....Tmr Svc.BUT1
  407a54:	00000a20 32545542 00000a20 33545542      ...BUT2 ...BUT3
  407a64:	00000a20 64656c6f 00000000 6c696146      ...oled....Fail
  407a74:	74206465 7263206f 65746165 656c6f20     ed to create ole
  407a84:	61742064 0a0d6b73 00000000 00327661     d task......av2.
  407a94:	524f435b 205d4953 0a206425 00000000     [CORSI] %d .....
  407aa4:	6e6f7250 20206174 00000020 65757141     Pronta   ...Aque
  407ab4:	646e6563 0000006f 74727543 2020206f     cendo...Curto   
  407ac4:	00000020 676e6f4c 2020206f 00000020      ...Longo    ...
  407ad4:	e9666143 6e6f6420 000a2165 4f525245     Caf. done!..ERRO
  407ae4:	54545220 00000a20 63617473 766f206b      RTT ...stack ov
  407af4:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....

00407b04 <_global_impure_ptr>:
  407b04:	20400028 33323130 37363534 42413938     (.@ 0123456789AB
  407b14:	46454443 00000000 33323130 37363534     CDEF....01234567
  407b24:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407b34:	0000296c                                l)..

00407b38 <blanks.7217>:
  407b38:	20202020 20202020 20202020 20202020                     

00407b48 <zeroes.7218>:
  407b48:	30303030 30303030 30303030 30303030     0000000000000000
  407b58:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00407b68 <_ctype_>:
  407b68:	20202000 20202020 28282020 20282828     .         ((((( 
  407b78:	20202020 20202020 20202020 20202020                     
  407b88:	10108820 10101010 10101010 10101010      ...............
  407b98:	04040410 04040404 10040404 10101010     ................
  407ba8:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407bb8:	01010101 01010101 01010101 10101010     ................
  407bc8:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407bd8:	02020202 02020202 02020202 10101010     ................
  407be8:	00000020 00000000 00000000 00000000      ...............
	...

00407c6c <_init>:
  407c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c6e:	bf00      	nop
  407c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c72:	bc08      	pop	{r3}
  407c74:	469e      	mov	lr, r3
  407c76:	4770      	bx	lr

00407c78 <__init_array_start>:
  407c78:	004060b9 	.word	0x004060b9

00407c7c <__frame_dummy_init_array_entry>:
  407c7c:	00400165                                e.@.

00407c80 <_fini>:
  407c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c82:	bf00      	nop
  407c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c86:	bc08      	pop	{r3}
  407c88:	469e      	mov	lr, r3
  407c8a:	4770      	bx	lr

00407c8c <__fini_array_start>:
  407c8c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 77a4 0040 0706 7d20               .....w@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <uxCriticalNesting>:
20400020:	aaaa aaaa                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	0ecc 2040                                   ..@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	71b1 0040 6b41 0040 0000 0000 7b68 0040     .q@.Ak@.....h{@.
20400954:	7b64 0040 7a8c 0040 7a8c 0040 7a8c 0040     d{@..z@..z@..z@.
20400964:	7a8c 0040 7a8c 0040 7a8c 0040 7a8c 0040     .z@..z@..z@..z@.
20400974:	7a8c 0040 7a8c 0040 ffff ffff ffff ffff     .z@..z@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
