git clone --depth 1 --no-tags https://github.com/pda/veriloghax.git f:/verilog_sva_gh_scraper/data/full_repos/349632096
git clone --depth 1 --no-tags https://github.com/ashutoshmishra10/Verilog_designed_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/349715524
git clone --depth 1 --no-tags https://github.com/18520591/Group4_CE434.git f:/verilog_sva_gh_scraper/data/full_repos/344995779
git clone --depth 1 --no-tags https://github.com/FranzLuepke/Robocol_Traction_HW.git f:/verilog_sva_gh_scraper/data/full_repos/346060157
git clone --depth 1 --no-tags https://github.com/frytkisasmaczne/ulam.git f:/verilog_sva_gh_scraper/data/full_repos/345635506
git clone --depth 1 --no-tags https://github.com/seifashraf1/Successive-Approximation-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/348074253
git clone --depth 1 --no-tags https://github.com/NicholasWatney/IDC.git f:/verilog_sva_gh_scraper/data/full_repos/348934770
git clone --depth 1 --no-tags https://github.com/chirayu2207/Floating-Point-Single-Precision-IEEE-754-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/348938728
git clone --depth 1 --no-tags https://github.com/sahuchirag/Y86-64-Processor-5-Stage-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/349038457
git clone --depth 1 --no-tags https://github.com/Shahir-Abdullah/Thesis.git f:/verilog_sva_gh_scraper/data/full_repos/347227392
git clone --depth 1 --no-tags https://github.com/choisium/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/346598943
git clone --depth 1 --no-tags https://github.com/AfvanMoopen/HDL---experiments.git f:/verilog_sva_gh_scraper/data/full_repos/346312767
git clone --depth 1 --no-tags https://github.com/iamajitsingh/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/344352981
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jhoncale.git f:/verilog_sva_gh_scraper/data/full_repos/346417490
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/ALU_CU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/347383213
git clone --depth 1 --no-tags https://github.com/acatchai/-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/344305699
git clone --depth 1 --no-tags https://github.com/AkihaDesu/Stupid-game-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/342567805
git clone --depth 1 --no-tags https://github.com/ranja-ionut/CN2_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/345427227
git clone --depth 1 --no-tags https://github.com/duanh1028/ASIC-design.git f:/verilog_sva_gh_scraper/data/full_repos/345487204
git clone --depth 1 --no-tags https://github.com/18521086-Min/Project_demo.git f:/verilog_sva_gh_scraper/data/full_repos/344988035
git clone --depth 1 --no-tags https://github.com/GauravViramgami/LeNet-1-Inference-Model-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/345074859
git clone --depth 1 --no-tags https://github.com/amisaraaah/myVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/350761362
git clone --depth 1 --no-tags https://github.com/jgustave/bitcoin_miner.git f:/verilog_sva_gh_scraper/data/full_repos/350439679
git clone --depth 1 --no-tags https://github.com/vinicmendes/TP01-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/351066795
git clone --depth 1 --no-tags https://github.com/ajaynair123/basic-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/352324982
git clone --depth 1 --no-tags https://github.com/Marcoalpz/Introduction-to-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/342610987
git clone --depth 1 --no-tags https://github.com/mfiqbal/friscv.git f:/verilog_sva_gh_scraper/data/full_repos/349412854
git clone --depth 1 --no-tags https://github.com/shrishveerasundar/ELEC374.git f:/verilog_sva_gh_scraper/data/full_repos/344944614
git clone --depth 1 --no-tags https://github.com/trevorgarr/EE371Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/345522678
git clone --depth 1 --no-tags https://github.com/harshreddyP/myrvcore.git f:/verilog_sva_gh_scraper/data/full_repos/345542175
git clone --depth 1 --no-tags https://github.com/shledon/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/345266816
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-alu-grupo15.git f:/verilog_sva_gh_scraper/data/full_repos/349065135
git clone --depth 1 --no-tags https://github.com/xinyuan96/DES_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/348723523
git clone --depth 1 --no-tags https://github.com/tokatoka/cpu-exerciese.git f:/verilog_sva_gh_scraper/data/full_repos/350321776
git clone --depth 1 --no-tags https://github.com/wkxfudan/MyFPGApj.git f:/verilog_sva_gh_scraper/data/full_repos/350613196
git clone --depth 1 --no-tags https://github.com/KevinTraan/Verilog-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/349922207
git clone --depth 1 --no-tags https://github.com/VitorAguiarT/Projetos-SistemasDigitais2020.1.git f:/verilog_sva_gh_scraper/data/full_repos/349577255
git clone --depth 1 --no-tags https://github.com/IzzyEhnes/8x1_MUX.git f:/verilog_sva_gh_scraper/data/full_repos/343237235
git clone --depth 1 --no-tags https://github.com/michael-swan/VideoSync.git f:/verilog_sva_gh_scraper/data/full_repos/342457289
git clone --depth 1 --no-tags https://github.com/El-Gayar/ITI41-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/344824974
git clone --depth 1 --no-tags https://github.com/keechang-choi/csed311-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/344855993
git clone --depth 1 --no-tags https://github.com/seifashraf1/32-bit-Serial-Parallel-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/347779850
git clone --depth 1 --no-tags https://github.com/r0667002/CA-project.git f:/verilog_sva_gh_scraper/data/full_repos/347713595
git clone --depth 1 --no-tags https://github.com/alexandru-vasilescu/Procesor-RISC-V-in-Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/347727180
git clone --depth 1 --no-tags https://github.com/omariosman/ADC.git f:/verilog_sva_gh_scraper/data/full_repos/348124967
git clone --depth 1 --no-tags https://github.com/VickeyZ/CPUorg-and-CPUarc.git f:/verilog_sva_gh_scraper/data/full_repos/346573055
git clone --depth 1 --no-tags https://github.com/crlarsen/sigmul.git f:/verilog_sva_gh_scraper/data/full_repos/346498218
git clone --depth 1 --no-tags https://github.com/NiloDrumond/cpu_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/350725239
git clone --depth 1 --no-tags https://github.com/M-Gurgel/DemoIcestickAPIO.git f:/verilog_sva_gh_scraper/data/full_repos/350526147
git clone --depth 1 --no-tags https://github.com/rovasile/message_decryption_in_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/351399510
git clone --depth 1 --no-tags https://github.com/Sardaan/shemota-1-lab.git f:/verilog_sva_gh_scraper/data/full_repos/351405727
git clone --depth 1 --no-tags https://github.com/noahgmlee/ELEC374_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/351155837
git clone --depth 1 --no-tags https://github.com/motorcyclehead/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/342380446
git clone --depth 1 --no-tags https://github.com/khyamling/Vexriscv_Agilex.git f:/verilog_sva_gh_scraper/data/full_repos/342554823
git clone --depth 1 --no-tags https://github.com/BeeRHaZaRD/Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/344263014
git clone --depth 1 --no-tags https://github.com/festrada68/Microblaze-and-AES-Encryption-Core-Performance-Benchamarking.git f:/verilog_sva_gh_scraper/data/full_repos/341683206
git clone --depth 1 --no-tags https://github.com/mashinakatherina/Circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/342825817
git clone --depth 1 --no-tags https://github.com/18520877/BONK.git f:/verilog_sva_gh_scraper/data/full_repos/343714939
git clone --depth 1 --no-tags https://github.com/TeddyJack/tuner4ch-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/351441796
git clone --depth 1 --no-tags https://github.com/HaoMChiang/MIPS_Pipeline_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/341711034
git clone --depth 1 --no-tags https://github.com/develone/SpinalKeyboardtest.git f:/verilog_sva_gh_scraper/data/full_repos/346393588
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-dfcantors.git f:/verilog_sva_gh_scraper/data/full_repos/346416805
git clone --depth 1 --no-tags https://github.com/khsu95/Verilog_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/345422820
git clone --depth 1 --no-tags https://github.com/sausagejohnson/go-board-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/341676779
git clone --depth 1 --no-tags https://github.com/puneet/Register_Verification_temp.git f:/verilog_sva_gh_scraper/data/full_repos/341494484
git clone --depth 1 --no-tags https://github.com/ordlucas/verilog-mips.git f:/verilog_sva_gh_scraper/data/full_repos/343239120
git clone --depth 1 --no-tags https://github.com/jtlien/cray2.git f:/verilog_sva_gh_scraper/data/full_repos/343278735
git clone --depth 1 --no-tags https://github.com/HuyPDM/MIPS-pineline-.git f:/verilog_sva_gh_scraper/data/full_repos/341829390
git clone --depth 1 --no-tags https://github.com/Long-jm/verilog-hw.git f:/verilog_sva_gh_scraper/data/full_repos/341950747
git clone --depth 1 --no-tags https://github.com/Deepaklal123/DSD_by_Deepak.git f:/verilog_sva_gh_scraper/data/full_repos/342234415
git clone --depth 1 --no-tags https://github.com/salvoronis/FFBD_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/343154966
git clone --depth 1 --no-tags https://github.com/OmarMesheh/Base-Converter-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/343475896
git clone --depth 1 --no-tags https://github.com/modo-elision/VceMENotes.git f:/verilog_sva_gh_scraper/data/full_repos/345009220
git clone --depth 1 --no-tags https://github.com/aktastunahan/Mano-Basic-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/344174398
git clone --depth 1 --no-tags https://github.com/UndefeatedSunny/AMBA-APB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/351796465
git clone --depth 1 --no-tags https://github.com/sjyoopostech/source_CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/352544172
git clone --depth 1 --no-tags https://github.com/lsylsyzz/github.git f:/verilog_sva_gh_scraper/data/full_repos/350958305
git clone --depth 1 --no-tags https://github.com/WillKennedy2022/elec374-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/345694723
git clone --depth 1 --no-tags https://github.com/ASAD-BE18/DigitalSystemDesign.git f:/verilog_sva_gh_scraper/data/full_repos/346641006
git clone --depth 1 --no-tags https://github.com/pragya919/Y86_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/346720169
git clone --depth 1 --no-tags https://github.com/amirrezatav/Verilog_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/346479971
git clone --depth 1 --no-tags https://github.com/Eddie0214/clk_mux_glitch_free.git f:/verilog_sva_gh_scraper/data/full_repos/347341813
git clone --depth 1 --no-tags https://github.com/andres091096/fwht.git f:/verilog_sva_gh_scraper/data/full_repos/351122738
git clone --depth 1 --no-tags https://github.com/sergiuvoicu/Ceasar-Scytale-ZigZag-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/349137781
git clone --depth 1 --no-tags https://github.com/gettls/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/352312844
git clone --depth 1 --no-tags https://github.com/pedrorgleite/Cpen-311.git f:/verilog_sva_gh_scraper/data/full_repos/342655926
git clone --depth 1 --no-tags https://github.com/AizazLarik/ADSD_Project_Fall_2020.git f:/verilog_sva_gh_scraper/data/full_repos/342773891
git clone --depth 1 --no-tags https://github.com/RW-FPGA-devel-Team/cbm_sid.git f:/verilog_sva_gh_scraper/data/full_repos/342505467
git clone --depth 1 --no-tags https://github.com/TCristian1998/-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/342856545
git clone --depth 1 --no-tags https://github.com/IoanaMarin1106/RISC_V_Processor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/342894679
git clone --depth 1 --no-tags https://github.com/yczheng-hit/Vending-Machine-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/349905081
git clone --depth 1 --no-tags https://github.com/mwolak07/HackFRee-Workshop-2020.git f:/verilog_sva_gh_scraper/data/full_repos/351283142
git clone --depth 1 --no-tags https://github.com/seancourtney271/CSE490.git f:/verilog_sva_gh_scraper/data/full_repos/350133490
git clone --depth 1 --no-tags https://github.com/MohammadRostami71/Full-Scan-Design-For-Test.git f:/verilog_sva_gh_scraper/data/full_repos/349375119
git clone --depth 1 --no-tags https://github.com/TeddyJack/ast_upum.git f:/verilog_sva_gh_scraper/data/full_repos/351464392
git clone --depth 1 --no-tags https://github.com/crlarsen/sigmul_10-2.git f:/verilog_sva_gh_scraper/data/full_repos/351534364
git clone --depth 1 --no-tags https://github.com/kartikeyrai-me/Image-Processing-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/351702075
git clone --depth 1 --no-tags https://github.com/liaukovv/single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/352363233
git clone --depth 1 --no-tags https://github.com/Arenngor/ECE-2700-MUX.git f:/verilog_sva_gh_scraper/data/full_repos/343659307
git clone --depth 1 --no-tags https://github.com/nerdynewt/coincidence-counter.git f:/verilog_sva_gh_scraper/data/full_repos/342238142
