library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity control is
port(ent1,ent2: in std_logic_vector(2 downto 0);
		dir1,dir2: in std_logic_vector(2 downto 0);
	  selector: in std_logic_vector(1 downto 0);
	  opcode: in std_logic_vector(3 downto 0);
	  opALU: out std_logic_vector(3 downto 0);
	  outA,outB: out std_logic_vector(2 downto 0);
	  sal: out std_logic_vector(13 downto 0));
end entity;

architecture behavior of control is

begin

with selector select 
sal <= "01"& when "01",
	"10"&"0001"&de_instruc(9 downto 0) when "10";

with selector select
outA <= ent1 when "01",
		dir1 when "10",
		(others =>'0') when others;
		
with selector select
outB <= ent2 when "01",
		dir2 when "10",
		(others =>'0') when others;
		

with selector select
opALU <= opcode when "01",
		"0001" when "10",
		(others =>'0') when others;

end architecture;