
scheduler_lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cc0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002dcc  08002dcc  00012dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002df4  08002df4  00020044  2**0
                  CONTENTS
  4 .ARM          00000000  08002df4  08002df4  00020044  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002df4  08002df4  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002df4  08002df4  00012df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002df8  08002df8  00012df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08002dfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000044  08002e40  00020044  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  08002e40  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a10d  00000000  00000000  0002006d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e71  00000000  00000000  0002a17a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002bff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002cac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017511  00000000  00000000  0002d450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d692  00000000  00000000  00044961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082657  00000000  00000000  00051ff3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d464a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002998  00000000  00000000  000d46a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000044 	.word	0x20000044
 8000128:	00000000 	.word	0x00000000
 800012c:	08002db4 	.word	0x08002db4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000048 	.word	0x20000048
 8000148:	08002db4 	.word	0x08002db4

0800014c <is_button_pressed>:
static	int					button_flag_Press1s[NO_OF_BUTTONS] = {0, 0, 0};
static	int					counter_button_flag_Press1s[NO_OF_BUTTONS] = {0, 0, 0};
GPIO_TypeDef* Button_Ports[] = {BUTTON1_GPIO_Port, BUTTON2_GPIO_Port, BUTTON3_GPIO_Port};
uint16_t Button_Pins[] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};

int is_button_pressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag_Press[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <is_button_pressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <is_button_pressed+0x22>
		button_flag_Press[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <is_button_pressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <is_button_pressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000060 	.word	0x20000060

08000180 <is_button_pressed_1s>:

int is_button_pressed_1s(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	if(button_flag_Press1s[index] == 1){
 8000188:	4a09      	ldr	r2, [pc, #36]	; (80001b0 <is_button_pressed_1s+0x30>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000190:	2b01      	cmp	r3, #1
 8000192:	d106      	bne.n	80001a2 <is_button_pressed_1s+0x22>
		button_flag_Press1s[index] = 0;
 8000194:	4a06      	ldr	r2, [pc, #24]	; (80001b0 <is_button_pressed_1s+0x30>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	2100      	movs	r1, #0
 800019a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800019e:	2301      	movs	r3, #1
 80001a0:	e000      	b.n	80001a4 <is_button_pressed_1s+0x24>
	}
	return 0;
 80001a2:	2300      	movs	r3, #0
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	2000006c 	.word	0x2000006c

080001b4 <getKeyInput>:


void getKeyInput(){
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 80001ba:	2300      	movs	r3, #0
 80001bc:	607b      	str	r3, [r7, #4]
 80001be:	e079      	b.n	80002b4 <getKeyInput+0x100>
		Key0[i] = Key1[i];
 80001c0:	4a40      	ldr	r2, [pc, #256]	; (80002c4 <getKeyInput+0x110>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	4413      	add	r3, r2
 80001c6:	7819      	ldrb	r1, [r3, #0]
 80001c8:	4a3f      	ldr	r2, [pc, #252]	; (80002c8 <getKeyInput+0x114>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	4413      	add	r3, r2
 80001ce:	460a      	mov	r2, r1
 80001d0:	701a      	strb	r2, [r3, #0]
		Key1[i] = Key2[i];
 80001d2:	4a3e      	ldr	r2, [pc, #248]	; (80002cc <getKeyInput+0x118>)
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	4413      	add	r3, r2
 80001d8:	7819      	ldrb	r1, [r3, #0]
 80001da:	4a3a      	ldr	r2, [pc, #232]	; (80002c4 <getKeyInput+0x110>)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	4413      	add	r3, r2
 80001e0:	460a      	mov	r2, r1
 80001e2:	701a      	strb	r2, [r3, #0]
		Key2[i] = HAL_GPIO_ReadPin(Button_Ports[i], Button_Pins[i]);
 80001e4:	4a3a      	ldr	r2, [pc, #232]	; (80002d0 <getKeyInput+0x11c>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ec:	4939      	ldr	r1, [pc, #228]	; (80002d4 <getKeyInput+0x120>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001f4:	4619      	mov	r1, r3
 80001f6:	4610      	mov	r0, r2
 80001f8:	f001 fdb0 	bl	8001d5c <HAL_GPIO_ReadPin>
 80001fc:	4603      	mov	r3, r0
 80001fe:	4619      	mov	r1, r3
 8000200:	4a32      	ldr	r2, [pc, #200]	; (80002cc <getKeyInput+0x118>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	4413      	add	r3, r2
 8000206:	460a      	mov	r2, r1
 8000208:	701a      	strb	r2, [r3, #0]
		if((Key0[i] == Key1[i]) && (Key1[i] == Key2[i])){
 800020a:	4a2f      	ldr	r2, [pc, #188]	; (80002c8 <getKeyInput+0x114>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	4413      	add	r3, r2
 8000210:	781a      	ldrb	r2, [r3, #0]
 8000212:	492c      	ldr	r1, [pc, #176]	; (80002c4 <getKeyInput+0x110>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	440b      	add	r3, r1
 8000218:	781b      	ldrb	r3, [r3, #0]
 800021a:	429a      	cmp	r2, r3
 800021c:	d147      	bne.n	80002ae <getKeyInput+0xfa>
 800021e:	4a29      	ldr	r2, [pc, #164]	; (80002c4 <getKeyInput+0x110>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	4413      	add	r3, r2
 8000224:	781a      	ldrb	r2, [r3, #0]
 8000226:	4929      	ldr	r1, [pc, #164]	; (80002cc <getKeyInput+0x118>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	440b      	add	r3, r1
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	429a      	cmp	r2, r3
 8000230:	d13d      	bne.n	80002ae <getKeyInput+0xfa>
			if(buttonBuffer[i] != Key2[i]){
 8000232:	4a29      	ldr	r2, [pc, #164]	; (80002d8 <getKeyInput+0x124>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	4413      	add	r3, r2
 8000238:	781a      	ldrb	r2, [r3, #0]
 800023a:	4924      	ldr	r1, [pc, #144]	; (80002cc <getKeyInput+0x118>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	440b      	add	r3, r1
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	429a      	cmp	r2, r3
 8000244:	d014      	beq.n	8000270 <getKeyInput+0xbc>
				buttonBuffer[i] = Key2[i];
 8000246:	4a21      	ldr	r2, [pc, #132]	; (80002cc <getKeyInput+0x118>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4413      	add	r3, r2
 800024c:	7819      	ldrb	r1, [r3, #0]
 800024e:	4a22      	ldr	r2, [pc, #136]	; (80002d8 <getKeyInput+0x124>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	4413      	add	r3, r2
 8000254:	460a      	mov	r2, r1
 8000256:	701a      	strb	r2, [r3, #0]
				if(Key2[i] == PRESSED_STATE){
 8000258:	4a1c      	ldr	r2, [pc, #112]	; (80002cc <getKeyInput+0x118>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	4413      	add	r3, r2
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d124      	bne.n	80002ae <getKeyInput+0xfa>
					//todo
					button_flag_Press[i] = 1;
 8000264:	4a1d      	ldr	r2, [pc, #116]	; (80002dc <getKeyInput+0x128>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2101      	movs	r1, #1
 800026a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800026e:	e01e      	b.n	80002ae <getKeyInput+0xfa>
				}
			}
			else{
				counter_button_flag_Press1s[i]++;
 8000270:	4a1b      	ldr	r2, [pc, #108]	; (80002e0 <getKeyInput+0x12c>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000278:	1c5a      	adds	r2, r3, #1
 800027a:	4919      	ldr	r1, [pc, #100]	; (80002e0 <getKeyInput+0x12c>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counter_button_flag_Press1s[i] >= DURATION_FOR_AUTO_INCREASING){
 8000282:	4a17      	ldr	r2, [pc, #92]	; (80002e0 <getKeyInput+0x12c>)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028a:	2b13      	cmp	r3, #19
 800028c:	dd0f      	ble.n	80002ae <getKeyInput+0xfa>
					if(Key2[i] == PRESSED_STATE){
 800028e:	4a0f      	ldr	r2, [pc, #60]	; (80002cc <getKeyInput+0x118>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	4413      	add	r3, r2
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d104      	bne.n	80002a4 <getKeyInput+0xf0>
						button_flag_Press1s[i] = 1;
 800029a:	4a12      	ldr	r2, [pc, #72]	; (80002e4 <getKeyInput+0x130>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2101      	movs	r1, #1
 80002a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					}
					counter_button_flag_Press1s[i] = 0;
 80002a4:	4a0e      	ldr	r2, [pc, #56]	; (80002e0 <getKeyInput+0x12c>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2100      	movs	r1, #0
 80002aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NO_OF_BUTTONS; i++){
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	3301      	adds	r3, #1
 80002b2:	607b      	str	r3, [r7, #4]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2b02      	cmp	r3, #2
 80002b8:	dd82      	ble.n	80001c0 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002ba:	bf00      	nop
 80002bc:	bf00      	nop
 80002be:	3708      	adds	r7, #8
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	20000008 	.word	0x20000008
 80002c8:	20000004 	.word	0x20000004
 80002cc:	2000000c 	.word	0x2000000c
 80002d0:	20000010 	.word	0x20000010
 80002d4:	2000001c 	.word	0x2000001c
 80002d8:	20000000 	.word	0x20000000
 80002dc:	20000060 	.word	0x20000060
 80002e0:	20000078 	.word	0x20000078
 80002e4:	2000006c 	.word	0x2000006c

080002e8 <display7SEG>:
 *      Author: ASUS
 */


#include "display7SEG.h"
void display7SEG(int num){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	2b09      	cmp	r3, #9
 80002f4:	f200 8180 	bhi.w	80005f8 <display7SEG+0x310>
 80002f8:	a201      	add	r2, pc, #4	; (adr r2, 8000300 <display7SEG+0x18>)
 80002fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002fe:	bf00      	nop
 8000300:	08000329 	.word	0x08000329
 8000304:	08000371 	.word	0x08000371
 8000308:	080003b9 	.word	0x080003b9
 800030c:	08000401 	.word	0x08000401
 8000310:	08000449 	.word	0x08000449
 8000314:	08000491 	.word	0x08000491
 8000318:	080004d9 	.word	0x080004d9
 800031c:	08000521 	.word	0x08000521
 8000320:	08000569 	.word	0x08000569
 8000324:	080005b1 	.word	0x080005b1

	switch(num){
		case 0:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	2101      	movs	r1, #1
 800032c:	48b5      	ldr	r0, [pc, #724]	; (8000604 <display7SEG+0x31c>)
 800032e:	f001 fd2c 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8000332:	2200      	movs	r2, #0
 8000334:	2102      	movs	r1, #2
 8000336:	48b3      	ldr	r0, [pc, #716]	; (8000604 <display7SEG+0x31c>)
 8000338:	f001 fd27 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	2104      	movs	r1, #4
 8000340:	48b0      	ldr	r0, [pc, #704]	; (8000604 <display7SEG+0x31c>)
 8000342:	f001 fd22 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 8000346:	2200      	movs	r2, #0
 8000348:	2108      	movs	r1, #8
 800034a:	48ae      	ldr	r0, [pc, #696]	; (8000604 <display7SEG+0x31c>)
 800034c:	f001 fd1d 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_RESET);
 8000350:	2200      	movs	r2, #0
 8000352:	2110      	movs	r1, #16
 8000354:	48ab      	ldr	r0, [pc, #684]	; (8000604 <display7SEG+0x31c>)
 8000356:	f001 fd18 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	2120      	movs	r1, #32
 800035e:	48a9      	ldr	r0, [pc, #676]	; (8000604 <display7SEG+0x31c>)
 8000360:	f001 fd13 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8000364:	2201      	movs	r2, #1
 8000366:	2140      	movs	r1, #64	; 0x40
 8000368:	48a6      	ldr	r0, [pc, #664]	; (8000604 <display7SEG+0x31c>)
 800036a:	f001 fd0e 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 800036e:	e144      	b.n	80005fa <display7SEG+0x312>
		case 1:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 8000370:	2201      	movs	r2, #1
 8000372:	2101      	movs	r1, #1
 8000374:	48a3      	ldr	r0, [pc, #652]	; (8000604 <display7SEG+0x31c>)
 8000376:	f001 fd08 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 800037a:	2200      	movs	r2, #0
 800037c:	2102      	movs	r1, #2
 800037e:	48a1      	ldr	r0, [pc, #644]	; (8000604 <display7SEG+0x31c>)
 8000380:	f001 fd03 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 8000384:	2200      	movs	r2, #0
 8000386:	2104      	movs	r1, #4
 8000388:	489e      	ldr	r0, [pc, #632]	; (8000604 <display7SEG+0x31c>)
 800038a:	f001 fcfe 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_SET);
 800038e:	2201      	movs	r2, #1
 8000390:	2108      	movs	r1, #8
 8000392:	489c      	ldr	r0, [pc, #624]	; (8000604 <display7SEG+0x31c>)
 8000394:	f001 fcf9 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 8000398:	2201      	movs	r2, #1
 800039a:	2110      	movs	r1, #16
 800039c:	4899      	ldr	r0, [pc, #612]	; (8000604 <display7SEG+0x31c>)
 800039e:	f001 fcf4 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_SET);
 80003a2:	2201      	movs	r2, #1
 80003a4:	2120      	movs	r1, #32
 80003a6:	4897      	ldr	r0, [pc, #604]	; (8000604 <display7SEG+0x31c>)
 80003a8:	f001 fcef 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2140      	movs	r1, #64	; 0x40
 80003b0:	4894      	ldr	r0, [pc, #592]	; (8000604 <display7SEG+0x31c>)
 80003b2:	f001 fcea 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 80003b6:	e120      	b.n	80005fa <display7SEG+0x312>
		case 2:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2101      	movs	r1, #1
 80003bc:	4891      	ldr	r0, [pc, #580]	; (8000604 <display7SEG+0x31c>)
 80003be:	f001 fce4 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2102      	movs	r1, #2
 80003c6:	488f      	ldr	r0, [pc, #572]	; (8000604 <display7SEG+0x31c>)
 80003c8:	f001 fcdf 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2104      	movs	r1, #4
 80003d0:	488c      	ldr	r0, [pc, #560]	; (8000604 <display7SEG+0x31c>)
 80003d2:	f001 fcda 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2108      	movs	r1, #8
 80003da:	488a      	ldr	r0, [pc, #552]	; (8000604 <display7SEG+0x31c>)
 80003dc:	f001 fcd5 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2110      	movs	r1, #16
 80003e4:	4887      	ldr	r0, [pc, #540]	; (8000604 <display7SEG+0x31c>)
 80003e6:	f001 fcd0 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_SET);
 80003ea:	2201      	movs	r2, #1
 80003ec:	2120      	movs	r1, #32
 80003ee:	4885      	ldr	r0, [pc, #532]	; (8000604 <display7SEG+0x31c>)
 80003f0:	f001 fccb 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80003f4:	2200      	movs	r2, #0
 80003f6:	2140      	movs	r1, #64	; 0x40
 80003f8:	4882      	ldr	r0, [pc, #520]	; (8000604 <display7SEG+0x31c>)
 80003fa:	f001 fcc6 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 80003fe:	e0fc      	b.n	80005fa <display7SEG+0x312>
		case 3:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	2101      	movs	r1, #1
 8000404:	487f      	ldr	r0, [pc, #508]	; (8000604 <display7SEG+0x31c>)
 8000406:	f001 fcc0 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	2102      	movs	r1, #2
 800040e:	487d      	ldr	r0, [pc, #500]	; (8000604 <display7SEG+0x31c>)
 8000410:	f001 fcbb 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	2104      	movs	r1, #4
 8000418:	487a      	ldr	r0, [pc, #488]	; (8000604 <display7SEG+0x31c>)
 800041a:	f001 fcb6 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2108      	movs	r1, #8
 8000422:	4878      	ldr	r0, [pc, #480]	; (8000604 <display7SEG+0x31c>)
 8000424:	f001 fcb1 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 8000428:	2201      	movs	r2, #1
 800042a:	2110      	movs	r1, #16
 800042c:	4875      	ldr	r0, [pc, #468]	; (8000604 <display7SEG+0x31c>)
 800042e:	f001 fcac 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_SET);
 8000432:	2201      	movs	r2, #1
 8000434:	2120      	movs	r1, #32
 8000436:	4873      	ldr	r0, [pc, #460]	; (8000604 <display7SEG+0x31c>)
 8000438:	f001 fca7 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	2140      	movs	r1, #64	; 0x40
 8000440:	4870      	ldr	r0, [pc, #448]	; (8000604 <display7SEG+0x31c>)
 8000442:	f001 fca2 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 8000446:	e0d8      	b.n	80005fa <display7SEG+0x312>
		case 4:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 8000448:	2201      	movs	r2, #1
 800044a:	2101      	movs	r1, #1
 800044c:	486d      	ldr	r0, [pc, #436]	; (8000604 <display7SEG+0x31c>)
 800044e:	f001 fc9c 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8000452:	2200      	movs	r2, #0
 8000454:	2102      	movs	r1, #2
 8000456:	486b      	ldr	r0, [pc, #428]	; (8000604 <display7SEG+0x31c>)
 8000458:	f001 fc97 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2104      	movs	r1, #4
 8000460:	4868      	ldr	r0, [pc, #416]	; (8000604 <display7SEG+0x31c>)
 8000462:	f001 fc92 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_SET);
 8000466:	2201      	movs	r2, #1
 8000468:	2108      	movs	r1, #8
 800046a:	4866      	ldr	r0, [pc, #408]	; (8000604 <display7SEG+0x31c>)
 800046c:	f001 fc8d 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 8000470:	2201      	movs	r2, #1
 8000472:	2110      	movs	r1, #16
 8000474:	4863      	ldr	r0, [pc, #396]	; (8000604 <display7SEG+0x31c>)
 8000476:	f001 fc88 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	2120      	movs	r1, #32
 800047e:	4861      	ldr	r0, [pc, #388]	; (8000604 <display7SEG+0x31c>)
 8000480:	f001 fc83 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	2140      	movs	r1, #64	; 0x40
 8000488:	485e      	ldr	r0, [pc, #376]	; (8000604 <display7SEG+0x31c>)
 800048a:	f001 fc7e 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 800048e:	e0b4      	b.n	80005fa <display7SEG+0x312>
		case 5:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	2101      	movs	r1, #1
 8000494:	485b      	ldr	r0, [pc, #364]	; (8000604 <display7SEG+0x31c>)
 8000496:	f001 fc78 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 800049a:	2201      	movs	r2, #1
 800049c:	2102      	movs	r1, #2
 800049e:	4859      	ldr	r0, [pc, #356]	; (8000604 <display7SEG+0x31c>)
 80004a0:	f001 fc73 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2104      	movs	r1, #4
 80004a8:	4856      	ldr	r0, [pc, #344]	; (8000604 <display7SEG+0x31c>)
 80004aa:	f001 fc6e 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	2108      	movs	r1, #8
 80004b2:	4854      	ldr	r0, [pc, #336]	; (8000604 <display7SEG+0x31c>)
 80004b4:	f001 fc69 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 80004b8:	2201      	movs	r2, #1
 80004ba:	2110      	movs	r1, #16
 80004bc:	4851      	ldr	r0, [pc, #324]	; (8000604 <display7SEG+0x31c>)
 80004be:	f001 fc64 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	2120      	movs	r1, #32
 80004c6:	484f      	ldr	r0, [pc, #316]	; (8000604 <display7SEG+0x31c>)
 80004c8:	f001 fc5f 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80004cc:	2200      	movs	r2, #0
 80004ce:	2140      	movs	r1, #64	; 0x40
 80004d0:	484c      	ldr	r0, [pc, #304]	; (8000604 <display7SEG+0x31c>)
 80004d2:	f001 fc5a 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 80004d6:	e090      	b.n	80005fa <display7SEG+0x312>
		case 6:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 80004d8:	2200      	movs	r2, #0
 80004da:	2101      	movs	r1, #1
 80004dc:	4849      	ldr	r0, [pc, #292]	; (8000604 <display7SEG+0x31c>)
 80004de:	f001 fc54 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 80004e2:	2201      	movs	r2, #1
 80004e4:	2102      	movs	r1, #2
 80004e6:	4847      	ldr	r0, [pc, #284]	; (8000604 <display7SEG+0x31c>)
 80004e8:	f001 fc4f 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2104      	movs	r1, #4
 80004f0:	4844      	ldr	r0, [pc, #272]	; (8000604 <display7SEG+0x31c>)
 80004f2:	f001 fc4a 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 80004f6:	2200      	movs	r2, #0
 80004f8:	2108      	movs	r1, #8
 80004fa:	4842      	ldr	r0, [pc, #264]	; (8000604 <display7SEG+0x31c>)
 80004fc:	f001 fc45 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	2110      	movs	r1, #16
 8000504:	483f      	ldr	r0, [pc, #252]	; (8000604 <display7SEG+0x31c>)
 8000506:	f001 fc40 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	2120      	movs	r1, #32
 800050e:	483d      	ldr	r0, [pc, #244]	; (8000604 <display7SEG+0x31c>)
 8000510:	f001 fc3b 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	2140      	movs	r1, #64	; 0x40
 8000518:	483a      	ldr	r0, [pc, #232]	; (8000604 <display7SEG+0x31c>)
 800051a:	f001 fc36 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 800051e:	e06c      	b.n	80005fa <display7SEG+0x312>
		case 7:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	2101      	movs	r1, #1
 8000524:	4837      	ldr	r0, [pc, #220]	; (8000604 <display7SEG+0x31c>)
 8000526:	f001 fc30 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	2102      	movs	r1, #2
 800052e:	4835      	ldr	r0, [pc, #212]	; (8000604 <display7SEG+0x31c>)
 8000530:	f001 fc2b 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 8000534:	2200      	movs	r2, #0
 8000536:	2104      	movs	r1, #4
 8000538:	4832      	ldr	r0, [pc, #200]	; (8000604 <display7SEG+0x31c>)
 800053a:	f001 fc26 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	2108      	movs	r1, #8
 8000542:	4830      	ldr	r0, [pc, #192]	; (8000604 <display7SEG+0x31c>)
 8000544:	f001 fc21 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 8000548:	2201      	movs	r2, #1
 800054a:	2110      	movs	r1, #16
 800054c:	482d      	ldr	r0, [pc, #180]	; (8000604 <display7SEG+0x31c>)
 800054e:	f001 fc1c 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_SET);
 8000552:	2201      	movs	r2, #1
 8000554:	2120      	movs	r1, #32
 8000556:	482b      	ldr	r0, [pc, #172]	; (8000604 <display7SEG+0x31c>)
 8000558:	f001 fc17 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 800055c:	2201      	movs	r2, #1
 800055e:	2140      	movs	r1, #64	; 0x40
 8000560:	4828      	ldr	r0, [pc, #160]	; (8000604 <display7SEG+0x31c>)
 8000562:	f001 fc12 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 8000566:	e048      	b.n	80005fa <display7SEG+0x312>
		case 8:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000568:	2200      	movs	r2, #0
 800056a:	2101      	movs	r1, #1
 800056c:	4825      	ldr	r0, [pc, #148]	; (8000604 <display7SEG+0x31c>)
 800056e:	f001 fc0c 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	2102      	movs	r1, #2
 8000576:	4823      	ldr	r0, [pc, #140]	; (8000604 <display7SEG+0x31c>)
 8000578:	f001 fc07 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2104      	movs	r1, #4
 8000580:	4820      	ldr	r0, [pc, #128]	; (8000604 <display7SEG+0x31c>)
 8000582:	f001 fc02 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	2108      	movs	r1, #8
 800058a:	481e      	ldr	r0, [pc, #120]	; (8000604 <display7SEG+0x31c>)
 800058c:	f001 fbfd 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2110      	movs	r1, #16
 8000594:	481b      	ldr	r0, [pc, #108]	; (8000604 <display7SEG+0x31c>)
 8000596:	f001 fbf8 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	2120      	movs	r1, #32
 800059e:	4819      	ldr	r0, [pc, #100]	; (8000604 <display7SEG+0x31c>)
 80005a0:	f001 fbf3 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	2140      	movs	r1, #64	; 0x40
 80005a8:	4816      	ldr	r0, [pc, #88]	; (8000604 <display7SEG+0x31c>)
 80005aa:	f001 fbee 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 80005ae:	e024      	b.n	80005fa <display7SEG+0x312>
		case 9:
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 80005b0:	2200      	movs	r2, #0
 80005b2:	2101      	movs	r1, #1
 80005b4:	4813      	ldr	r0, [pc, #76]	; (8000604 <display7SEG+0x31c>)
 80005b6:	f001 fbe8 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2102      	movs	r1, #2
 80005be:	4811      	ldr	r0, [pc, #68]	; (8000604 <display7SEG+0x31c>)
 80005c0:	f001 fbe3 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2104      	movs	r1, #4
 80005c8:	480e      	ldr	r0, [pc, #56]	; (8000604 <display7SEG+0x31c>)
 80005ca:	f001 fbde 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2108      	movs	r1, #8
 80005d2:	480c      	ldr	r0, [pc, #48]	; (8000604 <display7SEG+0x31c>)
 80005d4:	f001 fbd9 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	2110      	movs	r1, #16
 80005dc:	4809      	ldr	r0, [pc, #36]	; (8000604 <display7SEG+0x31c>)
 80005de:	f001 fbd4 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2120      	movs	r1, #32
 80005e6:	4807      	ldr	r0, [pc, #28]	; (8000604 <display7SEG+0x31c>)
 80005e8:	f001 fbcf 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2140      	movs	r1, #64	; 0x40
 80005f0:	4804      	ldr	r0, [pc, #16]	; (8000604 <display7SEG+0x31c>)
 80005f2:	f001 fbca 	bl	8001d8a <HAL_GPIO_WritePin>
			break;
 80005f6:	e000      	b.n	80005fa <display7SEG+0x312>
		default:
			break;
 80005f8:	bf00      	nop
	}
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	40010c00 	.word	0x40010c00

08000608 <fsm_automatic>:
 *      Author: ASUS
 */
#include "fsm_automatic.h"
#include "global.h"

void fsm_automatic(){
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	switch(status){
 800060c:	4b86      	ldr	r3, [pc, #536]	; (8000828 <fsm_automatic+0x220>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	3b01      	subs	r3, #1
 8000612:	2b04      	cmp	r3, #4
 8000614:	f200 816b 	bhi.w	80008ee <fsm_automatic+0x2e6>
 8000618:	a201      	add	r2, pc, #4	; (adr r2, 8000620 <fsm_automatic+0x18>)
 800061a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061e:	bf00      	nop
 8000620:	08000635 	.word	0x08000635
 8000624:	08000659 	.word	0x08000659
 8000628:	080006f1 	.word	0x080006f1
 800062c:	08000791 	.word	0x08000791
 8000630:	08000851 	.word	0x08000851
		case INIT:
			//clear_all_led();
			timeWay1 = timeRed;
 8000634:	4b7d      	ldr	r3, [pc, #500]	; (800082c <fsm_automatic+0x224>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a7d      	ldr	r2, [pc, #500]	; (8000830 <fsm_automatic+0x228>)
 800063a:	6013      	str	r3, [r2, #0]
			timeWay2 = timeGreen;
 800063c:	4b7d      	ldr	r3, [pc, #500]	; (8000834 <fsm_automatic+0x22c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a7d      	ldr	r2, [pc, #500]	; (8000838 <fsm_automatic+0x230>)
 8000642:	6013      	str	r3, [r2, #0]
			status = RED1_GREEN2;
 8000644:	4b78      	ldr	r3, [pc, #480]	; (8000828 <fsm_automatic+0x220>)
 8000646:	2202      	movs	r2, #2
 8000648:	601a      	str	r2, [r3, #0]
			mode = 1;
 800064a:	4b7c      	ldr	r3, [pc, #496]	; (800083c <fsm_automatic+0x234>)
 800064c:	2201      	movs	r2, #1
 800064e:	601a      	str	r2, [r3, #0]
			counter = 4;
 8000650:	4b7b      	ldr	r3, [pc, #492]	; (8000840 <fsm_automatic+0x238>)
 8000652:	2204      	movs	r2, #4
 8000654:	601a      	str	r2, [r3, #0]
			break;
 8000656:	e153      	b.n	8000900 <fsm_automatic+0x2f8>

		case RED1_GREEN2:
			red1_and_green2();
 8000658:	f000 fdfc 	bl	8001254 <red1_and_green2>

				if(counter <= 0){
 800065c:	4b78      	ldr	r3, [pc, #480]	; (8000840 <fsm_automatic+0x238>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	dc14      	bgt.n	800068e <fsm_automatic+0x86>
					counter = 4;
 8000664:	4b76      	ldr	r3, [pc, #472]	; (8000840 <fsm_automatic+0x238>)
 8000666:	2204      	movs	r2, #4
 8000668:	601a      	str	r2, [r3, #0]

					if(timeWay1 > 0){
 800066a:	4b71      	ldr	r3, [pc, #452]	; (8000830 <fsm_automatic+0x228>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	dd04      	ble.n	800067c <fsm_automatic+0x74>
						timeWay1--;
 8000672:	4b6f      	ldr	r3, [pc, #444]	; (8000830 <fsm_automatic+0x228>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	3b01      	subs	r3, #1
 8000678:	4a6d      	ldr	r2, [pc, #436]	; (8000830 <fsm_automatic+0x228>)
 800067a:	6013      	str	r3, [r2, #0]
					}
					if(timeWay2 > 0){
 800067c:	4b6e      	ldr	r3, [pc, #440]	; (8000838 <fsm_automatic+0x230>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	dd04      	ble.n	800068e <fsm_automatic+0x86>
						timeWay2--;
 8000684:	4b6c      	ldr	r3, [pc, #432]	; (8000838 <fsm_automatic+0x230>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3b01      	subs	r3, #1
 800068a:	4a6b      	ldr	r2, [pc, #428]	; (8000838 <fsm_automatic+0x230>)
 800068c:	6013      	str	r3, [r2, #0]
					}
				}

				scan_7SEG();
 800068e:	f000 ff3f 	bl	8001510 <scan_7SEG>
				 counter--;
 8000692:	4b6b      	ldr	r3, [pc, #428]	; (8000840 <fsm_automatic+0x238>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	3b01      	subs	r3, #1
 8000698:	4a69      	ldr	r2, [pc, #420]	; (8000840 <fsm_automatic+0x238>)
 800069a:	6013      	str	r3, [r2, #0]
				if(timeWay2 == 0){
 800069c:	4b66      	ldr	r3, [pc, #408]	; (8000838 <fsm_automatic+0x230>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d109      	bne.n	80006b8 <fsm_automatic+0xb0>
					timeWay2 = timeYellow;
 80006a4:	4b67      	ldr	r3, [pc, #412]	; (8000844 <fsm_automatic+0x23c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a63      	ldr	r2, [pc, #396]	; (8000838 <fsm_automatic+0x230>)
 80006aa:	6013      	str	r3, [r2, #0]
					status = RED1_YELLOW2;
 80006ac:	4b5e      	ldr	r3, [pc, #376]	; (8000828 <fsm_automatic+0x220>)
 80006ae:	2203      	movs	r2, #3
 80006b0:	601a      	str	r2, [r3, #0]
					counter = 4;
 80006b2:	4b63      	ldr	r3, [pc, #396]	; (8000840 <fsm_automatic+0x238>)
 80006b4:	2204      	movs	r2, #4
 80006b6:	601a      	str	r2, [r3, #0]
				}

				if(is_button_pressed(0) == 1){
 80006b8:	2000      	movs	r0, #0
 80006ba:	f7ff fd47 	bl	800014c <is_button_pressed>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	f040 8116 	bne.w	80008f2 <fsm_automatic+0x2ea>
					status = SETTING_RED;
 80006c6:	4b58      	ldr	r3, [pc, #352]	; (8000828 <fsm_automatic+0x220>)
 80006c8:	220b      	movs	r2, #11
 80006ca:	601a      	str	r2, [r3, #0]
					mode = 2;
 80006cc:	4b5b      	ldr	r3, [pc, #364]	; (800083c <fsm_automatic+0x234>)
 80006ce:	2202      	movs	r2, #2
 80006d0:	601a      	str	r2, [r3, #0]
					setTimer(3, 5);
 80006d2:	2105      	movs	r1, #5
 80006d4:	2003      	movs	r0, #3
 80006d6:	f000 fce7 	bl	80010a8 <setTimer>
					selected_duration = timeRed;
 80006da:	4b54      	ldr	r3, [pc, #336]	; (800082c <fsm_automatic+0x224>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a5a      	ldr	r2, [pc, #360]	; (8000848 <fsm_automatic+0x240>)
 80006e0:	6013      	str	r3, [r2, #0]
					duration_red = timeRed;
 80006e2:	4b52      	ldr	r3, [pc, #328]	; (800082c <fsm_automatic+0x224>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a59      	ldr	r2, [pc, #356]	; (800084c <fsm_automatic+0x244>)
 80006e8:	6013      	str	r3, [r2, #0]
					clear_all_led();
 80006ea:	f000 fec5 	bl	8001478 <clear_all_led>
				}
			break;
 80006ee:	e100      	b.n	80008f2 <fsm_automatic+0x2ea>

		case RED1_YELLOW2:
			red1_and_yellow2();
 80006f0:	f000 fdd8 	bl	80012a4 <red1_and_yellow2>

			if(counter <= 0){
 80006f4:	4b52      	ldr	r3, [pc, #328]	; (8000840 <fsm_automatic+0x238>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	dc14      	bgt.n	8000726 <fsm_automatic+0x11e>
				counter = 4;
 80006fc:	4b50      	ldr	r3, [pc, #320]	; (8000840 <fsm_automatic+0x238>)
 80006fe:	2204      	movs	r2, #4
 8000700:	601a      	str	r2, [r3, #0]

				if(timeWay1 > 0){
 8000702:	4b4b      	ldr	r3, [pc, #300]	; (8000830 <fsm_automatic+0x228>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	dd04      	ble.n	8000714 <fsm_automatic+0x10c>
					timeWay1--;
 800070a:	4b49      	ldr	r3, [pc, #292]	; (8000830 <fsm_automatic+0x228>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	3b01      	subs	r3, #1
 8000710:	4a47      	ldr	r2, [pc, #284]	; (8000830 <fsm_automatic+0x228>)
 8000712:	6013      	str	r3, [r2, #0]
				}
				if(timeWay2 > 0){
 8000714:	4b48      	ldr	r3, [pc, #288]	; (8000838 <fsm_automatic+0x230>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	dd04      	ble.n	8000726 <fsm_automatic+0x11e>
					timeWay2--;
 800071c:	4b46      	ldr	r3, [pc, #280]	; (8000838 <fsm_automatic+0x230>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3b01      	subs	r3, #1
 8000722:	4a45      	ldr	r2, [pc, #276]	; (8000838 <fsm_automatic+0x230>)
 8000724:	6013      	str	r3, [r2, #0]
				}
			}
			scan_7SEG();
 8000726:	f000 fef3 	bl	8001510 <scan_7SEG>
			 counter--;
 800072a:	4b45      	ldr	r3, [pc, #276]	; (8000840 <fsm_automatic+0x238>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	3b01      	subs	r3, #1
 8000730:	4a43      	ldr	r2, [pc, #268]	; (8000840 <fsm_automatic+0x238>)
 8000732:	6013      	str	r3, [r2, #0]
			if(timeWay1 == 0){
 8000734:	4b3e      	ldr	r3, [pc, #248]	; (8000830 <fsm_automatic+0x228>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d10d      	bne.n	8000758 <fsm_automatic+0x150>
				timeWay1 = timeGreen;
 800073c:	4b3d      	ldr	r3, [pc, #244]	; (8000834 <fsm_automatic+0x22c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a3b      	ldr	r2, [pc, #236]	; (8000830 <fsm_automatic+0x228>)
 8000742:	6013      	str	r3, [r2, #0]
				timeWay2 = timeRed;
 8000744:	4b39      	ldr	r3, [pc, #228]	; (800082c <fsm_automatic+0x224>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a3b      	ldr	r2, [pc, #236]	; (8000838 <fsm_automatic+0x230>)
 800074a:	6013      	str	r3, [r2, #0]
				status = GREEN1_RED2;
 800074c:	4b36      	ldr	r3, [pc, #216]	; (8000828 <fsm_automatic+0x220>)
 800074e:	2204      	movs	r2, #4
 8000750:	601a      	str	r2, [r3, #0]
				counter = 4;
 8000752:	4b3b      	ldr	r3, [pc, #236]	; (8000840 <fsm_automatic+0x238>)
 8000754:	2204      	movs	r2, #4
 8000756:	601a      	str	r2, [r3, #0]
			}

			if(is_button_pressed(0) == 1){
 8000758:	2000      	movs	r0, #0
 800075a:	f7ff fcf7 	bl	800014c <is_button_pressed>
 800075e:	4603      	mov	r3, r0
 8000760:	2b01      	cmp	r3, #1
 8000762:	f040 80c8 	bne.w	80008f6 <fsm_automatic+0x2ee>
				status = SETTING_RED;
 8000766:	4b30      	ldr	r3, [pc, #192]	; (8000828 <fsm_automatic+0x220>)
 8000768:	220b      	movs	r2, #11
 800076a:	601a      	str	r2, [r3, #0]
				mode = 2;
 800076c:	4b33      	ldr	r3, [pc, #204]	; (800083c <fsm_automatic+0x234>)
 800076e:	2202      	movs	r2, #2
 8000770:	601a      	str	r2, [r3, #0]
				setTimer(3, 5);
 8000772:	2105      	movs	r1, #5
 8000774:	2003      	movs	r0, #3
 8000776:	f000 fc97 	bl	80010a8 <setTimer>
				selected_duration = timeRed;
 800077a:	4b2c      	ldr	r3, [pc, #176]	; (800082c <fsm_automatic+0x224>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a32      	ldr	r2, [pc, #200]	; (8000848 <fsm_automatic+0x240>)
 8000780:	6013      	str	r3, [r2, #0]
				duration_red = timeRed;
 8000782:	4b2a      	ldr	r3, [pc, #168]	; (800082c <fsm_automatic+0x224>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a31      	ldr	r2, [pc, #196]	; (800084c <fsm_automatic+0x244>)
 8000788:	6013      	str	r3, [r2, #0]
				clear_all_led();
 800078a:	f000 fe75 	bl	8001478 <clear_all_led>
			}
			break;
 800078e:	e0b2      	b.n	80008f6 <fsm_automatic+0x2ee>

		case GREEN1_RED2:
			    green1_and_red2();
 8000790:	f000 fdb0 	bl	80012f4 <green1_and_red2>
				if(counter <= 0){
 8000794:	4b2a      	ldr	r3, [pc, #168]	; (8000840 <fsm_automatic+0x238>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	dc14      	bgt.n	80007c6 <fsm_automatic+0x1be>
					counter = 4;
 800079c:	4b28      	ldr	r3, [pc, #160]	; (8000840 <fsm_automatic+0x238>)
 800079e:	2204      	movs	r2, #4
 80007a0:	601a      	str	r2, [r3, #0]

					if(timeWay1 > 0){
 80007a2:	4b23      	ldr	r3, [pc, #140]	; (8000830 <fsm_automatic+0x228>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	dd04      	ble.n	80007b4 <fsm_automatic+0x1ac>
						timeWay1--;
 80007aa:	4b21      	ldr	r3, [pc, #132]	; (8000830 <fsm_automatic+0x228>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	4a1f      	ldr	r2, [pc, #124]	; (8000830 <fsm_automatic+0x228>)
 80007b2:	6013      	str	r3, [r2, #0]
					}
					if(timeWay2 > 0){
 80007b4:	4b20      	ldr	r3, [pc, #128]	; (8000838 <fsm_automatic+0x230>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dd04      	ble.n	80007c6 <fsm_automatic+0x1be>
						timeWay2--;
 80007bc:	4b1e      	ldr	r3, [pc, #120]	; (8000838 <fsm_automatic+0x230>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	3b01      	subs	r3, #1
 80007c2:	4a1d      	ldr	r2, [pc, #116]	; (8000838 <fsm_automatic+0x230>)
 80007c4:	6013      	str	r3, [r2, #0]
					}
				}
				scan_7SEG();
 80007c6:	f000 fea3 	bl	8001510 <scan_7SEG>
				counter--;
 80007ca:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <fsm_automatic+0x238>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	3b01      	subs	r3, #1
 80007d0:	4a1b      	ldr	r2, [pc, #108]	; (8000840 <fsm_automatic+0x238>)
 80007d2:	6013      	str	r3, [r2, #0]

				if(timeWay1 == 0){
 80007d4:	4b16      	ldr	r3, [pc, #88]	; (8000830 <fsm_automatic+0x228>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d109      	bne.n	80007f0 <fsm_automatic+0x1e8>
					timeWay1 = timeYellow;
 80007dc:	4b19      	ldr	r3, [pc, #100]	; (8000844 <fsm_automatic+0x23c>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a13      	ldr	r2, [pc, #76]	; (8000830 <fsm_automatic+0x228>)
 80007e2:	6013      	str	r3, [r2, #0]
					status = YELLOW1_RED2;
 80007e4:	4b10      	ldr	r3, [pc, #64]	; (8000828 <fsm_automatic+0x220>)
 80007e6:	2205      	movs	r2, #5
 80007e8:	601a      	str	r2, [r3, #0]
					counter = 4;
 80007ea:	4b15      	ldr	r3, [pc, #84]	; (8000840 <fsm_automatic+0x238>)
 80007ec:	2204      	movs	r2, #4
 80007ee:	601a      	str	r2, [r3, #0]
				}

				if(is_button_pressed(0) == 1){
 80007f0:	2000      	movs	r0, #0
 80007f2:	f7ff fcab 	bl	800014c <is_button_pressed>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d17e      	bne.n	80008fa <fsm_automatic+0x2f2>
					status = SETTING_RED;
 80007fc:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <fsm_automatic+0x220>)
 80007fe:	220b      	movs	r2, #11
 8000800:	601a      	str	r2, [r3, #0]
					mode = 2;
 8000802:	4b0e      	ldr	r3, [pc, #56]	; (800083c <fsm_automatic+0x234>)
 8000804:	2202      	movs	r2, #2
 8000806:	601a      	str	r2, [r3, #0]
					setTimer(3, 5);
 8000808:	2105      	movs	r1, #5
 800080a:	2003      	movs	r0, #3
 800080c:	f000 fc4c 	bl	80010a8 <setTimer>
					selected_duration = timeRed;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <fsm_automatic+0x224>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a0c      	ldr	r2, [pc, #48]	; (8000848 <fsm_automatic+0x240>)
 8000816:	6013      	str	r3, [r2, #0]
					duration_red = timeRed;
 8000818:	4b04      	ldr	r3, [pc, #16]	; (800082c <fsm_automatic+0x224>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a0b      	ldr	r2, [pc, #44]	; (800084c <fsm_automatic+0x244>)
 800081e:	6013      	str	r3, [r2, #0]
					clear_all_led();
 8000820:	f000 fe2a 	bl	8001478 <clear_all_led>
				}
			break;
 8000824:	e069      	b.n	80008fa <fsm_automatic+0x2f2>
 8000826:	bf00      	nop
 8000828:	20000024 	.word	0x20000024
 800082c:	20000028 	.word	0x20000028
 8000830:	20000088 	.word	0x20000088
 8000834:	20000030 	.word	0x20000030
 8000838:	2000008c 	.word	0x2000008c
 800083c:	20000084 	.word	0x20000084
 8000840:	20000034 	.word	0x20000034
 8000844:	2000002c 	.word	0x2000002c
 8000848:	20000090 	.word	0x20000090
 800084c:	20000094 	.word	0x20000094

		case YELLOW1_RED2:
				yellow1_and_red2();
 8000850:	f000 fd78 	bl	8001344 <yellow1_and_red2>
				if(counter <= 0){
 8000854:	4b2b      	ldr	r3, [pc, #172]	; (8000904 <fsm_automatic+0x2fc>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	dc14      	bgt.n	8000886 <fsm_automatic+0x27e>
					counter = 4;
 800085c:	4b29      	ldr	r3, [pc, #164]	; (8000904 <fsm_automatic+0x2fc>)
 800085e:	2204      	movs	r2, #4
 8000860:	601a      	str	r2, [r3, #0]

					if(timeWay1 > 0){
 8000862:	4b29      	ldr	r3, [pc, #164]	; (8000908 <fsm_automatic+0x300>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	dd04      	ble.n	8000874 <fsm_automatic+0x26c>
						timeWay1--;
 800086a:	4b27      	ldr	r3, [pc, #156]	; (8000908 <fsm_automatic+0x300>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	3b01      	subs	r3, #1
 8000870:	4a25      	ldr	r2, [pc, #148]	; (8000908 <fsm_automatic+0x300>)
 8000872:	6013      	str	r3, [r2, #0]
					}
					if(timeWay2 > 0){
 8000874:	4b25      	ldr	r3, [pc, #148]	; (800090c <fsm_automatic+0x304>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b00      	cmp	r3, #0
 800087a:	dd04      	ble.n	8000886 <fsm_automatic+0x27e>
						timeWay2--;
 800087c:	4b23      	ldr	r3, [pc, #140]	; (800090c <fsm_automatic+0x304>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	3b01      	subs	r3, #1
 8000882:	4a22      	ldr	r2, [pc, #136]	; (800090c <fsm_automatic+0x304>)
 8000884:	6013      	str	r3, [r2, #0]
					}
				}
				scan_7SEG();
 8000886:	f000 fe43 	bl	8001510 <scan_7SEG>
				counter--;
 800088a:	4b1e      	ldr	r3, [pc, #120]	; (8000904 <fsm_automatic+0x2fc>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	3b01      	subs	r3, #1
 8000890:	4a1c      	ldr	r2, [pc, #112]	; (8000904 <fsm_automatic+0x2fc>)
 8000892:	6013      	str	r3, [r2, #0]

				if(timeWay2 == 0){
 8000894:	4b1d      	ldr	r3, [pc, #116]	; (800090c <fsm_automatic+0x304>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d10d      	bne.n	80008b8 <fsm_automatic+0x2b0>
					timeWay1 = timeRed;
 800089c:	4b1c      	ldr	r3, [pc, #112]	; (8000910 <fsm_automatic+0x308>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a19      	ldr	r2, [pc, #100]	; (8000908 <fsm_automatic+0x300>)
 80008a2:	6013      	str	r3, [r2, #0]
					timeWay2 = timeGreen;
 80008a4:	4b1b      	ldr	r3, [pc, #108]	; (8000914 <fsm_automatic+0x30c>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a18      	ldr	r2, [pc, #96]	; (800090c <fsm_automatic+0x304>)
 80008aa:	6013      	str	r3, [r2, #0]
					status = RED1_GREEN2;
 80008ac:	4b1a      	ldr	r3, [pc, #104]	; (8000918 <fsm_automatic+0x310>)
 80008ae:	2202      	movs	r2, #2
 80008b0:	601a      	str	r2, [r3, #0]
					counter = 4;
 80008b2:	4b14      	ldr	r3, [pc, #80]	; (8000904 <fsm_automatic+0x2fc>)
 80008b4:	2204      	movs	r2, #4
 80008b6:	601a      	str	r2, [r3, #0]
				}

				if(is_button_pressed(0) == 1){
 80008b8:	2000      	movs	r0, #0
 80008ba:	f7ff fc47 	bl	800014c <is_button_pressed>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d11c      	bne.n	80008fe <fsm_automatic+0x2f6>
					status = SETTING_RED;
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <fsm_automatic+0x310>)
 80008c6:	220b      	movs	r2, #11
 80008c8:	601a      	str	r2, [r3, #0]
					mode = 2;
 80008ca:	4b14      	ldr	r3, [pc, #80]	; (800091c <fsm_automatic+0x314>)
 80008cc:	2202      	movs	r2, #2
 80008ce:	601a      	str	r2, [r3, #0]
					setTimer(3, 5);
 80008d0:	2105      	movs	r1, #5
 80008d2:	2003      	movs	r0, #3
 80008d4:	f000 fbe8 	bl	80010a8 <setTimer>
					selected_duration = timeRed;
 80008d8:	4b0d      	ldr	r3, [pc, #52]	; (8000910 <fsm_automatic+0x308>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a10      	ldr	r2, [pc, #64]	; (8000920 <fsm_automatic+0x318>)
 80008de:	6013      	str	r3, [r2, #0]
					duration_red = timeRed;
 80008e0:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <fsm_automatic+0x308>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a0f      	ldr	r2, [pc, #60]	; (8000924 <fsm_automatic+0x31c>)
 80008e6:	6013      	str	r3, [r2, #0]
					clear_all_led();
 80008e8:	f000 fdc6 	bl	8001478 <clear_all_led>
				}
			break;
 80008ec:	e007      	b.n	80008fe <fsm_automatic+0x2f6>

		default:
			break;
 80008ee:	bf00      	nop
 80008f0:	e006      	b.n	8000900 <fsm_automatic+0x2f8>
			break;
 80008f2:	bf00      	nop
 80008f4:	e004      	b.n	8000900 <fsm_automatic+0x2f8>
			break;
 80008f6:	bf00      	nop
 80008f8:	e002      	b.n	8000900 <fsm_automatic+0x2f8>
			break;
 80008fa:	bf00      	nop
 80008fc:	e000      	b.n	8000900 <fsm_automatic+0x2f8>
			break;
 80008fe:	bf00      	nop
		}
}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000034 	.word	0x20000034
 8000908:	20000088 	.word	0x20000088
 800090c:	2000008c 	.word	0x2000008c
 8000910:	20000028 	.word	0x20000028
 8000914:	20000030 	.word	0x20000030
 8000918:	20000024 	.word	0x20000024
 800091c:	20000084 	.word	0x20000084
 8000920:	20000090 	.word	0x20000090
 8000924:	20000094 	.word	0x20000094

08000928 <fsm_setting>:
 *      Author: ASUS
 */


#include "global.h"
void fsm_setting(){
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
	switch(status){
 800092c:	4b70      	ldr	r3, [pc, #448]	; (8000af0 <fsm_setting+0x1c8>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b0d      	cmp	r3, #13
 8000932:	f000 808e 	beq.w	8000a52 <fsm_setting+0x12a>
 8000936:	2b0d      	cmp	r3, #13
 8000938:	f300 80d6 	bgt.w	8000ae8 <fsm_setting+0x1c0>
 800093c:	2b0b      	cmp	r3, #11
 800093e:	d002      	beq.n	8000946 <fsm_setting+0x1e>
 8000940:	2b0c      	cmp	r3, #12
 8000942:	d043      	beq.n	80009cc <fsm_setting+0xa4>
			}
		}
		scan_7SEG();
		break;
	default:
		break;
 8000944:	e0d0      	b.n	8000ae8 <fsm_setting+0x1c0>
		blink_red1_and_red2();
 8000946:	f000 fd25 	bl	8001394 <blink_red1_and_red2>
		if(is_button_pressed(1) == 1){
 800094a:	2001      	movs	r0, #1
 800094c:	f7ff fbfe 	bl	800014c <is_button_pressed>
 8000950:	4603      	mov	r3, r0
 8000952:	2b01      	cmp	r3, #1
 8000954:	d104      	bne.n	8000960 <fsm_setting+0x38>
			selected_duration++;
 8000956:	4b67      	ldr	r3, [pc, #412]	; (8000af4 <fsm_setting+0x1cc>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	4a65      	ldr	r2, [pc, #404]	; (8000af4 <fsm_setting+0x1cc>)
 800095e:	6013      	str	r3, [r2, #0]
		if(is_button_pressed_1s(1) == 1){
 8000960:	2001      	movs	r0, #1
 8000962:	f7ff fc0d 	bl	8000180 <is_button_pressed_1s>
 8000966:	4603      	mov	r3, r0
 8000968:	2b01      	cmp	r3, #1
 800096a:	d10c      	bne.n	8000986 <fsm_setting+0x5e>
			if(timer_flag1[4] == 1){
 800096c:	4b62      	ldr	r3, [pc, #392]	; (8000af8 <fsm_setting+0x1d0>)
 800096e:	691b      	ldr	r3, [r3, #16]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d108      	bne.n	8000986 <fsm_setting+0x5e>
				setTimer(4, 50);
 8000974:	2132      	movs	r1, #50	; 0x32
 8000976:	2004      	movs	r0, #4
 8000978:	f000 fb96 	bl	80010a8 <setTimer>
				selected_duration++;
 800097c:	4b5d      	ldr	r3, [pc, #372]	; (8000af4 <fsm_setting+0x1cc>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	4a5c      	ldr	r2, [pc, #368]	; (8000af4 <fsm_setting+0x1cc>)
 8000984:	6013      	str	r3, [r2, #0]
		if(is_button_pressed(2) == 1){
 8000986:	2002      	movs	r0, #2
 8000988:	f7ff fbe0 	bl	800014c <is_button_pressed>
 800098c:	4603      	mov	r3, r0
 800098e:	2b01      	cmp	r3, #1
 8000990:	d103      	bne.n	800099a <fsm_setting+0x72>
			duration_red = selected_duration;
 8000992:	4b58      	ldr	r3, [pc, #352]	; (8000af4 <fsm_setting+0x1cc>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a59      	ldr	r2, [pc, #356]	; (8000afc <fsm_setting+0x1d4>)
 8000998:	6013      	str	r3, [r2, #0]
		if(is_button_pressed(0) == 1){
 800099a:	2000      	movs	r0, #0
 800099c:	f7ff fbd6 	bl	800014c <is_button_pressed>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d10f      	bne.n	80009c6 <fsm_setting+0x9e>
			status = SETTING_GREEN;
 80009a6:	4b52      	ldr	r3, [pc, #328]	; (8000af0 <fsm_setting+0x1c8>)
 80009a8:	220c      	movs	r2, #12
 80009aa:	601a      	str	r2, [r3, #0]
			mode = 3;
 80009ac:	4b54      	ldr	r3, [pc, #336]	; (8000b00 <fsm_setting+0x1d8>)
 80009ae:	2203      	movs	r2, #3
 80009b0:	601a      	str	r2, [r3, #0]
			selected_duration = timeGreen;
 80009b2:	4b54      	ldr	r3, [pc, #336]	; (8000b04 <fsm_setting+0x1dc>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a4f      	ldr	r2, [pc, #316]	; (8000af4 <fsm_setting+0x1cc>)
 80009b8:	6013      	str	r3, [r2, #0]
			duration_green = timeGreen;
 80009ba:	4b52      	ldr	r3, [pc, #328]	; (8000b04 <fsm_setting+0x1dc>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	4a52      	ldr	r2, [pc, #328]	; (8000b08 <fsm_setting+0x1e0>)
 80009c0:	6013      	str	r3, [r2, #0]
			clear_all_led();
 80009c2:	f000 fd59 	bl	8001478 <clear_all_led>
		scan_7SEG();
 80009c6:	f000 fda3 	bl	8001510 <scan_7SEG>
		break;
 80009ca:	e08e      	b.n	8000aea <fsm_setting+0x1c2>
		blink_green1_and_green2();
 80009cc:	f000 fd2e 	bl	800142c <blink_green1_and_green2>
		if(is_button_pressed(1) == 1){
 80009d0:	2001      	movs	r0, #1
 80009d2:	f7ff fbbb 	bl	800014c <is_button_pressed>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d104      	bne.n	80009e6 <fsm_setting+0xbe>
			selected_duration++;
 80009dc:	4b45      	ldr	r3, [pc, #276]	; (8000af4 <fsm_setting+0x1cc>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	3301      	adds	r3, #1
 80009e2:	4a44      	ldr	r2, [pc, #272]	; (8000af4 <fsm_setting+0x1cc>)
 80009e4:	6013      	str	r3, [r2, #0]
		if(is_button_pressed_1s(1) == 1){
 80009e6:	2001      	movs	r0, #1
 80009e8:	f7ff fbca 	bl	8000180 <is_button_pressed_1s>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d10c      	bne.n	8000a0c <fsm_setting+0xe4>
			if(timer_flag1[4] == 1){
 80009f2:	4b41      	ldr	r3, [pc, #260]	; (8000af8 <fsm_setting+0x1d0>)
 80009f4:	691b      	ldr	r3, [r3, #16]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d108      	bne.n	8000a0c <fsm_setting+0xe4>
				setTimer(4, 50);
 80009fa:	2132      	movs	r1, #50	; 0x32
 80009fc:	2004      	movs	r0, #4
 80009fe:	f000 fb53 	bl	80010a8 <setTimer>
				selected_duration++;
 8000a02:	4b3c      	ldr	r3, [pc, #240]	; (8000af4 <fsm_setting+0x1cc>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	3301      	adds	r3, #1
 8000a08:	4a3a      	ldr	r2, [pc, #232]	; (8000af4 <fsm_setting+0x1cc>)
 8000a0a:	6013      	str	r3, [r2, #0]
		if(is_button_pressed(2) == 1){
 8000a0c:	2002      	movs	r0, #2
 8000a0e:	f7ff fb9d 	bl	800014c <is_button_pressed>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d103      	bne.n	8000a20 <fsm_setting+0xf8>
			duration_green = selected_duration;
 8000a18:	4b36      	ldr	r3, [pc, #216]	; (8000af4 <fsm_setting+0x1cc>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a3a      	ldr	r2, [pc, #232]	; (8000b08 <fsm_setting+0x1e0>)
 8000a1e:	6013      	str	r3, [r2, #0]
		if(is_button_pressed(0) == 1){
 8000a20:	2000      	movs	r0, #0
 8000a22:	f7ff fb93 	bl	800014c <is_button_pressed>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d10f      	bne.n	8000a4c <fsm_setting+0x124>
			status = SETTING_YELLOW;
 8000a2c:	4b30      	ldr	r3, [pc, #192]	; (8000af0 <fsm_setting+0x1c8>)
 8000a2e:	220d      	movs	r2, #13
 8000a30:	601a      	str	r2, [r3, #0]
			mode = 4;
 8000a32:	4b33      	ldr	r3, [pc, #204]	; (8000b00 <fsm_setting+0x1d8>)
 8000a34:	2204      	movs	r2, #4
 8000a36:	601a      	str	r2, [r3, #0]
			selected_duration = timeYellow;
 8000a38:	4b34      	ldr	r3, [pc, #208]	; (8000b0c <fsm_setting+0x1e4>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a2d      	ldr	r2, [pc, #180]	; (8000af4 <fsm_setting+0x1cc>)
 8000a3e:	6013      	str	r3, [r2, #0]
			duration_yellow = timeYellow;
 8000a40:	4b32      	ldr	r3, [pc, #200]	; (8000b0c <fsm_setting+0x1e4>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a32      	ldr	r2, [pc, #200]	; (8000b10 <fsm_setting+0x1e8>)
 8000a46:	6013      	str	r3, [r2, #0]
			clear_all_led();
 8000a48:	f000 fd16 	bl	8001478 <clear_all_led>
		scan_7SEG();
 8000a4c:	f000 fd60 	bl	8001510 <scan_7SEG>
		break;
 8000a50:	e04b      	b.n	8000aea <fsm_setting+0x1c2>
		blink_yellow1_and_yellow2();
 8000a52:	f000 fcc5 	bl	80013e0 <blink_yellow1_and_yellow2>
		if(is_button_pressed(1) == 1){
 8000a56:	2001      	movs	r0, #1
 8000a58:	f7ff fb78 	bl	800014c <is_button_pressed>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d104      	bne.n	8000a6c <fsm_setting+0x144>
			selected_duration++;
 8000a62:	4b24      	ldr	r3, [pc, #144]	; (8000af4 <fsm_setting+0x1cc>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	3301      	adds	r3, #1
 8000a68:	4a22      	ldr	r2, [pc, #136]	; (8000af4 <fsm_setting+0x1cc>)
 8000a6a:	6013      	str	r3, [r2, #0]
		if(is_button_pressed_1s(1) == 1){
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f7ff fb87 	bl	8000180 <is_button_pressed_1s>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d10c      	bne.n	8000a92 <fsm_setting+0x16a>
			if(timer_flag1[4] == 1){
 8000a78:	4b1f      	ldr	r3, [pc, #124]	; (8000af8 <fsm_setting+0x1d0>)
 8000a7a:	691b      	ldr	r3, [r3, #16]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d108      	bne.n	8000a92 <fsm_setting+0x16a>
				setTimer(4, 50);
 8000a80:	2132      	movs	r1, #50	; 0x32
 8000a82:	2004      	movs	r0, #4
 8000a84:	f000 fb10 	bl	80010a8 <setTimer>
				selected_duration++;
 8000a88:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <fsm_setting+0x1cc>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	4a19      	ldr	r2, [pc, #100]	; (8000af4 <fsm_setting+0x1cc>)
 8000a90:	6013      	str	r3, [r2, #0]
		if(is_button_pressed(2) == 1){
 8000a92:	2002      	movs	r0, #2
 8000a94:	f7ff fb5a 	bl	800014c <is_button_pressed>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d103      	bne.n	8000aa6 <fsm_setting+0x17e>
			duration_yellow = selected_duration;
 8000a9e:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <fsm_setting+0x1cc>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a1b      	ldr	r2, [pc, #108]	; (8000b10 <fsm_setting+0x1e8>)
 8000aa4:	6013      	str	r3, [r2, #0]
		if(is_button_pressed(0) == 1){
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f7ff fb50 	bl	800014c <is_button_pressed>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d117      	bne.n	8000ae2 <fsm_setting+0x1ba>
			status = INIT;
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <fsm_setting+0x1c8>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	601a      	str	r2, [r3, #0]
			if(duration_red == duration_green + duration_yellow){
 8000ab8:	4b13      	ldr	r3, [pc, #76]	; (8000b08 <fsm_setting+0x1e0>)
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <fsm_setting+0x1e8>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	441a      	add	r2, r3
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <fsm_setting+0x1d4>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d10b      	bne.n	8000ae2 <fsm_setting+0x1ba>
				timeRed = duration_red;
 8000aca:	4b0c      	ldr	r3, [pc, #48]	; (8000afc <fsm_setting+0x1d4>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a11      	ldr	r2, [pc, #68]	; (8000b14 <fsm_setting+0x1ec>)
 8000ad0:	6013      	str	r3, [r2, #0]
				timeGreen = duration_green;
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	; (8000b08 <fsm_setting+0x1e0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a0b      	ldr	r2, [pc, #44]	; (8000b04 <fsm_setting+0x1dc>)
 8000ad8:	6013      	str	r3, [r2, #0]
				timeYellow = duration_yellow;
 8000ada:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <fsm_setting+0x1e8>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <fsm_setting+0x1e4>)
 8000ae0:	6013      	str	r3, [r2, #0]
		scan_7SEG();
 8000ae2:	f000 fd15 	bl	8001510 <scan_7SEG>
		break;
 8000ae6:	e000      	b.n	8000aea <fsm_setting+0x1c2>
		break;
 8000ae8:	bf00      	nop
	}
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000024 	.word	0x20000024
 8000af4:	20000090 	.word	0x20000090
 8000af8:	20000164 	.word	0x20000164
 8000afc:	20000094 	.word	0x20000094
 8000b00:	20000084 	.word	0x20000084
 8000b04:	20000030 	.word	0x20000030
 8000b08:	2000009c 	.word	0x2000009c
 8000b0c:	2000002c 	.word	0x2000002c
 8000b10:	20000098 	.word	0x20000098
 8000b14:	20000028 	.word	0x20000028

08000b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b1c:	f000 fe34 	bl	8001788 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b20:	f000 f80e 	bl	8000b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b24:	f000 f894 	bl	8000c50 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b28:	f000 f846 	bl	8000bb8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000b2c:	4803      	ldr	r0, [pc, #12]	; (8000b3c <main+0x24>)
 8000b2e:	f001 fd89 	bl	8002644 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 8000b32:	f000 f905 	bl	8000d40 <SCH_Init>

  while (1)
  {
	SCH_Dispatch_Tasks();
 8000b36:	f000 fa5f 	bl	8000ff8 <SCH_Dispatch_Tasks>
 8000b3a:	e7fc      	b.n	8000b36 <main+0x1e>
 8000b3c:	200000b8 	.word	0x200000b8

08000b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b090      	sub	sp, #64	; 0x40
 8000b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b46:	f107 0318 	add.w	r3, r7, #24
 8000b4a:	2228      	movs	r2, #40	; 0x28
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f002 f928 	bl	8002da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b66:	2301      	movs	r3, #1
 8000b68:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b6a:	2310      	movs	r3, #16
 8000b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b72:	f107 0318 	add.w	r3, r7, #24
 8000b76:	4618      	mov	r0, r3
 8000b78:	f001 f938 	bl	8001dec <HAL_RCC_OscConfig>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b82:	f000 f8d7 	bl	8000d34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b86:	230f      	movs	r3, #15
 8000b88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 fba4 	bl	80022ec <HAL_RCC_ClockConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000baa:	f000 f8c3 	bl	8000d34 <Error_Handler>
  }
}
 8000bae:	bf00      	nop
 8000bb0:	3740      	adds	r7, #64	; 0x40
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bcc:	463b      	mov	r3, r7
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000bd6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bda:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9;
 8000bdc:	4b1b      	ldr	r3, [pc, #108]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000bde:	2209      	movs	r2, #9
 8000be0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be2:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000bea:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000bfc:	4813      	ldr	r0, [pc, #76]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000bfe:	f001 fcd1 	bl	80025a4 <HAL_TIM_Base_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c08:	f000 f894 	bl	8000d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c12:	f107 0308 	add.w	r3, r7, #8
 8000c16:	4619      	mov	r1, r3
 8000c18:	480c      	ldr	r0, [pc, #48]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000c1a:	f001 fe4f 	bl	80028bc <HAL_TIM_ConfigClockSource>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c24:	f000 f886 	bl	8000d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c30:	463b      	mov	r3, r7
 8000c32:	4619      	mov	r1, r3
 8000c34:	4805      	ldr	r0, [pc, #20]	; (8000c4c <MX_TIM2_Init+0x94>)
 8000c36:	f002 f827 	bl	8002c88 <HAL_TIMEx_MasterConfigSynchronization>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c40:	f000 f878 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	200000b8 	.word	0x200000b8

08000c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b086      	sub	sp, #24
 8000c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c56:	f107 0308 	add.w	r3, r7, #8
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b29      	ldr	r3, [pc, #164]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	4a28      	ldr	r2, [pc, #160]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000c6a:	f043 0304 	orr.w	r3, r3, #4
 8000c6e:	6193      	str	r3, [r2, #24]
 8000c70:	4b26      	ldr	r3, [pc, #152]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7c:	4b23      	ldr	r3, [pc, #140]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	4a22      	ldr	r2, [pc, #136]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000c82:	f043 0308 	orr.w	r3, r3, #8
 8000c86:	6193      	str	r3, [r2, #24]
 8000c88:	4b20      	ldr	r3, [pc, #128]	; (8000d0c <MX_GPIO_Init+0xbc>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f003 0308 	and.w	r3, r3, #8
 8000c90:	603b      	str	r3, [r7, #0]
 8000c92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000c94:	2200      	movs	r2, #0
 8000c96:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8000c9a:	481d      	ldr	r0, [pc, #116]	; (8000d10 <MX_GPIO_Init+0xc0>)
 8000c9c:	f001 f875 	bl	8001d8a <HAL_GPIO_WritePin>
                          |LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|LED_RED1_Pin
                          |LED_YELLOW1_Pin|LED_GREEN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_A_Pin|LED_B_Pin|LED_C_Pin|LED_TG_Pin
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	f640 017f 	movw	r1, #2175	; 0x87f
 8000ca6:	481b      	ldr	r0, [pc, #108]	; (8000d14 <MX_GPIO_Init+0xc4>)
 8000ca8:	f001 f86f 	bl	8001d8a <HAL_GPIO_WritePin>
                          |LED_D_Pin|LED_E_Pin|LED_F_Pin|LED_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin LED_RED1_Pin
                           LED_YELLOW1_Pin LED_GREEN1_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000cac:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8000cb0:	60bb      	str	r3, [r7, #8]
                          |LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin|LED_RED1_Pin
                          |LED_YELLOW1_Pin|LED_GREEN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 0308 	add.w	r3, r7, #8
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4812      	ldr	r0, [pc, #72]	; (8000d10 <MX_GPIO_Init+0xc0>)
 8000cc6:	f000 fecf 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_A_Pin LED_B_Pin LED_C_Pin LED_TG_Pin
                           LED_D_Pin LED_E_Pin LED_F_Pin LED_G_Pin */
  GPIO_InitStruct.Pin = LED_A_Pin|LED_B_Pin|LED_C_Pin|LED_TG_Pin
 8000cca:	f640 037f 	movw	r3, #2175	; 0x87f
 8000cce:	60bb      	str	r3, [r7, #8]
                          |LED_D_Pin|LED_E_Pin|LED_F_Pin|LED_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cdc:	f107 0308 	add.w	r3, r7, #8
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	480c      	ldr	r0, [pc, #48]	; (8000d14 <MX_GPIO_Init+0xc4>)
 8000ce4:	f000 fec0 	bl	8001a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8000ce8:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000cec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf6:	f107 0308 	add.w	r3, r7, #8
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4805      	ldr	r0, [pc, #20]	; (8000d14 <MX_GPIO_Init+0xc4>)
 8000cfe:	f000 feb3 	bl	8001a68 <HAL_GPIO_Init>

}
 8000d02:	bf00      	nop
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	40010800 	.word	0x40010800
 8000d14:	40010c00 	.word	0x40010c00

08000d18 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000d20:	f000 f946 	bl	8000fb0 <SCH_Update>
	timerRun();
 8000d24:	f000 f9d8 	bl	80010d8 <timerRun>
	getKeyInput();
 8000d28:	f7ff fa44 	bl	80001b4 <getKeyInput>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d38:	b672      	cpsid	i
}
 8000d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <Error_Handler+0x8>
	...

08000d40 <SCH_Init>:
#include "global.h"
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;
uint8_t key_index = 0;

void SCH_Init(void){
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
	current_index_task = 0;
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <SCH_Init+0x40>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < SCH_MAX_TASKS; i++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	e005      	b.n	8000d5e <SCH_Init+0x1e>
		SCH_Delete_Task(i);
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f81a 	bl	8000d8c <SCH_Delete_Task>
	for(int i = 0; i < SCH_MAX_TASKS; i++){
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b04      	cmp	r3, #4
 8000d62:	ddf6      	ble.n	8000d52 <SCH_Init+0x12>
	}
	  //SCH_Add_Task(getKeyInput, 10, 5);
	  SCH_Add_Task(fsm_automatic, 0, 25);
 8000d64:	2219      	movs	r2, #25
 8000d66:	2100      	movs	r1, #0
 8000d68:	4806      	ldr	r0, [pc, #24]	; (8000d84 <SCH_Init+0x44>)
 8000d6a:	f000 f8e9 	bl	8000f40 <SCH_Add_Task>
	 // SCH_Add_Task(scan_7SEG, 0, 25);
	  SCH_Add_Task(fsm_setting, 7, 25);
 8000d6e:	2219      	movs	r2, #25
 8000d70:	2107      	movs	r1, #7
 8000d72:	4805      	ldr	r0, [pc, #20]	; (8000d88 <SCH_Init+0x48>)
 8000d74:	f000 f8e4 	bl	8000f40 <SCH_Add_Task>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	200000b4 	.word	0x200000b4
 8000d84:	08000609 	.word	0x08000609
 8000d88:	08000929 	.word	0x08000929

08000d8c <SCH_Delete_Task>:

void SCH_Delete_Task(int task_index){
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	SCH_tasks_G[task_index].Delay = 0;
 8000d94:	491a      	ldr	r1, [pc, #104]	; (8000e00 <SCH_Delete_Task+0x74>)
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	4613      	mov	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	440b      	add	r3, r1
 8000da2:	3304      	adds	r3, #4
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[task_index].Period = 0;
 8000da8:	4915      	ldr	r1, [pc, #84]	; (8000e00 <SCH_Delete_Task+0x74>)
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	4613      	mov	r3, r2
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	4413      	add	r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	440b      	add	r3, r1
 8000db6:	3308      	adds	r3, #8
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[task_index].RunMe = 0;
 8000dbc:	4910      	ldr	r1, [pc, #64]	; (8000e00 <SCH_Delete_Task+0x74>)
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	440b      	add	r3, r1
 8000dca:	330c      	adds	r3, #12
 8000dcc:	2200      	movs	r2, #0
 8000dce:	701a      	strb	r2, [r3, #0]
	SCH_tasks_G[task_index].TaskID = 0;
 8000dd0:	490b      	ldr	r1, [pc, #44]	; (8000e00 <SCH_Delete_Task+0x74>)
 8000dd2:	687a      	ldr	r2, [r7, #4]
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4413      	add	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	440b      	add	r3, r1
 8000dde:	3310      	adds	r3, #16
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[task_index].pTask = 0x0000;
 8000de4:	4906      	ldr	r1, [pc, #24]	; (8000e00 <SCH_Delete_Task+0x74>)
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	440b      	add	r3, r1
 8000df2:	2200      	movs	r2, #0
 8000df4:	601a      	str	r2, [r3, #0]
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr
 8000e00:	20000100 	.word	0x20000100

08000e04 <SCH_Insert_Task>:

void SCH_Insert_Task(sTask newTask){
 8000e04:	b084      	sub	sp, #16
 8000e06:	b4b0      	push	{r4, r5, r7}
 8000e08:	b083      	sub	sp, #12
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	f107 0418 	add.w	r4, r7, #24
 8000e10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	key_index = 0;
 8000e14:	4b47      	ldr	r3, [pc, #284]	; (8000f34 <SCH_Insert_Task+0x130>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < current_index_task; i++){
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	607b      	str	r3, [r7, #4]
 8000e1e:	e02b      	b.n	8000e78 <SCH_Insert_Task+0x74>
		if((newTask.Delay >= SCH_tasks_G[i].Delay) && SCH_tasks_G[i].Period != 0){
 8000e20:	69f9      	ldr	r1, [r7, #28]
 8000e22:	4845      	ldr	r0, [pc, #276]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	4613      	mov	r3, r2
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	4413      	add	r3, r2
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	4403      	add	r3, r0
 8000e30:	3304      	adds	r3, #4
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4299      	cmp	r1, r3
 8000e36:	d325      	bcc.n	8000e84 <SCH_Insert_Task+0x80>
 8000e38:	493f      	ldr	r1, [pc, #252]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	4413      	add	r3, r2
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	440b      	add	r3, r1
 8000e46:	3308      	adds	r3, #8
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d01a      	beq.n	8000e84 <SCH_Insert_Task+0x80>
			newTask.Delay -= SCH_tasks_G[i].Delay;
 8000e4e:	69f9      	ldr	r1, [r7, #28]
 8000e50:	4839      	ldr	r0, [pc, #228]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	4613      	mov	r3, r2
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	4413      	add	r3, r2
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4403      	add	r3, r0
 8000e5e:	3304      	adds	r3, #4
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	1acb      	subs	r3, r1, r3
 8000e64:	61fb      	str	r3, [r7, #28]
			key_index = i + 1;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b31      	ldr	r3, [pc, #196]	; (8000f34 <SCH_Insert_Task+0x130>)
 8000e70:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < current_index_task; i++){
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	3301      	adds	r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	4b30      	ldr	r3, [pc, #192]	; (8000f3c <SCH_Insert_Task+0x138>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4293      	cmp	r3, r2
 8000e82:	dbcd      	blt.n	8000e20 <SCH_Insert_Task+0x1c>
		}
		else break;
	}
	for(int j = current_index_task; j > key_index; j--){
 8000e84:	4b2d      	ldr	r3, [pc, #180]	; (8000f3c <SCH_Insert_Task+0x138>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	603b      	str	r3, [r7, #0]
 8000e8a:	e036      	b.n	8000efa <SCH_Insert_Task+0xf6>
		if(SCH_tasks_G[j].Period != 0){
 8000e8c:	492a      	ldr	r1, [pc, #168]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000e8e:	683a      	ldr	r2, [r7, #0]
 8000e90:	4613      	mov	r3, r2
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	4413      	add	r3, r2
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	440b      	add	r3, r1
 8000e9a:	3308      	adds	r3, #8
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d028      	beq.n	8000ef4 <SCH_Insert_Task+0xf0>
			SCH_tasks_G[j].Delay -= newTask.Delay;
 8000ea2:	4925      	ldr	r1, [pc, #148]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000ea4:	683a      	ldr	r2, [r7, #0]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	4413      	add	r3, r2
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	440b      	add	r3, r1
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	1ad1      	subs	r1, r2, r3
 8000eb8:	481f      	ldr	r0, [pc, #124]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000eba:	683a      	ldr	r2, [r7, #0]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4413      	add	r3, r2
 8000ec2:	009b      	lsls	r3, r3, #2
 8000ec4:	4403      	add	r3, r0
 8000ec6:	3304      	adds	r3, #4
 8000ec8:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[j] = SCH_tasks_G[j - 1];
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	1e5a      	subs	r2, r3, #1
 8000ece:	481a      	ldr	r0, [pc, #104]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000ed0:	6839      	ldr	r1, [r7, #0]
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	440b      	add	r3, r1
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	4418      	add	r0, r3
 8000edc:	4916      	ldr	r1, [pc, #88]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000ede:	4613      	mov	r3, r2
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	4413      	add	r3, r2
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	440b      	add	r3, r1
 8000ee8:	4604      	mov	r4, r0
 8000eea:	461d      	mov	r5, r3
 8000eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ef0:	682b      	ldr	r3, [r5, #0]
 8000ef2:	6023      	str	r3, [r4, #0]
	for(int j = current_index_task; j > key_index; j--){
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b0e      	ldr	r3, [pc, #56]	; (8000f34 <SCH_Insert_Task+0x130>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	4293      	cmp	r3, r2
 8000f04:	dcc2      	bgt.n	8000e8c <SCH_Insert_Task+0x88>
		}
	}
	SCH_tasks_G[key_index] = newTask;
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <SCH_Insert_Task+0x130>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <SCH_Insert_Task+0x134>)
 8000f0e:	460b      	mov	r3, r1
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	440b      	add	r3, r1
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	461d      	mov	r5, r3
 8000f1a:	f107 0418 	add.w	r4, r7, #24
 8000f1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f22:	6823      	ldr	r3, [r4, #0]
 8000f24:	602b      	str	r3, [r5, #0]
}
 8000f26:	bf00      	nop
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bcb0      	pop	{r4, r5, r7}
 8000f2e:	b004      	add	sp, #16
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	200000b5 	.word	0x200000b5
 8000f38:	20000100 	.word	0x20000100
 8000f3c:	200000b4 	.word	0x200000b4

08000f40 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b08c      	sub	sp, #48	; 0x30
 8000f44:	af02      	add	r7, sp, #8
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS){
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <SCH_Add_Task+0x68>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b04      	cmp	r3, #4
 8000f52:	d825      	bhi.n	8000fa0 <SCH_Add_Task+0x60>
		sTask newTask;
		newTask.pTask = pFunction;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	617b      	str	r3, [r7, #20]
		newTask.Delay = DELAY;
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	61bb      	str	r3, [r7, #24]
		newTask.Period = PERIOD;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	61fb      	str	r3, [r7, #28]
		newTask.RunMe = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	f887 3020 	strb.w	r3, [r7, #32]
		newTask.TaskID = current_index_task;
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <SCH_Add_Task+0x68>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
		if(current_index_task == 0){
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <SCH_Add_Task+0x68>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d108      	bne.n	8000f86 <SCH_Add_Task+0x46>
			SCH_tasks_G[0] = newTask;
 8000f74:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <SCH_Add_Task+0x6c>)
 8000f76:	461d      	mov	r5, r3
 8000f78:	f107 0414 	add.w	r4, r7, #20
 8000f7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f80:	6823      	ldr	r3, [r4, #0]
 8000f82:	602b      	str	r3, [r5, #0]
 8000f84:	e006      	b.n	8000f94 <SCH_Add_Task+0x54>
		}
		else{
			SCH_Insert_Task(newTask);
 8000f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	f107 0314 	add.w	r3, r7, #20
 8000f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f90:	f7ff ff38 	bl	8000e04 <SCH_Insert_Task>
		}
		current_index_task++;
 8000f94:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <SCH_Add_Task+0x68>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	4b02      	ldr	r3, [pc, #8]	; (8000fa8 <SCH_Add_Task+0x68>)
 8000f9e:	701a      	strb	r2, [r3, #0]
	}
}
 8000fa0:	bf00      	nop
 8000fa2:	3728      	adds	r7, #40	; 0x28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa8:	200000b4 	.word	0x200000b4
 8000fac:	20000100 	.word	0x20000100

08000fb0 <SCH_Update>:

void SCH_Update(){
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].pTask){
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <SCH_Update+0x44>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d017      	beq.n	8000fec <SCH_Update+0x3c>
		if(SCH_tasks_G[0].Delay > 0){
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <SCH_Update+0x44>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d005      	beq.n	8000fd0 <SCH_Update+0x20>
			SCH_tasks_G[0].Delay--;
 8000fc4:	4b0b      	ldr	r3, [pc, #44]	; (8000ff4 <SCH_Update+0x44>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	4a0a      	ldr	r2, [pc, #40]	; (8000ff4 <SCH_Update+0x44>)
 8000fcc:	6053      	str	r3, [r2, #4]
			if(SCH_tasks_G[0].Period){
				SCH_tasks_G[0].Delay = SCH_tasks_G[0].Period;
			}
		}
	}
}
 8000fce:	e00d      	b.n	8000fec <SCH_Update+0x3c>
			SCH_tasks_G[0].RunMe += 1;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <SCH_Update+0x44>)
 8000fd2:	7b1b      	ldrb	r3, [r3, #12]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <SCH_Update+0x44>)
 8000fda:	731a      	strb	r2, [r3, #12]
			if(SCH_tasks_G[0].Period){
 8000fdc:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <SCH_Update+0x44>)
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d003      	beq.n	8000fec <SCH_Update+0x3c>
				SCH_tasks_G[0].Delay = SCH_tasks_G[0].Period;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <SCH_Update+0x44>)
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	4a02      	ldr	r2, [pc, #8]	; (8000ff4 <SCH_Update+0x44>)
 8000fea:	6053      	str	r3, [r2, #4]
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr
 8000ff4:	20000100 	.word	0x20000100

08000ff8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(){
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af02      	add	r7, sp, #8
	if(SCH_tasks_G[0].RunMe > 0){
 8000ffe:	4b28      	ldr	r3, [pc, #160]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 8001000:	7b1b      	ldrb	r3, [r3, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d047      	beq.n	8001096 <SCH_Dispatch_Tasks+0x9e>
		SCH_tasks_G[0].RunMe--;
 8001006:	4b26      	ldr	r3, [pc, #152]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 8001008:	7b1b      	ldrb	r3, [r3, #12]
 800100a:	3b01      	subs	r3, #1
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 8001010:	731a      	strb	r2, [r3, #12]
		(*SCH_tasks_G[0].pTask)();
 8001012:	4b23      	ldr	r3, [pc, #140]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4798      	blx	r3

		sTask completedTask = SCH_tasks_G[0];
 8001018:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 800101a:	463c      	mov	r4, r7
 800101c:	461d      	mov	r5, r3
 800101e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001020:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001022:	682b      	ldr	r3, [r5, #0]
 8001024:	6023      	str	r3, [r4, #0]

		for(int i = 0; i < current_index_task - 1; i++){
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	e017      	b.n	800105c <SCH_Dispatch_Tasks+0x64>
			SCH_tasks_G[i] = SCH_tasks_G[i+1];
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	1c5a      	adds	r2, r3, #1
 8001030:	481b      	ldr	r0, [pc, #108]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 8001032:	6979      	ldr	r1, [r7, #20]
 8001034:	460b      	mov	r3, r1
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	440b      	add	r3, r1
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4418      	add	r0, r3
 800103e:	4918      	ldr	r1, [pc, #96]	; (80010a0 <SCH_Dispatch_Tasks+0xa8>)
 8001040:	4613      	mov	r3, r2
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	4413      	add	r3, r2
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	440b      	add	r3, r1
 800104a:	4604      	mov	r4, r0
 800104c:	461d      	mov	r5, r3
 800104e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001052:	682b      	ldr	r3, [r5, #0]
 8001054:	6023      	str	r3, [r4, #0]
		for(int i = 0; i < current_index_task - 1; i++){
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	3301      	adds	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <SCH_Dispatch_Tasks+0xac>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	3b01      	subs	r3, #1
 8001062:	697a      	ldr	r2, [r7, #20]
 8001064:	429a      	cmp	r2, r3
 8001066:	dbe1      	blt.n	800102c <SCH_Dispatch_Tasks+0x34>
		}

		SCH_Delete_Task(current_index_task - 1);
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <SCH_Dispatch_Tasks+0xac>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	3b01      	subs	r3, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fe8c 	bl	8000d8c <SCH_Delete_Task>
		// Nếu task có chu kỳ, thêm lại vào mảng với `Delay` đã đặt lại
		if (completedTask.Period > 0) {
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d00d      	beq.n	8001096 <SCH_Dispatch_Tasks+0x9e>
			completedTask.Delay = completedTask.Period;
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	607b      	str	r3, [r7, #4]
			SCH_Insert_Task(completedTask);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	463b      	mov	r3, r7
 8001084:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001086:	f7ff febd 	bl	8000e04 <SCH_Insert_Task>
			current_index_task++;
 800108a:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <SCH_Dispatch_Tasks+0xac>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	b2da      	uxtb	r2, r3
 8001092:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <SCH_Dispatch_Tasks+0xac>)
 8001094:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001096:	bf00      	nop
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bdb0      	pop	{r4, r5, r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000100 	.word	0x20000100
 80010a4:	200000b4 	.word	0x200000b4

080010a8 <setTimer>:


int timer_counter1[5];
int timer_flag1[5];

void setTimer(int index, int counter){
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
	timer_counter1[index] = counter;
 80010b2:	4907      	ldr	r1, [pc, #28]	; (80010d0 <setTimer+0x28>)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag1[index] = 0;
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <setTimer+0x2c>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2100      	movs	r1, #0
 80010c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	20000178 	.word	0x20000178
 80010d4:	20000164 	.word	0x20000164

080010d8 <timerRun>:

void timerRun(){
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
	for(int i = 0; i < 5; i++){
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	e01c      	b.n	800111e <timerRun+0x46>
		if(timer_counter1[i] > 0){
 80010e4:	4a12      	ldr	r2, [pc, #72]	; (8001130 <timerRun+0x58>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	dd13      	ble.n	8001118 <timerRun+0x40>
			timer_counter1[i]--;
 80010f0:	4a0f      	ldr	r2, [pc, #60]	; (8001130 <timerRun+0x58>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f8:	1e5a      	subs	r2, r3, #1
 80010fa:	490d      	ldr	r1, [pc, #52]	; (8001130 <timerRun+0x58>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter1[i] <= 0){
 8001102:	4a0b      	ldr	r2, [pc, #44]	; (8001130 <timerRun+0x58>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110a:	2b00      	cmp	r3, #0
 800110c:	dc04      	bgt.n	8001118 <timerRun+0x40>
			timer_flag1[i] = 1;
 800110e:	4a09      	ldr	r2, [pc, #36]	; (8001134 <timerRun+0x5c>)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2101      	movs	r1, #1
 8001114:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < 5; i++){
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3301      	adds	r3, #1
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b04      	cmp	r3, #4
 8001122:	dddf      	ble.n	80010e4 <timerRun+0xc>

			}
		}
	}
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr
 8001130:	20000178 	.word	0x20000178
 8001134:	20000164 	.word	0x20000164

08001138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <HAL_MspInit+0x5c>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	4a14      	ldr	r2, [pc, #80]	; (8001194 <HAL_MspInit+0x5c>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6193      	str	r3, [r2, #24]
 800114a:	4b12      	ldr	r3, [pc, #72]	; (8001194 <HAL_MspInit+0x5c>)
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <HAL_MspInit+0x5c>)
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	4a0e      	ldr	r2, [pc, #56]	; (8001194 <HAL_MspInit+0x5c>)
 800115c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001160:	61d3      	str	r3, [r2, #28]
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <HAL_MspInit+0x5c>)
 8001164:	69db      	ldr	r3, [r3, #28]
 8001166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800116e:	4b0a      	ldr	r3, [pc, #40]	; (8001198 <HAL_MspInit+0x60>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	4a04      	ldr	r2, [pc, #16]	; (8001198 <HAL_MspInit+0x60>)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118a:	bf00      	nop
 800118c:	3714      	adds	r7, #20
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr
 8001194:	40021000 	.word	0x40021000
 8001198:	40010000 	.word	0x40010000

0800119c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011ac:	d113      	bne.n	80011d6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011ae:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <HAL_TIM_Base_MspInit+0x44>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <HAL_TIM_Base_MspInit+0x44>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	61d3      	str	r3, [r2, #28]
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <HAL_TIM_Base_MspInit+0x44>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2100      	movs	r1, #0
 80011ca:	201c      	movs	r0, #28
 80011cc:	f000 fc15 	bl	80019fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011d0:	201c      	movs	r0, #28
 80011d2:	f000 fc2e 	bl	8001a32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000

080011e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011e8:	e7fe      	b.n	80011e8 <NMI_Handler+0x4>

080011ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ea:	b480      	push	{r7}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ee:	e7fe      	b.n	80011ee <HardFault_Handler+0x4>

080011f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f4:	e7fe      	b.n	80011f4 <MemManage_Handler+0x4>

080011f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fa:	e7fe      	b.n	80011fa <BusFault_Handler+0x4>

080011fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001200:	e7fe      	b.n	8001200 <UsageFault_Handler+0x4>

08001202 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr

0800120e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr

08001226 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800122a:	f000 faf3 	bl	8001814 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001238:	4802      	ldr	r0, [pc, #8]	; (8001244 <TIM2_IRQHandler+0x10>)
 800123a:	f001 fa4f 	bl	80026dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200000b8 	.word	0x200000b8

08001248 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <red1_and_green2>:
#include "traffic_light.h"
#include "main.h"
void RED(){
	HAL_GPIO_TogglePin(LED_TG_GPIO_Port, LED_TG_Pin);
}
void red1_and_green2(){
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8001258:	2201      	movs	r2, #1
 800125a:	2120      	movs	r1, #32
 800125c:	4810      	ldr	r0, [pc, #64]	; (80012a0 <red1_and_green2+0x4c>)
 800125e:	f000 fd94 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001262:	2200      	movs	r2, #0
 8001264:	2140      	movs	r1, #64	; 0x40
 8001266:	480e      	ldr	r0, [pc, #56]	; (80012a0 <red1_and_green2+0x4c>)
 8001268:	f000 fd8f 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800126c:	2200      	movs	r2, #0
 800126e:	2180      	movs	r1, #128	; 0x80
 8001270:	480b      	ldr	r0, [pc, #44]	; (80012a0 <red1_and_green2+0x4c>)
 8001272:	f000 fd8a 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127c:	4808      	ldr	r0, [pc, #32]	; (80012a0 <red1_and_green2+0x4c>)
 800127e:	f000 fd84 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001282:	2200      	movs	r2, #0
 8001284:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001288:	4805      	ldr	r0, [pc, #20]	; (80012a0 <red1_and_green2+0x4c>)
 800128a:	f000 fd7e 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001294:	4802      	ldr	r0, [pc, #8]	; (80012a0 <red1_and_green2+0x4c>)
 8001296:	f000 fd78 	bl	8001d8a <HAL_GPIO_WritePin>
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40010800 	.word	0x40010800

080012a4 <red1_and_yellow2>:
void red1_and_yellow2(){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80012a8:	2201      	movs	r2, #1
 80012aa:	2120      	movs	r1, #32
 80012ac:	4810      	ldr	r0, [pc, #64]	; (80012f0 <red1_and_yellow2+0x4c>)
 80012ae:	f000 fd6c 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2140      	movs	r1, #64	; 0x40
 80012b6:	480e      	ldr	r0, [pc, #56]	; (80012f0 <red1_and_yellow2+0x4c>)
 80012b8:	f000 fd67 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80012bc:	2200      	movs	r2, #0
 80012be:	2180      	movs	r1, #128	; 0x80
 80012c0:	480b      	ldr	r0, [pc, #44]	; (80012f0 <red1_and_yellow2+0x4c>)
 80012c2:	f000 fd62 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012cc:	4808      	ldr	r0, [pc, #32]	; (80012f0 <red1_and_yellow2+0x4c>)
 80012ce:	f000 fd5c 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 80012d2:	2201      	movs	r2, #1
 80012d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d8:	4805      	ldr	r0, [pc, #20]	; (80012f0 <red1_and_yellow2+0x4c>)
 80012da:	f000 fd56 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012e4:	4802      	ldr	r0, [pc, #8]	; (80012f0 <red1_and_yellow2+0x4c>)
 80012e6:	f000 fd50 	bl	8001d8a <HAL_GPIO_WritePin>
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40010800 	.word	0x40010800

080012f4 <green1_and_red2>:
void green1_and_red2(){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2120      	movs	r1, #32
 80012fc:	4810      	ldr	r0, [pc, #64]	; (8001340 <green1_and_red2+0x4c>)
 80012fe:	f000 fd44 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	2140      	movs	r1, #64	; 0x40
 8001306:	480e      	ldr	r0, [pc, #56]	; (8001340 <green1_and_red2+0x4c>)
 8001308:	f000 fd3f 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	2180      	movs	r1, #128	; 0x80
 8001310:	480b      	ldr	r0, [pc, #44]	; (8001340 <green1_and_red2+0x4c>)
 8001312:	f000 fd3a 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8001316:	2201      	movs	r2, #1
 8001318:	f44f 7180 	mov.w	r1, #256	; 0x100
 800131c:	4808      	ldr	r0, [pc, #32]	; (8001340 <green1_and_red2+0x4c>)
 800131e:	f000 fd34 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001328:	4805      	ldr	r0, [pc, #20]	; (8001340 <green1_and_red2+0x4c>)
 800132a:	f000 fd2e 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 800132e:	2200      	movs	r2, #0
 8001330:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001334:	4802      	ldr	r0, [pc, #8]	; (8001340 <green1_and_red2+0x4c>)
 8001336:	f000 fd28 	bl	8001d8a <HAL_GPIO_WritePin>
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40010800 	.word	0x40010800

08001344 <yellow1_and_red2>:
void yellow1_and_red2(){
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	2120      	movs	r1, #32
 800134c:	4810      	ldr	r0, [pc, #64]	; (8001390 <yellow1_and_red2+0x4c>)
 800134e:	f000 fd1c 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_SET);
 8001352:	2201      	movs	r2, #1
 8001354:	2140      	movs	r1, #64	; 0x40
 8001356:	480e      	ldr	r0, [pc, #56]	; (8001390 <yellow1_and_red2+0x4c>)
 8001358:	f000 fd17 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	2180      	movs	r1, #128	; 0x80
 8001360:	480b      	ldr	r0, [pc, #44]	; (8001390 <yellow1_and_red2+0x4c>)
 8001362:	f000 fd12 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8001366:	2201      	movs	r2, #1
 8001368:	f44f 7180 	mov.w	r1, #256	; 0x100
 800136c:	4808      	ldr	r0, [pc, #32]	; (8001390 <yellow1_and_red2+0x4c>)
 800136e:	f000 fd0c 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001372:	2200      	movs	r2, #0
 8001374:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001378:	4805      	ldr	r0, [pc, #20]	; (8001390 <yellow1_and_red2+0x4c>)
 800137a:	f000 fd06 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001384:	4802      	ldr	r0, [pc, #8]	; (8001390 <yellow1_and_red2+0x4c>)
 8001386:	f000 fd00 	bl	8001d8a <HAL_GPIO_WritePin>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40010800 	.word	0x40010800

08001394 <blink_red1_and_red2>:
void blink_red1_and_red2(){
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001398:	2120      	movs	r1, #32
 800139a:	4810      	ldr	r0, [pc, #64]	; (80013dc <blink_red1_and_red2+0x48>)
 800139c:	f000 fd0d 	bl	8001dba <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 80013a0:	2200      	movs	r2, #0
 80013a2:	2140      	movs	r1, #64	; 0x40
 80013a4:	480d      	ldr	r0, [pc, #52]	; (80013dc <blink_red1_and_red2+0x48>)
 80013a6:	f000 fcf0 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2180      	movs	r1, #128	; 0x80
 80013ae:	480b      	ldr	r0, [pc, #44]	; (80013dc <blink_red1_and_red2+0x48>)
 80013b0:	f000 fceb 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 80013b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b8:	4808      	ldr	r0, [pc, #32]	; (80013dc <blink_red1_and_red2+0x48>)
 80013ba:	f000 fcfe 	bl	8001dba <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 80013be:	2200      	movs	r2, #0
 80013c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013c4:	4805      	ldr	r0, [pc, #20]	; (80013dc <blink_red1_and_red2+0x48>)
 80013c6:	f000 fce0 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013d0:	4802      	ldr	r0, [pc, #8]	; (80013dc <blink_red1_and_red2+0x48>)
 80013d2:	f000 fcda 	bl	8001d8a <HAL_GPIO_WritePin>
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40010800 	.word	0x40010800

080013e0 <blink_yellow1_and_yellow2>:
void blink_yellow1_and_yellow2(){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2120      	movs	r1, #32
 80013e8:	480f      	ldr	r0, [pc, #60]	; (8001428 <blink_yellow1_and_yellow2+0x48>)
 80013ea:	f000 fcce 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 80013ee:	2140      	movs	r1, #64	; 0x40
 80013f0:	480d      	ldr	r0, [pc, #52]	; (8001428 <blink_yellow1_and_yellow2+0x48>)
 80013f2:	f000 fce2 	bl	8001dba <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2180      	movs	r1, #128	; 0x80
 80013fa:	480b      	ldr	r0, [pc, #44]	; (8001428 <blink_yellow1_and_yellow2+0x48>)
 80013fc:	f000 fcc5 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001406:	4808      	ldr	r0, [pc, #32]	; (8001428 <blink_yellow1_and_yellow2+0x48>)
 8001408:	f000 fcbf 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 800140c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001410:	4805      	ldr	r0, [pc, #20]	; (8001428 <blink_yellow1_and_yellow2+0x48>)
 8001412:	f000 fcd2 	bl	8001dba <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800141c:	4802      	ldr	r0, [pc, #8]	; (8001428 <blink_yellow1_and_yellow2+0x48>)
 800141e:	f000 fcb4 	bl	8001d8a <HAL_GPIO_WritePin>
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40010800 	.word	0x40010800

0800142c <blink_green1_and_green2>:
void blink_green1_and_green2(){
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	2120      	movs	r1, #32
 8001434:	480f      	ldr	r0, [pc, #60]	; (8001474 <blink_green1_and_green2+0x48>)
 8001436:	f000 fca8 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2140      	movs	r1, #64	; 0x40
 800143e:	480d      	ldr	r0, [pc, #52]	; (8001474 <blink_green1_and_green2+0x48>)
 8001440:	f000 fca3 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001444:	2180      	movs	r1, #128	; 0x80
 8001446:	480b      	ldr	r0, [pc, #44]	; (8001474 <blink_green1_and_green2+0x48>)
 8001448:	f000 fcb7 	bl	8001dba <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <blink_green1_and_green2+0x48>)
 8001454:	f000 fc99 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <blink_green1_and_green2+0x48>)
 8001460:	f000 fc93 	bl	8001d8a <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8001464:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001468:	4802      	ldr	r0, [pc, #8]	; (8001474 <blink_green1_and_green2+0x48>)
 800146a:	f000 fca6 	bl	8001dba <HAL_GPIO_TogglePin>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40010800 	.word	0x40010800

08001478 <clear_all_led>:
void clear_all_led(){
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	2120      	movs	r1, #32
 8001480:	4821      	ldr	r0, [pc, #132]	; (8001508 <clear_all_led+0x90>)
 8001482:	f000 fc82 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 7180 	mov.w	r1, #256	; 0x100
 800148c:	481e      	ldr	r0, [pc, #120]	; (8001508 <clear_all_led+0x90>)
 800148e:	f000 fc7c 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001492:	2200      	movs	r2, #0
 8001494:	2140      	movs	r1, #64	; 0x40
 8001496:	481c      	ldr	r0, [pc, #112]	; (8001508 <clear_all_led+0x90>)
 8001498:	f000 fc77 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a2:	4819      	ldr	r0, [pc, #100]	; (8001508 <clear_all_led+0x90>)
 80014a4:	f000 fc71 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2180      	movs	r1, #128	; 0x80
 80014ac:	4816      	ldr	r0, [pc, #88]	; (8001508 <clear_all_led+0x90>)
 80014ae:	f000 fc6c 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b8:	4813      	ldr	r0, [pc, #76]	; (8001508 <clear_all_led+0x90>)
 80014ba:	f000 fc66 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 80014be:	2201      	movs	r2, #1
 80014c0:	2101      	movs	r1, #1
 80014c2:	4812      	ldr	r0, [pc, #72]	; (800150c <clear_all_led+0x94>)
 80014c4:	f000 fc61 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 80014c8:	2201      	movs	r2, #1
 80014ca:	2102      	movs	r1, #2
 80014cc:	480f      	ldr	r0, [pc, #60]	; (800150c <clear_all_led+0x94>)
 80014ce:	f000 fc5c 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_C_GPIO_Port, LED_C_Pin, GPIO_PIN_SET);
 80014d2:	2201      	movs	r2, #1
 80014d4:	2104      	movs	r1, #4
 80014d6:	480d      	ldr	r0, [pc, #52]	; (800150c <clear_all_led+0x94>)
 80014d8:	f000 fc57 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_D_GPIO_Port, LED_D_Pin, GPIO_PIN_SET);
 80014dc:	2201      	movs	r2, #1
 80014de:	2108      	movs	r1, #8
 80014e0:	480a      	ldr	r0, [pc, #40]	; (800150c <clear_all_led+0x94>)
 80014e2:	f000 fc52 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_E_GPIO_Port, LED_E_Pin, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	2110      	movs	r1, #16
 80014ea:	4808      	ldr	r0, [pc, #32]	; (800150c <clear_all_led+0x94>)
 80014ec:	f000 fc4d 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_F_GPIO_Port, LED_F_Pin, GPIO_PIN_SET);
 80014f0:	2201      	movs	r2, #1
 80014f2:	2120      	movs	r1, #32
 80014f4:	4805      	ldr	r0, [pc, #20]	; (800150c <clear_all_led+0x94>)
 80014f6:	f000 fc48 	bl	8001d8a <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80014fa:	2201      	movs	r2, #1
 80014fc:	2140      	movs	r1, #64	; 0x40
 80014fe:	4803      	ldr	r0, [pc, #12]	; (800150c <clear_all_led+0x94>)
 8001500:	f000 fc43 	bl	8001d8a <HAL_GPIO_WritePin>
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40010800 	.word	0x40010800
 800150c:	40010c00 	.word	0x40010c00

08001510 <scan_7SEG>:
 */

#include "update7SEG.h"
#include "global.h"

void scan_7SEG(){
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
		if(mode == 1){
 8001514:	4b3f      	ldr	r3, [pc, #252]	; (8001614 <scan_7SEG+0x104>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d131      	bne.n	8001580 <scan_7SEG+0x70>
			led_buffer[0] = timeWay1/10;
 800151c:	4b3e      	ldr	r3, [pc, #248]	; (8001618 <scan_7SEG+0x108>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a3e      	ldr	r2, [pc, #248]	; (800161c <scan_7SEG+0x10c>)
 8001522:	fb82 1203 	smull	r1, r2, r2, r3
 8001526:	1092      	asrs	r2, r2, #2
 8001528:	17db      	asrs	r3, r3, #31
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	4a3c      	ldr	r2, [pc, #240]	; (8001620 <scan_7SEG+0x110>)
 800152e:	6013      	str	r3, [r2, #0]
			led_buffer[1] = timeWay1%10;
 8001530:	4b39      	ldr	r3, [pc, #228]	; (8001618 <scan_7SEG+0x108>)
 8001532:	6819      	ldr	r1, [r3, #0]
 8001534:	4b39      	ldr	r3, [pc, #228]	; (800161c <scan_7SEG+0x10c>)
 8001536:	fb83 2301 	smull	r2, r3, r3, r1
 800153a:	109a      	asrs	r2, r3, #2
 800153c:	17cb      	asrs	r3, r1, #31
 800153e:	1ad2      	subs	r2, r2, r3
 8001540:	4613      	mov	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	4413      	add	r3, r2
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	1aca      	subs	r2, r1, r3
 800154a:	4b35      	ldr	r3, [pc, #212]	; (8001620 <scan_7SEG+0x110>)
 800154c:	605a      	str	r2, [r3, #4]
			led_buffer[2] = timeWay2/10;
 800154e:	4b35      	ldr	r3, [pc, #212]	; (8001624 <scan_7SEG+0x114>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a32      	ldr	r2, [pc, #200]	; (800161c <scan_7SEG+0x10c>)
 8001554:	fb82 1203 	smull	r1, r2, r2, r3
 8001558:	1092      	asrs	r2, r2, #2
 800155a:	17db      	asrs	r3, r3, #31
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	4a30      	ldr	r2, [pc, #192]	; (8001620 <scan_7SEG+0x110>)
 8001560:	6093      	str	r3, [r2, #8]
			led_buffer[3] = timeWay2%10;
 8001562:	4b30      	ldr	r3, [pc, #192]	; (8001624 <scan_7SEG+0x114>)
 8001564:	6819      	ldr	r1, [r3, #0]
 8001566:	4b2d      	ldr	r3, [pc, #180]	; (800161c <scan_7SEG+0x10c>)
 8001568:	fb83 2301 	smull	r2, r3, r3, r1
 800156c:	109a      	asrs	r2, r3, #2
 800156e:	17cb      	asrs	r3, r1, #31
 8001570:	1ad2      	subs	r2, r2, r3
 8001572:	4613      	mov	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4413      	add	r3, r2
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	1aca      	subs	r2, r1, r3
 800157c:	4b28      	ldr	r3, [pc, #160]	; (8001620 <scan_7SEG+0x110>)
 800157e:	60da      	str	r2, [r3, #12]
		}
		if(mode > 1){
 8001580:	4b24      	ldr	r3, [pc, #144]	; (8001614 <scan_7SEG+0x104>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b01      	cmp	r3, #1
 8001586:	dd31      	ble.n	80015ec <scan_7SEG+0xdc>
			led_buffer[0] = selected_duration/10;
 8001588:	4b27      	ldr	r3, [pc, #156]	; (8001628 <scan_7SEG+0x118>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a23      	ldr	r2, [pc, #140]	; (800161c <scan_7SEG+0x10c>)
 800158e:	fb82 1203 	smull	r1, r2, r2, r3
 8001592:	1092      	asrs	r2, r2, #2
 8001594:	17db      	asrs	r3, r3, #31
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	4a21      	ldr	r2, [pc, #132]	; (8001620 <scan_7SEG+0x110>)
 800159a:	6013      	str	r3, [r2, #0]
			led_buffer[1] = selected_duration%10;
 800159c:	4b22      	ldr	r3, [pc, #136]	; (8001628 <scan_7SEG+0x118>)
 800159e:	6819      	ldr	r1, [r3, #0]
 80015a0:	4b1e      	ldr	r3, [pc, #120]	; (800161c <scan_7SEG+0x10c>)
 80015a2:	fb83 2301 	smull	r2, r3, r3, r1
 80015a6:	109a      	asrs	r2, r3, #2
 80015a8:	17cb      	asrs	r3, r1, #31
 80015aa:	1ad2      	subs	r2, r2, r3
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	1aca      	subs	r2, r1, r3
 80015b6:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <scan_7SEG+0x110>)
 80015b8:	605a      	str	r2, [r3, #4]
			led_buffer[2] = mode/10;
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <scan_7SEG+0x104>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a17      	ldr	r2, [pc, #92]	; (800161c <scan_7SEG+0x10c>)
 80015c0:	fb82 1203 	smull	r1, r2, r2, r3
 80015c4:	1092      	asrs	r2, r2, #2
 80015c6:	17db      	asrs	r3, r3, #31
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	4a15      	ldr	r2, [pc, #84]	; (8001620 <scan_7SEG+0x110>)
 80015cc:	6093      	str	r3, [r2, #8]
			led_buffer[3] = mode%10;
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <scan_7SEG+0x104>)
 80015d0:	6819      	ldr	r1, [r3, #0]
 80015d2:	4b12      	ldr	r3, [pc, #72]	; (800161c <scan_7SEG+0x10c>)
 80015d4:	fb83 2301 	smull	r2, r3, r3, r1
 80015d8:	109a      	asrs	r2, r3, #2
 80015da:	17cb      	asrs	r3, r1, #31
 80015dc:	1ad2      	subs	r2, r2, r3
 80015de:	4613      	mov	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	1aca      	subs	r2, r1, r3
 80015e8:	4b0d      	ldr	r3, [pc, #52]	; (8001620 <scan_7SEG+0x110>)
 80015ea:	60da      	str	r2, [r3, #12]
		}
		update7SEG(index_led++);
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <scan_7SEG+0x11c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	490e      	ldr	r1, [pc, #56]	; (800162c <scan_7SEG+0x11c>)
 80015f4:	600a      	str	r2, [r1, #0]
 80015f6:	4618      	mov	r0, r3
 80015f8:	f000 f81c 	bl	8001634 <update7SEG>
		if(index_led >= MAX_LED) index_led = 0;
 80015fc:	4b0b      	ldr	r3, [pc, #44]	; (800162c <scan_7SEG+0x11c>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <scan_7SEG+0x120>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	db02      	blt.n	800160e <scan_7SEG+0xfe>
 8001608:	4b08      	ldr	r3, [pc, #32]	; (800162c <scan_7SEG+0x11c>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000084 	.word	0x20000084
 8001618:	20000088 	.word	0x20000088
 800161c:	66666667 	.word	0x66666667
 8001620:	200000a4 	.word	0x200000a4
 8001624:	2000008c 	.word	0x2000008c
 8001628:	20000090 	.word	0x20000090
 800162c:	200000a0 	.word	0x200000a0
 8001630:	08002dcc 	.word	0x08002dcc

08001634 <update7SEG>:

void update7SEG(int index) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b03      	cmp	r3, #3
 8001640:	d872      	bhi.n	8001728 <update7SEG+0xf4>
 8001642:	a201      	add	r2, pc, #4	; (adr r2, 8001648 <update7SEG+0x14>)
 8001644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001648:	08001659 	.word	0x08001659
 800164c:	0800168d 	.word	0x0800168d
 8001650:	080016c1 	.word	0x080016c1
 8001654:	080016f5 	.word	0x080016f5
    switch (index) {
        case 0:
            display7SEG(led_buffer[0]);
 8001658:	4b36      	ldr	r3, [pc, #216]	; (8001734 <update7SEG+0x100>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe fe43 	bl	80002e8 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	2102      	movs	r1, #2
 8001666:	4834      	ldr	r0, [pc, #208]	; (8001738 <update7SEG+0x104>)
 8001668:	f000 fb8f 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800166c:	2201      	movs	r2, #1
 800166e:	2104      	movs	r1, #4
 8001670:	4831      	ldr	r0, [pc, #196]	; (8001738 <update7SEG+0x104>)
 8001672:	f000 fb8a 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001676:	2201      	movs	r2, #1
 8001678:	2108      	movs	r1, #8
 800167a:	482f      	ldr	r0, [pc, #188]	; (8001738 <update7SEG+0x104>)
 800167c:	f000 fb85 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8001680:	2201      	movs	r2, #1
 8001682:	2110      	movs	r1, #16
 8001684:	482c      	ldr	r0, [pc, #176]	; (8001738 <update7SEG+0x104>)
 8001686:	f000 fb80 	bl	8001d8a <HAL_GPIO_WritePin>
            break;
 800168a:	e04e      	b.n	800172a <update7SEG+0xf6>
        case 1:
            display7SEG(led_buffer[1]);
 800168c:	4b29      	ldr	r3, [pc, #164]	; (8001734 <update7SEG+0x100>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe fe29 	bl	80002e8 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	2102      	movs	r1, #2
 800169a:	4827      	ldr	r0, [pc, #156]	; (8001738 <update7SEG+0x104>)
 800169c:	f000 fb75 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80016a0:	2200      	movs	r2, #0
 80016a2:	2104      	movs	r1, #4
 80016a4:	4824      	ldr	r0, [pc, #144]	; (8001738 <update7SEG+0x104>)
 80016a6:	f000 fb70 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80016aa:	2201      	movs	r2, #1
 80016ac:	2108      	movs	r1, #8
 80016ae:	4822      	ldr	r0, [pc, #136]	; (8001738 <update7SEG+0x104>)
 80016b0:	f000 fb6b 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80016b4:	2201      	movs	r2, #1
 80016b6:	2110      	movs	r1, #16
 80016b8:	481f      	ldr	r0, [pc, #124]	; (8001738 <update7SEG+0x104>)
 80016ba:	f000 fb66 	bl	8001d8a <HAL_GPIO_WritePin>
            break;
 80016be:	e034      	b.n	800172a <update7SEG+0xf6>
        case 2:
            display7SEG(led_buffer[2]);
 80016c0:	4b1c      	ldr	r3, [pc, #112]	; (8001734 <update7SEG+0x100>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe fe0f 	bl	80002e8 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	2102      	movs	r1, #2
 80016ce:	481a      	ldr	r0, [pc, #104]	; (8001738 <update7SEG+0x104>)
 80016d0:	f000 fb5b 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80016d4:	2201      	movs	r2, #1
 80016d6:	2104      	movs	r1, #4
 80016d8:	4817      	ldr	r0, [pc, #92]	; (8001738 <update7SEG+0x104>)
 80016da:	f000 fb56 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	2108      	movs	r1, #8
 80016e2:	4815      	ldr	r0, [pc, #84]	; (8001738 <update7SEG+0x104>)
 80016e4:	f000 fb51 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80016e8:	2201      	movs	r2, #1
 80016ea:	2110      	movs	r1, #16
 80016ec:	4812      	ldr	r0, [pc, #72]	; (8001738 <update7SEG+0x104>)
 80016ee:	f000 fb4c 	bl	8001d8a <HAL_GPIO_WritePin>
            break;
 80016f2:	e01a      	b.n	800172a <update7SEG+0xf6>
        case 3:
            display7SEG(led_buffer[3]);
 80016f4:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <update7SEG+0x100>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7fe fdf5 	bl	80002e8 <display7SEG>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2102      	movs	r1, #2
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <update7SEG+0x104>)
 8001704:	f000 fb41 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001708:	2201      	movs	r2, #1
 800170a:	2104      	movs	r1, #4
 800170c:	480a      	ldr	r0, [pc, #40]	; (8001738 <update7SEG+0x104>)
 800170e:	f000 fb3c 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001712:	2201      	movs	r2, #1
 8001714:	2108      	movs	r1, #8
 8001716:	4808      	ldr	r0, [pc, #32]	; (8001738 <update7SEG+0x104>)
 8001718:	f000 fb37 	bl	8001d8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800171c:	2200      	movs	r2, #0
 800171e:	2110      	movs	r1, #16
 8001720:	4805      	ldr	r0, [pc, #20]	; (8001738 <update7SEG+0x104>)
 8001722:	f000 fb32 	bl	8001d8a <HAL_GPIO_WritePin>
            break;
 8001726:	e000      	b.n	800172a <update7SEG+0xf6>
        default:
            break;
 8001728:	bf00      	nop
    }
}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200000a4 	.word	0x200000a4
 8001738:	40010800 	.word	0x40010800

0800173c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800173c:	f7ff fd84 	bl	8001248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001740:	480b      	ldr	r0, [pc, #44]	; (8001770 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001742:	490c      	ldr	r1, [pc, #48]	; (8001774 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001744:	4a0c      	ldr	r2, [pc, #48]	; (8001778 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001748:	e002      	b.n	8001750 <LoopCopyDataInit>

0800174a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800174c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800174e:	3304      	adds	r3, #4

08001750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001754:	d3f9      	bcc.n	800174a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001756:	4a09      	ldr	r2, [pc, #36]	; (800177c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001758:	4c09      	ldr	r4, [pc, #36]	; (8001780 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800175a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800175c:	e001      	b.n	8001762 <LoopFillZerobss>

0800175e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800175e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001760:	3204      	adds	r2, #4

08001762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001764:	d3fb      	bcc.n	800175e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001766:	f001 faf9 	bl	8002d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800176a:	f7ff f9d5 	bl	8000b18 <main>
  bx lr
 800176e:	4770      	bx	lr
  ldr r0, =_sdata
 8001770:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001774:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 8001778:	08002dfc 	.word	0x08002dfc
  ldr r2, =_sbss
 800177c:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 8001780:	20000190 	.word	0x20000190

08001784 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001784:	e7fe      	b.n	8001784 <ADC1_2_IRQHandler>
	...

08001788 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <HAL_Init+0x28>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <HAL_Init+0x28>)
 8001792:	f043 0310 	orr.w	r3, r3, #16
 8001796:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001798:	2003      	movs	r0, #3
 800179a:	f000 f923 	bl	80019e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800179e:	200f      	movs	r0, #15
 80017a0:	f000 f808 	bl	80017b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017a4:	f7ff fcc8 	bl	8001138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40022000 	.word	0x40022000

080017b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017bc:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_InitTick+0x54>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <HAL_InitTick+0x58>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f000 f93b 	bl	8001a4e <HAL_SYSTICK_Config>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e00e      	b.n	8001800 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b0f      	cmp	r3, #15
 80017e6:	d80a      	bhi.n	80017fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e8:	2200      	movs	r2, #0
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295
 80017f0:	f000 f903 	bl	80019fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017f4:	4a06      	ldr	r2, [pc, #24]	; (8001810 <HAL_InitTick+0x5c>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
 80017fc:	e000      	b.n	8001800 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000038 	.word	0x20000038
 800180c:	20000040 	.word	0x20000040
 8001810:	2000003c 	.word	0x2000003c

08001814 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001818:	4b05      	ldr	r3, [pc, #20]	; (8001830 <HAL_IncTick+0x1c>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461a      	mov	r2, r3
 800181e:	4b05      	ldr	r3, [pc, #20]	; (8001834 <HAL_IncTick+0x20>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4413      	add	r3, r2
 8001824:	4a03      	ldr	r2, [pc, #12]	; (8001834 <HAL_IncTick+0x20>)
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	20000040 	.word	0x20000040
 8001834:	2000018c 	.word	0x2000018c

08001838 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return uwTick;
 800183c:	4b02      	ldr	r3, [pc, #8]	; (8001848 <HAL_GetTick+0x10>)
 800183e:	681b      	ldr	r3, [r3, #0]
}
 8001840:	4618      	mov	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	2000018c 	.word	0x2000018c

0800184c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001868:	4013      	ands	r3, r2
 800186a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800187c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187e:	4a04      	ldr	r2, [pc, #16]	; (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	60d3      	str	r3, [r2, #12]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <__NVIC_GetPriorityGrouping+0x18>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	f003 0307 	and.w	r3, r3, #7
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	db0b      	blt.n	80018da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	f003 021f 	and.w	r2, r3, #31
 80018c8:	4906      	ldr	r1, [pc, #24]	; (80018e4 <__NVIC_EnableIRQ+0x34>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	095b      	lsrs	r3, r3, #5
 80018d0:	2001      	movs	r0, #1
 80018d2:	fa00 f202 	lsl.w	r2, r0, r2
 80018d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	e000e100 	.word	0xe000e100

080018e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	db0a      	blt.n	8001912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	490c      	ldr	r1, [pc, #48]	; (8001934 <__NVIC_SetPriority+0x4c>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	0112      	lsls	r2, r2, #4
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	440b      	add	r3, r1
 800190c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001910:	e00a      	b.n	8001928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4908      	ldr	r1, [pc, #32]	; (8001938 <__NVIC_SetPriority+0x50>)
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	3b04      	subs	r3, #4
 8001920:	0112      	lsls	r2, r2, #4
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	440b      	add	r3, r1
 8001926:	761a      	strb	r2, [r3, #24]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800193c:	b480      	push	{r7}
 800193e:	b089      	sub	sp, #36	; 0x24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f1c3 0307 	rsb	r3, r3, #7
 8001956:	2b04      	cmp	r3, #4
 8001958:	bf28      	it	cs
 800195a:	2304      	movcs	r3, #4
 800195c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3304      	adds	r3, #4
 8001962:	2b06      	cmp	r3, #6
 8001964:	d902      	bls.n	800196c <NVIC_EncodePriority+0x30>
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3b03      	subs	r3, #3
 800196a:	e000      	b.n	800196e <NVIC_EncodePriority+0x32>
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	f04f 32ff 	mov.w	r2, #4294967295
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43da      	mvns	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	401a      	ands	r2, r3
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001984:	f04f 31ff 	mov.w	r1, #4294967295
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43d9      	mvns	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	4313      	orrs	r3, r2
         );
}
 8001996:	4618      	mov	r0, r3
 8001998:	3724      	adds	r7, #36	; 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019b0:	d301      	bcc.n	80019b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019b2:	2301      	movs	r3, #1
 80019b4:	e00f      	b.n	80019d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019b6:	4a0a      	ldr	r2, [pc, #40]	; (80019e0 <SysTick_Config+0x40>)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019be:	210f      	movs	r1, #15
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295
 80019c4:	f7ff ff90 	bl	80018e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <SysTick_Config+0x40>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ce:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <SysTick_Config+0x40>)
 80019d0:	2207      	movs	r2, #7
 80019d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	e000e010 	.word	0xe000e010

080019e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ff2d 	bl	800184c <__NVIC_SetPriorityGrouping>
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	4603      	mov	r3, r0
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
 8001a06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a0c:	f7ff ff42 	bl	8001894 <__NVIC_GetPriorityGrouping>
 8001a10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	68b9      	ldr	r1, [r7, #8]
 8001a16:	6978      	ldr	r0, [r7, #20]
 8001a18:	f7ff ff90 	bl	800193c <NVIC_EncodePriority>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a22:	4611      	mov	r1, r2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff5f 	bl	80018e8 <__NVIC_SetPriority>
}
 8001a2a:	bf00      	nop
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff35 	bl	80018b0 <__NVIC_EnableIRQ>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff ffa2 	bl	80019a0 <SysTick_Config>
 8001a5c:	4603      	mov	r3, r0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b08b      	sub	sp, #44	; 0x2c
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a72:	2300      	movs	r3, #0
 8001a74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a76:	2300      	movs	r3, #0
 8001a78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7a:	e148      	b.n	8001d0e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	69fa      	ldr	r2, [r7, #28]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	f040 8137 	bne.w	8001d08 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	4aa3      	ldr	r2, [pc, #652]	; (8001d2c <HAL_GPIO_Init+0x2c4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d05e      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001aa4:	4aa1      	ldr	r2, [pc, #644]	; (8001d2c <HAL_GPIO_Init+0x2c4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d875      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001aaa:	4aa1      	ldr	r2, [pc, #644]	; (8001d30 <HAL_GPIO_Init+0x2c8>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d058      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001ab0:	4a9f      	ldr	r2, [pc, #636]	; (8001d30 <HAL_GPIO_Init+0x2c8>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d86f      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ab6:	4a9f      	ldr	r2, [pc, #636]	; (8001d34 <HAL_GPIO_Init+0x2cc>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d052      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001abc:	4a9d      	ldr	r2, [pc, #628]	; (8001d34 <HAL_GPIO_Init+0x2cc>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d869      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ac2:	4a9d      	ldr	r2, [pc, #628]	; (8001d38 <HAL_GPIO_Init+0x2d0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d04c      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001ac8:	4a9b      	ldr	r2, [pc, #620]	; (8001d38 <HAL_GPIO_Init+0x2d0>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d863      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ace:	4a9b      	ldr	r2, [pc, #620]	; (8001d3c <HAL_GPIO_Init+0x2d4>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d046      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
 8001ad4:	4a99      	ldr	r2, [pc, #612]	; (8001d3c <HAL_GPIO_Init+0x2d4>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d85d      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ada:	2b12      	cmp	r3, #18
 8001adc:	d82a      	bhi.n	8001b34 <HAL_GPIO_Init+0xcc>
 8001ade:	2b12      	cmp	r3, #18
 8001ae0:	d859      	bhi.n	8001b96 <HAL_GPIO_Init+0x12e>
 8001ae2:	a201      	add	r2, pc, #4	; (adr r2, 8001ae8 <HAL_GPIO_Init+0x80>)
 8001ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ae8:	08001b63 	.word	0x08001b63
 8001aec:	08001b3d 	.word	0x08001b3d
 8001af0:	08001b4f 	.word	0x08001b4f
 8001af4:	08001b91 	.word	0x08001b91
 8001af8:	08001b97 	.word	0x08001b97
 8001afc:	08001b97 	.word	0x08001b97
 8001b00:	08001b97 	.word	0x08001b97
 8001b04:	08001b97 	.word	0x08001b97
 8001b08:	08001b97 	.word	0x08001b97
 8001b0c:	08001b97 	.word	0x08001b97
 8001b10:	08001b97 	.word	0x08001b97
 8001b14:	08001b97 	.word	0x08001b97
 8001b18:	08001b97 	.word	0x08001b97
 8001b1c:	08001b97 	.word	0x08001b97
 8001b20:	08001b97 	.word	0x08001b97
 8001b24:	08001b97 	.word	0x08001b97
 8001b28:	08001b97 	.word	0x08001b97
 8001b2c:	08001b45 	.word	0x08001b45
 8001b30:	08001b59 	.word	0x08001b59
 8001b34:	4a82      	ldr	r2, [pc, #520]	; (8001d40 <HAL_GPIO_Init+0x2d8>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d013      	beq.n	8001b62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b3a:	e02c      	b.n	8001b96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	623b      	str	r3, [r7, #32]
          break;
 8001b42:	e029      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	3304      	adds	r3, #4
 8001b4a:	623b      	str	r3, [r7, #32]
          break;
 8001b4c:	e024      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	3308      	adds	r3, #8
 8001b54:	623b      	str	r3, [r7, #32]
          break;
 8001b56:	e01f      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	330c      	adds	r3, #12
 8001b5e:	623b      	str	r3, [r7, #32]
          break;
 8001b60:	e01a      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d102      	bne.n	8001b70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	623b      	str	r3, [r7, #32]
          break;
 8001b6e:	e013      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d105      	bne.n	8001b84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b78:	2308      	movs	r3, #8
 8001b7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69fa      	ldr	r2, [r7, #28]
 8001b80:	611a      	str	r2, [r3, #16]
          break;
 8001b82:	e009      	b.n	8001b98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b84:	2308      	movs	r3, #8
 8001b86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69fa      	ldr	r2, [r7, #28]
 8001b8c:	615a      	str	r2, [r3, #20]
          break;
 8001b8e:	e003      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b90:	2300      	movs	r3, #0
 8001b92:	623b      	str	r3, [r7, #32]
          break;
 8001b94:	e000      	b.n	8001b98 <HAL_GPIO_Init+0x130>
          break;
 8001b96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	2bff      	cmp	r3, #255	; 0xff
 8001b9c:	d801      	bhi.n	8001ba2 <HAL_GPIO_Init+0x13a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	e001      	b.n	8001ba6 <HAL_GPIO_Init+0x13e>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	2bff      	cmp	r3, #255	; 0xff
 8001bac:	d802      	bhi.n	8001bb4 <HAL_GPIO_Init+0x14c>
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	e002      	b.n	8001bba <HAL_GPIO_Init+0x152>
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb6:	3b08      	subs	r3, #8
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	210f      	movs	r1, #15
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	401a      	ands	r2, r3
 8001bcc:	6a39      	ldr	r1, [r7, #32]
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 8090 	beq.w	8001d08 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001be8:	4b56      	ldr	r3, [pc, #344]	; (8001d44 <HAL_GPIO_Init+0x2dc>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	4a55      	ldr	r2, [pc, #340]	; (8001d44 <HAL_GPIO_Init+0x2dc>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6193      	str	r3, [r2, #24]
 8001bf4:	4b53      	ldr	r3, [pc, #332]	; (8001d44 <HAL_GPIO_Init+0x2dc>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c00:	4a51      	ldr	r2, [pc, #324]	; (8001d48 <HAL_GPIO_Init+0x2e0>)
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	089b      	lsrs	r3, r3, #2
 8001c06:	3302      	adds	r3, #2
 8001c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	220f      	movs	r2, #15
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4013      	ands	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a49      	ldr	r2, [pc, #292]	; (8001d4c <HAL_GPIO_Init+0x2e4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d00d      	beq.n	8001c48 <HAL_GPIO_Init+0x1e0>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a48      	ldr	r2, [pc, #288]	; (8001d50 <HAL_GPIO_Init+0x2e8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d007      	beq.n	8001c44 <HAL_GPIO_Init+0x1dc>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a47      	ldr	r2, [pc, #284]	; (8001d54 <HAL_GPIO_Init+0x2ec>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d101      	bne.n	8001c40 <HAL_GPIO_Init+0x1d8>
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	e004      	b.n	8001c4a <HAL_GPIO_Init+0x1e2>
 8001c40:	2303      	movs	r3, #3
 8001c42:	e002      	b.n	8001c4a <HAL_GPIO_Init+0x1e2>
 8001c44:	2301      	movs	r3, #1
 8001c46:	e000      	b.n	8001c4a <HAL_GPIO_Init+0x1e2>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c4c:	f002 0203 	and.w	r2, r2, #3
 8001c50:	0092      	lsls	r2, r2, #2
 8001c52:	4093      	lsls	r3, r2
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c5a:	493b      	ldr	r1, [pc, #236]	; (8001d48 <HAL_GPIO_Init+0x2e0>)
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	089b      	lsrs	r3, r3, #2
 8001c60:	3302      	adds	r3, #2
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d006      	beq.n	8001c82 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c74:	4b38      	ldr	r3, [pc, #224]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	4937      	ldr	r1, [pc, #220]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	608b      	str	r3, [r1, #8]
 8001c80:	e006      	b.n	8001c90 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c82:	4b35      	ldr	r3, [pc, #212]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	4933      	ldr	r1, [pc, #204]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d006      	beq.n	8001caa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c9c:	4b2e      	ldr	r3, [pc, #184]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	492d      	ldr	r1, [pc, #180]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	60cb      	str	r3, [r1, #12]
 8001ca8:	e006      	b.n	8001cb8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001caa:	4b2b      	ldr	r3, [pc, #172]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	4929      	ldr	r1, [pc, #164]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cc4:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	4923      	ldr	r1, [pc, #140]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cd2:	4b21      	ldr	r3, [pc, #132]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cd4:	685a      	ldr	r2, [r3, #4]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	491f      	ldr	r1, [pc, #124]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d006      	beq.n	8001cfa <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cec:	4b1a      	ldr	r3, [pc, #104]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	4919      	ldr	r1, [pc, #100]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	600b      	str	r3, [r1, #0]
 8001cf8:	e006      	b.n	8001d08 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cfa:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	4915      	ldr	r1, [pc, #84]	; (8001d58 <HAL_GPIO_Init+0x2f0>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	fa22 f303 	lsr.w	r3, r2, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f47f aeaf 	bne.w	8001a7c <HAL_GPIO_Init+0x14>
  }
}
 8001d1e:	bf00      	nop
 8001d20:	bf00      	nop
 8001d22:	372c      	adds	r7, #44	; 0x2c
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	10320000 	.word	0x10320000
 8001d30:	10310000 	.word	0x10310000
 8001d34:	10220000 	.word	0x10220000
 8001d38:	10210000 	.word	0x10210000
 8001d3c:	10120000 	.word	0x10120000
 8001d40:	10110000 	.word	0x10110000
 8001d44:	40021000 	.word	0x40021000
 8001d48:	40010000 	.word	0x40010000
 8001d4c:	40010800 	.word	0x40010800
 8001d50:	40010c00 	.word	0x40010c00
 8001d54:	40011000 	.word	0x40011000
 8001d58:	40010400 	.word	0x40010400

08001d5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	887b      	ldrh	r3, [r7, #2]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d002      	beq.n	8001d7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
 8001d78:	e001      	b.n	8001d7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	460b      	mov	r3, r1
 8001d94:	807b      	strh	r3, [r7, #2]
 8001d96:	4613      	mov	r3, r2
 8001d98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d9a:	787b      	ldrb	r3, [r7, #1]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001da0:	887a      	ldrh	r2, [r7, #2]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001da6:	e003      	b.n	8001db0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001da8:	887b      	ldrh	r3, [r7, #2]
 8001daa:	041a      	lsls	r2, r3, #16
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	611a      	str	r2, [r3, #16]
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr

08001dba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b085      	sub	sp, #20
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dcc:	887a      	ldrh	r2, [r7, #2]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	041a      	lsls	r2, r3, #16
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	43d9      	mvns	r1, r3
 8001dd8:	887b      	ldrh	r3, [r7, #2]
 8001dda:	400b      	ands	r3, r1
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	611a      	str	r2, [r3, #16]
}
 8001de2:	bf00      	nop
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e26c      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 8087 	beq.w	8001f1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e0c:	4b92      	ldr	r3, [pc, #584]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f003 030c 	and.w	r3, r3, #12
 8001e14:	2b04      	cmp	r3, #4
 8001e16:	d00c      	beq.n	8001e32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e18:	4b8f      	ldr	r3, [pc, #572]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f003 030c 	and.w	r3, r3, #12
 8001e20:	2b08      	cmp	r3, #8
 8001e22:	d112      	bne.n	8001e4a <HAL_RCC_OscConfig+0x5e>
 8001e24:	4b8c      	ldr	r3, [pc, #560]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e30:	d10b      	bne.n	8001e4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e32:	4b89      	ldr	r3, [pc, #548]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d06c      	beq.n	8001f18 <HAL_RCC_OscConfig+0x12c>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d168      	bne.n	8001f18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e246      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e52:	d106      	bne.n	8001e62 <HAL_RCC_OscConfig+0x76>
 8001e54:	4b80      	ldr	r3, [pc, #512]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a7f      	ldr	r2, [pc, #508]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	e02e      	b.n	8001ec0 <HAL_RCC_OscConfig+0xd4>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d10c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x98>
 8001e6a:	4b7b      	ldr	r3, [pc, #492]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a7a      	ldr	r2, [pc, #488]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e74:	6013      	str	r3, [r2, #0]
 8001e76:	4b78      	ldr	r3, [pc, #480]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a77      	ldr	r2, [pc, #476]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e80:	6013      	str	r3, [r2, #0]
 8001e82:	e01d      	b.n	8001ec0 <HAL_RCC_OscConfig+0xd4>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e8c:	d10c      	bne.n	8001ea8 <HAL_RCC_OscConfig+0xbc>
 8001e8e:	4b72      	ldr	r3, [pc, #456]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a71      	ldr	r2, [pc, #452]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	4b6f      	ldr	r3, [pc, #444]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a6e      	ldr	r2, [pc, #440]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	e00b      	b.n	8001ec0 <HAL_RCC_OscConfig+0xd4>
 8001ea8:	4b6b      	ldr	r3, [pc, #428]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a6a      	ldr	r2, [pc, #424]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eb2:	6013      	str	r3, [r2, #0]
 8001eb4:	4b68      	ldr	r3, [pc, #416]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a67      	ldr	r2, [pc, #412]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001eba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ebe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d013      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec8:	f7ff fcb6 	bl	8001838 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed0:	f7ff fcb2 	bl	8001838 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b64      	cmp	r3, #100	; 0x64
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e1fa      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee2:	4b5d      	ldr	r3, [pc, #372]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0xe4>
 8001eee:	e014      	b.n	8001f1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef0:	f7ff fca2 	bl	8001838 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ef8:	f7ff fc9e 	bl	8001838 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b64      	cmp	r3, #100	; 0x64
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e1e6      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0a:	4b53      	ldr	r3, [pc, #332]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f0      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x10c>
 8001f16:	e000      	b.n	8001f1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d063      	beq.n	8001fee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f26:	4b4c      	ldr	r3, [pc, #304]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00b      	beq.n	8001f4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f32:	4b49      	ldr	r3, [pc, #292]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f003 030c 	and.w	r3, r3, #12
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	d11c      	bne.n	8001f78 <HAL_RCC_OscConfig+0x18c>
 8001f3e:	4b46      	ldr	r3, [pc, #280]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d116      	bne.n	8001f78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f4a:	4b43      	ldr	r3, [pc, #268]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <HAL_RCC_OscConfig+0x176>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d001      	beq.n	8001f62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e1ba      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f62:	4b3d      	ldr	r3, [pc, #244]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	4939      	ldr	r1, [pc, #228]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f76:	e03a      	b.n	8001fee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d020      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f80:	4b36      	ldr	r3, [pc, #216]	; (800205c <HAL_RCC_OscConfig+0x270>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f86:	f7ff fc57 	bl	8001838 <HAL_GetTick>
 8001f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f8c:	e008      	b.n	8001fa0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f8e:	f7ff fc53 	bl	8001838 <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e19b      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa0:	4b2d      	ldr	r3, [pc, #180]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0f0      	beq.n	8001f8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fac:	4b2a      	ldr	r3, [pc, #168]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	695b      	ldr	r3, [r3, #20]
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	4927      	ldr	r1, [pc, #156]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	600b      	str	r3, [r1, #0]
 8001fc0:	e015      	b.n	8001fee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fc2:	4b26      	ldr	r3, [pc, #152]	; (800205c <HAL_RCC_OscConfig+0x270>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fc36 	bl	8001838 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd0:	f7ff fc32 	bl	8001838 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e17a      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe2:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d03a      	beq.n	8002070 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d019      	beq.n	8002036 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002002:	4b17      	ldr	r3, [pc, #92]	; (8002060 <HAL_RCC_OscConfig+0x274>)
 8002004:	2201      	movs	r2, #1
 8002006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002008:	f7ff fc16 	bl	8001838 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002010:	f7ff fc12 	bl	8001838 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e15a      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002022:	4b0d      	ldr	r3, [pc, #52]	; (8002058 <HAL_RCC_OscConfig+0x26c>)
 8002024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0f0      	beq.n	8002010 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800202e:	2001      	movs	r0, #1
 8002030:	f000 fa9a 	bl	8002568 <RCC_Delay>
 8002034:	e01c      	b.n	8002070 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002036:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <HAL_RCC_OscConfig+0x274>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800203c:	f7ff fbfc 	bl	8001838 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002042:	e00f      	b.n	8002064 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002044:	f7ff fbf8 	bl	8001838 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d908      	bls.n	8002064 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e140      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
 8002056:	bf00      	nop
 8002058:	40021000 	.word	0x40021000
 800205c:	42420000 	.word	0x42420000
 8002060:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002064:	4b9e      	ldr	r3, [pc, #632]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1e9      	bne.n	8002044 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	2b00      	cmp	r3, #0
 800207a:	f000 80a6 	beq.w	80021ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002082:	4b97      	ldr	r3, [pc, #604]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10d      	bne.n	80020aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800208e:	4b94      	ldr	r3, [pc, #592]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	4a93      	ldr	r2, [pc, #588]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002098:	61d3      	str	r3, [r2, #28]
 800209a:	4b91      	ldr	r3, [pc, #580]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800209c:	69db      	ldr	r3, [r3, #28]
 800209e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020a6:	2301      	movs	r3, #1
 80020a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020aa:	4b8e      	ldr	r3, [pc, #568]	; (80022e4 <HAL_RCC_OscConfig+0x4f8>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d118      	bne.n	80020e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020b6:	4b8b      	ldr	r3, [pc, #556]	; (80022e4 <HAL_RCC_OscConfig+0x4f8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a8a      	ldr	r2, [pc, #552]	; (80022e4 <HAL_RCC_OscConfig+0x4f8>)
 80020bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c2:	f7ff fbb9 	bl	8001838 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ca:	f7ff fbb5 	bl	8001838 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b64      	cmp	r3, #100	; 0x64
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e0fd      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020dc:	4b81      	ldr	r3, [pc, #516]	; (80022e4 <HAL_RCC_OscConfig+0x4f8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0f0      	beq.n	80020ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d106      	bne.n	80020fe <HAL_RCC_OscConfig+0x312>
 80020f0:	4b7b      	ldr	r3, [pc, #492]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	4a7a      	ldr	r2, [pc, #488]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	6213      	str	r3, [r2, #32]
 80020fc:	e02d      	b.n	800215a <HAL_RCC_OscConfig+0x36e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10c      	bne.n	8002120 <HAL_RCC_OscConfig+0x334>
 8002106:	4b76      	ldr	r3, [pc, #472]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4a75      	ldr	r2, [pc, #468]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	6213      	str	r3, [r2, #32]
 8002112:	4b73      	ldr	r3, [pc, #460]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4a72      	ldr	r2, [pc, #456]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002118:	f023 0304 	bic.w	r3, r3, #4
 800211c:	6213      	str	r3, [r2, #32]
 800211e:	e01c      	b.n	800215a <HAL_RCC_OscConfig+0x36e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	2b05      	cmp	r3, #5
 8002126:	d10c      	bne.n	8002142 <HAL_RCC_OscConfig+0x356>
 8002128:	4b6d      	ldr	r3, [pc, #436]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	4a6c      	ldr	r2, [pc, #432]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800212e:	f043 0304 	orr.w	r3, r3, #4
 8002132:	6213      	str	r3, [r2, #32]
 8002134:	4b6a      	ldr	r3, [pc, #424]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	4a69      	ldr	r2, [pc, #420]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800213a:	f043 0301 	orr.w	r3, r3, #1
 800213e:	6213      	str	r3, [r2, #32]
 8002140:	e00b      	b.n	800215a <HAL_RCC_OscConfig+0x36e>
 8002142:	4b67      	ldr	r3, [pc, #412]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	4a66      	ldr	r2, [pc, #408]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	f023 0301 	bic.w	r3, r3, #1
 800214c:	6213      	str	r3, [r2, #32]
 800214e:	4b64      	ldr	r3, [pc, #400]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	4a63      	ldr	r2, [pc, #396]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002154:	f023 0304 	bic.w	r3, r3, #4
 8002158:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d015      	beq.n	800218e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002162:	f7ff fb69 	bl	8001838 <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002168:	e00a      	b.n	8002180 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216a:	f7ff fb65 	bl	8001838 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	f241 3288 	movw	r2, #5000	; 0x1388
 8002178:	4293      	cmp	r3, r2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e0ab      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002180:	4b57      	ldr	r3, [pc, #348]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0ee      	beq.n	800216a <HAL_RCC_OscConfig+0x37e>
 800218c:	e014      	b.n	80021b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218e:	f7ff fb53 	bl	8001838 <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002194:	e00a      	b.n	80021ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7ff fb4f 	bl	8001838 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e095      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ac:	4b4c      	ldr	r3, [pc, #304]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1ee      	bne.n	8002196 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021b8:	7dfb      	ldrb	r3, [r7, #23]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d105      	bne.n	80021ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021be:	4b48      	ldr	r3, [pc, #288]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	4a47      	ldr	r2, [pc, #284]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80021c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 8081 	beq.w	80022d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d4:	4b42      	ldr	r3, [pc, #264]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 030c 	and.w	r3, r3, #12
 80021dc:	2b08      	cmp	r3, #8
 80021de:	d061      	beq.n	80022a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d146      	bne.n	8002276 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021e8:	4b3f      	ldr	r3, [pc, #252]	; (80022e8 <HAL_RCC_OscConfig+0x4fc>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ee:	f7ff fb23 	bl	8001838 <HAL_GetTick>
 80021f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f4:	e008      	b.n	8002208 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f6:	f7ff fb1f 	bl	8001838 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e067      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002208:	4b35      	ldr	r3, [pc, #212]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1f0      	bne.n	80021f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800221c:	d108      	bne.n	8002230 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800221e:	4b30      	ldr	r3, [pc, #192]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	492d      	ldr	r1, [pc, #180]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800222c:	4313      	orrs	r3, r2
 800222e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002230:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a19      	ldr	r1, [r3, #32]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	430b      	orrs	r3, r1
 8002242:	4927      	ldr	r1, [pc, #156]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002244:	4313      	orrs	r3, r2
 8002246:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002248:	4b27      	ldr	r3, [pc, #156]	; (80022e8 <HAL_RCC_OscConfig+0x4fc>)
 800224a:	2201      	movs	r2, #1
 800224c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224e:	f7ff faf3 	bl	8001838 <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002254:	e008      	b.n	8002268 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002256:	f7ff faef 	bl	8001838 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e037      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002268:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0f0      	beq.n	8002256 <HAL_RCC_OscConfig+0x46a>
 8002274:	e02f      	b.n	80022d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002276:	4b1c      	ldr	r3, [pc, #112]	; (80022e8 <HAL_RCC_OscConfig+0x4fc>)
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227c:	f7ff fadc 	bl	8001838 <HAL_GetTick>
 8002280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002282:	e008      	b.n	8002296 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002284:	f7ff fad8 	bl	8001838 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d901      	bls.n	8002296 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e020      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002296:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1f0      	bne.n	8002284 <HAL_RCC_OscConfig+0x498>
 80022a2:	e018      	b.n	80022d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d101      	bne.n	80022b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e013      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <HAL_RCC_OscConfig+0x4f4>)
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d106      	bne.n	80022d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d001      	beq.n	80022d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e000      	b.n	80022d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3718      	adds	r7, #24
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40007000 	.word	0x40007000
 80022e8:	42420060 	.word	0x42420060

080022ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e0d0      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002300:	4b6a      	ldr	r3, [pc, #424]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	429a      	cmp	r2, r3
 800230c:	d910      	bls.n	8002330 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230e:	4b67      	ldr	r3, [pc, #412]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f023 0207 	bic.w	r2, r3, #7
 8002316:	4965      	ldr	r1, [pc, #404]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	4313      	orrs	r3, r2
 800231c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800231e:	4b63      	ldr	r3, [pc, #396]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	683a      	ldr	r2, [r7, #0]
 8002328:	429a      	cmp	r2, r3
 800232a:	d001      	beq.n	8002330 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0b8      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d020      	beq.n	800237e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d005      	beq.n	8002354 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002348:	4b59      	ldr	r3, [pc, #356]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	4a58      	ldr	r2, [pc, #352]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002352:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0308 	and.w	r3, r3, #8
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002360:	4b53      	ldr	r3, [pc, #332]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	4a52      	ldr	r2, [pc, #328]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800236a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800236c:	4b50      	ldr	r3, [pc, #320]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	494d      	ldr	r1, [pc, #308]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	4313      	orrs	r3, r2
 800237c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b00      	cmp	r3, #0
 8002388:	d040      	beq.n	800240c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d107      	bne.n	80023a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002392:	4b47      	ldr	r3, [pc, #284]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d115      	bne.n	80023ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e07f      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d107      	bne.n	80023ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023aa:	4b41      	ldr	r3, [pc, #260]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d109      	bne.n	80023ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e073      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ba:	4b3d      	ldr	r3, [pc, #244]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e06b      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023ca:	4b39      	ldr	r3, [pc, #228]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f023 0203 	bic.w	r2, r3, #3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	4936      	ldr	r1, [pc, #216]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023dc:	f7ff fa2c 	bl	8001838 <HAL_GetTick>
 80023e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e2:	e00a      	b.n	80023fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e4:	f7ff fa28 	bl	8001838 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e053      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fa:	4b2d      	ldr	r3, [pc, #180]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f003 020c 	and.w	r2, r3, #12
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	429a      	cmp	r2, r3
 800240a:	d1eb      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800240c:	4b27      	ldr	r3, [pc, #156]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d210      	bcs.n	800243c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241a:	4b24      	ldr	r3, [pc, #144]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f023 0207 	bic.w	r2, r3, #7
 8002422:	4922      	ldr	r1, [pc, #136]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	4313      	orrs	r3, r2
 8002428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800242a:	4b20      	ldr	r3, [pc, #128]	; (80024ac <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d001      	beq.n	800243c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e032      	b.n	80024a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	d008      	beq.n	800245a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002448:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	4916      	ldr	r1, [pc, #88]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0308 	and.w	r3, r3, #8
 8002462:	2b00      	cmp	r3, #0
 8002464:	d009      	beq.n	800247a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002466:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	490e      	ldr	r1, [pc, #56]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002476:	4313      	orrs	r3, r2
 8002478:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800247a:	f000 f821 	bl	80024c0 <HAL_RCC_GetSysClockFreq>
 800247e:	4602      	mov	r2, r0
 8002480:	4b0b      	ldr	r3, [pc, #44]	; (80024b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	091b      	lsrs	r3, r3, #4
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	490a      	ldr	r1, [pc, #40]	; (80024b4 <HAL_RCC_ClockConfig+0x1c8>)
 800248c:	5ccb      	ldrb	r3, [r1, r3]
 800248e:	fa22 f303 	lsr.w	r3, r2, r3
 8002492:	4a09      	ldr	r2, [pc, #36]	; (80024b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002496:	4b09      	ldr	r3, [pc, #36]	; (80024bc <HAL_RCC_ClockConfig+0x1d0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff f98a 	bl	80017b4 <HAL_InitTick>

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40022000 	.word	0x40022000
 80024b0:	40021000 	.word	0x40021000
 80024b4:	08002dd0 	.word	0x08002dd0
 80024b8:	20000038 	.word	0x20000038
 80024bc:	2000003c 	.word	0x2000003c

080024c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	60fb      	str	r3, [r7, #12]
 80024ca:	2300      	movs	r3, #0
 80024cc:	60bb      	str	r3, [r7, #8]
 80024ce:	2300      	movs	r3, #0
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	2300      	movs	r3, #0
 80024d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024da:	4b1e      	ldr	r3, [pc, #120]	; (8002554 <HAL_RCC_GetSysClockFreq+0x94>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d002      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0x30>
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d003      	beq.n	80024f6 <HAL_RCC_GetSysClockFreq+0x36>
 80024ee:	e027      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024f0:	4b19      	ldr	r3, [pc, #100]	; (8002558 <HAL_RCC_GetSysClockFreq+0x98>)
 80024f2:	613b      	str	r3, [r7, #16]
      break;
 80024f4:	e027      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	0c9b      	lsrs	r3, r3, #18
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	4a17      	ldr	r2, [pc, #92]	; (800255c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002500:	5cd3      	ldrb	r3, [r2, r3]
 8002502:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d010      	beq.n	8002530 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800250e:	4b11      	ldr	r3, [pc, #68]	; (8002554 <HAL_RCC_GetSysClockFreq+0x94>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	0c5b      	lsrs	r3, r3, #17
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	4a11      	ldr	r2, [pc, #68]	; (8002560 <HAL_RCC_GetSysClockFreq+0xa0>)
 800251a:	5cd3      	ldrb	r3, [r2, r3]
 800251c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a0d      	ldr	r2, [pc, #52]	; (8002558 <HAL_RCC_GetSysClockFreq+0x98>)
 8002522:	fb02 f203 	mul.w	r2, r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	fbb2 f3f3 	udiv	r3, r2, r3
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	e004      	b.n	800253a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a0c      	ldr	r2, [pc, #48]	; (8002564 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002534:	fb02 f303 	mul.w	r3, r2, r3
 8002538:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	613b      	str	r3, [r7, #16]
      break;
 800253e:	e002      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002540:	4b05      	ldr	r3, [pc, #20]	; (8002558 <HAL_RCC_GetSysClockFreq+0x98>)
 8002542:	613b      	str	r3, [r7, #16]
      break;
 8002544:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002546:	693b      	ldr	r3, [r7, #16]
}
 8002548:	4618      	mov	r0, r3
 800254a:	371c      	adds	r7, #28
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
 8002558:	007a1200 	.word	0x007a1200
 800255c:	08002de0 	.word	0x08002de0
 8002560:	08002df0 	.word	0x08002df0
 8002564:	003d0900 	.word	0x003d0900

08002568 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002570:	4b0a      	ldr	r3, [pc, #40]	; (800259c <RCC_Delay+0x34>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <RCC_Delay+0x38>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	0a5b      	lsrs	r3, r3, #9
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002584:	bf00      	nop
  }
  while (Delay --);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	1e5a      	subs	r2, r3, #1
 800258a:	60fa      	str	r2, [r7, #12]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f9      	bne.n	8002584 <RCC_Delay+0x1c>
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr
 800259c:	20000038 	.word	0x20000038
 80025a0:	10624dd3 	.word	0x10624dd3

080025a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e041      	b.n	800263a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fe fde6 	bl	800119c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2202      	movs	r2, #2
 80025d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3304      	adds	r3, #4
 80025e0:	4619      	mov	r1, r3
 80025e2:	4610      	mov	r0, r2
 80025e4:	f000 fa56 	bl	8002a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b01      	cmp	r3, #1
 8002656:	d001      	beq.n	800265c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e035      	b.n	80026c8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2202      	movs	r2, #2
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a16      	ldr	r2, [pc, #88]	; (80026d4 <HAL_TIM_Base_Start_IT+0x90>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d009      	beq.n	8002692 <HAL_TIM_Base_Start_IT+0x4e>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002686:	d004      	beq.n	8002692 <HAL_TIM_Base_Start_IT+0x4e>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a12      	ldr	r2, [pc, #72]	; (80026d8 <HAL_TIM_Base_Start_IT+0x94>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d111      	bne.n	80026b6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2b06      	cmp	r3, #6
 80026a2:	d010      	beq.n	80026c6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026b4:	e007      	b.n	80026c6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f042 0201 	orr.w	r2, r2, #1
 80026c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bc80      	pop	{r7}
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	40012c00 	.word	0x40012c00
 80026d8:	40000400 	.word	0x40000400

080026dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d020      	beq.n	8002740 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d01b      	beq.n	8002740 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f06f 0202 	mvn.w	r2, #2
 8002710:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f998 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 800272c:	e005      	b.n	800273a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f98b 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f99a 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0304 	and.w	r3, r3, #4
 8002746:	2b00      	cmp	r3, #0
 8002748:	d020      	beq.n	800278c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	2b00      	cmp	r3, #0
 8002752:	d01b      	beq.n	800278c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f06f 0204 	mvn.w	r2, #4
 800275c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2202      	movs	r2, #2
 8002762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f972 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 8002778:	e005      	b.n	8002786 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f965 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 f974 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b00      	cmp	r3, #0
 8002794:	d020      	beq.n	80027d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	2b00      	cmp	r3, #0
 800279e:	d01b      	beq.n	80027d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f06f 0208 	mvn.w	r2, #8
 80027a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2204      	movs	r2, #4
 80027ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f94c 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 80027c4:	e005      	b.n	80027d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f93f 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f94e 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f003 0310 	and.w	r3, r3, #16
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d020      	beq.n	8002824 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f003 0310 	and.w	r3, r3, #16
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d01b      	beq.n	8002824 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f06f 0210 	mvn.w	r2, #16
 80027f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2208      	movs	r2, #8
 80027fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f926 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 8002810:	e005      	b.n	800281e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f919 	bl	8002a4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f000 f928 	bl	8002a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00c      	beq.n	8002848 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	2b00      	cmp	r3, #0
 8002836:	d007      	beq.n	8002848 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f06f 0201 	mvn.w	r2, #1
 8002840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7fe fa68 	bl	8000d18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002858:	2b00      	cmp	r3, #0
 800285a:	d007      	beq.n	800286c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 fa6f 	bl	8002d4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00c      	beq.n	8002890 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f8f8 	bl	8002a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	f003 0320 	and.w	r3, r3, #32
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00c      	beq.n	80028b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f003 0320 	and.w	r3, r3, #32
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d007      	beq.n	80028b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0220 	mvn.w	r2, #32
 80028ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fa42 	bl	8002d38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028b4:	bf00      	nop
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d101      	bne.n	80028d8 <HAL_TIM_ConfigClockSource+0x1c>
 80028d4:	2302      	movs	r3, #2
 80028d6:	e0b4      	b.n	8002a42 <HAL_TIM_ConfigClockSource+0x186>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002910:	d03e      	beq.n	8002990 <HAL_TIM_ConfigClockSource+0xd4>
 8002912:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002916:	f200 8087 	bhi.w	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 800291a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291e:	f000 8086 	beq.w	8002a2e <HAL_TIM_ConfigClockSource+0x172>
 8002922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002926:	d87f      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002928:	2b70      	cmp	r3, #112	; 0x70
 800292a:	d01a      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0xa6>
 800292c:	2b70      	cmp	r3, #112	; 0x70
 800292e:	d87b      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002930:	2b60      	cmp	r3, #96	; 0x60
 8002932:	d050      	beq.n	80029d6 <HAL_TIM_ConfigClockSource+0x11a>
 8002934:	2b60      	cmp	r3, #96	; 0x60
 8002936:	d877      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002938:	2b50      	cmp	r3, #80	; 0x50
 800293a:	d03c      	beq.n	80029b6 <HAL_TIM_ConfigClockSource+0xfa>
 800293c:	2b50      	cmp	r3, #80	; 0x50
 800293e:	d873      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002940:	2b40      	cmp	r3, #64	; 0x40
 8002942:	d058      	beq.n	80029f6 <HAL_TIM_ConfigClockSource+0x13a>
 8002944:	2b40      	cmp	r3, #64	; 0x40
 8002946:	d86f      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002948:	2b30      	cmp	r3, #48	; 0x30
 800294a:	d064      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 800294c:	2b30      	cmp	r3, #48	; 0x30
 800294e:	d86b      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002950:	2b20      	cmp	r3, #32
 8002952:	d060      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 8002954:	2b20      	cmp	r3, #32
 8002956:	d867      	bhi.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
 8002958:	2b00      	cmp	r3, #0
 800295a:	d05c      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 800295c:	2b10      	cmp	r3, #16
 800295e:	d05a      	beq.n	8002a16 <HAL_TIM_ConfigClockSource+0x15a>
 8002960:	e062      	b.n	8002a28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6818      	ldr	r0, [r3, #0]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	6899      	ldr	r1, [r3, #8]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f000 f96a 	bl	8002c4a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002984:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	609a      	str	r2, [r3, #8]
      break;
 800298e:	e04f      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6899      	ldr	r1, [r3, #8]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f000 f953 	bl	8002c4a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029b2:	609a      	str	r2, [r3, #8]
      break;
 80029b4:	e03c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6818      	ldr	r0, [r3, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	6859      	ldr	r1, [r3, #4]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	461a      	mov	r2, r3
 80029c4:	f000 f8ca 	bl	8002b5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2150      	movs	r1, #80	; 0x50
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 f921 	bl	8002c16 <TIM_ITRx_SetConfig>
      break;
 80029d4:	e02c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	6859      	ldr	r1, [r3, #4]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	461a      	mov	r2, r3
 80029e4:	f000 f8e8 	bl	8002bb8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2160      	movs	r1, #96	; 0x60
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 f911 	bl	8002c16 <TIM_ITRx_SetConfig>
      break;
 80029f4:	e01c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6859      	ldr	r1, [r3, #4]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	461a      	mov	r2, r3
 8002a04:	f000 f8aa 	bl	8002b5c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2140      	movs	r1, #64	; 0x40
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f901 	bl	8002c16 <TIM_ITRx_SetConfig>
      break;
 8002a14:	e00c      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4610      	mov	r0, r2
 8002a22:	f000 f8f8 	bl	8002c16 <TIM_ITRx_SetConfig>
      break;
 8002a26:	e003      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a2c:	e000      	b.n	8002a30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
	...

08002a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a2b      	ldr	r2, [pc, #172]	; (8002b54 <TIM_Base_SetConfig+0xc0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d007      	beq.n	8002abc <TIM_Base_SetConfig+0x28>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ab2:	d003      	beq.n	8002abc <TIM_Base_SetConfig+0x28>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a28      	ldr	r2, [pc, #160]	; (8002b58 <TIM_Base_SetConfig+0xc4>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d108      	bne.n	8002ace <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a20      	ldr	r2, [pc, #128]	; (8002b54 <TIM_Base_SetConfig+0xc0>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d007      	beq.n	8002ae6 <TIM_Base_SetConfig+0x52>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002adc:	d003      	beq.n	8002ae6 <TIM_Base_SetConfig+0x52>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a1d      	ldr	r2, [pc, #116]	; (8002b58 <TIM_Base_SetConfig+0xc4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d108      	bne.n	8002af8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a0d      	ldr	r2, [pc, #52]	; (8002b54 <TIM_Base_SetConfig+0xc0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d103      	bne.n	8002b2c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	f023 0201 	bic.w	r2, r3, #1
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	611a      	str	r2, [r3, #16]
  }
}
 8002b4a:	bf00      	nop
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr
 8002b54:	40012c00 	.word	0x40012c00
 8002b58:	40000400 	.word	0x40000400

08002b5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b087      	sub	sp, #28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	f023 0201 	bic.w	r2, r3, #1
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f023 030a 	bic.w	r3, r3, #10
 8002b98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	621a      	str	r2, [r3, #32]
}
 8002bae:	bf00      	nop
 8002bb0:	371c      	adds	r7, #28
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr

08002bb8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b087      	sub	sp, #28
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	f023 0210 	bic.w	r2, r3, #16
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002be2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	031b      	lsls	r3, r3, #12
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bf4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	697a      	ldr	r2, [r7, #20]
 8002c0a:	621a      	str	r2, [r3, #32]
}
 8002c0c:	bf00      	nop
 8002c0e:	371c      	adds	r7, #28
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr

08002c16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b085      	sub	sp, #20
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	f043 0307 	orr.w	r3, r3, #7
 8002c38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	609a      	str	r2, [r3, #8]
}
 8002c40:	bf00      	nop
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr

08002c4a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b087      	sub	sp, #28
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c64:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	021a      	lsls	r2, r3, #8
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	609a      	str	r2, [r3, #8]
}
 8002c7e:	bf00      	nop
 8002c80:	371c      	adds	r7, #28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr

08002c88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d101      	bne.n	8002ca0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	e041      	b.n	8002d24 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2202      	movs	r2, #2
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a14      	ldr	r2, [pc, #80]	; (8002d30 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d009      	beq.n	8002cf8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cec:	d004      	beq.n	8002cf8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d10c      	bne.n	8002d12 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cfe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	40012c00 	.word	0x40012c00
 8002d34:	40000400 	.word	0x40000400

08002d38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr

08002d4a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bc80      	pop	{r7}
 8002d5a:	4770      	bx	lr

08002d5c <__libc_init_array>:
 8002d5c:	b570      	push	{r4, r5, r6, lr}
 8002d5e:	2600      	movs	r6, #0
 8002d60:	4d0c      	ldr	r5, [pc, #48]	; (8002d94 <__libc_init_array+0x38>)
 8002d62:	4c0d      	ldr	r4, [pc, #52]	; (8002d98 <__libc_init_array+0x3c>)
 8002d64:	1b64      	subs	r4, r4, r5
 8002d66:	10a4      	asrs	r4, r4, #2
 8002d68:	42a6      	cmp	r6, r4
 8002d6a:	d109      	bne.n	8002d80 <__libc_init_array+0x24>
 8002d6c:	f000 f822 	bl	8002db4 <_init>
 8002d70:	2600      	movs	r6, #0
 8002d72:	4d0a      	ldr	r5, [pc, #40]	; (8002d9c <__libc_init_array+0x40>)
 8002d74:	4c0a      	ldr	r4, [pc, #40]	; (8002da0 <__libc_init_array+0x44>)
 8002d76:	1b64      	subs	r4, r4, r5
 8002d78:	10a4      	asrs	r4, r4, #2
 8002d7a:	42a6      	cmp	r6, r4
 8002d7c:	d105      	bne.n	8002d8a <__libc_init_array+0x2e>
 8002d7e:	bd70      	pop	{r4, r5, r6, pc}
 8002d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d84:	4798      	blx	r3
 8002d86:	3601      	adds	r6, #1
 8002d88:	e7ee      	b.n	8002d68 <__libc_init_array+0xc>
 8002d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8e:	4798      	blx	r3
 8002d90:	3601      	adds	r6, #1
 8002d92:	e7f2      	b.n	8002d7a <__libc_init_array+0x1e>
 8002d94:	08002df4 	.word	0x08002df4
 8002d98:	08002df4 	.word	0x08002df4
 8002d9c:	08002df4 	.word	0x08002df4
 8002da0:	08002df8 	.word	0x08002df8

08002da4 <memset>:
 8002da4:	4603      	mov	r3, r0
 8002da6:	4402      	add	r2, r0
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d100      	bne.n	8002dae <memset+0xa>
 8002dac:	4770      	bx	lr
 8002dae:	f803 1b01 	strb.w	r1, [r3], #1
 8002db2:	e7f9      	b.n	8002da8 <memset+0x4>

08002db4 <_init>:
 8002db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db6:	bf00      	nop
 8002db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dba:	bc08      	pop	{r3}
 8002dbc:	469e      	mov	lr, r3
 8002dbe:	4770      	bx	lr

08002dc0 <_fini>:
 8002dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc2:	bf00      	nop
 8002dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dc6:	bc08      	pop	{r3}
 8002dc8:	469e      	mov	lr, r3
 8002dca:	4770      	bx	lr
