FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011}
"PAGE_NUMBER" = 1;
0"NC";
1"P5V\g";
2"M5V\g";
3"GND_SIGNAL\g";
4"GND_SIGNAL\g";
5"P3V3\g";
6"P3V3\g";
7"GND_SIGNAL\g";
8"GND_SIGNAL\g";
9"UN$1$AD5665R$I63$VOUTA";
10"A0";
11"A1";
12"UN$1$AD5665R$I63$VOUTB";
13"VREF";
14"UN$1$AD5665R$I63$VOUTD";
15"VTHRESH<3>";
16"VTHRESH<2>";
17"VTHRESH<1>";
18"VTHRESH<0>";
19"SDA";
20"SCL";
21"UN$1$AD5665R$I63$VOUTC";
%"INPORT"
"1","(-2350,1225)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-2350,1375)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-2350,1325)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-2350,1175)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"OUTPORT"
"1","(3500,2100)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(3500,300)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(3500,900)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(3500,1500)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,2050)","0","fmc_tlu_v1_lib","I29";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"fmc_tlu_v1_lib";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"18;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"9;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"13;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,250)","0","fmc_tlu_v1_lib","I30";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"15;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"14;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"13;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,850)","0","fmc_tlu_v1_lib","I31";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"16;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"21;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"13;
%"PC023A_VTHRESH_BUFFER"
"1","(1450,1450)","0","fmc_tlu_v1_lib","I32";
;
CDS_LIB"fmc_tlu_v1_lib"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"VOUT"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"17;
"vin+"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"12;
"vin-"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"13;
%"P5V"
"1","(-3100,-1050)","0","cnpower","I43";
;
HDL_POWER"P5V"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"1;
%"M5V"
"1","(-3350,-1700)","0","cnpower","I44";
;
HDL_POWER"M5V"
SIZE"1B"
BODY_TYPE"plumbing"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
vhdl_init"0"2;
%"GND_SIGNAL"
"1","(-2900,-1650)","0","standard","I46";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"3;
%"GND_SIGNAL"
"1","(-1650,-1800)","0","standard","I47";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"4;
%"CAPCERSMDCL2"
"1","(-1500,-1500)","1","cnpassive","I50";
;
VALUE"1UF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603"
$LOCATION"C6"
CDS_LOCATION"C6"
$SEC"1"
CDS_SEC"1";
"B <SIZE-1..0>\NAC"
$PN"2"5;
"A <SIZE-1..0>\NAC"
$PN"1"4;
%"CAPCERSMDCL2"
"1","(-3100,-1250)","1","cnpassive","I51";
;
VALUE"1UF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603"
$LOCATION"C2"
CDS_LOCATION"C2"
$SEC"1"
CDS_SEC"1";
"B <SIZE-1..0>\NAC"
$PN"2"1;
"A <SIZE-1..0>\NAC"
$PN"1"3;
%"CAPCERSMDCL2"
"1","(-3100,-1650)","1","cnpassive","I52";
;
VALUE"1UF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603"
$LOCATION"C3"
CDS_LOCATION"C3"
$SEC"1"
CDS_SEC"1";
"B <SIZE-1..0>\NAC"
$PN"2"3;
"A <SIZE-1..0>\NAC"
$PN"1"2;
%"CAPCERSMDCL2"
"1","(-1750,-1500)","1","cnpassive","I53";
;
VALUE"100NF"
VOLTAGE"16V"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0603"
$LOCATION"C5"
CDS_LOCATION"C5"
$SEC"1"
CDS_SEC"1";
"B <SIZE-1..0>\NAC"
$PN"2"5;
"A <SIZE-1..0>\NAC"
$PN"1"4;
%"OUTPORT"
"1","(3500,2350)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"P3V3"
"1","(-1600,-1200)","0","cnpower","I62";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"5;
%"AD5665R"
"1","(-1450,1250)","0","cnlinear","I63";
;
POWER_GROUP"VDD=P3V3;GND=GND_SIGNAL"
PACK_TYPE"TSSOP"
TYPE"AD5665RBRUZ-1"
CDS_LIB"cnlinear"
CDS_LMAN_SYM_OUTLINE"-275,175,275,-175"
$LOCATION"IC1"
CDS_LOCATION"IC1"
$SEC"1"
CDS_SEC"1";
"VREFIN/VREFOUT"
$PN"7"13;
"VOUTA"
$PN"4"9;
"ADDR1"
$PN"2"10;
"ADDR2"
$PN"8"11;
"SDA"
$PN"13"19;
"SCL"
$PN"14"20;
"LDAC* \B"
$PN"1"8;
"CLR* \B"
$PN"9"6;
"POR"
$PN"6"6;
"VOUTB"
$PN"11"12;
"VOUTD"
$PN"10"14;
"VOUTC"
$PN"5"21;
%"GND_SIGNAL"
"1","(-1950,700)","0","standard","I64";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"8;
%"P3V3"
"1","(-2050,1100)","0","cnpower","I65";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"6;
%"CAPCERSMDCL2"
"1","(-1450,550)","1","cnpassive","I66";
;
VALUE"100NF"
VOLTAGE"16V"
PACK_TYPE"0603"
CDS_LIB"cnpassive"
SIZE"1"
$LOCATION"C4"
CDS_LOCATION"C4"
$SEC"1"
CDS_SEC"1";
"B <SIZE-1..0>\NAC"
$PN"2"13;
"A <SIZE-1..0>\NAC"
$PN"1"7;
%"GND_SIGNAL"
"1","(-1500,350)","0","standard","I67";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"7;
%"TP"
"1","(-950,700)","0","cnpassive","I68";
;
PACK_TYPE"HOLE"
PART_NAME"TP"
VALUE"0.8MM"
CDS_LIB"cnpassive"
SIZE"1B"
SYMMAP"TRUE"
$LOCATION"TP?";
"A <SIZE-1..0>\NAC"
$PN"#"13;
%"TP"
"1","(-700,1350)","0","cnpassive","I69";
;
PACK_TYPE"HOLE"
PART_NAME"TP"
VALUE"0.8MM"
CDS_LIB"cnpassive"
SIZE"1B"
SYMMAP"TRUE"
$LOCATION"TP?";
"A <SIZE-1..0>\NAC"
$PN"#"9;
END.
