

================================================================
== Vivado HLS Report for 'post_process_unit'
================================================================
* Date:           Sat Jul 20 20:16:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.040|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%leaky_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %leaky_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 4 'read' 'leaky_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bias_en_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %bias_en_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 5 'read' 'bias_en_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bias_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 6 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_in_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 7 'read' 'data_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %data_in_V_read to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 8 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %bias_V_read to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 9 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %rhs_V, %lhs_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 10 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%p_Val2_16 = add i16 %data_in_V_read, %bias_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 12 'add' 'p_Val2_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_16, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 13 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_8, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 14 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 15 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%xor_ln340_8 = xor i1 %p_Result_s, %p_Result_8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 16 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 17 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%or_ln340 = or i1 %p_Result_8, %xor_ln340" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 18 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%select_ln340 = select i1 %xor_ln340_8, i16 32767, i16 %p_Val2_16" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 19 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_16" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 20 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%activated_output_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:96]   --->   Operation 21 'select' 'activated_output_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %activated_output_V to i22" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 22 'sext' 'sext_ln1116' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i22 26, %sext_ln1116" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 23 'mul' 'r_V' <Predicate = (bias_en_V_read)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i22 %r_V to i7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 24 'trunc' 'trunc_ln718' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 25 'bitselect' 'p_Result_9' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 26 'bitselect' 'Range2_all_ones' <Predicate = (bias_en_V_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %activated_output_V, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %r_V, i32 8, i32 21)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%sext_ln713 = sext i14 %trunc_ln to i15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 29 'sext' 'sext_ln713' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 8)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 30 'bitselect' 'tmp_11' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.48ns)   --->   "%r = icmp ne i7 %trunc_ln718, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 31 'icmp' 'r' <Predicate = (bias_en_V_read)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln412 = or i1 %r, %tmp_11" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 32 'or' 'or_ln412' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 7)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 33 'bitselect' 'tmp_13' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%and_ln415 = and i1 %tmp_13, %or_ln412" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 34 'and' 'and_ln415' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%zext_ln415 = zext i1 %and_ln415 to i15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 35 'zext' 'zext_ln415' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.81ns) (out node of the LUT)   --->   "%p_Val2_18 = add i15 %sext_ln713, %zext_ln415" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 36 'add' 'p_Val2_18' <Predicate = (bias_en_V_read)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%sext_ln415 = sext i15 %p_Val2_18 to i16" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 37 'sext' 'sext_ln415' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_18, i32 14)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 38 'bitselect' 'tmp_14' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln416_1 = xor i1 %tmp_14, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 39 'xor' 'xor_ln416_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%carry_1 = and i1 %p_Result_9, %xor_ln416_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 40 'and' 'carry_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_18, i32 14)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 41 'bitselect' 'p_Result_10' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 20)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 42 'bitselect' 'tmp_17' <Predicate = (bias_en_V_read)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_17, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 43 'xor' 'xor_ln779' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_2 = xor i1 %p_Result_9, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 44 'xor' 'xor_ln416_2' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_14, %xor_ln416_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 45 'or' 'or_ln416_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 46 'or' 'or_ln416' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 47 'and' 'deleted_ones' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%and_ln781 = and i1 %carry_1, %Range2_all_ones" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 48 'and' 'and_ln781' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_10, %deleted_ones" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 49 'and' 'and_ln786' <Predicate = (bias_en_V_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 50 'or' 'or_ln786' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln786, i16 %sext_ln415, i16 -32768" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:99]   --->   Operation 51 'select' 'select_ln340_4' <Predicate = (bias_en_V_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%and_ln97 = and i1 %leaky_V_read, %bias_en_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 52 'and' 'and_ln97' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln97)   --->   "%and_ln97_1 = and i1 %and_ln97, %tmp" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 53 'and' 'and_ln97_1' <Predicate = (bias_en_V_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln97 = select i1 %and_ln97_1, i16 %select_ln340_4, i16 %activated_output_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 54 'select' 'select_ln97' <Predicate = (bias_en_V_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln97_1 = select i1 %bias_en_V_read, i16 %select_ln97, i16 %data_in_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:97]   --->   Operation 55 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret i16 %select_ln97_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:112]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.03ns
The critical path consists of the following:
	wire read on port 'bias_V' (yolo_acc_fp_2019_64/src/yolo_acc.cpp:96) [7]  (0 ns)
	'add' operation ('ret.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:96) [11]  (2.08 ns)
	'and' operation ('underflow', yolo_acc_fp_2019_64/src/yolo_acc.cpp:96) [16]  (0 ns)
	'select' operation ('select_ln388', yolo_acc_fp_2019_64/src/yolo_acc.cpp:96) [21]  (0.978 ns)
	'select' operation ('activated_output.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:96) [22]  (0.978 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[25] ('r.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [25]  (6.38 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'icmp' operation ('r', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [30]  (1.49 ns)
	'or' operation ('r', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [32]  (0 ns)
	'and' operation ('and_ln415', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [34]  (0 ns)
	'add' operation ('__Val2__', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [36]  (1.81 ns)
	'and' operation ('and_ln786', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [50]  (0.978 ns)
	'or' operation ('or_ln786', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [51]  (0 ns)
	'select' operation ('select_ln340_4', yolo_acc_fp_2019_64/src/yolo_acc.cpp:99) [52]  (0.978 ns)
	'select' operation ('select_ln97', yolo_acc_fp_2019_64/src/yolo_acc.cpp:97) [55]  (0.978 ns)
	'select' operation ('select_ln97_1', yolo_acc_fp_2019_64/src/yolo_acc.cpp:97) [56]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
