Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr  6 12:02:12 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_methodology -file tangerineNX_Z7_wrapper_methodology_drc_routed.rpt -pb tangerineNX_Z7_wrapper_methodology_drc_routed.pb -rpx tangerineNX_Z7_wrapper_methodology_drc_routed.rpx
| Design       : tangerineNX_Z7_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 632
+-----------+------------------+-----------------------------------------------------------+------------+
| Rule      | Severity         | Description                                               | Violations |
+-----------+------------------+-----------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks            | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                     | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                               | 196        |
| TIMING-51 | Critical Warning | No common phase between related clocks from parallel CMBs | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                              | 3          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain           | 3          |
| TIMING-16 | Warning          | Large setup violation                                     | 413        |
| TIMING-18 | Warning          | Missing input or output delay                             | 9          |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name    | 1          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source    | 1          |
+-----------+------------------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk64_tangerineNX_Z7_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk64_tangerineNX_Z7_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk64_tangerineNX_Z7_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk64_tangerineNX_Z7_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk64_tangerineNX_Z7_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk64_tangerineNX_Z7_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk64_tangerineNX_Z7_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk64_tangerineNX_Z7_clk_wiz_0_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoRd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/fifoReadCounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_B_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sDOut_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sLRCk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxBitCounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin tangerineNX_Z7_i/is2Controller_0/U0/i2sTxReg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-51#1 Critical Warning
No common phase between related clocks from parallel CMBs  
The clocks clk64_tangerineNX_Z7_clk_wiz_0_0 and clk_fpga_0 are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel Clock Modifying Blocks and at least one of the MMCM or PLLs clock dividers is not set to 1. To be safely timed, all MMCMs or PLLs involved in parallel clocking must have the clock divider set to 1.
Related violations: <none>

TIMING-51#2 Critical Warning
No common phase between related clocks from parallel CMBs  
The clocks clk_fpga_0 and clk64_tangerineNX_Z7_clk_wiz_0_0 are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel Clock Modifying Blocks and at least one of the MMCM or PLLs clock dividers is not set to 1. To be safely timed, all MMCMs or PLLs involved in parallel clocking must have the clock divider set to 1.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
 (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
tangerineNX_Z7_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
 (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X48Y45 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tangerineNX_Z7_i/is2Controller_0/U0/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X66Y63 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tangerineNX_Z7_i/ps2Host_0/U0/ps2aFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X52Y63 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell tangerineNX_Z7_i/ps2Host_0/U0/ps2bFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.884 ns between tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0) and tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.047 ns between tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/C (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0) and tangerineNX_Z7_i/rootRegs_0/U0/inputSyncInst/stage2Reg_reg[0]_srl2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.194 ns between tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/C (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0) and tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[2]_srl2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.609 ns between tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/C (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0) and tangerineNX_Z7_i/vga_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.776 ns between tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/C (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0) and tangerineNX_Z7_i/vgaDMA_0/U0/inputSyncInst/stage2Reg_reg[1]_srl2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -6.476 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[4]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -6.482 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -6.560 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgPreFetchLine_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -6.561 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgHSync_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -6.638 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[0]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -6.684 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[4]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -6.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDeX_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -6.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDeY_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -6.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDe_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -6.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgFetchEnable_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.713 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[4]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -6.715 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgVSync_reg/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.716 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.722 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[1]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.725 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.725 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.725 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.725 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.739 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[5]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.820 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.849 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.856 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[7]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.927 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.927 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.968 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.968 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -6.976 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -6.988 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -6.989 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[5]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -6.993 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[10]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -6.994 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[12]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -7.015 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[4]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -7.016 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[12]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -7.016 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[13]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -7.016 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -7.016 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[9]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -7.017 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -7.017 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -7.017 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -7.017 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -7.020 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -7.063 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineNX_Z7_i/vga_0/U0/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_13_cooolDelFlop/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -7.063 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[2]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -7.067 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -7.067 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -7.067 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -7.088 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgB_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -7.091 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[6]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggB_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggR_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -7.101 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggG_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -7.101 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggG_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -7.101 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggG_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -7.117 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -7.117 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[10]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -7.117 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -7.117 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -7.119 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -7.119 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -7.119 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -7.119 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggG_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggR_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggR_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -7.123 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggB_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -7.123 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggG_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -7.123 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggR_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -7.123 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggR_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[9]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -7.131 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -7.138 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -7.139 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -7.142 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -7.150 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -7.153 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -7.153 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[10]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[16]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[22]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[23]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[11]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/videoRamBA_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -7.213 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -7.213 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -7.213 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -7.213 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -7.213 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterData_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -7.214 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[7]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -7.218 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -7.220 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[13]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -7.225 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -7.261 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggB_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -7.261 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggB_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -7.261 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggB_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -7.261 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggG_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -7.263 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -7.263 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -7.263 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -7.263 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -7.265 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgB_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -7.291 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[13]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -7.291 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -7.291 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -7.295 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[20]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -7.295 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[27]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -7.295 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[30]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -7.295 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -7.295 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -7.295 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -7.307 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -7.315 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -7.316 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[21]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -7.316 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[22]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -7.316 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[23]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -7.316 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[10]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/gfxBufRamRdA_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -7.322 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -7.322 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -7.322 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -7.322 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[9]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -7.325 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/fontRomA_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -7.325 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[15]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -7.326 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[14]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -7.326 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -7.337 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgR_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -7.338 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[13]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -7.338 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[14]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -7.338 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -7.338 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -7.349 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgG_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -7.372 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[10]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -7.372 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[11]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -7.372 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -7.372 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -7.378 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[6]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -7.393 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -7.393 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -7.402 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -7.402 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -7.403 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[16]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -7.403 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[21]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -7.422 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[7]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -7.434 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggLineCounter_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -7.434 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaB_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -7.434 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaB_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -7.434 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -7.434 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaR_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -7.438 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[11]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -7.438 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[13]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -7.438 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[23]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -7.438 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[31]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -7.446 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaR_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -7.456 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[12]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -7.456 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -7.456 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -7.456 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -7.457 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgB_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -7.459 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -7.459 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[13]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -7.459 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -7.464 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[15]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -7.464 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[13]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -7.469 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[22]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -7.469 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -7.469 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -7.469 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgB_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -7.469 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgR_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -7.476 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgBackgroundColor_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgG_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgG_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -7.477 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterColor_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[27]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[32]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[33]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -7.483 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -7.484 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgR_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -7.484 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgR_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -7.485 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -7.485 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -7.485 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -7.485 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[12]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[13]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[19]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[20]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[26]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[28]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -7.487 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgXCount_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -7.540 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgG_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -7.564 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -7.564 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaB_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -7.564 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -7.564 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaR_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -7.590 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaB_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -7.598 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -7.598 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -7.598 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -7.598 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -7.604 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressMSB_reg/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -7.604 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaB_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -7.604 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaR_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -7.604 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaR_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -7.605 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -7.605 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -7.605 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -7.605 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/FSM_sequential_pgState_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -7.608 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterYCount_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -7.608 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterYCount_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -7.608 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterYCount_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -7.608 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterYCount_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggDMARequest_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggLineCounter_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggLineCounter_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaB_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaDE_reg/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaG_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaHS_reg/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaR_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/videoMuxInst/vgaVS_reg/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -7.612 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -7.612 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[12]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -7.612 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -7.612 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -7.613 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -7.613 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -7.613 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -7.620 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[10]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -7.620 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -7.620 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]/S (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[10]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[11]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[16]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[22]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[34]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[36]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[10]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[15]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[16]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[17]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[19]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -7.628 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[25]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[30]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[31]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -7.654 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -7.680 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -7.680 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -7.680 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -7.680 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -7.699 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[24]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[25]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[26]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[28]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -7.700 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[12]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[14]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[18]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[21]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[29]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggPixelData_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -7.720 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[10]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -7.720 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -7.723 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/pggGfxBufAddressCounter_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -7.737 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -7.737 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[11]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -7.737 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -7.737 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtrShadow_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[17]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[18]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[21]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[23]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[29]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[35]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[11]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[13]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -7.756 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -7.760 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[10]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -7.760 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[11]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -7.760 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[8]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -7.760 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[9]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -7.763 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -7.763 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[12]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -7.763 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -7.763 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[9]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -7.797 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[10]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -7.797 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -7.797 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgDisplayPtr_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[17]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[18]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[21]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[23]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[24]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[29]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[35]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[6]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -7.819 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -7.819 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[3]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterY_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[0]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[10]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[11]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[16]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[1]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[22]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[34]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[36]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[15]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[25]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[2]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[30]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[31]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[3]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[5]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -7.851 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[7]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[12]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[13]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[14]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[19]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[20]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[26]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[27]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[28]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[32]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[33]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[4]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[8]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between tangerineNX_Z7_i/vga_0/U0/vmMode_reg[1]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenGfxInst/FSM_onehot_pggState_reg[9]/CE (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -7.860 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[0]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -7.860 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[1]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -7.860 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[2]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -7.860 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -7.866 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[3]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -7.866 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLetterX_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -7.877 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[4]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -7.877 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[5]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -7.877 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[6]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -7.877 ns between tangerineNX_Z7_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgYCount_reg[7]/R (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -7.943 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[16]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -7.991 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[7]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -7.996 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[13]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -8.013 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[23]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -8.018 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[21]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -8.020 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[14]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -8.020 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[6]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -8.022 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[22]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -8.023 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[8]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -8.025 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[5]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -8.073 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[16]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -8.077 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[15]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -8.081 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[23]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -8.091 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[13]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -8.093 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[14]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -8.093 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[21]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -8.095 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[6]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -8.114 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[22]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -8.128 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[7]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -8.130 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[5]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -8.154 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[0]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -8.164 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[8]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -8.175 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutBackgroundColor_reg[0]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -8.178 ns between tangerineNX_Z7_i/vga_0/U0/pgCursorY_reg[6]/C (clocked by clk_fpga_0) and tangerineNX_Z7_i/vga_0/U0/pixelGenInst/pgLutLetterColor_reg[15]/D (clocked by clk64_tangerineNX_Z7_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ps2aClock relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ps2aData relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ps2bClock relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ps2bData relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on i2sBClk relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ps2aClock relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ps2aData relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ps2bClock relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ps2bData relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name plClk -waveform {0.000 10.000} [get_ports plClk] (Source: C:/Users/qubeck/Documents/Development/ProjektyVHDL/Zynq7020CoreBoard/tangerineNX_Z7/tangerineNX_Z7.srcs/constrs_1/new/tangerineNX_Z7.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports plClk] (Source: c:/Users/qubeck/Documents/Development/ProjektyVHDL/Zynq7020CoreBoard/tangerineNX_Z7/tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_clk_wiz_0_0/tangerineNX_Z7_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name plClk -waveform {0.000 10.000} [get_ports plClk] (Source: C:/Users/qubeck/Documents/Development/ProjektyVHDL/Zynq7020CoreBoard/tangerineNX_Z7/tangerineNX_Z7.srcs/constrs_1/new/tangerineNX_Z7.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports plClk] (Source: c:/Users/qubeck/Documents/Development/ProjektyVHDL/Zynq7020CoreBoard/tangerineNX_Z7/tangerineNX_Z7.gen/sources_1/bd/tangerineNX_Z7/ip/tangerineNX_Z7_clk_wiz_0_0/tangerineNX_Z7_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


