#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun 21 23:46:42 2018
# Process ID: 5376
# Current directory: D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_axi_intc_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_intc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_intc_0_0.tcl
# Log file: D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_axi_intc_0_0_synth_1/design_1_axi_intc_0_0.vds
# Journal file: D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_axi_intc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_intc_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_intc_0_0, cache-ID = f91212ec75ad139e.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 23:46:49 2018...
