$date
	Thu Mar  2 19:04:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module rom_test $end
$var wire 32 ! instr [31:0] $end
$var reg 8 " pc [7:0] $end
$scope module rom0 $end
$var wire 32 # instr [31:0] $end
$var wire 8 $ pc [7:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
b11001000000000000000010 !
b11001000000000000000010 #
b10 "
b10 $
#2000
b1100100000000000000001 !
b1100100000000000000001 #
b11 "
b11 $
#3000
b1010000000000010001 !
b1010000000000010001 #
b100 "
b100 $
#4000
b101000000000000000100 !
b101000000000000000100 #
b101 "
b101 $
#5000
b10100000000000000001 !
b10100000000000000001 #
b110 "
b110 $
#6000
b101000000000000000101 !
b101000000000000000101 #
b111 "
b111 $
#7000
b10100000000000000001 !
b10100000000000000001 #
b1000 "
b1000 $
#8000
b11001000000000000000010 !
b11001000000000000000010 #
b10 "
b10 $
#9000
b1100100000000000000001 !
b1100100000000000000001 #
b11 "
b11 $
#10000
b1010000000000010001 !
b1010000000000010001 #
b100 "
b100 $
#11000
