;redcode
;assert 1
	SPL -0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB <-127, 100
	ADD 3, @171
	SUB <-127, 100
	SUB <-127, 100
	SUB 12, @10
	SUB 12, @10
	DAT <-130, #9
	SPL 0, <-177
	DAT <-130, #9
	CMP -207, <-120
	CMP <-127, 100
	MOV -1, <-26
	SLT <-130, 9
	CMP @127, 106
	SUB #500, -33
	CMP @127, 106
	SUB @2, @276
	SUB 12, 10
	JMP -7, @-20
	SPL -107, @-120
	ADD <300, -90
	SUB -207, <-130
	CMP -207, <-130
	CMP 3, @171
	SLT -350, 3
	CMP <172, @200
	MOV @121, 106
	SUB <-127, 100
	SUB 0, <-901
	MOV -1, <-26
	SUB <-3, 321
	ADD <-30, 309
	CMP 12, @-70
	SUB 621, 10
	SUB <-3, 321
	SUB @2, @276
	SUB <-3, 321
	SUB @2, @276
	SLT 1, <-107
	SPL -107, @-120
	SUB -207, <-130
	SPL -0, <332
	CMP -207, <-120
	CMP 12, @-70
	SPL -0, <332
	SUB #500, -33
