// "SRAM-b.hac"
//	$Id: SRAM-b.hac,v 1.1.2.1 2008/01/14 07:55:05 fang Exp $
// minimized test case to reproduce a stuck-node bug
// with artificial delays to produce timing scenario

import "SRAM.hac";

defproc skew_cell(bool bl, _bl, wl) {
c1of2 r;
prs {
	// [keeper=0]
	[weak=1] r.f		-> r.t-
	[weak=1] r.t		-> r.f-
	[weak=1] ~r.f		-> r.t+
	[weak=1] ~r.t		-> r.f+
	/*
	passn(wl,bl,r.f)
	passn(wl,_bl,r.t)
	*/
	wl & ~_bl		-> r.t-
	wl & ~bl		-> r.f-
	[weak=1] r.t & wl	-> bl-
	[weak=1;after=50] r.f & wl	-> _bl-
}
}

/**
	Slower version
 */
defproc slow_writer(bool we, wv, bl, _bl) {
	bool we_, wv_;
prs {
[after=100]	we		=> we_-
	wv		=> wv_-

	we & wv_	-> bl-
	~we_ & ~wv_	-> bl+

	we & wv		-> _bl-
	~we_ & ~wv	-> _bl+
}
}

/**
	Bitline precharge. 
	No explicit staticizer (the way it *should* be).
 */
defproc pc_nostat(bool _pchg, bl, _bl) {
bool bls;
prs {
	~_pchg		-> _bl+
	~_pchg		-> bl+
}
}

bool _pchg;
bool bl, _bl, wl[2], we, wv;
skew_cell c[2];
c[0](bl, _bl, wl[0]);
c[1](bl, _bl, wl[1]);
slow_writer w(we, wv, bl, _bl);
pc_nostat p(_pchg, bl, _bl);

