\BOOKMARK [1][-]{section.0}{Project specifications}{}% 1
\BOOKMARK [1][-]{section.1}{Introduction}{}% 2
\BOOKMARK [2][-]{subsection.1.1}{State of the art architectures}{section.1}% 3
\BOOKMARK [1][-]{section.2}{Algorithm description}{}% 4
\BOOKMARK [1][-]{section.3}{Architecture}{}% 5
\BOOKMARK [2][-]{subsection.3.1}{Design choices}{section.3}% 6
\BOOKMARK [1][-]{section.4}{VHDL code}{}% 7
\BOOKMARK [2][-]{subsection.4.1}{Source structure}{section.4}% 8
\BOOKMARK [2][-]{subsection.4.2}{Test benches}{section.4}% 9
\BOOKMARK [2][-]{subsection.4.3}{Compiling instructions}{section.4}% 10
\BOOKMARK [1][-]{section.5}{Simulations}{}% 11
\BOOKMARK [2][-]{subsection.5.1}{Simulation 1}{section.5}% 12
\BOOKMARK [2][-]{subsection.5.2}{Simulation 2}{section.5}% 13
\BOOKMARK [2][-]{subsection.5.3}{Simulation 3}{section.5}% 14
\BOOKMARK [1][-]{section.6}{Synthesis and implementation}{}% 15
\BOOKMARK [2][-]{subsection.6.1}{Utilization report}{section.6}% 16
\BOOKMARK [2][-]{subsection.6.2}{Timing summary report}{section.6}% 17
\BOOKMARK [2][-]{subsection.6.3}{Power consumption report}{section.6}% 18
\BOOKMARK [1][-]{section*.3}{Appendices}{}% 19
\BOOKMARK [1][-]{Appendix.1.A}{Source code}{}% 20
