{"cveId": "CVE-2019-0184", "cwe": [], "cvss": [{"baseScore": "5.5", "version": "3.1", "Attack Vector": "Low", "Attack Complexity": "Low", "Privileges Required": "Low", "User Interaction": "None", "Scope": "Unchaged", "Confidentiality Impact": "High", "Integrity Impact": "None", "Availability Impact": "None"}], "references": ["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00164.html", "https://support.f5.com/csp/article/K41556648?utm_source=f5support&amp;utm_medium=RSS"], "description": ["Insufficient access control in protected memory subsystem for Intel(R) TXT for 6th, 7th, 8th and 9th Generation Intel(R) Core(TM) Processor Families; Intel(R) Xeon(R) Processor E3-1500 v5 and v6 Families; Intel(R) Xeon(R) E-2100 and E-2200 Processor Families with Intel(R) Processor Graphics and Intel(R) TXT may allow a privileged user to potentially enable information disclosure via local access."], "published": "2019-11-14T20:15:11.617", "state": "PUBLIC", "vendorName": ["n/a"], "productName": ["2019.2 IPU â€“ Intel(R) TXT"], "github": {"advisories": [], "commits": [], "pocAdvisorie": null, "repo": null, "info": {}}, "pocList": []}