
*** Running vivado
    with args -log procsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source procsys_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source procsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/hls-syn/cnvW1A1-pynqZ1-Z2/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.cache/ip 
Command: link_design -top procsys_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/procsys_BlackBoxJam_0_0.dcp' for cell 'procsys_i/BlackBoxJam_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_axi_iic_0_0/procsys_axi_iic_0_0.dcp' for cell 'procsys_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_ps7_0/procsys_ps7_0.dcp' for cell 'procsys_i/ps7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0.dcp' for cell 'procsys_i/rst_ps7_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_0/procsys_auto_pc_0.dcp' for cell 'procsys_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_xbar_0/procsys_xbar_0.dcp' for cell 'procsys_i/ps7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_1/procsys_auto_pc_1.dcp' for cell 'procsys_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1009.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5702 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_ps7_0/procsys_ps7_0.xdc] for cell 'procsys_i/ps7/inst'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_ps7_0/procsys_ps7_0.xdc] for cell 'procsys_i/ps7/inst'
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0_board.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0_board.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_axi_iic_0_0/procsys_axi_iic_0_0_board.xdc] for cell 'procsys_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_axi_iic_0_0/procsys_axi_iic_0_0_board.xdc] for cell 'procsys_i/axi_iic_0/U0'
Parsing XDC File [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc]
WARNING: [Vivado 12-584] No ports matched 'audio_i2c_scl_io'. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_i2c_sda_io'. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_i2c_scl_io'. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_i2c_sda_io'. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1192.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1525 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 1456 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

18 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1192.992 ; gain = 745.750
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1217.047 ; gain = 23.945

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1__0 into driver instance procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__8, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/counter_internal_blo_fu_130[0]_i_2__0 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/counter_internal_blo_fu_130[0]_i_4__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/tmp_i_2868_reg_984_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/inputBuf_3_V_U/ConvolutionInputGtde_ram_U/SRL_SIG[0][31]_i_2__22, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/counter_internal_blo_fu_134[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/counter_internal_blo_fu_134[0]_i_6, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/dout_buf[23]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/usedw[6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/inp_4_fu_114[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/current_line_5_fu_130[0]_i_5, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/tmp_i_2864_reg_999_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/inputBuf_0_V_U/ConvolutionInputGbkb_ram_U/tmp_i_2864_reg_999_pp0_iter2_reg[0]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/tmp_i_2861_reg_1001_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/ram_reg_i_8, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inp_2_fu_110[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/read_block_3_fu_94[31]_i_4, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/tmp_i_2857_reg_995_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/ram_reg_i_8__0, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/counter_internal_blo_fu_128[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/read_block_2_fu_92[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/inp_1_fu_108[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/reg_376[5]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_i_2850_reg_982_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/inputBuf_3_V_U/ConvolutionInputGyd2_ram_U/SRL_SIG[0][31]_i_2__21, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/read_block_7_fu_94[31]_i_4, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/tmp_i_2871_reg_984_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inputBuf_1_V_U/ConvolutionInputGkbM_ram_U/SRL_SIG[0][31]_i_2__17, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/ap_enable_reg_pp0_iter2_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/i___0_i_1, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_2_U0/tmp_24_i_reg_12846_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_2_U0/BlackBoxJam_mux_5QgW_U393/sel5[8]_i_2, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_45_i_i_reg_5821_pp0_iter5_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/exitcond_i_i_reg_5791[0]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/ap_enable_reg_pp0_iter2_i_1__0 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/exitcond_i_i_reg_18749[0]_i_3, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_18_i_i_reg_35653_pp0_iter5_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/exitcond_i_i_reg_35595[0]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/rep_i_reg_42[31]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/ap_CS_fsm[2]_i_3__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dcbeee84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.922 ; gain = 545.539
INFO: [Opt 31-389] Phase Retarget created 67 cells and removed 143 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d75bc65

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2073.922 ; gain = 545.539
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 596 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10dac49f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2073.922 ; gain = 545.539
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 605 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10dac49f3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2073.922 ; gain = 545.539
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10dac49f3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2073.922 ; gain = 545.539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cc7e0fb1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2073.922 ; gain = 545.539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              67  |             143  |                                             27  |
|  Constant propagation         |              17  |             596  |                                             27  |
|  Sweep                        |               0  |             605  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2073.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 125e77d18

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2073.922 ; gain = 545.539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2073.922 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 125e77d18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2073.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2073.922 ; gain = 880.930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2073.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file procsys_wrapper_drc_opted.rpt -pb procsys_wrapper_drc_opted.pb -rpx procsys_wrapper_drc_opted.rpx
Command: report_drc -file procsys_wrapper_drc_opted.rpt -pb procsys_wrapper_drc_opted.pb -rpx procsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2073.922 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ffd8c984

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2073.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2073.922 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13743906d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2120.672 ; gain = 46.750

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d128045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2443.824 ; gain = 369.902

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d128045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2443.824 ; gain = 369.902
Phase 1 Placer Initialization | Checksum: 15d128045

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2443.824 ; gain = 369.902

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 136230c26

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2443.824 ; gain = 369.902

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1adf3ea1e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2443.824 ; gain = 369.902

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1adf3ea1e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 2443.824 ; gain = 369.902

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis

*** Running vivado
    with args -log procsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source procsys_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source procsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/hls-syn/cnvW1A1-pynqZ1-Z2/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.cache/ip 
Command: link_design -top procsys_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_BlackBoxJam_0_0/procsys_BlackBoxJam_0_0.dcp' for cell 'procsys_i/BlackBoxJam_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_axi_iic_0_0/procsys_axi_iic_0_0.dcp' for cell 'procsys_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_ps7_0/procsys_ps7_0.dcp' for cell 'procsys_i/ps7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0.dcp' for cell 'procsys_i/rst_ps7_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_0/procsys_auto_pc_0.dcp' for cell 'procsys_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_xbar_0/procsys_xbar_0.dcp' for cell 'procsys_i/ps7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_1/procsys_auto_pc_1.dcp' for cell 'procsys_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1009.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5702 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_ps7_0/procsys_ps7_0.xdc] for cell 'procsys_i/ps7/inst'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_ps7_0/procsys_ps7_0.xdc] for cell 'procsys_i/ps7/inst'
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0_board.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0_board.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_rst_ps7_100M_0/procsys_rst_ps7_100M_0.xdc] for cell 'procsys_i/rst_ps7_100M/U0'
Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_axi_iic_0_0/procsys_axi_iic_0_0_board.xdc] for cell 'procsys_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.srcs/sources_1/bd/procsys/ip/procsys_axi_iic_0_0/procsys_axi_iic_0_0_board.xdc] for cell 'procsys_i/axi_iic_0/U0'
Parsing XDC File [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc]
Finished Parsing XDC File [C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/script/pynqZ1-Z2/pynqZ1-Z2.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1194.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1525 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 1456 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1194.441 ; gain = 745.219
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1218.531 ; gain = 23.977

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1__0 into driver instance procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__8, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/counter_internal_blo_fu_130[0]_i_2__0 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/counter_internal_blo_fu_130[0]_i_4__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/tmp_i_2868_reg_984_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_1_U0/inputBuf_3_V_U/ConvolutionInputGtde_ram_U/SRL_SIG[0][31]_i_2__22, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/counter_internal_blo_fu_134[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/counter_internal_blo_fu_134[0]_i_6, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/dout_buf[23]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/usedw[6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/inp_4_fu_114[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/current_line_5_fu_130[0]_i_5, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/tmp_i_2864_reg_999_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_2_U0/inputBuf_0_V_U/ConvolutionInputGbkb_ram_U/tmp_i_2864_reg_999_pp0_iter2_reg[0]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/tmp_i_2861_reg_1001_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_3_U0/inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/ram_reg_i_8, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inp_2_fu_110[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/read_block_3_fu_94[31]_i_4, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/tmp_i_2857_reg_995_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_4_U0/inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/ram_reg_i_8__0, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/counter_internal_blo_fu_128[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/read_block_2_fu_92[3]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/inp_1_fu_108[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/reg_376[5]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/tmp_i_2850_reg_982_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_5_U0/inputBuf_3_V_U/ConvolutionInputGyd2_ram_U/SRL_SIG[0][31]_i_2__21, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inp_6_fu_110[0]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/read_block_7_fu_94[31]_i_4, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/tmp_i_2871_reg_984_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/ConvolutionInputGene_U0/inputBuf_1_V_U/ConvolutionInputGkbM_ram_U/SRL_SIG[0][31]_i_2__17, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/ap_enable_reg_pp0_iter2_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/i___0_i_1, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_2_U0/tmp_24_i_reg_12846_pp0_iter2_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_2_U0/BlackBoxJam_mux_5QgW_U393/sel5[8]_i_2, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/tmp_45_i_i_reg_5821_pp0_iter5_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_7_U0/exitcond_i_i_reg_5791[0]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/ap_enable_reg_pp0_iter2_i_1__0 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/exitcond_i_i_reg_18749[0]_i_3, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/tmp_18_i_i_reg_35653_pp0_iter5_reg[0]_i_1 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/exitcond_i_i_reg_35595[0]_i_3, which resulted in an inversion of 26 pins
INFO: [Opt 31-1287] Pulled Inverter procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/rep_i_reg_42[31]_i_2 into driver instance procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/StreamingMaxPool_Bat_1_U0/grp_StreamingMaxPool_1_fu_53/ap_CS_fsm[2]_i_3__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ac273f5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2074.488 ; gain = 544.391
INFO: [Opt 31-389] Phase Retarget created 67 cells and removed 143 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c8fbc22a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2074.488 ; gain = 544.391
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 596 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1470e9684

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2074.488 ; gain = 544.391
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 605 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1470e9684

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2074.488 ; gain = 544.391
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1470e9684

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2074.488 ; gain = 544.391
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 87d80c46

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2074.488 ; gain = 544.391
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              67  |             143  |                                             27  |
|  Constant propagation         |              17  |             596  |                                             27  |
|  Sweep                        |               0  |             605  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2074.488 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1fd60e394

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2074.488 ; gain = 544.391

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2074.488 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1fd60e394

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2074.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2074.488 ; gain = 880.047
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2074.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2074.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file procsys_wrapper_drc_opted.rpt -pb procsys_wrapper_drc_opted.pb -rpx procsys_wrapper_drc_opted.rpx
Command: report_drc -file procsys_wrapper_drc_opted.rpt -pb procsys_wrapper_drc_opted.pb -rpx procsys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2074.488 ; gain = 0.000
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2074.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10a76ee9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2074.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2074.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4355dd1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2120.227 ; gain = 45.738

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 80d52837

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 80d52837

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 2445.051 ; gain = 370.562
Phase 1 Placer Initialization | Checksum: 80d52837

Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 85aecd6c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 6bd821b8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 6bd821b8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:56 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13ca46557

Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2428 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1061 nets or LUTs. Breaked 0 LUT, combined 1061 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2445.051 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1061  |                  1061  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1061  |                  1061  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 155bf65d6

Time (s): cpu = 00:02:15 ; elapsed = 00:01:42 . Memory (MB): peak = 2445.051 ; gain = 370.562
Phase 2.4 Global Placement Core | Checksum: 12ac77e0e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 2445.051 ; gain = 370.562
Phase 2 Global Placement | Checksum: 12ac77e0e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e5586f3d

Time (s): cpu = 00:02:30 ; elapsed = 00:01:51 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cdba448d

Time (s): cpu = 00:02:53 ; elapsed = 00:02:09 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12dbe3883

Time (s): cpu = 00:02:54 ; elapsed = 00:02:10 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1811fb5e5

Time (s): cpu = 00:02:55 ; elapsed = 00:02:10 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 959a8f45

Time (s): cpu = 00:03:23 ; elapsed = 00:02:31 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a3cb7f12

Time (s): cpu = 00:03:56 ; elapsed = 00:03:22 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16f67de40

Time (s): cpu = 00:03:59 ; elapsed = 00:03:26 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19b1c0496

Time (s): cpu = 00:04:00 ; elapsed = 00:03:27 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11ef576a5

Time (s): cpu = 00:04:22 ; elapsed = 00:03:41 . Memory (MB): peak = 2445.051 ; gain = 370.562
Phase 3 Detail Placement | Checksum: 11ef576a5

Time (s): cpu = 00:04:22 ; elapsed = 00:03:41 . Memory (MB): peak = 2445.051 ; gain = 370.562

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 217df62d8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.367 | TNS=-446.752 |
Phase 1 Physical Synthesis Initialization | Checksum: 2160bc108

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [Place 46-33] Processed net procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/inter4_V_V_U/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net procsys_i/BlackBoxJam_0/inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_8_U0/ap_block_pp0_stage0_subdone, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 212ae98cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2500.629 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 217df62d8

Time (s): cpu = 00:04:50 ; elapsed = 00:04:03 . Memory (MB): peak = 2500.629 ; gain = 426.141

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1726aed58

Time (s): cpu = 00:05:15 ; elapsed = 00:04:31 . Memory (MB): peak = 2500.629 ; gain = 426.141

Time (s): cpu = 00:05:15 ; elapsed = 00:04:31 . Memory (MB): peak = 2500.629 ; gain = 426.141
Phase 4.1 Post Commit Optimization | Checksum: 1726aed58

Time (s): cpu = 00:05:15 ; elapsed = 00:04:32 . Memory (MB): peak = 2500.629 ; gain = 426.141

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1726aed58

Time (s): cpu = 00:05:16 ; elapsed = 00:04:32 . Memory (MB): peak = 2500.629 ; gain = 426.141

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1726aed58

Time (s): cpu = 00:05:17 ; elapsed = 00:04:33 . Memory (MB): peak = 2500.629 ; gain = 426.141
Phase 4.3 Placer Reporting | Checksum: 1726aed58

Time (s): cpu = 00:05:17 ; elapsed = 00:04:33 . Memory (MB): peak = 2500.629 ; gain = 426.141

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2500.629 ; gain = 0.000

Time (s): cpu = 00:05:17 ; elapsed = 00:04:33 . Memory (MB): peak = 2500.629 ; gain = 426.141
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15705b2f4

Time (s): cpu = 00:05:17 ; elapsed = 00:04:34 . Memory (MB): peak = 2500.629 ; gain = 426.141
Ending Placer Task | Checksum: 9f93e687

Time (s): cpu = 00:05:18 ; elapsed = 00:04:34 . Memory (MB): peak = 2500.629 ; gain = 426.141
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:28 ; elapsed = 00:04:40 . Memory (MB): peak = 2500.629 ; gain = 426.141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.629 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file procsys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file procsys_wrapper_utilization_placed.rpt -pb procsys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file procsys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2500.629 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 16.00s |  WALL: 11.45s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2500.629 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.508 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 174dee242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2500.629 ; gain = 0.000

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.508 | TNS=0.000 | WHS=-0.295 | THS=-6.161 |
INFO: [Physopt 32-45] Identified 2 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 2 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 2 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.508 | TNS=0.000 | WHS=-0.243 | THS=-5.615 |
Phase 2 Hold Fix Optimization | Checksum: 174dee242

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2500.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.508 | TNS=0.000 | WHS=-0.243 | THS=-5.615 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.052  |          0.546  |           2  |          0  |               2  |           0  |           1  |  00:00:03  |
|  Total                      |          0.052  |          0.546  |           2  |          0  |               2  |           0  |           1  |  00:00:03  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2500.629 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 10cf3d5b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2500.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.449 ; gain = 21.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2522.449 ; gain = 21.820
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 21a47de5 ConstDB: 0 ShapeSum: 2e9e142c RouteDB: 0
Post Restoration Checksum: NetGraph: 2bf41f58 NumContArr: 9dc57f3a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c9b99e92

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2645.062 ; gain = 90.340

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c9b99e92

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2645.062 ; gain = 90.340

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c9b99e92

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2645.062 ; gain = 90.340
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1251d1cfa

Time (s): cpu = 00:01:15 ; elapsed = 00:00:56 . Memory (MB): peak = 2701.031 ; gain = 146.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.615  | TNS=0.000  | WHS=-0.301 | THS=-669.474|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64869
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64869
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 168df8578

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 168df8578

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2824.371 ; gain = 269.648
Phase 3 Initial Routing | Checksum: 1952ae2b8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6162
 Number of Nodes with overlaps = 980
 Number of Nodes with overlaps = 512
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.183  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e3493b49

Time (s): cpu = 00:02:58 ; elapsed = 00:02:20 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.183  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16ef1aa07

Time (s): cpu = 00:03:08 ; elapsed = 00:02:31 . Memory (MB): peak = 2824.371 ; gain = 269.648
Phase 4 Rip-up And Reroute | Checksum: 16ef1aa07

Time (s): cpu = 00:03:08 ; elapsed = 00:02:32 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14f007ac9

Time (s): cpu = 00:03:14 ; elapsed = 00:02:36 . Memory (MB): peak = 2824.371 ; gain = 269.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.183  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14f007ac9

Time (s): cpu = 00:03:14 ; elapsed = 00:02:36 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14f007ac9

Time (s): cpu = 00:03:14 ; elapsed = 00:02:36 . Memory (MB): peak = 2824.371 ; gain = 269.648
Phase 5 Delay and Skew Optimization | Checksum: 14f007ac9

Time (s): cpu = 00:03:14 ; elapsed = 00:02:36 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d5015e3d

Time (s): cpu = 00:03:21 ; elapsed = 00:02:41 . Memory (MB): peak = 2824.371 ; gain = 269.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.183  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18031bd30

Time (s): cpu = 00:03:21 ; elapsed = 00:02:41 . Memory (MB): peak = 2824.371 ; gain = 269.648
Phase 6 Post Hold Fix | Checksum: 18031bd30

Time (s): cpu = 00:03:22 ; elapsed = 00:02:41 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.2424 %
  Global Horizontal Routing Utilization  = 20.5233 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a9677d24

Time (s): cpu = 00:03:22 ; elapsed = 00:02:42 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a9677d24

Time (s): cpu = 00:03:22 ; elapsed = 00:02:42 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fac3f34e

Time (s): cpu = 00:03:29 ; elapsed = 00:02:48 . Memory (MB): peak = 2824.371 ; gain = 269.648

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.183  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 124a2106b

Time (s): cpu = 00:03:54 ; elapsed = 00:03:05 . Memory (MB): peak = 2824.371 ; gain = 269.648
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:54 ; elapsed = 00:03:05 . Memory (MB): peak = 2824.371 ; gain = 269.648

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:00 ; elapsed = 00:03:09 . Memory (MB): peak = 2824.371 ; gain = 301.922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.371 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file procsys_wrapper_drc_routed.rpt -pb procsys_wrapper_drc_routed.pb -rpx procsys_wrapper_drc_routed.rpx
Command: report_drc -file procsys_wrapper_drc_routed.rpt -pb procsys_wrapper_drc_routed.pb -rpx procsys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file procsys_wrapper_methodology_drc_routed.rpt -pb procsys_wrapper_methodology_drc_routed.pb -rpx procsys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file procsys_wrapper_methodology_drc_routed.rpt -pb procsys_wrapper_methodology_drc_routed.pb -rpx procsys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file procsys_wrapper_power_routed.rpt -pb procsys_wrapper_power_summary_routed.pb -rpx procsys_wrapper_power_routed.rpx
Command: report_power -file procsys_wrapper_power_routed.rpt -pb procsys_wrapper_power_summary_routed.pb -rpx procsys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
155 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file procsys_wrapper_route_status.rpt -pb procsys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file procsys_wrapper_timing_summary_routed.rpt -pb procsys_wrapper_timing_summary_routed.pb -rpx procsys_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file procsys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file procsys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file procsys_wrapper_bus_skew_routed.rpt -pb procsys_wrapper_bus_skew_routed.pb -rpx procsys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danielellerbrock/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/output/vivado/cnvW1A1-pynqZ1-Z2/cnvW1A1-pynqZ1-Z2.runs/impl_1/procsys_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file procsys_wrapper_timing_summary_postroute_physopted.rpt -pb procsys_wrapper_timing_summary_postroute_physopted.pb -rpx procsys_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2824.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file procsys_wrapper_bus_skew_postroute_physopted.rpt -pb procsys_wrapper_bus_skew_postroute_physopted.pb -rpx procsys_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 23:28:04 2023...

*** Running vivado
    with args -log procsys_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source procsys_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source procsys_wrapper.tcl -notrace
Command: open_checkpoint procsys_wrapper_postroute_physopt.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.864 . Memory (MB): peak = 942.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5654 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.727 ; gain = 72.996
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.727 ; gain = 72.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1870.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1525 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 1456 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 149ed7ea7
----- Checksum: PlaceDB: 2682dc86 ShapeSum: 2e9e142c RouteDB: f4cc8df5 
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1870.727 ; gain = 1546.105
Command: write_bitstream -force procsys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[4] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[5] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[6] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[7] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_read/buff_rdata/m_axi_hostmem_RVALID) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[13] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: procsys_i/BlackBoxJam_0/inst/BlackBoxJam_hostmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, procsys_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./procsys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2485.172 ; gain = 614.445
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 23:31:34 2023...
