{"abstracts-retrieval-response": {"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "19", "@year": "2020", "@timestamp": "2020-01-19T10:10:02.000002-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2017", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2018-02-15T22:42:13.886Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/car"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Thailand", "@afid": "60028190", "@country": "tha", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Chulalongkorn University"}], "affiliation-id": {"@afid": "60028190", "@dptid": "113891981"}, "@dptid": "113891981"}, "author": [{"ce:given-name": "Pasakorn", "preferred-name": {"ce:given-name": "Pasakorn", "ce:initials": "P.", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, "@seq": "1", "ce:initials": "P.", "@_fa": "true", "@type": "auth", "ce:surname": "Tongsan", "@auid": "57192591182", "ce:indexed-name": "Tongsan P."}, {"ce:given-name": "Korakit", "preferred-name": {"ce:given-name": "Korakit", "ce:initials": "K.", "ce:surname": "Seemakhupt", "ce:indexed-name": "Seemakhupt K."}, "@seq": "2", "ce:initials": "K.", "@_fa": "true", "@type": "auth", "ce:surname": "Seemakhupt", "@auid": "56960451600", "ce:indexed-name": "Seemakhupt K."}, {"ce:given-name": "Krerk", "preferred-name": {"ce:given-name": "Krerk", "ce:initials": "K.", "ce:surname": "Piromsopa", "ce:indexed-name": "Piromsopa K."}, "@seq": "3", "ce:initials": "K.", "@_fa": "true", "@type": "auth", "ce:surname": "Piromsopa", "@auid": "14018355900", "ce:indexed-name": "Piromsopa K."}]}, "citation-title": "FullDOSC: An implementation of sdipc for embedded system", "abstracts": "In this paper, we implement Full-Duplex One Serial Communication (FullDOSC), a platform that uses only one serial interface of processors which aims to alleviate hardware constraints. This property is suitable for limited resource in embedded systems. Based on our work on Software-Defined Inter-Processor Communication for Embedded system [1], we have extended FullDOSC Routing Language (FRL) as modified FRL (mFRL) and implemented on physical hardware. Our device nodes (implemented on STM32F0) use 1,401 bytes of flash memory and 347 bytes of RAM on average. Our router (implemented on Xilinx Zynq SoC with ARM Cortex-A9 processor) uses only 544 LUT. The prototype shows that FullDOSC uses few resources to provide flexible and reusable communication for embedded systems.", "correspondence": {"affiliation": {"country": "Thailand", "@country": "tha", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Chulalongkorn University"}]}, "person": {"ce:given-name": "Krerk", "ce:initials": "K.", "ce:surname": "Piromsopa", "ce:indexed-name": "Piromsopa K."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Embedded System", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Inter-Processor Communication", "@xml:lang": "eng"}, {"$": "SDIPC", "@xml:lang": "eng"}, {"$": "Software-Defined", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "J. Internet Technol.", "website": {"ce:e-address": {"$": "http://jit.ndhu.edu.tw/ojs/index.php/jit/article/view/1616/1624", "@type": "email"}}, "@country": "twn", "translated-sourcetitle": {"$": "Journal of Internet Technology", "@xml:lang": "eng"}, "issn": [{"$": "20794029", "@type": "electronic"}, {"$": "16079264", "@type": "print"}], "volisspag": {"voliss": {"@volume": "18", "@issue": "7"}, "pagerange": {"@first": "1659", "@last": "1667"}}, "@type": "j", "publicationyear": {"@first": "2017"}, "publisher": {"affiliation": {"address-part": "No.1, Sec.1, Shen-Lung Road,", "postal-code": "26047", "@country": "twn", "city": "Yilan City, Taiwan"}, "publishername": "Taiwan Academic Network Management Committee"}, "sourcetitle": "Journal of Internet Technology", "@srcid": "17604", "publicationdate": {"year": "2017", "date-text": {"@xfab-added": "true", "$": "2017"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722.1", "classification-description": "Data Storage, Equipment and Techniques"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "1705"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2018 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "15", "@year": "2018", "@timestamp": "BST 06:59:06", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "620654009", "@idtype": "PUI"}, {"$": "908910689", "@idtype": "CAR-ID"}, {"$": "20180704795714", "@idtype": "CPX"}, {"$": "20180453149", "@idtype": "SCOPUS"}, {"$": "85041863258", "@idtype": "SCP"}, {"$": "85041863258", "@idtype": "SGR"}], "ce:doi": "10.6138/JIT.2017.18.7.20170419b"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "P. Tongsan and K. Piromsopa, A Software-defined Inter-processor Communication for Embedded System, 2016 13th International Joint Conference on Computer Science and Software Engineering, Khon Kaen, Thailand, 2016, pp. 1-6.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "A Software-defined Inter-processor communication for embedded system"}, "refd-itemidlist": {"itemid": {"$": "85006932833", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "6"}}, "ref-text": "Khon Kaen, Thailand", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Piromsopa", "ce:indexed-name": "Piromsopa K."}]}, "ref-sourcetitle": "2016 13th International Joint Conference On Computer Science and Software Engineering"}}, {"ref-fulltext": "K. Li, Y. Mu, K. Li and G. Min, Exchanged Crossed Cube: A Novel Interconnection Network for Parallel Computation, IEEE Transactions on Parallel and Distributed Systems, Vol. 24, No. 11, pp. 2211-2219, November, 2013.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Exchanged Crossed Cube: A novel interconnection network for parallel computation"}, "refd-itemidlist": {"itemid": {"$": "84885103427", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "11"}, "pagerange": {"@first": "2211", "@last": "2219"}}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li K."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Mu", "ce:indexed-name": "Mu Y."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li K."}, {"@seq": "4", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Min", "ce:indexed-name": "Min G."}]}, "ref-sourcetitle": "IEEE Transactions On Parallel and Distributed Systems"}}, {"ref-fulltext": "H. G. Gruber, S. Dravida, P. Subrahmanya, V. M. Naware, H. D. O'Shea, G. W. Shih and J. Thurston, Interprocessor Communications Systems and Methods, U.S. Patent Application 13/929, 728, January, 2014.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": [{"$": "13/929 728", "@idtype": "PATN"}, {"$": "85006950358", "@idtype": "SGR"}]}, "ref-text": "January", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.G.", "@_fa": "true", "ce:surname": "Gruber", "ce:indexed-name": "Gruber H.G."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Dravida", "ce:indexed-name": "Dravida S."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Subrahmanya", "ce:indexed-name": "Subrahmanya P."}, {"@seq": "4", "ce:initials": "V.M.", "@_fa": "true", "ce:surname": "Naware", "ce:indexed-name": "Naware V.M."}, {"@seq": "5", "ce:initials": "H.D.", "@_fa": "true", "ce:surname": "O'Shea", "ce:indexed-name": "O'Shea H.D."}, {"@seq": "6", "ce:initials": "G.W.", "@_fa": "true", "ce:surname": "Shih", "ce:indexed-name": "Shih G.W."}, {"@seq": "7", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Thurston", "ce:indexed-name": "Thurston J."}]}, "ref-sourcetitle": "Interprocessor Communications Systems and Methods"}}, {"ref-fulltext": "P. Krzyzanowski, M. Grosberg, and E. Hyden, System and Method for Inter-Processor Communication, U.S. Patent Application 12/239, 269, June, 2014.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": [{"$": "12/239 269", "@idtype": "PATN"}, {"$": "85006903634", "@idtype": "SGR"}]}, "ref-text": "June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Krzyzanowski", "ce:indexed-name": "Krzyzanowski P."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Grosberg", "ce:indexed-name": "Grosberg M."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Hyden", "ce:indexed-name": "Hyden E."}]}, "ref-sourcetitle": "System and Method for Inter-Processor Communication"}}, {"ref-fulltext": "J. C. Wilshire, Inter-Processor Communication, U.S. Patent Application 13/167, 010, January, 2014.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": [{"$": "13/167 010", "@idtype": "PATN"}, {"$": "85041852031", "@idtype": "SGR"}]}, "ref-text": "January", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Wilshire", "ce:indexed-name": "Wilshire J.C."}]}, "ref-sourcetitle": "Inter-Processor Communication"}}, {"ref-fulltext": "Y. Ando, Y. Ishida, S. Honda, H. Takada and M. Edahiro, Automatic Synthesis of Inter-Heterogeneous-processor Communication Implementation for Programmable System-onchip, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications, Bangalore, India, 2015, pp. 1-6.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Automatic Synthesis of Inter-Heterogeneous-processor communication implementation for programmable System-onchip"}, "refd-itemidlist": {"itemid": {"$": "84925645534", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "6"}}, "ref-text": "Bangalore, India", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Ando", "ce:indexed-name": "Ando Y."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Ishida", "ce:indexed-name": "Ishida Y."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Honda", "ce:indexed-name": "Honda S."}, {"@seq": "4", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Takada", "ce:indexed-name": "Takada H."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "2015 International Conference On VLSI Systems, Architecture, Technology and Applications"}}, {"ref-fulltext": "K. Sekar, K. Lahiri, A. Raghunathan and S. Dey, Dynamically Configurable Bus Topologies for High-performance On-chip Communication, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16, No. 10, pp. 1413-1426, October, 2008.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Dynamically configurable bus topologies for High-performance On-chip communication"}, "refd-itemidlist": {"itemid": {"$": "52649154623", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "10"}, "pagerange": {"@first": "1413", "@last": "1426"}}, "ref-text": "October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Sekar", "ce:indexed-name": "Sekar K."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Lahiri", "ce:indexed-name": "Lahiri K."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Raghunathan", "ce:indexed-name": "Raghunathan A."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Dey", "ce:indexed-name": "Dey S."}]}, "ref-sourcetitle": "IEEE Transactions On Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "B. A. A. Nunes, M. Mendonca, X. N. Nguyen, K. Obraczka and T. Turletti, A Survey of Softwaredefined Networking: Past, Present, and Future of Programmable Networks, IEEE Communications Surveys Tutorials, Vol. 16, No. 3, pp. 1617-1634, Third Quarter, 2014.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A Survey of Softwaredefined Networking: Past, Present, and future of programmable networks"}, "refd-itemidlist": {"itemid": {"$": "84906785658", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "3"}, "pagerange": {"@first": "1617", "@last": "1634"}}, "ref-text": "Third Quarter", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.A.A.", "@_fa": "true", "ce:surname": "Nunes", "ce:indexed-name": "Nunes B.A.A."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Mendonca", "ce:indexed-name": "Mendonca M."}, {"@seq": "3", "ce:initials": "X.N.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen X.N."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Obraczka", "ce:indexed-name": "Obraczka K."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Turletti", "ce:indexed-name": "Turletti T."}]}, "ref-sourcetitle": "IEEE Communications Surveys Tutorials"}}, {"ref-fulltext": "STMicroelectronics, RM0090 Reference Manual: STM32F405/415, STM32F407/417, STM32F427/437 and STM32F429/439 advanced ARM\u00ae-based 32-bit MCUs, DocID018909 Rev 11, October, 2015.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "refd-itemidlist": {"itemid": {"$": "85041816468", "@idtype": "SGR"}}, "ref-text": "STMicroelectronics, RM0090 Reference Manual: STM32F405/415, STM32F407/417, STM32F427/437 and STM32F429/439 advanced ARM\u00ae-based 32-bit MCUs, DocID018909 Rev 11, October"}}, {"ref-fulltext": "Philips Semiconductors, The I2C-Bus Specification, Version 2.1, 939839340011, January, 2000.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0005786431", "@idtype": "SGR"}}, "ref-text": "939839340011 January", "ref-sourcetitle": "Philips Semiconductors the I2C-Bus Specification Version 2.1"}}, {"ref-fulltext": "A. Deshpande and P. Andrews, Generalized I2C Slave Transmitter/Receiver State Machine, U.S. Patent Application 09/895, 921, September, 2004.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": [{"$": "09/895 921", "@idtype": "PATN"}, {"$": "85041851716", "@idtype": "SGR"}]}, "ref-text": "September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Deshpande", "ce:indexed-name": "Deshpande A."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews P."}]}, "ref-sourcetitle": "Generalized I2C Slave Transmitter/Receiver State Machine"}}, {"ref-fulltext": "F. Miesterfeld, J. McCambridge, R. Fassnacht, and J. Nasiadka, Serial Data Bus for Serial Communication Interface (SCI), Serial Peripheral Interface (SPI) and Buffered SPI Modes of Operation, U.S. Patent Application 06/866, 629, April, 1988.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": [{"$": "06/866 629", "@idtype": "PATN"}, {"$": "85041807442", "@idtype": "SGR"}]}, "ref-text": "April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Miesterfeld", "ce:indexed-name": "Miesterfeld F."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "McCambridge", "ce:indexed-name": "McCambridge J."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Fassnacht", "ce:indexed-name": "Fassnacht R."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Nasiadka", "ce:indexed-name": "Nasiadka J."}]}, "ref-sourcetitle": "Serial Data Bus for Serial Communication Interface (SCI) Serial Peripheral Interface (SPI) and Buffered SPI Modes of Operation"}}, {"ref-fulltext": "M. S. Michael, Universal Asynchronous Receiver/Transmitter, U.S. Patent Application EP19890116585, November, 1991.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "refd-itemidlist": {"itemid": [{"$": "EP19890116585", "@idtype": "PATN"}, {"$": "84992373187", "@idtype": "SGR"}]}, "ref-text": "November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.S.", "@_fa": "true", "ce:surname": "Michael", "ce:indexed-name": "Michael M.S."}]}, "ref-sourcetitle": "Universal Asynchronous Receiver/Transmitter"}}, {"ref-fulltext": "C. G. Bell, J. C. Mudge and J. E. McNamara, Computer Engineering: A DEC View of Hardware Systems Design, Digital Press, 2014.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "0008148353", "@idtype": "SGR"}}, "ref-text": "Digital Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.G.", "@_fa": "true", "ce:surname": "Bell", "ce:indexed-name": "Bell C.G."}, {"@seq": "2", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Mudge", "ce:indexed-name": "Mudge J.C."}, {"@seq": "3", "ce:initials": "J.E.", "@_fa": "true", "ce:surname": "McNamara", "ce:indexed-name": "McNamara J.E."}]}, "ref-sourcetitle": "Computer Engineering: A DEC View of Hardware Systems Design"}}, {"ref-fulltext": "D. Gulick, T. Lawell and C. Crowe, Enhanced Universal Asynchronous Receiver-Transmitter, U.S. Patent Application 07/443, 088, August, 1990.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "1990"}, "refd-itemidlist": {"itemid": [{"$": "07/443 088", "@idtype": "PATN"}, {"$": "85006870336", "@idtype": "SGR"}]}, "ref-text": "August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Gulick", "ce:indexed-name": "Gulick D."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Lawell", "ce:indexed-name": "Lawell T."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Crowe", "ce:indexed-name": "Crowe C."}]}, "ref-sourcetitle": "Enhanced Universal Asynchronous Receiver-Transmitter"}}, {"ref-fulltext": "CMSIS version 5.2.0, Introduction, 2017, http://www. keil.com/pack/doc/cmsis/general/html/index.html", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-website": {"ce:e-address": {"$": "http://www.keil.com/pack/doc/cmsis/general/html/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85041845908", "@idtype": "SGR"}}, "ref-text": "CMSIS version 5.2.0 Introduction"}}, {"ref-fulltext": "J. W. Valvano, Embedded Microcomputer Systems: Real Time Interfacing (3rd ed.), Cengage Learning, 2012.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "0004241509", "@idtype": "SGR"}}, "ref-text": "Cengage Learning", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Valvano", "ce:indexed-name": "Valvano J.W."}]}, "ref-sourcetitle": "Embedded Microcomputer Systems:Real Time Interfacing (3rd Ed.)"}}, {"ref-fulltext": "D. Bafumba-Lokilo, Y. Savaria and J. P. David, Generic Crossbar Network on Chip for FPGA MPSoCs, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, Montreal, Canada, 2008, pp. 269-272.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Generic crossbar network on chip for FPGA MPSoCs"}, "refd-itemidlist": {"itemid": {"$": "52449106810", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "269", "@last": "272"}}, "ref-text": "Montreal, Canada", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Bafumba-Lokilo", "ce:indexed-name": "Bafumba-Lokilo D."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Savaria", "ce:indexed-name": "Savaria Y."}, {"@seq": "3", "ce:initials": "J.P.", "@_fa": "true", "ce:surname": "David", "ce:indexed-name": "David J.P."}]}, "ref-sourcetitle": "2008 Joint 6th International IEEE Northeast Workshop On Circuits and Systems and TAISA Conference"}}, {"ref-fulltext": "MAXIM, Programmable, High-Speed, Multiple Input/Output LVDS Crossbar Switches, 19-4215; Rev 2; 4/11, April, 2011.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "85041861764", "@idtype": "SGR"}}, "ref-text": "MAXIM 19-4215; Rev 2; 4/11, April", "ref-sourcetitle": "Programmable High-Speed Multiple Input/Output LVDS Crossbar Switches"}}, {"ref-fulltext": "NXP Semiconductors, CBTL08GP053 Programmer's Guide, AN11663, June, 2015.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "refd-itemidlist": {"itemid": {"$": "85041818040", "@idtype": "SGR"}}, "ref-text": "NXP Semiconductors AN11663, June", "ref-sourcetitle": "CBTL08GP053 Programmer's Guide"}}]}}}}, "affiliation": {"affiliation-city": "Bangkok", "@id": "60028190", "affilname": "Chulalongkorn University", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190", "affiliation-country": "Thailand"}, "coredata": {"srctype": "j", "eid": "2-s2.0-85041863258", "dc:description": "In this paper, we implement Full-Duplex One Serial Communication (FullDOSC), a platform that uses only one serial interface of processors which aims to alleviate hardware constraints. This property is suitable for limited resource in embedded systems. Based on our work on Software-Defined Inter-Processor Communication for Embedded system [1], we have extended FullDOSC Routing Language (FRL) as modified FRL (mFRL) and implemented on physical hardware. Our device nodes (implemented on STM32F0) use 1,401 bytes of flash memory and 347 bytes of RAM on average. Our router (implemented on Xilinx Zynq SoC with ARM Cortex-A9 processor) uses only 544 LUT. The prototype shows that FullDOSC uses few resources to provide flexible and reusable communication for embedded systems.", "prism:coverDate": "2017-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85041863258", "dc:creator": {"author": [{"ce:given-name": "Pasakorn", "preferred-name": {"ce:given-name": "Pasakorn", "ce:initials": "P.", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, "@seq": "1", "ce:initials": "P.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Tongsan", "@auid": "57192591182", "author-url": "https://api.elsevier.com/content/author/author_id/57192591182", "ce:indexed-name": "Tongsan P."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85041863258"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85041863258&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85041863258&origin=inward"}], "source-id": "17604", "citedby-count": "0", "prism:volume": "18", "subtype": "cp", "dc:title": "FullDOSC: An implementation of sdipc for embedded system", "openaccess": null, "prism:issn": "20794029 16079264", "prism:issueIdentifier": "7", "subtypeDescription": "Conference Paper", "prism:publicationName": "Journal of Internet Technology", "prism:pageRange": "1659-1667", "prism:endingPage": "1667", "openaccessFlag": null, "prism:doi": "10.6138/JIT.2017.18.7.20170419b", "prism:startingPage": "1659", "dc:identifier": "SCOPUS_ID:85041863258", "dc:publisher": "Taiwan Academic Network Management CommitteeNo.1, Sec.1, Shen-Lung Road,Yilan City, Taiwan26047"}, "idxterms": {"mainterm": [{"$": "Arm cortices", "@weight": "b", "@candidate": "n"}, {"$": "Full-duplex", "@weight": "b", "@candidate": "n"}, {"$": "Hardware constraints", "@weight": "b", "@candidate": "n"}, {"$": "Inter processor communication", "@weight": "b", "@candidate": "n"}, {"$": "SDIPC", "@weight": "b", "@candidate": "n"}, {"$": "Serial communications", "@weight": "b", "@candidate": "n"}, {"$": "Serial interfaces", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Embedded System"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Inter-Processor Communication"}, {"@_fa": "true", "$": "SDIPC"}, {"@_fa": "true", "$": "Software-Defined"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Pasakorn", "preferred-name": {"ce:given-name": "Pasakorn", "ce:initials": "P.", "ce:surname": "Tongsan", "ce:indexed-name": "Tongsan P."}, "@seq": "1", "ce:initials": "P.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Tongsan", "@auid": "57192591182", "author-url": "https://api.elsevier.com/content/author/author_id/57192591182", "ce:indexed-name": "Tongsan P."}, {"ce:given-name": "Korakit", "preferred-name": {"ce:given-name": "Korakit", "ce:initials": "K.", "ce:surname": "Seemakhupt", "ce:indexed-name": "Seemakhupt K."}, "@seq": "2", "ce:initials": "K.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Seemakhupt", "@auid": "56960451600", "author-url": "https://api.elsevier.com/content/author/author_id/56960451600", "ce:indexed-name": "Seemakhupt K."}, {"ce:given-name": "Krerk", "preferred-name": {"ce:given-name": "Krerk", "ce:initials": "K.", "ce:surname": "Piromsopa", "ce:indexed-name": "Piromsopa K."}, "@seq": "3", "ce:initials": "K.", "@_fa": "true", "affiliation": {"@id": "60028190", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"}, "ce:surname": "Piromsopa", "@auid": "14018355900", "author-url": "https://api.elsevier.com/content/author/author_id/14018355900", "ce:indexed-name": "Piromsopa K."}]}}}