// Seed: 811623586
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  always $display(1);
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_4;
  module_0(
      id_4
  );
  assign id_1 = id_3[1];
  assign id_3[1'h0+:1] = 1;
  always id_1 <= 1;
  wire id_5;
  assign id_3 = id_3;
  wire id_6, id_7, id_8, id_9;
  id_10 :
  assert property (@(posedge 1) 1) return id_4;
  wire id_11, id_12;
  wire id_13;
endmodule
