INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/CLA_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/and_AB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_AB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/Downloads/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sources_1/new/registerA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sources_1/imports/new/registerd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.srcs/sim_1/new/multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alti/multiplier/multiplier.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
