Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 17:58:17 2019
| Host         : ENSZHOU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    76 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |            1 |
|      3 |            3 |
|      4 |            6 |
|      5 |            1 |
|      6 |            3 |
|      8 |            1 |
|      9 |            1 |
|     10 |            2 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           71 |
| No           | No                    | Yes                    |              27 |           14 |
| No           | Yes                   | No                     |              47 |           28 |
| Yes          | No                    | No                     |            1199 |          589 |
| Yes          | No                    | Yes                    |              87 |           39 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                  Enable Signal                                                  |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  mo_cpu_mem/mo_cpu/mo_control_unit/IRWrite_reg_LDC_i_2_n_0 |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/IRWrite_reg_LDC_i_1_n_0 |                1 |              1 |
|  mo_cpu_mem/mo_cpu/mo_control_unit/IRWrite_reg_LDC_i_1_n_0 |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/IRWrite_reg_LDC_i_2_n_0 |                1 |              1 |
|  mo_clk_9600/clk                                           | mo_hc_42/TX_i_1_n_0                                                                                             |                                                           |                1 |              1 |
|  mo_ddu/mo_clk_4k/clk_4khz                                 |                                                                                                                 | mo_ddu/mo_seg/an[7]_i_1_n_0                               |                1 |              1 |
|  mo_ddu/mo_clk_4k/clk_4khz                                 |                                                                                                                 | mo_ddu/mo_seg/Q[0]                                        |                1 |              1 |
|  clk_2mhz_BUFG                                             |                                                                                                                 | mo_hc_42/en_tx0                                           |                1 |              1 |
|  valid_frame_BUFG                                          |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/rst_int_reg_1           |                1 |              1 |
|  mo_ddu/mo_clk_4k/clk_4khz                                 |                                                                                                                 | mo_ddu/mo_seg/Q[2]                                        |                1 |              2 |
|  mo_clk_9600/clk                                           |                                                                                                                 |                                                           |                1 |              3 |
| ~clk_2mhz_BUFG                                             |                                                                                                                 | rst_IBUF                                                  |                2 |              3 |
| ~clk_2mhz_BUFG                                             |                                                                                                                 |                                                           |                2 |              3 |
|  mo_clk_153600/Q_reg_0                                     | mo_hc_42/receiving                                                                                              | mo_hc_42/b[3]_i_1_n_0                                     |                1 |              4 |
|  mo_clk_153600/Q_reg_0                                     | mo_hc_42/continue                                                                                               | mo_hc_42/continue0                                        |                1 |              4 |
|  mo_clk_153600/Q_reg_0                                     | mo_hc_42/cyc[3]_i_2_n_0                                                                                         | mo_hc_42/cyc[3]_i_1_n_0                                   |                2 |              4 |
|  mo_ddu/mo_clk_4k/clk_4khz                                 |                                                                                                                 | mo_ddu/mo_seg/Q[1]                                        |                3 |              4 |
|  valid_frame_BUFG                                          | mo_cpu_mem/p_0_in                                                                                               | mo_cpu_mem/mo_cpu/mo_control_unit/rst_int_reg_2           |                1 |              4 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/PCWriteCond_bne_reg_0[1]                                                      | rst_IBUF                                                  |                2 |              4 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/ALUSrcB[1]_i_1_n_0                                                            | rst_IBUF                                                  |                1 |              5 |
|  mo_clk_9600/clk                                           |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/low0                    |                2 |              6 |
|  clk_2mhz_BUFG                                             |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/IRWrite_reg_LDC_i_2_n_0 |                3 |              6 |
|  clk_2mhz_BUFG                                             |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/IRWrite_reg_LDC_i_1_n_0 |                3 |              6 |
|  mo_clk_153600/Q_reg_0                                     | mo_hc_42/frame[6]_i_1_n_0                                                                                       |                                                           |                2 |              8 |
|  mo_clk_153600/Q_reg_0                                     |                                                                                                                 |                                                           |                3 |              9 |
|  mo_ddu/mo_clk_4k/clk_4khz                                 |                                                                                                                 |                                                           |                6 |             10 |
|  clk_2mhz_BUFG                                             |                                                                                                                 | rst_IBUF                                                  |                4 |             10 |
|  clk_2mhz_BUFG                                             | mo_ddu/mo_mul_sin_inc/q_reg_0                                                                                   | rst_IBUF                                                  |                3 |             14 |
|  mo_clk_wiz_0/inst/clk_out1                                |                                                                                                                 |                                                           |                5 |             15 |
|  mo_clk_wiz_0/inst/clk_out2                                |                                                                                                                 |                                                           |                7 |             20 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/PCWriteCond_bne_reg_0[0]                                                      | rst_IBUF                                                  |               17 |             28 |
|  clk_2mhz_BUFG                                             |                                                                                                                 | mo_cpu_mem/mo_cpu/mo_control_unit/ALUOp_reg[1]_0[0]       |               18 |             31 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_14[0]                                                              |                                                           |               13 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[14][0]                                                                 |                                                           |               14 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/E[0]                                                                          |                                                           |               19 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_4[0]                                                               |                                                           |               18 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_6[0]                                                               |                                                           |               15 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_1[0]                                                               |                                                           |               17 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[19]_0[0]                                                               |                                                           |               21 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17][0]                                                                 |                                                           |               12 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_0[0]                                                               |                                                           |               14 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[19]_3[0]                                                               |                                                           |               15 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_3[0]                                                               |                                                           |               16 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[19]_1[0]                                                               |                                                           |               14 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_5[0]                                                               |                                                           |               17 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[13][0]                                                                 |                                                           |               17 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[14]_0[0]                                                               |                                                           |               12 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[14]_1[0]                                                               |                                                           |               17 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_9[0]                                                               |                                                           |               14 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_11[0]                                                              |                                                           |               18 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_2[0]                                                               |                                                           |               15 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[19][0]                                                                 |                                                           |               19 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[19]_4[0]                                                               |                                                           |               18 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_13[0]                                                              |                                                           |               19 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_10[0]                                                              |                                                           |               21 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[19]_2[0]                                                               |                                                           |               16 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_8[0]                                                               |                                                           |               13 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_7[0]                                                               |                                                           |               23 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/IR_reg[17]_12[0]                                                              |                                                           |               18 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/MemWrite_reg_0[0]                                                             |                                                           |                9 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/RegWrite_reg_3[0]                                                             |                                                           |               23 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/RegWrite_reg_0[0]                                                             | rst_IBUF                                                  |               15 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/RegWrite_reg_1[0]                                                             |                                                           |               18 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/RegWrite_reg_5[0]                                                             |                                                           |               17 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/RegWrite_reg_2[0]                                                             |                                                           |               19 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/MemWrite_reg_1[0]                                                             |                                                           |               11 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_cpu/mo_control_unit/RegWrite_reg_4[0]                                                             |                                                           |               12 |             32 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/IRWrite                                                                                              |                                                           |               14 |             38 |
|  valid_frame_BUFG                                          | mo_cpu_mem/mo_cpu/mo_control_unit/ready_reg_0[0]                                                                |                                                           |               18 |             64 |
|  clk_2mhz_BUFG                                             |                                                                                                                 |                                                           |               47 |            100 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0  |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0  |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0  |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0  |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0  |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0  |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0    |                                                           |               32 |            128 |
|  clk_2mhz_BUFG                                             | mo_cpu_mem/mo_mem/mo_dist_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0 |                                                           |               32 |            128 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


