//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__dof_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__dof_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<123>;
	.reg .f32 	%f<1091>;
	.reg .b32 	%r<792>;
	.reg .b64 	%rd<82>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r184, %r185}, [params+64];
	// begin inline asm
	call (%r181), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r181, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r186, %r187}, [%rd23];
	setp.ge.s32 	%p1, %r186, %r184;
	setp.ge.s32 	%p2, %r187, %r185;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_115;

	mad.lo.s32 	%r188, %r187, %r184, %r186;
	ld.const.v2.u32 	{%r189, %r190}, [params+8];
	shl.b32 	%r193, %r189, 4;
	add.s32 	%r194, %r193, -1556008596;
	add.s32 	%r195, %r189, -1640531527;
	shr.u32 	%r196, %r189, 5;
	add.s32 	%r197, %r196, -939442524;
	xor.b32  	%r198, %r194, %r195;
	xor.b32  	%r199, %r198, %r197;
	add.s32 	%r200, %r188, %r199;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1383041155;
	add.s32 	%r203, %r200, -1640531527;
	xor.b32  	%r204, %r202, %r203;
	shr.u32 	%r205, %r200, 5;
	add.s32 	%r206, %r205, 2123724318;
	xor.b32  	%r207, %r204, %r206;
	add.s32 	%r208, %r207, %r189;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1556008596;
	add.s32 	%r211, %r208, 1013904242;
	shr.u32 	%r212, %r208, 5;
	add.s32 	%r213, %r212, -939442524;
	xor.b32  	%r214, %r210, %r211;
	xor.b32  	%r215, %r214, %r213;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1383041155;
	add.s32 	%r219, %r216, 1013904242;
	xor.b32  	%r220, %r218, %r219;
	shr.u32 	%r221, %r216, 5;
	add.s32 	%r222, %r221, 2123724318;
	xor.b32  	%r223, %r220, %r222;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1556008596;
	add.s32 	%r227, %r224, -626627285;
	shr.u32 	%r228, %r224, 5;
	add.s32 	%r229, %r228, -939442524;
	xor.b32  	%r230, %r226, %r227;
	xor.b32  	%r231, %r230, %r229;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1383041155;
	add.s32 	%r235, %r232, -626627285;
	xor.b32  	%r236, %r234, %r235;
	shr.u32 	%r237, %r232, 5;
	add.s32 	%r238, %r237, 2123724318;
	xor.b32  	%r239, %r236, %r238;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1556008596;
	add.s32 	%r243, %r240, 2027808484;
	shr.u32 	%r244, %r240, 5;
	add.s32 	%r245, %r244, -939442524;
	xor.b32  	%r246, %r242, %r243;
	xor.b32  	%r247, %r246, %r245;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1383041155;
	add.s32 	%r251, %r248, 2027808484;
	xor.b32  	%r252, %r250, %r251;
	shr.u32 	%r253, %r248, 5;
	add.s32 	%r254, %r253, 2123724318;
	xor.b32  	%r255, %r252, %r254;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1556008596;
	add.s32 	%r259, %r256, 387276957;
	shr.u32 	%r260, %r256, 5;
	add.s32 	%r261, %r260, -939442524;
	xor.b32  	%r262, %r258, %r259;
	xor.b32  	%r263, %r262, %r261;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1383041155;
	add.s32 	%r267, %r264, 387276957;
	xor.b32  	%r268, %r266, %r267;
	shr.u32 	%r269, %r264, 5;
	add.s32 	%r270, %r269, 2123724318;
	xor.b32  	%r271, %r268, %r270;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1556008596;
	add.s32 	%r275, %r272, -1253254570;
	shr.u32 	%r276, %r272, 5;
	add.s32 	%r277, %r276, -939442524;
	xor.b32  	%r278, %r274, %r275;
	xor.b32  	%r279, %r278, %r277;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1383041155;
	add.s32 	%r283, %r280, -1253254570;
	xor.b32  	%r284, %r282, %r283;
	shr.u32 	%r285, %r280, 5;
	add.s32 	%r286, %r285, 2123724318;
	xor.b32  	%r287, %r284, %r286;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1556008596;
	add.s32 	%r291, %r288, 1401181199;
	shr.u32 	%r292, %r288, 5;
	add.s32 	%r293, %r292, -939442524;
	xor.b32  	%r294, %r290, %r291;
	xor.b32  	%r295, %r294, %r293;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1383041155;
	add.s32 	%r299, %r296, 1401181199;
	xor.b32  	%r300, %r298, %r299;
	shr.u32 	%r301, %r296, 5;
	add.s32 	%r302, %r301, 2123724318;
	xor.b32  	%r303, %r300, %r302;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1556008596;
	add.s32 	%r307, %r304, -239350328;
	shr.u32 	%r308, %r304, 5;
	add.s32 	%r309, %r308, -939442524;
	xor.b32  	%r310, %r306, %r307;
	xor.b32  	%r311, %r310, %r309;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1383041155;
	add.s32 	%r315, %r312, -239350328;
	xor.b32  	%r316, %r314, %r315;
	shr.u32 	%r317, %r312, 5;
	add.s32 	%r318, %r317, 2123724318;
	xor.b32  	%r319, %r316, %r318;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1556008596;
	add.s32 	%r323, %r320, -1879881855;
	shr.u32 	%r324, %r320, 5;
	add.s32 	%r325, %r324, -939442524;
	xor.b32  	%r326, %r322, %r323;
	xor.b32  	%r327, %r326, %r325;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1383041155;
	add.s32 	%r331, %r328, -1879881855;
	xor.b32  	%r332, %r330, %r331;
	shr.u32 	%r333, %r328, 5;
	add.s32 	%r334, %r333, 2123724318;
	xor.b32  	%r335, %r332, %r334;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1556008596;
	add.s32 	%r339, %r336, 774553914;
	shr.u32 	%r340, %r336, 5;
	add.s32 	%r341, %r340, -939442524;
	xor.b32  	%r342, %r338, %r339;
	xor.b32  	%r343, %r342, %r341;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1383041155;
	add.s32 	%r347, %r344, 774553914;
	xor.b32  	%r348, %r346, %r347;
	shr.u32 	%r349, %r344, 5;
	add.s32 	%r350, %r349, 2123724318;
	xor.b32  	%r351, %r348, %r350;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1556008596;
	add.s32 	%r355, %r352, -865977613;
	shr.u32 	%r356, %r352, 5;
	add.s32 	%r357, %r356, -939442524;
	xor.b32  	%r358, %r354, %r355;
	xor.b32  	%r359, %r358, %r357;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1383041155;
	add.s32 	%r363, %r360, -865977613;
	xor.b32  	%r364, %r362, %r363;
	shr.u32 	%r365, %r360, 5;
	add.s32 	%r366, %r365, 2123724318;
	xor.b32  	%r367, %r364, %r366;
	add.s32 	%r368, %r367, %r352;
	shl.b32 	%r369, %r368, 4;
	add.s32 	%r370, %r369, -1556008596;
	add.s32 	%r371, %r368, 1788458156;
	shr.u32 	%r372, %r368, 5;
	add.s32 	%r373, %r372, -939442524;
	xor.b32  	%r374, %r370, %r371;
	xor.b32  	%r375, %r374, %r373;
	add.s32 	%r376, %r375, %r360;
	shl.b32 	%r377, %r376, 4;
	add.s32 	%r378, %r377, -1383041155;
	add.s32 	%r379, %r376, 1788458156;
	xor.b32  	%r380, %r378, %r379;
	shr.u32 	%r381, %r376, 5;
	add.s32 	%r382, %r381, 2123724318;
	xor.b32  	%r383, %r380, %r382;
	add.s32 	%r384, %r383, %r368;
	shl.b32 	%r385, %r384, 4;
	add.s32 	%r386, %r385, -1556008596;
	add.s32 	%r387, %r384, 147926629;
	shr.u32 	%r388, %r384, 5;
	add.s32 	%r389, %r388, -939442524;
	xor.b32  	%r390, %r386, %r387;
	xor.b32  	%r391, %r390, %r389;
	add.s32 	%r392, %r391, %r376;
	shl.b32 	%r393, %r392, 4;
	add.s32 	%r394, %r393, -1383041155;
	add.s32 	%r395, %r392, 147926629;
	xor.b32  	%r396, %r394, %r395;
	shr.u32 	%r397, %r392, 5;
	add.s32 	%r398, %r397, 2123724318;
	xor.b32  	%r399, %r396, %r398;
	add.s32 	%r400, %r399, %r384;
	shl.b32 	%r401, %r400, 4;
	add.s32 	%r402, %r401, -1556008596;
	add.s32 	%r403, %r400, -1492604898;
	shr.u32 	%r404, %r400, 5;
	add.s32 	%r405, %r404, -939442524;
	xor.b32  	%r406, %r402, %r403;
	xor.b32  	%r407, %r406, %r405;
	add.s32 	%r408, %r407, %r392;
	shl.b32 	%r409, %r408, 4;
	add.s32 	%r410, %r409, -1383041155;
	add.s32 	%r411, %r408, -1492604898;
	xor.b32  	%r412, %r410, %r411;
	shr.u32 	%r413, %r408, 5;
	add.s32 	%r414, %r413, 2123724318;
	xor.b32  	%r415, %r412, %r414;
	add.s32 	%r416, %r415, %r400;
	shl.b32 	%r417, %r416, 4;
	add.s32 	%r418, %r417, -1556008596;
	add.s32 	%r419, %r416, 1161830871;
	shr.u32 	%r420, %r416, 5;
	add.s32 	%r421, %r420, -939442524;
	xor.b32  	%r422, %r418, %r419;
	xor.b32  	%r423, %r422, %r421;
	add.s32 	%r424, %r423, %r408;
	shl.b32 	%r425, %r424, 4;
	add.s32 	%r426, %r425, -1383041155;
	add.s32 	%r427, %r424, 1161830871;
	xor.b32  	%r428, %r426, %r427;
	shr.u32 	%r429, %r424, 5;
	add.s32 	%r430, %r429, 2123724318;
	xor.b32  	%r431, %r428, %r430;
	add.s32 	%r432, %r431, %r416;
	shl.b32 	%r433, %r432, 4;
	add.s32 	%r434, %r433, -1556008596;
	add.s32 	%r435, %r432, -478700656;
	shr.u32 	%r436, %r432, 5;
	add.s32 	%r437, %r436, -939442524;
	xor.b32  	%r438, %r434, %r435;
	xor.b32  	%r439, %r438, %r437;
	add.s32 	%r756, %r439, %r424;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r756;
	setp.eq.s32 	%p4, %r190, 0;
	mov.f32 	%f973, 0f3F000000;
	mov.f32 	%f974, %f973;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r440, %r756, 1664525, 1013904223;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f309, %r441;
	mov.f32 	%f310, 0f4B800000;
	div.approx.ftz.f32 	%f973, %f309, %f310;
	mad.lo.s32 	%r756, %r440, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r756;
	and.b32  	%r442, %r756, 16777215;
	cvt.rn.f32.u32 	%f311, %r442;
	div.approx.ftz.f32 	%f974, %f311, %f310;

$L__BB0_3:
	cvt.rn.f32.s32 	%f312, %r186;
	add.ftz.f32 	%f313, %f973, %f312;
	cvt.rn.f32.s32 	%f314, %r187;
	add.ftz.f32 	%f315, %f974, %f314;
	cvt.rn.f32.s32 	%f316, %r184;
	div.approx.ftz.f32 	%f317, %f313, %f316;
	cvt.rn.f32.s32 	%f318, %r185;
	div.approx.ftz.f32 	%f319, %f315, %f318;
	fma.rn.ftz.f32 	%f320, %f317, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f321, %f319, 0f40000000, 0fBF800000;
	ld.const.v2.f32 	{%f322, %f323}, [params+80];
	ld.const.v2.f32 	{%f324, %f325}, [params+88];
	ld.const.v2.f32 	{%f326, %f327}, [params+96];
	ld.const.v2.f32 	{%f330, %f331}, [params+104];
	ld.const.v2.f32 	{%f332, %f333}, [params+112];
	mul.ftz.f32 	%f336, %f321, %f332;
	mul.ftz.f32 	%f337, %f321, %f333;
	ld.const.f32 	%f338, [params+120];
	mul.ftz.f32 	%f339, %f321, %f338;
	fma.rn.ftz.f32 	%f340, %f320, %f326, %f336;
	fma.rn.ftz.f32 	%f341, %f320, %f327, %f337;
	fma.rn.ftz.f32 	%f342, %f320, %f330, %f339;
	ld.const.v2.f32 	{%f343, %f344}, [params+128];
	add.ftz.f32 	%f347, %f340, %f343;
	add.ftz.f32 	%f348, %f341, %f344;
	ld.const.f32 	%f349, [params+136];
	add.ftz.f32 	%f350, %f342, %f349;
	fma.rn.ftz.f32 	%f12, %f347, %f325, %f322;
	fma.rn.ftz.f32 	%f13, %f348, %f325, %f323;
	fma.rn.ftz.f32 	%f14, %f350, %f325, %f324;
	mad.lo.s32 	%r443, %r756, 1664525, 1013904223;
	and.b32  	%r444, %r443, 16777215;
	cvt.rn.f32.u32 	%f351, %r444;
	mov.f32 	%f352, 0f4B800000;
	div.approx.ftz.f32 	%f353, %f351, %f352;
	mad.lo.s32 	%r445, %r443, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r445;
	and.b32  	%r446, %r445, 16777215;
	cvt.rn.f32.u32 	%f354, %r446;
	div.approx.ftz.f32 	%f355, %f354, %f352;
	fma.rn.ftz.f32 	%f15, %f353, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f16, %f355, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f976, %f16;
	setp.gt.ftz.f32 	%p5, %f15, %f976;
	@%p5 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_4;

$L__BB0_8:
	setp.gt.ftz.f32 	%p8, %f15, %f16;
	@%p8 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	div.approx.ftz.f32 	%f365, %f16, %f15;
	mul.ftz.f32 	%f975, %f365, 0f3F490FDB;
	mov.f32 	%f976, %f15;
	bra.uni 	$L__BB0_11;

$L__BB0_4:
	setp.lt.ftz.f32 	%p6, %f15, %f16;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	neg.ftz.f32 	%f976, %f15;
	div.approx.ftz.f32 	%f360, %f16, %f15;
	add.ftz.f32 	%f361, %f360, 0f40800000;
	mul.ftz.f32 	%f975, %f361, 0f3F490FDB;
	bra.uni 	$L__BB0_11;

$L__BB0_9:
	div.approx.ftz.f32 	%f362, %f15, %f16;
	mov.f32 	%f363, 0f40000000;
	sub.ftz.f32 	%f364, %f363, %f362;
	mul.ftz.f32 	%f975, %f364, 0f3F490FDB;
	mov.f32 	%f976, %f16;
	bra.uni 	$L__BB0_11;

$L__BB0_5:
	setp.eq.ftz.f32 	%p7, %f16, 0f00000000;
	mov.f32 	%f975, 0f00000000;
	@%p7 bra 	$L__BB0_11;

	div.approx.ftz.f32 	%f357, %f15, %f16;
	mov.f32 	%f358, 0f40C00000;
	sub.ftz.f32 	%f359, %f358, %f357;
	mul.ftz.f32 	%f975, %f359, 0f3F490FDB;

$L__BB0_11:
	mov.f32 	%f372, 0f3F800000;
	sub.ftz.f32 	%f373, %f372, %f331;
	fma.rn.ftz.f32 	%f374, %f373, %f976, %f331;
	cos.approx.ftz.f32 	%f375, %f975;
	mul.ftz.f32 	%f376, %f375, %f374;
	sin.approx.ftz.f32 	%f377, %f975;
	mul.ftz.f32 	%f378, %f374, %f377;
	ld.const.v2.f32 	{%f379, %f380}, [params+144];
	ld.const.f32 	%f383, [params+152];
	ld.const.v2.f32 	{%f384, %f385}, [params+160];
	mul.ftz.f32 	%f388, %f378, %f384;
	mul.ftz.f32 	%f389, %f378, %f385;
	ld.const.f32 	%f390, [params+168];
	mul.ftz.f32 	%f391, %f378, %f390;
	fma.rn.ftz.f32 	%f392, %f376, %f379, %f388;
	fma.rn.ftz.f32 	%f393, %f376, %f380, %f389;
	fma.rn.ftz.f32 	%f394, %f376, %f383, %f391;
	ld.const.f32 	%f395, [params+124];
	fma.rn.ftz.f32 	%f25, %f395, %f394, %f324;
	fma.rn.ftz.f32 	%f29, %f395, %f392, %f322;
	sub.ftz.f32 	%f396, %f12, %f29;
	fma.rn.ftz.f32 	%f30, %f395, %f393, %f323;
	sub.ftz.f32 	%f397, %f13, %f30;
	sub.ftz.f32 	%f398, %f14, %f25;
	mul.ftz.f32 	%f399, %f397, %f397;
	fma.rn.ftz.f32 	%f400, %f396, %f396, %f399;
	fma.rn.ftz.f32 	%f401, %f398, %f398, %f400;
	rsqrt.approx.ftz.f32 	%f402, %f401;
	mul.ftz.f32 	%f31, %f402, %f396;
	mul.ftz.f32 	%f32, %f402, %f397;
	mul.ftz.f32 	%f33, %f402, %f398;
	st.local.v2.f32 	[%rd5+68], {%f29, %f30};
	st.local.f32 	[%rd5+76], %f25;
	st.local.v2.f32 	[%rd5+20], {%f372, %f372};
	mov.u32 	%r450, 1065353216;
	st.local.u32 	[%rd5+28], %r450;
	mov.f32 	%f34, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f31, %f32, %f33, %f34};
	mov.u32 	%r757, 285212672;
	mov.u32 	%r765, 0;
	st.local.v4.u32 	[%rd5+-28], {%r765, %r765, %r765, %r757};
	st.local.v2.f32 	[%rd5+-12], {%f372, %f372};
	st.local.u32 	[%rd5+-4], %r450;
	mov.f32 	%f985, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f372, %f372, %f372, %f985};
	st.local.u32 	[%rd5+48], %r765;
	st.local.v4.f32 	[%rd5+116], {%f985, %f985, %f985, %f372};
	st.local.v4.u32 	[%rd5+4], {%r765, %r765, %r450, %r765};
	st.local.u32 	[%rd5+96], %r450;
	ld.const.u32 	%r8, [params+252];
	setp.eq.s32 	%p9, %r8, 0;
	mov.u32 	%r784, -1;
	mov.f32 	%f984, %f985;
	mov.f32 	%f983, %f985;
	mov.f32 	%f1050, %f985;
	mov.f32 	%f1051, %f985;
	mov.f32 	%f1052, %f985;
	mov.u32 	%r785, %r784;
	@%p9 bra 	$L__BB0_39;

	add.u64 	%rd79, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f35, [params+76];
	shr.u64 	%rd27, %rd79, 32;
	cvt.u32.u64 	%r9, %rd27;
	cvt.u32.u64 	%r10, %rd79;
	ld.const.u32 	%r11, [params+248];
	ld.const.v2.f32 	{%f412, %f413}, [params+232];
	ld.const.f32 	%f38, [params+240];
	mov.f32 	%f977, %f31;
	mov.f32 	%f978, %f32;
	mov.f32 	%f979, %f33;
	mov.u32 	%r764, %r784;
	mov.f32 	%f996, %f372;
	mov.f32 	%f995, %f372;
	mov.f32 	%f994, %f372;
	bra.uni 	$L__BB0_13;

$L__BB0_38:
	ld.local.v4.f32 	{%f977, %f978, %f979, %f545}, [%rd5+100];

$L__BB0_13:
	neg.ftz.f32 	%f415, %f979;
	neg.ftz.f32 	%f416, %f977;
	neg.ftz.f32 	%f417, %f978;
	st.local.v2.f32 	[%rd5+84], {%f416, %f417};
	st.local.f32 	[%rd5+92], %f415;
	st.local.v2.f32 	[%rd5+132], {%f372, %f372};
	mov.f32 	%f993, 0f5A0E1BCA;
	mov.u32 	%r456, 1510874058;
	st.local.u32 	[%rd5+80], %r456;
	and.b32  	%r16, %r757, 822083586;
	st.local.u32 	[%rd5+-16], %r16;
	setp.lt.s32 	%p10, %r764, 0;
	@%p10 bra 	$L__BB0_18;

	or.b32  	%r457, %r16, 4096;
	st.local.u32 	[%rd5+-16], %r457;
	mul.wide.s32 	%rd28, %r764, 16;
	add.s64 	%rd7, %rd1, %rd28;
	ld.local.v4.f32 	{%f419, %f420, %f421, %f422}, [%rd7];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f427, %f428, %f429, %f430}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f427, %f428, %f429, %f430};
	mul.wide.s32 	%rd30, %r764, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f55, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f419, %f420, %f421, %f55};
	st.local.f32 	[%rd5+132], %f422;
	setp.eq.s32 	%p11, %r764, 0;
	@%p11 bra 	$L__BB0_16;

	ld.local.f32 	%f435, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f435;

$L__BB0_16:
	setp.leu.ftz.f32 	%p12, %f55, 0f00000000;
	@%p12 bra 	$L__BB0_18;

	ld.local.u32 	%r458, [%rd5];
	mad.lo.s32 	%r459, %r458, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r459;
	and.b32  	%r460, %r459, 16777215;
	cvt.rn.f32.u32 	%f437, %r460;
	div.approx.ftz.f32 	%f439, %f437, %f352;
	lg2.approx.ftz.f32 	%f440, %f439;
	mul.ftz.f32 	%f441, %f440, 0fBF317218;
	mul.ftz.f32 	%f993, %f441, %f55;

$L__BB0_18:
	ld.local.v4.f32 	{%f451, %f452, %f453, %f454}, [%rd5+68];
	mov.u32 	%r531, 0;
	mov.u32 	%r494, 1;
	mov.u32 	%r497, 2;
	mov.f32 	%f450, 0f00000000;
	mov.u32 	%r499, 4;
	mov.u32 	%r503, -1;
	// begin inline asm
	call(%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489,%r490,%r491,%r492),_optix_trace_typed_32,(%r531,%rd6,%f451,%f452,%f453,%f977,%f978,%f979,%f35,%f993,%f450,%r494,%r531,%r531,%r497,%r531,%r499,%r9,%r10,%r503,%r503,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531,%r531);
	// end inline asm
	ld.local.u32 	%r532, [%rd5+16];
	add.s32 	%r765, %r532, 1;
	st.local.u32 	[%rd5+16], %r765;
	setp.ne.s32 	%p13, %r532, 0;
	@%p13 bra 	$L__BB0_20;

	ld.local.v4.f32 	{%f455, %f456, %f457, %f458}, [%rd5+68];
	add.ftz.f32 	%f1052, %f1052, %f455;
	add.ftz.f32 	%f1051, %f1051, %f456;
	add.ftz.f32 	%f1050, %f1050, %f457;
	mov.u32 	%r784, %r464;
	mov.u32 	%r785, %r463;

$L__BB0_20:
	ld.local.u32 	%r54, [%rd5+-16];
	and.b32  	%r757, %r54, -805306369;
	st.local.u32 	[%rd5+-16], %r757;
	and.b32  	%r533, %r54, 4096;
	setp.eq.s32 	%p14, %r533, 0;
	@%p14 bra 	$L__BB0_28;

	and.b32  	%r56, %r54, 512;
	setp.eq.s32 	%p15, %r56, 0;
	@%p15 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_22;

$L__BB0_24:
	ld.local.f32 	%f993, [%rd5+80];
	bra.uni 	$L__BB0_25;

$L__BB0_22:
	st.local.f32 	[%rd5+80], %f993;
	ld.local.v4.f32 	{%f462, %f463, %f464, %f465}, [%rd5+100];
	ld.local.v4.f32 	{%f469, %f470, %f471, %f472}, [%rd5+68];
	fma.rn.ftz.f32 	%f476, %f993, %f463, %f470;
	fma.rn.ftz.f32 	%f477, %f993, %f462, %f469;
	st.local.v2.f32 	[%rd5+68], {%f477, %f476};
	fma.rn.ftz.f32 	%f478, %f993, %f464, %f471;
	st.local.f32 	[%rd5+76], %f478;
	setp.lt.u32 	%p16, %r765, %r8;
	@%p16 bra 	$L__BB0_25;

	ld.local.v4.f32 	{%f479, %f480, %f481, %f482}, [%rd5+-28];
	add.ftz.f32 	%f486, %f413, %f480;
	add.ftz.f32 	%f487, %f412, %f479;
	st.local.v2.f32 	[%rd5+-28], {%f487, %f486};
	add.ftz.f32 	%f488, %f38, %f481;
	st.local.f32 	[%rd5+-20], %f488;

$L__BB0_25:
	ld.local.v4.f32 	{%f489, %f490, %f491, %f492}, [%rd5+36];
	add.ftz.f32 	%f496, %f489, 0f38D1B717;
	add.ftz.f32 	%f497, %f490, 0f38D1B717;
	add.ftz.f32 	%f498, %f491, 0f38D1B717;
	neg.ftz.f32 	%f499, %f993;
	div.approx.ftz.f32 	%f500, %f499, %f496;
	div.approx.ftz.f32 	%f501, %f499, %f497;
	div.approx.ftz.f32 	%f502, %f499, %f498;
	mul.ftz.f32 	%f503, %f500, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f66, %f503;
	mul.ftz.f32 	%f504, %f501, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f67, %f504;
	mul.ftz.f32 	%f505, %f502, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f68, %f505;
	mul.ftz.f32 	%f994, %f994, %f66;
	mul.ftz.f32 	%f995, %f995, %f67;
	mul.ftz.f32 	%f996, %f996, %f68;
	and.b32  	%r534, %r54, 16777216;
	setp.eq.s32 	%p17, %r534, 0;
	@%p17 bra 	$L__BB0_28;

	ld.local.v4.f32 	{%f506, %f507, %f508, %f509}, [%rd5+-12];
	mul.ftz.f32 	%f513, %f67, %f507;
	mul.ftz.f32 	%f514, %f66, %f506;
	st.local.v2.f32 	[%rd5+-12], {%f514, %f513};
	mul.ftz.f32 	%f515, %f68, %f508;
	st.local.f32 	[%rd5+-4], %f515;
	@%p15 bra 	$L__BB0_28;

	and.b32  	%r757, %r54, -822083585;
	st.local.u32 	[%rd5+-16], %r757;

$L__BB0_28:
	ld.local.v4.f32 	{%f516, %f517, %f518, %f519}, [%rd5+-28];
	fma.rn.ftz.f32 	%f983, %f994, %f516, %f983;
	fma.rn.ftz.f32 	%f984, %f995, %f517, %f984;
	fma.rn.ftz.f32 	%f985, %f996, %f518, %f985;
	ld.local.f32 	%f523, [%rd5+32];
	setp.le.ftz.f32 	%p19, %f523, 0f00000000;
	setp.lt.s32 	%p20, %r757, 0;
	or.pred  	%p21, %p20, %p19;
	@%p21 bra 	$L__BB0_39;

	ld.local.v4.f32 	{%f524, %f525, %f526, %f527}, [%rd5+20];
	setp.eq.ftz.f32 	%p22, %f524, 0f00000000;
	setp.eq.ftz.f32 	%p23, %f525, 0f00000000;
	setp.eq.ftz.f32 	%p24, %f526, 0f00000000;
	and.pred  	%p25, %p22, %p23;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_39;

	mul.ftz.f32 	%f994, %f994, %f524;
	mul.ftz.f32 	%f995, %f995, %f525;
	mul.ftz.f32 	%f996, %f996, %f526;
	setp.ge.u32 	%p27, %r11, %r765;
	@%p27 bra 	$L__BB0_33;

	max.ftz.f32 	%f528, %f994, %f995;
	max.ftz.f32 	%f84, %f528, %f996;
	ld.local.u32 	%r535, [%rd5];
	mad.lo.s32 	%r536, %r535, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r536;
	and.b32  	%r537, %r536, 16777215;
	cvt.rn.f32.u32 	%f529, %r537;
	div.approx.ftz.f32 	%f531, %f529, %f352;
	setp.lt.ftz.f32 	%p28, %f84, %f531;
	@%p28 bra 	$L__BB0_39;

	rcp.approx.ftz.f32 	%f532, %f84;
	mul.ftz.f32 	%f994, %f994, %f532;
	mul.ftz.f32 	%f995, %f995, %f532;
	mul.ftz.f32 	%f996, %f996, %f532;

$L__BB0_33:
	and.b32  	%r538, %r757, 288;
	setp.ne.s32 	%p29, %r538, 256;
	@%p29 bra 	$L__BB0_37;

	and.b32  	%r539, %r757, 16;
	setp.eq.s32 	%p30, %r539, 0;
	@%p30 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_35;

$L__BB0_36:
	add.s32 	%r549, %r764, -1;
	max.s32 	%r764, %r549, -1;
	bra.uni 	$L__BB0_37;

$L__BB0_35:
	add.s32 	%r540, %r764, 1;
	min.s32 	%r764, %r540, 3;
	mul.wide.s32 	%rd33, %r764, 16;
	add.s64 	%rd34, %rd1, %rd33;
	ld.local.v4.u32 	{%r541, %r542, %r543, %r544}, [%rd5+116];
	st.local.v4.u32 	[%rd34], {%r541, %r542, %r543, %r544};
	ld.local.v4.f32 	{%f533, %f534, %f535, %f536}, [%rd5+52];
	add.s64 	%rd35, %rd2, %rd33;
	st.local.v4.f32 	[%rd35], {%f533, %f534, %f535, %f536};
	ld.local.f32 	%f541, [%rd5+48];
	mul.wide.s32 	%rd36, %r764, 4;
	add.s64 	%rd37, %rd3, %rd36;
	st.local.f32 	[%rd37], %f541;

$L__BB0_37:
	setp.ge.u32 	%p31, %r765, %r8;
	@%p31 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	ld.local.v4.f32 	{%f1075, %f1074, %f1073, %f549}, [%rd5+-12];
	ld.local.v4.f32 	{%f1078, %f1077, %f1076, %f553}, [%rd5+4];
	ld.local.f32 	%f1035, [%rd5+96];
	setp.geu.ftz.f32 	%p32, %f1035, 0f3F800000;
	setp.lt.s32 	%p33, %r765, 2;
	or.pred  	%p34, %p33, %p32;
	@%p34 bra 	$L__BB0_103;

	st.local.v2.f32 	[%rd5+68], {%f29, %f30};
	st.local.f32 	[%rd5+76], %f25;
	mov.f32 	%f557, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f557, %f557};
	st.local.u32 	[%rd5+28], %r450;
	st.local.v4.f32 	[%rd5+100], {%f31, %f32, %f33, %f34};
	mov.u32 	%r776, 553648128;
	mov.u32 	%r552, 0;
	st.local.v4.u32 	[%rd5+-28], {%r552, %r552, %r552, %r776};
	st.local.v2.f32 	[%rd5+-12], {%f557, %f557};
	st.local.u32 	[%rd5+-4], %r450;
	mov.f32 	%f1011, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f557, %f557, %f557, %f1011};
	st.local.u32 	[%rd5+48], %r552;
	st.local.v4.f32 	[%rd5+116], {%f1011, %f1011, %f1011, %f557};
	st.local.v4.u32 	[%rd5+4], {%r552, %r552, %r450, %r552};
	st.local.u32 	[%rd5+96], %r450;
	mov.f32 	%f1010, %f1011;
	mov.f32 	%f1009, %f1011;
	@%p9 bra 	$L__BB0_68;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f108, [params+76];
	shr.u64 	%rd39, %rd80, 32;
	cvt.u32.u64 	%r65, %rd39;
	cvt.u32.u64 	%r66, %rd80;
	ld.const.u32 	%r67, [params+248];
	ld.const.v2.f32 	{%f564, %f565}, [params+232];
	mov.u32 	%r775, -1;
	ld.const.f32 	%f111, [params+240];
	mov.f32 	%f1006, %f31;
	mov.f32 	%f1007, %f32;
	mov.f32 	%f1008, %f33;
	mov.f32 	%f1025, %f557;
	mov.f32 	%f1024, %f557;
	mov.f32 	%f1023, %f557;
	bra.uni 	$L__BB0_42;

$L__BB0_67:
	ld.local.v4.f32 	{%f1006, %f1007, %f1008, %f697}, [%rd5+100];

$L__BB0_42:
	neg.ftz.f32 	%f567, %f1008;
	neg.ftz.f32 	%f568, %f1006;
	neg.ftz.f32 	%f569, %f1007;
	st.local.v2.f32 	[%rd5+84], {%f568, %f569};
	st.local.f32 	[%rd5+92], %f567;
	st.local.v2.f32 	[%rd5+132], {%f557, %f557};
	mov.f32 	%f1022, 0f5A0E1BCA;
	mov.u32 	%r555, 1510874058;
	st.local.u32 	[%rd5+80], %r555;
	and.b32  	%r72, %r776, 822083586;
	st.local.u32 	[%rd5+-16], %r72;
	setp.lt.s32 	%p36, %r775, 0;
	@%p36 bra 	$L__BB0_47;

	or.b32  	%r556, %r72, 4096;
	st.local.u32 	[%rd5+-16], %r556;
	mul.wide.s32 	%rd40, %r775, 16;
	add.s64 	%rd9, %rd1, %rd40;
	ld.local.v4.f32 	{%f571, %f572, %f573, %f574}, [%rd9];
	add.s64 	%rd41, %rd2, %rd40;
	ld.local.v4.f32 	{%f579, %f580, %f581, %f582}, [%rd41];
	st.local.v4.f32 	[%rd5+52], {%f579, %f580, %f581, %f582};
	mul.wide.s32 	%rd42, %r775, 4;
	add.s64 	%rd43, %rd3, %rd42;
	ld.local.f32 	%f128, [%rd43];
	st.local.v4.f32 	[%rd5+36], {%f571, %f572, %f573, %f128};
	st.local.f32 	[%rd5+132], %f574;
	setp.eq.s32 	%p37, %r775, 0;
	@%p37 bra 	$L__BB0_45;

	ld.local.f32 	%f587, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f587;

$L__BB0_45:
	setp.leu.ftz.f32 	%p38, %f128, 0f00000000;
	@%p38 bra 	$L__BB0_47;

	ld.local.u32 	%r557, [%rd5];
	mad.lo.s32 	%r558, %r557, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r558;
	and.b32  	%r559, %r558, 16777215;
	cvt.rn.f32.u32 	%f589, %r559;
	div.approx.ftz.f32 	%f591, %f589, %f352;
	lg2.approx.ftz.f32 	%f592, %f591;
	mul.ftz.f32 	%f593, %f592, 0fBF317218;
	mul.ftz.f32 	%f1022, %f593, %f128;

$L__BB0_47:
	ld.local.v4.f32 	{%f603, %f604, %f605, %f606}, [%rd5+68];
	mov.u32 	%r593, 1;
	mov.u32 	%r596, 2;
	mov.f32 	%f602, 0f00000000;
	mov.u32 	%r598, 4;
	mov.u32 	%r602, -1;
	// begin inline asm
	call(%r560,%r561,%r562,%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584,%r585,%r586,%r587,%r588,%r589,%r590,%r591),_optix_trace_typed_32,(%r552,%rd8,%f603,%f604,%f605,%f1006,%f1007,%f1008,%f108,%f1022,%f602,%r593,%r552,%r552,%r596,%r552,%r598,%r65,%r66,%r602,%r602,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552);
	// end inline asm
	ld.local.u32 	%r631, [%rd5+16];
	add.s32 	%r105, %r631, 1;
	st.local.u32 	[%rd5+16], %r105;
	setp.ne.s32 	%p39, %r631, 0;
	@%p39 bra 	$L__BB0_49;

	ld.local.v4.f32 	{%f607, %f608, %f609, %f610}, [%rd5+68];
	add.ftz.f32 	%f1052, %f1052, %f607;
	add.ftz.f32 	%f1051, %f1051, %f608;
	add.ftz.f32 	%f1050, %f1050, %f609;
	mov.u32 	%r784, %r563;
	mov.u32 	%r785, %r562;

$L__BB0_49:
	ld.local.u32 	%r110, [%rd5+-16];
	and.b32  	%r776, %r110, -805306369;
	st.local.u32 	[%rd5+-16], %r776;
	and.b32  	%r632, %r110, 4096;
	setp.eq.s32 	%p40, %r632, 0;
	@%p40 bra 	$L__BB0_57;

	and.b32  	%r112, %r110, 512;
	setp.eq.s32 	%p41, %r112, 0;
	@%p41 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_51;

$L__BB0_53:
	ld.local.f32 	%f1022, [%rd5+80];
	bra.uni 	$L__BB0_54;

$L__BB0_51:
	st.local.f32 	[%rd5+80], %f1022;
	ld.local.v4.f32 	{%f614, %f615, %f616, %f617}, [%rd5+100];
	ld.local.v4.f32 	{%f621, %f622, %f623, %f624}, [%rd5+68];
	fma.rn.ftz.f32 	%f628, %f1022, %f615, %f622;
	fma.rn.ftz.f32 	%f629, %f1022, %f614, %f621;
	st.local.v2.f32 	[%rd5+68], {%f629, %f628};
	fma.rn.ftz.f32 	%f630, %f1022, %f616, %f623;
	st.local.f32 	[%rd5+76], %f630;
	setp.lt.u32 	%p42, %r105, %r8;
	@%p42 bra 	$L__BB0_54;

	ld.local.v4.f32 	{%f631, %f632, %f633, %f634}, [%rd5+-28];
	add.ftz.f32 	%f638, %f565, %f632;
	add.ftz.f32 	%f639, %f564, %f631;
	st.local.v2.f32 	[%rd5+-28], {%f639, %f638};
	add.ftz.f32 	%f640, %f111, %f633;
	st.local.f32 	[%rd5+-20], %f640;

$L__BB0_54:
	ld.local.v4.f32 	{%f641, %f642, %f643, %f644}, [%rd5+36];
	add.ftz.f32 	%f648, %f641, 0f38D1B717;
	add.ftz.f32 	%f649, %f642, 0f38D1B717;
	add.ftz.f32 	%f650, %f643, 0f38D1B717;
	neg.ftz.f32 	%f651, %f1022;
	div.approx.ftz.f32 	%f652, %f651, %f648;
	div.approx.ftz.f32 	%f653, %f651, %f649;
	div.approx.ftz.f32 	%f654, %f651, %f650;
	mul.ftz.f32 	%f655, %f652, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f139, %f655;
	mul.ftz.f32 	%f656, %f653, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f140, %f656;
	mul.ftz.f32 	%f657, %f654, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f141, %f657;
	mul.ftz.f32 	%f1023, %f1023, %f139;
	mul.ftz.f32 	%f1024, %f1024, %f140;
	mul.ftz.f32 	%f1025, %f1025, %f141;
	and.b32  	%r633, %r110, 16777216;
	setp.eq.s32 	%p43, %r633, 0;
	@%p43 bra 	$L__BB0_57;

	ld.local.v4.f32 	{%f658, %f659, %f660, %f661}, [%rd5+-12];
	mul.ftz.f32 	%f665, %f140, %f659;
	mul.ftz.f32 	%f666, %f139, %f658;
	st.local.v2.f32 	[%rd5+-12], {%f666, %f665};
	mul.ftz.f32 	%f667, %f141, %f660;
	st.local.f32 	[%rd5+-4], %f667;
	@%p41 bra 	$L__BB0_57;

	and.b32  	%r776, %r110, -822083585;
	st.local.u32 	[%rd5+-16], %r776;

$L__BB0_57:
	ld.local.v4.f32 	{%f668, %f669, %f670, %f671}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1009, %f1023, %f668, %f1009;
	fma.rn.ftz.f32 	%f1010, %f1024, %f669, %f1010;
	fma.rn.ftz.f32 	%f1011, %f1025, %f670, %f1011;
	ld.local.f32 	%f675, [%rd5+32];
	setp.le.ftz.f32 	%p45, %f675, 0f00000000;
	setp.lt.s32 	%p46, %r776, 0;
	or.pred  	%p47, %p46, %p45;
	@%p47 bra 	$L__BB0_68;

	ld.local.v4.f32 	{%f676, %f677, %f678, %f679}, [%rd5+20];
	setp.eq.ftz.f32 	%p48, %f676, 0f00000000;
	setp.eq.ftz.f32 	%p49, %f677, 0f00000000;
	setp.eq.ftz.f32 	%p50, %f678, 0f00000000;
	and.pred  	%p51, %p48, %p49;
	and.pred  	%p52, %p50, %p51;
	@%p52 bra 	$L__BB0_68;

	mul.ftz.f32 	%f1023, %f1023, %f676;
	mul.ftz.f32 	%f1024, %f1024, %f677;
	mul.ftz.f32 	%f1025, %f1025, %f678;
	setp.ge.u32 	%p53, %r67, %r105;
	@%p53 bra 	$L__BB0_62;

	max.ftz.f32 	%f680, %f1023, %f1024;
	max.ftz.f32 	%f157, %f680, %f1025;
	ld.local.u32 	%r634, [%rd5];
	mad.lo.s32 	%r635, %r634, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r635;
	and.b32  	%r636, %r635, 16777215;
	cvt.rn.f32.u32 	%f681, %r636;
	div.approx.ftz.f32 	%f683, %f681, %f352;
	setp.lt.ftz.f32 	%p54, %f157, %f683;
	@%p54 bra 	$L__BB0_68;

	rcp.approx.ftz.f32 	%f684, %f157;
	mul.ftz.f32 	%f1023, %f1023, %f684;
	mul.ftz.f32 	%f1024, %f1024, %f684;
	mul.ftz.f32 	%f1025, %f1025, %f684;

$L__BB0_62:
	and.b32  	%r637, %r776, 288;
	setp.ne.s32 	%p55, %r637, 256;
	@%p55 bra 	$L__BB0_66;

	and.b32  	%r638, %r776, 16;
	setp.eq.s32 	%p56, %r638, 0;
	@%p56 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_64;

$L__BB0_65:
	add.s32 	%r648, %r775, -1;
	max.s32 	%r775, %r648, -1;
	bra.uni 	$L__BB0_66;

$L__BB0_64:
	add.s32 	%r639, %r775, 1;
	min.s32 	%r775, %r639, 3;
	mul.wide.s32 	%rd45, %r775, 16;
	add.s64 	%rd46, %rd1, %rd45;
	ld.local.v4.u32 	{%r640, %r641, %r642, %r643}, [%rd5+116];
	st.local.v4.u32 	[%rd46], {%r640, %r641, %r642, %r643};
	ld.local.v4.f32 	{%f685, %f686, %f687, %f688}, [%rd5+52];
	add.s64 	%rd47, %rd2, %rd45;
	st.local.v4.f32 	[%rd47], {%f685, %f686, %f687, %f688};
	ld.local.f32 	%f693, [%rd5+48];
	mul.wide.s32 	%rd48, %r775, 4;
	add.s64 	%rd49, %rd3, %rd48;
	st.local.f32 	[%rd49], %f693;

$L__BB0_66:
	setp.ge.u32 	%p57, %r105, %r8;
	@%p57 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_67;

$L__BB0_68:
	ld.local.v4.f32 	{%f698, %f699, %f700, %f701}, [%rd5+-12];
	ld.local.v4.f32 	{%f702, %f703, %f704, %f705}, [%rd5+4];
	ld.local.f32 	%f1036, [%rd5+96];
	setp.gt.ftz.f32 	%p58, %f1035, %f1036;
	@%p58 bra 	$L__BB0_71;
	bra.uni 	$L__BB0_69;

$L__BB0_71:
	mov.u32 	%r776, 268435456;
	st.local.u32 	[%rd5+-16], %r776;
	mul.ftz.f32 	%f1035, %f1035, 0f3F000000;
	bra.uni 	$L__BB0_72;

$L__BB0_69:
	setp.geu.ftz.f32 	%p59, %f1035, %f1036;
	@%p59 bra 	$L__BB0_72;

	mov.u32 	%r776, 536870912;
	st.local.u32 	[%rd5+-16], %r776;
	mul.ftz.f32 	%f1036, %f1036, 0f3F000000;

$L__BB0_72:
	st.local.v2.f32 	[%rd5+68], {%f29, %f30};
	st.local.f32 	[%rd5+76], %f25;
	mov.f32 	%f709, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f709, %f709};
	st.local.u32 	[%rd5+28], %r450;
	st.local.v4.f32 	[%rd5+100], {%f31, %f32, %f33, %f34};
	and.b32  	%r652, %r776, 805306368;
	or.b32  	%r780, %r652, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r552, %r552, %r552, %r780};
	st.local.v2.f32 	[%rd5+-12], {%f709, %f709};
	st.local.u32 	[%rd5+-4], %r450;
	mov.f32 	%f1042, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f709, %f709, %f709, %f1042};
	st.local.u32 	[%rd5+48], %r552;
	st.local.v4.f32 	[%rd5+116], {%f1042, %f1042, %f1042, %f709};
	st.local.v4.u32 	[%rd5+4], {%r552, %r552, %r450, %r552};
	st.local.u32 	[%rd5+96], %r450;
	mov.f32 	%f1041, %f1042;
	mov.f32 	%f1040, %f1042;
	@%p9 bra 	$L__BB0_100;

	add.u64 	%rd81, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f187, [params+76];
	shr.u64 	%rd51, %rd81, 32;
	cvt.u32.u64 	%r123, %rd51;
	cvt.u32.u64 	%r124, %rd81;
	ld.const.u32 	%r125, [params+248];
	ld.const.v2.f32 	{%f716, %f717}, [params+232];
	mov.u32 	%r787, -1;
	ld.const.f32 	%f190, [params+240];
	mov.f32 	%f1037, %f31;
	mov.f32 	%f1038, %f32;
	mov.f32 	%f1039, %f33;
	mov.f32 	%f1056, %f709;
	mov.f32 	%f1055, %f709;
	mov.f32 	%f1054, %f709;
	bra.uni 	$L__BB0_74;

$L__BB0_99:
	ld.local.v4.f32 	{%f1037, %f1038, %f1039, %f849}, [%rd5+100];

$L__BB0_74:
	neg.ftz.f32 	%f719, %f1039;
	neg.ftz.f32 	%f720, %f1037;
	neg.ftz.f32 	%f721, %f1038;
	st.local.v2.f32 	[%rd5+84], {%f720, %f721};
	st.local.f32 	[%rd5+92], %f719;
	st.local.v2.f32 	[%rd5+132], {%f709, %f709};
	mov.f32 	%f1053, 0f5A0E1BCA;
	mov.u32 	%r655, 1510874058;
	st.local.u32 	[%rd5+80], %r655;
	and.b32  	%r130, %r780, 822083586;
	st.local.u32 	[%rd5+-16], %r130;
	setp.lt.s32 	%p61, %r787, 0;
	@%p61 bra 	$L__BB0_79;

	or.b32  	%r656, %r130, 4096;
	st.local.u32 	[%rd5+-16], %r656;
	mul.wide.s32 	%rd52, %r787, 16;
	add.s64 	%rd11, %rd1, %rd52;
	ld.local.v4.f32 	{%f723, %f724, %f725, %f726}, [%rd11];
	add.s64 	%rd53, %rd2, %rd52;
	ld.local.v4.f32 	{%f731, %f732, %f733, %f734}, [%rd53];
	st.local.v4.f32 	[%rd5+52], {%f731, %f732, %f733, %f734};
	mul.wide.s32 	%rd54, %r787, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.local.f32 	%f207, [%rd55];
	st.local.v4.f32 	[%rd5+36], {%f723, %f724, %f725, %f207};
	st.local.f32 	[%rd5+132], %f726;
	setp.eq.s32 	%p62, %r787, 0;
	@%p62 bra 	$L__BB0_77;

	ld.local.f32 	%f739, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f739;

$L__BB0_77:
	setp.leu.ftz.f32 	%p63, %f207, 0f00000000;
	@%p63 bra 	$L__BB0_79;

	ld.local.u32 	%r657, [%rd5];
	mad.lo.s32 	%r658, %r657, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r658;
	and.b32  	%r659, %r658, 16777215;
	cvt.rn.f32.u32 	%f741, %r659;
	div.approx.ftz.f32 	%f743, %f741, %f352;
	lg2.approx.ftz.f32 	%f744, %f743;
	mul.ftz.f32 	%f745, %f744, 0fBF317218;
	mul.ftz.f32 	%f1053, %f745, %f207;

$L__BB0_79:
	ld.local.v4.f32 	{%f755, %f756, %f757, %f758}, [%rd5+68];
	mov.u32 	%r693, 1;
	mov.u32 	%r696, 2;
	mov.f32 	%f754, 0f00000000;
	mov.u32 	%r698, 4;
	mov.u32 	%r702, -1;
	// begin inline asm
	call(%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686,%r687,%r688,%r689,%r690,%r691),_optix_trace_typed_32,(%r552,%rd10,%f755,%f756,%f757,%f1037,%f1038,%f1039,%f187,%f1053,%f754,%r693,%r552,%r552,%r696,%r552,%r698,%r123,%r124,%r702,%r702,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552,%r552);
	// end inline asm
	ld.local.u32 	%r731, [%rd5+16];
	add.s32 	%r163, %r731, 1;
	st.local.u32 	[%rd5+16], %r163;
	setp.ne.s32 	%p64, %r731, 0;
	@%p64 bra 	$L__BB0_81;

	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd5+68];
	add.ftz.f32 	%f1052, %f1052, %f759;
	add.ftz.f32 	%f1051, %f1051, %f760;
	add.ftz.f32 	%f1050, %f1050, %f761;
	mov.u32 	%r784, %r663;
	mov.u32 	%r785, %r662;

$L__BB0_81:
	ld.local.u32 	%r168, [%rd5+-16];
	and.b32  	%r780, %r168, -805306369;
	st.local.u32 	[%rd5+-16], %r780;
	and.b32  	%r732, %r168, 4096;
	setp.eq.s32 	%p65, %r732, 0;
	@%p65 bra 	$L__BB0_89;

	and.b32  	%r170, %r168, 512;
	setp.eq.s32 	%p66, %r170, 0;
	@%p66 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_83;

$L__BB0_85:
	ld.local.f32 	%f1053, [%rd5+80];
	bra.uni 	$L__BB0_86;

$L__BB0_83:
	st.local.f32 	[%rd5+80], %f1053;
	ld.local.v4.f32 	{%f766, %f767, %f768, %f769}, [%rd5+100];
	ld.local.v4.f32 	{%f773, %f774, %f775, %f776}, [%rd5+68];
	fma.rn.ftz.f32 	%f780, %f1053, %f767, %f774;
	fma.rn.ftz.f32 	%f781, %f1053, %f766, %f773;
	st.local.v2.f32 	[%rd5+68], {%f781, %f780};
	fma.rn.ftz.f32 	%f782, %f1053, %f768, %f775;
	st.local.f32 	[%rd5+76], %f782;
	setp.lt.u32 	%p67, %r163, %r8;
	@%p67 bra 	$L__BB0_86;

	ld.local.v4.f32 	{%f783, %f784, %f785, %f786}, [%rd5+-28];
	add.ftz.f32 	%f790, %f717, %f784;
	add.ftz.f32 	%f791, %f716, %f783;
	st.local.v2.f32 	[%rd5+-28], {%f791, %f790};
	add.ftz.f32 	%f792, %f190, %f785;
	st.local.f32 	[%rd5+-20], %f792;

$L__BB0_86:
	ld.local.v4.f32 	{%f793, %f794, %f795, %f796}, [%rd5+36];
	add.ftz.f32 	%f800, %f793, 0f38D1B717;
	add.ftz.f32 	%f801, %f794, 0f38D1B717;
	add.ftz.f32 	%f802, %f795, 0f38D1B717;
	neg.ftz.f32 	%f803, %f1053;
	div.approx.ftz.f32 	%f804, %f803, %f800;
	div.approx.ftz.f32 	%f805, %f803, %f801;
	div.approx.ftz.f32 	%f806, %f803, %f802;
	mul.ftz.f32 	%f807, %f804, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f218, %f807;
	mul.ftz.f32 	%f808, %f805, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f219, %f808;
	mul.ftz.f32 	%f809, %f806, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f220, %f809;
	mul.ftz.f32 	%f1054, %f1054, %f218;
	mul.ftz.f32 	%f1055, %f1055, %f219;
	mul.ftz.f32 	%f1056, %f1056, %f220;
	and.b32  	%r733, %r168, 16777216;
	setp.eq.s32 	%p68, %r733, 0;
	@%p68 bra 	$L__BB0_89;

	ld.local.v4.f32 	{%f810, %f811, %f812, %f813}, [%rd5+-12];
	mul.ftz.f32 	%f817, %f219, %f811;
	mul.ftz.f32 	%f818, %f218, %f810;
	st.local.v2.f32 	[%rd5+-12], {%f818, %f817};
	mul.ftz.f32 	%f819, %f220, %f812;
	st.local.f32 	[%rd5+-4], %f819;
	@%p66 bra 	$L__BB0_89;

	and.b32  	%r780, %r168, -822083585;
	st.local.u32 	[%rd5+-16], %r780;

$L__BB0_89:
	ld.local.v4.f32 	{%f820, %f821, %f822, %f823}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1040, %f1054, %f820, %f1040;
	fma.rn.ftz.f32 	%f1041, %f1055, %f821, %f1041;
	fma.rn.ftz.f32 	%f1042, %f1056, %f822, %f1042;
	ld.local.f32 	%f827, [%rd5+32];
	setp.le.ftz.f32 	%p70, %f827, 0f00000000;
	setp.lt.s32 	%p71, %r780, 0;
	or.pred  	%p72, %p71, %p70;
	@%p72 bra 	$L__BB0_100;

	ld.local.v4.f32 	{%f828, %f829, %f830, %f831}, [%rd5+20];
	setp.eq.ftz.f32 	%p73, %f828, 0f00000000;
	setp.eq.ftz.f32 	%p74, %f829, 0f00000000;
	setp.eq.ftz.f32 	%p75, %f830, 0f00000000;
	and.pred  	%p76, %p73, %p74;
	and.pred  	%p77, %p75, %p76;
	@%p77 bra 	$L__BB0_100;

	mul.ftz.f32 	%f1054, %f1054, %f828;
	mul.ftz.f32 	%f1055, %f1055, %f829;
	mul.ftz.f32 	%f1056, %f1056, %f830;
	setp.ge.u32 	%p78, %r125, %r163;
	@%p78 bra 	$L__BB0_94;

	max.ftz.f32 	%f832, %f1054, %f1055;
	max.ftz.f32 	%f236, %f832, %f1056;
	ld.local.u32 	%r734, [%rd5];
	mad.lo.s32 	%r735, %r734, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r735;
	and.b32  	%r736, %r735, 16777215;
	cvt.rn.f32.u32 	%f833, %r736;
	div.approx.ftz.f32 	%f835, %f833, %f352;
	setp.lt.ftz.f32 	%p79, %f236, %f835;
	@%p79 bra 	$L__BB0_100;

	rcp.approx.ftz.f32 	%f836, %f236;
	mul.ftz.f32 	%f1054, %f1054, %f836;
	mul.ftz.f32 	%f1055, %f1055, %f836;
	mul.ftz.f32 	%f1056, %f1056, %f836;

$L__BB0_94:
	and.b32  	%r737, %r780, 288;
	setp.ne.s32 	%p80, %r737, 256;
	@%p80 bra 	$L__BB0_98;

	and.b32  	%r738, %r780, 16;
	setp.eq.s32 	%p81, %r738, 0;
	@%p81 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_96;

$L__BB0_97:
	add.s32 	%r748, %r787, -1;
	max.s32 	%r787, %r748, -1;
	bra.uni 	$L__BB0_98;

$L__BB0_96:
	add.s32 	%r739, %r787, 1;
	min.s32 	%r787, %r739, 3;
	mul.wide.s32 	%rd57, %r787, 16;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.v4.u32 	{%r740, %r741, %r742, %r743}, [%rd5+116];
	st.local.v4.u32 	[%rd58], {%r740, %r741, %r742, %r743};
	ld.local.v4.f32 	{%f837, %f838, %f839, %f840}, [%rd5+52];
	add.s64 	%rd59, %rd2, %rd57;
	st.local.v4.f32 	[%rd59], {%f837, %f838, %f839, %f840};
	ld.local.f32 	%f845, [%rd5+48];
	mul.wide.s32 	%rd60, %r787, 4;
	add.s64 	%rd61, %rd3, %rd60;
	st.local.f32 	[%rd61], %f845;

$L__BB0_98:
	setp.ge.u32 	%p82, %r163, %r8;
	@%p82 bra 	$L__BB0_100;
	bra.uni 	$L__BB0_99;

$L__BB0_100:
	ld.local.f32 	%f1066, [%rd5+96];
	setp.eq.ftz.f32 	%p83, %f1035, %f1036;
	@%p83 bra 	$L__BB0_102;

	mul.ftz.f32 	%f1066, %f1066, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1066;

$L__BB0_102:
	add.ftz.f32 	%f850, %f1035, %f1036;
	add.ftz.f32 	%f851, %f850, %f1066;
	rcp.approx.ftz.f32 	%f852, %f851;
	mul.ftz.f32 	%f853, %f1009, %f1036;
	fma.rn.ftz.f32 	%f854, %f983, %f1035, %f853;
	mul.ftz.f32 	%f855, %f1010, %f1036;
	fma.rn.ftz.f32 	%f856, %f984, %f1035, %f855;
	mul.ftz.f32 	%f857, %f1011, %f1036;
	fma.rn.ftz.f32 	%f858, %f985, %f1035, %f857;
	fma.rn.ftz.f32 	%f859, %f1040, %f1066, %f854;
	fma.rn.ftz.f32 	%f860, %f1041, %f1066, %f856;
	fma.rn.ftz.f32 	%f861, %f1042, %f1066, %f858;
	mul.ftz.f32 	%f983, %f852, %f859;
	mul.ftz.f32 	%f984, %f852, %f860;
	mul.ftz.f32 	%f985, %f852, %f861;
	mul.ftz.f32 	%f862, %f698, %f1036;
	fma.rn.ftz.f32 	%f863, %f1075, %f1035, %f862;
	mul.ftz.f32 	%f864, %f699, %f1036;
	fma.rn.ftz.f32 	%f865, %f1074, %f1035, %f864;
	mul.ftz.f32 	%f866, %f700, %f1036;
	fma.rn.ftz.f32 	%f867, %f1073, %f1035, %f866;
	ld.local.v4.f32 	{%f868, %f869, %f870, %f871}, [%rd5+-12];
	fma.rn.ftz.f32 	%f875, %f1066, %f868, %f863;
	fma.rn.ftz.f32 	%f876, %f1066, %f869, %f865;
	fma.rn.ftz.f32 	%f877, %f1066, %f870, %f867;
	mul.ftz.f32 	%f1075, %f852, %f875;
	mul.ftz.f32 	%f1074, %f852, %f876;
	mul.ftz.f32 	%f1073, %f852, %f877;
	mul.ftz.f32 	%f878, %f702, %f1036;
	fma.rn.ftz.f32 	%f879, %f1078, %f1035, %f878;
	mul.ftz.f32 	%f880, %f703, %f1036;
	fma.rn.ftz.f32 	%f881, %f1077, %f1035, %f880;
	mul.ftz.f32 	%f882, %f704, %f1036;
	fma.rn.ftz.f32 	%f883, %f1076, %f1035, %f882;
	ld.local.v4.f32 	{%f884, %f885, %f886, %f887}, [%rd5+4];
	fma.rn.ftz.f32 	%f891, %f1066, %f884, %f879;
	fma.rn.ftz.f32 	%f892, %f1066, %f885, %f881;
	fma.rn.ftz.f32 	%f893, %f1066, %f886, %f883;
	mul.ftz.f32 	%f1078, %f852, %f891;
	mul.ftz.f32 	%f1077, %f852, %f892;
	mul.ftz.f32 	%f1076, %f852, %f893;
	mul.ftz.f32 	%f1052, %f1052, 0f3EAAAAAB;
	mul.ftz.f32 	%f1051, %f1051, 0f3EAAAAAB;
	mul.ftz.f32 	%f1050, %f1050, 0f3EAAAAAB;

$L__BB0_103:
	cvt.u64.u32 	%rd78, %r181;
	mul.ftz.f32 	%f898, %f1078, %f1078;
	fma.rn.ftz.f32 	%f899, %f1077, %f1077, %f898;
	fma.rn.ftz.f32 	%f900, %f1076, %f1076, %f899;
	rsqrt.approx.ftz.f32 	%f901, %f900;
	mul.ftz.f32 	%f280, %f1078, %f901;
	mul.ftz.f32 	%f281, %f1077, %f901;
	mul.ftz.f32 	%f282, %f1076, %f901;
	ld.const.u32 	%r180, [params];
	setp.eq.s32 	%p84, %r180, 0;
	ld.const.u64 	%rd62, [params+24];
	cvta.to.global.u64 	%rd63, %rd62;
	shl.b64 	%rd64, %rd78, 4;
	add.s64 	%rd12, %rd63, %rd64;
	mov.f32 	%f1079, 0f00000000;
	mov.f32 	%f1080, %f1079;
	mov.f32 	%f1081, %f1079;
	mov.f32 	%f1082, %f1079;
	@%p84 bra 	$L__BB0_105;

	ld.global.v4.f32 	{%f1079, %f1080, %f1081, %f1082}, [%rd12];

$L__BB0_105:
	abs.ftz.f32 	%f906, %f983;
	abs.ftz.f32 	%f907, %f984;
	abs.ftz.f32 	%f908, %f985;
	setp.eq.ftz.f32 	%p85, %f908, 0f7F800000;
	setp.eq.ftz.f32 	%p86, %f907, 0f7F800000;
	setp.eq.ftz.f32 	%p87, %f906, 0f7F800000;
	setp.gtu.ftz.f32 	%p88, %f908, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f907, 0f7F800000;
	setp.gtu.ftz.f32 	%p90, %f906, 0f7F800000;
	or.pred  	%p91, %p90, %p89;
	or.pred  	%p92, %p91, %p88;
	or.pred  	%p93, %p92, %p87;
	or.pred  	%p94, %p93, %p86;
	or.pred  	%p95, %p94, %p85;
	selp.f32 	%f909, 0f00000000, %f983, %p95;
	selp.f32 	%f910, 0f00000000, %f984, %p95;
	selp.f32 	%f911, 0f00000000, %f985, %p95;
	selp.f32 	%f912, 0f00000000, 0f3F800000, %p95;
	add.ftz.f32 	%f913, %f912, %f1082;
	add.ftz.f32 	%f914, %f911, %f1081;
	add.ftz.f32 	%f915, %f910, %f1080;
	add.ftz.f32 	%f916, %f909, %f1079;
	st.global.v4.f32 	[%rd12], {%f916, %f915, %f914, %f913};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p96, %rd13, 0;
	@%p96 bra 	$L__BB0_109;

	cvta.to.global.u64 	%rd65, %rd13;
	add.s64 	%rd14, %rd65, %rd64;
	mov.f32 	%f1083, 0f00000000;
	mov.f32 	%f1084, %f1083;
	mov.f32 	%f1085, %f1083;
	mov.f32 	%f1086, %f1083;
	@%p84 bra 	$L__BB0_108;

	ld.global.v4.f32 	{%f1083, %f1084, %f1085, %f924}, [%rd14];
	add.ftz.f32 	%f1086, %f924, 0f00000000;

$L__BB0_108:
	abs.ftz.f32 	%f926, %f1075;
	abs.ftz.f32 	%f927, %f1074;
	abs.ftz.f32 	%f928, %f1073;
	setp.eq.ftz.f32 	%p98, %f928, 0f7F800000;
	setp.eq.ftz.f32 	%p99, %f927, 0f7F800000;
	setp.eq.ftz.f32 	%p100, %f926, 0f7F800000;
	setp.gtu.ftz.f32 	%p101, %f928, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f927, 0f7F800000;
	setp.gtu.ftz.f32 	%p103, %f926, 0f7F800000;
	or.pred  	%p104, %p103, %p102;
	or.pred  	%p105, %p104, %p101;
	or.pred  	%p106, %p105, %p100;
	or.pred  	%p107, %p106, %p99;
	or.pred  	%p108, %p107, %p98;
	selp.f32 	%f929, 0f00000000, %f1075, %p108;
	selp.f32 	%f930, 0f00000000, %f1074, %p108;
	selp.f32 	%f931, 0f00000000, %f1073, %p108;
	add.ftz.f32 	%f932, %f931, %f1085;
	add.ftz.f32 	%f933, %f930, %f1084;
	add.ftz.f32 	%f934, %f929, %f1083;
	st.global.v4.f32 	[%rd14], {%f934, %f933, %f932, %f1086};

$L__BB0_109:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p109, %rd15, 0;
	@%p109 bra 	$L__BB0_113;

	cvta.to.global.u64 	%rd67, %rd15;
	add.s64 	%rd16, %rd67, %rd64;
	mov.f32 	%f1087, 0f00000000;
	mov.f32 	%f1088, %f1087;
	mov.f32 	%f1089, %f1087;
	mov.f32 	%f1090, %f1087;
	@%p84 bra 	$L__BB0_112;

	ld.global.v4.f32 	{%f1087, %f1088, %f1089, %f942}, [%rd16];
	add.ftz.f32 	%f1090, %f942, 0f00000000;

$L__BB0_112:
	abs.ftz.f32 	%f944, %f280;
	abs.ftz.f32 	%f945, %f281;
	abs.ftz.f32 	%f946, %f282;
	setp.eq.ftz.f32 	%p111, %f946, 0f7F800000;
	setp.eq.ftz.f32 	%p112, %f945, 0f7F800000;
	setp.eq.ftz.f32 	%p113, %f944, 0f7F800000;
	setp.gtu.ftz.f32 	%p114, %f946, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f945, 0f7F800000;
	setp.gtu.ftz.f32 	%p116, %f944, 0f7F800000;
	or.pred  	%p117, %p116, %p115;
	or.pred  	%p118, %p117, %p114;
	or.pred  	%p119, %p118, %p113;
	or.pred  	%p120, %p119, %p112;
	or.pred  	%p121, %p120, %p111;
	selp.f32 	%f947, 0f00000000, %f280, %p121;
	selp.f32 	%f948, 0f00000000, %f281, %p121;
	selp.f32 	%f949, 0f00000000, %f282, %p121;
	add.ftz.f32 	%f950, %f949, %f1089;
	add.ftz.f32 	%f951, %f948, %f1088;
	add.ftz.f32 	%f952, %f947, %f1087;
	st.global.v4.f32 	[%rd16], {%f952, %f951, %f950, %f1090};

$L__BB0_113:
	ld.const.u32 	%r749, [params+4];
	setp.eq.s32 	%p122, %r749, 0;
	@%p122 bra 	$L__BB0_115;

	not.b32 	%r750, %r187;
	add.s32 	%r751, %r185, %r750;
	mad.lo.s32 	%r752, %r751, %r184, %r186;
	sub.ftz.f32 	%f953, %f1052, %f322;
	sub.ftz.f32 	%f954, %f1051, %f323;
	mul.ftz.f32 	%f955, %f954, %f954;
	fma.rn.ftz.f32 	%f956, %f953, %f953, %f955;
	mov.b32 	%r753, %f324;
	mov.b64 	%rd69, {%r753, %r754};
	cvt.u32.u64 	%r755, %rd69;
	mov.b32 	%f957, %r755;
	sub.ftz.f32 	%f958, %f1050, %f957;
	fma.rn.ftz.f32 	%f959, %f958, %f958, %f956;
	sqrt.approx.ftz.f32 	%f960, %f959;
	ld.const.v2.f32 	{%f961, %f962}, [params+176];
	mul.ftz.f32 	%f965, %f31, %f961;
	mul.ftz.f32 	%f966, %f32, %f962;
	neg.ftz.f32 	%f967, %f966;
	sub.ftz.f32 	%f968, %f967, %f965;
	ld.const.f32 	%f969, [params+184];
	mul.ftz.f32 	%f970, %f33, %f969;
	sub.ftz.f32 	%f971, %f968, %f970;
	ld.const.u64 	%rd70, [params+48];
	cvta.to.global.u64 	%rd71, %rd70;
	mul.wide.u32 	%rd72, %r752, 16;
	add.s64 	%rd73, %rd71, %rd72;
	mul.ftz.f32 	%f972, %f960, %f971;
	st.global.v4.f32 	[%rd73], {%f1052, %f1051, %f1050, %f972};
	ld.const.u64 	%rd74, [params+56];
	cvta.to.global.u64 	%rd75, %rd74;
	mul.wide.u32 	%rd76, %r752, 8;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.v2.u32 	[%rd77], {%r785, %r784};

$L__BB0_115:
	ret;

}

