
// Library name: 563_final
// Cell name: hw4_inv
// View name: schematic
subckt hw4_inv Vin Vout
    N0 (Vout Vin 0 0) ami06N w=1.95u l=900n as=2.925e-12 ad=2.925e-12 \
        ps=6.9u pd=6.9u m=1 region=sat
    P0 (Vout Vin vdd! vdd!) ami06P w=1.95u l=900n as=2.925e-12 \
        ad=2.925e-12 ps=6.9u pd=6.9u m=1 region=sat
ends hw4_inv
// End of subcircuit definition.

// Library name: 563_final
// Cell name: hw4_inv_test
// View name: schematic
I0 (net2 net1) hw4_inv
V1 (net2 0) vsource type=pulse val0=0 val1=0
V0 (vdd! 0) vsource type=pulse val0=0 val1=5 delay=100.0p
C0 (net1 0) capacitor c=100f m=1
