#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* JL_X */
#define JL_X__0__DM__MASK 0xE00u
#define JL_X__0__DM__SHIFT 9
#define JL_X__0__DR CYREG_PRT2_DR
#define JL_X__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define JL_X__0__HSIOM_MASK 0x0000F000u
#define JL_X__0__HSIOM_SHIFT 12u
#define JL_X__0__INTCFG CYREG_PRT2_INTCFG
#define JL_X__0__INTSTAT CYREG_PRT2_INTSTAT
#define JL_X__0__MASK 0x08u
#define JL_X__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JL_X__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JL_X__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JL_X__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JL_X__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JL_X__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JL_X__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JL_X__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JL_X__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JL_X__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JL_X__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JL_X__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JL_X__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JL_X__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JL_X__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JL_X__0__PC CYREG_PRT2_PC
#define JL_X__0__PC2 CYREG_PRT2_PC2
#define JL_X__0__PORT 2u
#define JL_X__0__PS CYREG_PRT2_PS
#define JL_X__0__SHIFT 3
#define JL_X__DR CYREG_PRT2_DR
#define JL_X__INTCFG CYREG_PRT2_INTCFG
#define JL_X__INTSTAT CYREG_PRT2_INTSTAT
#define JL_X__MASK 0x08u
#define JL_X__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JL_X__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JL_X__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JL_X__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JL_X__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JL_X__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JL_X__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JL_X__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JL_X__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JL_X__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JL_X__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JL_X__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JL_X__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JL_X__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JL_X__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JL_X__PC CYREG_PRT2_PC
#define JL_X__PC2 CYREG_PRT2_PC2
#define JL_X__PORT 2u
#define JL_X__PS CYREG_PRT2_PS
#define JL_X__SHIFT 3

/* JL_Y */
#define JL_Y__0__DM__MASK 0x7000u
#define JL_Y__0__DM__SHIFT 12
#define JL_Y__0__DR CYREG_PRT2_DR
#define JL_Y__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define JL_Y__0__HSIOM_MASK 0x000F0000u
#define JL_Y__0__HSIOM_SHIFT 16u
#define JL_Y__0__INTCFG CYREG_PRT2_INTCFG
#define JL_Y__0__INTSTAT CYREG_PRT2_INTSTAT
#define JL_Y__0__MASK 0x10u
#define JL_Y__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JL_Y__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JL_Y__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JL_Y__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JL_Y__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JL_Y__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JL_Y__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JL_Y__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JL_Y__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JL_Y__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JL_Y__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JL_Y__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JL_Y__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JL_Y__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JL_Y__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JL_Y__0__PC CYREG_PRT2_PC
#define JL_Y__0__PC2 CYREG_PRT2_PC2
#define JL_Y__0__PORT 2u
#define JL_Y__0__PS CYREG_PRT2_PS
#define JL_Y__0__SHIFT 4
#define JL_Y__DR CYREG_PRT2_DR
#define JL_Y__INTCFG CYREG_PRT2_INTCFG
#define JL_Y__INTSTAT CYREG_PRT2_INTSTAT
#define JL_Y__MASK 0x10u
#define JL_Y__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JL_Y__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JL_Y__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JL_Y__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JL_Y__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JL_Y__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JL_Y__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JL_Y__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JL_Y__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JL_Y__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JL_Y__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JL_Y__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JL_Y__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JL_Y__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JL_Y__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JL_Y__PC CYREG_PRT2_PC
#define JL_Y__PC2 CYREG_PRT2_PC2
#define JL_Y__PORT 2u
#define JL_Y__PS CYREG_PRT2_PS
#define JL_Y__SHIFT 4

/* JR_X */
#define JR_X__0__DM__MASK 0x07u
#define JR_X__0__DM__SHIFT 0
#define JR_X__0__DR CYREG_PRT3_DR
#define JR_X__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define JR_X__0__HSIOM_MASK 0x0000000Fu
#define JR_X__0__HSIOM_SHIFT 0u
#define JR_X__0__INTCFG CYREG_PRT3_INTCFG
#define JR_X__0__INTSTAT CYREG_PRT3_INTSTAT
#define JR_X__0__MASK 0x01u
#define JR_X__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define JR_X__0__OUT_SEL_SHIFT 0u
#define JR_X__0__OUT_SEL_VAL 3u
#define JR_X__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define JR_X__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define JR_X__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define JR_X__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define JR_X__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define JR_X__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define JR_X__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define JR_X__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define JR_X__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define JR_X__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define JR_X__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define JR_X__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define JR_X__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define JR_X__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define JR_X__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define JR_X__0__PC CYREG_PRT3_PC
#define JR_X__0__PC2 CYREG_PRT3_PC2
#define JR_X__0__PORT 3u
#define JR_X__0__PS CYREG_PRT3_PS
#define JR_X__0__SHIFT 0
#define JR_X__DR CYREG_PRT3_DR
#define JR_X__INTCFG CYREG_PRT3_INTCFG
#define JR_X__INTSTAT CYREG_PRT3_INTSTAT
#define JR_X__MASK 0x01u
#define JR_X__PA__CFG0 CYREG_UDB_PA3_CFG0
#define JR_X__PA__CFG1 CYREG_UDB_PA3_CFG1
#define JR_X__PA__CFG10 CYREG_UDB_PA3_CFG10
#define JR_X__PA__CFG11 CYREG_UDB_PA3_CFG11
#define JR_X__PA__CFG12 CYREG_UDB_PA3_CFG12
#define JR_X__PA__CFG13 CYREG_UDB_PA3_CFG13
#define JR_X__PA__CFG14 CYREG_UDB_PA3_CFG14
#define JR_X__PA__CFG2 CYREG_UDB_PA3_CFG2
#define JR_X__PA__CFG3 CYREG_UDB_PA3_CFG3
#define JR_X__PA__CFG4 CYREG_UDB_PA3_CFG4
#define JR_X__PA__CFG5 CYREG_UDB_PA3_CFG5
#define JR_X__PA__CFG6 CYREG_UDB_PA3_CFG6
#define JR_X__PA__CFG7 CYREG_UDB_PA3_CFG7
#define JR_X__PA__CFG8 CYREG_UDB_PA3_CFG8
#define JR_X__PA__CFG9 CYREG_UDB_PA3_CFG9
#define JR_X__PC CYREG_PRT3_PC
#define JR_X__PC2 CYREG_PRT3_PC2
#define JR_X__PORT 3u
#define JR_X__PS CYREG_PRT3_PS
#define JR_X__SHIFT 0

/* JR_Y */
#define JR_Y__0__DM__MASK 0xE00000u
#define JR_Y__0__DM__SHIFT 21
#define JR_Y__0__DR CYREG_PRT2_DR
#define JR_Y__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define JR_Y__0__HSIOM_MASK 0xF0000000u
#define JR_Y__0__HSIOM_SHIFT 28u
#define JR_Y__0__INTCFG CYREG_PRT2_INTCFG
#define JR_Y__0__INTSTAT CYREG_PRT2_INTSTAT
#define JR_Y__0__MASK 0x80u
#define JR_Y__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JR_Y__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JR_Y__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JR_Y__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JR_Y__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JR_Y__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JR_Y__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JR_Y__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JR_Y__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JR_Y__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JR_Y__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JR_Y__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JR_Y__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JR_Y__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JR_Y__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JR_Y__0__PC CYREG_PRT2_PC
#define JR_Y__0__PC2 CYREG_PRT2_PC2
#define JR_Y__0__PORT 2u
#define JR_Y__0__PS CYREG_PRT2_PS
#define JR_Y__0__SHIFT 7
#define JR_Y__DR CYREG_PRT2_DR
#define JR_Y__INTCFG CYREG_PRT2_INTCFG
#define JR_Y__INTSTAT CYREG_PRT2_INTSTAT
#define JR_Y__MASK 0x80u
#define JR_Y__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JR_Y__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JR_Y__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JR_Y__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JR_Y__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JR_Y__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JR_Y__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JR_Y__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JR_Y__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JR_Y__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JR_Y__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JR_Y__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JR_Y__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JR_Y__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JR_Y__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JR_Y__PC CYREG_PRT2_PC
#define JR_Y__PC2 CYREG_PRT2_PC2
#define JR_Y__PORT 2u
#define JR_Y__PS CYREG_PRT2_PS
#define JR_Y__SHIFT 7

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_UDB_W8_CTL_02
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_UDB_W8_CTL_02
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_UDB_W8_MSK_02
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_02
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_UDB_W8_A0_02
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_UDB_W8_A1_02
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_UDB_W8_D0_02
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_UDB_W8_D1_02
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_UDB_W8_F0_02
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_UDB_W8_F1_02
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_UDB_W8_MSK_03
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_UDB_W8_ST_03
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D1_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F0_00
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F1_00
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A0_01
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A1_01
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D0_01
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D1_01
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F0_01
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F1_01
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK_01
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST_01

/* UART_IntClock */
#define UART_IntClock__DIVIDER_MASK 0x0000FFFFu
#define UART_IntClock__ENABLE CYREG_CLK_DIVIDER_C01
#define UART_IntClock__ENABLE_MASK 0x80000000u
#define UART_IntClock__MASK 0x80000000u
#define UART_IntClock__REGISTER CYREG_CLK_DIVIDER_C01

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_RXInternalInterrupt__INTC_PRIOR_MASK 0xC0u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 3u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_TXInternalInterrupt */
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_TXInternalInterrupt__INTC_PRIOR_MASK 0xC00000u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 3u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LED_1 */
#define LED_1__0__DM__MASK 0x38000u
#define LED_1__0__DM__SHIFT 15
#define LED_1__0__DR CYREG_PRT1_DR
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_1__0__HSIOM_MASK 0x00F00000u
#define LED_1__0__HSIOM_SHIFT 20u
#define LED_1__0__INTCFG CYREG_PRT1_INTCFG
#define LED_1__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED_1__0__MASK 0x20u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_1__0__PC CYREG_PRT1_PC
#define LED_1__0__PC2 CYREG_PRT1_PC2
#define LED_1__0__PORT 1u
#define LED_1__0__PS CYREG_PRT1_PS
#define LED_1__0__SHIFT 5
#define LED_1__DR CYREG_PRT1_DR
#define LED_1__INTCFG CYREG_PRT1_INTCFG
#define LED_1__INTSTAT CYREG_PRT1_INTSTAT
#define LED_1__MASK 0x20u
#define LED_1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_1__PC CYREG_PRT1_PC
#define LED_1__PC2 CYREG_PRT1_PC2
#define LED_1__PORT 1u
#define LED_1__PS CYREG_PRT1_PS
#define LED_1__SHIFT 5

/* LED_2 */
#define LED_2__0__DM__MASK 0x7000u
#define LED_2__0__DM__SHIFT 12
#define LED_2__0__DR CYREG_PRT1_DR
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_2__0__HSIOM_MASK 0x000F0000u
#define LED_2__0__HSIOM_SHIFT 16u
#define LED_2__0__INTCFG CYREG_PRT1_INTCFG
#define LED_2__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED_2__0__MASK 0x10u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_2__0__PC CYREG_PRT1_PC
#define LED_2__0__PC2 CYREG_PRT1_PC2
#define LED_2__0__PORT 1u
#define LED_2__0__PS CYREG_PRT1_PS
#define LED_2__0__SHIFT 4
#define LED_2__DR CYREG_PRT1_DR
#define LED_2__INTCFG CYREG_PRT1_INTCFG
#define LED_2__INTSTAT CYREG_PRT1_INTSTAT
#define LED_2__MASK 0x10u
#define LED_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_2__PC CYREG_PRT1_PC
#define LED_2__PC2 CYREG_PRT1_PC2
#define LED_2__PORT 1u
#define LED_2__PS CYREG_PRT1_PS
#define LED_2__SHIFT 4

/* SW1_L */
#define SW1_L__0__DM__MASK 0x1C0u
#define SW1_L__0__DM__SHIFT 6
#define SW1_L__0__DR CYREG_PRT1_DR
#define SW1_L__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW1_L__0__HSIOM_MASK 0x00000F00u
#define SW1_L__0__HSIOM_SHIFT 8u
#define SW1_L__0__INTCFG CYREG_PRT1_INTCFG
#define SW1_L__0__INTSTAT CYREG_PRT1_INTSTAT
#define SW1_L__0__MASK 0x04u
#define SW1_L__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW1_L__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW1_L__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW1_L__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW1_L__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW1_L__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW1_L__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW1_L__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW1_L__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW1_L__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW1_L__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW1_L__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW1_L__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW1_L__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW1_L__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW1_L__0__PC CYREG_PRT1_PC
#define SW1_L__0__PC2 CYREG_PRT1_PC2
#define SW1_L__0__PORT 1u
#define SW1_L__0__PS CYREG_PRT1_PS
#define SW1_L__0__SHIFT 2
#define SW1_L__DR CYREG_PRT1_DR
#define SW1_L__INTCFG CYREG_PRT1_INTCFG
#define SW1_L__INTSTAT CYREG_PRT1_INTSTAT
#define SW1_L__MASK 0x04u
#define SW1_L__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW1_L__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW1_L__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW1_L__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW1_L__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW1_L__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW1_L__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW1_L__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW1_L__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW1_L__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW1_L__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW1_L__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW1_L__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW1_L__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW1_L__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW1_L__PC CYREG_PRT1_PC
#define SW1_L__PC2 CYREG_PRT1_PC2
#define SW1_L__PORT 1u
#define SW1_L__PS CYREG_PRT1_PS
#define SW1_L__SHIFT 2

/* SW1_R */
#define SW1_R__0__DM__MASK 0x1C0000u
#define SW1_R__0__DM__SHIFT 18
#define SW1_R__0__DR CYREG_PRT3_DR
#define SW1_R__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SW1_R__0__HSIOM_MASK 0x0F000000u
#define SW1_R__0__HSIOM_SHIFT 24u
#define SW1_R__0__INTCFG CYREG_PRT3_INTCFG
#define SW1_R__0__INTSTAT CYREG_PRT3_INTSTAT
#define SW1_R__0__MASK 0x40u
#define SW1_R__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW1_R__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW1_R__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW1_R__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW1_R__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW1_R__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW1_R__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW1_R__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW1_R__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW1_R__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW1_R__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW1_R__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW1_R__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW1_R__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW1_R__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW1_R__0__PC CYREG_PRT3_PC
#define SW1_R__0__PC2 CYREG_PRT3_PC2
#define SW1_R__0__PORT 3u
#define SW1_R__0__PS CYREG_PRT3_PS
#define SW1_R__0__SHIFT 6
#define SW1_R__DR CYREG_PRT3_DR
#define SW1_R__INTCFG CYREG_PRT3_INTCFG
#define SW1_R__INTSTAT CYREG_PRT3_INTSTAT
#define SW1_R__MASK 0x40u
#define SW1_R__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW1_R__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW1_R__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW1_R__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW1_R__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW1_R__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW1_R__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW1_R__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW1_R__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW1_R__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW1_R__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW1_R__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW1_R__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW1_R__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW1_R__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW1_R__PC CYREG_PRT3_PC
#define SW1_R__PC2 CYREG_PRT3_PC2
#define SW1_R__PORT 3u
#define SW1_R__PS CYREG_PRT3_PS
#define SW1_R__SHIFT 6

/* SW2_L */
#define SW2_L__0__DM__MASK 0xE00u
#define SW2_L__0__DM__SHIFT 9
#define SW2_L__0__DR CYREG_PRT1_DR
#define SW2_L__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW2_L__0__HSIOM_MASK 0x0000F000u
#define SW2_L__0__HSIOM_SHIFT 12u
#define SW2_L__0__INTCFG CYREG_PRT1_INTCFG
#define SW2_L__0__INTSTAT CYREG_PRT1_INTSTAT
#define SW2_L__0__MASK 0x08u
#define SW2_L__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW2_L__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW2_L__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW2_L__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW2_L__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW2_L__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW2_L__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW2_L__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW2_L__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW2_L__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW2_L__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW2_L__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW2_L__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW2_L__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW2_L__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW2_L__0__PC CYREG_PRT1_PC
#define SW2_L__0__PC2 CYREG_PRT1_PC2
#define SW2_L__0__PORT 1u
#define SW2_L__0__PS CYREG_PRT1_PS
#define SW2_L__0__SHIFT 3
#define SW2_L__DR CYREG_PRT1_DR
#define SW2_L__INTCFG CYREG_PRT1_INTCFG
#define SW2_L__INTSTAT CYREG_PRT1_INTSTAT
#define SW2_L__MASK 0x08u
#define SW2_L__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW2_L__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW2_L__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW2_L__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW2_L__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW2_L__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW2_L__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW2_L__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW2_L__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW2_L__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW2_L__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW2_L__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW2_L__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW2_L__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW2_L__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW2_L__PC CYREG_PRT1_PC
#define SW2_L__PC2 CYREG_PRT1_PC2
#define SW2_L__PORT 1u
#define SW2_L__PS CYREG_PRT1_PS
#define SW2_L__SHIFT 3

/* SW2_R */
#define SW2_R__0__DM__MASK 0xE00000u
#define SW2_R__0__DM__SHIFT 21
#define SW2_R__0__DR CYREG_PRT3_DR
#define SW2_R__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SW2_R__0__HSIOM_MASK 0xF0000000u
#define SW2_R__0__HSIOM_SHIFT 28u
#define SW2_R__0__INTCFG CYREG_PRT3_INTCFG
#define SW2_R__0__INTSTAT CYREG_PRT3_INTSTAT
#define SW2_R__0__MASK 0x80u
#define SW2_R__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW2_R__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW2_R__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW2_R__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW2_R__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW2_R__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW2_R__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW2_R__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW2_R__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW2_R__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW2_R__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW2_R__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW2_R__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW2_R__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW2_R__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW2_R__0__PC CYREG_PRT3_PC
#define SW2_R__0__PC2 CYREG_PRT3_PC2
#define SW2_R__0__PORT 3u
#define SW2_R__0__PS CYREG_PRT3_PS
#define SW2_R__0__SHIFT 7
#define SW2_R__DR CYREG_PRT3_DR
#define SW2_R__INTCFG CYREG_PRT3_INTCFG
#define SW2_R__INTSTAT CYREG_PRT3_INTSTAT
#define SW2_R__MASK 0x80u
#define SW2_R__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW2_R__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW2_R__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW2_R__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW2_R__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW2_R__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW2_R__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW2_R__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW2_R__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW2_R__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW2_R__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW2_R__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW2_R__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW2_R__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW2_R__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW2_R__PC CYREG_PRT3_PC
#define SW2_R__PC2 CYREG_PRT3_PC2
#define SW2_R__PORT 3u
#define SW2_R__PS CYREG_PRT3_PS
#define SW2_R__SHIFT 7

/* ZB_RX */
#define ZB_RX__0__DM__MASK 0x1C0u
#define ZB_RX__0__DM__SHIFT 6
#define ZB_RX__0__DR CYREG_PRT2_DR
#define ZB_RX__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ZB_RX__0__HSIOM_MASK 0x00000F00u
#define ZB_RX__0__HSIOM_SHIFT 8u
#define ZB_RX__0__INTCFG CYREG_PRT2_INTCFG
#define ZB_RX__0__INTSTAT CYREG_PRT2_INTSTAT
#define ZB_RX__0__MASK 0x04u
#define ZB_RX__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ZB_RX__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ZB_RX__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ZB_RX__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ZB_RX__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ZB_RX__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ZB_RX__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ZB_RX__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ZB_RX__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ZB_RX__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ZB_RX__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ZB_RX__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ZB_RX__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ZB_RX__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ZB_RX__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ZB_RX__0__PC CYREG_PRT2_PC
#define ZB_RX__0__PC2 CYREG_PRT2_PC2
#define ZB_RX__0__PORT 2u
#define ZB_RX__0__PS CYREG_PRT2_PS
#define ZB_RX__0__SHIFT 2
#define ZB_RX__DR CYREG_PRT2_DR
#define ZB_RX__INTCFG CYREG_PRT2_INTCFG
#define ZB_RX__INTSTAT CYREG_PRT2_INTSTAT
#define ZB_RX__MASK 0x04u
#define ZB_RX__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ZB_RX__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ZB_RX__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ZB_RX__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ZB_RX__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ZB_RX__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ZB_RX__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ZB_RX__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ZB_RX__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ZB_RX__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ZB_RX__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ZB_RX__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ZB_RX__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ZB_RX__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ZB_RX__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ZB_RX__PC CYREG_PRT2_PC
#define ZB_RX__PC2 CYREG_PRT2_PC2
#define ZB_RX__PORT 2u
#define ZB_RX__PS CYREG_PRT2_PS
#define ZB_RX__SHIFT 2

/* ZB_TX */
#define ZB_TX__0__DM__MASK 0x38u
#define ZB_TX__0__DM__SHIFT 3
#define ZB_TX__0__DR CYREG_PRT2_DR
#define ZB_TX__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ZB_TX__0__HSIOM_MASK 0x000000F0u
#define ZB_TX__0__HSIOM_SHIFT 4u
#define ZB_TX__0__INTCFG CYREG_PRT2_INTCFG
#define ZB_TX__0__INTSTAT CYREG_PRT2_INTSTAT
#define ZB_TX__0__MASK 0x02u
#define ZB_TX__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define ZB_TX__0__OUT_SEL_SHIFT 2u
#define ZB_TX__0__OUT_SEL_VAL 2u
#define ZB_TX__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ZB_TX__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ZB_TX__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ZB_TX__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ZB_TX__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ZB_TX__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ZB_TX__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ZB_TX__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ZB_TX__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ZB_TX__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ZB_TX__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ZB_TX__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ZB_TX__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ZB_TX__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ZB_TX__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ZB_TX__0__PC CYREG_PRT2_PC
#define ZB_TX__0__PC2 CYREG_PRT2_PC2
#define ZB_TX__0__PORT 2u
#define ZB_TX__0__PS CYREG_PRT2_PS
#define ZB_TX__0__SHIFT 1
#define ZB_TX__DR CYREG_PRT2_DR
#define ZB_TX__INTCFG CYREG_PRT2_INTCFG
#define ZB_TX__INTSTAT CYREG_PRT2_INTSTAT
#define ZB_TX__MASK 0x02u
#define ZB_TX__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ZB_TX__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ZB_TX__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ZB_TX__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ZB_TX__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ZB_TX__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ZB_TX__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ZB_TX__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ZB_TX__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ZB_TX__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ZB_TX__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ZB_TX__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ZB_TX__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ZB_TX__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ZB_TX__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ZB_TX__PC CYREG_PRT2_PC
#define ZB_TX__PC2 CYREG_PRT2_PC2
#define ZB_TX__PORT 2u
#define ZB_TX__PS CYREG_PRT2_PS
#define ZB_TX__SHIFT 1

/* JL_SEL */
#define JL_SEL__0__DM__MASK 0x38000u
#define JL_SEL__0__DM__SHIFT 15
#define JL_SEL__0__DR CYREG_PRT2_DR
#define JL_SEL__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define JL_SEL__0__HSIOM_MASK 0x00F00000u
#define JL_SEL__0__HSIOM_SHIFT 20u
#define JL_SEL__0__INTCFG CYREG_PRT2_INTCFG
#define JL_SEL__0__INTSTAT CYREG_PRT2_INTSTAT
#define JL_SEL__0__MASK 0x20u
#define JL_SEL__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JL_SEL__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JL_SEL__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JL_SEL__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JL_SEL__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JL_SEL__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JL_SEL__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JL_SEL__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JL_SEL__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JL_SEL__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JL_SEL__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JL_SEL__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JL_SEL__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JL_SEL__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JL_SEL__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JL_SEL__0__PC CYREG_PRT2_PC
#define JL_SEL__0__PC2 CYREG_PRT2_PC2
#define JL_SEL__0__PORT 2u
#define JL_SEL__0__PS CYREG_PRT2_PS
#define JL_SEL__0__SHIFT 5
#define JL_SEL__DR CYREG_PRT2_DR
#define JL_SEL__INTCFG CYREG_PRT2_INTCFG
#define JL_SEL__INTSTAT CYREG_PRT2_INTSTAT
#define JL_SEL__MASK 0x20u
#define JL_SEL__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JL_SEL__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JL_SEL__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JL_SEL__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JL_SEL__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JL_SEL__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JL_SEL__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JL_SEL__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JL_SEL__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JL_SEL__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JL_SEL__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JL_SEL__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JL_SEL__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JL_SEL__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JL_SEL__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JL_SEL__PC CYREG_PRT2_PC
#define JL_SEL__PC2 CYREG_PRT2_PC2
#define JL_SEL__PORT 2u
#define JL_SEL__PS CYREG_PRT2_PS
#define JL_SEL__SHIFT 5

/* JR_SEL */
#define JR_SEL__0__DM__MASK 0x1C0000u
#define JR_SEL__0__DM__SHIFT 18
#define JR_SEL__0__DR CYREG_PRT2_DR
#define JR_SEL__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define JR_SEL__0__HSIOM_MASK 0x0F000000u
#define JR_SEL__0__HSIOM_SHIFT 24u
#define JR_SEL__0__INTCFG CYREG_PRT2_INTCFG
#define JR_SEL__0__INTSTAT CYREG_PRT2_INTSTAT
#define JR_SEL__0__MASK 0x40u
#define JR_SEL__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JR_SEL__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JR_SEL__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JR_SEL__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JR_SEL__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JR_SEL__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JR_SEL__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JR_SEL__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JR_SEL__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JR_SEL__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JR_SEL__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JR_SEL__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JR_SEL__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JR_SEL__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JR_SEL__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JR_SEL__0__PC CYREG_PRT2_PC
#define JR_SEL__0__PC2 CYREG_PRT2_PC2
#define JR_SEL__0__PORT 2u
#define JR_SEL__0__PS CYREG_PRT2_PS
#define JR_SEL__0__SHIFT 6
#define JR_SEL__DR CYREG_PRT2_DR
#define JR_SEL__INTCFG CYREG_PRT2_INTCFG
#define JR_SEL__INTSTAT CYREG_PRT2_INTSTAT
#define JR_SEL__MASK 0x40u
#define JR_SEL__PA__CFG0 CYREG_UDB_PA2_CFG0
#define JR_SEL__PA__CFG1 CYREG_UDB_PA2_CFG1
#define JR_SEL__PA__CFG10 CYREG_UDB_PA2_CFG10
#define JR_SEL__PA__CFG11 CYREG_UDB_PA2_CFG11
#define JR_SEL__PA__CFG12 CYREG_UDB_PA2_CFG12
#define JR_SEL__PA__CFG13 CYREG_UDB_PA2_CFG13
#define JR_SEL__PA__CFG14 CYREG_UDB_PA2_CFG14
#define JR_SEL__PA__CFG2 CYREG_UDB_PA2_CFG2
#define JR_SEL__PA__CFG3 CYREG_UDB_PA2_CFG3
#define JR_SEL__PA__CFG4 CYREG_UDB_PA2_CFG4
#define JR_SEL__PA__CFG5 CYREG_UDB_PA2_CFG5
#define JR_SEL__PA__CFG6 CYREG_UDB_PA2_CFG6
#define JR_SEL__PA__CFG7 CYREG_UDB_PA2_CFG7
#define JR_SEL__PA__CFG8 CYREG_UDB_PA2_CFG8
#define JR_SEL__PA__CFG9 CYREG_UDB_PA2_CFG9
#define JR_SEL__PC CYREG_PRT2_PC
#define JR_SEL__PC2 CYREG_PRT2_PC2
#define JR_SEL__PORT 2u
#define JR_SEL__PS CYREG_PRT2_PS
#define JR_SEL__SHIFT 6

/* MoM_Hi */
#define MoM_Hi__0__DM__MASK 0x38u
#define MoM_Hi__0__DM__SHIFT 3
#define MoM_Hi__0__DR CYREG_PRT1_DR
#define MoM_Hi__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MoM_Hi__0__HSIOM_MASK 0x000000F0u
#define MoM_Hi__0__HSIOM_SHIFT 4u
#define MoM_Hi__0__INTCFG CYREG_PRT1_INTCFG
#define MoM_Hi__0__INTSTAT CYREG_PRT1_INTSTAT
#define MoM_Hi__0__MASK 0x02u
#define MoM_Hi__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MoM_Hi__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MoM_Hi__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MoM_Hi__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MoM_Hi__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MoM_Hi__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MoM_Hi__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MoM_Hi__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MoM_Hi__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MoM_Hi__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MoM_Hi__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MoM_Hi__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MoM_Hi__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MoM_Hi__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MoM_Hi__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MoM_Hi__0__PC CYREG_PRT1_PC
#define MoM_Hi__0__PC2 CYREG_PRT1_PC2
#define MoM_Hi__0__PORT 1u
#define MoM_Hi__0__PS CYREG_PRT1_PS
#define MoM_Hi__0__SHIFT 1
#define MoM_Hi__DR CYREG_PRT1_DR
#define MoM_Hi__INTCFG CYREG_PRT1_INTCFG
#define MoM_Hi__INTSTAT CYREG_PRT1_INTSTAT
#define MoM_Hi__MASK 0x02u
#define MoM_Hi__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MoM_Hi__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MoM_Hi__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MoM_Hi__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MoM_Hi__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MoM_Hi__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MoM_Hi__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MoM_Hi__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MoM_Hi__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MoM_Hi__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MoM_Hi__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MoM_Hi__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MoM_Hi__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MoM_Hi__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MoM_Hi__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MoM_Hi__PC CYREG_PRT1_PC
#define MoM_Hi__PC2 CYREG_PRT1_PC2
#define MoM_Hi__PORT 1u
#define MoM_Hi__PS CYREG_PRT1_PS
#define MoM_Hi__SHIFT 1

/* MoM_Lo */
#define MoM_Lo__0__DM__MASK 0x07u
#define MoM_Lo__0__DM__SHIFT 0
#define MoM_Lo__0__DR CYREG_PRT1_DR
#define MoM_Lo__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MoM_Lo__0__HSIOM_MASK 0x0000000Fu
#define MoM_Lo__0__HSIOM_SHIFT 0u
#define MoM_Lo__0__INTCFG CYREG_PRT1_INTCFG
#define MoM_Lo__0__INTSTAT CYREG_PRT1_INTSTAT
#define MoM_Lo__0__MASK 0x01u
#define MoM_Lo__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MoM_Lo__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MoM_Lo__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MoM_Lo__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MoM_Lo__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MoM_Lo__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MoM_Lo__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MoM_Lo__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MoM_Lo__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MoM_Lo__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MoM_Lo__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MoM_Lo__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MoM_Lo__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MoM_Lo__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MoM_Lo__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MoM_Lo__0__PC CYREG_PRT1_PC
#define MoM_Lo__0__PC2 CYREG_PRT1_PC2
#define MoM_Lo__0__PORT 1u
#define MoM_Lo__0__PS CYREG_PRT1_PS
#define MoM_Lo__0__SHIFT 0
#define MoM_Lo__DR CYREG_PRT1_DR
#define MoM_Lo__INTCFG CYREG_PRT1_INTCFG
#define MoM_Lo__INTSTAT CYREG_PRT1_INTSTAT
#define MoM_Lo__MASK 0x01u
#define MoM_Lo__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MoM_Lo__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MoM_Lo__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MoM_Lo__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MoM_Lo__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MoM_Lo__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MoM_Lo__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MoM_Lo__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MoM_Lo__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MoM_Lo__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MoM_Lo__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MoM_Lo__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MoM_Lo__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MoM_Lo__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MoM_Lo__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MoM_Lo__PC CYREG_PRT1_PC
#define MoM_Lo__PC2 CYREG_PRT1_PC2
#define MoM_Lo__PORT 1u
#define MoM_Lo__PS CYREG_PRT1_PS
#define MoM_Lo__SHIFT 0

/* Rot_Hi */
#define Rot_Hi__0__DM__MASK 0x38u
#define Rot_Hi__0__DM__SHIFT 3
#define Rot_Hi__0__DR CYREG_PRT3_DR
#define Rot_Hi__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot_Hi__0__HSIOM_MASK 0x000000F0u
#define Rot_Hi__0__HSIOM_SHIFT 4u
#define Rot_Hi__0__INTCFG CYREG_PRT3_INTCFG
#define Rot_Hi__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot_Hi__0__MASK 0x02u
#define Rot_Hi__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot_Hi__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot_Hi__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot_Hi__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot_Hi__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot_Hi__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot_Hi__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot_Hi__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot_Hi__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot_Hi__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot_Hi__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot_Hi__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot_Hi__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot_Hi__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot_Hi__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot_Hi__0__PC CYREG_PRT3_PC
#define Rot_Hi__0__PC2 CYREG_PRT3_PC2
#define Rot_Hi__0__PORT 3u
#define Rot_Hi__0__PS CYREG_PRT3_PS
#define Rot_Hi__0__SHIFT 1
#define Rot_Hi__DR CYREG_PRT3_DR
#define Rot_Hi__INTCFG CYREG_PRT3_INTCFG
#define Rot_Hi__INTSTAT CYREG_PRT3_INTSTAT
#define Rot_Hi__MASK 0x02u
#define Rot_Hi__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot_Hi__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot_Hi__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot_Hi__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot_Hi__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot_Hi__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot_Hi__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot_Hi__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot_Hi__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot_Hi__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot_Hi__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot_Hi__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot_Hi__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot_Hi__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot_Hi__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot_Hi__PC CYREG_PRT3_PC
#define Rot_Hi__PC2 CYREG_PRT3_PC2
#define Rot_Hi__PORT 3u
#define Rot_Hi__PS CYREG_PRT3_PS
#define Rot_Hi__SHIFT 1

/* Rot_Lo */
#define Rot_Lo__0__DM__MASK 0x7000u
#define Rot_Lo__0__DM__SHIFT 12
#define Rot_Lo__0__DR CYREG_PRT3_DR
#define Rot_Lo__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot_Lo__0__HSIOM_MASK 0x000F0000u
#define Rot_Lo__0__HSIOM_SHIFT 16u
#define Rot_Lo__0__INTCFG CYREG_PRT3_INTCFG
#define Rot_Lo__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot_Lo__0__MASK 0x10u
#define Rot_Lo__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot_Lo__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot_Lo__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot_Lo__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot_Lo__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot_Lo__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot_Lo__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot_Lo__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot_Lo__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot_Lo__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot_Lo__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot_Lo__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot_Lo__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot_Lo__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot_Lo__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot_Lo__0__PC CYREG_PRT3_PC
#define Rot_Lo__0__PC2 CYREG_PRT3_PC2
#define Rot_Lo__0__PORT 3u
#define Rot_Lo__0__PS CYREG_PRT3_PS
#define Rot_Lo__0__SHIFT 4
#define Rot_Lo__DR CYREG_PRT3_DR
#define Rot_Lo__INTCFG CYREG_PRT3_INTCFG
#define Rot_Lo__INTSTAT CYREG_PRT3_INTSTAT
#define Rot_Lo__MASK 0x10u
#define Rot_Lo__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot_Lo__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot_Lo__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot_Lo__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot_Lo__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot_Lo__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot_Lo__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot_Lo__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot_Lo__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot_Lo__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot_Lo__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot_Lo__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot_Lo__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot_Lo__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot_Lo__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot_Lo__PC CYREG_PRT3_PC
#define Rot_Lo__PC2 CYREG_PRT3_PC2
#define Rot_Lo__PORT 3u
#define Rot_Lo__PS CYREG_PRT3_PS
#define Rot_Lo__SHIFT 4

/* Rot_SW */
#define Rot_SW__0__DM__MASK 0x38000u
#define Rot_SW__0__DM__SHIFT 15
#define Rot_SW__0__DR CYREG_PRT3_DR
#define Rot_SW__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot_SW__0__HSIOM_MASK 0x00F00000u
#define Rot_SW__0__HSIOM_SHIFT 20u
#define Rot_SW__0__INTCFG CYREG_PRT3_INTCFG
#define Rot_SW__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot_SW__0__MASK 0x20u
#define Rot_SW__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot_SW__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot_SW__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot_SW__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot_SW__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot_SW__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot_SW__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot_SW__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot_SW__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot_SW__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot_SW__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot_SW__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot_SW__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot_SW__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot_SW__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot_SW__0__PC CYREG_PRT3_PC
#define Rot_SW__0__PC2 CYREG_PRT3_PC2
#define Rot_SW__0__PORT 3u
#define Rot_SW__0__PS CYREG_PRT3_PS
#define Rot_SW__0__SHIFT 5
#define Rot_SW__DR CYREG_PRT3_DR
#define Rot_SW__INTCFG CYREG_PRT3_INTCFG
#define Rot_SW__INTSTAT CYREG_PRT3_INTSTAT
#define Rot_SW__MASK 0x20u
#define Rot_SW__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot_SW__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot_SW__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot_SW__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot_SW__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot_SW__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot_SW__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot_SW__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot_SW__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot_SW__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot_SW__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot_SW__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot_SW__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot_SW__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot_SW__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot_SW__PC CYREG_PRT3_PC
#define Rot_SW__PC2 CYREG_PRT3_PC2
#define Rot_SW__PORT 3u
#define Rot_SW__PS CYREG_PRT3_PS
#define Rot_SW__SHIFT 5

/* TS_DnC */
#define TS_DnC__0__DM__MASK 0xE00u
#define TS_DnC__0__DM__SHIFT 9
#define TS_DnC__0__DR CYREG_PRT0_DR
#define TS_DnC__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TS_DnC__0__HSIOM_MASK 0x0000F000u
#define TS_DnC__0__HSIOM_SHIFT 12u
#define TS_DnC__0__INTCFG CYREG_PRT0_INTCFG
#define TS_DnC__0__INTSTAT CYREG_PRT0_INTSTAT
#define TS_DnC__0__MASK 0x08u
#define TS_DnC__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_DnC__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_DnC__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_DnC__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_DnC__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_DnC__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_DnC__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_DnC__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_DnC__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_DnC__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_DnC__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_DnC__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_DnC__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_DnC__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_DnC__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_DnC__0__PC CYREG_PRT0_PC
#define TS_DnC__0__PC2 CYREG_PRT0_PC2
#define TS_DnC__0__PORT 0u
#define TS_DnC__0__PS CYREG_PRT0_PS
#define TS_DnC__0__SHIFT 3
#define TS_DnC__DR CYREG_PRT0_DR
#define TS_DnC__INTCFG CYREG_PRT0_INTCFG
#define TS_DnC__INTSTAT CYREG_PRT0_INTSTAT
#define TS_DnC__MASK 0x08u
#define TS_DnC__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_DnC__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_DnC__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_DnC__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_DnC__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_DnC__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_DnC__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_DnC__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_DnC__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_DnC__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_DnC__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_DnC__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_DnC__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_DnC__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_DnC__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_DnC__PC CYREG_PRT0_PC
#define TS_DnC__PC2 CYREG_PRT0_PC2
#define TS_DnC__PORT 0u
#define TS_DnC__PS CYREG_PRT0_PS
#define TS_DnC__SHIFT 3

/* TS_I2C_SCB */
#define TS_I2C_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define TS_I2C_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define TS_I2C_SCB__CTRL CYREG_SCB0_CTRL
#define TS_I2C_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define TS_I2C_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define TS_I2C_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define TS_I2C_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define TS_I2C_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define TS_I2C_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define TS_I2C_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define TS_I2C_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define TS_I2C_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define TS_I2C_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define TS_I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define TS_I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define TS_I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define TS_I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define TS_I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define TS_I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define TS_I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define TS_I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define TS_I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define TS_I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define TS_I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define TS_I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define TS_I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define TS_I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define TS_I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define TS_I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define TS_I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define TS_I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define TS_I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define TS_I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define TS_I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define TS_I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define TS_I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define TS_I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define TS_I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define TS_I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define TS_I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define TS_I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define TS_I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define TS_I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define TS_I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define TS_I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define TS_I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define TS_I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define TS_I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define TS_I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define TS_I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define TS_I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define TS_I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define TS_I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define TS_I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define TS_I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define TS_I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define TS_I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define TS_I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define TS_I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define TS_I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define TS_I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define TS_I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define TS_I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define TS_I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define TS_I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define TS_I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define TS_I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define TS_I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define TS_I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define TS_I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define TS_I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define TS_I2C_SCB__SS0_POSISTION 0u
#define TS_I2C_SCB__SS1_POSISTION 1u
#define TS_I2C_SCB__SS2_POSISTION 2u
#define TS_I2C_SCB__SS3_POSISTION 3u
#define TS_I2C_SCB__STATUS CYREG_SCB0_STATUS
#define TS_I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define TS_I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define TS_I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define TS_I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define TS_I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define TS_I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define TS_I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define TS_I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* TS_I2C_SCB_IRQ */
#define TS_I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TS_I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TS_I2C_SCB_IRQ__INTC_MASK 0x400u
#define TS_I2C_SCB_IRQ__INTC_NUMBER 10u
#define TS_I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define TS_I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define TS_I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define TS_I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define TS_I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TS_I2C_SCBCLK */
#define TS_I2C_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define TS_I2C_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B01
#define TS_I2C_SCBCLK__ENABLE_MASK 0x80000000u
#define TS_I2C_SCBCLK__MASK 0x80000000u
#define TS_I2C_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B01

/* TS_I2C_scl */
#define TS_I2C_scl__0__DM__MASK 0x07u
#define TS_I2C_scl__0__DM__SHIFT 0
#define TS_I2C_scl__0__DR CYREG_PRT4_DR
#define TS_I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define TS_I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define TS_I2C_scl__0__HSIOM_SHIFT 0u
#define TS_I2C_scl__0__INTCFG CYREG_PRT4_INTCFG
#define TS_I2C_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define TS_I2C_scl__0__MASK 0x01u
#define TS_I2C_scl__0__PC CYREG_PRT4_PC
#define TS_I2C_scl__0__PC2 CYREG_PRT4_PC2
#define TS_I2C_scl__0__PORT 4u
#define TS_I2C_scl__0__PS CYREG_PRT4_PS
#define TS_I2C_scl__0__SHIFT 0
#define TS_I2C_scl__DR CYREG_PRT4_DR
#define TS_I2C_scl__INTCFG CYREG_PRT4_INTCFG
#define TS_I2C_scl__INTSTAT CYREG_PRT4_INTSTAT
#define TS_I2C_scl__MASK 0x01u
#define TS_I2C_scl__PC CYREG_PRT4_PC
#define TS_I2C_scl__PC2 CYREG_PRT4_PC2
#define TS_I2C_scl__PORT 4u
#define TS_I2C_scl__PS CYREG_PRT4_PS
#define TS_I2C_scl__SHIFT 0

/* TS_I2C_sda */
#define TS_I2C_sda__0__DM__MASK 0x38u
#define TS_I2C_sda__0__DM__SHIFT 3
#define TS_I2C_sda__0__DR CYREG_PRT4_DR
#define TS_I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define TS_I2C_sda__0__HSIOM_MASK 0x000000F0u
#define TS_I2C_sda__0__HSIOM_SHIFT 4u
#define TS_I2C_sda__0__INTCFG CYREG_PRT4_INTCFG
#define TS_I2C_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define TS_I2C_sda__0__MASK 0x02u
#define TS_I2C_sda__0__PC CYREG_PRT4_PC
#define TS_I2C_sda__0__PC2 CYREG_PRT4_PC2
#define TS_I2C_sda__0__PORT 4u
#define TS_I2C_sda__0__PS CYREG_PRT4_PS
#define TS_I2C_sda__0__SHIFT 1
#define TS_I2C_sda__DR CYREG_PRT4_DR
#define TS_I2C_sda__INTCFG CYREG_PRT4_INTCFG
#define TS_I2C_sda__INTSTAT CYREG_PRT4_INTSTAT
#define TS_I2C_sda__MASK 0x02u
#define TS_I2C_sda__PC CYREG_PRT4_PC
#define TS_I2C_sda__PC2 CYREG_PRT4_PC2
#define TS_I2C_sda__PORT 4u
#define TS_I2C_sda__PS CYREG_PRT4_PS
#define TS_I2C_sda__SHIFT 1

/* TS_IRQ */
#define TS_IRQ__0__DM__MASK 0x07u
#define TS_IRQ__0__DM__SHIFT 0
#define TS_IRQ__0__DR CYREG_PRT0_DR
#define TS_IRQ__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TS_IRQ__0__HSIOM_MASK 0x0000000Fu
#define TS_IRQ__0__HSIOM_SHIFT 0u
#define TS_IRQ__0__INTCFG CYREG_PRT0_INTCFG
#define TS_IRQ__0__INTSTAT CYREG_PRT0_INTSTAT
#define TS_IRQ__0__MASK 0x01u
#define TS_IRQ__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_IRQ__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_IRQ__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_IRQ__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_IRQ__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_IRQ__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_IRQ__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_IRQ__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_IRQ__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_IRQ__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_IRQ__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_IRQ__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_IRQ__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_IRQ__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_IRQ__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_IRQ__0__PC CYREG_PRT0_PC
#define TS_IRQ__0__PC2 CYREG_PRT0_PC2
#define TS_IRQ__0__PORT 0u
#define TS_IRQ__0__PS CYREG_PRT0_PS
#define TS_IRQ__0__SHIFT 0
#define TS_IRQ__DR CYREG_PRT0_DR
#define TS_IRQ__INTCFG CYREG_PRT0_INTCFG
#define TS_IRQ__INTSTAT CYREG_PRT0_INTSTAT
#define TS_IRQ__MASK 0x01u
#define TS_IRQ__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_IRQ__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_IRQ__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_IRQ__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_IRQ__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_IRQ__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_IRQ__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_IRQ__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_IRQ__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_IRQ__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_IRQ__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_IRQ__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_IRQ__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_IRQ__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_IRQ__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_IRQ__PC CYREG_PRT0_PC
#define TS_IRQ__PC2 CYREG_PRT0_PC2
#define TS_IRQ__PORT 0u
#define TS_IRQ__PS CYREG_PRT0_PS
#define TS_IRQ__SHIFT 0

/* TS_SPI_miso_m */
#define TS_SPI_miso_m__0__DM__MASK 0x38000u
#define TS_SPI_miso_m__0__DM__SHIFT 15
#define TS_SPI_miso_m__0__DR CYREG_PRT0_DR
#define TS_SPI_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TS_SPI_miso_m__0__HSIOM_MASK 0x00F00000u
#define TS_SPI_miso_m__0__HSIOM_SHIFT 20u
#define TS_SPI_miso_m__0__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_miso_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_miso_m__0__MASK 0x20u
#define TS_SPI_miso_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_miso_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_miso_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_miso_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_miso_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_miso_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_miso_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_miso_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_miso_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_miso_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_miso_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_miso_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_miso_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_miso_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_miso_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_miso_m__0__PC CYREG_PRT0_PC
#define TS_SPI_miso_m__0__PC2 CYREG_PRT0_PC2
#define TS_SPI_miso_m__0__PORT 0u
#define TS_SPI_miso_m__0__PS CYREG_PRT0_PS
#define TS_SPI_miso_m__0__SHIFT 5
#define TS_SPI_miso_m__DR CYREG_PRT0_DR
#define TS_SPI_miso_m__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_miso_m__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_miso_m__MASK 0x20u
#define TS_SPI_miso_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_miso_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_miso_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_miso_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_miso_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_miso_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_miso_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_miso_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_miso_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_miso_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_miso_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_miso_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_miso_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_miso_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_miso_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_miso_m__PC CYREG_PRT0_PC
#define TS_SPI_miso_m__PC2 CYREG_PRT0_PC2
#define TS_SPI_miso_m__PORT 0u
#define TS_SPI_miso_m__PS CYREG_PRT0_PS
#define TS_SPI_miso_m__SHIFT 5

/* TS_SPI_mosi_m */
#define TS_SPI_mosi_m__0__DM__MASK 0x7000u
#define TS_SPI_mosi_m__0__DM__SHIFT 12
#define TS_SPI_mosi_m__0__DR CYREG_PRT0_DR
#define TS_SPI_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TS_SPI_mosi_m__0__HSIOM_MASK 0x000F0000u
#define TS_SPI_mosi_m__0__HSIOM_SHIFT 16u
#define TS_SPI_mosi_m__0__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_mosi_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_mosi_m__0__MASK 0x10u
#define TS_SPI_mosi_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define TS_SPI_mosi_m__0__OUT_SEL_SHIFT 8u
#define TS_SPI_mosi_m__0__OUT_SEL_VAL -1u
#define TS_SPI_mosi_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_mosi_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_mosi_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_mosi_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_mosi_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_mosi_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_mosi_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_mosi_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_mosi_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_mosi_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_mosi_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_mosi_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_mosi_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_mosi_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_mosi_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_mosi_m__0__PC CYREG_PRT0_PC
#define TS_SPI_mosi_m__0__PC2 CYREG_PRT0_PC2
#define TS_SPI_mosi_m__0__PORT 0u
#define TS_SPI_mosi_m__0__PS CYREG_PRT0_PS
#define TS_SPI_mosi_m__0__SHIFT 4
#define TS_SPI_mosi_m__DR CYREG_PRT0_DR
#define TS_SPI_mosi_m__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_mosi_m__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_mosi_m__MASK 0x10u
#define TS_SPI_mosi_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_mosi_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_mosi_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_mosi_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_mosi_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_mosi_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_mosi_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_mosi_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_mosi_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_mosi_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_mosi_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_mosi_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_mosi_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_mosi_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_mosi_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_mosi_m__PC CYREG_PRT0_PC
#define TS_SPI_mosi_m__PC2 CYREG_PRT0_PC2
#define TS_SPI_mosi_m__PORT 0u
#define TS_SPI_mosi_m__PS CYREG_PRT0_PS
#define TS_SPI_mosi_m__SHIFT 4

/* TS_SPI_SCB */
#define TS_SPI_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define TS_SPI_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define TS_SPI_SCB__CTRL CYREG_SCB1_CTRL
#define TS_SPI_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define TS_SPI_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define TS_SPI_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define TS_SPI_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define TS_SPI_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define TS_SPI_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define TS_SPI_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define TS_SPI_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define TS_SPI_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define TS_SPI_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define TS_SPI_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define TS_SPI_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define TS_SPI_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define TS_SPI_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define TS_SPI_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define TS_SPI_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define TS_SPI_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define TS_SPI_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define TS_SPI_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define TS_SPI_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define TS_SPI_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define TS_SPI_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define TS_SPI_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define TS_SPI_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define TS_SPI_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define TS_SPI_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define TS_SPI_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define TS_SPI_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define TS_SPI_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define TS_SPI_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define TS_SPI_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define TS_SPI_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define TS_SPI_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define TS_SPI_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define TS_SPI_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define TS_SPI_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define TS_SPI_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define TS_SPI_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define TS_SPI_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define TS_SPI_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define TS_SPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define TS_SPI_SCB__INTR_M CYREG_SCB1_INTR_M
#define TS_SPI_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define TS_SPI_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define TS_SPI_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define TS_SPI_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define TS_SPI_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define TS_SPI_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define TS_SPI_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define TS_SPI_SCB__INTR_S CYREG_SCB1_INTR_S
#define TS_SPI_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define TS_SPI_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define TS_SPI_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define TS_SPI_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define TS_SPI_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define TS_SPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define TS_SPI_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define TS_SPI_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define TS_SPI_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define TS_SPI_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define TS_SPI_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define TS_SPI_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define TS_SPI_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define TS_SPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define TS_SPI_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define TS_SPI_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define TS_SPI_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define TS_SPI_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define TS_SPI_SCB__SS0_POSISTION 0u
#define TS_SPI_SCB__SS1_POSISTION 1u
#define TS_SPI_SCB__SS2_POSISTION 2u
#define TS_SPI_SCB__SS3_POSISTION 3u
#define TS_SPI_SCB__STATUS CYREG_SCB1_STATUS
#define TS_SPI_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define TS_SPI_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define TS_SPI_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define TS_SPI_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define TS_SPI_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define TS_SPI_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define TS_SPI_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define TS_SPI_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* TS_SPI_SCBCLK */
#define TS_SPI_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define TS_SPI_SCBCLK__ENABLE CYREG_CLK_DIVIDER_C00
#define TS_SPI_SCBCLK__ENABLE_MASK 0x80000000u
#define TS_SPI_SCBCLK__MASK 0x80000000u
#define TS_SPI_SCBCLK__REGISTER CYREG_CLK_DIVIDER_C00

/* TS_SPI_sclk_m */
#define TS_SPI_sclk_m__0__DM__MASK 0x1C0000u
#define TS_SPI_sclk_m__0__DM__SHIFT 18
#define TS_SPI_sclk_m__0__DR CYREG_PRT0_DR
#define TS_SPI_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TS_SPI_sclk_m__0__HSIOM_MASK 0x0F000000u
#define TS_SPI_sclk_m__0__HSIOM_SHIFT 24u
#define TS_SPI_sclk_m__0__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_sclk_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_sclk_m__0__MASK 0x40u
#define TS_SPI_sclk_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define TS_SPI_sclk_m__0__OUT_SEL_SHIFT 12u
#define TS_SPI_sclk_m__0__OUT_SEL_VAL -1u
#define TS_SPI_sclk_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_sclk_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_sclk_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_sclk_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_sclk_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_sclk_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_sclk_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_sclk_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_sclk_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_sclk_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_sclk_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_sclk_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_sclk_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_sclk_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_sclk_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_sclk_m__0__PC CYREG_PRT0_PC
#define TS_SPI_sclk_m__0__PC2 CYREG_PRT0_PC2
#define TS_SPI_sclk_m__0__PORT 0u
#define TS_SPI_sclk_m__0__PS CYREG_PRT0_PS
#define TS_SPI_sclk_m__0__SHIFT 6
#define TS_SPI_sclk_m__DR CYREG_PRT0_DR
#define TS_SPI_sclk_m__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_sclk_m__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_sclk_m__MASK 0x40u
#define TS_SPI_sclk_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_sclk_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_sclk_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_sclk_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_sclk_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_sclk_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_sclk_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_sclk_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_sclk_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_sclk_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_sclk_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_sclk_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_sclk_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_sclk_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_sclk_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_sclk_m__PC CYREG_PRT0_PC
#define TS_SPI_sclk_m__PC2 CYREG_PRT0_PC2
#define TS_SPI_sclk_m__PORT 0u
#define TS_SPI_sclk_m__PS CYREG_PRT0_PS
#define TS_SPI_sclk_m__SHIFT 6

/* TS_SPI_ss0_m */
#define TS_SPI_ss0_m__0__DM__MASK 0xE00000u
#define TS_SPI_ss0_m__0__DM__SHIFT 21
#define TS_SPI_ss0_m__0__DR CYREG_PRT0_DR
#define TS_SPI_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TS_SPI_ss0_m__0__HSIOM_MASK 0xF0000000u
#define TS_SPI_ss0_m__0__HSIOM_SHIFT 28u
#define TS_SPI_ss0_m__0__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_ss0_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_ss0_m__0__MASK 0x80u
#define TS_SPI_ss0_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define TS_SPI_ss0_m__0__OUT_SEL_SHIFT 14u
#define TS_SPI_ss0_m__0__OUT_SEL_VAL -1u
#define TS_SPI_ss0_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_ss0_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_ss0_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_ss0_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_ss0_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_ss0_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_ss0_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_ss0_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_ss0_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_ss0_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_ss0_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_ss0_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_ss0_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_ss0_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_ss0_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_ss0_m__0__PC CYREG_PRT0_PC
#define TS_SPI_ss0_m__0__PC2 CYREG_PRT0_PC2
#define TS_SPI_ss0_m__0__PORT 0u
#define TS_SPI_ss0_m__0__PS CYREG_PRT0_PS
#define TS_SPI_ss0_m__0__SHIFT 7
#define TS_SPI_ss0_m__DR CYREG_PRT0_DR
#define TS_SPI_ss0_m__INTCFG CYREG_PRT0_INTCFG
#define TS_SPI_ss0_m__INTSTAT CYREG_PRT0_INTSTAT
#define TS_SPI_ss0_m__MASK 0x80u
#define TS_SPI_ss0_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TS_SPI_ss0_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TS_SPI_ss0_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TS_SPI_ss0_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TS_SPI_ss0_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TS_SPI_ss0_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TS_SPI_ss0_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TS_SPI_ss0_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TS_SPI_ss0_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TS_SPI_ss0_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TS_SPI_ss0_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TS_SPI_ss0_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TS_SPI_ss0_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TS_SPI_ss0_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TS_SPI_ss0_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TS_SPI_ss0_m__PC CYREG_PRT0_PC
#define TS_SPI_ss0_m__PC2 CYREG_PRT0_PC2
#define TS_SPI_ss0_m__PORT 0u
#define TS_SPI_ss0_m__PS CYREG_PRT0_PS
#define TS_SPI_ss0_m__SHIFT 7

/* ZB_RSSI */
#define ZB_RSSI__0__DM__MASK 0x07u
#define ZB_RSSI__0__DM__SHIFT 0
#define ZB_RSSI__0__DR CYREG_PRT2_DR
#define ZB_RSSI__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ZB_RSSI__0__HSIOM_MASK 0x0000000Fu
#define ZB_RSSI__0__HSIOM_SHIFT 0u
#define ZB_RSSI__0__INTCFG CYREG_PRT2_INTCFG
#define ZB_RSSI__0__INTSTAT CYREG_PRT2_INTSTAT
#define ZB_RSSI__0__MASK 0x01u
#define ZB_RSSI__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ZB_RSSI__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ZB_RSSI__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ZB_RSSI__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ZB_RSSI__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ZB_RSSI__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ZB_RSSI__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ZB_RSSI__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ZB_RSSI__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ZB_RSSI__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ZB_RSSI__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ZB_RSSI__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ZB_RSSI__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ZB_RSSI__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ZB_RSSI__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ZB_RSSI__0__PC CYREG_PRT2_PC
#define ZB_RSSI__0__PC2 CYREG_PRT2_PC2
#define ZB_RSSI__0__PORT 2u
#define ZB_RSSI__0__PS CYREG_PRT2_PS
#define ZB_RSSI__0__SHIFT 0
#define ZB_RSSI__DR CYREG_PRT2_DR
#define ZB_RSSI__INTCFG CYREG_PRT2_INTCFG
#define ZB_RSSI__INTSTAT CYREG_PRT2_INTSTAT
#define ZB_RSSI__MASK 0x01u
#define ZB_RSSI__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ZB_RSSI__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ZB_RSSI__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ZB_RSSI__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ZB_RSSI__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ZB_RSSI__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ZB_RSSI__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ZB_RSSI__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ZB_RSSI__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ZB_RSSI__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ZB_RSSI__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ZB_RSSI__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ZB_RSSI__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ZB_RSSI__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ZB_RSSI__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ZB_RSSI__PC CYREG_PRT2_PC
#define ZB_RSSI__PC2 CYREG_PRT2_PC2
#define ZB_RSSI__PORT 2u
#define ZB_RSSI__PS CYREG_PRT2_PS
#define ZB_RSSI__SHIFT 0

/* isr_ADC */
#define isr_ADC__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_ADC__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_ADC__INTC_MASK 0x08u
#define isr_ADC__INTC_NUMBER 3u
#define isr_ADC__INTC_PRIOR_MASK 0xC0000000u
#define isr_ADC__INTC_PRIOR_NUM 3u
#define isr_ADC__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_ADC__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_ADC__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LED_Blue */
#define LED_Blue__0__DM__MASK 0x1C0000u
#define LED_Blue__0__DM__SHIFT 18
#define LED_Blue__0__DR CYREG_PRT1_DR
#define LED_Blue__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_Blue__0__HSIOM_MASK 0x0F000000u
#define LED_Blue__0__HSIOM_SHIFT 24u
#define LED_Blue__0__INTCFG CYREG_PRT1_INTCFG
#define LED_Blue__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED_Blue__0__MASK 0x40u
#define LED_Blue__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_Blue__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_Blue__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_Blue__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_Blue__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_Blue__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_Blue__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_Blue__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_Blue__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_Blue__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_Blue__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_Blue__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_Blue__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_Blue__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_Blue__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_Blue__0__PC CYREG_PRT1_PC
#define LED_Blue__0__PC2 CYREG_PRT1_PC2
#define LED_Blue__0__PORT 1u
#define LED_Blue__0__PS CYREG_PRT1_PS
#define LED_Blue__0__SHIFT 6
#define LED_Blue__DR CYREG_PRT1_DR
#define LED_Blue__INTCFG CYREG_PRT1_INTCFG
#define LED_Blue__INTSTAT CYREG_PRT1_INTSTAT
#define LED_Blue__MASK 0x40u
#define LED_Blue__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_Blue__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_Blue__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_Blue__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_Blue__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_Blue__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_Blue__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_Blue__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_Blue__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_Blue__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_Blue__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_Blue__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_Blue__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_Blue__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_Blue__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_Blue__PC CYREG_PRT1_PC
#define LED_Blue__PC2 CYREG_PRT1_PC2
#define LED_Blue__PORT 1u
#define LED_Blue__PS CYREG_PRT1_PS
#define LED_Blue__SHIFT 6

/* Clock_ADC */
#define Clock_ADC__DIVIDER_MASK 0x0000FFFFu
#define Clock_ADC__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_ADC__ENABLE_MASK 0x80000000u
#define Clock_ADC__MASK 0x80000000u
#define Clock_ADC__REGISTER CYREG_CLK_DIVIDER_B00

/* isr_JL_SEL */
#define isr_JL_SEL__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_JL_SEL__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_JL_SEL__INTC_MASK 0x10u
#define isr_JL_SEL__INTC_NUMBER 4u
#define isr_JL_SEL__INTC_PRIOR_MASK 0xC0u
#define isr_JL_SEL__INTC_PRIOR_NUM 3u
#define isr_JL_SEL__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_JL_SEL__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_JL_SEL__INTC_SET_PD_REG CYREG_CM0_ISPR

/* isr_JR_SEL */
#define isr_JR_SEL__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_JR_SEL__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_JR_SEL__INTC_MASK 0x20u
#define isr_JR_SEL__INTC_NUMBER 5u
#define isr_JR_SEL__INTC_PRIOR_MASK 0xC000u
#define isr_JR_SEL__INTC_PRIOR_NUM 3u
#define isr_JR_SEL__INTC_PRIOR_REG CYREG_CM0_IPR1
#define isr_JR_SEL__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_JR_SEL__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ADC_SAR_Seq_Bypass */
#define ADC_SAR_Seq_Bypass__0__DM__MASK 0xE00000u
#define ADC_SAR_Seq_Bypass__0__DM__SHIFT 21
#define ADC_SAR_Seq_Bypass__0__DR CYREG_PRT1_DR
#define ADC_SAR_Seq_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_SAR_Seq_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_SAR_Seq_Bypass__0__HSIOM_SHIFT 28u
#define ADC_SAR_Seq_Bypass__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_SAR_Seq_Bypass__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_SAR_Seq_Bypass__0__MASK 0x80u
#define ADC_SAR_Seq_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_SAR_Seq_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_SAR_Seq_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_SAR_Seq_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_SAR_Seq_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_SAR_Seq_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_SAR_Seq_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_SAR_Seq_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_SAR_Seq_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_SAR_Seq_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_SAR_Seq_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_SAR_Seq_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_SAR_Seq_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_SAR_Seq_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_SAR_Seq_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_SAR_Seq_Bypass__0__PC CYREG_PRT1_PC
#define ADC_SAR_Seq_Bypass__0__PC2 CYREG_PRT1_PC2
#define ADC_SAR_Seq_Bypass__0__PORT 1u
#define ADC_SAR_Seq_Bypass__0__PS CYREG_PRT1_PS
#define ADC_SAR_Seq_Bypass__0__SHIFT 7
#define ADC_SAR_Seq_Bypass__DR CYREG_PRT1_DR
#define ADC_SAR_Seq_Bypass__INTCFG CYREG_PRT1_INTCFG
#define ADC_SAR_Seq_Bypass__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_SAR_Seq_Bypass__MASK 0x80u
#define ADC_SAR_Seq_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_SAR_Seq_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_SAR_Seq_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_SAR_Seq_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_SAR_Seq_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_SAR_Seq_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_SAR_Seq_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_SAR_Seq_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_SAR_Seq_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_SAR_Seq_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_SAR_Seq_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_SAR_Seq_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_SAR_Seq_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_SAR_Seq_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_SAR_Seq_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_SAR_Seq_Bypass__PC CYREG_PRT1_PC
#define ADC_SAR_Seq_Bypass__PC2 CYREG_PRT1_PC2
#define ADC_SAR_Seq_Bypass__PORT 1u
#define ADC_SAR_Seq_Bypass__PS CYREG_PRT1_PS
#define ADC_SAR_Seq_Bypass__SHIFT 7

/* ADC_SAR_Seq_cy_psoc4_sar */
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_SAR_Seq_cy_psoc4_sarmux_8 */
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN 3
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN 4
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN 3
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT 7
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN 7
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PIN 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PORT 0
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_intClock */
#define ADC_SAR_Seq_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_intClock__ENABLE CYREG_CLK_DIVIDER_A01
#define ADC_SAR_Seq_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_intClock__REGISTER CYREG_CLK_DIVIDER_A01

/* ADC_SAR_Seq_IRQ */
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "drone_radio_controller_psoc"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_BCLK__HFCLK__HZ 44000000U
#define CYDEV_BCLK__HFCLK__KHZ 44000U
#define CYDEV_BCLK__HFCLK__MHZ 44U
#define CYDEV_BCLK__SYSCLK__HZ 44000000U
#define CYDEV_BCLK__SYSCLK__KHZ 44000U
#define CYDEV_BCLK__SYSCLK__MHZ 44U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CyULFCLK__DIVIDER_MASK 0x0000FFFFu
#define CyULFCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define CyULFCLK__ENABLE_MASK 0x80000000u
#define CyULFCLK__MASK 0x80000000u
#define CyULFCLK__REGISTER CYREG_CLK_DIVIDER_A00
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
