

================================================================
== Vitis HLS Report for 'matmul_Pipeline_nopart1_nopart2'
================================================================
* Date:           Thu Jun 30 11:26:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nopart1_nopart2  |     2051|     2051|        12|          8|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|   16|       -|       -|    -|
|Expression       |        -|    -|       0|     549|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     349|    -|
|Register         |        -|    -|     319|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   16|     319|     898|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U7   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U8   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U9   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U10  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U11  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U12  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U13  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U14  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U15  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U16  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U17  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U18  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U19  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U20  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U21  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U22  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_483_p2     |         +|   0|  0|   9|           9|           1|
    |add_ln68_fu_495_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln72_fu_584_p2       |         +|   0|  0|   7|           5|           1|
    |ap_ext_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n        |       and|   0|  0|   2|           2|           2|
    |cmp59_fu_527_p2          |      icmp|   0|  0|   2|           5|           1|
    |cmp72_fu_578_p2          |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln68_fu_477_p2      |      icmp|   0|  0|   5|           9|          10|
    |icmp_ln72_fu_501_p2      |      icmp|   0|  0|   3|           5|           6|
    |or_ln232_10_fu_834_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_11_fu_904_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_12_fu_918_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_13_fu_988_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln232_14_fu_1002_p2   |        or|   0|  0|   8|           8|           4|
    |or_ln232_1_fu_605_p2     |        or|   0|  0|   8|           8|           2|
    |or_ln232_2_fu_619_p2     |        or|   0|  0|   8|           8|           2|
    |or_ln232_3_fu_633_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_4_fu_647_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_5_fu_664_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_6_fu_678_p2     |        or|   0|  0|   8|           8|           3|
    |or_ln232_7_fu_736_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln232_8_fu_750_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln232_9_fu_820_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln232_fu_563_p2       |        or|   0|  0|   8|           8|           1|
    |or_ln82_10_fu_1114_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_11_fu_1156_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_12_fu_1170_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_13_fu_1212_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_14_fu_1226_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln82_1_fu_792_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln82_2_fu_806_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln82_3_fu_876_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_4_fu_890_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_5_fu_960_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_6_fu_974_p2      |        or|   0|  0|   8|           8|           3|
    |or_ln82_7_fu_1044_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln82_8_fu_1058_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln82_9_fu_1100_p2     |        or|   0|  0|   8|           8|           4|
    |or_ln82_fu_721_p2        |        or|   0|  0|   8|           8|           1|
    |grp_fu_1248_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1258_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1268_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1277_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1286_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1295_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1304_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1313_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1322_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1331_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1340_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1349_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1358_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1367_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1376_p2           |    select|   0|  0|  16|           1|           1|
    |grp_fu_1385_p2           |    select|   0|  0|  16|           1|           1|
    |select_ln68_1_fu_515_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln68_fu_507_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 549|         308|         152|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |B_V_address0                          |  37|          9|    8|         72|
    |B_V_address1                          |  37|          9|    8|         72|
    |C_V_address0                          |  37|          9|    8|         72|
    |C_V_address1                          |  37|          9|    8|         72|
    |C_V_d0                                |  37|          9|   16|        144|
    |C_V_d1                                |  37|          9|   16|        144|
    |ap_NS_fsm                             |  37|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load             |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_row_load             |   9|          2|    5|         10|
    |col_fu_80                             |   9|          2|    5|         10|
    |indvar_flatten_fu_152                 |   9|          2|    9|         18|
    |row_fu_148                            |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 349|         83|  107|        669|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_V_load_reg_1587             |  16|   0|   16|          0|
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |cmp59_reg_1520                |   1|   0|    1|          0|
    |cmp59_reg_1520_pp0_iter1_reg  |   1|   0|    1|          0|
    |cmp72_reg_1573                |   1|   0|    1|          0|
    |cmp72_reg_1573_pp0_iter1_reg  |   1|   0|    1|          0|
    |col_fu_80                     |   5|   0|    5|          0|
    |empty_31_reg_1515             |   4|   0|    4|          0|
    |icmp_ln68_reg_1511            |   1|   0|    1|          0|
    |indvar_flatten_fu_152         |   9|   0|    9|          0|
    |row_fu_148                    |   5|   0|    5|          0|
    |temp_sum_V_0_1_fu_84          |  16|   0|   16|          0|
    |temp_sum_V_10_1_fu_124        |  16|   0|   16|          0|
    |temp_sum_V_11_1_fu_128        |  16|   0|   16|          0|
    |temp_sum_V_12_1_fu_132        |  16|   0|   16|          0|
    |temp_sum_V_13_1_fu_136        |  16|   0|   16|          0|
    |temp_sum_V_14_1_fu_140        |  16|   0|   16|          0|
    |temp_sum_V_15_1_fu_144        |  16|   0|   16|          0|
    |temp_sum_V_1_1_fu_88          |  16|   0|   16|          0|
    |temp_sum_V_2_1_fu_92          |  16|   0|   16|          0|
    |temp_sum_V_3_1_fu_96          |  16|   0|   16|          0|
    |temp_sum_V_4_1_fu_100         |  16|   0|   16|          0|
    |temp_sum_V_5_1_fu_104         |  16|   0|   16|          0|
    |temp_sum_V_6_1_fu_108         |  16|   0|   16|          0|
    |temp_sum_V_7_1_fu_112         |  16|   0|   16|          0|
    |temp_sum_V_8_1_fu_116         |  16|   0|   16|          0|
    |temp_sum_V_9_1_fu_120         |  16|   0|   16|          0|
    |tmp_19_reg_1545               |   4|   0|    8|          4|
    |tmp_5_reg_1637                |   4|   0|    8|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 319|   0|  327|          8|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_nopart1_nopart2|  return value|
|C_V_address0       |  out|    8|   ap_memory|                              C_V|         array|
|C_V_ce0            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_we0            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_d0             |  out|   16|   ap_memory|                              C_V|         array|
|C_V_address1       |  out|    8|   ap_memory|                              C_V|         array|
|C_V_ce1            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_we1            |  out|    1|   ap_memory|                              C_V|         array|
|C_V_d1             |  out|   16|   ap_memory|                              C_V|         array|
|A_V_address0       |  out|    8|   ap_memory|                              A_V|         array|
|A_V_ce0            |  out|    1|   ap_memory|                              A_V|         array|
|A_V_q0             |   in|   16|   ap_memory|                              A_V|         array|
|B_V_address0       |  out|    8|   ap_memory|                              B_V|         array|
|B_V_ce0            |  out|    1|   ap_memory|                              B_V|         array|
|B_V_q0             |   in|   16|   ap_memory|                              B_V|         array|
|B_V_address1       |  out|    8|   ap_memory|                              B_V|         array|
|B_V_ce1            |  out|    1|   ap_memory|                              B_V|         array|
|B_V_q1             |   in|   16|   ap_memory|                              B_V|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 15 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1 = alloca i32 1"   --->   Operation 16 'alloca' 'temp_sum_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1 = alloca i32 1"   --->   Operation 17 'alloca' 'temp_sum_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1 = alloca i32 1"   --->   Operation 18 'alloca' 'temp_sum_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1 = alloca i32 1"   --->   Operation 19 'alloca' 'temp_sum_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1 = alloca i32 1"   --->   Operation 20 'alloca' 'temp_sum_V_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1 = alloca i32 1"   --->   Operation 21 'alloca' 'temp_sum_V_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1 = alloca i32 1"   --->   Operation 22 'alloca' 'temp_sum_V_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1 = alloca i32 1"   --->   Operation 23 'alloca' 'temp_sum_V_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1 = alloca i32 1"   --->   Operation 24 'alloca' 'temp_sum_V_8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1 = alloca i32 1"   --->   Operation 25 'alloca' 'temp_sum_V_9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1 = alloca i32 1"   --->   Operation 26 'alloca' 'temp_sum_V_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1 = alloca i32 1"   --->   Operation 27 'alloca' 'temp_sum_V_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1 = alloca i32 1"   --->   Operation 28 'alloca' 'temp_sum_V_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1 = alloca i32 1"   --->   Operation 29 'alloca' 'temp_sum_V_13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1 = alloca i32 1"   --->   Operation 30 'alloca' 'temp_sum_V_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1 = alloca i32 1"   --->   Operation 31 'alloca' 'temp_sum_V_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 32 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %row"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %col"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.62ns)   --->   "%icmp_ln68 = icmp_eq  i9 %indvar_flatten_load, i9 256" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 40 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.36ns)   --->   "%add_ln68_1 = add i9 %indvar_flatten_load, i9 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 41 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 42 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%col_load = load i5 %col" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 43 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%row_load = load i5 %row" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 44 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.02ns)   --->   "%add_ln68 = add i5 %row_load, i5 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 45 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln72 = icmp_eq  i5 %col_load, i5 16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 46 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%select_ln68 = select i1 %icmp_ln72, i5 0, i5 %col_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 47 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns)   --->   "%select_ln68_1 = select i1 %icmp_ln72, i5 %add_ln68, i5 %row_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 48 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_31 = trunc i5 %select_ln68_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 49 'trunc' 'empty_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%cmp59 = icmp_eq  i5 %select_ln68, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 50 'icmp' 'cmp59' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %select_ln68" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 51 'trunc' 'empty_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_31, i4 %empty_32" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 52 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i8 %tmp_18" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 53 'zext' 'tmp_21_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_21_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 54 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0"   --->   Operation 55 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %tmp_19"   --->   Operation 56 'zext' 'zext_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232"   --->   Operation 57 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln232 = or i8 %tmp_19, i8 1"   --->   Operation 58 'or' 'or_ln232' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232"   --->   Operation 59 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_20"   --->   Operation 60 'getelementptr' 'B_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%cmp72 = icmp_eq  i5 %select_ln68, i5 15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 61 'icmp' 'cmp72' <Predicate = (!icmp_ln68)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [2/2] (2.77ns)   --->   "%A_V_load = load i8 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 62 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 63 [2/2] (2.77ns)   --->   "%B_V_load = load i8 %B_V_addr"   --->   Operation 63 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.1, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 64 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.77ns)   --->   "%B_V_load_1 = load i8 %B_V_addr_1"   --->   Operation 65 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.2, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 66 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.3, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 67 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.4, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 68 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.5, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 69 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.6, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 70 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.7, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 71 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.8, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 72 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.9, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 73 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.10, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 74 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.11, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 75 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.12, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 76 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.13, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 77 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.14, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 78 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %.split20.15, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 79 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp72, void %._crit_edge.15, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 80 'br' 'br_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.02ns)   --->   "%add_ln72 = add i5 %select_ln68, i5 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 81 'add' 'add_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln68 = store i9 %add_ln68_1, i9 %indvar_flatten" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 82 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 83 [1/1] (1.29ns)   --->   "%store_ln68 = store i5 %select_ln68_1, i5 %row" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 83 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.29>
ST_1 : Operation 84 [1/1] (1.29ns)   --->   "%store_ln72 = store i5 %add_ln72, i5 %col" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 84 'store' 'store_ln72' <Predicate = (!icmp_ln68)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln232_1 = or i8 %tmp_19, i8 2"   --->   Operation 85 'or' 'or_ln232_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_1"   --->   Operation 86 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_21"   --->   Operation 87 'getelementptr' 'B_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln232_2 = or i8 %tmp_19, i8 3"   --->   Operation 88 'or' 'or_ln232_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_2"   --->   Operation 89 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_22"   --->   Operation 90 'getelementptr' 'B_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (2.77ns)   --->   "%A_V_load = load i8 %A_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 91 'load' 'A_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (2.77ns)   --->   "%B_V_load = load i8 %B_V_addr"   --->   Operation 92 'load' 'B_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 93 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 93 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/2] (2.77ns)   --->   "%B_V_load_1 = load i8 %B_V_addr_1"   --->   Operation 94 'load' 'B_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 95 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 95 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [2/2] (2.77ns)   --->   "%B_V_load_2 = load i8 %B_V_addr_2"   --->   Operation 96 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 97 [2/2] (2.77ns)   --->   "%B_V_load_3 = load i8 %B_V_addr_3"   --->   Operation 97 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln232_3 = or i8 %tmp_19, i8 4"   --->   Operation 98 'or' 'or_ln232_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_3"   --->   Operation 99 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_23"   --->   Operation 100 'getelementptr' 'B_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln232_4 = or i8 %tmp_19, i8 5"   --->   Operation 101 'or' 'or_ln232_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_4"   --->   Operation 102 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_24"   --->   Operation 103 'getelementptr' 'B_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 104 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 104 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 105 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/2] (2.77ns)   --->   "%B_V_load_2 = load i8 %B_V_addr_2"   --->   Operation 106 'load' 'B_V_load_2' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 107 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 107 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (2.77ns)   --->   "%B_V_load_3 = load i8 %B_V_addr_3"   --->   Operation 108 'load' 'B_V_load_3' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 109 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 109 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [2/2] (2.77ns)   --->   "%B_V_load_4 = load i8 %B_V_addr_4"   --->   Operation 110 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 111 [2/2] (2.77ns)   --->   "%B_V_load_5 = load i8 %B_V_addr_5"   --->   Operation 111 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.75>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 112 'load' 'temp_sum_V_0_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln232_5 = or i8 %tmp_19, i8 6"   --->   Operation 113 'or' 'or_ln232_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_5"   --->   Operation 114 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_25"   --->   Operation 115 'getelementptr' 'B_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln232_6 = or i8 %tmp_19, i8 7"   --->   Operation 116 'or' 'or_ln232_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_6"   --->   Operation 117 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_26"   --->   Operation 118 'getelementptr' 'B_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.62ns)   --->   "%select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 119 'select' 'select_ln79' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_0)   --->   "%mul_ln885 = mul i16 %B_V_load, i16 %A_V_load"   --->   Operation 120 'mul' 'mul_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 121 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 122 'load' 'temp_sum_V_1_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.62ns)   --->   "%select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 123 'select' 'select_ln79_1' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_1)   --->   "%mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load"   --->   Operation 124 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 125 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 126 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 127 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/2] (2.77ns)   --->   "%B_V_load_4 = load i8 %B_V_addr_4"   --->   Operation 128 'load' 'B_V_load_4' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 129 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 129 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/2] (2.77ns)   --->   "%B_V_load_5 = load i8 %B_V_addr_5"   --->   Operation 130 'load' 'B_V_load_5' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 131 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 131 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [2/2] (2.77ns)   --->   "%B_V_load_6 = load i8 %B_V_addr_6"   --->   Operation 132 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 133 [2/2] (2.77ns)   --->   "%B_V_load_7 = load i8 %B_V_addr_7"   --->   Operation 133 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 371 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_31, i4 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 134 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i8 %tmp_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:68]   --->   Operation 135 'zext' 'tmp_5_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_5_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 136 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln82 = or i8 %tmp_5, i8 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 137 'or' 'or_ln82' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 138 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 139 'getelementptr' 'C_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln232_7 = or i8 %tmp_19, i8 8"   --->   Operation 140 'or' 'or_ln232_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_7"   --->   Operation 141 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_27"   --->   Operation 142 'getelementptr' 'B_V_addr_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln232_8 = or i8 %tmp_19, i8 9"   --->   Operation 143 'or' 'or_ln232_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_8"   --->   Operation 144 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_28"   --->   Operation 145 'getelementptr' 'B_V_addr_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79"   --->   Operation 146 'add' 'temp_sum_V_0' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_0, i8 %C_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 147 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 148 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 149 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1"   --->   Operation 149 'add' 'temp_sum_V_1' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_1, i8 %C_V_addr_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 150 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 151 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 152 'load' 'temp_sum_V_2_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.62ns)   --->   "%select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 153 'select' 'select_ln79_2' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_2)   --->   "%mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load"   --->   Operation 154 'mul' 'mul_ln885_2' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 155 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 156 'load' 'temp_sum_V_3_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.62ns)   --->   "%select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 157 'select' 'select_ln79_3' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_3)   --->   "%mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load"   --->   Operation 158 'mul' 'mul_ln885_3' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 159 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 160 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 161 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (2.77ns)   --->   "%B_V_load_6 = load i8 %B_V_addr_6"   --->   Operation 162 'load' 'B_V_load_6' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 163 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 163 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/2] (2.77ns)   --->   "%B_V_load_7 = load i8 %B_V_addr_7"   --->   Operation 164 'load' 'B_V_load_7' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 165 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 165 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [2/2] (2.77ns)   --->   "%B_V_load_8 = load i8 %B_V_addr_8"   --->   Operation 166 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 167 [2/2] (2.77ns)   --->   "%B_V_load_9 = load i8 %B_V_addr_9"   --->   Operation 167 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1"   --->   Operation 168 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1"   --->   Operation 169 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.53>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln82_1 = or i8 %tmp_5, i8 2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 170 'or' 'or_ln82_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 171 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 172 'getelementptr' 'C_V_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln82_2 = or i8 %tmp_5, i8 3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 173 'or' 'or_ln82_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 174 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 175 'getelementptr' 'C_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln232_9 = or i8 %tmp_19, i8 10"   --->   Operation 176 'or' 'or_ln232_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_9"   --->   Operation 177 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_29"   --->   Operation 178 'getelementptr' 'B_V_addr_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln232_10 = or i8 %tmp_19, i8 11"   --->   Operation 179 'or' 'or_ln232_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_10"   --->   Operation 180 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_30"   --->   Operation 181 'getelementptr' 'B_V_addr_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 182 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2"   --->   Operation 182 'add' 'temp_sum_V_2' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 183 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_2, i8 %C_V_addr_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 183 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 184 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 185 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3"   --->   Operation 185 'add' 'temp_sum_V_3' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_3, i8 %C_V_addr_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 186 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 187 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 188 'load' 'temp_sum_V_4_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.62ns)   --->   "%select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 189 'select' 'select_ln79_4' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_4)   --->   "%mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load"   --->   Operation 190 'mul' 'mul_ln885_4' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 191 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 192 'load' 'temp_sum_V_5_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.62ns)   --->   "%select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 193 'select' 'select_ln79_5' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_5)   --->   "%mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load"   --->   Operation 194 'mul' 'mul_ln885_5' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 195 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 196 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 197 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/2] (2.77ns)   --->   "%B_V_load_8 = load i8 %B_V_addr_8"   --->   Operation 198 'load' 'B_V_load_8' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 199 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 199 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/2] (2.77ns)   --->   "%B_V_load_9 = load i8 %B_V_addr_9"   --->   Operation 200 'load' 'B_V_load_9' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 201 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 201 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [2/2] (2.77ns)   --->   "%B_V_load_10 = load i8 %B_V_addr_10"   --->   Operation 202 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 203 [2/2] (2.77ns)   --->   "%B_V_load_11 = load i8 %B_V_addr_11"   --->   Operation 203 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1"   --->   Operation 204 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1"   --->   Operation 205 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.53>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln82_3 = or i8 %tmp_5, i8 4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 206 'or' 'or_ln82_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 207 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 208 'getelementptr' 'C_V_addr_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln82_4 = or i8 %tmp_5, i8 5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 209 'or' 'or_ln82_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 210 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_s" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 211 'getelementptr' 'C_V_addr_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln232_11 = or i8 %tmp_19, i8 12"   --->   Operation 212 'or' 'or_ln232_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_11"   --->   Operation 213 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_31"   --->   Operation 214 'getelementptr' 'B_V_addr_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln232_12 = or i8 %tmp_19, i8 13"   --->   Operation 215 'or' 'or_ln232_12' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_12"   --->   Operation 216 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_32"   --->   Operation 217 'getelementptr' 'B_V_addr_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 218 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4"   --->   Operation 218 'add' 'temp_sum_V_4' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_4, i8 %C_V_addr_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 219 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 220 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5"   --->   Operation 221 'add' 'temp_sum_V_5' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_5, i8 %C_V_addr_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 222 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 223 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 224 'load' 'temp_sum_V_6_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.62ns)   --->   "%select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 225 'select' 'select_ln79_6' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_6)   --->   "%mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load"   --->   Operation 226 'mul' 'mul_ln885_6' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 227 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 228 'load' 'temp_sum_V_7_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.62ns)   --->   "%select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 229 'select' 'select_ln79_7' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_7)   --->   "%mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load"   --->   Operation 230 'mul' 'mul_ln885_7' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 231 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 231 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 232 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 233 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/2] (2.77ns)   --->   "%B_V_load_10 = load i8 %B_V_addr_10"   --->   Operation 234 'load' 'B_V_load_10' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 235 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 235 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/2] (2.77ns)   --->   "%B_V_load_11 = load i8 %B_V_addr_11"   --->   Operation 236 'load' 'B_V_load_11' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 237 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 237 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [2/2] (2.77ns)   --->   "%B_V_load_12 = load i8 %B_V_addr_12"   --->   Operation 238 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 239 [2/2] (2.77ns)   --->   "%B_V_load_13 = load i8 %B_V_addr_13"   --->   Operation 239 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1"   --->   Operation 240 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1"   --->   Operation 241 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.53>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln82_5 = or i8 %tmp_5, i8 6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 242 'or' 'or_ln82_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_5" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 243 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 244 'getelementptr' 'C_V_addr_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln82_6 = or i8 %tmp_5, i8 7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 245 'or' 'or_ln82_6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 246 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_4" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 247 'getelementptr' 'C_V_addr_7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln232_13 = or i8 %tmp_19, i8 14"   --->   Operation 248 'or' 'or_ln232_13' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_13"   --->   Operation 249 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_33"   --->   Operation 250 'getelementptr' 'B_V_addr_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln232_14 = or i8 %tmp_19, i8 15"   --->   Operation 251 'or' 'or_ln232_14' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln232_14"   --->   Operation 252 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_34"   --->   Operation 253 'getelementptr' 'B_V_addr_15' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 254 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6"   --->   Operation 254 'add' 'temp_sum_V_6' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_6, i8 %C_V_addr_6" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 255 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 256 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 257 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7"   --->   Operation 257 'add' 'temp_sum_V_7' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 258 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_7, i8 %C_V_addr_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 258 'store' 'store_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 259 'br' 'br_ln82' <Predicate = (!icmp_ln68 & cmp72)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 260 'load' 'temp_sum_V_8_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.62ns)   --->   "%select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 261 'select' 'select_ln79_8' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_8)   --->   "%mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load"   --->   Operation 262 'mul' 'mul_ln885_8' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 263 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 263 'add' 'temp_sum_V_8' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 264 'load' 'temp_sum_V_9_1_load' <Predicate = (!icmp_ln68 & !cmp59)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.62ns)   --->   "%select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 265 'select' 'select_ln79_9' <Predicate = (!icmp_ln68)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_9)   --->   "%mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load"   --->   Operation 266 'mul' 'mul_ln885_9' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 267 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 267 'add' 'temp_sum_V_9' <Predicate = (!icmp_ln68)> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 268 'mul' 'mul_ln885_10' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 269 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 269 'mul' 'mul_ln885_11' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 270 [1/2] (2.77ns)   --->   "%B_V_load_12 = load i8 %B_V_addr_12"   --->   Operation 270 'load' 'B_V_load_12' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 271 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 271 'mul' 'mul_ln885_12' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 272 [1/2] (2.77ns)   --->   "%B_V_load_13 = load i8 %B_V_addr_13"   --->   Operation 272 'load' 'B_V_load_13' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 273 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 273 'mul' 'mul_ln885_13' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 274 [2/2] (2.77ns)   --->   "%B_V_load_14 = load i8 %B_V_addr_14"   --->   Operation 274 'load' 'B_V_load_14' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 275 [2/2] (2.77ns)   --->   "%B_V_load_15 = load i8 %B_V_addr_15"   --->   Operation 275 'load' 'B_V_load_15' <Predicate = (!icmp_ln68)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1"   --->   Operation 276 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1"   --->   Operation 277 'store' 'store_ln885' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.53>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln82_7 = or i8 %tmp_5, i8 8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 278 'or' 'or_ln82_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_7" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 279 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 280 'getelementptr' 'C_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln82_8 = or i8 %tmp_5, i8 9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 281 'or' 'or_ln82_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 282 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 283 'getelementptr' 'C_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8"   --->   Operation 284 'add' 'temp_sum_V_8' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 285 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_8, i8 %C_V_addr_8" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 285 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 286 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_9 : Operation 287 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9"   --->   Operation 287 'add' 'temp_sum_V_9' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 288 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_9, i8 %C_V_addr_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 288 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 289 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 290 'load' 'temp_sum_V_10_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.62ns)   --->   "%select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 291 'select' 'select_ln79_10' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_10)   --->   "%mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load"   --->   Operation 292 'mul' 'mul_ln885_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 293 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 293 'add' 'temp_sum_V_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 294 'load' 'temp_sum_V_11_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.62ns)   --->   "%select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 295 'select' 'select_ln79_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_11)   --->   "%mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load"   --->   Operation 296 'mul' 'mul_ln885_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 297 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 297 'add' 'temp_sum_V_11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 298 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 298 'mul' 'mul_ln885_12' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 299 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 299 'mul' 'mul_ln885_13' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 300 [1/2] (2.77ns)   --->   "%B_V_load_14 = load i8 %B_V_addr_14"   --->   Operation 300 'load' 'B_V_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 301 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 301 'mul' 'mul_ln885_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 302 [1/2] (2.77ns)   --->   "%B_V_load_15 = load i8 %B_V_addr_15"   --->   Operation 302 'load' 'B_V_load_15' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 303 [3/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 303 'mul' 'mul_ln885_15' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1"   --->   Operation 304 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1"   --->   Operation 305 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.53>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln82_9 = or i8 %tmp_5, i8 10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 306 'or' 'or_ln82_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_9" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 307 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 308 'getelementptr' 'C_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln82_10 = or i8 %tmp_5, i8 11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 309 'or' 'or_ln82_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 310 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 311 'getelementptr' 'C_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10"   --->   Operation 312 'add' 'temp_sum_V_10' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 313 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_10, i8 %C_V_addr_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 313 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 314 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_10 : Operation 315 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11"   --->   Operation 315 'add' 'temp_sum_V_11' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 316 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_11, i8 %C_V_addr_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 316 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 317 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 318 'load' 'temp_sum_V_12_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.62ns)   --->   "%select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 319 'select' 'select_ln79_12' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_12)   --->   "%mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load"   --->   Operation 320 'mul' 'mul_ln885_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 321 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 321 'add' 'temp_sum_V_12' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 322 'load' 'temp_sum_V_13_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.62ns)   --->   "%select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 323 'select' 'select_ln79_13' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 324 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_13)   --->   "%mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load"   --->   Operation 324 'mul' 'mul_ln885_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 325 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 325 'add' 'temp_sum_V_13' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 326 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 326 'mul' 'mul_ln885_14' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 327 [2/3] (0.98ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 327 'mul' 'mul_ln885_15' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1"   --->   Operation 328 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1"   --->   Operation 329 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.53>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln82_11 = or i8 %tmp_5, i8 12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 330 'or' 'or_ln82_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 331 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 332 'getelementptr' 'C_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln82_12 = or i8 %tmp_5, i8 13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 333 'or' 'or_ln82_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 334 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 335 'getelementptr' 'C_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12"   --->   Operation 336 'add' 'temp_sum_V_12' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 337 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_12, i8 %C_V_addr_12" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 337 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 338 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_11 : Operation 339 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13"   --->   Operation 339 'add' 'temp_sum_V_13' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 340 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_13, i8 %C_V_addr_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 340 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 341 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 342 'load' 'temp_sum_V_14_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.62ns)   --->   "%select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 343 'select' 'select_ln79_14' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 344 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_14)   --->   "%mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load"   --->   Operation 344 'mul' 'mul_ln885_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 345 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 345 'add' 'temp_sum_V_14' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 346 'load' 'temp_sum_V_15_1_load' <Predicate = (!cmp59)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.62ns)   --->   "%select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:79]   --->   Operation 347 'select' 'select_ln79_15' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 348 [1/3] (0.00ns) (grouped into DSP with root node temp_sum_V_15)   --->   "%mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load"   --->   Operation 348 'mul' 'mul_ln885_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 349 [2/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 349 'add' 'temp_sum_V_15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1"   --->   Operation 350 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1"   --->   Operation 351 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str"   --->   Operation 352 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 353 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%or_ln82_13 = or i8 %tmp_5, i8 14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 354 'or' 'or_ln82_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_13" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 355 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 356 'getelementptr' 'C_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln82_14 = or i8 %tmp_5, i8 15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 357 'or' 'or_ln82_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 0, i8 %or_ln82_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 358 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 359 'getelementptr' 'C_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 360 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:72]   --->   Operation 361 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14"   --->   Operation 362 'add' 'temp_sum_V_14' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 363 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_14, i8 %C_V_addr_14" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 363 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split20.15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 364 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_12 : Operation 365 [1/2] (1.76ns) (root node of the DSP)   --->   "%temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15"   --->   Operation 365 'add' 'temp_sum_V_15' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 366 [1/1] (2.77ns)   --->   "%store_ln82 = store i16 %temp_sum_V_15, i8 %C_V_addr_15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 366 'store' 'store_ln82' <Predicate = (cmp72)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln82 = br void %._crit_edge.15" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:82]   --->   Operation 367 'br' 'br_ln82' <Predicate = (cmp72)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1"   --->   Operation 368 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1"   --->   Operation 369 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 370 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                  (alloca           ) [ 0100000000000]
temp_sum_V_0_1       (alloca           ) [ 0011110000000]
temp_sum_V_1_1       (alloca           ) [ 0011110000000]
temp_sum_V_2_1       (alloca           ) [ 0011111000000]
temp_sum_V_3_1       (alloca           ) [ 0011111000000]
temp_sum_V_4_1       (alloca           ) [ 0011111100000]
temp_sum_V_5_1       (alloca           ) [ 0011111100000]
temp_sum_V_6_1       (alloca           ) [ 0011111110000]
temp_sum_V_7_1       (alloca           ) [ 0011111110000]
temp_sum_V_8_1       (alloca           ) [ 0111111111000]
temp_sum_V_9_1       (alloca           ) [ 0111111111000]
temp_sum_V_10_1      (alloca           ) [ 0111111111100]
temp_sum_V_11_1      (alloca           ) [ 0111111111100]
temp_sum_V_12_1      (alloca           ) [ 0111111111110]
temp_sum_V_13_1      (alloca           ) [ 0111111111110]
temp_sum_V_14_1      (alloca           ) [ 0111111111111]
temp_sum_V_15_1      (alloca           ) [ 0111111111111]
row                  (alloca           ) [ 0100000000000]
indvar_flatten       (alloca           ) [ 0100000000000]
store_ln0            (store            ) [ 0000000000000]
store_ln0            (store            ) [ 0000000000000]
store_ln0            (store            ) [ 0000000000000]
br_ln0               (br               ) [ 0000000000000]
indvar_flatten_load  (load             ) [ 0000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000]
icmp_ln68            (icmp             ) [ 0111111110000]
add_ln68_1           (add              ) [ 0000000000000]
br_ln68              (br               ) [ 0000000000000]
col_load             (load             ) [ 0000000000000]
row_load             (load             ) [ 0000000000000]
add_ln68             (add              ) [ 0000000000000]
icmp_ln72            (icmp             ) [ 0000000000000]
select_ln68          (select           ) [ 0000000000000]
select_ln68_1        (select           ) [ 0000000000000]
empty_31             (trunc            ) [ 0011110000000]
cmp59                (icmp             ) [ 0111111111110]
empty_32             (trunc            ) [ 0000000000000]
tmp_18               (bitconcatenate   ) [ 0000000000000]
tmp_21_cast          (zext             ) [ 0000000000000]
A_V_addr             (getelementptr    ) [ 0010000000000]
tmp_19               (bitconcatenate   ) [ 0011111110000]
zext_ln232           (zext             ) [ 0000000000000]
B_V_addr             (getelementptr    ) [ 0010000000000]
or_ln232             (or               ) [ 0000000000000]
tmp_20               (bitconcatenate   ) [ 0000000000000]
B_V_addr_1           (getelementptr    ) [ 0010000000000]
cmp72                (icmp             ) [ 0111111111111]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
add_ln72             (add              ) [ 0000000000000]
store_ln68           (store            ) [ 0000000000000]
store_ln68           (store            ) [ 0000000000000]
store_ln72           (store            ) [ 0000000000000]
or_ln232_1           (or               ) [ 0000000000000]
tmp_21               (bitconcatenate   ) [ 0000000000000]
B_V_addr_2           (getelementptr    ) [ 0001000000000]
or_ln232_2           (or               ) [ 0000000000000]
tmp_22               (bitconcatenate   ) [ 0000000000000]
B_V_addr_3           (getelementptr    ) [ 0001000000000]
A_V_load             (load             ) [ 0111111111110]
B_V_load             (load             ) [ 0001100000000]
B_V_load_1           (load             ) [ 0001100000000]
or_ln232_3           (or               ) [ 0000000000000]
tmp_23               (bitconcatenate   ) [ 0000000000000]
B_V_addr_4           (getelementptr    ) [ 0000100000000]
or_ln232_4           (or               ) [ 0000000000000]
tmp_24               (bitconcatenate   ) [ 0000000000000]
B_V_addr_5           (getelementptr    ) [ 0000100000000]
B_V_load_2           (load             ) [ 0000110000000]
B_V_load_3           (load             ) [ 0000110000000]
temp_sum_V_0_1_load  (load             ) [ 0000000000000]
or_ln232_5           (or               ) [ 0000000000000]
tmp_25               (bitconcatenate   ) [ 0000000000000]
B_V_addr_6           (getelementptr    ) [ 0000010000000]
or_ln232_6           (or               ) [ 0000000000000]
tmp_26               (bitconcatenate   ) [ 0000000000000]
B_V_addr_7           (getelementptr    ) [ 0000010000000]
select_ln79          (select           ) [ 0000010000000]
mul_ln885            (mul              ) [ 0000010000000]
temp_sum_V_1_1_load  (load             ) [ 0000000000000]
select_ln79_1        (select           ) [ 0000010000000]
mul_ln885_1          (mul              ) [ 0000010000000]
B_V_load_4           (load             ) [ 0000011000000]
B_V_load_5           (load             ) [ 0000011000000]
tmp_5                (bitconcatenate   ) [ 0111101111111]
tmp_5_cast           (zext             ) [ 0000000000000]
C_V_addr             (getelementptr    ) [ 0000000000000]
or_ln82              (or               ) [ 0000000000000]
tmp_6                (bitconcatenate   ) [ 0000000000000]
C_V_addr_1           (getelementptr    ) [ 0000000000000]
or_ln232_7           (or               ) [ 0000000000000]
tmp_27               (bitconcatenate   ) [ 0000000000000]
B_V_addr_8           (getelementptr    ) [ 0000001000000]
or_ln232_8           (or               ) [ 0000000000000]
tmp_28               (bitconcatenate   ) [ 0000000000000]
B_V_addr_9           (getelementptr    ) [ 0000001000000]
temp_sum_V_0         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_1         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_2_1_load  (load             ) [ 0000000000000]
select_ln79_2        (select           ) [ 0000001000000]
mul_ln885_2          (mul              ) [ 0000001000000]
temp_sum_V_3_1_load  (load             ) [ 0000000000000]
select_ln79_3        (select           ) [ 0000001000000]
mul_ln885_3          (mul              ) [ 0000001000000]
B_V_load_6           (load             ) [ 0000001100000]
B_V_load_7           (load             ) [ 0000001100000]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
or_ln82_1            (or               ) [ 0000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000]
C_V_addr_2           (getelementptr    ) [ 0000000000000]
or_ln82_2            (or               ) [ 0000000000000]
tmp_8                (bitconcatenate   ) [ 0000000000000]
C_V_addr_3           (getelementptr    ) [ 0000000000000]
or_ln232_9           (or               ) [ 0000000000000]
tmp_29               (bitconcatenate   ) [ 0000000000000]
B_V_addr_10          (getelementptr    ) [ 0000000100000]
or_ln232_10          (or               ) [ 0000000000000]
tmp_30               (bitconcatenate   ) [ 0000000000000]
B_V_addr_11          (getelementptr    ) [ 0000000100000]
temp_sum_V_2         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_3         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_4_1_load  (load             ) [ 0000000000000]
select_ln79_4        (select           ) [ 0000000100000]
mul_ln885_4          (mul              ) [ 0000000100000]
temp_sum_V_5_1_load  (load             ) [ 0000000000000]
select_ln79_5        (select           ) [ 0000000100000]
mul_ln885_5          (mul              ) [ 0000000100000]
B_V_load_8           (load             ) [ 0000000110000]
B_V_load_9           (load             ) [ 0000000110000]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
or_ln82_3            (or               ) [ 0000000000000]
tmp_9                (bitconcatenate   ) [ 0000000000000]
C_V_addr_4           (getelementptr    ) [ 0000000000000]
or_ln82_4            (or               ) [ 0000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000]
C_V_addr_5           (getelementptr    ) [ 0000000000000]
or_ln232_11          (or               ) [ 0000000000000]
tmp_31               (bitconcatenate   ) [ 0000000000000]
B_V_addr_12          (getelementptr    ) [ 0000000010000]
or_ln232_12          (or               ) [ 0000000000000]
tmp_32               (bitconcatenate   ) [ 0000000000000]
B_V_addr_13          (getelementptr    ) [ 0000000010000]
temp_sum_V_4         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_5         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_6_1_load  (load             ) [ 0000000000000]
select_ln79_6        (select           ) [ 0000000010000]
mul_ln885_6          (mul              ) [ 0000000010000]
temp_sum_V_7_1_load  (load             ) [ 0000000000000]
select_ln79_7        (select           ) [ 0000000010000]
mul_ln885_7          (mul              ) [ 0000000010000]
B_V_load_10          (load             ) [ 0100000011000]
B_V_load_11          (load             ) [ 0100000011000]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
or_ln82_5            (or               ) [ 0000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000]
C_V_addr_6           (getelementptr    ) [ 0000000000000]
or_ln82_6            (or               ) [ 0000000000000]
tmp_4                (bitconcatenate   ) [ 0000000000000]
C_V_addr_7           (getelementptr    ) [ 0000000000000]
or_ln232_13          (or               ) [ 0000000000000]
tmp_33               (bitconcatenate   ) [ 0000000000000]
B_V_addr_14          (getelementptr    ) [ 0100000001000]
or_ln232_14          (or               ) [ 0000000000000]
tmp_34               (bitconcatenate   ) [ 0000000000000]
B_V_addr_15          (getelementptr    ) [ 0100000001000]
temp_sum_V_6         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_7         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_8_1_load  (load             ) [ 0000000000000]
select_ln79_8        (select           ) [ 0100000001000]
mul_ln885_8          (mul              ) [ 0100000001000]
temp_sum_V_9_1_load  (load             ) [ 0000000000000]
select_ln79_9        (select           ) [ 0100000001000]
mul_ln885_9          (mul              ) [ 0100000001000]
B_V_load_12          (load             ) [ 0110000001100]
B_V_load_13          (load             ) [ 0110000001100]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
or_ln82_7            (or               ) [ 0000000000000]
tmp_10               (bitconcatenate   ) [ 0000000000000]
C_V_addr_8           (getelementptr    ) [ 0000000000000]
or_ln82_8            (or               ) [ 0000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000]
C_V_addr_9           (getelementptr    ) [ 0000000000000]
temp_sum_V_8         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_9         (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_10_1_load (load             ) [ 0000000000000]
select_ln79_10       (select           ) [ 0010000000100]
mul_ln885_10         (mul              ) [ 0010000000100]
temp_sum_V_11_1_load (load             ) [ 0000000000000]
select_ln79_11       (select           ) [ 0010000000100]
mul_ln885_11         (mul              ) [ 0010000000100]
B_V_load_14          (load             ) [ 0011000000110]
B_V_load_15          (load             ) [ 0011000000110]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
or_ln82_9            (or               ) [ 0000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000]
C_V_addr_10          (getelementptr    ) [ 0000000000000]
or_ln82_10           (or               ) [ 0000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000]
C_V_addr_11          (getelementptr    ) [ 0000000000000]
temp_sum_V_10        (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_11        (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_12_1_load (load             ) [ 0000000000000]
select_ln79_12       (select           ) [ 0001000000010]
mul_ln885_12         (mul              ) [ 0001000000010]
temp_sum_V_13_1_load (load             ) [ 0000000000000]
select_ln79_13       (select           ) [ 0001000000010]
mul_ln885_13         (mul              ) [ 0001000000010]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
or_ln82_11           (or               ) [ 0000000000000]
tmp_14               (bitconcatenate   ) [ 0000000000000]
C_V_addr_12          (getelementptr    ) [ 0000000000000]
or_ln82_12           (or               ) [ 0000000000000]
tmp_15               (bitconcatenate   ) [ 0000000000000]
C_V_addr_13          (getelementptr    ) [ 0000000000000]
temp_sum_V_12        (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_13        (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_14_1_load (load             ) [ 0000000000000]
select_ln79_14       (select           ) [ 0000100000001]
mul_ln885_14         (mul              ) [ 0000100000001]
temp_sum_V_15_1_load (load             ) [ 0000000000000]
select_ln79_15       (select           ) [ 0000100000001]
mul_ln885_15         (mul              ) [ 0000100000001]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000]
empty                (speclooptripcount) [ 0000000000000]
or_ln82_13           (or               ) [ 0000000000000]
tmp_16               (bitconcatenate   ) [ 0000000000000]
C_V_addr_14          (getelementptr    ) [ 0000000000000]
or_ln82_14           (or               ) [ 0000000000000]
tmp_17               (bitconcatenate   ) [ 0000000000000]
C_V_addr_15          (getelementptr    ) [ 0000000000000]
specpipeline_ln0     (specpipeline     ) [ 0000000000000]
specloopname_ln72    (specloopname     ) [ 0000000000000]
temp_sum_V_14        (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
temp_sum_V_15        (add              ) [ 0000000000000]
store_ln82           (store            ) [ 0000000000000]
br_ln82              (br               ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
store_ln885          (store            ) [ 0000000000000]
br_ln0               (br               ) [ 0000000000000]
ret_ln0              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nopart1_nopart2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="col_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="temp_sum_V_0_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_0_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="temp_sum_V_1_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_1_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="temp_sum_V_2_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_2_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="temp_sum_V_3_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_3_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="temp_sum_V_4_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_4_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="temp_sum_V_5_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_5_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="temp_sum_V_6_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_6_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_sum_V_7_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_7_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="temp_sum_V_8_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_8_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="temp_sum_V_9_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_9_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp_sum_V_10_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_10_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_sum_V_11_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_11_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="temp_sum_V_12_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_12_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_sum_V_13_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_13_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="temp_sum_V_14_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_14_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="temp_sum_V_15_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum_V_15_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="B_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="B_V_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="0"/>
<pin id="191" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_V_load/1 B_V_load_1/1 B_V_load_2/2 B_V_load_3/2 B_V_load_4/3 B_V_load_5/3 B_V_load_6/4 B_V_load_7/4 B_V_load_8/5 B_V_load_9/5 B_V_load_10/6 B_V_load_11/6 B_V_load_12/7 B_V_load_13/7 B_V_load_14/8 B_V_load_15/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_V_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="B_V_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_V_addr_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_4/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="B_V_addr_5_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="B_V_addr_6_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_6/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="B_V_addr_7_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_7/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="C_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="C_V_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_1/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="B_V_addr_8_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_8/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="B_V_addr_9_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_9/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="275" dir="0" index="4" bw="8" slack="0"/>
<pin id="276" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="278" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/5 store_ln82/5 store_ln82/6 store_ln82/6 store_ln82/7 store_ln82/7 store_ln82/8 store_ln82/8 store_ln82/9 store_ln82/9 store_ln82/10 store_ln82/10 store_ln82/11 store_ln82/11 store_ln82/12 store_ln82/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="C_V_addr_2_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_2/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="C_V_addr_3_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_3/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="B_V_addr_10_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_10/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="B_V_addr_11_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_11/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="C_V_addr_4_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_4/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="C_V_addr_5_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_5/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="B_V_addr_12_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_12/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="B_V_addr_13_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_13/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="C_V_addr_6_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_6/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="C_V_addr_7_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_7/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="B_V_addr_14_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_14/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="B_V_addr_15_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr_15/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="C_V_addr_8_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_8/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="C_V_addr_9_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_9/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="C_V_addr_10_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_10/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="C_V_addr_11_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_11/10 "/>
</bind>
</comp>

<comp id="411" class="1004" name="C_V_addr_12_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_12/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="C_V_addr_13_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_13/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="C_V_addr_14_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_14/12 "/>
</bind>
</comp>

<comp id="434" class="1004" name="C_V_addr_15_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr_15/12 "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="B_V_load B_V_load_4 B_V_load_8 B_V_load_12 "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="1"/>
<pin id="449" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="B_V_load_1 B_V_load_5 B_V_load_9 B_V_load_13 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="B_V_load_2 B_V_load_6 B_V_load_10 B_V_load_14 "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="B_V_load_3 B_V_load_7 B_V_load_11 B_V_load_15 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln0_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln0_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln0_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="indvar_flatten_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln68_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln68_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="col_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="row_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln68_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln72_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="5" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln68_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln68_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="empty_31_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="cmp59_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp59/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="empty_32_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_18_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_21_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_19_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln232_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln232_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_20_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="cmp72_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp72/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln72_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln68_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="0" index="1" bw="9" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln68_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln72_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln232_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_1/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_21_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="8" slack="0"/>
<pin id="614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln232_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_22_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln232_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="2"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_3/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_23_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln232_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="2"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_4/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_24_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="temp_sum_V_0_1_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="3"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_0_1_load/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln232_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="3"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_5/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_25_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln232_6_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="3"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_6/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_26_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="0" index="2" bw="8" slack="0"/>
<pin id="687" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln79_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="3"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="0" index="2" bw="16" slack="0"/>
<pin id="696" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="temp_sum_V_1_1_load_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="3"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_1_1_load/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln79_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="3"/>
<pin id="704" dir="0" index="1" bw="16" slack="0"/>
<pin id="705" dir="0" index="2" bw="16" slack="0"/>
<pin id="706" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_5_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="4"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_5_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="or_ln82_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_6_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="8" slack="0"/>
<pin id="731" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="or_ln232_7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="4"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_7/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_27_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln232_8_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="4"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_8/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_28_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="0" index="2" bw="8" slack="0"/>
<pin id="759" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="temp_sum_V_2_1_load_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="4"/>
<pin id="766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_2_1_load/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="select_ln79_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="4"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="0" index="2" bw="16" slack="0"/>
<pin id="771" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="temp_sum_V_3_1_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="4"/>
<pin id="776" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_3_1_load/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln79_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="4"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="0" index="2" bw="16" slack="0"/>
<pin id="781" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="store_ln885_store_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="16" slack="4"/>
<pin id="787" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln885_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="4"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="or_ln82_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_1/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_7_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="8" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="or_ln82_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_2/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="8" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="or_ln232_9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="5"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_9/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_29_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="0"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="or_ln232_10_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="5"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_10/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_30_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="0" index="2" bw="8" slack="0"/>
<pin id="843" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="temp_sum_V_4_1_load_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="5"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_4_1_load/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln79_4_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="5"/>
<pin id="853" dir="0" index="1" bw="16" slack="0"/>
<pin id="854" dir="0" index="2" bw="16" slack="0"/>
<pin id="855" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_4/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="temp_sum_V_5_1_load_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="5"/>
<pin id="860" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_5_1_load/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="select_ln79_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="5"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="0" index="2" bw="16" slack="0"/>
<pin id="865" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_5/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln885_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="5"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="store_ln885_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="0" index="1" bw="16" slack="5"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="or_ln82_3_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="2"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_3/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_9_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="0" index="2" bw="8" slack="0"/>
<pin id="885" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="or_ln82_4_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="2"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_4/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_s_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="8" slack="0"/>
<pin id="899" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="or_ln232_11_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="6"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_11/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_31_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="or_ln232_12_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="6"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_12/7 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_32_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="8" slack="0"/>
<pin id="927" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="temp_sum_V_6_1_load_load_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="6"/>
<pin id="934" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_6_1_load/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="select_ln79_6_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="6"/>
<pin id="937" dir="0" index="1" bw="16" slack="0"/>
<pin id="938" dir="0" index="2" bw="16" slack="0"/>
<pin id="939" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_6/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="temp_sum_V_7_1_load_load_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="6"/>
<pin id="944" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_7_1_load/7 "/>
</bind>
</comp>

<comp id="945" class="1004" name="select_ln79_7_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="6"/>
<pin id="947" dir="0" index="1" bw="16" slack="0"/>
<pin id="948" dir="0" index="2" bw="16" slack="0"/>
<pin id="949" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_7/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="store_ln885_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="16" slack="6"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/7 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln885_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="0"/>
<pin id="958" dir="0" index="1" bw="16" slack="6"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="or_ln82_5_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="3"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_5/8 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_3_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="0" index="2" bw="8" slack="0"/>
<pin id="969" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="974" class="1004" name="or_ln82_6_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="3"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_6/8 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_4_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="0" index="2" bw="8" slack="0"/>
<pin id="983" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="988" class="1004" name="or_ln232_13_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="7"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_13/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_33_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="0" index="2" bw="8" slack="0"/>
<pin id="997" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/8 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="or_ln232_14_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="7"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln232_14/8 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_34_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="0" index="2" bw="8" slack="0"/>
<pin id="1011" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="temp_sum_V_8_1_load_load_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="7"/>
<pin id="1018" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_8_1_load/8 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="select_ln79_8_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="7"/>
<pin id="1021" dir="0" index="1" bw="16" slack="0"/>
<pin id="1022" dir="0" index="2" bw="16" slack="0"/>
<pin id="1023" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_8/8 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="temp_sum_V_9_1_load_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="7"/>
<pin id="1028" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_9_1_load/8 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln79_9_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="7"/>
<pin id="1031" dir="0" index="1" bw="16" slack="0"/>
<pin id="1032" dir="0" index="2" bw="16" slack="0"/>
<pin id="1033" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_9/8 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="store_ln885_store_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="0" index="1" bw="16" slack="7"/>
<pin id="1039" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/8 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="store_ln885_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="0"/>
<pin id="1042" dir="0" index="1" bw="16" slack="7"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/8 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="or_ln82_7_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="4"/>
<pin id="1046" dir="0" index="1" bw="8" slack="0"/>
<pin id="1047" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_7/9 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_10_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="0" index="2" bw="8" slack="0"/>
<pin id="1053" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="or_ln82_8_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="4"/>
<pin id="1060" dir="0" index="1" bw="8" slack="0"/>
<pin id="1061" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_8/9 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_11_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="0" index="2" bw="8" slack="0"/>
<pin id="1067" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="temp_sum_V_10_1_load_load_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="8"/>
<pin id="1074" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_10_1_load/9 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="select_ln79_10_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="8"/>
<pin id="1077" dir="0" index="1" bw="16" slack="0"/>
<pin id="1078" dir="0" index="2" bw="16" slack="0"/>
<pin id="1079" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_10/9 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="temp_sum_V_11_1_load_load_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="8"/>
<pin id="1084" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_11_1_load/9 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln79_11_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="8"/>
<pin id="1087" dir="0" index="1" bw="16" slack="0"/>
<pin id="1088" dir="0" index="2" bw="16" slack="0"/>
<pin id="1089" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_11/9 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="store_ln885_store_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="0"/>
<pin id="1094" dir="0" index="1" bw="16" slack="8"/>
<pin id="1095" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/9 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="store_ln885_store_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="0" index="1" bw="16" slack="8"/>
<pin id="1099" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/9 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="or_ln82_9_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="5"/>
<pin id="1102" dir="0" index="1" bw="8" slack="0"/>
<pin id="1103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_9/10 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_12_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="0" index="2" bw="8" slack="0"/>
<pin id="1109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="or_ln82_10_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="5"/>
<pin id="1116" dir="0" index="1" bw="8" slack="0"/>
<pin id="1117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_10/10 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_13_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="0" index="2" bw="8" slack="0"/>
<pin id="1123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="temp_sum_V_12_1_load_load_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="9"/>
<pin id="1130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_12_1_load/10 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="select_ln79_12_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="9"/>
<pin id="1133" dir="0" index="1" bw="16" slack="0"/>
<pin id="1134" dir="0" index="2" bw="16" slack="0"/>
<pin id="1135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_12/10 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="temp_sum_V_13_1_load_load_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="9"/>
<pin id="1140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_13_1_load/10 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="select_ln79_13_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="9"/>
<pin id="1143" dir="0" index="1" bw="16" slack="0"/>
<pin id="1144" dir="0" index="2" bw="16" slack="0"/>
<pin id="1145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_13/10 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="store_ln885_store_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="9"/>
<pin id="1151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/10 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="store_ln885_store_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="0"/>
<pin id="1154" dir="0" index="1" bw="16" slack="9"/>
<pin id="1155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/10 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="or_ln82_11_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="6"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_11/11 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_14_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="0" index="2" bw="8" slack="0"/>
<pin id="1165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="or_ln82_12_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="6"/>
<pin id="1172" dir="0" index="1" bw="8" slack="0"/>
<pin id="1173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_12/11 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_15_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="8" slack="0"/>
<pin id="1179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="temp_sum_V_14_1_load_load_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="10"/>
<pin id="1186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_14_1_load/11 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="select_ln79_14_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="10"/>
<pin id="1189" dir="0" index="1" bw="16" slack="0"/>
<pin id="1190" dir="0" index="2" bw="16" slack="0"/>
<pin id="1191" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_14/11 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="temp_sum_V_15_1_load_load_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="10"/>
<pin id="1196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_sum_V_15_1_load/11 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="select_ln79_15_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="10"/>
<pin id="1199" dir="0" index="1" bw="16" slack="0"/>
<pin id="1200" dir="0" index="2" bw="16" slack="0"/>
<pin id="1201" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_15/11 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="store_ln885_store_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="0"/>
<pin id="1206" dir="0" index="1" bw="16" slack="10"/>
<pin id="1207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/11 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="store_ln885_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="0" index="1" bw="16" slack="10"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/11 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="or_ln82_13_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="7"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_13/12 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_16_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="0" index="2" bw="8" slack="0"/>
<pin id="1221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="or_ln82_14_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="7"/>
<pin id="1228" dir="0" index="1" bw="8" slack="0"/>
<pin id="1229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_14/12 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_17_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="0" index="2" bw="8" slack="0"/>
<pin id="1235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="store_ln885_store_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="0"/>
<pin id="1242" dir="0" index="1" bw="16" slack="11"/>
<pin id="1243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/12 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="store_ln885_store_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="0"/>
<pin id="1246" dir="0" index="1" bw="16" slack="11"/>
<pin id="1247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/12 "/>
</bind>
</comp>

<comp id="1248" class="1007" name="grp_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="0"/>
<pin id="1250" dir="0" index="1" bw="16" slack="0"/>
<pin id="1251" dir="0" index="2" bw="16" slack="0"/>
<pin id="1252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885/2 temp_sum_V_0/4 "/>
</bind>
</comp>

<comp id="1258" class="1007" name="grp_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="0"/>
<pin id="1260" dir="0" index="1" bw="16" slack="0"/>
<pin id="1261" dir="0" index="2" bw="16" slack="0"/>
<pin id="1262" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_1/2 temp_sum_V_1/4 "/>
</bind>
</comp>

<comp id="1268" class="1007" name="grp_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="0"/>
<pin id="1270" dir="0" index="1" bw="16" slack="1"/>
<pin id="1271" dir="0" index="2" bw="16" slack="0"/>
<pin id="1272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_2/3 temp_sum_V_2/5 "/>
</bind>
</comp>

<comp id="1277" class="1007" name="grp_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="16" slack="0"/>
<pin id="1279" dir="0" index="1" bw="16" slack="1"/>
<pin id="1280" dir="0" index="2" bw="16" slack="0"/>
<pin id="1281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_3/3 temp_sum_V_3/5 "/>
</bind>
</comp>

<comp id="1286" class="1007" name="grp_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="0"/>
<pin id="1288" dir="0" index="1" bw="16" slack="1"/>
<pin id="1289" dir="0" index="2" bw="16" slack="0"/>
<pin id="1290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_4/4 temp_sum_V_4/6 "/>
</bind>
</comp>

<comp id="1295" class="1007" name="grp_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="16" slack="0"/>
<pin id="1297" dir="0" index="1" bw="16" slack="1"/>
<pin id="1298" dir="0" index="2" bw="16" slack="0"/>
<pin id="1299" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_5/4 temp_sum_V_5/6 "/>
</bind>
</comp>

<comp id="1304" class="1007" name="grp_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="0"/>
<pin id="1306" dir="0" index="1" bw="16" slack="1"/>
<pin id="1307" dir="0" index="2" bw="16" slack="0"/>
<pin id="1308" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_6/5 temp_sum_V_6/7 "/>
</bind>
</comp>

<comp id="1313" class="1007" name="grp_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="16" slack="0"/>
<pin id="1315" dir="0" index="1" bw="16" slack="1"/>
<pin id="1316" dir="0" index="2" bw="16" slack="0"/>
<pin id="1317" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_7/5 temp_sum_V_7/7 "/>
</bind>
</comp>

<comp id="1322" class="1007" name="grp_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="16" slack="0"/>
<pin id="1324" dir="0" index="1" bw="16" slack="1"/>
<pin id="1325" dir="0" index="2" bw="16" slack="0"/>
<pin id="1326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_8/6 temp_sum_V_8/8 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="grp_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="0"/>
<pin id="1333" dir="0" index="1" bw="16" slack="1"/>
<pin id="1334" dir="0" index="2" bw="16" slack="0"/>
<pin id="1335" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_9/6 temp_sum_V_9/8 "/>
</bind>
</comp>

<comp id="1340" class="1007" name="grp_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="16" slack="0"/>
<pin id="1342" dir="0" index="1" bw="16" slack="1"/>
<pin id="1343" dir="0" index="2" bw="16" slack="0"/>
<pin id="1344" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_10/7 temp_sum_V_10/9 "/>
</bind>
</comp>

<comp id="1349" class="1007" name="grp_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="0"/>
<pin id="1351" dir="0" index="1" bw="16" slack="1"/>
<pin id="1352" dir="0" index="2" bw="16" slack="0"/>
<pin id="1353" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_11/7 temp_sum_V_11/9 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="grp_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="0"/>
<pin id="1360" dir="0" index="1" bw="16" slack="1"/>
<pin id="1361" dir="0" index="2" bw="16" slack="0"/>
<pin id="1362" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_12/8 temp_sum_V_12/10 "/>
</bind>
</comp>

<comp id="1367" class="1007" name="grp_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="16" slack="0"/>
<pin id="1369" dir="0" index="1" bw="16" slack="1"/>
<pin id="1370" dir="0" index="2" bw="16" slack="0"/>
<pin id="1371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_13/8 temp_sum_V_13/10 "/>
</bind>
</comp>

<comp id="1376" class="1007" name="grp_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="0"/>
<pin id="1378" dir="0" index="1" bw="16" slack="1"/>
<pin id="1379" dir="0" index="2" bw="16" slack="0"/>
<pin id="1380" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_14/9 temp_sum_V_14/11 "/>
</bind>
</comp>

<comp id="1385" class="1007" name="grp_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="16" slack="0"/>
<pin id="1387" dir="0" index="1" bw="16" slack="1"/>
<pin id="1388" dir="0" index="2" bw="16" slack="0"/>
<pin id="1389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln885_15/9 temp_sum_V_15/11 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="col_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="5" slack="0"/>
<pin id="1396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1401" class="1005" name="temp_sum_V_0_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="3"/>
<pin id="1403" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="temp_sum_V_0_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="temp_sum_V_1_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="3"/>
<pin id="1409" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="temp_sum_V_1_1 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="temp_sum_V_2_1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="4"/>
<pin id="1415" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="temp_sum_V_2_1 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="temp_sum_V_3_1_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="16" slack="4"/>
<pin id="1421" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="temp_sum_V_3_1 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="temp_sum_V_4_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="16" slack="5"/>
<pin id="1427" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="temp_sum_V_4_1 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="temp_sum_V_5_1_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="5"/>
<pin id="1433" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="temp_sum_V_5_1 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="temp_sum_V_6_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="16" slack="6"/>
<pin id="1439" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="temp_sum_V_6_1 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="temp_sum_V_7_1_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="16" slack="6"/>
<pin id="1445" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="temp_sum_V_7_1 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="temp_sum_V_8_1_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="16" slack="7"/>
<pin id="1451" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="temp_sum_V_8_1 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="temp_sum_V_9_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="7"/>
<pin id="1457" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="temp_sum_V_9_1 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="temp_sum_V_10_1_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="16" slack="8"/>
<pin id="1463" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="temp_sum_V_10_1 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="temp_sum_V_11_1_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="8"/>
<pin id="1469" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="temp_sum_V_11_1 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="temp_sum_V_12_1_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="16" slack="9"/>
<pin id="1475" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="temp_sum_V_12_1 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="temp_sum_V_13_1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="9"/>
<pin id="1481" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="temp_sum_V_13_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="temp_sum_V_14_1_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="16" slack="10"/>
<pin id="1487" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="temp_sum_V_14_1 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="temp_sum_V_15_1_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="16" slack="10"/>
<pin id="1493" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="temp_sum_V_15_1 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="row_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="5" slack="0"/>
<pin id="1499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1504" class="1005" name="indvar_flatten_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="9" slack="0"/>
<pin id="1506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1511" class="1005" name="icmp_ln68_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="1"/>
<pin id="1513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="empty_31_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="4" slack="4"/>
<pin id="1517" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="cmp59_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="3"/>
<pin id="1522" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp59 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="A_V_addr_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="1"/>
<pin id="1542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="1545" class="1005" name="tmp_19_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="1"/>
<pin id="1547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="B_V_addr_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="8" slack="1"/>
<pin id="1565" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr "/>
</bind>
</comp>

<comp id="1568" class="1005" name="B_V_addr_1_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="1"/>
<pin id="1570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_1 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="cmp72_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="4"/>
<pin id="1575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp72 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="B_V_addr_2_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="1"/>
<pin id="1579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_2 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="B_V_addr_3_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="8" slack="1"/>
<pin id="1584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_3 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="A_V_load_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="16" slack="1"/>
<pin id="1589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_V_load "/>
</bind>
</comp>

<comp id="1607" class="1005" name="B_V_addr_4_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="8" slack="1"/>
<pin id="1609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_4 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="B_V_addr_5_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="8" slack="1"/>
<pin id="1614" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_5 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="B_V_addr_6_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="8" slack="1"/>
<pin id="1619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_6 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="B_V_addr_7_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="8" slack="1"/>
<pin id="1624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_7 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="select_ln79_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="16" slack="1"/>
<pin id="1629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="select_ln79_1_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="16" slack="1"/>
<pin id="1634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="tmp_5_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="8" slack="1"/>
<pin id="1639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="B_V_addr_8_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="8" slack="1"/>
<pin id="1657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_8 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="B_V_addr_9_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="8" slack="1"/>
<pin id="1662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_9 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="select_ln79_2_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="16" slack="1"/>
<pin id="1667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_2 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="select_ln79_3_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="16" slack="1"/>
<pin id="1672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_3 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="B_V_addr_10_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="8" slack="1"/>
<pin id="1677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_10 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="B_V_addr_11_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="8" slack="1"/>
<pin id="1682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_11 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="select_ln79_4_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="16" slack="1"/>
<pin id="1687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_4 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="select_ln79_5_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="16" slack="1"/>
<pin id="1692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_5 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="B_V_addr_12_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="8" slack="1"/>
<pin id="1697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_12 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="B_V_addr_13_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="8" slack="1"/>
<pin id="1702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_13 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="select_ln79_6_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="16" slack="1"/>
<pin id="1707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_6 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="select_ln79_7_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="1"/>
<pin id="1712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_7 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="B_V_addr_14_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="1"/>
<pin id="1717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_14 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="B_V_addr_15_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="8" slack="1"/>
<pin id="1722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_V_addr_15 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="select_ln79_8_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="16" slack="1"/>
<pin id="1727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_8 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="select_ln79_9_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="1"/>
<pin id="1732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_9 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="select_ln79_10_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="16" slack="1"/>
<pin id="1737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_10 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="select_ln79_11_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="16" slack="1"/>
<pin id="1742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_11 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="select_ln79_12_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="16" slack="1"/>
<pin id="1747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_12 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="select_ln79_13_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="16" slack="1"/>
<pin id="1752" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_13 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="select_ln79_14_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="16" slack="1"/>
<pin id="1757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_14 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="select_ln79_15_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="16" slack="1"/>
<pin id="1762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="156" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="163" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="170" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="194" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="210" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="279"><net_src comp="242" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="249" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="256" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="282"><net_src comp="263" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="283" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="312"><net_src comp="290" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="313"><net_src comp="297" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="315" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="344"><net_src comp="322" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="345"><net_src comp="329" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="346"><net_src comp="336" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="352"><net_src comp="0" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="0" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="4" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="347" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="376"><net_src comp="354" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="377"><net_src comp="361" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="378"><net_src comp="368" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="16" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="0" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="16" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="379" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="394"><net_src comp="386" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="400"><net_src comp="0" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="16" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="395" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="410"><net_src comp="402" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="416"><net_src comp="0" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="16" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="0" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="16" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="411" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="426"><net_src comp="418" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="432"><net_src comp="0" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="16" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="427" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="442"><net_src comp="434" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="446"><net_src comp="183" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="183" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="183" pin="7"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="183" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="10" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="10" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="20" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="474" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="22" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="26" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="10" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="489" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="501" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="495" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="492" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="10" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="507" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="523" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="555"><net_src comp="28" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="533" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="30" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="567"><net_src comp="550" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="32" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="34" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="36" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="563" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="569" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="582"><net_src comp="507" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="38" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="507" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="24" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="483" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="515" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="584" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="40" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="34" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="36" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="618"><net_src comp="610" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="623"><net_src comp="42" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="34" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="36" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="619" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="632"><net_src comp="624" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="637"><net_src comp="44" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="34" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="36" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="633" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="638" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="651"><net_src comp="46" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="34" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="36" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="647" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="652" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="668"><net_src comp="48" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="34" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="36" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="669" pin=2"/></net>

<net id="677"><net_src comp="669" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="682"><net_src comp="50" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="34" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="36" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="678" pin="2"/><net_sink comp="683" pin=2"/></net>

<net id="691"><net_src comp="683" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="697"><net_src comp="52" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="661" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="28" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="30" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="725"><net_src comp="709" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="32" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="34" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="36" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="721" pin="2"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="727" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="740"><net_src comp="54" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="34" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="36" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="741" pin=2"/></net>

<net id="749"><net_src comp="741" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="754"><net_src comp="56" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="34" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="36" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="755" pin=2"/></net>

<net id="763"><net_src comp="755" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="772"><net_src comp="52" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="782"><net_src comp="52" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="796"><net_src comp="40" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="34" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="36" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="792" pin="2"/><net_sink comp="797" pin=2"/></net>

<net id="805"><net_src comp="797" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="810"><net_src comp="42" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="34" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="36" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="806" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="819"><net_src comp="811" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="824"><net_src comp="58" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="34" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="36" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="820" pin="2"/><net_sink comp="825" pin=2"/></net>

<net id="833"><net_src comp="825" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="838"><net_src comp="60" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="34" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="36" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="834" pin="2"/><net_sink comp="839" pin=2"/></net>

<net id="847"><net_src comp="839" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="856"><net_src comp="52" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="848" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="866"><net_src comp="52" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="858" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="880"><net_src comp="44" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="34" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="36" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="876" pin="2"/><net_sink comp="881" pin=2"/></net>

<net id="889"><net_src comp="881" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="894"><net_src comp="46" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="34" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="36" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="895" pin=2"/></net>

<net id="903"><net_src comp="895" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="908"><net_src comp="62" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="34" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="36" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="904" pin="2"/><net_sink comp="909" pin=2"/></net>

<net id="917"><net_src comp="909" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="922"><net_src comp="64" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="34" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="36" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="918" pin="2"/><net_sink comp="923" pin=2"/></net>

<net id="931"><net_src comp="923" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="940"><net_src comp="52" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="941"><net_src comp="932" pin="1"/><net_sink comp="935" pin=2"/></net>

<net id="950"><net_src comp="52" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="951"><net_src comp="942" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="34" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="36" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="960" pin="2"/><net_sink comp="965" pin=2"/></net>

<net id="973"><net_src comp="965" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="978"><net_src comp="50" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="34" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="36" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="974" pin="2"/><net_sink comp="979" pin=2"/></net>

<net id="987"><net_src comp="979" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="992"><net_src comp="66" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="34" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="36" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="988" pin="2"/><net_sink comp="993" pin=2"/></net>

<net id="1001"><net_src comp="993" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="1006"><net_src comp="68" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="34" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="36" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="1002" pin="2"/><net_sink comp="1007" pin=2"/></net>

<net id="1015"><net_src comp="1007" pin="3"/><net_sink comp="368" pin=2"/></net>

<net id="1024"><net_src comp="52" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=2"/></net>

<net id="1034"><net_src comp="52" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="1026" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="1048"><net_src comp="54" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="34" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="36" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="1044" pin="2"/><net_sink comp="1049" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="1062"><net_src comp="56" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="34" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="36" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=2"/></net>

<net id="1071"><net_src comp="1063" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="1080"><net_src comp="52" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1072" pin="1"/><net_sink comp="1075" pin=2"/></net>

<net id="1090"><net_src comp="52" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="1"/><net_sink comp="1085" pin=2"/></net>

<net id="1104"><net_src comp="58" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="34" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="36" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="1100" pin="2"/><net_sink comp="1105" pin=2"/></net>

<net id="1113"><net_src comp="1105" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="1118"><net_src comp="60" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="34" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="36" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=2"/></net>

<net id="1127"><net_src comp="1119" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="1136"><net_src comp="52" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="1"/><net_sink comp="1131" pin=2"/></net>

<net id="1146"><net_src comp="52" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="1138" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1160"><net_src comp="62" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="34" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="36" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=2"/></net>

<net id="1169"><net_src comp="1161" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="1174"><net_src comp="64" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="34" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="36" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=2"/></net>

<net id="1183"><net_src comp="1175" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="1192"><net_src comp="52" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1193"><net_src comp="1184" pin="1"/><net_sink comp="1187" pin=2"/></net>

<net id="1202"><net_src comp="52" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1203"><net_src comp="1194" pin="1"/><net_sink comp="1197" pin=2"/></net>

<net id="1216"><net_src comp="66" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="34" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="36" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="1212" pin="2"/><net_sink comp="1217" pin=2"/></net>

<net id="1225"><net_src comp="1217" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="1230"><net_src comp="68" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="34" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="36" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="1226" pin="2"/><net_sink comp="1231" pin=2"/></net>

<net id="1239"><net_src comp="1231" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="1253"><net_src comp="183" pin="7"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="177" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="692" pin="3"/><net_sink comp="1248" pin=2"/></net>

<net id="1256"><net_src comp="1248" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1257"><net_src comp="1248" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="1263"><net_src comp="183" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="177" pin="3"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="702" pin="3"/><net_sink comp="1258" pin=2"/></net>

<net id="1266"><net_src comp="1258" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1267"><net_src comp="1258" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="1273"><net_src comp="183" pin="7"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="767" pin="3"/><net_sink comp="1268" pin=2"/></net>

<net id="1275"><net_src comp="1268" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1276"><net_src comp="1268" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="1282"><net_src comp="183" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="777" pin="3"/><net_sink comp="1277" pin=2"/></net>

<net id="1284"><net_src comp="1277" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1285"><net_src comp="1277" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="1291"><net_src comp="183" pin="7"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="851" pin="3"/><net_sink comp="1286" pin=2"/></net>

<net id="1293"><net_src comp="1286" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1294"><net_src comp="1286" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="1300"><net_src comp="183" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="861" pin="3"/><net_sink comp="1295" pin=2"/></net>

<net id="1302"><net_src comp="1295" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1303"><net_src comp="1295" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="1309"><net_src comp="183" pin="7"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="935" pin="3"/><net_sink comp="1304" pin=2"/></net>

<net id="1311"><net_src comp="1304" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1312"><net_src comp="1304" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1318"><net_src comp="183" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="945" pin="3"/><net_sink comp="1313" pin=2"/></net>

<net id="1320"><net_src comp="1313" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1321"><net_src comp="1313" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1327"><net_src comp="183" pin="7"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="1019" pin="3"/><net_sink comp="1322" pin=2"/></net>

<net id="1329"><net_src comp="1322" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1330"><net_src comp="1322" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1336"><net_src comp="183" pin="3"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="1029" pin="3"/><net_sink comp="1331" pin=2"/></net>

<net id="1338"><net_src comp="1331" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1339"><net_src comp="1331" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1345"><net_src comp="183" pin="7"/><net_sink comp="1340" pin=0"/></net>

<net id="1346"><net_src comp="1075" pin="3"/><net_sink comp="1340" pin=2"/></net>

<net id="1347"><net_src comp="1340" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1348"><net_src comp="1340" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1354"><net_src comp="183" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1355"><net_src comp="1085" pin="3"/><net_sink comp="1349" pin=2"/></net>

<net id="1356"><net_src comp="1349" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1357"><net_src comp="1349" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1363"><net_src comp="183" pin="7"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="1131" pin="3"/><net_sink comp="1358" pin=2"/></net>

<net id="1365"><net_src comp="1358" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1366"><net_src comp="1358" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1372"><net_src comp="183" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="1141" pin="3"/><net_sink comp="1367" pin=2"/></net>

<net id="1374"><net_src comp="1367" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1375"><net_src comp="1367" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1381"><net_src comp="183" pin="7"/><net_sink comp="1376" pin=0"/></net>

<net id="1382"><net_src comp="1187" pin="3"/><net_sink comp="1376" pin=2"/></net>

<net id="1383"><net_src comp="1376" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="1384"><net_src comp="1376" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1390"><net_src comp="183" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1391"><net_src comp="1197" pin="3"/><net_sink comp="1385" pin=2"/></net>

<net id="1392"><net_src comp="1385" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="1393"><net_src comp="1385" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1397"><net_src comp="80" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1404"><net_src comp="84" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1410"><net_src comp="88" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1416"><net_src comp="92" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1422"><net_src comp="96" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1428"><net_src comp="100" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1434"><net_src comp="104" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1440"><net_src comp="108" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1446"><net_src comp="112" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1452"><net_src comp="116" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1458"><net_src comp="120" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1464"><net_src comp="124" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1470"><net_src comp="128" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1476"><net_src comp="132" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1478"><net_src comp="1473" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1482"><net_src comp="136" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1488"><net_src comp="140" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1494"><net_src comp="144" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1500"><net_src comp="148" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1503"><net_src comp="1497" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1507"><net_src comp="152" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1514"><net_src comp="477" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1518"><net_src comp="523" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1523"><net_src comp="527" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1525"><net_src comp="1520" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1526"><net_src comp="1520" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1527"><net_src comp="1520" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1528"><net_src comp="1520" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1529"><net_src comp="1520" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1530"><net_src comp="1520" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1531"><net_src comp="1520" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1532"><net_src comp="1520" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1533"><net_src comp="1520" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1534"><net_src comp="1520" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1535"><net_src comp="1520" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1536"><net_src comp="1520" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1537"><net_src comp="1520" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1538"><net_src comp="1520" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1539"><net_src comp="1520" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1543"><net_src comp="156" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1548"><net_src comp="550" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1552"><net_src comp="1545" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1553"><net_src comp="1545" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1554"><net_src comp="1545" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1555"><net_src comp="1545" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1556"><net_src comp="1545" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1557"><net_src comp="1545" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1558"><net_src comp="1545" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1559"><net_src comp="1545" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1560"><net_src comp="1545" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1561"><net_src comp="1545" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1562"><net_src comp="1545" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1566"><net_src comp="163" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1571"><net_src comp="170" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1576"><net_src comp="578" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1580"><net_src comp="194" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1585"><net_src comp="201" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1590"><net_src comp="177" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1593"><net_src comp="1587" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1594"><net_src comp="1587" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1595"><net_src comp="1587" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1596"><net_src comp="1587" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1597"><net_src comp="1587" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1598"><net_src comp="1587" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1599"><net_src comp="1587" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1600"><net_src comp="1587" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1601"><net_src comp="1587" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1602"><net_src comp="1587" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1603"><net_src comp="1587" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1604"><net_src comp="1587" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1605"><net_src comp="1587" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1606"><net_src comp="1587" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1610"><net_src comp="210" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1615"><net_src comp="217" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1620"><net_src comp="226" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1625"><net_src comp="233" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1630"><net_src comp="692" pin="3"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1635"><net_src comp="702" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1640"><net_src comp="709" pin="3"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1643"><net_src comp="1637" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1644"><net_src comp="1637" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1645"><net_src comp="1637" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1646"><net_src comp="1637" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1647"><net_src comp="1637" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1648"><net_src comp="1637" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1649"><net_src comp="1637" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1650"><net_src comp="1637" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1651"><net_src comp="1637" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1652"><net_src comp="1637" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1653"><net_src comp="1637" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1654"><net_src comp="1637" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1658"><net_src comp="256" pin="3"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1663"><net_src comp="263" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1668"><net_src comp="767" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1673"><net_src comp="777" pin="3"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1678"><net_src comp="297" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1683"><net_src comp="304" pin="3"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1688"><net_src comp="851" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1693"><net_src comp="861" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1698"><net_src comp="329" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1703"><net_src comp="336" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1708"><net_src comp="935" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1713"><net_src comp="945" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1718"><net_src comp="361" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1723"><net_src comp="368" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1728"><net_src comp="1019" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1733"><net_src comp="1029" pin="3"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1738"><net_src comp="1075" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1743"><net_src comp="1085" pin="3"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1748"><net_src comp="1131" pin="3"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1753"><net_src comp="1141" pin="3"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1758"><net_src comp="1187" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1763"><net_src comp="1197" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1385" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {5 6 7 8 9 10 11 12 }
 - Input state : 
	Port: matmul_Pipeline_nopart1_nopart2 : A_V | {1 2 }
	Port: matmul_Pipeline_nopart1_nopart2 : B_V | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln68 : 2
		add_ln68_1 : 2
		br_ln68 : 3
		col_load : 1
		row_load : 1
		add_ln68 : 2
		icmp_ln72 : 2
		select_ln68 : 3
		select_ln68_1 : 3
		empty_31 : 4
		cmp59 : 4
		empty_32 : 4
		tmp_18 : 5
		tmp_21_cast : 6
		A_V_addr : 7
		tmp_19 : 5
		zext_ln232 : 6
		B_V_addr : 7
		or_ln232 : 6
		tmp_20 : 6
		B_V_addr_1 : 7
		cmp72 : 4
		A_V_load : 8
		B_V_load : 8
		br_ln82 : 5
		B_V_load_1 : 8
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		br_ln82 : 5
		add_ln72 : 4
		store_ln68 : 3
		store_ln68 : 4
		store_ln72 : 5
	State 2
		B_V_addr_2 : 1
		B_V_addr_3 : 1
		mul_ln885 : 1
		mul_ln885_1 : 1
		B_V_load_2 : 2
		B_V_load_3 : 2
	State 3
		B_V_addr_4 : 1
		B_V_addr_5 : 1
		mul_ln885_2 : 1
		mul_ln885_3 : 1
		B_V_load_4 : 2
		B_V_load_5 : 2
	State 4
		B_V_addr_6 : 1
		B_V_addr_7 : 1
		select_ln79 : 1
		temp_sum_V_0 : 2
		select_ln79_1 : 1
		temp_sum_V_1 : 2
		mul_ln885_4 : 1
		mul_ln885_5 : 1
		B_V_load_6 : 2
		B_V_load_7 : 2
	State 5
		tmp_5_cast : 1
		C_V_addr : 2
		or_ln82 : 1
		tmp_6 : 1
		C_V_addr_1 : 2
		B_V_addr_8 : 1
		B_V_addr_9 : 1
		store_ln82 : 3
		store_ln82 : 3
		select_ln79_2 : 1
		temp_sum_V_2 : 2
		select_ln79_3 : 1
		temp_sum_V_3 : 2
		mul_ln885_6 : 1
		mul_ln885_7 : 1
		B_V_load_8 : 2
		B_V_load_9 : 2
		store_ln885 : 1
		store_ln885 : 1
	State 6
		C_V_addr_2 : 1
		C_V_addr_3 : 1
		B_V_addr_10 : 1
		B_V_addr_11 : 1
		store_ln82 : 2
		store_ln82 : 2
		select_ln79_4 : 1
		temp_sum_V_4 : 2
		select_ln79_5 : 1
		temp_sum_V_5 : 2
		mul_ln885_8 : 1
		mul_ln885_9 : 1
		B_V_load_10 : 2
		B_V_load_11 : 2
		store_ln885 : 1
		store_ln885 : 1
	State 7
		C_V_addr_4 : 1
		C_V_addr_5 : 1
		B_V_addr_12 : 1
		B_V_addr_13 : 1
		store_ln82 : 2
		store_ln82 : 2
		select_ln79_6 : 1
		temp_sum_V_6 : 2
		select_ln79_7 : 1
		temp_sum_V_7 : 2
		mul_ln885_10 : 1
		mul_ln885_11 : 1
		B_V_load_12 : 2
		B_V_load_13 : 2
		store_ln885 : 1
		store_ln885 : 1
	State 8
		C_V_addr_6 : 1
		C_V_addr_7 : 1
		B_V_addr_14 : 1
		B_V_addr_15 : 1
		store_ln82 : 2
		store_ln82 : 2
		select_ln79_8 : 1
		temp_sum_V_8 : 2
		select_ln79_9 : 1
		temp_sum_V_9 : 2
		mul_ln885_12 : 1
		mul_ln885_13 : 1
		B_V_load_14 : 2
		B_V_load_15 : 2
		store_ln885 : 1
		store_ln885 : 1
	State 9
		C_V_addr_8 : 1
		C_V_addr_9 : 1
		store_ln82 : 2
		store_ln82 : 2
		select_ln79_10 : 1
		temp_sum_V_10 : 2
		select_ln79_11 : 1
		temp_sum_V_11 : 2
		mul_ln885_14 : 1
		mul_ln885_15 : 1
		store_ln885 : 1
		store_ln885 : 1
	State 10
		C_V_addr_10 : 1
		C_V_addr_11 : 1
		store_ln82 : 2
		store_ln82 : 2
		select_ln79_12 : 1
		temp_sum_V_12 : 2
		select_ln79_13 : 1
		temp_sum_V_13 : 2
		store_ln885 : 1
		store_ln885 : 1
	State 11
		C_V_addr_12 : 1
		C_V_addr_13 : 1
		store_ln82 : 2
		store_ln82 : 2
		select_ln79_14 : 1
		temp_sum_V_14 : 2
		select_ln79_15 : 1
		temp_sum_V_15 : 2
		store_ln885 : 1
		store_ln885 : 1
	State 12
		C_V_addr_14 : 1
		C_V_addr_15 : 1
		store_ln82 : 2
		store_ln82 : 2
		store_ln885 : 1
		store_ln885 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln68_fu_507   |    0    |    0    |    5    |
|          |  select_ln68_1_fu_515  |    0    |    0    |    5    |
|          |   select_ln79_fu_692   |    0    |    0    |    16   |
|          |  select_ln79_1_fu_702  |    0    |    0    |    16   |
|          |  select_ln79_2_fu_767  |    0    |    0    |    16   |
|          |  select_ln79_3_fu_777  |    0    |    0    |    16   |
|          |  select_ln79_4_fu_851  |    0    |    0    |    16   |
|          |  select_ln79_5_fu_861  |    0    |    0    |    16   |
|  select  |  select_ln79_6_fu_935  |    0    |    0    |    16   |
|          |  select_ln79_7_fu_945  |    0    |    0    |    16   |
|          |  select_ln79_8_fu_1019 |    0    |    0    |    16   |
|          |  select_ln79_9_fu_1029 |    0    |    0    |    16   |
|          | select_ln79_10_fu_1075 |    0    |    0    |    16   |
|          | select_ln79_11_fu_1085 |    0    |    0    |    16   |
|          | select_ln79_12_fu_1131 |    0    |    0    |    16   |
|          | select_ln79_13_fu_1141 |    0    |    0    |    16   |
|          | select_ln79_14_fu_1187 |    0    |    0    |    16   |
|          | select_ln79_15_fu_1197 |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln68_1_fu_483   |    0    |    0    |    9    |
|    add   |     add_ln68_fu_495    |    0    |    0    |    7    |
|          |     add_ln72_fu_584    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_1248      |    1    |    0    |    0    |
|          |       grp_fu_1258      |    1    |    0    |    0    |
|          |       grp_fu_1268      |    1    |    0    |    0    |
|          |       grp_fu_1277      |    1    |    0    |    0    |
|          |       grp_fu_1286      |    1    |    0    |    0    |
|          |       grp_fu_1295      |    1    |    0    |    0    |
|          |       grp_fu_1304      |    1    |    0    |    0    |
|  muladd  |       grp_fu_1313      |    1    |    0    |    0    |
|          |       grp_fu_1322      |    1    |    0    |    0    |
|          |       grp_fu_1331      |    1    |    0    |    0    |
|          |       grp_fu_1340      |    1    |    0    |    0    |
|          |       grp_fu_1349      |    1    |    0    |    0    |
|          |       grp_fu_1358      |    1    |    0    |    0    |
|          |       grp_fu_1367      |    1    |    0    |    0    |
|          |       grp_fu_1376      |    1    |    0    |    0    |
|          |       grp_fu_1385      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln68_fu_477    |    0    |    0    |    4    |
|   icmp   |    icmp_ln72_fu_501    |    0    |    0    |    2    |
|          |      cmp59_fu_527      |    0    |    0    |    2    |
|          |      cmp72_fu_578      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   trunc  |     empty_31_fu_523    |    0    |    0    |    0    |
|          |     empty_32_fu_533    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_18_fu_537     |    0    |    0    |    0    |
|          |      tmp_19_fu_550     |    0    |    0    |    0    |
|          |      tmp_20_fu_569     |    0    |    0    |    0    |
|          |      tmp_21_fu_610     |    0    |    0    |    0    |
|          |      tmp_22_fu_624     |    0    |    0    |    0    |
|          |      tmp_23_fu_638     |    0    |    0    |    0    |
|          |      tmp_24_fu_652     |    0    |    0    |    0    |
|          |      tmp_25_fu_669     |    0    |    0    |    0    |
|          |      tmp_26_fu_683     |    0    |    0    |    0    |
|          |      tmp_5_fu_709      |    0    |    0    |    0    |
|          |      tmp_6_fu_727      |    0    |    0    |    0    |
|          |      tmp_27_fu_741     |    0    |    0    |    0    |
|          |      tmp_28_fu_755     |    0    |    0    |    0    |
|          |      tmp_7_fu_797      |    0    |    0    |    0    |
|          |      tmp_8_fu_811      |    0    |    0    |    0    |
|          |      tmp_29_fu_825     |    0    |    0    |    0    |
|bitconcatenate|      tmp_30_fu_839     |    0    |    0    |    0    |
|          |      tmp_9_fu_881      |    0    |    0    |    0    |
|          |      tmp_s_fu_895      |    0    |    0    |    0    |
|          |      tmp_31_fu_909     |    0    |    0    |    0    |
|          |      tmp_32_fu_923     |    0    |    0    |    0    |
|          |      tmp_3_fu_965      |    0    |    0    |    0    |
|          |      tmp_4_fu_979      |    0    |    0    |    0    |
|          |      tmp_33_fu_993     |    0    |    0    |    0    |
|          |     tmp_34_fu_1007     |    0    |    0    |    0    |
|          |     tmp_10_fu_1049     |    0    |    0    |    0    |
|          |     tmp_11_fu_1063     |    0    |    0    |    0    |
|          |     tmp_12_fu_1105     |    0    |    0    |    0    |
|          |     tmp_13_fu_1119     |    0    |    0    |    0    |
|          |     tmp_14_fu_1161     |    0    |    0    |    0    |
|          |     tmp_15_fu_1175     |    0    |    0    |    0    |
|          |     tmp_16_fu_1217     |    0    |    0    |    0    |
|          |     tmp_17_fu_1231     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_21_cast_fu_545   |    0    |    0    |    0    |
|   zext   |    zext_ln232_fu_558   |    0    |    0    |    0    |
|          |    tmp_5_cast_fu_716   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln232_fu_563    |    0    |    0    |    0    |
|          |    or_ln232_1_fu_605   |    0    |    0    |    0    |
|          |    or_ln232_2_fu_619   |    0    |    0    |    0    |
|          |    or_ln232_3_fu_633   |    0    |    0    |    0    |
|          |    or_ln232_4_fu_647   |    0    |    0    |    0    |
|          |    or_ln232_5_fu_664   |    0    |    0    |    0    |
|          |    or_ln232_6_fu_678   |    0    |    0    |    0    |
|          |     or_ln82_fu_721     |    0    |    0    |    0    |
|          |    or_ln232_7_fu_736   |    0    |    0    |    0    |
|          |    or_ln232_8_fu_750   |    0    |    0    |    0    |
|          |    or_ln82_1_fu_792    |    0    |    0    |    0    |
|          |    or_ln82_2_fu_806    |    0    |    0    |    0    |
|          |    or_ln232_9_fu_820   |    0    |    0    |    0    |
|          |   or_ln232_10_fu_834   |    0    |    0    |    0    |
|    or    |    or_ln82_3_fu_876    |    0    |    0    |    0    |
|          |    or_ln82_4_fu_890    |    0    |    0    |    0    |
|          |   or_ln232_11_fu_904   |    0    |    0    |    0    |
|          |   or_ln232_12_fu_918   |    0    |    0    |    0    |
|          |    or_ln82_5_fu_960    |    0    |    0    |    0    |
|          |    or_ln82_6_fu_974    |    0    |    0    |    0    |
|          |   or_ln232_13_fu_988   |    0    |    0    |    0    |
|          |   or_ln232_14_fu_1002  |    0    |    0    |    0    |
|          |    or_ln82_7_fu_1044   |    0    |    0    |    0    |
|          |    or_ln82_8_fu_1058   |    0    |    0    |    0    |
|          |    or_ln82_9_fu_1100   |    0    |    0    |    0    |
|          |   or_ln82_10_fu_1114   |    0    |    0    |    0    |
|          |   or_ln82_11_fu_1156   |    0    |    0    |    0    |
|          |   or_ln82_12_fu_1170   |    0    |    0    |    0    |
|          |   or_ln82_13_fu_1212   |    0    |    0    |    0    |
|          |   or_ln82_14_fu_1226   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    16   |    0    |   299   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    A_V_addr_reg_1540   |    8   |
|    A_V_load_reg_1587   |   16   |
|  B_V_addr_10_reg_1675  |    8   |
|  B_V_addr_11_reg_1680  |    8   |
|  B_V_addr_12_reg_1695  |    8   |
|  B_V_addr_13_reg_1700  |    8   |
|  B_V_addr_14_reg_1715  |    8   |
|  B_V_addr_15_reg_1720  |    8   |
|   B_V_addr_1_reg_1568  |    8   |
|   B_V_addr_2_reg_1577  |    8   |
|   B_V_addr_3_reg_1582  |    8   |
|   B_V_addr_4_reg_1607  |    8   |
|   B_V_addr_5_reg_1612  |    8   |
|   B_V_addr_6_reg_1617  |    8   |
|   B_V_addr_7_reg_1622  |    8   |
|   B_V_addr_8_reg_1655  |    8   |
|   B_V_addr_9_reg_1660  |    8   |
|    B_V_addr_reg_1563   |    8   |
|     cmp59_reg_1520     |    1   |
|     cmp72_reg_1573     |    1   |
|      col_reg_1394      |    5   |
|    empty_31_reg_1515   |    4   |
|   icmp_ln68_reg_1511   |    1   |
| indvar_flatten_reg_1504|    9   |
|         reg_443        |   16   |
|         reg_447        |   16   |
|         reg_451        |   16   |
|         reg_455        |   16   |
|      row_reg_1497      |    5   |
| select_ln79_10_reg_1735|   16   |
| select_ln79_11_reg_1740|   16   |
| select_ln79_12_reg_1745|   16   |
| select_ln79_13_reg_1750|   16   |
| select_ln79_14_reg_1755|   16   |
| select_ln79_15_reg_1760|   16   |
| select_ln79_1_reg_1632 |   16   |
| select_ln79_2_reg_1665 |   16   |
| select_ln79_3_reg_1670 |   16   |
| select_ln79_4_reg_1685 |   16   |
| select_ln79_5_reg_1690 |   16   |
| select_ln79_6_reg_1705 |   16   |
| select_ln79_7_reg_1710 |   16   |
| select_ln79_8_reg_1725 |   16   |
| select_ln79_9_reg_1730 |   16   |
|  select_ln79_reg_1627  |   16   |
| temp_sum_V_0_1_reg_1401|   16   |
|temp_sum_V_10_1_reg_1461|   16   |
|temp_sum_V_11_1_reg_1467|   16   |
|temp_sum_V_12_1_reg_1473|   16   |
|temp_sum_V_13_1_reg_1479|   16   |
|temp_sum_V_14_1_reg_1485|   16   |
|temp_sum_V_15_1_reg_1491|   16   |
| temp_sum_V_1_1_reg_1407|   16   |
| temp_sum_V_2_1_reg_1413|   16   |
| temp_sum_V_3_1_reg_1419|   16   |
| temp_sum_V_4_1_reg_1425|   16   |
| temp_sum_V_5_1_reg_1431|   16   |
| temp_sum_V_6_1_reg_1437|   16   |
| temp_sum_V_7_1_reg_1443|   16   |
| temp_sum_V_8_1_reg_1449|   16   |
| temp_sum_V_9_1_reg_1455|   16   |
|     tmp_19_reg_1545    |    8   |
|     tmp_5_reg_1637     |    8   |
+------------------------+--------+
|          Total         |   770  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_183 |  p0  |  16  |   8  |   128  ||    65   |
| grp_access_fu_183 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_270 |  p0  |   8  |   8  |   64   ||    33   |
| grp_access_fu_270 |  p1  |   8  |  16  |   128  ||    33   |
| grp_access_fu_270 |  p2  |   8  |   0  |    0   ||    33   |
| grp_access_fu_270 |  p4  |   8  |   8  |   64   ||    33   |
|    grp_fu_1248    |  p1  |   3  |  16  |   48   ||    13   |
|    grp_fu_1258    |  p1  |   3  |  16  |   48   ||    13   |
|    grp_fu_1268    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1277    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1286    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1295    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1304    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1313    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1322    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1331    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1340    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1349    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1358    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1367    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1376    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1385    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   944  || 31.3159 ||   423   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   299  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   423  |
|  Register |    -   |    -   |   770  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   31   |   770  |   722  |
+-----------+--------+--------+--------+--------+
