
*** Running vivado
    with args -log Game_Top_Level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Game_Top_Level.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Game_Top_Level.tcl -notrace
Command: link_design -top Game_Top_Level -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc]
Finished Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 556.188 ; gain = 329.453
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.821 . Memory (MB): peak = 567.156 ; gain = 10.969

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 130248eb4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1122.297 ; gain = 555.141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d8cdd371

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2283b8a48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d6778e21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d6778e21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11ad7f8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.629 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11ad7f8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1122.297 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11ad7f8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 1122.297 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11ad7f8de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1122.297 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ad7f8de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.297 ; gain = 566.109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1122.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Game_Top_Level_drc_opted.rpt -pb Game_Top_Level_drc_opted.pb -rpx Game_Top_Level_drc_opted.rpx
Command: report_drc -file Game_Top_Level_drc_opted.rpt -pb Game_Top_Level_drc_opted.pb -rpx Game_Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1122.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a07ef195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1122.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1122.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b88f09b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1124.148 ; gain = 1.852

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f21ba90c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f21ba90c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1125.801 ; gain = 3.504
Phase 1 Placer Initialization | Checksum: f21ba90c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173f6ad01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1125.801 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18259f9fe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.801 ; gain = 3.504
Phase 2 Global Placement | Checksum: 16da0f67f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16da0f67f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12a4a12d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11d01e2c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ee41fb8b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: ee41fb8b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13a31d716

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11842b585

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 171cea5e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 171cea5e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f6645d0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.801 ; gain = 3.504
Phase 3 Detail Placement | Checksum: f6645d0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.801 ; gain = 3.504

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1009a583d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1009a583d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1157.984 ; gain = 35.688
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688
Phase 4.1 Post Commit Optimization | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11dd10d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11dd10d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688
Ending Placer Task | Checksum: 101f01bf9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1157.984 ; gain = 35.688
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1157.984 ; gain = 35.688
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1165.559 ; gain = 7.574
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Game_Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1165.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Game_Top_Level_utilization_placed.rpt -pb Game_Top_Level_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1165.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Game_Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1165.559 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4be45eba ConstDB: 0 ShapeSum: b60bbd3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1260.539 ; gain = 94.980
Post Restoration Checksum: NetGraph: 464757d9 NumContArr: d9b9b08b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1260.539 ; gain = 94.980

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1266.527 ; gain = 100.969

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1266.527 ; gain = 100.969
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ce8e7dcb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1273.816 ; gain = 108.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.650  | TNS=0.000  | WHS=-0.130 | THS=-6.495 |

Phase 2 Router Initialization | Checksum: 1ccd7f2b8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1274.898 ; gain = 109.340

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ed40c513

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.934 ; gain = 110.375

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2061
 Number of Nodes with overlaps = 920
 Number of Nodes with overlaps = 632
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.208 | TNS=-0.208 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19684a1f8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1277.531 ; gain = 111.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 518
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-0.189 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25b42c3b6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.020 ; gain = 114.461
Phase 4 Rip-up And Reroute | Checksum: 25b42c3b6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.020 ; gain = 114.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 295b12be8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.020 ; gain = 114.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.110 | TNS=-0.110 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f6a59f36

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6a59f36

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961
Phase 5 Delay and Skew Optimization | Checksum: 1f6a59f36

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 292b233e9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.089 | TNS=-0.089 | WHS=0.108  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd4932d5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961
Phase 6 Post Hold Fix | Checksum: 1bd4932d5

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.30503 %
  Global Horizontal Routing Utilization  = 1.44183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 232c49f6b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 232c49f6b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25788814a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.089 | TNS=-0.089 | WHS=0.108  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25788814a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1282.520 ; gain = 116.961

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 1282.520 ; gain = 116.961
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1282.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Game_Top_Level_drc_routed.rpt -pb Game_Top_Level_drc_routed.pb -rpx Game_Top_Level_drc_routed.rpx
Command: report_drc -file Game_Top_Level_drc_routed.rpt -pb Game_Top_Level_drc_routed.pb -rpx Game_Top_Level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
Command: report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Game_Top_Level_route_status.rpt -pb Game_Top_Level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Game_Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Game_Top_Level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Game_Top_Level_bus_skew_routed.rpt -pb Game_Top_Level_bus_skew_routed.pb -rpx Game_Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 20:24:19 2018...

*** Running vivado
    with args -log Game_Top_Level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Game_Top_Level.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Game_Top_Level.tcl -notrace
Command: link_design -top Game_Top_Level -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc]
Finished Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 555.137 ; gain = 327.719
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.858 . Memory (MB): peak = 566.379 ; gain = 11.242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 130248eb4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1121.504 ; gain = 555.125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d8cdd371

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2283b8a48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d6778e21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.509 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d6778e21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11ad7f8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11ad7f8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.741 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1121.504 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11ad7f8de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1121.504 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11ad7f8de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1121.504 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ad7f8de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1121.504 ; gain = 566.367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1121.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Game_Top_Level_drc_opted.rpt -pb Game_Top_Level_drc_opted.pb -rpx Game_Top_Level_drc_opted.rpx
Command: report_drc -file Game_Top_Level_drc_opted.rpt -pb Game_Top_Level_drc_opted.pb -rpx Game_Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1121.504 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a07ef195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1121.504 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1121.504 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b88f09b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1121.504 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f21ba90c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f21ba90c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.910 ; gain = 3.406
Phase 1 Placer Initialization | Checksum: f21ba90c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173f6ad01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1124.910 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18259f9fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406
Phase 2 Global Placement | Checksum: 16da0f67f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16da0f67f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12a4a12d9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11d01e2c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ee41fb8b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: ee41fb8b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13a31d716

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11842b585

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 171cea5e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 171cea5e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f6645d0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.910 ; gain = 3.406
Phase 3 Detail Placement | Checksum: f6645d0c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.910 ; gain = 3.406

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1009a583d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1009a583d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.461 ; gain = 34.957
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957
Phase 4.1 Post Commit Optimization | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 972375c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 11dd10d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11dd10d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957
Ending Placer Task | Checksum: 101f01bf9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1156.461 ; gain = 34.957
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1156.461 ; gain = 34.957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1164.035 ; gain = 7.574
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Game_Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1164.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Game_Top_Level_utilization_placed.rpt -pb Game_Top_Level_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1164.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Game_Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1164.035 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4be45eba ConstDB: 0 ShapeSum: b60bbd3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1258.875 ; gain = 94.840
Post Restoration Checksum: NetGraph: 464757d9 NumContArr: d9b9b08b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1258.875 ; gain = 94.840

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1264.863 ; gain = 100.828

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 120010864

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1264.863 ; gain = 100.828
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ce8e7dcb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1272.148 ; gain = 108.113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.650  | TNS=0.000  | WHS=-0.130 | THS=-6.495 |

Phase 2 Router Initialization | Checksum: 1ccd7f2b8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1272.488 ; gain = 108.453

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ed40c513

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1273.523 ; gain = 109.488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2061
 Number of Nodes with overlaps = 920
 Number of Nodes with overlaps = 632
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 186
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.208 | TNS=-0.208 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19684a1f8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.215 ; gain = 111.180

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 518
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-0.189 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25b42c3b6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1278.008 ; gain = 113.973
Phase 4 Rip-up And Reroute | Checksum: 25b42c3b6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1278.008 ; gain = 113.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 295b12be8

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1278.008 ; gain = 113.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.110 | TNS=-0.110 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f6a59f36

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f6a59f36

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660
Phase 5 Delay and Skew Optimization | Checksum: 1f6a59f36

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 292b233e9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.089 | TNS=-0.089 | WHS=0.108  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd4932d5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660
Phase 6 Post Hold Fix | Checksum: 1bd4932d5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.30503 %
  Global Horizontal Routing Utilization  = 1.44183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 232c49f6b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 232c49f6b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1280.695 ; gain = 116.660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25788814a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1280.695 ; gain = 116.660

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.089 | TNS=-0.089 | WHS=0.108  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25788814a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1280.695 ; gain = 116.660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1280.695 ; gain = 116.660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1280.695 ; gain = 116.660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1280.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Game_Top_Level_drc_routed.rpt -pb Game_Top_Level_drc_routed.pb -rpx Game_Top_Level_drc_routed.rpx
Command: report_drc -file Game_Top_Level_drc_routed.rpt -pb Game_Top_Level_drc_routed.pb -rpx Game_Top_Level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
Command: report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Game_Top_Level_route_status.rpt -pb Game_Top_Level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Game_Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Game_Top_Level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Game_Top_Level_bus_skew_routed.rpt -pb Game_Top_Level_bus_skew_routed.pb -rpx Game_Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 20:39:40 2018...

*** Running vivado
    with args -log Game_Top_Level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Game_Top_Level.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Game_Top_Level.tcl -notrace
Command: link_design -top Game_Top_Level -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc]
Finished Parsing XDC File [C:/Vivado_Git/VGA_Reaction_Game/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 555.707 ; gain = 328.516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.839 . Memory (MB): peak = 566.578 ; gain = 10.871

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 180fe66f7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1123.074 ; gain = 556.496

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13be74048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 173fbd52d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 112e71123

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 112e71123

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1517049e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1517049e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1123.074 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1517049e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1123.074 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1517049e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1123.074 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1517049e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.074 ; gain = 567.367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1123.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Game_Top_Level_drc_opted.rpt -pb Game_Top_Level_drc_opted.pb -rpx Game_Top_Level_drc_opted.rpx
Command: report_drc -file Game_Top_Level_drc_opted.rpt -pb Game_Top_Level_drc_opted.pb -rpx Game_Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1123.074 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7e6a7222

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1123.074 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1123.074 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 182d13db5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1124.871 ; gain = 1.797

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e0ad0b6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e0ad0b6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.340 ; gain = 3.266
Phase 1 Placer Initialization | Checksum: 1e0ad0b6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bdef95d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1126.340 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 26b2752ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266
Phase 2 Global Placement | Checksum: 214548505

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 214548505

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 204229923

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1671a41c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1671a41c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1671a41c4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ab0d816c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 247b7d4eb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 233241dda

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 233241dda

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.340 ; gain = 3.266
Phase 3 Detail Placement | Checksum: 233241dda

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.340 ; gain = 3.266

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18eb28c2f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18eb28c2f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1156.781 ; gain = 33.707
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ef60ba00

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707
Phase 4.1 Post Commit Optimization | Checksum: ef60ba00

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef60ba00

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef60ba00

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12005a8ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12005a8ae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707
Ending Placer Task | Checksum: 111007fe2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1156.781 ; gain = 33.707
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1156.781 ; gain = 33.707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1164.352 ; gain = 7.570
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Game_Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1164.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Game_Top_Level_utilization_placed.rpt -pb Game_Top_Level_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1164.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Game_Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1164.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c674c889 ConstDB: 0 ShapeSum: 4a8bb759 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e73d0dee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1264.848 ; gain = 100.496
Post Restoration Checksum: NetGraph: 76c9c5d6 NumContArr: 70734818 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e73d0dee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1264.848 ; gain = 100.496

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e73d0dee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1270.836 ; gain = 106.484

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e73d0dee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1270.836 ; gain = 106.484
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ba2615e6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1275.668 ; gain = 111.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.707  | TNS=0.000  | WHS=-0.117 | THS=-6.705 |

Phase 2 Router Initialization | Checksum: 2429ed587

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1276.793 ; gain = 112.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1198d0d8b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1278.012 ; gain = 113.660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1765
 Number of Nodes with overlaps = 782
 Number of Nodes with overlaps = 461
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.113 | TNS=-0.113 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20e9455d2

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1279.020 ; gain = 114.668

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.071  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17d010cb0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1279.020 ; gain = 114.668
Phase 4 Rip-up And Reroute | Checksum: 17d010cb0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1279.020 ; gain = 114.668

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17d010cb0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17d010cb0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668
Phase 5 Delay and Skew Optimization | Checksum: 17d010cb0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f09ff9a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.150  | TNS=0.000  | WHS=0.133  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17f09ff9a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668
Phase 6 Post Hold Fix | Checksum: 17f09ff9a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14717 %
  Global Horizontal Routing Utilization  = 1.23529 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16baa8db2

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1279.020 ; gain = 114.668

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16baa8db2

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.066 ; gain = 116.715

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d8878084

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.066 ; gain = 116.715

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.150  | TNS=0.000  | WHS=0.133  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d8878084

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.066 ; gain = 116.715
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.066 ; gain = 116.715

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1281.066 ; gain = 116.715
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.565 . Memory (MB): peak = 1284.227 ; gain = 3.160
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Game_Top_Level_drc_routed.rpt -pb Game_Top_Level_drc_routed.pb -rpx Game_Top_Level_drc_routed.rpx
Command: report_drc -file Game_Top_Level_drc_routed.rpt -pb Game_Top_Level_drc_routed.pb -rpx Game_Top_Level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/Game_Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
Command: report_power -file Game_Top_Level_power_routed.rpt -pb Game_Top_Level_power_summary_routed.pb -rpx Game_Top_Level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Game_Top_Level_route_status.rpt -pb Game_Top_Level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Game_Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Game_Top_Level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Game_Top_Level_bus_skew_routed.rpt -pb Game_Top_Level_bus_skew_routed.pb -rpx Game_Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 20:49:56 2018...
