13:22:47 INFO  : Registering command handlers for SDK TCF services
13:22:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab1\lab1.sdk\temp_xsdb_launch_script.tcl
13:22:50 INFO  : XSCT server has started successfully.
13:22:50 INFO  : Successfully done setting XSCT server connection channel  
13:22:50 INFO  : Processing command line option -hwspec D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper.hdf.
13:22:50 INFO  : Successfully done setting SDK workspace  
13:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:49 INFO  : 'jtag frequency' command is executed.
13:24:49 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : 'stop' command is executed.
13:24:49 INFO  : 'ps7_init' command is executed.
13:24:49 INFO  : 'ps7_post_config' command is executed.
13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:49 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:49 INFO  : 'con' command is executed.
13:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:24:49 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mem_test.elf_on_local.tcl'
13:25:11 INFO  : Disconnected from the channel tcfchan#1.
13:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:25:12 INFO  : 'jtag frequency' command is executed.
13:25:12 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:12 INFO  : Context for 'APU' is selected.
13:25:13 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:13 INFO  : Context for 'APU' is selected.
13:25:13 INFO  : 'stop' command is executed.
13:25:13 INFO  : 'ps7_init' command is executed.
13:25:13 INFO  : 'ps7_post_config' command is executed.
13:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:14 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:14 INFO  : 'con' command is executed.
13:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:25:14 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mem_test.elf_on_local.tcl'
13:25:28 INFO  : Disconnected from the channel tcfchan#2.
13:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:25:29 INFO  : 'jtag frequency' command is executed.
13:25:29 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:29 INFO  : Context for 'APU' is selected.
13:25:30 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:31 INFO  : Context for 'APU' is selected.
13:25:31 INFO  : 'stop' command is executed.
13:25:31 INFO  : 'ps7_init' command is executed.
13:25:31 INFO  : 'ps7_post_config' command is executed.
13:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:31 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab1/lab1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:31 INFO  : 'con' command is executed.
13:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:25:31 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mem_test.elf_on_local.tcl'
13:25:39 INFO  : Disconnected from the channel tcfchan#3.
14:18:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
14:18:26 INFO  : XSCT server has started successfully.
14:18:26 INFO  : Successfully done setting XSCT server connection channel  
14:18:26 INFO  : Successfully done setting SDK workspace  
14:18:30 INFO  : Registering command handlers for SDK TCF services
14:18:30 INFO  : Processing command line option -hwspec D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper.hdf.
14:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:50 INFO  : 'fpga -state' command is executed.
14:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:51 INFO  : 'jtag frequency' command is executed.
14:31:51 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:31:51 INFO  : Context for 'APU' is selected.
14:31:51 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:51 INFO  : Context for 'APU' is selected.
14:31:52 INFO  : 'stop' command is executed.
14:31:52 INFO  : 'ps7_init' command is executed.
14:31:52 INFO  : 'ps7_post_config' command is executed.
14:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:52 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:52 INFO  : Memory regions updated for context APU
14:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:52 INFO  : 'con' command is executed.
14:31:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:52 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
14:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:58 INFO  : FPGA configured successfully with bitstream "D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:32:04 INFO  : Disconnected from the channel tcfchan#1.
14:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:32:05 INFO  : 'fpga -state' command is executed.
14:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:05 INFO  : 'jtag frequency' command is executed.
14:32:05 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:32:05 INFO  : Context for 'APU' is selected.
14:32:05 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:05 INFO  : Context for 'APU' is selected.
14:32:05 INFO  : 'stop' command is executed.
14:32:05 INFO  : 'ps7_init' command is executed.
14:32:05 INFO  : 'ps7_post_config' command is executed.
14:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:06 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/TestApp/Debug/TestApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab2/lab2.sdk/TestApp/Debug/TestApp.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:06 INFO  : Memory regions updated for context APU
14:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:06 INFO  : 'con' command is executed.
14:32:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:32:06 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab2\lab2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testapp.elf_on_local.tcl'
14:34:49 INFO  : Disconnected from the channel tcfchan#2.
15:14:34 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab3\lab3.sdk\temp_xsdb_launch_script.tcl
15:14:36 INFO  : XSCT server has started successfully.
15:14:37 INFO  : Successfully done setting XSCT server connection channel  
15:14:37 INFO  : Successfully done setting SDK workspace  
15:14:41 INFO  : Registering command handlers for SDK TCF services
15:14:41 INFO  : Processing command line option -hwspec D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab3/lab3.sdk/system_wrapper.hdf.
15:37:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
15:37:50 INFO  : XSCT server has started successfully.
15:37:52 INFO  : Successfully done setting XSCT server connection channel  
15:37:52 INFO  : Successfully done setting SDK workspace  
15:37:53 INFO  : Registering command handlers for SDK TCF services
15:37:54 INFO  : Processing command line option -hwspec D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper.hdf.
16:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:31 INFO  : FPGA configured successfully with bitstream "D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
16:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:36 INFO  : 'fpga -state' command is executed.
16:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:36 INFO  : 'jtag frequency' command is executed.
16:07:36 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
16:07:36 INFO  : Context for 'APU' is selected.
16:07:36 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf'.
16:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:37 INFO  : Context for 'APU' is selected.
16:07:37 INFO  : 'stop' command is executed.
16:07:37 INFO  : 'ps7_init' command is executed.
16:07:37 INFO  : 'ps7_post_config' command is executed.
16:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:37 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:37 INFO  : Memory regions updated for context APU
16:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:37 INFO  : 'con' command is executed.
16:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:37 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
16:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:14 INFO  : FPGA configured successfully with bitstream "D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab4/lab4.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
16:25:19 INFO  : Inferring section assignments and sizes from elf file: D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab4\lab4.sdk\lab4\Debug\lab4.elf
16:25:28 INFO  : Successfully generated D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab4\lab4.sdk\lab4\src\lscript.ld.
16:25:28 INFO  : Applying linker script to all configurations of project lab4.
16:25:28 INFO  : Setting rebuild state to true for all configurations of project lab4.
16:26:40 INFO  : Disconnected from the channel tcfchan#1.
16:33:43 INFO  : Registering command handlers for SDK TCF services
16:33:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab5\lab5.sdk\temp_xsdb_launch_script.tcl
16:33:45 INFO  : XSCT server has started successfully.
16:33:45 INFO  : Successfully done setting XSCT server connection channel  
16:33:45 INFO  : Processing command line option -hwspec D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper.hdf.
16:33:45 INFO  : Successfully done setting SDK workspace  
16:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:54:38 INFO  : FPGA configured successfully with bitstream "D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
16:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:54:43 INFO  : 'fpga -state' command is executed.
16:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:43 INFO  : 'jtag frequency' command is executed.
16:54:43 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
16:54:43 INFO  : Context for 'APU' is selected.
16:54:43 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system.hdf'.
16:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:43 INFO  : Context for 'APU' is selected.
16:54:43 INFO  : 'stop' command is executed.
16:54:44 INFO  : 'ps7_init' command is executed.
16:54:44 INFO  : 'ps7_post_config' command is executed.
16:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:44 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:44 INFO  : Memory regions updated for context APU
16:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:45 INFO  : 'con' command is executed.
16:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:54:45 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab5\lab5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab5.elf_on_local.tcl'
16:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:00 INFO  : FPGA configured successfully with bitstream "D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system_wrapper.bit"
16:55:06 INFO  : Disconnected from the channel tcfchan#1.
16:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:07 INFO  : 'fpga -state' command is executed.
16:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:07 INFO  : 'jtag frequency' command is executed.
16:55:07 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
16:55:07 INFO  : Context for 'APU' is selected.
16:55:07 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system.hdf'.
16:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:07 INFO  : Context for 'APU' is selected.
16:55:07 INFO  : 'stop' command is executed.
16:55:07 INFO  : 'ps7_init' command is executed.
16:55:07 INFO  : 'ps7_post_config' command is executed.
16:55:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:08 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:08 INFO  : Memory regions updated for context APU
16:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:08 INFO  : 'con' command is executed.
16:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:08 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab5\lab5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab5.elf_on_local.tcl'
16:56:11 INFO  : Disconnected from the channel tcfchan#2.
16:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:12 INFO  : 'fpga -state' command is executed.
16:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:13 INFO  : 'jtag frequency' command is executed.
16:56:13 INFO  : Sourcing of 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/ps7_init.tcl' is done.
16:56:13 INFO  : Context for 'APU' is selected.
16:56:13 INFO  : Hardware design information is loaded from 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system.hdf'.
16:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:13 INFO  : Context for 'APU' is selected.
16:56:13 INFO  : 'stop' command is executed.
16:56:13 INFO  : 'ps7_init' command is executed.
16:56:13 INFO  : 'ps7_post_config' command is executed.
16:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:13 INFO  : The application 'D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/system_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/github/Embedded-System-Design-Flow-on-Zynq/labsolutions/embedded/2018_2_pynq_z2_labsolution/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:13 INFO  : Memory regions updated for context APU
16:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:13 INFO  : 'con' command is executed.
16:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:13 INFO  : Launch script is exported to file 'D:\github\Embedded-System-Design-Flow-on-Zynq\labsolutions\embedded\2018_2_pynq_z2_labsolution\lab5\lab5.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab5.elf_on_local.tcl'
17:01:16 INFO  : Disconnected from the channel tcfchan#3.
