library ieee;
use ieee std_logic_1164;
use ieee std_logic_arith;
use ieee std_logic_unsigned;

entity D_FF is
port (D,clock: in std_logic
		Q: out std_logic);
	end D_FF;
architecture behavioral of D_FF is
begin
process(clock)
begin
if(clock='1' and clock'event) then
Q<= D;
end if;
end process;
end behavioral;

