vendor_name = ModelSim
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v
source_file = 1, /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/db/RESDMAC.cbx.xml
design_name = RESDMAC
instance = comp, \u_SCSI_SM|INCBO_o , u_SCSI_SM|INCBO_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~14 , u_CPU_SM|u_cpudff1|cpudff1_d~14, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1 , u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~15 , u_CPU_SM|u_cpudff1|cpudff1_d~15, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~0 , u_CPU_SM|u_cpudff3|cpudff3_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3b~4 , u_CPU_SM|u_cpudff3|p3b~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3c~1 , u_CPU_SM|u_cpudff3|p3c~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~1 , u_CPU_SM|u_cpudff3|cpudff3_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3a~0 , u_CPU_SM|u_cpudff3|p3a~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|p4a~2 , u_CPU_SM|u_cpudff4|p4a~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~5 , u_CPU_SM|u_cpudff4|cpudff4_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~3 , u_CPU_SM|u_cpudff2|cpudff2_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~4 , u_CPU_SM|u_cpudff2|cpudff2_d~4, RESDMAC, 1
instance = comp, \u_SCSI_SM|CCPUREQ , u_SCSI_SM|CCPUREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E0~0 , u_SCSI_SM|u_scsi_sm_inputs|E0~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|WDREGREQ , u_registers|u_addr_decoder|WDREGREQ, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_d , u_SCSI_SM|RDFIFO_d, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_d , u_SCSI_SM|RIFIFO_d, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|SP_DMA~1 , u_registers|u_addr_decoder|SP_DMA~1, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CLR_INT~0 , u_registers|u_addr_decoder|CLR_INT~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CONTR_WR , u_registers|u_addr_decoder|CONTR_WR, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_P , u_registers|u_registers_istr|INT_P, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[8] , u_datapath|u_datapath_output|LD_LATCH[8], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[1] , u_datapath|u_datapath_output|UD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[3] , u_datapath|u_datapath_output|UD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[4] , u_datapath|u_datapath_output|UD_LATCH[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[5] , u_datapath|u_datapath_output|UD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[8] , u_datapath|u_datapath_output|UD_LATCH[8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][8] , int_fifo|BUFFER[0][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][24] , int_fifo|BUFFER[6][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][24] , int_fifo|BUFFER[5][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][24] , int_fifo|BUFFER[4][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~0 , int_fifo|Mux7~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][24] , int_fifo|BUFFER[7][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~1 , int_fifo|Mux7~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][24] , int_fifo|BUFFER[1][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][24] , int_fifo|BUFFER[2][24], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][24] , int_fifo|BUFFER[0][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~2 , int_fifo|Mux7~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][24] , int_fifo|BUFFER[3][24], RESDMAC, 1
instance = comp, \int_fifo|Mux7~3 , int_fifo|Mux7~3, RESDMAC, 1
instance = comp, \int_fifo|Mux7~4 , int_fifo|Mux7~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][0] , int_fifo|BUFFER[7][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][0] , int_fifo|BUFFER[3][0], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ACR_WR , u_registers|u_addr_decoder|ACR_WR, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|clk , int_fifo|u_full_empty_ctr|clk, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ST_DMA~0 , u_registers|u_addr_decoder|ST_DMA~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|FLUSH_ , u_registers|u_addr_decoder|FLUSH_, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E0~0 , u_CPU_SM|u_CPU_SM_inputs|E0~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|BO1_CLK , int_fifo|u_byte_ptr|BO1_CLK, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|INCBO~0 , u_SCSI_SM|u_scsi_sm_outputs|INCBO~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|F2S~2 , u_SCSI_SM|u_scsi_sm_outputs|F2S~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[3] , u_SCSI_SM|u_scsi_sm_inputs|E[3], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[4] , u_SCSI_SM|u_scsi_sm_inputs|E[4], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~9 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~6 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~7 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~7, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][1] , int_fifo|BUFFER[0][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][2] , int_fifo|BUFFER[6][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][3] , int_fifo|BUFFER[6][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][3] , int_fifo|BUFFER[3][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][4] , int_fifo|BUFFER[4][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][4] , int_fifo|BUFFER[1][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][5] , int_fifo|BUFFER[0][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][9] , int_fifo|BUFFER[6][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][9] , int_fifo|BUFFER[3][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][11] , int_fifo|BUFFER[6][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][11] , int_fifo|BUFFER[5][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][11] , int_fifo|BUFFER[4][11], RESDMAC, 1
instance = comp, \int_fifo|Mux20~0 , int_fifo|Mux20~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][11] , int_fifo|BUFFER[7][11], RESDMAC, 1
instance = comp, \int_fifo|Mux20~1 , int_fifo|Mux20~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][12] , int_fifo|BUFFER[7][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][12] , int_fifo|BUFFER[3][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][13] , int_fifo|BUFFER[0][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][17] , int_fifo|BUFFER[6][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][17] , int_fifo|BUFFER[5][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][17] , int_fifo|BUFFER[4][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~0 , int_fifo|Mux14~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][17] , int_fifo|BUFFER[7][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~1 , int_fifo|Mux14~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][17] , int_fifo|BUFFER[1][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][17] , int_fifo|BUFFER[2][17], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][17] , int_fifo|BUFFER[0][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~2 , int_fifo|Mux14~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][17] , int_fifo|BUFFER[3][17], RESDMAC, 1
instance = comp, \int_fifo|Mux14~3 , int_fifo|Mux14~3, RESDMAC, 1
instance = comp, \int_fifo|Mux14~4 , int_fifo|Mux14~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][18] , int_fifo|BUFFER[6][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][19] , int_fifo|BUFFER[6][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][19] , int_fifo|BUFFER[5][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][19] , int_fifo|BUFFER[4][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~0 , int_fifo|Mux12~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][19] , int_fifo|BUFFER[7][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~1 , int_fifo|Mux12~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][19] , int_fifo|BUFFER[1][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][19] , int_fifo|BUFFER[2][19], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][19] , int_fifo|BUFFER[0][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~2 , int_fifo|Mux12~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][19] , int_fifo|BUFFER[3][19], RESDMAC, 1
instance = comp, \int_fifo|Mux12~3 , int_fifo|Mux12~3, RESDMAC, 1
instance = comp, \int_fifo|Mux12~4 , int_fifo|Mux12~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][20] , int_fifo|BUFFER[6][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][20] , int_fifo|BUFFER[5][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][20] , int_fifo|BUFFER[4][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~0 , int_fifo|Mux11~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][20] , int_fifo|BUFFER[7][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~1 , int_fifo|Mux11~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][20] , int_fifo|BUFFER[1][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][20] , int_fifo|BUFFER[2][20], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][20] , int_fifo|BUFFER[0][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~2 , int_fifo|Mux11~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][20] , int_fifo|BUFFER[3][20], RESDMAC, 1
instance = comp, \int_fifo|Mux11~3 , int_fifo|Mux11~3, RESDMAC, 1
instance = comp, \int_fifo|Mux11~4 , int_fifo|Mux11~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][21] , int_fifo|BUFFER[6][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][21] , int_fifo|BUFFER[5][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][21] , int_fifo|BUFFER[4][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~0 , int_fifo|Mux10~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][21] , int_fifo|BUFFER[7][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~1 , int_fifo|Mux10~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][21] , int_fifo|BUFFER[1][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][21] , int_fifo|BUFFER[2][21], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][21] , int_fifo|BUFFER[0][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~2 , int_fifo|Mux10~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][21] , int_fifo|BUFFER[3][21], RESDMAC, 1
instance = comp, \int_fifo|Mux10~3 , int_fifo|Mux10~3, RESDMAC, 1
instance = comp, \int_fifo|Mux10~4 , int_fifo|Mux10~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][22] , int_fifo|BUFFER[6][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][27] , int_fifo|BUFFER[1][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][28] , int_fifo|BUFFER[3][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][29] , int_fifo|BUFFER[6][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][29] , int_fifo|BUFFER[5][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][30] , int_fifo|BUFFER[6][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][31] , int_fifo|BUFFER[6][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][31] , int_fifo|BUFFER[1][31], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|F2S~3 , u_SCSI_SM|u_scsi_sm_outputs|F2S~3, RESDMAC, 1
instance = comp, \u_datapath|ID[24]~1 , u_datapath|ID[24]~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 , u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ST_DMA , u_registers|u_addr_decoder|ST_DMA, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[2] , u_registers|u_registers_term|TERM_COUNTER[2], RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[1] , u_registers|u_registers_term|TERM_COUNTER[1], RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[0] , u_registers|u_registers_term|TERM_COUNTER[0], RESDMAC, 1
instance = comp, \rtl~0 , rtl~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK , u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK, RESDMAC, 1
instance = comp, \u_datapath|ID[17]~13 , u_datapath|ID[17]~13, RESDMAC, 1
instance = comp, \u_datapath|ID[19]~15 , u_datapath|ID[19]~15, RESDMAC, 1
instance = comp, \u_datapath|ID[20]~16 , u_datapath|ID[20]~16, RESDMAC, 1
instance = comp, \u_datapath|ID[21]~17 , u_datapath|ID[21]~17, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~2 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~3 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~3, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS~4 , int_fifo|u_write_strobes|LLWS~4, RESDMAC, 1
instance = comp, \u_CPU_SM|INCNO , u_CPU_SM|INCNO, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCNO_o , u_SCSI_SM|INCNO_o, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LMWS , int_fifo|u_write_strobes|LMWS, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UUWS , int_fifo|u_write_strobes|UUWS, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[2]~0 , u_registers|u_registers_term|TERM_COUNTER[2]~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[1]~1 , u_registers|u_registers_term|TERM_COUNTER[1]~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|TERM_COUNTER[0]~2 , u_registers|u_registers_term|TERM_COUNTER[0]~2, RESDMAC, 1
instance = comp, \u_CPU_SM|PLHW , u_CPU_SM|PLHW, RESDMAC, 1
instance = comp, \u_CPU_SM|INCNI , u_CPU_SM|INCNI, RESDMAC, 1
instance = comp, \u_SCSI_SM|INCNI_o , u_SCSI_SM|INCNI_o, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|INCNO~0 , u_SCSI_SM|u_scsi_sm_outputs|INCNO~0, RESDMAC, 1
instance = comp, \u_CPU_SM|PLLW , u_CPU_SM|PLLW, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 , u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 , u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0 , u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|INCNI~0 , u_SCSI_SM|u_scsi_sm_outputs|INCNI~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~24 , u_CPU_SM|u_cpudff1|cpudff1_d~24, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~25 , u_CPU_SM|u_cpudff1|cpudff1_d~25, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UMWS , int_fifo|u_write_strobes|UMWS, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS , int_fifo|u_write_strobes|LLWS, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~15 , u_CPU_SM|u_cpudff4|cpudff4_d~15, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LMWS~clkctrl , int_fifo|u_write_strobes|LMWS~clkctrl, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UMWS~clkctrl , int_fifo|u_write_strobes|UMWS~clkctrl, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|LLWS~clkctrl , int_fifo|u_write_strobes|LLWS~clkctrl, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|clk~clkctrl , int_fifo|u_full_empty_ctr|clk~clkctrl, RESDMAC, 1
instance = comp, \u_CPU_SM|PDS~clkctrl , u_CPU_SM|PDS~clkctrl, RESDMAC, 1
instance = comp, \u_CPU_SM|PAS~clkctrl , u_CPU_SM|PAS~clkctrl, RESDMAC, 1
instance = comp, \int_fifo|u_write_strobes|UUWS~clkctrl , int_fifo|u_write_strobes|UUWS~clkctrl, RESDMAC, 1
instance = comp, \u_SCSI_SM|CCPUREQ~feeder , u_SCSI_SM|CCPUREQ~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][0]~feeder , int_fifo|BUFFER[7][0]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][24]~feeder , int_fifo|BUFFER[4][24]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][4]~feeder , int_fifo|BUFFER[1][4]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][4]~feeder , int_fifo|BUFFER[4][4]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][9]~feeder , int_fifo|BUFFER[6][9]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][11]~feeder , int_fifo|BUFFER[4][11]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][12]~feeder , int_fifo|BUFFER[7][12]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][13]~feeder , int_fifo|BUFFER[0][13]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][17]~feeder , int_fifo|BUFFER[6][17]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][17]~feeder , int_fifo|BUFFER[0][17]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][18]~feeder , int_fifo|BUFFER[6][18]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][19]~feeder , int_fifo|BUFFER[6][19]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][19]~feeder , int_fifo|BUFFER[0][19]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][20]~feeder , int_fifo|BUFFER[5][20]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][29]~feeder , int_fifo|BUFFER[6][29]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][29]~feeder , int_fifo|BUFFER[5][29]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][31]~feeder , int_fifo|BUFFER[6][31]~feeder, RESDMAC, 1
instance = comp, \LHW~feeder , LHW~feeder, RESDMAC, 1
instance = comp, \LLW~feeder , LLW~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][1]~feeder , int_fifo|BUFFER[0][1]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][2]~feeder , int_fifo|BUFFER[6][2]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][3]~feeder , int_fifo|BUFFER[6][3]~feeder, RESDMAC, 1
instance = comp, \R_W~I , R_W, RESDMAC, 1
instance = comp, \_AS~I , _AS, RESDMAC, 1
instance = comp, \_DSACK[0]~I , _DSACK[0], RESDMAC, 1
instance = comp, \_DSACK[1]~I , _DSACK[1], RESDMAC, 1
instance = comp, \DATA[0]~I , DATA[0], RESDMAC, 1
instance = comp, \DATA[1]~I , DATA[1], RESDMAC, 1
instance = comp, \DATA[2]~I , DATA[2], RESDMAC, 1
instance = comp, \DATA[3]~I , DATA[3], RESDMAC, 1
instance = comp, \DATA[4]~I , DATA[4], RESDMAC, 1
instance = comp, \DATA[5]~I , DATA[5], RESDMAC, 1
instance = comp, \DATA[6]~I , DATA[6], RESDMAC, 1
instance = comp, \DATA[7]~I , DATA[7], RESDMAC, 1
instance = comp, \DATA[8]~I , DATA[8], RESDMAC, 1
instance = comp, \DATA[9]~I , DATA[9], RESDMAC, 1
instance = comp, \DATA[10]~I , DATA[10], RESDMAC, 1
instance = comp, \DATA[11]~I , DATA[11], RESDMAC, 1
instance = comp, \DATA[12]~I , DATA[12], RESDMAC, 1
instance = comp, \DATA[13]~I , DATA[13], RESDMAC, 1
instance = comp, \DATA[14]~I , DATA[14], RESDMAC, 1
instance = comp, \DATA[15]~I , DATA[15], RESDMAC, 1
instance = comp, \DATA[16]~I , DATA[16], RESDMAC, 1
instance = comp, \DATA[17]~I , DATA[17], RESDMAC, 1
instance = comp, \DATA[18]~I , DATA[18], RESDMAC, 1
instance = comp, \DATA[19]~I , DATA[19], RESDMAC, 1
instance = comp, \DATA[20]~I , DATA[20], RESDMAC, 1
instance = comp, \DATA[21]~I , DATA[21], RESDMAC, 1
instance = comp, \DATA[22]~I , DATA[22], RESDMAC, 1
instance = comp, \DATA[23]~I , DATA[23], RESDMAC, 1
instance = comp, \DATA[24]~I , DATA[24], RESDMAC, 1
instance = comp, \DATA[25]~I , DATA[25], RESDMAC, 1
instance = comp, \DATA[26]~I , DATA[26], RESDMAC, 1
instance = comp, \DATA[27]~I , DATA[27], RESDMAC, 1
instance = comp, \DATA[28]~I , DATA[28], RESDMAC, 1
instance = comp, \DATA[29]~I , DATA[29], RESDMAC, 1
instance = comp, \DATA[30]~I , DATA[30], RESDMAC, 1
instance = comp, \DATA[31]~I , DATA[31], RESDMAC, 1
instance = comp, \_BGACK~I , _BGACK, RESDMAC, 1
instance = comp, \PD_PORT[0]~I , PD_PORT[0], RESDMAC, 1
instance = comp, \INTA~I , INTA, RESDMAC, 1
instance = comp, \_RST~I , _RST, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[2] , u_registers|u_registers_cntr|CNTR_O[2], RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT , u_registers|u_registers_istr|INT, RESDMAC, 1
instance = comp, \SCLK~I , SCLK, RESDMAC, 1
instance = comp, \SCLK~clkctrl , SCLK~clkctrl, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|BO0~0 , int_fifo|u_byte_ptr|BO0~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|BO0 , int_fifo|u_byte_ptr|BO0, RESDMAC, 1
instance = comp, \ADDR[5]~I , ADDR[5], RESDMAC, 1
instance = comp, \ADDR[3]~I , ADDR[3], RESDMAC, 1
instance = comp, \ADDR[6]~I , ADDR[6], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|SP_DMA~0 , u_registers|u_addr_decoder|SP_DMA~0, RESDMAC, 1
instance = comp, \ADDR[2]~I , ADDR[2], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|h_0C , u_registers|u_addr_decoder|h_0C, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|MUXZ~0 , int_fifo|u_byte_ptr|MUXZ~0, RESDMAC, 1
instance = comp, \int_fifo|u_byte_ptr|BO1 , int_fifo|u_byte_ptr|BO1, RESDMAC, 1
instance = comp, \_STERM~I , _STERM, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~0 , u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E56~0 , u_CPU_SM|u_CPU_SM_inputs|E56~0, RESDMAC, 1
instance = comp, \DSACK_LATCHED_[0]~1 , DSACK_LATCHED_[0]~1, RESDMAC, 1
instance = comp, \DSACK_LATCHED_[0] , DSACK_LATCHED_[0], RESDMAC, 1
instance = comp, \DSACK_LATCHED_[1]~0 , DSACK_LATCHED_[1]~0, RESDMAC, 1
instance = comp, \DSACK_LATCHED_[1] , DSACK_LATCHED_[1], RESDMAC, 1
instance = comp, \DSACK_CPU_SM~0 , DSACK_CPU_SM~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E23_sd~1 , u_CPU_SM|u_CPU_SM_inputs|E23_sd~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o~feeder , u_SCSI_SM|RIFIFO_o~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIRST_~0 , u_SCSI_SM|RIRST_~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RIFIFO_o , u_SCSI_SM|RIFIFO_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~2 , u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E23_sd~0 , u_CPU_SM|u_CPU_SM_inputs|E23_sd~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2a~3 , u_CPU_SM|u_cpudff2|p2a~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|p1a~0 , u_CPU_SM|u_cpudff1|p1a~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E32~0 , u_CPU_SM|u_CPU_SM_inputs|E32~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|p1a~1 , u_CPU_SM|u_cpudff1|p1a~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0 , u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E31~0 , u_CPU_SM|u_CPU_SM_inputs|E31~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~23 , u_CPU_SM|u_cpudff1|cpudff1_d~23, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E55~0 , u_CPU_SM|u_CPU_SM_inputs|E55~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~0 , u_CPU_SM|u_cpudff2|cpudff2_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 , u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3b~2 , u_CPU_SM|u_cpudff3|p3b~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s , u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F~0 , u_CPU_SM|u_CPU_SM_outputs|F~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F~1 , u_CPU_SM|u_CPU_SM_outputs|F~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F~2 , u_CPU_SM|u_CPU_SM_outputs|F~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F~3 , u_CPU_SM|u_CPU_SM_outputs|F~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 , u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|INCFIFO , u_CPU_SM|INCFIFO, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_o~feeder , u_SCSI_SM|RDFIFO_o~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDRST_~0 , u_SCSI_SM|RDRST_~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|RDFIFO_o , u_SCSI_SM|RDFIFO_o, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 , u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|DECFIFO , u_CPU_SM|DECFIFO, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 , int_fifo|u_full_empty_ctr|FIFOEMPTY~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 , int_fifo|u_full_empty_ctr|FIFOEMPTY~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[2]~5 , int_fifo|u_full_empty_ctr|COUNT[2]~5, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[2] , int_fifo|u_full_empty_ctr|COUNT[2], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT~3 , int_fifo|u_full_empty_ctr|COUNT~3, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[0]~0 , int_fifo|u_full_empty_ctr|COUNT[0]~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT~4 , int_fifo|u_full_empty_ctr|COUNT~4, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[0] , int_fifo|u_full_empty_ctr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL~1 , int_fifo|u_full_empty_ctr|FIFOFULL~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[1]~1 , int_fifo|u_full_empty_ctr|COUNT[1]~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[1]~2 , int_fifo|u_full_empty_ctr|COUNT[1]~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|COUNT[1] , int_fifo|u_full_empty_ctr|COUNT[1], RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL~0 , int_fifo|u_full_empty_ctr|FIFOFULL~0, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL~2 , int_fifo|u_full_empty_ctr|FIFOFULL~2, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOFULL , int_fifo|u_full_empty_ctr|FIFOFULL, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E32~1 , u_CPU_SM|u_CPU_SM_inputs|E32~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 , int_fifo|u_full_empty_ctr|FIFOEMPTY~1, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 , int_fifo|u_full_empty_ctr|FIFOEMPTY~3, RESDMAC, 1
instance = comp, \int_fifo|u_full_empty_ctr|FIFOEMPTY , int_fifo|u_full_empty_ctr|FIFOEMPTY, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E27~0 , u_CPU_SM|u_CPU_SM_inputs|E27~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E27~1 , u_CPU_SM|u_CPU_SM_inputs|E27~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~1 , u_CPU_SM|u_cpudff2|cpudff2_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3a~1 , u_CPU_SM|u_cpudff3|p3a~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0 , u_datapath|u_datapath_scsi|u_datapath_24dec|Z2~0, RESDMAC, 1
instance = comp, \LEFTOVERS~0 , LEFTOVERS~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E21~0 , u_CPU_SM|u_CPU_SM_inputs|E21~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|cpudff3_d~2 , u_CPU_SM|u_cpudff3|cpudff3_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[2]~feeder , u_CPU_SM|STATE[2]~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|CRESET_ , u_SCSI_SM|CRESET_, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[2] , u_CPU_SM|STATE[2], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E30_d~0 , u_CPU_SM|u_CPU_SM_inputs|E30_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E36_s_E47_s~0 , u_CPU_SM|u_CPU_SM_inputs|E36_s_E47_s~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|p1c~0 , u_CPU_SM|u_cpudff1|p1c~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~20 , u_CPU_SM|u_cpudff1|cpudff1_d~20, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~21 , u_CPU_SM|u_cpudff1|cpudff1_d~21, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~16 , u_CPU_SM|u_cpudff1|cpudff1_d~16, RESDMAC, 1
instance = comp, \u_registers|A1 , u_registers|A1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2, RESDMAC, 1
instance = comp, \_BG~I , _BG, RESDMAC, 1
instance = comp, \u_CPU_SM|BGRANT_~feeder , u_CPU_SM|BGRANT_~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|BGRANT_ , u_CPU_SM|BGRANT_, RESDMAC, 1
instance = comp, \aCYCLEDONE_~0 , aCYCLEDONE_~0, RESDMAC, 1
instance = comp, \aCYCLEDONE_~1 , aCYCLEDONE_~1, RESDMAC, 1
instance = comp, \u_CPU_SM|nCYCLEDONE , u_CPU_SM|nCYCLEDONE, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~0 , u_CPU_SM|u_cpudff5|cpudff5_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E12~0 , u_CPU_SM|u_CPU_SM_inputs|E12~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E12~1 , u_CPU_SM|u_CPU_SM_inputs|E12~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3c~0 , u_CPU_SM|u_cpudff3|p3c~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E53~4 , u_CPU_SM|u_CPU_SM_inputs|E53~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E26~0 , u_CPU_SM|u_CPU_SM_inputs|E26~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~17 , u_CPU_SM|u_cpudff1|cpudff1_d~17, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~18 , u_CPU_SM|u_cpudff1|cpudff1_d~18, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~19 , u_CPU_SM|u_cpudff1|cpudff1_d~19, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~22 , u_CPU_SM|u_cpudff1|cpudff1_d~22, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[0]~feeder , u_CPU_SM|STATE[0]~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[0] , u_CPU_SM|STATE[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2a~0 , u_CPU_SM|u_cpudff2|p2a~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~2 , u_CPU_SM|u_cpudff2|cpudff2_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E61~0 , u_CPU_SM|u_CPU_SM_inputs|E61~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~4 , u_CPU_SM|u_cpudff2|p2c~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~5 , u_CPU_SM|u_cpudff2|p2c~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~1 , u_CPU_SM|u_cpudff2|p2c~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~2 , u_CPU_SM|u_cpudff2|p2c~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~7 , u_CPU_SM|u_cpudff2|cpudff2_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E60~0 , u_CPU_SM|u_CPU_SM_inputs|E60~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E31~1 , u_CPU_SM|u_CPU_SM_inputs|E31~1, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8]~feeder , u_registers|u_registers_cntr|CNTR_O[8]~feeder, RESDMAC, 1
instance = comp, \ADDR[4]~I , ADDR[4], RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ISTR_RD_~0 , u_registers|u_addr_decoder|ISTR_RD_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CLR_DMAENA~0 , u_registers|u_registers_cntr|CLR_DMAENA~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[8] , u_registers|u_registers_cntr|CNTR_O[8], RESDMAC, 1
instance = comp, \u_CPU_SM|DMAENA , u_CPU_SM|DMAENA, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[1]~feeder , u_registers|u_registers_cntr|CNTR_O[1]~feeder, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[1] , u_registers|u_registers_cntr|CNTR_O[1], RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2a~1 , u_CPU_SM|u_cpudff2|p2a~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~9 , u_CPU_SM|u_cpudff2|cpudff2_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~3 , u_CPU_SM|u_cpudff2|p2c~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~0 , u_CPU_SM|u_cpudff2|p2c~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~5 , u_CPU_SM|u_cpudff2|cpudff2_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~6 , u_CPU_SM|u_cpudff2|cpudff2_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~10 , u_CPU_SM|u_cpudff2|cpudff2_d~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~11 , u_CPU_SM|u_cpudff2|cpudff2_d~11, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[1] , u_CPU_SM|STATE[1], RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~8 , u_CPU_SM|u_cpudff5|cpudff5_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E23_sd , u_CPU_SM|u_CPU_SM_inputs|E23_sd, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~5 , u_CPU_SM|u_cpudff5|cpudff5_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~6 , u_CPU_SM|u_cpudff5|cpudff5_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|p4a~1 , u_CPU_SM|u_cpudff4|p4a~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~7 , u_CPU_SM|u_cpudff5|cpudff5_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~9 , u_CPU_SM|u_cpudff5|cpudff5_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E5~2 , u_CPU_SM|u_CPU_SM_inputs|E5~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 , u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0, RESDMAC, 1
instance = comp, \_DREQ~I , _DREQ, RESDMAC, 1
instance = comp, \u_CPU_SM|DREQ_ , u_CPU_SM|DREQ_, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2a~2 , u_CPU_SM|u_cpudff2|p2a~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~2 , u_CPU_SM|u_cpudff5|cpudff5_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~1 , u_CPU_SM|u_cpudff5|cpudff5_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~3 , u_CPU_SM|u_cpudff5|cpudff5_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~4 , u_CPU_SM|u_cpudff5|cpudff5_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff5|cpudff5_d~10 , u_CPU_SM|u_cpudff5|cpudff5_d~10, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[4]~feeder , u_CPU_SM|STATE[4]~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[4] , u_CPU_SM|STATE[4], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E57_s~0 , u_CPU_SM|u_CPU_SM_inputs|E57_s~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff1|cpudff1_d~26 , u_CPU_SM|u_cpudff1|cpudff1_d~26, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~4 , u_CPU_SM|u_cpudff4|cpudff4_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~6 , u_CPU_SM|u_cpudff4|cpudff4_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~7 , u_CPU_SM|u_cpudff4|cpudff4_d~7, RESDMAC, 1
instance = comp, \u_registers|FLUSHFIFO~feeder , u_registers|FLUSHFIFO~feeder, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E16~0 , u_CPU_SM|u_CPU_SM_inputs|E16~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E7~0 , u_CPU_SM|u_CPU_SM_inputs|E7~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d , u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d, RESDMAC, 1
instance = comp, \u_CPU_SM|STOPFLUSH , u_CPU_SM|STOPFLUSH, RESDMAC, 1
instance = comp, \u_registers|CLR_FLUSHFIFO~0 , u_registers|CLR_FLUSHFIFO~0, RESDMAC, 1
instance = comp, \u_registers|FLUSHFIFO , u_registers|FLUSHFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|FLUSHFIFO , u_CPU_SM|FLUSHFIFO, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~8 , u_CPU_SM|u_cpudff4|cpudff4_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~12 , u_CPU_SM|u_cpudff4|cpudff4_d~12, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~11 , u_CPU_SM|u_cpudff4|cpudff4_d~11, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~13 , u_CPU_SM|u_cpudff4|cpudff4_d~13, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~14 , u_CPU_SM|u_cpudff4|cpudff4_d~14, RESDMAC, 1
instance = comp, \u_CPU_SM|STATE[3] , u_CPU_SM|STATE[3], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~1 , u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E8~0 , u_CPU_SM|u_CPU_SM_inputs|E8~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E4~2 , u_CPU_SM|u_CPU_SM_inputs|E4~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~7 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 , u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6, RESDMAC, 1
instance = comp, \u_CPU_SM|BREQ , u_CPU_SM|BREQ, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PDS_d~0 , u_CPU_SM|u_CPU_SM_outputs|PDS_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3b~3 , u_CPU_SM|u_cpudff3|p3b~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0 , u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff3|p3b~5 , u_CPU_SM|u_cpudff3|p3b~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~12 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~12, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~7 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~7, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~8 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~10 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~11 , u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~11, RESDMAC, 1
instance = comp, \u_CPU_SM|SIZE1 , u_CPU_SM|SIZE1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 , u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 , u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 , u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|BGACK , u_CPU_SM|BGACK, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 , u_CPU_SM|u_CPU_SM_outputs|PAS_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|PAS , u_CPU_SM|PAS, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E48~2 , u_CPU_SM|u_CPU_SM_inputs|E48~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 , u_CPU_SM|u_CPU_SM_outputs|PAS_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PDS_d~1 , u_CPU_SM|u_CPU_SM_outputs|PDS_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|PDS , u_CPU_SM|PDS, RESDMAC, 1
instance = comp, \DS_O_~feeder , DS_O_~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|nLS2CPU~feeder , u_SCSI_SM|nLS2CPU~feeder, RESDMAC, 1
instance = comp, \u_SCSI_SM|nLS2CPU , u_SCSI_SM|nLS2CPU, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|REG_DSK_~feeder , u_registers|u_registers_term|REG_DSK_~feeder, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|CYCLE_END~0 , u_registers|u_registers_term|CYCLE_END~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_term|REG_DSK_ , u_registers|u_registers_term|REG_DSK_, RESDMAC, 1
instance = comp, \_DSACK~4 , _DSACK~4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[13]~8 , u_SCSI_SM|u_scsi_sm_inputs|E[13]~8, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|WE~0 , u_SCSI_SM|u_scsi_sm_outputs|WE~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20, RESDMAC, 1
instance = comp, \u_SCSI_SM|STATE[0] , u_SCSI_SM|STATE[0], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E1~0 , u_SCSI_SM|u_scsi_sm_inputs|E1~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E1~1 , u_SCSI_SM|u_scsi_sm_inputs|E1~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDSACK_~0 , u_SCSI_SM|CDSACK_~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDSACK_ , u_SCSI_SM|CDSACK_, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[27]~10 , u_SCSI_SM|u_scsi_sm_inputs|E[27]~10, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[24]~11 , u_SCSI_SM|u_scsi_sm_inputs|E[24]~11, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E22~0 , u_SCSI_SM|u_scsi_sm_inputs|E22~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E21~0 , u_SCSI_SM|u_scsi_sm_inputs|E21~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|CDREQ_ , u_SCSI_SM|CDREQ_, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E0~1 , u_SCSI_SM|u_scsi_sm_inputs|E0~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E0~2 , u_SCSI_SM|u_scsi_sm_inputs|E0~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12, RESDMAC, 1
instance = comp, \u_SCSI_SM|STATE[3] , u_SCSI_SM|STATE[3], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|DACK~0 , u_SCSI_SM|u_scsi_sm_outputs|DACK~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22, RESDMAC, 1
instance = comp, \u_SCSI_SM|STATE[2] , u_SCSI_SM|STATE[2], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[13]~6 , u_SCSI_SM|u_scsi_sm_inputs|E[13]~6, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E1~2 , u_SCSI_SM|u_scsi_sm_inputs|E1~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E1~3 , u_SCSI_SM|u_scsi_sm_inputs|E1~3, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7, RESDMAC, 1
instance = comp, \u_SCSI_SM|STATE[4] , u_SCSI_SM|STATE[4], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[16]~9 , u_SCSI_SM|u_scsi_sm_inputs|E[16]~9, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16 , u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16, RESDMAC, 1
instance = comp, \u_SCSI_SM|STATE[1] , u_SCSI_SM|STATE[1], RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E24~0 , u_SCSI_SM|u_scsi_sm_inputs|E24~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0 , u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1 , u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|S2CPU_o , u_SCSI_SM|S2CPU_o, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|CONTR_RD_~0 , u_registers|u_addr_decoder|CONTR_RD_~0, RESDMAC, 1
instance = comp, \u_registers|MOD[5]~0 , u_registers|MOD[5]~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FE , u_registers|u_registers_istr|FE, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[0]~2 , int_fifo|u_next_out_cntr|COUNT[0]~2, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[0] , int_fifo|u_next_out_cntr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[1]~0 , int_fifo|u_next_out_cntr|COUNT[1]~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[1] , int_fifo|u_next_out_cntr|COUNT[1], RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2]~1 , int_fifo|u_next_out_cntr|COUNT[2]~1, RESDMAC, 1
instance = comp, \int_fifo|u_next_out_cntr|COUNT[2] , int_fifo|u_next_out_cntr|COUNT[2], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1 , u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~5 , u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 , u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~4 , u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~4, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2 , u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|DIEL , u_CPU_SM|DIEL, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[7]~7 , u_SCSI_SM|u_scsi_sm_inputs|E[7]~7, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[7]~13 , u_SCSI_SM|u_scsi_sm_inputs|E[7]~13, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|S2F~0 , u_SCSI_SM|u_scsi_sm_outputs|S2F~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|S2F~1 , u_SCSI_SM|u_scsi_sm_outputs|S2F~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|S2F_o , u_SCSI_SM|S2F_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[0] , u_datapath|u_datapath_input|UD_LATCH[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E35 , u_CPU_SM|u_CPU_SM_inputs|E35, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0 , u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~1 , u_CPU_SM|u_CPU_SM_outputs|nBRIDGEIN_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|BRIDGEIN , u_CPU_SM|BRIDGEIN, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[0]~6 , u_datapath|u_datapath_scsi|ID[0]~6, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[0]~7 , u_datapath|u_datapath_scsi|ID[0]~7, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][0]~feeder , int_fifo|BUFFER[2][0]~feeder, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[0]~2 , int_fifo|u_next_in_cntr|COUNT[0]~2, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[0] , int_fifo|u_next_in_cntr|COUNT[0], RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[1]~0 , int_fifo|u_next_in_cntr|COUNT[1]~0, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[1] , int_fifo|u_next_in_cntr|COUNT[1], RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2]~1 , int_fifo|u_next_in_cntr|COUNT[2]~1, RESDMAC, 1
instance = comp, \int_fifo|u_next_in_cntr|COUNT[2] , int_fifo|u_next_in_cntr|COUNT[2], RESDMAC, 1
instance = comp, \int_fifo|Decoder0~5 , int_fifo|Decoder0~5, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][0] , int_fifo|BUFFER[2][0], RESDMAC, 1
instance = comp, \int_fifo|Decoder0~6 , int_fifo|Decoder0~6, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][0] , int_fifo|BUFFER[0][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][0]~feeder , int_fifo|BUFFER[1][0]~feeder, RESDMAC, 1
instance = comp, \int_fifo|Decoder0~4 , int_fifo|Decoder0~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][0] , int_fifo|BUFFER[1][0], RESDMAC, 1
instance = comp, \int_fifo|Mux31~2 , int_fifo|Mux31~2, RESDMAC, 1
instance = comp, \int_fifo|Mux31~3 , int_fifo|Mux31~3, RESDMAC, 1
instance = comp, \int_fifo|Decoder0~0 , int_fifo|Decoder0~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][0] , int_fifo|BUFFER[6][0], RESDMAC, 1
instance = comp, \int_fifo|Decoder0~1 , int_fifo|Decoder0~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][0] , int_fifo|BUFFER[5][0], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][0]~feeder , int_fifo|BUFFER[4][0]~feeder, RESDMAC, 1
instance = comp, \int_fifo|Decoder0~2 , int_fifo|Decoder0~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][0] , int_fifo|BUFFER[4][0], RESDMAC, 1
instance = comp, \int_fifo|Mux31~0 , int_fifo|Mux31~0, RESDMAC, 1
instance = comp, \int_fifo|Mux31~1 , int_fifo|Mux31~1, RESDMAC, 1
instance = comp, \int_fifo|Mux31~4 , int_fifo|Mux31~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[0] , u_datapath|u_datapath_output|LD_LATCH[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~32 , u_datapath|u_datapath_output|DATA[0]~32, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~33 , u_datapath|u_datapath_output|DATA[0]~33, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[0]~34 , u_datapath|u_datapath_output|DATA[0]~34, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|FF , u_registers|u_registers_istr|FF, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~36 , u_datapath|u_datapath_output|DATA[1]~36, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|WE~1 , u_SCSI_SM|u_scsi_sm_outputs|WE~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|CPU2S , u_SCSI_SM|u_scsi_sm_outputs|CPU2S, RESDMAC, 1
instance = comp, \u_SCSI_SM|CPU2S_o , u_SCSI_SM|CPU2S_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[1] , u_datapath|u_datapath_input|UD_LATCH[1], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[1]~9 , u_datapath|u_datapath_scsi|ID[1]~9, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[1]~12 , u_datapath|u_datapath_scsi|ID[1]~12, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][1]~feeder , int_fifo|BUFFER[7][1]~feeder, RESDMAC, 1
instance = comp, \int_fifo|Decoder0~3 , int_fifo|Decoder0~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][1] , int_fifo|BUFFER[7][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][1] , int_fifo|BUFFER[6][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][1] , int_fifo|BUFFER[5][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][1] , int_fifo|BUFFER[4][1], RESDMAC, 1
instance = comp, \int_fifo|Mux30~0 , int_fifo|Mux30~0, RESDMAC, 1
instance = comp, \int_fifo|Mux30~1 , int_fifo|Mux30~1, RESDMAC, 1
instance = comp, \int_fifo|Decoder0~7 , int_fifo|Decoder0~7, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][1] , int_fifo|BUFFER[3][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][1] , int_fifo|BUFFER[1][1], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][1] , int_fifo|BUFFER[2][1], RESDMAC, 1
instance = comp, \int_fifo|Mux30~2 , int_fifo|Mux30~2, RESDMAC, 1
instance = comp, \int_fifo|Mux30~3 , int_fifo|Mux30~3, RESDMAC, 1
instance = comp, \int_fifo|Mux30~4 , int_fifo|Mux30~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[1] , u_datapath|u_datapath_output|LD_LATCH[1], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~8 , u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|F2CPUL , u_CPU_SM|F2CPUL, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~37 , u_datapath|u_datapath_output|DATA[1]~37, RESDMAC, 1
instance = comp, \u_datapath|DOEL_~0 , u_datapath|DOEL_~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~35 , u_datapath|u_datapath_output|DATA[1]~35, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[1]~38 , u_datapath|u_datapath_output|DATA[1]~38, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ISTR_RD_ , u_registers|u_addr_decoder|ISTR_RD_, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~39 , u_datapath|u_datapath_output|DATA[2]~39, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[2] , u_datapath|u_datapath_input|UD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[2]~10 , u_datapath|u_datapath_scsi|ID[2]~10, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[2]~13 , u_datapath|u_datapath_scsi|ID[2]~13, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][2] , int_fifo|BUFFER[3][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][2] , int_fifo|BUFFER[1][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][2]~feeder , int_fifo|BUFFER[0][2]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][2] , int_fifo|BUFFER[0][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][2] , int_fifo|BUFFER[2][2], RESDMAC, 1
instance = comp, \int_fifo|Mux29~2 , int_fifo|Mux29~2, RESDMAC, 1
instance = comp, \int_fifo|Mux29~3 , int_fifo|Mux29~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][2] , int_fifo|BUFFER[7][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][2]~feeder , int_fifo|BUFFER[5][2]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][2] , int_fifo|BUFFER[5][2], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][2] , int_fifo|BUFFER[4][2], RESDMAC, 1
instance = comp, \int_fifo|Mux29~0 , int_fifo|Mux29~0, RESDMAC, 1
instance = comp, \int_fifo|Mux29~1 , int_fifo|Mux29~1, RESDMAC, 1
instance = comp, \int_fifo|Mux29~4 , int_fifo|Mux29~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[2] , u_datapath|u_datapath_output|LD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~40 , u_datapath|u_datapath_output|DATA[2]~40, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[2]~41 , u_datapath|u_datapath_output|DATA[2]~41, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[3] , u_datapath|u_datapath_input|UD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[3]~11 , u_datapath|u_datapath_scsi|ID[3]~11, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[3]~14 , u_datapath|u_datapath_scsi|ID[3]~14, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][3] , int_fifo|BUFFER[1][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][3]~feeder , int_fifo|BUFFER[0][3]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][3] , int_fifo|BUFFER[0][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][3] , int_fifo|BUFFER[2][3], RESDMAC, 1
instance = comp, \int_fifo|Mux28~2 , int_fifo|Mux28~2, RESDMAC, 1
instance = comp, \int_fifo|Mux28~3 , int_fifo|Mux28~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][3]~feeder , int_fifo|BUFFER[7][3]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][3] , int_fifo|BUFFER[7][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][3] , int_fifo|BUFFER[4][3], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][3]~feeder , int_fifo|BUFFER[5][3]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][3] , int_fifo|BUFFER[5][3], RESDMAC, 1
instance = comp, \int_fifo|Mux28~0 , int_fifo|Mux28~0, RESDMAC, 1
instance = comp, \int_fifo|Mux28~1 , int_fifo|Mux28~1, RESDMAC, 1
instance = comp, \int_fifo|Mux28~4 , int_fifo|Mux28~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[3] , u_datapath|u_datapath_output|LD_LATCH[3], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[3]~42 , u_datapath|u_datapath_output|DATA[3]~42, RESDMAC, 1
instance = comp, \u_datapath|bDIEL~0 , u_datapath|bDIEL~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[4]~feeder , u_datapath|u_datapath_input|UD_LATCH[4]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[4] , u_datapath|u_datapath_input|UD_LATCH[4], RESDMAC, 1
instance = comp, \u_datapath|ID[4]~2 , u_datapath|ID[4]~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][4] , int_fifo|BUFFER[5][4], RESDMAC, 1
instance = comp, \int_fifo|Mux27~0 , int_fifo|Mux27~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][4] , int_fifo|BUFFER[7][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][4] , int_fifo|BUFFER[6][4], RESDMAC, 1
instance = comp, \int_fifo|Mux27~1 , int_fifo|Mux27~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][4] , int_fifo|BUFFER[3][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][4] , int_fifo|BUFFER[2][4], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][4]~feeder , int_fifo|BUFFER[0][4]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][4] , int_fifo|BUFFER[0][4], RESDMAC, 1
instance = comp, \int_fifo|Mux27~2 , int_fifo|Mux27~2, RESDMAC, 1
instance = comp, \int_fifo|Mux27~3 , int_fifo|Mux27~3, RESDMAC, 1
instance = comp, \int_fifo|Mux27~4 , int_fifo|Mux27~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[4] , u_datapath|u_datapath_output|LD_LATCH[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~43 , u_datapath|u_datapath_output|DATA[4]~43, RESDMAC, 1
instance = comp, \u_registers|u_registers_cntr|CNTR_O[4] , u_registers|u_registers_cntr|CNTR_O[4], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~44 , u_datapath|u_datapath_output|DATA[4]~44, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[4]~45 , u_datapath|u_datapath_output|DATA[4]~45, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|CLR_INT_~0 , u_registers|u_registers_istr|CLR_INT_~0, RESDMAC, 1
instance = comp, \u_registers|u_registers_istr|INT_F , u_registers|u_registers_istr|INT_F, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~47 , u_datapath|u_datapath_output|DATA[5]~47, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~46 , u_datapath|u_datapath_output|DATA[5]~46, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[5] , u_datapath|u_datapath_input|UD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|ID[5]~3 , u_datapath|ID[5]~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][5] , int_fifo|BUFFER[3][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][5] , int_fifo|BUFFER[1][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][5] , int_fifo|BUFFER[2][5], RESDMAC, 1
instance = comp, \int_fifo|Mux26~2 , int_fifo|Mux26~2, RESDMAC, 1
instance = comp, \int_fifo|Mux26~3 , int_fifo|Mux26~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][5] , int_fifo|BUFFER[7][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][5] , int_fifo|BUFFER[6][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][5] , int_fifo|BUFFER[5][5], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][5]~feeder , int_fifo|BUFFER[4][5]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][5] , int_fifo|BUFFER[4][5], RESDMAC, 1
instance = comp, \int_fifo|Mux26~0 , int_fifo|Mux26~0, RESDMAC, 1
instance = comp, \int_fifo|Mux26~1 , int_fifo|Mux26~1, RESDMAC, 1
instance = comp, \int_fifo|Mux26~4 , int_fifo|Mux26~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[5] , u_datapath|u_datapath_output|LD_LATCH[5], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[5]~48 , u_datapath|u_datapath_output|DATA[5]~48, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[6]~feeder , u_datapath|u_datapath_input|UD_LATCH[6]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[6] , u_datapath|u_datapath_input|UD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|ID[6]~4 , u_datapath|ID[6]~4, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][6]~feeder , int_fifo|BUFFER[6][6]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][6] , int_fifo|BUFFER[6][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][6] , int_fifo|BUFFER[7][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][6] , int_fifo|BUFFER[5][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][6]~feeder , int_fifo|BUFFER[4][6]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][6] , int_fifo|BUFFER[4][6], RESDMAC, 1
instance = comp, \int_fifo|Mux25~0 , int_fifo|Mux25~0, RESDMAC, 1
instance = comp, \int_fifo|Mux25~1 , int_fifo|Mux25~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][6]~feeder , int_fifo|BUFFER[3][6]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][6] , int_fifo|BUFFER[3][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][6] , int_fifo|BUFFER[1][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][6] , int_fifo|BUFFER[2][6], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][6] , int_fifo|BUFFER[0][6], RESDMAC, 1
instance = comp, \int_fifo|Mux25~2 , int_fifo|Mux25~2, RESDMAC, 1
instance = comp, \int_fifo|Mux25~3 , int_fifo|Mux25~3, RESDMAC, 1
instance = comp, \int_fifo|Mux25~4 , int_fifo|Mux25~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[6] , u_datapath|u_datapath_output|LD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[6]~49 , u_datapath|u_datapath_output|DATA[6]~49, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[7]~feeder , u_datapath|u_datapath_input|UD_LATCH[7]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[7] , u_datapath|u_datapath_input|UD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|ID[7]~5 , u_datapath|ID[7]~5, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][7] , int_fifo|BUFFER[1][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][7] , int_fifo|BUFFER[3][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][7]~feeder , int_fifo|BUFFER[0][7]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][7] , int_fifo|BUFFER[0][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][7] , int_fifo|BUFFER[2][7], RESDMAC, 1
instance = comp, \int_fifo|Mux24~2 , int_fifo|Mux24~2, RESDMAC, 1
instance = comp, \int_fifo|Mux24~3 , int_fifo|Mux24~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][7] , int_fifo|BUFFER[7][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][7] , int_fifo|BUFFER[6][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][7] , int_fifo|BUFFER[5][7], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][7] , int_fifo|BUFFER[4][7], RESDMAC, 1
instance = comp, \int_fifo|Mux24~0 , int_fifo|Mux24~0, RESDMAC, 1
instance = comp, \int_fifo|Mux24~1 , int_fifo|Mux24~1, RESDMAC, 1
instance = comp, \int_fifo|Mux24~4 , int_fifo|Mux24~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[7] , u_datapath|u_datapath_output|LD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[7]~50 , u_datapath|u_datapath_output|DATA[7]~50, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_RX~0 , u_datapath|u_datapath_scsi|SCSI_DATA_RX~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] , u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~51 , u_datapath|u_datapath_output|DATA[8]~51, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~52 , u_datapath|u_datapath_output|DATA[8]~52, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[8]~53 , u_datapath|u_datapath_output|DATA[8]~53, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[9]~feeder , u_datapath|u_datapath_input|UD_LATCH[9]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[9] , u_datapath|u_datapath_input|UD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|ID[9]~6 , u_datapath|ID[9]~6, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][9] , int_fifo|BUFFER[7][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][9] , int_fifo|BUFFER[5][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][9] , int_fifo|BUFFER[4][9], RESDMAC, 1
instance = comp, \int_fifo|Mux22~0 , int_fifo|Mux22~0, RESDMAC, 1
instance = comp, \int_fifo|Mux22~1 , int_fifo|Mux22~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][9] , int_fifo|BUFFER[1][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][9] , int_fifo|BUFFER[0][9], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][9] , int_fifo|BUFFER[2][9], RESDMAC, 1
instance = comp, \int_fifo|Mux22~2 , int_fifo|Mux22~2, RESDMAC, 1
instance = comp, \int_fifo|Mux22~3 , int_fifo|Mux22~3, RESDMAC, 1
instance = comp, \int_fifo|Mux22~4 , int_fifo|Mux22~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[9] , u_datapath|u_datapath_output|LD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[9]~54 , u_datapath|u_datapath_output|DATA[9]~54, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[10] , u_datapath|u_datapath_input|UD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|ID[10]~7 , u_datapath|ID[10]~7, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][10]~feeder , int_fifo|BUFFER[6][10]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][10] , int_fifo|BUFFER[6][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][10] , int_fifo|BUFFER[7][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][10] , int_fifo|BUFFER[5][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][10] , int_fifo|BUFFER[4][10], RESDMAC, 1
instance = comp, \int_fifo|Mux21~0 , int_fifo|Mux21~0, RESDMAC, 1
instance = comp, \int_fifo|Mux21~1 , int_fifo|Mux21~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][10] , int_fifo|BUFFER[3][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][10] , int_fifo|BUFFER[1][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][10]~feeder , int_fifo|BUFFER[0][10]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][10] , int_fifo|BUFFER[0][10], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][10] , int_fifo|BUFFER[2][10], RESDMAC, 1
instance = comp, \int_fifo|Mux21~2 , int_fifo|Mux21~2, RESDMAC, 1
instance = comp, \int_fifo|Mux21~3 , int_fifo|Mux21~3, RESDMAC, 1
instance = comp, \int_fifo|Mux21~4 , int_fifo|Mux21~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[10] , u_datapath|u_datapath_output|LD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[10]~55 , u_datapath|u_datapath_output|DATA[10]~55, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[11] , u_datapath|u_datapath_input|UD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|ID[11]~8 , u_datapath|ID[11]~8, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][11] , int_fifo|BUFFER[3][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][11] , int_fifo|BUFFER[1][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][11]~feeder , int_fifo|BUFFER[0][11]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][11] , int_fifo|BUFFER[0][11], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][11] , int_fifo|BUFFER[2][11], RESDMAC, 1
instance = comp, \int_fifo|Mux20~2 , int_fifo|Mux20~2, RESDMAC, 1
instance = comp, \int_fifo|Mux20~3 , int_fifo|Mux20~3, RESDMAC, 1
instance = comp, \int_fifo|Mux20~4 , int_fifo|Mux20~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[11] , u_datapath|u_datapath_output|LD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[11]~56 , u_datapath|u_datapath_output|DATA[11]~56, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[12] , u_datapath|u_datapath_input|UD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|ID[12]~9 , u_datapath|ID[12]~9, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][12] , int_fifo|BUFFER[6][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][12] , int_fifo|BUFFER[5][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][12] , int_fifo|BUFFER[4][12], RESDMAC, 1
instance = comp, \int_fifo|Mux19~0 , int_fifo|Mux19~0, RESDMAC, 1
instance = comp, \int_fifo|Mux19~1 , int_fifo|Mux19~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][12] , int_fifo|BUFFER[1][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][12]~feeder , int_fifo|BUFFER[0][12]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][12] , int_fifo|BUFFER[0][12], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][12] , int_fifo|BUFFER[2][12], RESDMAC, 1
instance = comp, \int_fifo|Mux19~2 , int_fifo|Mux19~2, RESDMAC, 1
instance = comp, \int_fifo|Mux19~3 , int_fifo|Mux19~3, RESDMAC, 1
instance = comp, \int_fifo|Mux19~4 , int_fifo|Mux19~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[12] , u_datapath|u_datapath_output|LD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[12]~57 , u_datapath|u_datapath_output|DATA[12]~57, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[13] , u_datapath|u_datapath_input|UD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|ID[13]~10 , u_datapath|ID[13]~10, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][13] , int_fifo|BUFFER[3][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][13] , int_fifo|BUFFER[1][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][13] , int_fifo|BUFFER[2][13], RESDMAC, 1
instance = comp, \int_fifo|Mux18~2 , int_fifo|Mux18~2, RESDMAC, 1
instance = comp, \int_fifo|Mux18~3 , int_fifo|Mux18~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][13]~feeder , int_fifo|BUFFER[7][13]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][13] , int_fifo|BUFFER[7][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][13] , int_fifo|BUFFER[6][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][13] , int_fifo|BUFFER[5][13], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][13]~feeder , int_fifo|BUFFER[4][13]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][13] , int_fifo|BUFFER[4][13], RESDMAC, 1
instance = comp, \int_fifo|Mux18~0 , int_fifo|Mux18~0, RESDMAC, 1
instance = comp, \int_fifo|Mux18~1 , int_fifo|Mux18~1, RESDMAC, 1
instance = comp, \int_fifo|Mux18~4 , int_fifo|Mux18~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[13] , u_datapath|u_datapath_output|LD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[13]~58 , u_datapath|u_datapath_output|DATA[13]~58, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[14] , u_datapath|u_datapath_input|UD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|ID[14]~11 , u_datapath|ID[14]~11, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][14] , int_fifo|BUFFER[3][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][14] , int_fifo|BUFFER[1][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][14] , int_fifo|BUFFER[0][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][14] , int_fifo|BUFFER[2][14], RESDMAC, 1
instance = comp, \int_fifo|Mux17~2 , int_fifo|Mux17~2, RESDMAC, 1
instance = comp, \int_fifo|Mux17~3 , int_fifo|Mux17~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][14]~feeder , int_fifo|BUFFER[7][14]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][14] , int_fifo|BUFFER[7][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][14] , int_fifo|BUFFER[6][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][14] , int_fifo|BUFFER[5][14], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][14] , int_fifo|BUFFER[4][14], RESDMAC, 1
instance = comp, \int_fifo|Mux17~0 , int_fifo|Mux17~0, RESDMAC, 1
instance = comp, \int_fifo|Mux17~1 , int_fifo|Mux17~1, RESDMAC, 1
instance = comp, \int_fifo|Mux17~4 , int_fifo|Mux17~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[14] , u_datapath|u_datapath_output|LD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[14]~59 , u_datapath|u_datapath_output|DATA[14]~59, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[15]~feeder , u_datapath|u_datapath_input|UD_LATCH[15]~feeder, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[15] , u_datapath|u_datapath_input|UD_LATCH[15], RESDMAC, 1
instance = comp, \u_datapath|ID[15]~12 , u_datapath|ID[15]~12, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][15]~feeder , int_fifo|BUFFER[6][15]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][15] , int_fifo|BUFFER[6][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][15] , int_fifo|BUFFER[7][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][15] , int_fifo|BUFFER[5][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][15] , int_fifo|BUFFER[4][15], RESDMAC, 1
instance = comp, \int_fifo|Mux16~0 , int_fifo|Mux16~0, RESDMAC, 1
instance = comp, \int_fifo|Mux16~1 , int_fifo|Mux16~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][15] , int_fifo|BUFFER[3][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][15] , int_fifo|BUFFER[1][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][15]~feeder , int_fifo|BUFFER[0][15]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][15] , int_fifo|BUFFER[0][15], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][15] , int_fifo|BUFFER[2][15], RESDMAC, 1
instance = comp, \int_fifo|Mux16~2 , int_fifo|Mux16~2, RESDMAC, 1
instance = comp, \int_fifo|Mux16~3 , int_fifo|Mux16~3, RESDMAC, 1
instance = comp, \int_fifo|Mux16~4 , int_fifo|Mux16~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|LD_LATCH[15] , u_datapath|u_datapath_output|LD_LATCH[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[15]~60 , u_datapath|u_datapath_output|DATA[15]~60, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~9 , u_CPU_SM|u_cpudff4|cpudff4_d~9, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|cpudff4_d~10 , u_CPU_SM|u_cpudff4|cpudff4_d~10, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|DIEH_d~4 , u_CPU_SM|u_CPU_SM_outputs|DIEH_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|DIEH , u_CPU_SM|DIEH, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|ID[16]~8 , u_datapath|u_datapath_scsi|ID[16]~8, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][16] , int_fifo|BUFFER[3][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][16] , int_fifo|BUFFER[1][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][16] , int_fifo|BUFFER[2][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][16] , int_fifo|BUFFER[0][16], RESDMAC, 1
instance = comp, \int_fifo|Mux15~2 , int_fifo|Mux15~2, RESDMAC, 1
instance = comp, \int_fifo|Mux15~3 , int_fifo|Mux15~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][16]~feeder , int_fifo|BUFFER[6][16]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][16] , int_fifo|BUFFER[6][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][16] , int_fifo|BUFFER[7][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][16] , int_fifo|BUFFER[5][16], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][16]~feeder , int_fifo|BUFFER[4][16]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][16] , int_fifo|BUFFER[4][16], RESDMAC, 1
instance = comp, \int_fifo|Mux15~0 , int_fifo|Mux15~0, RESDMAC, 1
instance = comp, \int_fifo|Mux15~1 , int_fifo|Mux15~1, RESDMAC, 1
instance = comp, \int_fifo|Mux15~4 , int_fifo|Mux15~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[0] , u_datapath|u_datapath_output|UD_LATCH[0], RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E29_sd~0 , u_CPU_SM|u_CPU_SM_inputs|E29_sd~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|p2c~6 , u_CPU_SM|u_cpudff2|p2c~6, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 , u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~0 , u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 , u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1, RESDMAC, 1
instance = comp, \u_CPU_SM|BRIDGEOUT , u_CPU_SM|BRIDGEOUT, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~61 , u_datapath|u_datapath_output|DATA[16]~61, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_inputs|E39_s~0 , u_CPU_SM|u_CPU_SM_inputs|E39_s~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff4|p4a~0 , u_CPU_SM|u_cpudff4|p4a~0, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~5 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~5, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~2 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~2, RESDMAC, 1
instance = comp, \u_CPU_SM|u_cpudff2|cpudff2_d~8 , u_CPU_SM|u_cpudff2|cpudff2_d~8, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~3, RESDMAC, 1
instance = comp, \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~4 , u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~4, RESDMAC, 1
instance = comp, \u_CPU_SM|F2CPUH , u_CPU_SM|F2CPUH, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UPPER_OUTPUT_DATA[0]~0 , u_datapath|u_datapath_output|UPPER_OUTPUT_DATA[0]~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~62 , u_datapath|u_datapath_output|DATA[16]~62, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[16]~63 , u_datapath|u_datapath_output|DATA[16]~63, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[17]~64 , u_datapath|u_datapath_output|DATA[17]~64, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[17]~65 , u_datapath|u_datapath_output|DATA[17]~65, RESDMAC, 1
instance = comp, \u_datapath|ID[18]~14 , u_datapath|ID[18]~14, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][18] , int_fifo|BUFFER[7][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][18] , int_fifo|BUFFER[5][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][18]~feeder , int_fifo|BUFFER[4][18]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][18] , int_fifo|BUFFER[4][18], RESDMAC, 1
instance = comp, \int_fifo|Mux13~0 , int_fifo|Mux13~0, RESDMAC, 1
instance = comp, \int_fifo|Mux13~1 , int_fifo|Mux13~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][18] , int_fifo|BUFFER[1][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][18] , int_fifo|BUFFER[3][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][18]~feeder , int_fifo|BUFFER[0][18]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][18] , int_fifo|BUFFER[0][18], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][18] , int_fifo|BUFFER[2][18], RESDMAC, 1
instance = comp, \int_fifo|Mux13~2 , int_fifo|Mux13~2, RESDMAC, 1
instance = comp, \int_fifo|Mux13~3 , int_fifo|Mux13~3, RESDMAC, 1
instance = comp, \int_fifo|Mux13~4 , int_fifo|Mux13~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[2] , u_datapath|u_datapath_output|UD_LATCH[2], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[18]~66 , u_datapath|u_datapath_output|DATA[18]~66, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[18]~67 , u_datapath|u_datapath_output|DATA[18]~67, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[19]~68 , u_datapath|u_datapath_output|DATA[19]~68, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[19]~69 , u_datapath|u_datapath_output|DATA[19]~69, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[20]~70 , u_datapath|u_datapath_output|DATA[20]~70, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[20]~71 , u_datapath|u_datapath_output|DATA[20]~71, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[21]~72 , u_datapath|u_datapath_output|DATA[21]~72, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[21]~73 , u_datapath|u_datapath_output|DATA[21]~73, RESDMAC, 1
instance = comp, \u_datapath|ID[22]~18 , u_datapath|ID[22]~18, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][22] , int_fifo|BUFFER[1][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][22] , int_fifo|BUFFER[0][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][22] , int_fifo|BUFFER[2][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~2 , int_fifo|Mux9~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][22] , int_fifo|BUFFER[3][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~3 , int_fifo|Mux9~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][22] , int_fifo|BUFFER[7][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][22] , int_fifo|BUFFER[4][22], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][22] , int_fifo|BUFFER[5][22], RESDMAC, 1
instance = comp, \int_fifo|Mux9~0 , int_fifo|Mux9~0, RESDMAC, 1
instance = comp, \int_fifo|Mux9~1 , int_fifo|Mux9~1, RESDMAC, 1
instance = comp, \int_fifo|Mux9~4 , int_fifo|Mux9~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[6] , u_datapath|u_datapath_output|UD_LATCH[6], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[22]~74 , u_datapath|u_datapath_output|DATA[22]~74, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[22]~75 , u_datapath|u_datapath_output|DATA[22]~75, RESDMAC, 1
instance = comp, \u_datapath|ID[23]~19 , u_datapath|ID[23]~19, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][23] , int_fifo|BUFFER[1][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][23] , int_fifo|BUFFER[3][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][23] , int_fifo|BUFFER[0][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][23] , int_fifo|BUFFER[2][23], RESDMAC, 1
instance = comp, \int_fifo|Mux8~2 , int_fifo|Mux8~2, RESDMAC, 1
instance = comp, \int_fifo|Mux8~3 , int_fifo|Mux8~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][23] , int_fifo|BUFFER[7][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][23] , int_fifo|BUFFER[6][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][23] , int_fifo|BUFFER[4][23], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][23] , int_fifo|BUFFER[5][23], RESDMAC, 1
instance = comp, \int_fifo|Mux8~0 , int_fifo|Mux8~0, RESDMAC, 1
instance = comp, \int_fifo|Mux8~1 , int_fifo|Mux8~1, RESDMAC, 1
instance = comp, \int_fifo|Mux8~4 , int_fifo|Mux8~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[7] , u_datapath|u_datapath_output|UD_LATCH[7], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[23]~76 , u_datapath|u_datapath_output|DATA[23]~76, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[23]~77 , u_datapath|u_datapath_output|DATA[23]~77, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[24]~78 , u_datapath|u_datapath_output|DATA[24]~78, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[24]~79 , u_datapath|u_datapath_output|DATA[24]~79, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[24]~80 , u_datapath|u_datapath_output|DATA[24]~80, RESDMAC, 1
instance = comp, \u_datapath|ID[25]~20 , u_datapath|ID[25]~20, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][25] , int_fifo|BUFFER[6][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][25] , int_fifo|BUFFER[7][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][25] , int_fifo|BUFFER[5][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][25] , int_fifo|BUFFER[4][25], RESDMAC, 1
instance = comp, \int_fifo|Mux6~0 , int_fifo|Mux6~0, RESDMAC, 1
instance = comp, \int_fifo|Mux6~1 , int_fifo|Mux6~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][25] , int_fifo|BUFFER[1][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][25] , int_fifo|BUFFER[3][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][25] , int_fifo|BUFFER[2][25], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][25] , int_fifo|BUFFER[0][25], RESDMAC, 1
instance = comp, \int_fifo|Mux6~2 , int_fifo|Mux6~2, RESDMAC, 1
instance = comp, \int_fifo|Mux6~3 , int_fifo|Mux6~3, RESDMAC, 1
instance = comp, \int_fifo|Mux6~4 , int_fifo|Mux6~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[9] , u_datapath|u_datapath_output|UD_LATCH[9], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[25]~81 , u_datapath|u_datapath_output|DATA[25]~81, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[25]~82 , u_datapath|u_datapath_output|DATA[25]~82, RESDMAC, 1
instance = comp, \u_datapath|ID[26]~21 , u_datapath|ID[26]~21, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][26] , int_fifo|BUFFER[6][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][26] , int_fifo|BUFFER[7][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][26] , int_fifo|BUFFER[5][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][26] , int_fifo|BUFFER[4][26], RESDMAC, 1
instance = comp, \int_fifo|Mux5~0 , int_fifo|Mux5~0, RESDMAC, 1
instance = comp, \int_fifo|Mux5~1 , int_fifo|Mux5~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][26] , int_fifo|BUFFER[3][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][26] , int_fifo|BUFFER[1][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][26] , int_fifo|BUFFER[2][26], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][26] , int_fifo|BUFFER[0][26], RESDMAC, 1
instance = comp, \int_fifo|Mux5~2 , int_fifo|Mux5~2, RESDMAC, 1
instance = comp, \int_fifo|Mux5~3 , int_fifo|Mux5~3, RESDMAC, 1
instance = comp, \int_fifo|Mux5~4 , int_fifo|Mux5~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[10] , u_datapath|u_datapath_output|UD_LATCH[10], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[26]~83 , u_datapath|u_datapath_output|DATA[26]~83, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[26]~84 , u_datapath|u_datapath_output|DATA[26]~84, RESDMAC, 1
instance = comp, \u_datapath|ID[27]~22 , u_datapath|ID[27]~22, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][27] , int_fifo|BUFFER[3][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][27] , int_fifo|BUFFER[2][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][27] , int_fifo|BUFFER[0][27], RESDMAC, 1
instance = comp, \int_fifo|Mux4~2 , int_fifo|Mux4~2, RESDMAC, 1
instance = comp, \int_fifo|Mux4~3 , int_fifo|Mux4~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][27] , int_fifo|BUFFER[6][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][27] , int_fifo|BUFFER[7][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][27] , int_fifo|BUFFER[4][27], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][27] , int_fifo|BUFFER[5][27], RESDMAC, 1
instance = comp, \int_fifo|Mux4~0 , int_fifo|Mux4~0, RESDMAC, 1
instance = comp, \int_fifo|Mux4~1 , int_fifo|Mux4~1, RESDMAC, 1
instance = comp, \int_fifo|Mux4~4 , int_fifo|Mux4~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[11] , u_datapath|u_datapath_output|UD_LATCH[11], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[27]~85 , u_datapath|u_datapath_output|DATA[27]~85, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[27]~86 , u_datapath|u_datapath_output|DATA[27]~86, RESDMAC, 1
instance = comp, \u_datapath|ID[28]~23 , u_datapath|ID[28]~23, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][28] , int_fifo|BUFFER[6][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][28] , int_fifo|BUFFER[7][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][28]~feeder , int_fifo|BUFFER[5][28]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][28] , int_fifo|BUFFER[5][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][28] , int_fifo|BUFFER[4][28], RESDMAC, 1
instance = comp, \int_fifo|Mux3~0 , int_fifo|Mux3~0, RESDMAC, 1
instance = comp, \int_fifo|Mux3~1 , int_fifo|Mux3~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][28] , int_fifo|BUFFER[1][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][28] , int_fifo|BUFFER[0][28], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][28]~feeder , int_fifo|BUFFER[2][28]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][28] , int_fifo|BUFFER[2][28], RESDMAC, 1
instance = comp, \int_fifo|Mux3~2 , int_fifo|Mux3~2, RESDMAC, 1
instance = comp, \int_fifo|Mux3~3 , int_fifo|Mux3~3, RESDMAC, 1
instance = comp, \int_fifo|Mux3~4 , int_fifo|Mux3~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[12] , u_datapath|u_datapath_output|UD_LATCH[12], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[28]~87 , u_datapath|u_datapath_output|DATA[28]~87, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[28]~88 , u_datapath|u_datapath_output|DATA[28]~88, RESDMAC, 1
instance = comp, \u_datapath|ID[29]~24 , u_datapath|ID[29]~24, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][29] , int_fifo|BUFFER[7][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][29] , int_fifo|BUFFER[4][29], RESDMAC, 1
instance = comp, \int_fifo|Mux2~0 , int_fifo|Mux2~0, RESDMAC, 1
instance = comp, \int_fifo|Mux2~1 , int_fifo|Mux2~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][29]~feeder , int_fifo|BUFFER[1][29]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][29] , int_fifo|BUFFER[1][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][29] , int_fifo|BUFFER[3][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][29] , int_fifo|BUFFER[0][29], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][29]~feeder , int_fifo|BUFFER[2][29]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][29] , int_fifo|BUFFER[2][29], RESDMAC, 1
instance = comp, \int_fifo|Mux2~2 , int_fifo|Mux2~2, RESDMAC, 1
instance = comp, \int_fifo|Mux2~3 , int_fifo|Mux2~3, RESDMAC, 1
instance = comp, \int_fifo|Mux2~4 , int_fifo|Mux2~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[13] , u_datapath|u_datapath_output|UD_LATCH[13], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[29]~89 , u_datapath|u_datapath_output|DATA[29]~89, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[29]~90 , u_datapath|u_datapath_output|DATA[29]~90, RESDMAC, 1
instance = comp, \u_datapath|ID[30]~25 , u_datapath|ID[30]~25, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][30] , int_fifo|BUFFER[7][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][30] , int_fifo|BUFFER[4][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][30]~feeder , int_fifo|BUFFER[5][30]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][30] , int_fifo|BUFFER[5][30], RESDMAC, 1
instance = comp, \int_fifo|Mux1~0 , int_fifo|Mux1~0, RESDMAC, 1
instance = comp, \int_fifo|Mux1~1 , int_fifo|Mux1~1, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][30]~feeder , int_fifo|BUFFER[1][30]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][30] , int_fifo|BUFFER[1][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][30] , int_fifo|BUFFER[3][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][30] , int_fifo|BUFFER[0][30], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][30] , int_fifo|BUFFER[2][30], RESDMAC, 1
instance = comp, \int_fifo|Mux1~2 , int_fifo|Mux1~2, RESDMAC, 1
instance = comp, \int_fifo|Mux1~3 , int_fifo|Mux1~3, RESDMAC, 1
instance = comp, \int_fifo|Mux1~4 , int_fifo|Mux1~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[14] , u_datapath|u_datapath_output|UD_LATCH[14], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[30]~91 , u_datapath|u_datapath_output|DATA[30]~91, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[30]~92 , u_datapath|u_datapath_output|DATA[30]~92, RESDMAC, 1
instance = comp, \u_datapath|ID[31]~26 , u_datapath|ID[31]~26, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][31] , int_fifo|BUFFER[3][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[0][31] , int_fifo|BUFFER[0][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][31]~feeder , int_fifo|BUFFER[2][31]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][31] , int_fifo|BUFFER[2][31], RESDMAC, 1
instance = comp, \int_fifo|Mux0~2 , int_fifo|Mux0~2, RESDMAC, 1
instance = comp, \int_fifo|Mux0~3 , int_fifo|Mux0~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][31] , int_fifo|BUFFER[7][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][31] , int_fifo|BUFFER[4][31], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][31]~feeder , int_fifo|BUFFER[5][31]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][31] , int_fifo|BUFFER[5][31], RESDMAC, 1
instance = comp, \int_fifo|Mux0~0 , int_fifo|Mux0~0, RESDMAC, 1
instance = comp, \int_fifo|Mux0~1 , int_fifo|Mux0~1, RESDMAC, 1
instance = comp, \int_fifo|Mux0~4 , int_fifo|Mux0~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|UD_LATCH[15] , u_datapath|u_datapath_output|UD_LATCH[15], RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[31]~93 , u_datapath|u_datapath_output|DATA[31]~93, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_output|DATA[31]~94 , u_datapath|u_datapath_output|DATA[31]~94, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_input|UD_LATCH[8] , u_datapath|u_datapath_input|UD_LATCH[8], RESDMAC, 1
instance = comp, \u_datapath|ID[8]~0 , u_datapath|ID[8]~0, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[2][8] , int_fifo|BUFFER[2][8], RESDMAC, 1
instance = comp, \int_fifo|Mux23~2 , int_fifo|Mux23~2, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[1][8] , int_fifo|BUFFER[1][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[3][8] , int_fifo|BUFFER[3][8], RESDMAC, 1
instance = comp, \int_fifo|Mux23~3 , int_fifo|Mux23~3, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[7][8] , int_fifo|BUFFER[7][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][8]~feeder , int_fifo|BUFFER[6][8]~feeder, RESDMAC, 1
instance = comp, \int_fifo|BUFFER[6][8] , int_fifo|BUFFER[6][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[4][8] , int_fifo|BUFFER[4][8], RESDMAC, 1
instance = comp, \int_fifo|BUFFER[5][8] , int_fifo|BUFFER[5][8], RESDMAC, 1
instance = comp, \int_fifo|Mux23~0 , int_fifo|Mux23~0, RESDMAC, 1
instance = comp, \int_fifo|Mux23~1 , int_fifo|Mux23~1, RESDMAC, 1
instance = comp, \int_fifo|Mux23~4 , int_fifo|Mux23~4, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|F2S~5 , u_SCSI_SM|u_scsi_sm_outputs|F2S~5, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|F2S~4 , u_SCSI_SM|u_scsi_sm_outputs|F2S~4, RESDMAC, 1
instance = comp, \u_SCSI_SM|F2S_o , u_SCSI_SM|F2S_o, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_TX~3 , u_datapath|u_datapath_scsi|SCSI_DATA_TX~3, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_TX~4 , u_datapath|u_datapath_scsi|SCSI_DATA_TX~4, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_TX~0 , u_datapath|u_datapath_scsi|SCSI_DATA_TX~0, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_TX~1 , u_datapath|u_datapath_scsi|SCSI_DATA_TX~1, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_DATA_TX~2 , u_datapath|u_datapath_scsi|SCSI_DATA_TX~2, RESDMAC, 1
instance = comp, \u_datapath|u_datapath_scsi|SCSI_OUT , u_datapath|u_datapath_scsi|SCSI_OUT, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_inputs|E[9]~12 , u_SCSI_SM|u_scsi_sm_inputs|E[9]~12, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|DACK~1 , u_SCSI_SM|u_scsi_sm_outputs|DACK~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|DACK , u_SCSI_SM|u_scsi_sm_outputs|DACK, RESDMAC, 1
instance = comp, \u_SCSI_SM|DACK_o , u_SCSI_SM|DACK_o, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|RE~0 , u_SCSI_SM|u_scsi_sm_outputs|RE~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|RE~1 , u_SCSI_SM|u_scsi_sm_outputs|RE~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|RE~2 , u_SCSI_SM|u_scsi_sm_outputs|RE~2, RESDMAC, 1
instance = comp, \u_SCSI_SM|RE_o , u_SCSI_SM|RE_o, RESDMAC, 1
instance = comp, \_IOR~0 , _IOR~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|WE , u_SCSI_SM|u_scsi_sm_outputs|WE, RESDMAC, 1
instance = comp, \u_SCSI_SM|WE_o , u_SCSI_SM|WE_o, RESDMAC, 1
instance = comp, \_IOW~0 , _IOW~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0 , u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0, RESDMAC, 1
instance = comp, \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1 , u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1, RESDMAC, 1
instance = comp, \u_SCSI_SM|SCSI_CS_o , u_SCSI_SM|SCSI_CS_o, RESDMAC, 1
instance = comp, \_CS~I , _CS, RESDMAC, 1
instance = comp, \u_registers|u_addr_decoder|ADDR_VALID~0 , u_registers|u_addr_decoder|ADDR_VALID~0, RESDMAC, 1
instance = comp, \_LED_RD~0 , _LED_RD~0, RESDMAC, 1
instance = comp, \_LED_WR~0 , _LED_WR~0, RESDMAC, 1
instance = comp, \_INT~I , _INT, RESDMAC, 1
instance = comp, \_BR~I , _BR, RESDMAC, 1
instance = comp, \SIZ1~I , SIZ1, RESDMAC, 1
instance = comp, \_DS~I , _DS, RESDMAC, 1
instance = comp, \PD_PORT[1]~I , PD_PORT[1], RESDMAC, 1
instance = comp, \PD_PORT[2]~I , PD_PORT[2], RESDMAC, 1
instance = comp, \PD_PORT[3]~I , PD_PORT[3], RESDMAC, 1
instance = comp, \PD_PORT[4]~I , PD_PORT[4], RESDMAC, 1
instance = comp, \PD_PORT[5]~I , PD_PORT[5], RESDMAC, 1
instance = comp, \PD_PORT[6]~I , PD_PORT[6], RESDMAC, 1
instance = comp, \PD_PORT[7]~I , PD_PORT[7], RESDMAC, 1
instance = comp, \PD_PORT[8]~I , PD_PORT[8], RESDMAC, 1
instance = comp, \PD_PORT[9]~I , PD_PORT[9], RESDMAC, 1
instance = comp, \PD_PORT[10]~I , PD_PORT[10], RESDMAC, 1
instance = comp, \PD_PORT[11]~I , PD_PORT[11], RESDMAC, 1
instance = comp, \PD_PORT[12]~I , PD_PORT[12], RESDMAC, 1
instance = comp, \PD_PORT[13]~I , PD_PORT[13], RESDMAC, 1
instance = comp, \PD_PORT[14]~I , PD_PORT[14], RESDMAC, 1
instance = comp, \PD_PORT[15]~I , PD_PORT[15], RESDMAC, 1
instance = comp, \_BERR~I , _BERR, RESDMAC, 1
instance = comp, \A12~I , A12, RESDMAC, 1
instance = comp, \_DMAEN~I , _DMAEN, RESDMAC, 1
instance = comp, \_DACK~I , _DACK, RESDMAC, 1
instance = comp, \_IORDY~I , _IORDY, RESDMAC, 1
instance = comp, \INTB~I , INTB, RESDMAC, 1
instance = comp, \_IOR~I , _IOR, RESDMAC, 1
instance = comp, \_IOW~I , _IOW, RESDMAC, 1
instance = comp, \_CSS~I , _CSS, RESDMAC, 1
instance = comp, \_CSX0~I , _CSX0, RESDMAC, 1
instance = comp, \_CSX1~I , _CSX1, RESDMAC, 1
instance = comp, \_LED_RD~I , _LED_RD, RESDMAC, 1
instance = comp, \_LED_WR~I , _LED_WR, RESDMAC, 1
instance = comp, \_LED_DMA~I , _LED_DMA, RESDMAC, 1
