;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB 270, 60
	SUB @0, @2
	SUB @0, @2
	JMN -1, @-20
	DJN @300, 90
	SUB 270, 60
	SUB @-127, 100
	SUB -207, <-120
	SPL -700, -600
	SUB @-13, 0
	JMP 160, #0
	SPL -207, @-120
	SUB #0, @2
	SUB 850, -9
	SUB 850, -9
	ADD 3, @520
	SUB @-127, 100
	ADD 30, 9
	SPL 0, <402
	SUB 50, -3
	ADD 3, @520
	SUB 0, 230
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	ADD #130, 9
	MOV -1, <-20
	MOV 0, @-554
	SUB <0, 0
	SUB <0, 0
	SPL -207, @-120
	ADD 10, 32
	SUB @-127, 100
	MOV -1, <-20
	SUB #0, -45
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	ADD <0, @2
	MOV -7, <-20
	MOV -7, <-20
	ADD 30, 9
	MOV -1, <-20
	MOV -1, <-20
