Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 19:29:22 2024
| Host         : Vihaan-FlowX13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_MIPS_timing_summary_routed.rpt -pb Complete_MIPS_timing_summary_routed.pb -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    88          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (308)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: divider/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (308)
--------------------------------------------------
 There are 308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.088        0.000                      0                   29        0.326        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.088        0.000                      0                   29        0.326        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.269ns (26.328%)  route 3.551ns (73.672%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          1.141     9.934    divider/counter[27]_i_2_n_0
    SLICE_X46Y100        LUT2 (Prop_lut2_I0_O)        0.124    10.058 r  divider/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    10.058    divider/counter[26]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498    14.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[26]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        FDCE (Setup_fdce_C_D)        0.081    15.146    divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.297ns (26.753%)  route 3.551ns (73.247%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          1.141     9.934    divider/counter[27]_i_2_n_0
    SLICE_X46Y100        LUT2 (Prop_lut2_I0_O)        0.152    10.086 r  divider/counter[27]_i_1/O
                         net (fo=1, routed)           0.000    10.086    divider/counter[27]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498    14.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[27]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        FDCE (Setup_fdce_C_D)        0.118    15.183    divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.269ns (27.473%)  route 3.350ns (72.527%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.940     9.733    divider/counter[27]_i_2_n_0
    SLICE_X46Y100        LUT2 (Prop_lut2_I0_O)        0.124     9.857 r  divider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.857    divider/counter[22]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498    14.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[22]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        FDCE (Setup_fdce_C_D)        0.077    15.142    divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.295ns (27.879%)  route 3.350ns (72.121%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.940     9.733    divider/counter[27]_i_2_n_0
    SLICE_X46Y100        LUT2 (Prop_lut2_I0_O)        0.150     9.883 r  divider/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.883    divider/counter[25]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498    14.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y100        FDCE (Setup_fdce_C_D)        0.118    15.183    divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.269ns (27.137%)  route 3.407ns (72.863%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.997     9.790    divider/counter[27]_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.124     9.914 r  divider/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.914    divider/counter[14]
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.937    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[14]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.077    15.279    divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.291ns (27.478%)  route 3.407ns (72.522%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.997     9.790    divider/counter[27]_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.146     9.936 r  divider/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.936    divider/counter[17]
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.937    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.118    15.320    divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.269ns (27.483%)  route 3.348ns (72.517%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.938     9.731    divider/counter[27]_i_2_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.855 r  divider/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.855    divider/counter[18]
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[18]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.077    15.254    divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.269ns (27.501%)  route 3.345ns (72.499%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.935     9.728    divider/counter[27]_i_2_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.124     9.852 r  divider/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.852    divider/counter[23]
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.081    15.258    divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.295ns (27.889%)  route 3.348ns (72.111%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.938     9.731    divider/counter[27]_i_2_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.150     9.881 r  divider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.881    divider/counter[21]
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[21]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.118    15.295    divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.295ns (27.907%)  route 3.345ns (72.093%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.635     5.238    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.478     5.716 f  divider/counter_reg[17]/Q
                         net (fo=2, routed)           1.120     6.835    divider/counter_reg_n_0_[17]
    SLICE_X46Y98         LUT4 (Prop_lut4_I0_O)        0.295     7.130 r  divider/counter[27]_i_8/O
                         net (fo=1, routed)           0.432     7.562    divider/counter[27]_i_8_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.686 r  divider/counter[27]_i_6/O
                         net (fo=1, routed)           0.577     8.263    divider/counter[27]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  divider/counter[27]_i_3/O
                         net (fo=1, routed)           0.282     8.669    divider/counter[27]_i_3_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.935     9.728    divider/counter[27]_i_2_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.150     9.878 r  divider/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.878    divider/counter[24]
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514    14.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[24]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDCE (Setup_fdce_C_D)        0.118    15.295    divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.495ns (68.569%)  route 0.227ns (31.431%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.567     1.486    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.060     1.710    divider/counter_reg_n_0_[23]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  divider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.871    divider/counter0_carry__4_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  divider/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.166     2.102    divider/data0[27]
    SLICE_X46Y100        LUT2 (Prop_lut2_I1_O)        0.106     2.208 r  divider/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.208    divider/counter[27]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.997    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.131     1.882    divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 divider/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    divider/CLK
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.249     1.875    divider/counter_reg_n_0_[0]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.920    divider/counter[0]
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.092     1.577    divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divider/slowClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/slowClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/slowClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDCE (Prop_fdce_C_Q)         0.148     1.633 r  divider/slowClk_reg/Q
                         net (fo=2, routed)           0.244     1.877    divider/slowCLK
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.099     1.976 r  divider/slowClk_i_1/O
                         net (fo=1, routed)           0.000     1.976    divider/slowClk_i_1_n_0
    SLICE_X46Y96         FDCE                                         r  divider/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/slowClk_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y96         FDCE (Hold_fdce_C_D)         0.131     1.616    divider/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.483ns (62.701%)  route 0.287ns (37.299%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.567     1.486    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.060     1.710    divider/counter_reg_n_0_[23]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  divider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.871    divider/counter0_carry__4_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  divider/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.227     2.152    divider/data0[25]
    SLICE_X46Y100        LUT2 (Prop_lut2_I1_O)        0.105     2.257 r  divider/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.257    divider/counter[25]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.997    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.131     1.882    divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.522ns (65.144%)  route 0.279ns (34.856%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.567     1.486    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.060     1.710    divider/counter_reg_n_0_[23]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  divider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.871    divider/counter0_carry__4_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.962 r  divider/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.219     2.181    divider/data0[26]
    SLICE_X46Y100        LUT2 (Prop_lut2_I1_O)        0.107     2.288 r  divider/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.288    divider/counter[26]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.997    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[26]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.121     1.872    divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.272ns (33.467%)  route 0.541ns (66.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    divider/CLK
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  divider/counter_reg[2]/Q
                         net (fo=2, routed)           0.164     1.777    divider/counter_reg_n_0_[2]
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.099     1.876 r  divider/counter[27]_i_2/O
                         net (fo=28, routed)          0.377     2.253    divider/counter[27]_i_2_n_0
    SLICE_X46Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.298 r  divider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.298    divider/counter[22]
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.997    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.120     1.871    divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 divider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.469ns (54.179%)  route 0.397ns (45.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.561     1.480    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.230     1.875    divider/counter_reg_n_0_[22]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     2.072 r  divider/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.166     2.238    divider/data0[23]
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.108     2.346 r  divider/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     2.346    divider/counter[23]
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDCE (Hold_fdce_C_D)         0.121     1.878    divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 divider/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.567     1.486    divider/CLK
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.060     1.710    divider/counter_reg_n_0_[15]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.988    divider/data0[15]
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.108     2.096 r  divider/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.096    divider/counter[15]
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[15]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y97         FDCE (Hold_fdce_C_D)         0.121     1.607    divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 divider/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.566     1.485    divider/CLK
    SLICE_X46Y95         FDCE                                         r  divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.709    divider/counter_reg_n_0_[7]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.166     1.987    divider/data0[7]
    SLICE_X46Y95         LUT2 (Prop_lut2_I1_O)        0.108     2.095 r  divider/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.095    divider/counter[7]
    SLICE_X46Y95         FDCE                                         r  divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y95         FDCE                                         r  divider/counter_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X46Y95         FDCE (Hold_fdce_C_D)         0.121     1.606    divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.567     1.486    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.061     1.712    divider/counter_reg_n_0_[19]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  divider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     1.989    divider/data0[19]
    SLICE_X46Y98         LUT2 (Prop_lut2_I1_O)        0.108     2.097 r  divider/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.097    divider/counter[19]
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y98         FDCE                                         r  divider/counter_reg[19]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y98         FDCE (Hold_fdce_C_D)         0.121     1.607    divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    divider/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    divider/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    divider/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y96    divider/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    divider/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y98    divider/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    divider/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    divider/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y98    divider/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    divider/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    divider/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    divider/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    divider/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y96    divider/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    divider/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           316 Endpoints
Min Delay           316 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.042ns  (logic 4.267ns (32.718%)  route 8.775ns (67.282%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.910    13.042    CPU/Register_n_71
    SLICE_X11Y73         FDRE                                         r  CPU/pc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.878ns  (logic 4.267ns (33.135%)  route 8.611ns (66.865%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.746    12.878    CPU/Register_n_71
    SLICE_X12Y75         FDRE                                         r  CPU/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.878ns  (logic 4.267ns (33.135%)  route 8.611ns (66.865%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.746    12.878    CPU/Register_n_71
    SLICE_X12Y75         FDRE                                         r  CPU/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.875ns  (logic 4.267ns (33.142%)  route 8.608ns (66.858%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.744    12.875    CPU/Register_n_71
    SLICE_X12Y73         FDRE                                         r  CPU/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/ALUnit/alu_result_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 6.708ns (52.584%)  route 6.049ns (47.416%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[3]
                         net (fo=9, routed)           2.998     5.452    CPU/Register/ReadReg2[3]
    SLICE_X10Y75         LUT3 (Prop_lut3_I1_O)        0.146     5.598 r  CPU/Register/alu_result0_i_13/O
                         net (fo=12, routed)          0.676     6.273    CPU/ALUnit/alu_in_B[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[3]_P[27])
                                                      3.860    10.133 r  CPU/ALUnit/alu_result0/P[27]
                         net (fo=1, routed)           1.337    11.470    CPU/Register/P[27]
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.124    11.594 r  CPU/Register/alu_result[27]_i_2/O
                         net (fo=1, routed)           1.039    12.633    CPU/Register/alu_result[27]_i_2_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I0_O)        0.124    12.757 r  CPU/Register/alu_result[27]_i_1/O
                         net (fo=1, routed)           0.000    12.757    CPU/ALUnit/D[26]
    SLICE_X7Y82          FDRE                                         r  CPU/ALUnit/alu_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 4.267ns (34.063%)  route 8.260ns (65.937%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.396    12.527    CPU/Register_n_71
    SLICE_X13Y74         FDRE                                         r  CPU/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 4.267ns (34.063%)  route 8.260ns (65.937%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.396    12.527    CPU/Register_n_71
    SLICE_X13Y74         FDRE                                         r  CPU/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/pc_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 4.267ns (34.063%)  route 8.260ns (65.937%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[6]
                         net (fo=11, routed)          2.005     4.459    CPU/Register/ReadReg2[6]
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.157     4.616 r  CPU/Register/alu_result0_i_10/O
                         net (fo=9, routed)           2.876     7.492    CPU/Register/alu_in_B[6]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.355     7.847 r  CPU/Register/pc[6]_i_34/O
                         net (fo=1, routed)           0.000     7.847    CPU/Register/pc[6]_i_34_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.245 r  CPU/Register/pc_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.245    CPU/Register/pc_reg[6]_i_24_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.359 r  CPU/Register/pc_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.359    CPU/Register/pc_reg[6]_i_15_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.587 r  CPU/Register/pc_reg[6]_i_10/CO[2]
                         net (fo=1, routed)           1.099     9.686    CPU/Register/nstate32_in
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.313     9.999 r  CPU/Register/pc[6]_i_5/O
                         net (fo=9, routed)           1.214    11.213    CPU/Register/nstate13_out
    SLICE_X12Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.337 r  CPU/Register/pc[6]_i_3/O
                         net (fo=1, routed)           0.670    12.007    CPU/Register/pc[6]_i_3_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I3_O)        0.124    12.131 r  CPU/Register/pc[6]_i_1/O
                         net (fo=7, routed)           0.396    12.527    CPU/Register_n_71
    SLICE_X12Y74         FDRE                                         r  CPU/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/ALUnit/alu_result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.524ns  (logic 6.708ns (53.562%)  route 5.816ns (46.438%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[3]
                         net (fo=9, routed)           2.998     5.452    CPU/Register/ReadReg2[3]
    SLICE_X10Y75         LUT3 (Prop_lut3_I1_O)        0.146     5.598 r  CPU/Register/alu_result0_i_13/O
                         net (fo=12, routed)          0.676     6.273    CPU/ALUnit/alu_in_B[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[3]_P[5])
                                                      3.860    10.133 r  CPU/ALUnit/alu_result0/P[5]
                         net (fo=1, routed)           1.006    11.139    CPU/Register/P[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.263 r  CPU/Register/alu_result[5]_i_2/O
                         net (fo=1, routed)           1.137    12.400    CPU/Register/alu_result[5]_i_2_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I0_O)        0.124    12.524 r  CPU/Register/alu_result[5]_i_1/O
                         net (fo=1, routed)           0.000    12.524    CPU/ALUnit/D[4]
    SLICE_X7Y71          FDRE                                         r  CPU/ALUnit/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            CPU/ALUnit/alu_result_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.433ns  (logic 6.708ns (53.955%)  route 5.725ns (46.045%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1                     0.000     0.000 r  CPU/Register/REG_reg_1/CLKARDCLK
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     2.454 r  CPU/Register/REG_reg_1/DOADO[3]
                         net (fo=9, routed)           2.998     5.452    CPU/Register/ReadReg2[3]
    SLICE_X10Y75         LUT3 (Prop_lut3_I1_O)        0.146     5.598 r  CPU/Register/alu_result0_i_13/O
                         net (fo=12, routed)          0.676     6.273    CPU/ALUnit/alu_in_B[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[3]_P[21])
                                                      3.860    10.133 r  CPU/ALUnit/alu_result0/P[21]
                         net (fo=1, routed)           0.918    11.052    CPU/Register/P[21]
    SLICE_X6Y75          LUT6 (Prop_lut6_I5_O)        0.124    11.176 r  CPU/Register/alu_result[21]_i_2/O
                         net (fo=1, routed)           1.133    12.309    CPU/Register/alu_result[21]_i_2_n_0
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.124    12.433 r  CPU/Register/alu_result[21]_i_1/O
                         net (fo=1, routed)           0.000    12.433    CPU/ALUnit/D[20]
    SLICE_X6Y78          FDRE                                         r  CPU/ALUnit/alu_result_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.894%)  route 0.135ns (42.106%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE                         0.000     0.000 r  CPU/FSM_sequential_state_reg[0]/C
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.135     0.276    CPU/Register/state[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  CPU/Register/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    CPU/Register_n_140
    SLICE_X13Y76         FDRE                                         r  CPU/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg_1/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.789%)  route 0.223ns (61.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE                         0.000     0.000 r  CPU/instr_reg[16]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/instr_reg[16]/Q
                         net (fo=2, routed)           0.223     0.364    CPU/Register/Q[16]
    RAMB18_X0Y28         RAMB18E1                                     r  CPU/Register/REG_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg_2/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.164ns (43.810%)  route 0.210ns (56.190%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  CPU/instr_reg[23]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/instr_reg[23]/Q
                         net (fo=1, routed)           0.210     0.374    CPU/Register/Q[23]
    RAMB18_X0Y29         RAMB18E1                                     r  CPU/Register/REG_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg_1/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.164ns (42.800%)  route 0.219ns (57.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE                         0.000     0.000 r  CPU/instr_reg[17]/C
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/instr_reg[17]/Q
                         net (fo=2, routed)           0.219     0.383    CPU/Register/Q[17]
    RAMB18_X0Y28         RAMB18E1                                     r  CPU/Register/REG_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/opsave_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALUnit/alu_result_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.256%)  route 0.199ns (51.744%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  CPU/opsave_reg[0]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/opsave_reg[0]/Q
                         net (fo=35, routed)          0.199     0.340    CPU/Register/alu_result_reg[31]_1
    SLICE_X10Y79         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  CPU/Register/alu_result[19]_i_1/O
                         net (fo=1, routed)           0.000     0.385    CPU/ALUnit/D[18]
    SLICE_X10Y79         FDRE                                         r  CPU/ALUnit/alu_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg_1/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE                         0.000     0.000 r  CPU/instr_reg[20]/C
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/instr_reg[20]/Q
                         net (fo=2, routed)           0.221     0.385    CPU/Register/Q[20]
    RAMB18_X0Y28         RAMB18E1                                     r  CPU/Register/REG_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE                         0.000     0.000 r  CPU/FSM_sequential_state_reg[2]/C
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.187     0.351    CPU/state[2]
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.396 r  CPU/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    CPU/FSM_sequential_state[2]_i_1_n_0
    SLICE_X14Y73         FDRE                                         r  CPU/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/alu_or_mem_save_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_or_mem_save_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  CPU/alu_or_mem_save_reg/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/alu_or_mem_save_reg/Q
                         net (fo=33, routed)          0.187     0.351    CPU/alu_or_mem_save
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.396 r  CPU/alu_or_mem_save_i_1/O
                         net (fo=1, routed)           0.000     0.396    CPU/alu_or_mem_save_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  CPU/alu_or_mem_save_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg_2/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.164ns (39.026%)  route 0.256ns (60.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE                         0.000     0.000 r  CPU/instr_reg[21]/C
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/instr_reg[21]/Q
                         net (fo=1, routed)           0.256     0.420    CPU/Register/Q[21]
    RAMB18_X0Y29         RAMB18E1                                     r  CPU/Register/REG_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg_1/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.933%)  route 0.268ns (62.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/instr_reg[18]/Q
                         net (fo=2, routed)           0.268     0.432    CPU/Register/Q[18]
    RAMB18_X0Y28         RAMB18E1                                     r  CPU/Register/REG_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.478ns (33.040%)  route 2.995ns (66.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.995     4.472    divider/RST_IBUF
    SLICE_X46Y100        FDCE                                         f  divider/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498     4.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.478ns (33.040%)  route 2.995ns (66.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.995     4.472    divider/RST_IBUF
    SLICE_X46Y100        FDCE                                         f  divider/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498     4.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.478ns (33.040%)  route 2.995ns (66.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.995     4.472    divider/RST_IBUF
    SLICE_X46Y100        FDCE                                         f  divider/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498     4.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.478ns (33.040%)  route 2.995ns (66.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.995     4.472    divider/RST_IBUF
    SLICE_X46Y100        FDCE                                         f  divider/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.498     4.920    divider/CLK
    SLICE_X46Y100        FDCE                                         r  divider/counter_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.478ns (35.304%)  route 2.708ns (64.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.708     4.185    divider/RST_IBUF
    SLICE_X48Y95         FDCE                                         f  divider/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513     4.936    divider/CLK
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.478ns (35.304%)  route 2.708ns (64.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.708     4.185    divider/RST_IBUF
    SLICE_X48Y95         FDCE                                         f  divider/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513     4.936    divider/CLK
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.478ns (35.304%)  route 2.708ns (64.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.708     4.185    divider/RST_IBUF
    SLICE_X48Y95         FDCE                                         f  divider/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.513     4.936    divider/CLK
    SLICE_X48Y95         FDCE                                         r  divider/counter_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.478ns (35.345%)  route 2.703ns (64.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.703     4.180    divider/RST_IBUF
    SLICE_X46Y99         FDCE                                         f  divider/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514     4.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[18]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.478ns (35.345%)  route 2.703ns (64.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.703     4.180    divider/RST_IBUF
    SLICE_X46Y99         FDCE                                         f  divider/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514     4.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.478ns (35.345%)  route 2.703ns (64.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.703     4.180    divider/RST_IBUF
    SLICE_X46Y99         FDCE                                         f  divider/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.514     4.937    divider/CLK
    SLICE_X46Y99         FDCE                                         r  divider/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.245ns (18.226%)  route 1.101ns (81.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.101     1.347    divider/RST_IBUF
    SLICE_X46Y97         FDCE                                         f  divider/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.245ns (18.226%)  route 1.101ns (81.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.101     1.347    divider/RST_IBUF
    SLICE_X46Y97         FDCE                                         f  divider/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[13]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.245ns (18.226%)  route 1.101ns (81.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.101     1.347    divider/RST_IBUF
    SLICE_X46Y97         FDCE                                         f  divider/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.245ns (18.226%)  route 1.101ns (81.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.101     1.347    divider/RST_IBUF
    SLICE_X46Y97         FDCE                                         f  divider/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.838     2.003    divider/CLK
    SLICE_X46Y97         FDCE                                         r  divider/counter_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.245ns (17.414%)  route 1.164ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.164     1.410    divider/RST_IBUF
    SLICE_X46Y96         FDCE                                         f  divider/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/counter_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.245ns (17.414%)  route 1.164ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.164     1.410    divider/RST_IBUF
    SLICE_X46Y96         FDCE                                         f  divider/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/counter_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.245ns (17.414%)  route 1.164ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.164     1.410    divider/RST_IBUF
    SLICE_X46Y96         FDCE                                         f  divider/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.245ns (17.414%)  route 1.164ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.164     1.410    divider/RST_IBUF
    SLICE_X46Y96         FDCE                                         f  divider/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/counter_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.245ns (17.414%)  route 1.164ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.164     1.410    divider/RST_IBUF
    SLICE_X46Y96         FDCE                                         f  divider/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/counter_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider/slowClk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.245ns (17.414%)  route 1.164ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RST_IBUF_inst/O
                         net (fo=42, routed)          1.164     1.410    divider/RST_IBUF
    SLICE_X46Y96         FDCE                                         f  divider/slowClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.837     2.002    divider/CLK
    SLICE_X46Y96         FDCE                                         r  divider/slowClk_reg/C





