#  Digital Logic Design using Verilog  

Welcome to my collection of **Digital Logic Design projects implemented in Verilog HDL**.  
This repository demonstrates my knowledge of **combinational and sequential circuits**, which form the backbone of **VLSI Design and DFT**.  

---

## ðŸ“š Overview  
This repo contains clean, modular, and simulation-ready Verilog codes.  
Each design is supported with:  
- âœ… **Verilog source code** (`.v`)  
- âœ… **Testbench** (`_tb.v`)  
- âœ… **Simulation results

The goal is to showcase **industry-relevant coding practices** in hardware design.  

---

 âš¡ Circuits Implemented  

 ðŸ”¸ Combinational Circuits  
- Half Adder, Full Adder  
- Multiplexer (2:1, 4:1, 8:1)  
- Demultiplexer  
- Encoder & Decoder  
- Comparator  

 ðŸ”¸ Sequential Circuits  
- SR, D, JK, and T Flip-Flops  
- Counters (Up, Down, Mod-N)  
- Shift Registers (SISO, SIPO, PISO, PIPO)  
- Finite State Machines (Mealy & Moore)  

---

 ðŸ›  Tools & Technologies  
- **Language**: Verilog HDL  
- **Simulation**: ModelSim / Icarus Verilog / Vivado  
- **Domain**: Digital Logic Design, VLSI Fundamentals, DFT Basics  

---

## ðŸ“‚ Repository Structure  
