\hypertarget{structALT__CLKMGR__SDRPLL__EN__s}{}\section{A\+L\+T\+\_\+\+C\+L\+K\+M\+G\+R\+\_\+\+S\+D\+R\+P\+L\+L\+\_\+\+E\+N\+\_\+s Struct Reference}
\label{structALT__CLKMGR__SDRPLL__EN__s}\index{ALT\_CLKMGR\_SDRPLL\_EN\_s@{ALT\_CLKMGR\_SDRPLL\_EN\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__EN__s_a92edf83f6178ca611198bebd4e3e4812}\label{structALT__CLKMGR__SDRPLL__EN__s_a92edf83f6178ca611198bebd4e3e4812}} 
uint32\+\_\+t {\bfseries ddrdqsclk}\+: 1
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__EN__s_a1b2658f6ec8a37485c5cbfe2b9501344}\label{structALT__CLKMGR__SDRPLL__EN__s_a1b2658f6ec8a37485c5cbfe2b9501344}} 
uint32\+\_\+t {\bfseries ddr2xdqsclk}\+: 1
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__EN__s_a0fe3ba1e029b092c79e2ef0188fc4e13}\label{structALT__CLKMGR__SDRPLL__EN__s_a0fe3ba1e029b092c79e2ef0188fc4e13}} 
uint32\+\_\+t {\bfseries ddrdqclk}\+: 1
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__EN__s_a9ec75a12028ad887d7fc3d40390e6f70}\label{structALT__CLKMGR__SDRPLL__EN__s_a9ec75a12028ad887d7fc3d40390e6f70}} 
uint32\+\_\+t {\bfseries s2fuser2clk}\+: 1
\item 
\mbox{\Hypertarget{structALT__CLKMGR__SDRPLL__EN__s_a3530c202fce442edd0a1e102de30953f}\label{structALT__CLKMGR__SDRPLL__EN__s_a3530c202fce442edd0a1e102de30953f}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 28
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__clkmgr_8h}{alt\+\_\+clkmgr.\+h}}\end{DoxyCompactItemize}
