In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libitm.a_clang_-O0:

aatree.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12aa_node_base4skewEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x0                   	// #0
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #16]
  24:	cmp	w0, #0x0
  28:	b.eq	78 <_ZN3GTM12aa_node_base4skewEv+0x78>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	ldr	w1, [x0, #16]
  34:	ldr	x0, [sp, #24]
  38:	ldr	w0, [x0, #16]
  3c:	cmp	w1, w0
  40:	b.ne	78 <_ZN3GTM12aa_node_base4skewEv+0x78>  // b.any
  44:	mov	w1, #0x1                   	// #1
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  50:	mov	x2, x0
  54:	mov	w1, #0x0                   	// #0
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  60:	ldr	x2, [sp, #24]
  64:	mov	w1, #0x1                   	// #1
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  70:	ldr	x0, [sp, #40]
  74:	b	7c <_ZN3GTM12aa_node_base4skewEv+0x7c>
  78:	ldr	x0, [sp, #24]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret

0000000000000084 <_ZN3GTM12aa_node_base5splitEv>:
  84:	stp	x29, x30, [sp, #-48]!
  88:	mov	x29, sp
  8c:	str	x0, [sp, #24]
  90:	mov	w1, #0x1                   	// #1
  94:	ldr	x0, [sp, #24]
  98:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  9c:	str	x0, [sp, #40]
  a0:	ldr	x0, [sp, #24]
  a4:	ldr	w0, [x0, #16]
  a8:	cmp	w0, #0x0
  ac:	b.eq	d8 <_ZN3GTM12aa_node_base5splitEv+0x54>  // b.none
  b0:	mov	w1, #0x1                   	// #1
  b4:	ldr	x0, [sp, #40]
  b8:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  bc:	ldr	w1, [x0, #16]
  c0:	ldr	x0, [sp, #24]
  c4:	ldr	w0, [x0, #16]
  c8:	cmp	w1, w0
  cc:	b.ne	d8 <_ZN3GTM12aa_node_base5splitEv+0x54>  // b.any
  d0:	mov	w0, #0x1                   	// #1
  d4:	b	dc <_ZN3GTM12aa_node_base5splitEv+0x58>
  d8:	mov	w0, #0x0                   	// #0
  dc:	cmp	w0, #0x0
  e0:	b.eq	12c <_ZN3GTM12aa_node_base5splitEv+0xa8>  // b.none
  e4:	mov	w1, #0x0                   	// #0
  e8:	ldr	x0, [sp, #40]
  ec:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
  f0:	mov	x2, x0
  f4:	mov	w1, #0x1                   	// #1
  f8:	ldr	x0, [sp, #24]
  fc:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
 100:	ldr	x2, [sp, #24]
 104:	mov	w1, #0x0                   	// #0
 108:	ldr	x0, [sp, #40]
 10c:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
 110:	ldr	x0, [sp, #40]
 114:	ldr	w0, [x0, #16]
 118:	add	w1, w0, #0x1
 11c:	ldr	x0, [sp, #40]
 120:	str	w1, [x0, #16]
 124:	ldr	x0, [sp, #40]
 128:	b	130 <_ZN3GTM12aa_node_base5splitEv+0xac>
 12c:	ldr	x0, [sp, #24]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

0000000000000138 <_ZN3GTM12aa_node_base14decrease_levelEv>:
 138:	stp	x29, x30, [sp, #-64]!
 13c:	mov	x29, sp
 140:	str	x0, [sp, #24]
 144:	mov	w1, #0x0                   	// #0
 148:	ldr	x0, [sp, #24]
 14c:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
 150:	str	x0, [sp, #56]
 154:	mov	w1, #0x1                   	// #1
 158:	ldr	x0, [sp, #24]
 15c:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
 160:	str	x0, [sp, #48]
 164:	ldr	x0, [sp, #56]
 168:	ldr	w0, [x0, #16]
 16c:	str	w0, [sp, #44]
 170:	ldr	x0, [sp, #48]
 174:	ldr	w0, [x0, #16]
 178:	str	w0, [sp, #40]
 17c:	ldr	w1, [sp, #44]
 180:	ldr	w0, [sp, #40]
 184:	cmp	w1, w0
 188:	b.cs	198 <_ZN3GTM12aa_node_base14decrease_levelEv+0x60>  // b.hs, b.nlast
 18c:	ldr	w0, [sp, #44]
 190:	add	w0, w0, #0x1
 194:	b	1a0 <_ZN3GTM12aa_node_base14decrease_levelEv+0x68>
 198:	ldr	w0, [sp, #40]
 19c:	add	w0, w0, #0x1
 1a0:	str	w0, [sp, #36]
 1a4:	ldr	x0, [sp, #24]
 1a8:	ldr	w0, [x0, #16]
 1ac:	ldr	w1, [sp, #36]
 1b0:	cmp	w1, w0
 1b4:	b.cs	1e0 <_ZN3GTM12aa_node_base14decrease_levelEv+0xa8>  // b.hs, b.nlast
 1b8:	ldr	x0, [sp, #24]
 1bc:	ldr	w1, [sp, #36]
 1c0:	str	w1, [x0, #16]
 1c4:	ldr	w1, [sp, #36]
 1c8:	ldr	w0, [sp, #40]
 1cc:	cmp	w1, w0
 1d0:	b.cs	1e0 <_ZN3GTM12aa_node_base14decrease_levelEv+0xa8>  // b.hs, b.nlast
 1d4:	ldr	x0, [sp, #48]
 1d8:	ldr	w1, [sp, #36]
 1dc:	str	w1, [x0, #16]
 1e0:	nop
 1e4:	ldp	x29, x30, [sp], #64
 1e8:	ret

00000000000001ec <_Z41__static_initialization_and_destruction_0ii>:
 1ec:	stp	x29, x30, [sp, #-32]!
 1f0:	mov	x29, sp
 1f4:	str	w0, [sp, #28]
 1f8:	str	w1, [sp, #24]
 1fc:	ldr	w0, [sp, #28]
 200:	cmp	w0, #0x1
 204:	b.ne	228 <_Z41__static_initialization_and_destruction_0ii+0x3c>  // b.any
 208:	ldr	w1, [sp, #24]
 20c:	mov	w0, #0xffff                	// #65535
 210:	cmp	w1, w0
 214:	b.ne	228 <_Z41__static_initialization_and_destruction_0ii+0x3c>  // b.any
 218:	mov	w1, #0x0                   	// #0
 21c:	adrp	x0, 0 <_ZN3GTM12aa_node_base4skewEv>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZN3GTM12aa_node_base4skewEv>
 228:	nop
 22c:	ldp	x29, x30, [sp], #32
 230:	ret

0000000000000234 <_GLOBAL__sub_I__ZN3GTM12aa_node_base5s_nilE>:
 234:	stp	x29, x30, [sp, #-16]!
 238:	mov	x29, sp
 23c:	mov	w1, #0xffff                	// #65535
 240:	mov	w0, #0x1                   	// #1
 244:	bl	1ec <_Z41__static_initialization_and_destruction_0ii>
 248:	ldp	x29, x30, [sp], #16
 24c:	ret

Disassembly of section .text._ZN3GTM12aa_node_baseC2Ej:

0000000000000000 <_ZN3GTM12aa_node_baseC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	adrp	x1, 0 <_ZN3GTM12aa_node_baseC1Ej>
  14:	add	x1, x1, #0x0
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	adrp	x1, 0 <_ZN3GTM12aa_node_baseC1Ej>
  24:	add	x1, x1, #0x0
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp, #8]
  30:	ldr	w1, [sp, #4]
  34:	str	w1, [x0, #16]
  38:	nop
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZNK3GTM12aa_node_base6is_nilEv:

0000000000000000 <_ZNK3GTM12aa_node_base6is_nilEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x1, [sp, #8]
   c:	adrp	x0, 0 <_ZNK3GTM12aa_node_base6is_nilEv>
  10:	add	x0, x0, #0x0
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN3GTM12aa_node_base4linkEb:

0000000000000000 <_ZN3GTM12aa_node_base4linkEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldrb	w1, [sp, #7]
  10:	ldr	x0, [sp, #8]
  14:	sxtw	x1, w1
  18:	ldr	x0, [x0, x1, lsl #3]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM12aa_node_base8set_linkEbPS0_:

0000000000000000 <_ZN3GTM12aa_node_base8set_linkEbPS0_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	strb	w1, [sp, #23]
   c:	str	x2, [sp, #8]
  10:	ldrb	w1, [sp, #23]
  14:	ldr	x0, [sp, #24]
  18:	sxtw	x1, w1
  1c:	ldr	x2, [sp, #8]
  20:	str	x2, [x0, x1, lsl #3]
  24:	nop
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImEC2Ev:

0000000000000000 <_ZN3GTM11aa_tree_keyImEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK3GTM11aa_tree_keyImE4findEm:

0000000000000000 <_ZNK3GTM11aa_tree_keyImE4findEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	cmp	x0, #0x0
  24:	b.eq	8c <_ZNK3GTM11aa_tree_keyImE4findEm+0x8c>  // b.none
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x0, [x0, #24]
  30:	ldr	x1, [sp, #16]
  34:	cmp	x1, x0
  38:	b.ne	44 <_ZNK3GTM11aa_tree_keyImE4findEm+0x44>  // b.any
  3c:	ldr	x0, [sp, #40]
  40:	b	90 <_ZNK3GTM11aa_tree_keyImE4findEm+0x90>
  44:	ldr	x0, [sp, #40]
  48:	ldr	x0, [x0, #24]
  4c:	ldr	x1, [sp, #16]
  50:	cmp	x1, x0
  54:	cset	w0, hi  // hi = pmore
  58:	and	w0, w0, #0xff
  5c:	mov	w1, w0
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZNK3GTM11aa_tree_keyImE4findEm>
  68:	str	x0, [sp, #40]
  6c:	ldr	x0, [sp, #40]
  70:	bl	0 <_ZNK3GTM11aa_tree_keyImE4findEm>
  74:	and	w0, w0, #0xff
  78:	eor	w0, w0, #0x1
  7c:	and	w0, w0, #0xff
  80:	cmp	w0, #0x0
  84:	b.eq	8c <_ZNK3GTM11aa_tree_keyImE4findEm+0x8c>  // b.none
  88:	b	28 <_ZNK3GTM11aa_tree_keyImE4findEm+0x28>
  8c:	mov	x0, #0x0                   	// #0
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #24]
  20:	cmp	x1, x0
  24:	cset	w0, hi  // hi = pmore
  28:	strb	w0, [sp, #39]
  2c:	ldrb	w1, [sp, #39]
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  38:	str	x0, [sp, #40]
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	5c <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x5c>  // b.none
  50:	ldr	x0, [sp, #16]
  54:	str	x0, [sp, #40]
  58:	b	6c <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x6c>
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  68:	str	x0, [sp, #40]
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x2, [sp, #40]
  74:	ldrb	w1, [sp, #39]
  78:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  84:	str	x0, [sp, #24]
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  90:	str	x0, [sp, #24]
  94:	ldr	x0, [sp, #24]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE:

0000000000000000 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.ne	30 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x30>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	ldr	x1, [sp, #16]
  28:	str	x1, [x0]
  2c:	b	4c <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x4c>
  30:	ldr	x0, [sp, #24]
  34:	ldr	x0, [x0]
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  40:	mov	x1, x0
  44:	ldr	x0, [sp, #24]
  48:	str	x1, [x0]
  4c:	nop
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0, #24]
  20:	ldr	x1, [sp, #48]
  24:	cmp	x1, x0
  28:	b.ne	140 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x140>  // b.any
  2c:	mov	w1, #0x0                   	// #0
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  38:	str	x0, [sp, #80]
  3c:	mov	w1, #0x1                   	// #1
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  48:	str	x0, [sp, #72]
  4c:	ldr	x0, [sp, #40]
  50:	cmp	x0, #0x0
  54:	b.eq	64 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x64>  // b.none
  58:	ldr	x0, [sp, #40]
  5c:	ldr	x1, [sp, #56]
  60:	str	x1, [x0]
  64:	ldr	x0, [sp, #80]
  68:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	a4 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xa4>  // b.none
  78:	ldr	x0, [sp, #72]
  7c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x0
  88:	b.eq	94 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x94>  // b.none
  8c:	ldr	x0, [sp, #72]
  90:	b	214 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x214>
  94:	ldr	x0, [sp, #72]
  98:	str	x0, [sp, #96]
  9c:	strb	wzr, [sp, #111]
  a0:	b	b4 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xb4>
  a4:	ldr	x0, [sp, #80]
  a8:	str	x0, [sp, #96]
  ac:	mov	w0, #0x1                   	// #1
  b0:	strb	w0, [sp, #111]
  b4:	ldr	x0, [sp, #96]
  b8:	str	x0, [sp, #88]
  bc:	ldrb	w1, [sp, #111]
  c0:	ldr	x0, [sp, #88]
  c4:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  c8:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  cc:	and	w0, w0, #0xff
  d0:	eor	w0, w0, #0x1
  d4:	and	w0, w0, #0xff
  d8:	cmp	w0, #0x0
  dc:	b.eq	f8 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xf8>  // b.none
  e0:	nop
  e4:	ldrb	w1, [sp, #111]
  e8:	ldr	x0, [sp, #88]
  ec:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  f0:	str	x0, [sp, #88]
  f4:	b	bc <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xbc>
  f8:	ldr	x0, [sp, #88]
  fc:	ldr	x0, [x0, #24]
 100:	mov	x2, #0x0                   	// #0
 104:	mov	x1, x0
 108:	ldr	x0, [sp, #96]
 10c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 110:	str	x0, [sp, #96]
 114:	ldr	x3, [sp, #88]
 118:	ldrb	w0, [sp, #111]
 11c:	eor	w0, w0, #0x1
 120:	and	w0, w0, #0xff
 124:	ldr	x2, [sp, #96]
 128:	mov	w1, w0
 12c:	mov	x0, x3
 130:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 134:	ldr	x0, [sp, #88]
 138:	str	x0, [sp, #56]
 13c:	b	184 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x184>
 140:	ldr	x0, [sp, #56]
 144:	ldr	x0, [x0, #24]
 148:	ldr	x1, [sp, #48]
 14c:	cmp	x1, x0
 150:	cset	w0, hi  // hi = pmore
 154:	strb	w0, [sp, #111]
 158:	ldr	x19, [sp, #56]
 15c:	ldrb	w1, [sp, #111]
 160:	ldr	x0, [sp, #56]
 164:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 168:	ldr	x2, [sp, #40]
 16c:	ldr	x1, [sp, #48]
 170:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 174:	mov	x2, x0
 178:	ldrb	w1, [sp, #111]
 17c:	mov	x0, x19
 180:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 184:	ldr	x0, [sp, #56]
 188:	bl	138 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x138>
 18c:	ldr	x0, [sp, #56]
 190:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 194:	str	x0, [sp, #56]
 198:	mov	w1, #0x1                   	// #1
 19c:	ldr	x0, [sp, #56]
 1a0:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1a4:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1a8:	str	x0, [sp, #72]
 1ac:	ldr	x0, [sp, #56]
 1b0:	ldr	x2, [sp, #72]
 1b4:	mov	w1, #0x1                   	// #1
 1b8:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1bc:	ldr	x19, [sp, #72]
 1c0:	mov	w1, #0x1                   	// #1
 1c4:	ldr	x0, [sp, #72]
 1c8:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1cc:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1d0:	mov	x2, x0
 1d4:	mov	w1, #0x1                   	// #1
 1d8:	mov	x0, x19
 1dc:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1e8:	str	x0, [sp, #56]
 1ec:	ldr	x19, [sp, #56]
 1f0:	mov	w1, #0x1                   	// #1
 1f4:	ldr	x0, [sp, #56]
 1f8:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 1fc:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 200:	mov	x2, x0
 204:	mov	w1, #0x1                   	// #1
 208:	mov	x0, x19
 20c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
 210:	ldr	x0, [sp, #56]
 214:	ldr	x19, [sp, #16]
 218:	ldp	x29, x30, [sp], #112
 21c:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE5eraseEm:

0000000000000000 <_ZN3GTM11aa_tree_keyImE5eraseEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	cmp	x0, #0x0
  24:	b.ne	30 <_ZN3GTM11aa_tree_keyImE5eraseEm+0x30>  // b.any
  28:	mov	x0, #0x0                   	// #0
  2c:	b	74 <_ZN3GTM11aa_tree_keyImE5eraseEm+0x74>
  30:	str	xzr, [sp, #32]
  34:	add	x0, sp, #0x20
  38:	mov	x2, x0
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  48:	str	x0, [sp, #40]
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.eq	64 <_ZN3GTM11aa_tree_keyImE5eraseEm+0x64>  // b.none
  60:	str	xzr, [sp, #40]
  64:	ldr	x0, [sp, #24]
  68:	ldr	x1, [sp, #40]
  6c:	str	x1, [x0]
  70:	ldr	x0, [sp, #32]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN3GTM11aa_node_keyImE4linkEb:

0000000000000000 <_ZN3GTM11aa_node_keyImE4linkEb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN3GTM11aa_node_keyImE4linkEb>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM11aa_node_keyImE4skewEv:

0000000000000000 <_ZN3GTM11aa_node_keyImE4skewEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM11aa_node_keyImE4skewEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN3GTM11aa_node_keyImE5splitEv:

0000000000000000 <_ZN3GTM11aa_node_keyImE5splitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	84 <_ZN3GTM12aa_node_base5splitEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

alloc.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0xf0
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [sp, #24]
  30:	str	x1, [x0]
  34:	ldr	x0, [sp, #56]
  38:	str	xzr, [x0, #8]
  3c:	ldr	x0, [sp, #56]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [x0, #24]
  48:	nop
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

0000000000000054 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>:
  54:	stp	x29, x30, [sp, #-64]!
  58:	mov	x29, sp
  5c:	str	x0, [sp, #40]
  60:	str	x1, [sp, #32]
  64:	str	x2, [sp, #24]
  68:	ldr	x0, [sp, #40]
  6c:	add	x0, x0, #0xf0
  70:	ldr	x1, [sp, #32]
  74:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  78:	str	x0, [sp, #56]
  7c:	ldr	x0, [sp, #56]
  80:	ldr	x1, [sp, #24]
  84:	str	x1, [x0]
  88:	ldr	x0, [sp, #56]
  8c:	str	xzr, [x0, #8]
  90:	ldr	x0, [sp, #56]
  94:	strb	wzr, [x0, #24]
  98:	nop
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret

00000000000000a4 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>:
  a4:	stp	x29, x30, [sp, #-64]!
  a8:	mov	x29, sp
  ac:	str	x0, [sp, #40]
  b0:	str	x1, [sp, #32]
  b4:	str	x2, [sp, #24]
  b8:	str	x3, [sp, #16]
  bc:	ldr	x0, [sp, #40]
  c0:	add	x0, x0, #0xf0
  c4:	ldr	x1, [sp, #32]
  c8:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  cc:	str	x0, [sp, #56]
  d0:	ldr	x0, [sp, #56]
  d4:	str	xzr, [x0]
  d8:	ldr	x0, [sp, #56]
  dc:	ldr	x1, [sp, #16]
  e0:	str	x1, [x0, #8]
  e4:	ldr	x0, [sp, #56]
  e8:	ldr	x1, [sp, #24]
  ec:	str	x1, [x0, #16]
  f0:	ldr	x0, [sp, #56]
  f4:	strb	wzr, [x0, #24]
  f8:	nop
  fc:	ldp	x29, x30, [sp], #64
 100:	ret

0000000000000104 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv>:
 104:	stp	x29, x30, [sp, #-80]!
 108:	mov	x29, sp
 10c:	str	x0, [sp, #40]
 110:	str	x1, [sp, #32]
 114:	str	x2, [sp, #24]
 118:	ldr	x0, [sp, #40]
 11c:	str	x0, [sp, #72]
 120:	ldr	x0, [sp, #24]
 124:	str	x0, [sp, #64]
 128:	ldr	x0, [sp, #64]
 12c:	ldrb	w0, [x0, #8]
 130:	cmp	w0, #0x0
 134:	b.eq	18c <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x88>  // b.none
 138:	ldr	x0, [sp, #32]
 13c:	ldrb	w0, [x0, #24]
 140:	cmp	w0, #0x0
 144:	b.eq	1c0 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0xbc>  // b.none
 148:	ldr	x0, [sp, #32]
 14c:	ldr	x0, [x0, #8]
 150:	cmp	x0, #0x0
 154:	b.eq	178 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x74>  // b.none
 158:	ldr	x0, [sp, #32]
 15c:	ldr	x2, [x0, #8]
 160:	ldr	x0, [sp, #32]
 164:	ldr	x0, [x0, #16]
 168:	mov	x1, x0
 16c:	ldr	x0, [sp, #72]
 170:	blr	x2
 174:	b	1c0 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0xbc>
 178:	ldr	x0, [sp, #32]
 17c:	ldr	x1, [x0]
 180:	ldr	x0, [sp, #72]
 184:	blr	x1
 188:	b	1c0 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0xbc>
 18c:	ldr	x0, [sp, #64]
 190:	ldr	x0, [x0]
 194:	ldr	x1, [sp, #40]
 198:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 19c:	str	x0, [sp, #56]
 1a0:	ldr	x1, [sp, #56]
 1a4:	ldr	x0, [sp, #32]
 1a8:	mov	x2, x1
 1ac:	mov	x3, x0
 1b0:	ldp	x0, x1, [x3]
 1b4:	stp	x0, x1, [x2]
 1b8:	ldp	x0, x1, [x3, #16]
 1bc:	stp	x0, x1, [x2, #16]
 1c0:	nop
 1c4:	ldp	x29, x30, [sp], #80
 1c8:	ret

00000000000001cc <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>:
 1cc:	stp	x29, x30, [sp, #-64]!
 1d0:	mov	x29, sp
 1d4:	str	x0, [sp, #40]
 1d8:	str	x1, [sp, #32]
 1dc:	str	x2, [sp, #24]
 1e0:	ldr	x0, [sp, #40]
 1e4:	str	x0, [sp, #56]
 1e8:	ldr	x0, [sp, #24]
 1ec:	cmp	x0, #0x0
 1f0:	cset	w0, ne  // ne = any
 1f4:	strb	w0, [sp, #55]
 1f8:	ldr	x0, [sp, #32]
 1fc:	ldrb	w0, [x0, #24]
 200:	ldrb	w1, [sp, #55]
 204:	cmp	w1, w0
 208:	b.ne	24c <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x80>  // b.any
 20c:	ldr	x0, [sp, #32]
 210:	ldr	x0, [x0, #8]
 214:	cmp	x0, #0x0
 218:	b.eq	23c <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x70>  // b.none
 21c:	ldr	x0, [sp, #32]
 220:	ldr	x2, [x0, #8]
 224:	ldr	x0, [sp, #32]
 228:	ldr	x0, [x0, #16]
 22c:	mov	x1, x0
 230:	ldr	x0, [sp, #56]
 234:	blr	x2
 238:	b	24c <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x80>
 23c:	ldr	x0, [sp, #32]
 240:	ldr	x1, [x0]
 244:	ldr	x0, [sp, #56]
 248:	blr	x1
 24c:	nop
 250:	ldp	x29, x30, [sp], #64
 254:	ret

0000000000000258 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>:
 258:	stp	x29, x30, [sp, #-64]!
 25c:	mov	x29, sp
 260:	str	x0, [sp, #40]
 264:	strb	w1, [sp, #39]
 268:	str	x2, [sp, #24]
 26c:	ldr	x0, [sp, #24]
 270:	cmp	x0, #0x0
 274:	b.eq	2ac <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x54>  // b.none
 278:	ldr	x0, [sp, #24]
 27c:	str	x0, [sp, #48]
 280:	ldrb	w0, [sp, #39]
 284:	strb	w0, [sp, #56]
 288:	ldr	x0, [sp, #40]
 28c:	add	x3, x0, #0xf0
 290:	add	x0, sp, #0x30
 294:	mov	x2, x0
 298:	adrp	x0, 0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 29c:	add	x1, x0, #0x0
 2a0:	mov	x0, x3
 2a4:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 2a8:	b	2cc <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x74>
 2ac:	ldr	x0, [sp, #40]
 2b0:	add	x3, x0, #0xf0
 2b4:	ldrb	w0, [sp, #39]
 2b8:	mov	x2, x0
 2bc:	adrp	x0, 0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 2c0:	add	x1, x0, #0x0
 2c4:	mov	x0, x3
 2c8:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 2cc:	ldr	x0, [sp, #40]
 2d0:	add	x0, x0, #0xf0
 2d4:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 2d8:	nop
 2dc:	ldp	x29, x30, [sp], #64
 2e0:	ret

Disassembly of section .text._ZN3GTM12aa_node_baseC2Ej:

0000000000000000 <_ZN3GTM12aa_node_baseC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	adrp	x1, 0 <_ZN3GTM12aa_node_base5s_nilE>
  14:	add	x1, x1, #0x0
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	adrp	x1, 0 <_ZN3GTM12aa_node_base5s_nilE>
  24:	add	x1, x1, #0x0
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp, #8]
  30:	ldr	w1, [sp, #4]
  34:	str	w1, [x0, #16]
  38:	nop
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZNK3GTM12aa_node_base6is_nilEv:

0000000000000000 <_ZNK3GTM12aa_node_base6is_nilEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x1, [sp, #8]
   c:	adrp	x0, 0 <_ZN3GTM12aa_node_base5s_nilE>
  10:	add	x0, x0, #0x0
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN3GTM12aa_node_base4linkEb:

0000000000000000 <_ZN3GTM12aa_node_base4linkEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldrb	w1, [sp, #7]
  10:	ldr	x0, [sp, #8]
  14:	sxtw	x1, w1
  18:	ldr	x0, [x0, x1, lsl #3]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM12aa_node_basenwEm:

0000000000000000 <_ZN3GTM12aa_node_basenwEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x0                   	// #0
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN3GTM7xmallocEmb>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN3GTM12aa_node_basedlEPv:

0000000000000000 <_ZN3GTM12aa_node_basedlEPv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <free>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE6insertEm:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE6insertEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	mov	x0, #0x40                  	// #64
  18:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE6insertEm>
  1c:	mov	x19, x0
  20:	ldr	x1, [sp, #32]
  24:	mov	x0, x19
  28:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE6insertEm>
  2c:	str	x19, [sp, #56]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x1, [sp, #56]
  38:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  3c:	ldr	x0, [sp, #56]
  40:	add	x0, x0, #0x20
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE8traverseEPFvmPS1_PvES4_:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE8traverseEPFvmPS1_PvES4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #56]
  20:	ldr	x0, [sp, #56]
  24:	cmp	x0, #0x0
  28:	b.eq	3c <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE8traverseEPFvmPS1_PvES4_+0x3c>  // b.none
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x1, [sp, #32]
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE8traverseEPFvmPS1_PvES4_>
  3c:	nop
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.eq	34 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv+0x34>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	str	xzr, [x0]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv>
  34:	nop
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEEC2Em:

0000000000000000 <_ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	80 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x80>  // b.any
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x4, [x0, #24]
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x20
  38:	ldr	x3, [sp, #32]
  3c:	ldr	x2, [sp, #24]
  40:	mov	x1, x0
  44:	mov	x0, x4
  48:	blr	x3
  4c:	mov	w1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  58:	ldr	x2, [sp, #24]
  5c:	ldr	x1, [sp, #32]
  60:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  64:	mov	w1, #0x1                   	// #1
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  70:	ldr	x2, [sp, #24]
  74:	ldr	x1, [sp, #32]
  78:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  7c:	b	84 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x84>
  80:	nop
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	54 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x54>  // b.any
  20:	mov	w1, #0x0                   	// #0
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  2c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  30:	mov	w1, #0x1                   	// #1
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  3c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  40:	ldr	x0, [sp, #24]
  44:	cmp	x0, #0x0
  48:	b.eq	58 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x58>  // b.none
  4c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  50:	b	58 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x58>
  54:	nop
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN3GTM11aa_node_keyImEC2Em:

0000000000000000 <_ZN3GTM11aa_node_keyImEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	w1, #0x1                   	// #1
  18:	bl	0 <_ZN3GTM11aa_node_keyImEC1Em>
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	str	x1, [x0, #24]
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEE4linkEb:

0000000000000000 <_ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEE4linkEb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEE4linkEb>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM11aa_node_keyImE4linkEb:

0000000000000000 <_ZN3GTM11aa_node_keyImE4linkEb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN3GTM11aa_node_keyImE4linkEb>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

alloc_c.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <_ITM_malloc>:
  18:	stp	x29, x30, [sp, #-48]!
  1c:	mov	x29, sp
  20:	str	x0, [sp, #24]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <malloc>
  2c:	str	x0, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	cmp	x0, #0x0
  38:	b.eq	58 <_ITM_malloc+0x40>  // b.none
  3c:	bl	0 <_ZN3GTML7gtm_thrEv>
  40:	mov	x3, x0
  44:	adrp	x0, 0 <free>
  48:	add	x2, x0, #0x0
  4c:	ldr	x1, [sp, #40]
  50:	mov	x0, x3
  54:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  58:	ldr	x0, [sp, #40]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

0000000000000064 <_ITM_calloc>:
  64:	stp	x29, x30, [sp, #-48]!
  68:	mov	x29, sp
  6c:	str	x0, [sp, #24]
  70:	str	x1, [sp, #16]
  74:	ldr	x1, [sp, #16]
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <calloc>
  80:	str	x0, [sp, #40]
  84:	ldr	x0, [sp, #40]
  88:	cmp	x0, #0x0
  8c:	b.eq	ac <_ITM_calloc+0x48>  // b.none
  90:	bl	0 <_ZN3GTML7gtm_thrEv>
  94:	mov	x3, x0
  98:	adrp	x0, 0 <free>
  9c:	add	x2, x0, #0x0
  a0:	ldr	x1, [sp, #40]
  a4:	mov	x0, x3
  a8:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  ac:	ldr	x0, [sp, #40]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret

00000000000000b8 <_ITM_free>:
  b8:	stp	x29, x30, [sp, #-32]!
  bc:	mov	x29, sp
  c0:	str	x0, [sp, #24]
  c4:	ldr	x0, [sp, #24]
  c8:	cmp	x0, #0x0
  cc:	b.eq	ec <_ITM_free+0x34>  // b.none
  d0:	bl	0 <_ZN3GTML7gtm_thrEv>
  d4:	mov	x3, x0
  d8:	adrp	x0, 0 <free>
  dc:	add	x2, x0, #0x0
  e0:	ldr	x1, [sp, #24]
  e4:	mov	x0, x3
  e8:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
  ec:	nop
  f0:	ldp	x29, x30, [sp], #32
  f4:	ret

00000000000000f8 <_ITM_dropReferences>:
  f8:	stp	x29, x30, [sp, #-32]!
  fc:	mov	x29, sp
 100:	str	x0, [sp, #24]
 104:	str	x1, [sp, #16]
 108:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

alloc_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <del_opnt>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	mov	x29, sp
  20:	str	x0, [sp, #24]
  24:	mov	x1, #0x0                   	// #0
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZdlPvRKSt9nothrow_t>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

000000000000003c <del_opvnt>:
  3c:	stp	x29, x30, [sp, #-32]!
  40:	mov	x29, sp
  44:	str	x0, [sp, #24]
  48:	mov	x1, #0x0                   	// #0
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZdaPvRKSt9nothrow_t>
  54:	nop
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

0000000000000060 <delsz_opnt>:
  60:	stp	x29, x30, [sp, #-32]!
  64:	mov	x29, sp
  68:	str	x0, [sp, #24]
  6c:	str	x1, [sp, #16]
  70:	mov	x2, #0x0                   	// #0
  74:	ldr	x1, [sp, #16]
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZdlPvmRKSt9nothrow_t>
  80:	nop
  84:	ldp	x29, x30, [sp], #32
  88:	ret

000000000000008c <_ZGTtnwm>:
  8c:	stp	x29, x30, [sp, #-48]!
  90:	mov	x29, sp
  94:	str	x0, [sp, #24]
  98:	ldr	x0, [sp, #24]
  9c:	bl	0 <_Znwm>
  a0:	str	x0, [sp, #40]
  a4:	ldr	x0, [sp, #40]
  a8:	cmp	x0, #0x0
  ac:	b.eq	d0 <_ZGTtnwm+0x44>  // b.none
  b0:	bl	0 <_ZN3GTML7gtm_thrEv>
  b4:	mov	x3, x0
  b8:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
  bc:	add	x0, x0, #0x0
  c0:	ldr	x2, [x0]
  c4:	ldr	x1, [sp, #40]
  c8:	mov	x0, x3
  cc:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  d0:	ldr	x0, [sp, #40]
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret

00000000000000dc <_ZGTtnwmRKSt9nothrow_t>:
  dc:	stp	x29, x30, [sp, #-48]!
  e0:	mov	x29, sp
  e4:	str	x0, [sp, #24]
  e8:	str	x1, [sp, #16]
  ec:	ldr	x1, [sp, #16]
  f0:	ldr	x0, [sp, #24]
  f4:	bl	0 <_ZnwmRKSt9nothrow_t>
  f8:	str	x0, [sp, #40]
  fc:	ldr	x0, [sp, #40]
 100:	cmp	x0, #0x0
 104:	b.eq	124 <_ZGTtnwmRKSt9nothrow_t+0x48>  // b.none
 108:	bl	0 <_ZN3GTML7gtm_thrEv>
 10c:	mov	x3, x0
 110:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 114:	add	x2, x0, #0x0
 118:	ldr	x1, [sp, #40]
 11c:	mov	x0, x3
 120:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 124:	ldr	x0, [sp, #40]
 128:	ldp	x29, x30, [sp], #48
 12c:	ret

0000000000000130 <_ZGTtnam>:
 130:	stp	x29, x30, [sp, #-48]!
 134:	mov	x29, sp
 138:	str	x0, [sp, #24]
 13c:	ldr	x0, [sp, #24]
 140:	bl	0 <_Znam>
 144:	str	x0, [sp, #40]
 148:	ldr	x0, [sp, #40]
 14c:	cmp	x0, #0x0
 150:	b.eq	174 <_ZGTtnam+0x44>  // b.none
 154:	bl	0 <_ZN3GTML7gtm_thrEv>
 158:	mov	x3, x0
 15c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 160:	add	x0, x0, #0x0
 164:	ldr	x2, [x0]
 168:	ldr	x1, [sp, #40]
 16c:	mov	x0, x3
 170:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 174:	ldr	x0, [sp, #40]
 178:	ldp	x29, x30, [sp], #48
 17c:	ret

0000000000000180 <_ZGTtnamRKSt9nothrow_t>:
 180:	stp	x29, x30, [sp, #-48]!
 184:	mov	x29, sp
 188:	str	x0, [sp, #24]
 18c:	str	x1, [sp, #16]
 190:	ldr	x1, [sp, #16]
 194:	ldr	x0, [sp, #24]
 198:	bl	0 <_ZnamRKSt9nothrow_t>
 19c:	str	x0, [sp, #40]
 1a0:	ldr	x0, [sp, #40]
 1a4:	cmp	x0, #0x0
 1a8:	b.eq	1c8 <_ZGTtnamRKSt9nothrow_t+0x48>  // b.none
 1ac:	bl	0 <_ZN3GTML7gtm_thrEv>
 1b0:	mov	x3, x0
 1b4:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 1b8:	add	x2, x0, #0x0
 1bc:	ldr	x1, [sp, #40]
 1c0:	mov	x0, x3
 1c4:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 1c8:	ldr	x0, [sp, #40]
 1cc:	ldp	x29, x30, [sp], #48
 1d0:	ret

00000000000001d4 <_ZGTtdlPv>:
 1d4:	stp	x29, x30, [sp, #-32]!
 1d8:	mov	x29, sp
 1dc:	str	x0, [sp, #24]
 1e0:	ldr	x0, [sp, #24]
 1e4:	cmp	x0, #0x0
 1e8:	b.eq	20c <_ZGTtdlPv+0x38>  // b.none
 1ec:	bl	0 <_ZN3GTML7gtm_thrEv>
 1f0:	mov	x3, x0
 1f4:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 1f8:	add	x0, x0, #0x0
 1fc:	ldr	x2, [x0]
 200:	ldr	x1, [sp, #24]
 204:	mov	x0, x3
 208:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 20c:	nop
 210:	ldp	x29, x30, [sp], #32
 214:	ret

0000000000000218 <_ZGTtdlPvRKSt9nothrow_t>:
 218:	stp	x29, x30, [sp, #-32]!
 21c:	mov	x29, sp
 220:	str	x0, [sp, #24]
 224:	str	x1, [sp, #16]
 228:	ldr	x0, [sp, #24]
 22c:	cmp	x0, #0x0
 230:	b.eq	250 <_ZGTtdlPvRKSt9nothrow_t+0x38>  // b.none
 234:	bl	0 <_ZN3GTML7gtm_thrEv>
 238:	mov	x3, x0
 23c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 240:	add	x2, x0, #0x0
 244:	ldr	x1, [sp, #24]
 248:	mov	x0, x3
 24c:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 250:	nop
 254:	ldp	x29, x30, [sp], #32
 258:	ret

000000000000025c <_ZGTtdaPv>:
 25c:	stp	x29, x30, [sp, #-32]!
 260:	mov	x29, sp
 264:	str	x0, [sp, #24]
 268:	ldr	x0, [sp, #24]
 26c:	cmp	x0, #0x0
 270:	b.eq	294 <_ZGTtdaPv+0x38>  // b.none
 274:	bl	0 <_ZN3GTML7gtm_thrEv>
 278:	mov	x3, x0
 27c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 280:	add	x0, x0, #0x0
 284:	ldr	x2, [x0]
 288:	ldr	x1, [sp, #24]
 28c:	mov	x0, x3
 290:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 294:	nop
 298:	ldp	x29, x30, [sp], #32
 29c:	ret

00000000000002a0 <_ZGTtdaPvRKSt9nothrow_t>:
 2a0:	stp	x29, x30, [sp, #-32]!
 2a4:	mov	x29, sp
 2a8:	str	x0, [sp, #24]
 2ac:	str	x1, [sp, #16]
 2b0:	ldr	x0, [sp, #24]
 2b4:	cmp	x0, #0x0
 2b8:	b.eq	2d8 <_ZGTtdaPvRKSt9nothrow_t+0x38>  // b.none
 2bc:	bl	0 <_ZN3GTML7gtm_thrEv>
 2c0:	mov	x3, x0
 2c4:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 2c8:	add	x2, x0, #0x0
 2cc:	ldr	x1, [sp, #24]
 2d0:	mov	x0, x3
 2d4:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 2d8:	nop
 2dc:	ldp	x29, x30, [sp], #32
 2e0:	ret

00000000000002e4 <_ZGTtdlPvm>:
 2e4:	stp	x29, x30, [sp, #-32]!
 2e8:	mov	x29, sp
 2ec:	str	x0, [sp, #24]
 2f0:	str	x1, [sp, #16]
 2f4:	ldr	x0, [sp, #24]
 2f8:	cmp	x0, #0x0
 2fc:	b.eq	324 <_ZGTtdlPvm+0x40>  // b.none
 300:	bl	0 <_ZN3GTML7gtm_thrEv>
 304:	mov	x4, x0
 308:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 30c:	add	x0, x0, #0x0
 310:	ldr	x3, [x0]
 314:	ldr	x2, [sp, #16]
 318:	ldr	x1, [sp, #24]
 31c:	mov	x0, x4
 320:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 324:	nop
 328:	ldp	x29, x30, [sp], #32
 32c:	ret

0000000000000330 <_ZGTtdlPvmRKSt9nothrow_t>:
 330:	stp	x29, x30, [sp, #-48]!
 334:	mov	x29, sp
 338:	str	x0, [sp, #40]
 33c:	str	x1, [sp, #32]
 340:	str	x2, [sp, #24]
 344:	ldr	x0, [sp, #40]
 348:	cmp	x0, #0x0
 34c:	b.eq	370 <_ZGTtdlPvmRKSt9nothrow_t+0x40>  // b.none
 350:	bl	0 <_ZN3GTML7gtm_thrEv>
 354:	mov	x4, x0
 358:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 35c:	add	x3, x0, #0x0
 360:	ldr	x2, [sp, #32]
 364:	ldr	x1, [sp, #40]
 368:	mov	x0, x4
 36c:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 370:	nop
 374:	ldp	x29, x30, [sp], #48
 378:	ret

barrier.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML8abi_dispEv>:
       0:	mrs	x1, tpidr_el0
       4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
       8:	ldr	x0, [x0]
       c:	add	x0, x1, x0
      10:	ldr	x0, [x0, #8]
      14:	ret

0000000000000018 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>:
      18:	stp	x29, x30, [sp, #-48]!
      1c:	mov	x29, sp
      20:	str	x0, [sp, #40]
      24:	str	x1, [sp, #32]
      28:	str	x2, [sp, #24]
      2c:	str	w3, [sp, #20]
      30:	str	w4, [sp, #16]
      34:	ldr	w0, [sp, #20]
      38:	cmp	w0, #0x0
      3c:	b.eq	4c <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x34>  // b.none
      40:	ldr	w0, [sp, #16]
      44:	cmp	w0, #0x0
      48:	b.ne	b4 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x9c>  // b.any
      4c:	ldr	x1, [sp, #40]
      50:	ldr	x0, [sp, #32]
      54:	cmp	x1, x0
      58:	b.hi	7c <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x64>  // b.pmore
      5c:	ldr	x1, [sp, #40]
      60:	ldr	x0, [sp, #24]
      64:	add	x1, x1, x0
      68:	ldr	x0, [sp, #32]
      6c:	cmp	x1, x0
      70:	cset	w0, hi  // hi = pmore
      74:	and	w0, w0, #0xff
      78:	b	98 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x80>
      7c:	ldr	x1, [sp, #32]
      80:	ldr	x0, [sp, #24]
      84:	add	x1, x1, x0
      88:	ldr	x0, [sp, #40]
      8c:	cmp	x1, x0
      90:	cset	w0, hi  // hi = pmore
      94:	and	w0, w0, #0xff
      98:	cmp	w0, #0x0
      9c:	b.eq	ac <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x94>  // b.none
      a0:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
      a4:	add	x0, x0, #0x0
      a8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
      ac:	mov	w0, #0x0                   	// #0
      b0:	b	b8 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0xa0>
      b4:	mov	w0, #0x1                   	// #1
      b8:	ldp	x29, x30, [sp], #48
      bc:	ret

00000000000000c0 <_ITM_RU1>:
      c0:	stp	x29, x30, [sp, #-32]!
      c4:	mov	x29, sp
      c8:	str	x0, [sp, #24]
      cc:	bl	0 <_ZN3GTML8abi_dispEv>
      d0:	ldr	x1, [x0]
      d4:	add	x1, x1, #0x30
      d8:	ldr	x2, [x1]
      dc:	ldr	x1, [sp, #24]
      e0:	blr	x2
      e4:	and	w0, w0, #0xff
      e8:	ldp	x29, x30, [sp], #32
      ec:	ret

00000000000000f0 <_ITM_RaRU1>:
      f0:	stp	x29, x30, [sp, #-32]!
      f4:	mov	x29, sp
      f8:	str	x0, [sp, #24]
      fc:	bl	0 <_ZN3GTML8abi_dispEv>
     100:	ldr	x1, [x0]
     104:	add	x1, x1, #0x38
     108:	ldr	x2, [x1]
     10c:	ldr	x1, [sp, #24]
     110:	blr	x2
     114:	and	w0, w0, #0xff
     118:	ldp	x29, x30, [sp], #32
     11c:	ret

0000000000000120 <_ITM_RaWU1>:
     120:	stp	x29, x30, [sp, #-32]!
     124:	mov	x29, sp
     128:	str	x0, [sp, #24]
     12c:	bl	0 <_ZN3GTML8abi_dispEv>
     130:	ldr	x1, [x0]
     134:	add	x1, x1, #0x40
     138:	ldr	x2, [x1]
     13c:	ldr	x1, [sp, #24]
     140:	blr	x2
     144:	and	w0, w0, #0xff
     148:	ldp	x29, x30, [sp], #32
     14c:	ret

0000000000000150 <_ITM_RfWU1>:
     150:	stp	x29, x30, [sp, #-32]!
     154:	mov	x29, sp
     158:	str	x0, [sp, #24]
     15c:	bl	0 <_ZN3GTML8abi_dispEv>
     160:	ldr	x1, [x0]
     164:	add	x1, x1, #0x48
     168:	ldr	x2, [x1]
     16c:	ldr	x1, [sp, #24]
     170:	blr	x2
     174:	and	w0, w0, #0xff
     178:	ldp	x29, x30, [sp], #32
     17c:	ret

0000000000000180 <_ITM_WU1>:
     180:	stp	x29, x30, [sp, #-32]!
     184:	mov	x29, sp
     188:	str	x0, [sp, #24]
     18c:	strb	w1, [sp, #23]
     190:	bl	0 <_ZN3GTML8abi_dispEv>
     194:	ldr	x1, [x0]
     198:	add	x1, x1, #0x50
     19c:	ldr	x3, [x1]
     1a0:	ldrb	w2, [sp, #23]
     1a4:	ldr	x1, [sp, #24]
     1a8:	blr	x3
     1ac:	nop
     1b0:	ldp	x29, x30, [sp], #32
     1b4:	ret

00000000000001b8 <_ITM_WaRU1>:
     1b8:	stp	x29, x30, [sp, #-32]!
     1bc:	mov	x29, sp
     1c0:	str	x0, [sp, #24]
     1c4:	strb	w1, [sp, #23]
     1c8:	bl	0 <_ZN3GTML8abi_dispEv>
     1cc:	ldr	x1, [x0]
     1d0:	add	x1, x1, #0x58
     1d4:	ldr	x3, [x1]
     1d8:	ldrb	w2, [sp, #23]
     1dc:	ldr	x1, [sp, #24]
     1e0:	blr	x3
     1e4:	nop
     1e8:	ldp	x29, x30, [sp], #32
     1ec:	ret

00000000000001f0 <_ITM_WaWU1>:
     1f0:	stp	x29, x30, [sp, #-32]!
     1f4:	mov	x29, sp
     1f8:	str	x0, [sp, #24]
     1fc:	strb	w1, [sp, #23]
     200:	bl	0 <_ZN3GTML8abi_dispEv>
     204:	ldr	x1, [x0]
     208:	add	x1, x1, #0x60
     20c:	ldr	x3, [x1]
     210:	ldrb	w2, [sp, #23]
     214:	ldr	x1, [sp, #24]
     218:	blr	x3
     21c:	nop
     220:	ldp	x29, x30, [sp], #32
     224:	ret

0000000000000228 <_ITM_RU2>:
     228:	stp	x29, x30, [sp, #-32]!
     22c:	mov	x29, sp
     230:	str	x0, [sp, #24]
     234:	bl	0 <_ZN3GTML8abi_dispEv>
     238:	ldr	x1, [x0]
     23c:	add	x1, x1, #0x68
     240:	ldr	x2, [x1]
     244:	ldr	x1, [sp, #24]
     248:	blr	x2
     24c:	and	w0, w0, #0xffff
     250:	ldp	x29, x30, [sp], #32
     254:	ret

0000000000000258 <_ITM_RaRU2>:
     258:	stp	x29, x30, [sp, #-32]!
     25c:	mov	x29, sp
     260:	str	x0, [sp, #24]
     264:	bl	0 <_ZN3GTML8abi_dispEv>
     268:	ldr	x1, [x0]
     26c:	add	x1, x1, #0x70
     270:	ldr	x2, [x1]
     274:	ldr	x1, [sp, #24]
     278:	blr	x2
     27c:	and	w0, w0, #0xffff
     280:	ldp	x29, x30, [sp], #32
     284:	ret

0000000000000288 <_ITM_RaWU2>:
     288:	stp	x29, x30, [sp, #-32]!
     28c:	mov	x29, sp
     290:	str	x0, [sp, #24]
     294:	bl	0 <_ZN3GTML8abi_dispEv>
     298:	ldr	x1, [x0]
     29c:	add	x1, x1, #0x78
     2a0:	ldr	x2, [x1]
     2a4:	ldr	x1, [sp, #24]
     2a8:	blr	x2
     2ac:	and	w0, w0, #0xffff
     2b0:	ldp	x29, x30, [sp], #32
     2b4:	ret

00000000000002b8 <_ITM_RfWU2>:
     2b8:	stp	x29, x30, [sp, #-32]!
     2bc:	mov	x29, sp
     2c0:	str	x0, [sp, #24]
     2c4:	bl	0 <_ZN3GTML8abi_dispEv>
     2c8:	ldr	x1, [x0]
     2cc:	add	x1, x1, #0x80
     2d0:	ldr	x2, [x1]
     2d4:	ldr	x1, [sp, #24]
     2d8:	blr	x2
     2dc:	and	w0, w0, #0xffff
     2e0:	ldp	x29, x30, [sp], #32
     2e4:	ret

00000000000002e8 <_ITM_WU2>:
     2e8:	stp	x29, x30, [sp, #-32]!
     2ec:	mov	x29, sp
     2f0:	str	x0, [sp, #24]
     2f4:	strh	w1, [sp, #22]
     2f8:	bl	0 <_ZN3GTML8abi_dispEv>
     2fc:	ldr	x1, [x0]
     300:	add	x1, x1, #0x88
     304:	ldr	x3, [x1]
     308:	ldrh	w2, [sp, #22]
     30c:	ldr	x1, [sp, #24]
     310:	blr	x3
     314:	nop
     318:	ldp	x29, x30, [sp], #32
     31c:	ret

0000000000000320 <_ITM_WaRU2>:
     320:	stp	x29, x30, [sp, #-32]!
     324:	mov	x29, sp
     328:	str	x0, [sp, #24]
     32c:	strh	w1, [sp, #22]
     330:	bl	0 <_ZN3GTML8abi_dispEv>
     334:	ldr	x1, [x0]
     338:	add	x1, x1, #0x90
     33c:	ldr	x3, [x1]
     340:	ldrh	w2, [sp, #22]
     344:	ldr	x1, [sp, #24]
     348:	blr	x3
     34c:	nop
     350:	ldp	x29, x30, [sp], #32
     354:	ret

0000000000000358 <_ITM_WaWU2>:
     358:	stp	x29, x30, [sp, #-32]!
     35c:	mov	x29, sp
     360:	str	x0, [sp, #24]
     364:	strh	w1, [sp, #22]
     368:	bl	0 <_ZN3GTML8abi_dispEv>
     36c:	ldr	x1, [x0]
     370:	add	x1, x1, #0x98
     374:	ldr	x3, [x1]
     378:	ldrh	w2, [sp, #22]
     37c:	ldr	x1, [sp, #24]
     380:	blr	x3
     384:	nop
     388:	ldp	x29, x30, [sp], #32
     38c:	ret

0000000000000390 <_ITM_RU4>:
     390:	stp	x29, x30, [sp, #-32]!
     394:	mov	x29, sp
     398:	str	x0, [sp, #24]
     39c:	bl	0 <_ZN3GTML8abi_dispEv>
     3a0:	ldr	x1, [x0]
     3a4:	add	x1, x1, #0xa0
     3a8:	ldr	x2, [x1]
     3ac:	ldr	x1, [sp, #24]
     3b0:	blr	x2
     3b4:	ldp	x29, x30, [sp], #32
     3b8:	ret

00000000000003bc <_ITM_RaRU4>:
     3bc:	stp	x29, x30, [sp, #-32]!
     3c0:	mov	x29, sp
     3c4:	str	x0, [sp, #24]
     3c8:	bl	0 <_ZN3GTML8abi_dispEv>
     3cc:	ldr	x1, [x0]
     3d0:	add	x1, x1, #0xa8
     3d4:	ldr	x2, [x1]
     3d8:	ldr	x1, [sp, #24]
     3dc:	blr	x2
     3e0:	ldp	x29, x30, [sp], #32
     3e4:	ret

00000000000003e8 <_ITM_RaWU4>:
     3e8:	stp	x29, x30, [sp, #-32]!
     3ec:	mov	x29, sp
     3f0:	str	x0, [sp, #24]
     3f4:	bl	0 <_ZN3GTML8abi_dispEv>
     3f8:	ldr	x1, [x0]
     3fc:	add	x1, x1, #0xb0
     400:	ldr	x2, [x1]
     404:	ldr	x1, [sp, #24]
     408:	blr	x2
     40c:	ldp	x29, x30, [sp], #32
     410:	ret

0000000000000414 <_ITM_RfWU4>:
     414:	stp	x29, x30, [sp, #-32]!
     418:	mov	x29, sp
     41c:	str	x0, [sp, #24]
     420:	bl	0 <_ZN3GTML8abi_dispEv>
     424:	ldr	x1, [x0]
     428:	add	x1, x1, #0xb8
     42c:	ldr	x2, [x1]
     430:	ldr	x1, [sp, #24]
     434:	blr	x2
     438:	ldp	x29, x30, [sp], #32
     43c:	ret

0000000000000440 <_ITM_WU4>:
     440:	stp	x29, x30, [sp, #-32]!
     444:	mov	x29, sp
     448:	str	x0, [sp, #24]
     44c:	str	w1, [sp, #20]
     450:	bl	0 <_ZN3GTML8abi_dispEv>
     454:	ldr	x1, [x0]
     458:	add	x1, x1, #0xc0
     45c:	ldr	x3, [x1]
     460:	ldr	w2, [sp, #20]
     464:	ldr	x1, [sp, #24]
     468:	blr	x3
     46c:	nop
     470:	ldp	x29, x30, [sp], #32
     474:	ret

0000000000000478 <_ITM_WaRU4>:
     478:	stp	x29, x30, [sp, #-32]!
     47c:	mov	x29, sp
     480:	str	x0, [sp, #24]
     484:	str	w1, [sp, #20]
     488:	bl	0 <_ZN3GTML8abi_dispEv>
     48c:	ldr	x1, [x0]
     490:	add	x1, x1, #0xc8
     494:	ldr	x3, [x1]
     498:	ldr	w2, [sp, #20]
     49c:	ldr	x1, [sp, #24]
     4a0:	blr	x3
     4a4:	nop
     4a8:	ldp	x29, x30, [sp], #32
     4ac:	ret

00000000000004b0 <_ITM_WaWU4>:
     4b0:	stp	x29, x30, [sp, #-32]!
     4b4:	mov	x29, sp
     4b8:	str	x0, [sp, #24]
     4bc:	str	w1, [sp, #20]
     4c0:	bl	0 <_ZN3GTML8abi_dispEv>
     4c4:	ldr	x1, [x0]
     4c8:	add	x1, x1, #0xd0
     4cc:	ldr	x3, [x1]
     4d0:	ldr	w2, [sp, #20]
     4d4:	ldr	x1, [sp, #24]
     4d8:	blr	x3
     4dc:	nop
     4e0:	ldp	x29, x30, [sp], #32
     4e4:	ret

00000000000004e8 <_ITM_RU8>:
     4e8:	stp	x29, x30, [sp, #-32]!
     4ec:	mov	x29, sp
     4f0:	str	x0, [sp, #24]
     4f4:	bl	0 <_ZN3GTML8abi_dispEv>
     4f8:	ldr	x1, [x0]
     4fc:	add	x1, x1, #0xd8
     500:	ldr	x2, [x1]
     504:	ldr	x1, [sp, #24]
     508:	blr	x2
     50c:	ldp	x29, x30, [sp], #32
     510:	ret

0000000000000514 <_ITM_RaRU8>:
     514:	stp	x29, x30, [sp, #-32]!
     518:	mov	x29, sp
     51c:	str	x0, [sp, #24]
     520:	bl	0 <_ZN3GTML8abi_dispEv>
     524:	ldr	x1, [x0]
     528:	add	x1, x1, #0xe0
     52c:	ldr	x2, [x1]
     530:	ldr	x1, [sp, #24]
     534:	blr	x2
     538:	ldp	x29, x30, [sp], #32
     53c:	ret

0000000000000540 <_ITM_RaWU8>:
     540:	stp	x29, x30, [sp, #-32]!
     544:	mov	x29, sp
     548:	str	x0, [sp, #24]
     54c:	bl	0 <_ZN3GTML8abi_dispEv>
     550:	ldr	x1, [x0]
     554:	add	x1, x1, #0xe8
     558:	ldr	x2, [x1]
     55c:	ldr	x1, [sp, #24]
     560:	blr	x2
     564:	ldp	x29, x30, [sp], #32
     568:	ret

000000000000056c <_ITM_RfWU8>:
     56c:	stp	x29, x30, [sp, #-32]!
     570:	mov	x29, sp
     574:	str	x0, [sp, #24]
     578:	bl	0 <_ZN3GTML8abi_dispEv>
     57c:	ldr	x1, [x0]
     580:	add	x1, x1, #0xf0
     584:	ldr	x2, [x1]
     588:	ldr	x1, [sp, #24]
     58c:	blr	x2
     590:	ldp	x29, x30, [sp], #32
     594:	ret

0000000000000598 <_ITM_WU8>:
     598:	stp	x29, x30, [sp, #-32]!
     59c:	mov	x29, sp
     5a0:	str	x0, [sp, #24]
     5a4:	str	x1, [sp, #16]
     5a8:	bl	0 <_ZN3GTML8abi_dispEv>
     5ac:	ldr	x1, [x0]
     5b0:	add	x1, x1, #0xf8
     5b4:	ldr	x3, [x1]
     5b8:	ldr	x2, [sp, #16]
     5bc:	ldr	x1, [sp, #24]
     5c0:	blr	x3
     5c4:	nop
     5c8:	ldp	x29, x30, [sp], #32
     5cc:	ret

00000000000005d0 <_ITM_WaRU8>:
     5d0:	stp	x29, x30, [sp, #-32]!
     5d4:	mov	x29, sp
     5d8:	str	x0, [sp, #24]
     5dc:	str	x1, [sp, #16]
     5e0:	bl	0 <_ZN3GTML8abi_dispEv>
     5e4:	ldr	x1, [x0]
     5e8:	add	x1, x1, #0x100
     5ec:	ldr	x3, [x1]
     5f0:	ldr	x2, [sp, #16]
     5f4:	ldr	x1, [sp, #24]
     5f8:	blr	x3
     5fc:	nop
     600:	ldp	x29, x30, [sp], #32
     604:	ret

0000000000000608 <_ITM_WaWU8>:
     608:	stp	x29, x30, [sp, #-32]!
     60c:	mov	x29, sp
     610:	str	x0, [sp, #24]
     614:	str	x1, [sp, #16]
     618:	bl	0 <_ZN3GTML8abi_dispEv>
     61c:	ldr	x1, [x0]
     620:	add	x1, x1, #0x108
     624:	ldr	x3, [x1]
     628:	ldr	x2, [sp, #16]
     62c:	ldr	x1, [sp, #24]
     630:	blr	x3
     634:	nop
     638:	ldp	x29, x30, [sp], #32
     63c:	ret

0000000000000640 <_ITM_RF>:
     640:	stp	x29, x30, [sp, #-32]!
     644:	mov	x29, sp
     648:	str	x0, [sp, #24]
     64c:	bl	0 <_ZN3GTML8abi_dispEv>
     650:	ldr	x1, [x0]
     654:	add	x1, x1, #0x110
     658:	ldr	x2, [x1]
     65c:	ldr	x1, [sp, #24]
     660:	blr	x2
     664:	ldp	x29, x30, [sp], #32
     668:	ret

000000000000066c <_ITM_RaRF>:
     66c:	stp	x29, x30, [sp, #-32]!
     670:	mov	x29, sp
     674:	str	x0, [sp, #24]
     678:	bl	0 <_ZN3GTML8abi_dispEv>
     67c:	ldr	x1, [x0]
     680:	add	x1, x1, #0x118
     684:	ldr	x2, [x1]
     688:	ldr	x1, [sp, #24]
     68c:	blr	x2
     690:	ldp	x29, x30, [sp], #32
     694:	ret

0000000000000698 <_ITM_RaWF>:
     698:	stp	x29, x30, [sp, #-32]!
     69c:	mov	x29, sp
     6a0:	str	x0, [sp, #24]
     6a4:	bl	0 <_ZN3GTML8abi_dispEv>
     6a8:	ldr	x1, [x0]
     6ac:	add	x1, x1, #0x120
     6b0:	ldr	x2, [x1]
     6b4:	ldr	x1, [sp, #24]
     6b8:	blr	x2
     6bc:	ldp	x29, x30, [sp], #32
     6c0:	ret

00000000000006c4 <_ITM_RfWF>:
     6c4:	stp	x29, x30, [sp, #-32]!
     6c8:	mov	x29, sp
     6cc:	str	x0, [sp, #24]
     6d0:	bl	0 <_ZN3GTML8abi_dispEv>
     6d4:	ldr	x1, [x0]
     6d8:	add	x1, x1, #0x128
     6dc:	ldr	x2, [x1]
     6e0:	ldr	x1, [sp, #24]
     6e4:	blr	x2
     6e8:	ldp	x29, x30, [sp], #32
     6ec:	ret

00000000000006f0 <_ITM_WF>:
     6f0:	stp	x29, x30, [sp, #-32]!
     6f4:	mov	x29, sp
     6f8:	str	x0, [sp, #24]
     6fc:	str	s0, [sp, #20]
     700:	bl	0 <_ZN3GTML8abi_dispEv>
     704:	ldr	x1, [x0]
     708:	add	x1, x1, #0x130
     70c:	ldr	x2, [x1]
     710:	ldr	s0, [sp, #20]
     714:	ldr	x1, [sp, #24]
     718:	blr	x2
     71c:	nop
     720:	ldp	x29, x30, [sp], #32
     724:	ret

0000000000000728 <_ITM_WaRF>:
     728:	stp	x29, x30, [sp, #-32]!
     72c:	mov	x29, sp
     730:	str	x0, [sp, #24]
     734:	str	s0, [sp, #20]
     738:	bl	0 <_ZN3GTML8abi_dispEv>
     73c:	ldr	x1, [x0]
     740:	add	x1, x1, #0x138
     744:	ldr	x2, [x1]
     748:	ldr	s0, [sp, #20]
     74c:	ldr	x1, [sp, #24]
     750:	blr	x2
     754:	nop
     758:	ldp	x29, x30, [sp], #32
     75c:	ret

0000000000000760 <_ITM_WaWF>:
     760:	stp	x29, x30, [sp, #-32]!
     764:	mov	x29, sp
     768:	str	x0, [sp, #24]
     76c:	str	s0, [sp, #20]
     770:	bl	0 <_ZN3GTML8abi_dispEv>
     774:	ldr	x1, [x0]
     778:	add	x1, x1, #0x140
     77c:	ldr	x2, [x1]
     780:	ldr	s0, [sp, #20]
     784:	ldr	x1, [sp, #24]
     788:	blr	x2
     78c:	nop
     790:	ldp	x29, x30, [sp], #32
     794:	ret

0000000000000798 <_ITM_RD>:
     798:	stp	x29, x30, [sp, #-32]!
     79c:	mov	x29, sp
     7a0:	str	x0, [sp, #24]
     7a4:	bl	0 <_ZN3GTML8abi_dispEv>
     7a8:	ldr	x1, [x0]
     7ac:	add	x1, x1, #0x148
     7b0:	ldr	x2, [x1]
     7b4:	ldr	x1, [sp, #24]
     7b8:	blr	x2
     7bc:	ldp	x29, x30, [sp], #32
     7c0:	ret

00000000000007c4 <_ITM_RaRD>:
     7c4:	stp	x29, x30, [sp, #-32]!
     7c8:	mov	x29, sp
     7cc:	str	x0, [sp, #24]
     7d0:	bl	0 <_ZN3GTML8abi_dispEv>
     7d4:	ldr	x1, [x0]
     7d8:	add	x1, x1, #0x150
     7dc:	ldr	x2, [x1]
     7e0:	ldr	x1, [sp, #24]
     7e4:	blr	x2
     7e8:	ldp	x29, x30, [sp], #32
     7ec:	ret

00000000000007f0 <_ITM_RaWD>:
     7f0:	stp	x29, x30, [sp, #-32]!
     7f4:	mov	x29, sp
     7f8:	str	x0, [sp, #24]
     7fc:	bl	0 <_ZN3GTML8abi_dispEv>
     800:	ldr	x1, [x0]
     804:	add	x1, x1, #0x158
     808:	ldr	x2, [x1]
     80c:	ldr	x1, [sp, #24]
     810:	blr	x2
     814:	ldp	x29, x30, [sp], #32
     818:	ret

000000000000081c <_ITM_RfWD>:
     81c:	stp	x29, x30, [sp, #-32]!
     820:	mov	x29, sp
     824:	str	x0, [sp, #24]
     828:	bl	0 <_ZN3GTML8abi_dispEv>
     82c:	ldr	x1, [x0]
     830:	add	x1, x1, #0x160
     834:	ldr	x2, [x1]
     838:	ldr	x1, [sp, #24]
     83c:	blr	x2
     840:	ldp	x29, x30, [sp], #32
     844:	ret

0000000000000848 <_ITM_WD>:
     848:	stp	x29, x30, [sp, #-32]!
     84c:	mov	x29, sp
     850:	str	x0, [sp, #24]
     854:	str	d0, [sp, #16]
     858:	bl	0 <_ZN3GTML8abi_dispEv>
     85c:	ldr	x1, [x0]
     860:	add	x1, x1, #0x168
     864:	ldr	x2, [x1]
     868:	ldr	d0, [sp, #16]
     86c:	ldr	x1, [sp, #24]
     870:	blr	x2
     874:	nop
     878:	ldp	x29, x30, [sp], #32
     87c:	ret

0000000000000880 <_ITM_WaRD>:
     880:	stp	x29, x30, [sp, #-32]!
     884:	mov	x29, sp
     888:	str	x0, [sp, #24]
     88c:	str	d0, [sp, #16]
     890:	bl	0 <_ZN3GTML8abi_dispEv>
     894:	ldr	x1, [x0]
     898:	add	x1, x1, #0x170
     89c:	ldr	x2, [x1]
     8a0:	ldr	d0, [sp, #16]
     8a4:	ldr	x1, [sp, #24]
     8a8:	blr	x2
     8ac:	nop
     8b0:	ldp	x29, x30, [sp], #32
     8b4:	ret

00000000000008b8 <_ITM_WaWD>:
     8b8:	stp	x29, x30, [sp, #-32]!
     8bc:	mov	x29, sp
     8c0:	str	x0, [sp, #24]
     8c4:	str	d0, [sp, #16]
     8c8:	bl	0 <_ZN3GTML8abi_dispEv>
     8cc:	ldr	x1, [x0]
     8d0:	add	x1, x1, #0x178
     8d4:	ldr	x2, [x1]
     8d8:	ldr	d0, [sp, #16]
     8dc:	ldr	x1, [sp, #24]
     8e0:	blr	x2
     8e4:	nop
     8e8:	ldp	x29, x30, [sp], #32
     8ec:	ret

00000000000008f0 <_ITM_RE>:
     8f0:	stp	x29, x30, [sp, #-32]!
     8f4:	mov	x29, sp
     8f8:	str	x0, [sp, #24]
     8fc:	bl	0 <_ZN3GTML8abi_dispEv>
     900:	ldr	x1, [x0]
     904:	add	x1, x1, #0x180
     908:	ldr	x2, [x1]
     90c:	ldr	x1, [sp, #24]
     910:	blr	x2
     914:	ldp	x29, x30, [sp], #32
     918:	ret

000000000000091c <_ITM_RaRE>:
     91c:	stp	x29, x30, [sp, #-32]!
     920:	mov	x29, sp
     924:	str	x0, [sp, #24]
     928:	bl	0 <_ZN3GTML8abi_dispEv>
     92c:	ldr	x1, [x0]
     930:	add	x1, x1, #0x188
     934:	ldr	x2, [x1]
     938:	ldr	x1, [sp, #24]
     93c:	blr	x2
     940:	ldp	x29, x30, [sp], #32
     944:	ret

0000000000000948 <_ITM_RaWE>:
     948:	stp	x29, x30, [sp, #-32]!
     94c:	mov	x29, sp
     950:	str	x0, [sp, #24]
     954:	bl	0 <_ZN3GTML8abi_dispEv>
     958:	ldr	x1, [x0]
     95c:	add	x1, x1, #0x190
     960:	ldr	x2, [x1]
     964:	ldr	x1, [sp, #24]
     968:	blr	x2
     96c:	ldp	x29, x30, [sp], #32
     970:	ret

0000000000000974 <_ITM_RfWE>:
     974:	stp	x29, x30, [sp, #-32]!
     978:	mov	x29, sp
     97c:	str	x0, [sp, #24]
     980:	bl	0 <_ZN3GTML8abi_dispEv>
     984:	ldr	x1, [x0]
     988:	add	x1, x1, #0x198
     98c:	ldr	x2, [x1]
     990:	ldr	x1, [sp, #24]
     994:	blr	x2
     998:	ldp	x29, x30, [sp], #32
     99c:	ret

00000000000009a0 <_ITM_WE>:
     9a0:	stp	x29, x30, [sp, #-48]!
     9a4:	mov	x29, sp
     9a8:	str	x0, [sp, #40]
     9ac:	str	q0, [sp, #16]
     9b0:	bl	0 <_ZN3GTML8abi_dispEv>
     9b4:	ldr	x1, [x0]
     9b8:	add	x1, x1, #0x1a0
     9bc:	ldr	x2, [x1]
     9c0:	ldr	q0, [sp, #16]
     9c4:	ldr	x1, [sp, #40]
     9c8:	blr	x2
     9cc:	nop
     9d0:	ldp	x29, x30, [sp], #48
     9d4:	ret

00000000000009d8 <_ITM_WaRE>:
     9d8:	stp	x29, x30, [sp, #-48]!
     9dc:	mov	x29, sp
     9e0:	str	x0, [sp, #40]
     9e4:	str	q0, [sp, #16]
     9e8:	bl	0 <_ZN3GTML8abi_dispEv>
     9ec:	ldr	x1, [x0]
     9f0:	add	x1, x1, #0x1a8
     9f4:	ldr	x2, [x1]
     9f8:	ldr	q0, [sp, #16]
     9fc:	ldr	x1, [sp, #40]
     a00:	blr	x2
     a04:	nop
     a08:	ldp	x29, x30, [sp], #48
     a0c:	ret

0000000000000a10 <_ITM_WaWE>:
     a10:	stp	x29, x30, [sp, #-48]!
     a14:	mov	x29, sp
     a18:	str	x0, [sp, #40]
     a1c:	str	q0, [sp, #16]
     a20:	bl	0 <_ZN3GTML8abi_dispEv>
     a24:	ldr	x1, [x0]
     a28:	add	x1, x1, #0x1b0
     a2c:	ldr	x2, [x1]
     a30:	ldr	q0, [sp, #16]
     a34:	ldr	x1, [sp, #40]
     a38:	blr	x2
     a3c:	nop
     a40:	ldp	x29, x30, [sp], #48
     a44:	ret

0000000000000a48 <_ITM_RCF>:
     a48:	stp	x29, x30, [sp, #-32]!
     a4c:	mov	x29, sp
     a50:	str	x0, [sp, #24]
     a54:	bl	0 <_ZN3GTML8abi_dispEv>
     a58:	ldr	x1, [x0]
     a5c:	add	x1, x1, #0x1b8
     a60:	ldr	x2, [x1]
     a64:	ldr	x1, [sp, #24]
     a68:	blr	x2
     a6c:	fmov	s2, s0
     a70:	fmov	s0, s1
     a74:	fmov	s1, s0
     a78:	fmov	s0, s2
     a7c:	ldp	x29, x30, [sp], #32
     a80:	ret

0000000000000a84 <_ITM_RaRCF>:
     a84:	stp	x29, x30, [sp, #-32]!
     a88:	mov	x29, sp
     a8c:	str	x0, [sp, #24]
     a90:	bl	0 <_ZN3GTML8abi_dispEv>
     a94:	ldr	x1, [x0]
     a98:	add	x1, x1, #0x1c0
     a9c:	ldr	x2, [x1]
     aa0:	ldr	x1, [sp, #24]
     aa4:	blr	x2
     aa8:	fmov	s2, s0
     aac:	fmov	s0, s1
     ab0:	fmov	s1, s0
     ab4:	fmov	s0, s2
     ab8:	ldp	x29, x30, [sp], #32
     abc:	ret

0000000000000ac0 <_ITM_RaWCF>:
     ac0:	stp	x29, x30, [sp, #-32]!
     ac4:	mov	x29, sp
     ac8:	str	x0, [sp, #24]
     acc:	bl	0 <_ZN3GTML8abi_dispEv>
     ad0:	ldr	x1, [x0]
     ad4:	add	x1, x1, #0x1c8
     ad8:	ldr	x2, [x1]
     adc:	ldr	x1, [sp, #24]
     ae0:	blr	x2
     ae4:	fmov	s2, s0
     ae8:	fmov	s0, s1
     aec:	fmov	s1, s0
     af0:	fmov	s0, s2
     af4:	ldp	x29, x30, [sp], #32
     af8:	ret

0000000000000afc <_ITM_RfWCF>:
     afc:	stp	x29, x30, [sp, #-32]!
     b00:	mov	x29, sp
     b04:	str	x0, [sp, #24]
     b08:	bl	0 <_ZN3GTML8abi_dispEv>
     b0c:	ldr	x1, [x0]
     b10:	add	x1, x1, #0x1d0
     b14:	ldr	x2, [x1]
     b18:	ldr	x1, [sp, #24]
     b1c:	blr	x2
     b20:	fmov	s2, s0
     b24:	fmov	s0, s1
     b28:	fmov	s1, s0
     b2c:	fmov	s0, s2
     b30:	ldp	x29, x30, [sp], #32
     b34:	ret

0000000000000b38 <_ITM_WCF>:
     b38:	stp	x29, x30, [sp, #-32]!
     b3c:	mov	x29, sp
     b40:	str	x0, [sp, #24]
     b44:	fmov	s2, s0
     b48:	fmov	s0, s1
     b4c:	fmov	s1, s2
     b50:	str	s1, [sp, #16]
     b54:	str	s0, [sp, #20]
     b58:	bl	0 <_ZN3GTML8abi_dispEv>
     b5c:	ldr	x1, [x0]
     b60:	add	x1, x1, #0x1d8
     b64:	ldr	x2, [x1]
     b68:	ldr	s0, [sp, #16]
     b6c:	ldr	s1, [sp, #20]
     b70:	ldr	x1, [sp, #24]
     b74:	blr	x2
     b78:	nop
     b7c:	ldp	x29, x30, [sp], #32
     b80:	ret

0000000000000b84 <_ITM_WaRCF>:
     b84:	stp	x29, x30, [sp, #-32]!
     b88:	mov	x29, sp
     b8c:	str	x0, [sp, #24]
     b90:	fmov	s2, s0
     b94:	fmov	s0, s1
     b98:	fmov	s1, s2
     b9c:	str	s1, [sp, #16]
     ba0:	str	s0, [sp, #20]
     ba4:	bl	0 <_ZN3GTML8abi_dispEv>
     ba8:	ldr	x1, [x0]
     bac:	add	x1, x1, #0x1e0
     bb0:	ldr	x2, [x1]
     bb4:	ldr	s0, [sp, #16]
     bb8:	ldr	s1, [sp, #20]
     bbc:	ldr	x1, [sp, #24]
     bc0:	blr	x2
     bc4:	nop
     bc8:	ldp	x29, x30, [sp], #32
     bcc:	ret

0000000000000bd0 <_ITM_WaWCF>:
     bd0:	stp	x29, x30, [sp, #-32]!
     bd4:	mov	x29, sp
     bd8:	str	x0, [sp, #24]
     bdc:	fmov	s2, s0
     be0:	fmov	s0, s1
     be4:	fmov	s1, s2
     be8:	str	s1, [sp, #16]
     bec:	str	s0, [sp, #20]
     bf0:	bl	0 <_ZN3GTML8abi_dispEv>
     bf4:	ldr	x1, [x0]
     bf8:	add	x1, x1, #0x1e8
     bfc:	ldr	x2, [x1]
     c00:	ldr	s0, [sp, #16]
     c04:	ldr	s1, [sp, #20]
     c08:	ldr	x1, [sp, #24]
     c0c:	blr	x2
     c10:	nop
     c14:	ldp	x29, x30, [sp], #32
     c18:	ret

0000000000000c1c <_ITM_RCD>:
     c1c:	stp	x29, x30, [sp, #-32]!
     c20:	mov	x29, sp
     c24:	str	x0, [sp, #24]
     c28:	bl	0 <_ZN3GTML8abi_dispEv>
     c2c:	ldr	x1, [x0]
     c30:	add	x1, x1, #0x1f0
     c34:	ldr	x2, [x1]
     c38:	ldr	x1, [sp, #24]
     c3c:	blr	x2
     c40:	fmov	d2, d0
     c44:	fmov	d0, d1
     c48:	fmov	d1, d0
     c4c:	fmov	d0, d2
     c50:	ldp	x29, x30, [sp], #32
     c54:	ret

0000000000000c58 <_ITM_RaRCD>:
     c58:	stp	x29, x30, [sp, #-32]!
     c5c:	mov	x29, sp
     c60:	str	x0, [sp, #24]
     c64:	bl	0 <_ZN3GTML8abi_dispEv>
     c68:	ldr	x1, [x0]
     c6c:	add	x1, x1, #0x1f8
     c70:	ldr	x2, [x1]
     c74:	ldr	x1, [sp, #24]
     c78:	blr	x2
     c7c:	fmov	d2, d0
     c80:	fmov	d0, d1
     c84:	fmov	d1, d0
     c88:	fmov	d0, d2
     c8c:	ldp	x29, x30, [sp], #32
     c90:	ret

0000000000000c94 <_ITM_RaWCD>:
     c94:	stp	x29, x30, [sp, #-32]!
     c98:	mov	x29, sp
     c9c:	str	x0, [sp, #24]
     ca0:	bl	0 <_ZN3GTML8abi_dispEv>
     ca4:	ldr	x1, [x0]
     ca8:	add	x1, x1, #0x200
     cac:	ldr	x2, [x1]
     cb0:	ldr	x1, [sp, #24]
     cb4:	blr	x2
     cb8:	fmov	d2, d0
     cbc:	fmov	d0, d1
     cc0:	fmov	d1, d0
     cc4:	fmov	d0, d2
     cc8:	ldp	x29, x30, [sp], #32
     ccc:	ret

0000000000000cd0 <_ITM_RfWCD>:
     cd0:	stp	x29, x30, [sp, #-32]!
     cd4:	mov	x29, sp
     cd8:	str	x0, [sp, #24]
     cdc:	bl	0 <_ZN3GTML8abi_dispEv>
     ce0:	ldr	x1, [x0]
     ce4:	add	x1, x1, #0x208
     ce8:	ldr	x2, [x1]
     cec:	ldr	x1, [sp, #24]
     cf0:	blr	x2
     cf4:	fmov	d2, d0
     cf8:	fmov	d0, d1
     cfc:	fmov	d1, d0
     d00:	fmov	d0, d2
     d04:	ldp	x29, x30, [sp], #32
     d08:	ret

0000000000000d0c <_ITM_WCD>:
     d0c:	stp	x29, x30, [sp, #-48]!
     d10:	mov	x29, sp
     d14:	str	x0, [sp, #40]
     d18:	fmov	d2, d0
     d1c:	fmov	d0, d1
     d20:	fmov	d1, d2
     d24:	str	d1, [sp, #24]
     d28:	str	d0, [sp, #32]
     d2c:	bl	0 <_ZN3GTML8abi_dispEv>
     d30:	ldr	x1, [x0]
     d34:	add	x1, x1, #0x210
     d38:	ldr	x2, [x1]
     d3c:	ldr	d0, [sp, #24]
     d40:	ldr	d1, [sp, #32]
     d44:	ldr	x1, [sp, #40]
     d48:	blr	x2
     d4c:	nop
     d50:	ldp	x29, x30, [sp], #48
     d54:	ret

0000000000000d58 <_ITM_WaRCD>:
     d58:	stp	x29, x30, [sp, #-48]!
     d5c:	mov	x29, sp
     d60:	str	x0, [sp, #40]
     d64:	fmov	d2, d0
     d68:	fmov	d0, d1
     d6c:	fmov	d1, d2
     d70:	str	d1, [sp, #24]
     d74:	str	d0, [sp, #32]
     d78:	bl	0 <_ZN3GTML8abi_dispEv>
     d7c:	ldr	x1, [x0]
     d80:	add	x1, x1, #0x218
     d84:	ldr	x2, [x1]
     d88:	ldr	d0, [sp, #24]
     d8c:	ldr	d1, [sp, #32]
     d90:	ldr	x1, [sp, #40]
     d94:	blr	x2
     d98:	nop
     d9c:	ldp	x29, x30, [sp], #48
     da0:	ret

0000000000000da4 <_ITM_WaWCD>:
     da4:	stp	x29, x30, [sp, #-48]!
     da8:	mov	x29, sp
     dac:	str	x0, [sp, #40]
     db0:	fmov	d2, d0
     db4:	fmov	d0, d1
     db8:	fmov	d1, d2
     dbc:	str	d1, [sp, #24]
     dc0:	str	d0, [sp, #32]
     dc4:	bl	0 <_ZN3GTML8abi_dispEv>
     dc8:	ldr	x1, [x0]
     dcc:	add	x1, x1, #0x220
     dd0:	ldr	x2, [x1]
     dd4:	ldr	d0, [sp, #24]
     dd8:	ldr	d1, [sp, #32]
     ddc:	ldr	x1, [sp, #40]
     de0:	blr	x2
     de4:	nop
     de8:	ldp	x29, x30, [sp], #48
     dec:	ret

0000000000000df0 <_ITM_RCE>:
     df0:	stp	x29, x30, [sp, #-32]!
     df4:	mov	x29, sp
     df8:	str	x0, [sp, #24]
     dfc:	bl	0 <_ZN3GTML8abi_dispEv>
     e00:	ldr	x1, [x0]
     e04:	add	x1, x1, #0x228
     e08:	ldr	x2, [x1]
     e0c:	ldr	x1, [sp, #24]
     e10:	blr	x2
     e14:	mov	v2.16b, v0.16b
     e18:	mov	v0.16b, v1.16b
     e1c:	mov	v4.16b, v2.16b
     e20:	mov	v2.16b, v0.16b
     e24:	mov	v0.16b, v4.16b
     e28:	mov	v1.16b, v2.16b
     e2c:	ldp	x29, x30, [sp], #32
     e30:	ret

0000000000000e34 <_ITM_RaRCE>:
     e34:	stp	x29, x30, [sp, #-32]!
     e38:	mov	x29, sp
     e3c:	str	x0, [sp, #24]
     e40:	bl	0 <_ZN3GTML8abi_dispEv>
     e44:	ldr	x1, [x0]
     e48:	add	x1, x1, #0x230
     e4c:	ldr	x2, [x1]
     e50:	ldr	x1, [sp, #24]
     e54:	blr	x2
     e58:	mov	v2.16b, v0.16b
     e5c:	mov	v0.16b, v1.16b
     e60:	mov	v4.16b, v2.16b
     e64:	mov	v2.16b, v0.16b
     e68:	mov	v0.16b, v4.16b
     e6c:	mov	v1.16b, v2.16b
     e70:	ldp	x29, x30, [sp], #32
     e74:	ret

0000000000000e78 <_ITM_RaWCE>:
     e78:	stp	x29, x30, [sp, #-32]!
     e7c:	mov	x29, sp
     e80:	str	x0, [sp, #24]
     e84:	bl	0 <_ZN3GTML8abi_dispEv>
     e88:	ldr	x1, [x0]
     e8c:	add	x1, x1, #0x238
     e90:	ldr	x2, [x1]
     e94:	ldr	x1, [sp, #24]
     e98:	blr	x2
     e9c:	mov	v2.16b, v0.16b
     ea0:	mov	v0.16b, v1.16b
     ea4:	mov	v4.16b, v2.16b
     ea8:	mov	v2.16b, v0.16b
     eac:	mov	v0.16b, v4.16b
     eb0:	mov	v1.16b, v2.16b
     eb4:	ldp	x29, x30, [sp], #32
     eb8:	ret

0000000000000ebc <_ITM_RfWCE>:
     ebc:	stp	x29, x30, [sp, #-32]!
     ec0:	mov	x29, sp
     ec4:	str	x0, [sp, #24]
     ec8:	bl	0 <_ZN3GTML8abi_dispEv>
     ecc:	ldr	x1, [x0]
     ed0:	add	x1, x1, #0x240
     ed4:	ldr	x2, [x1]
     ed8:	ldr	x1, [sp, #24]
     edc:	blr	x2
     ee0:	mov	v2.16b, v0.16b
     ee4:	mov	v0.16b, v1.16b
     ee8:	mov	v4.16b, v2.16b
     eec:	mov	v2.16b, v0.16b
     ef0:	mov	v0.16b, v4.16b
     ef4:	mov	v1.16b, v2.16b
     ef8:	ldp	x29, x30, [sp], #32
     efc:	ret

0000000000000f00 <_ITM_WCE>:
     f00:	stp	x29, x30, [sp, #-64]!
     f04:	mov	x29, sp
     f08:	str	x0, [sp, #56]
     f0c:	mov	v2.16b, v0.16b
     f10:	mov	v0.16b, v1.16b
     f14:	str	q2, [sp, #16]
     f18:	str	q0, [sp, #32]
     f1c:	bl	0 <_ZN3GTML8abi_dispEv>
     f20:	ldr	x1, [x0]
     f24:	add	x1, x1, #0x248
     f28:	ldr	x2, [x1]
     f2c:	ldr	q0, [sp, #16]
     f30:	ldr	q2, [sp, #32]
     f34:	mov	v1.16b, v2.16b
     f38:	ldr	x1, [sp, #56]
     f3c:	blr	x2
     f40:	nop
     f44:	ldp	x29, x30, [sp], #64
     f48:	ret

0000000000000f4c <_ITM_WaRCE>:
     f4c:	stp	x29, x30, [sp, #-64]!
     f50:	mov	x29, sp
     f54:	str	x0, [sp, #56]
     f58:	mov	v2.16b, v0.16b
     f5c:	mov	v0.16b, v1.16b
     f60:	str	q2, [sp, #16]
     f64:	str	q0, [sp, #32]
     f68:	bl	0 <_ZN3GTML8abi_dispEv>
     f6c:	ldr	x1, [x0]
     f70:	add	x1, x1, #0x250
     f74:	ldr	x2, [x1]
     f78:	ldr	q0, [sp, #16]
     f7c:	ldr	q2, [sp, #32]
     f80:	mov	v1.16b, v2.16b
     f84:	ldr	x1, [sp, #56]
     f88:	blr	x2
     f8c:	nop
     f90:	ldp	x29, x30, [sp], #64
     f94:	ret

0000000000000f98 <_ITM_WaWCE>:
     f98:	stp	x29, x30, [sp, #-64]!
     f9c:	mov	x29, sp
     fa0:	str	x0, [sp, #56]
     fa4:	mov	v2.16b, v0.16b
     fa8:	mov	v0.16b, v1.16b
     fac:	str	q2, [sp, #16]
     fb0:	str	q0, [sp, #32]
     fb4:	bl	0 <_ZN3GTML8abi_dispEv>
     fb8:	ldr	x1, [x0]
     fbc:	add	x1, x1, #0x258
     fc0:	ldr	x2, [x1]
     fc4:	ldr	q0, [sp, #16]
     fc8:	ldr	q2, [sp, #32]
     fcc:	mov	v1.16b, v2.16b
     fd0:	ldr	x1, [sp, #56]
     fd4:	blr	x2
     fd8:	nop
     fdc:	ldp	x29, x30, [sp], #64
     fe0:	ret

0000000000000fe4 <_ITM_memcpyRnWt>:
     fe4:	stp	x29, x30, [sp, #-48]!
     fe8:	mov	x29, sp
     fec:	str	x0, [sp, #40]
     ff0:	str	x1, [sp, #32]
     ff4:	str	x2, [sp, #24]
     ff8:	bl	0 <_ZN3GTML8abi_dispEv>
     ffc:	ldr	x1, [x0]
    1000:	add	x1, x1, #0x260
    1004:	ldr	x7, [x1]
    1008:	mov	w6, #0x0                   	// #0
    100c:	mov	w5, #0x5                   	// #5
    1010:	mov	w4, #0x0                   	// #0
    1014:	ldr	x3, [sp, #24]
    1018:	ldr	x2, [sp, #32]
    101c:	ldr	x1, [sp, #40]
    1020:	blr	x7
    1024:	nop
    1028:	ldp	x29, x30, [sp], #48
    102c:	ret

0000000000001030 <_ITM_memmoveRnWt>:
    1030:	stp	x29, x30, [sp, #-64]!
    1034:	mov	x29, sp
    1038:	stp	x19, x20, [sp, #16]
    103c:	str	x0, [sp, #56]
    1040:	str	x1, [sp, #48]
    1044:	str	x2, [sp, #40]
    1048:	bl	0 <_ZN3GTML8abi_dispEv>
    104c:	mov	x19, x0
    1050:	ldr	x0, [x19]
    1054:	add	x0, x0, #0x260
    1058:	ldr	x20, [x0]
    105c:	mov	w4, #0x0                   	// #0
    1060:	mov	w3, #0x5                   	// #5
    1064:	ldr	x2, [sp, #40]
    1068:	ldr	x1, [sp, #48]
    106c:	ldr	x0, [sp, #56]
    1070:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1074:	and	w0, w0, #0xff
    1078:	mov	w6, #0x0                   	// #0
    107c:	mov	w5, #0x5                   	// #5
    1080:	mov	w4, w0
    1084:	ldr	x3, [sp, #40]
    1088:	ldr	x2, [sp, #48]
    108c:	ldr	x1, [sp, #56]
    1090:	mov	x0, x19
    1094:	blr	x20
    1098:	nop
    109c:	ldp	x19, x20, [sp, #16]
    10a0:	ldp	x29, x30, [sp], #64
    10a4:	ret

00000000000010a8 <_ITM_memcpyRnWtaR>:
    10a8:	stp	x29, x30, [sp, #-48]!
    10ac:	mov	x29, sp
    10b0:	str	x0, [sp, #40]
    10b4:	str	x1, [sp, #32]
    10b8:	str	x2, [sp, #24]
    10bc:	bl	0 <_ZN3GTML8abi_dispEv>
    10c0:	ldr	x1, [x0]
    10c4:	add	x1, x1, #0x260
    10c8:	ldr	x7, [x1]
    10cc:	mov	w6, #0x0                   	// #0
    10d0:	mov	w5, #0x6                   	// #6
    10d4:	mov	w4, #0x0                   	// #0
    10d8:	ldr	x3, [sp, #24]
    10dc:	ldr	x2, [sp, #32]
    10e0:	ldr	x1, [sp, #40]
    10e4:	blr	x7
    10e8:	nop
    10ec:	ldp	x29, x30, [sp], #48
    10f0:	ret

00000000000010f4 <_ITM_memmoveRnWtaR>:
    10f4:	stp	x29, x30, [sp, #-64]!
    10f8:	mov	x29, sp
    10fc:	stp	x19, x20, [sp, #16]
    1100:	str	x0, [sp, #56]
    1104:	str	x1, [sp, #48]
    1108:	str	x2, [sp, #40]
    110c:	bl	0 <_ZN3GTML8abi_dispEv>
    1110:	mov	x19, x0
    1114:	ldr	x0, [x19]
    1118:	add	x0, x0, #0x260
    111c:	ldr	x20, [x0]
    1120:	mov	w4, #0x0                   	// #0
    1124:	mov	w3, #0x6                   	// #6
    1128:	ldr	x2, [sp, #40]
    112c:	ldr	x1, [sp, #48]
    1130:	ldr	x0, [sp, #56]
    1134:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1138:	and	w0, w0, #0xff
    113c:	mov	w6, #0x0                   	// #0
    1140:	mov	w5, #0x6                   	// #6
    1144:	mov	w4, w0
    1148:	ldr	x3, [sp, #40]
    114c:	ldr	x2, [sp, #48]
    1150:	ldr	x1, [sp, #56]
    1154:	mov	x0, x19
    1158:	blr	x20
    115c:	nop
    1160:	ldp	x19, x20, [sp, #16]
    1164:	ldp	x29, x30, [sp], #64
    1168:	ret

000000000000116c <_ITM_memcpyRnWtaW>:
    116c:	stp	x29, x30, [sp, #-48]!
    1170:	mov	x29, sp
    1174:	str	x0, [sp, #40]
    1178:	str	x1, [sp, #32]
    117c:	str	x2, [sp, #24]
    1180:	bl	0 <_ZN3GTML8abi_dispEv>
    1184:	ldr	x1, [x0]
    1188:	add	x1, x1, #0x260
    118c:	ldr	x7, [x1]
    1190:	mov	w6, #0x0                   	// #0
    1194:	mov	w5, #0x7                   	// #7
    1198:	mov	w4, #0x0                   	// #0
    119c:	ldr	x3, [sp, #24]
    11a0:	ldr	x2, [sp, #32]
    11a4:	ldr	x1, [sp, #40]
    11a8:	blr	x7
    11ac:	nop
    11b0:	ldp	x29, x30, [sp], #48
    11b4:	ret

00000000000011b8 <_ITM_memmoveRnWtaW>:
    11b8:	stp	x29, x30, [sp, #-64]!
    11bc:	mov	x29, sp
    11c0:	stp	x19, x20, [sp, #16]
    11c4:	str	x0, [sp, #56]
    11c8:	str	x1, [sp, #48]
    11cc:	str	x2, [sp, #40]
    11d0:	bl	0 <_ZN3GTML8abi_dispEv>
    11d4:	mov	x19, x0
    11d8:	ldr	x0, [x19]
    11dc:	add	x0, x0, #0x260
    11e0:	ldr	x20, [x0]
    11e4:	mov	w4, #0x0                   	// #0
    11e8:	mov	w3, #0x7                   	// #7
    11ec:	ldr	x2, [sp, #40]
    11f0:	ldr	x1, [sp, #48]
    11f4:	ldr	x0, [sp, #56]
    11f8:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    11fc:	and	w0, w0, #0xff
    1200:	mov	w6, #0x0                   	// #0
    1204:	mov	w5, #0x7                   	// #7
    1208:	mov	w4, w0
    120c:	ldr	x3, [sp, #40]
    1210:	ldr	x2, [sp, #48]
    1214:	ldr	x1, [sp, #56]
    1218:	mov	x0, x19
    121c:	blr	x20
    1220:	nop
    1224:	ldp	x19, x20, [sp, #16]
    1228:	ldp	x29, x30, [sp], #64
    122c:	ret

0000000000001230 <_ITM_memcpyRtWn>:
    1230:	stp	x29, x30, [sp, #-48]!
    1234:	mov	x29, sp
    1238:	str	x0, [sp, #40]
    123c:	str	x1, [sp, #32]
    1240:	str	x2, [sp, #24]
    1244:	bl	0 <_ZN3GTML8abi_dispEv>
    1248:	ldr	x1, [x0]
    124c:	add	x1, x1, #0x260
    1250:	ldr	x7, [x1]
    1254:	mov	w6, #0x1                   	// #1
    1258:	mov	w5, #0x0                   	// #0
    125c:	mov	w4, #0x0                   	// #0
    1260:	ldr	x3, [sp, #24]
    1264:	ldr	x2, [sp, #32]
    1268:	ldr	x1, [sp, #40]
    126c:	blr	x7
    1270:	nop
    1274:	ldp	x29, x30, [sp], #48
    1278:	ret

000000000000127c <_ITM_memmoveRtWn>:
    127c:	stp	x29, x30, [sp, #-64]!
    1280:	mov	x29, sp
    1284:	stp	x19, x20, [sp, #16]
    1288:	str	x0, [sp, #56]
    128c:	str	x1, [sp, #48]
    1290:	str	x2, [sp, #40]
    1294:	bl	0 <_ZN3GTML8abi_dispEv>
    1298:	mov	x19, x0
    129c:	ldr	x0, [x19]
    12a0:	add	x0, x0, #0x260
    12a4:	ldr	x20, [x0]
    12a8:	mov	w4, #0x1                   	// #1
    12ac:	mov	w3, #0x0                   	// #0
    12b0:	ldr	x2, [sp, #40]
    12b4:	ldr	x1, [sp, #48]
    12b8:	ldr	x0, [sp, #56]
    12bc:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    12c0:	and	w0, w0, #0xff
    12c4:	mov	w6, #0x1                   	// #1
    12c8:	mov	w5, #0x0                   	// #0
    12cc:	mov	w4, w0
    12d0:	ldr	x3, [sp, #40]
    12d4:	ldr	x2, [sp, #48]
    12d8:	ldr	x1, [sp, #56]
    12dc:	mov	x0, x19
    12e0:	blr	x20
    12e4:	nop
    12e8:	ldp	x19, x20, [sp, #16]
    12ec:	ldp	x29, x30, [sp], #64
    12f0:	ret

00000000000012f4 <_ITM_memcpyRtWt>:
    12f4:	stp	x29, x30, [sp, #-48]!
    12f8:	mov	x29, sp
    12fc:	str	x0, [sp, #40]
    1300:	str	x1, [sp, #32]
    1304:	str	x2, [sp, #24]
    1308:	bl	0 <_ZN3GTML8abi_dispEv>
    130c:	ldr	x1, [x0]
    1310:	add	x1, x1, #0x260
    1314:	ldr	x7, [x1]
    1318:	mov	w6, #0x1                   	// #1
    131c:	mov	w5, #0x5                   	// #5
    1320:	mov	w4, #0x0                   	// #0
    1324:	ldr	x3, [sp, #24]
    1328:	ldr	x2, [sp, #32]
    132c:	ldr	x1, [sp, #40]
    1330:	blr	x7
    1334:	nop
    1338:	ldp	x29, x30, [sp], #48
    133c:	ret

0000000000001340 <_ITM_memmoveRtWt>:
    1340:	stp	x29, x30, [sp, #-64]!
    1344:	mov	x29, sp
    1348:	stp	x19, x20, [sp, #16]
    134c:	str	x0, [sp, #56]
    1350:	str	x1, [sp, #48]
    1354:	str	x2, [sp, #40]
    1358:	bl	0 <_ZN3GTML8abi_dispEv>
    135c:	mov	x19, x0
    1360:	ldr	x0, [x19]
    1364:	add	x0, x0, #0x260
    1368:	ldr	x20, [x0]
    136c:	mov	w4, #0x1                   	// #1
    1370:	mov	w3, #0x5                   	// #5
    1374:	ldr	x2, [sp, #40]
    1378:	ldr	x1, [sp, #48]
    137c:	ldr	x0, [sp, #56]
    1380:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1384:	and	w0, w0, #0xff
    1388:	mov	w6, #0x1                   	// #1
    138c:	mov	w5, #0x5                   	// #5
    1390:	mov	w4, w0
    1394:	ldr	x3, [sp, #40]
    1398:	ldr	x2, [sp, #48]
    139c:	ldr	x1, [sp, #56]
    13a0:	mov	x0, x19
    13a4:	blr	x20
    13a8:	nop
    13ac:	ldp	x19, x20, [sp, #16]
    13b0:	ldp	x29, x30, [sp], #64
    13b4:	ret

00000000000013b8 <_ITM_memcpyRtWtaR>:
    13b8:	stp	x29, x30, [sp, #-48]!
    13bc:	mov	x29, sp
    13c0:	str	x0, [sp, #40]
    13c4:	str	x1, [sp, #32]
    13c8:	str	x2, [sp, #24]
    13cc:	bl	0 <_ZN3GTML8abi_dispEv>
    13d0:	ldr	x1, [x0]
    13d4:	add	x1, x1, #0x260
    13d8:	ldr	x7, [x1]
    13dc:	mov	w6, #0x1                   	// #1
    13e0:	mov	w5, #0x6                   	// #6
    13e4:	mov	w4, #0x0                   	// #0
    13e8:	ldr	x3, [sp, #24]
    13ec:	ldr	x2, [sp, #32]
    13f0:	ldr	x1, [sp, #40]
    13f4:	blr	x7
    13f8:	nop
    13fc:	ldp	x29, x30, [sp], #48
    1400:	ret

0000000000001404 <_ITM_memmoveRtWtaR>:
    1404:	stp	x29, x30, [sp, #-64]!
    1408:	mov	x29, sp
    140c:	stp	x19, x20, [sp, #16]
    1410:	str	x0, [sp, #56]
    1414:	str	x1, [sp, #48]
    1418:	str	x2, [sp, #40]
    141c:	bl	0 <_ZN3GTML8abi_dispEv>
    1420:	mov	x19, x0
    1424:	ldr	x0, [x19]
    1428:	add	x0, x0, #0x260
    142c:	ldr	x20, [x0]
    1430:	mov	w4, #0x1                   	// #1
    1434:	mov	w3, #0x6                   	// #6
    1438:	ldr	x2, [sp, #40]
    143c:	ldr	x1, [sp, #48]
    1440:	ldr	x0, [sp, #56]
    1444:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1448:	and	w0, w0, #0xff
    144c:	mov	w6, #0x1                   	// #1
    1450:	mov	w5, #0x6                   	// #6
    1454:	mov	w4, w0
    1458:	ldr	x3, [sp, #40]
    145c:	ldr	x2, [sp, #48]
    1460:	ldr	x1, [sp, #56]
    1464:	mov	x0, x19
    1468:	blr	x20
    146c:	nop
    1470:	ldp	x19, x20, [sp, #16]
    1474:	ldp	x29, x30, [sp], #64
    1478:	ret

000000000000147c <_ITM_memcpyRtWtaW>:
    147c:	stp	x29, x30, [sp, #-48]!
    1480:	mov	x29, sp
    1484:	str	x0, [sp, #40]
    1488:	str	x1, [sp, #32]
    148c:	str	x2, [sp, #24]
    1490:	bl	0 <_ZN3GTML8abi_dispEv>
    1494:	ldr	x1, [x0]
    1498:	add	x1, x1, #0x260
    149c:	ldr	x7, [x1]
    14a0:	mov	w6, #0x1                   	// #1
    14a4:	mov	w5, #0x7                   	// #7
    14a8:	mov	w4, #0x0                   	// #0
    14ac:	ldr	x3, [sp, #24]
    14b0:	ldr	x2, [sp, #32]
    14b4:	ldr	x1, [sp, #40]
    14b8:	blr	x7
    14bc:	nop
    14c0:	ldp	x29, x30, [sp], #48
    14c4:	ret

00000000000014c8 <_ITM_memmoveRtWtaW>:
    14c8:	stp	x29, x30, [sp, #-64]!
    14cc:	mov	x29, sp
    14d0:	stp	x19, x20, [sp, #16]
    14d4:	str	x0, [sp, #56]
    14d8:	str	x1, [sp, #48]
    14dc:	str	x2, [sp, #40]
    14e0:	bl	0 <_ZN3GTML8abi_dispEv>
    14e4:	mov	x19, x0
    14e8:	ldr	x0, [x19]
    14ec:	add	x0, x0, #0x260
    14f0:	ldr	x20, [x0]
    14f4:	mov	w4, #0x1                   	// #1
    14f8:	mov	w3, #0x7                   	// #7
    14fc:	ldr	x2, [sp, #40]
    1500:	ldr	x1, [sp, #48]
    1504:	ldr	x0, [sp, #56]
    1508:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    150c:	and	w0, w0, #0xff
    1510:	mov	w6, #0x1                   	// #1
    1514:	mov	w5, #0x7                   	// #7
    1518:	mov	w4, w0
    151c:	ldr	x3, [sp, #40]
    1520:	ldr	x2, [sp, #48]
    1524:	ldr	x1, [sp, #56]
    1528:	mov	x0, x19
    152c:	blr	x20
    1530:	nop
    1534:	ldp	x19, x20, [sp, #16]
    1538:	ldp	x29, x30, [sp], #64
    153c:	ret

0000000000001540 <_ITM_memcpyRtaRWn>:
    1540:	stp	x29, x30, [sp, #-48]!
    1544:	mov	x29, sp
    1548:	str	x0, [sp, #40]
    154c:	str	x1, [sp, #32]
    1550:	str	x2, [sp, #24]
    1554:	bl	0 <_ZN3GTML8abi_dispEv>
    1558:	ldr	x1, [x0]
    155c:	add	x1, x1, #0x260
    1560:	ldr	x7, [x1]
    1564:	mov	w6, #0x2                   	// #2
    1568:	mov	w5, #0x0                   	// #0
    156c:	mov	w4, #0x0                   	// #0
    1570:	ldr	x3, [sp, #24]
    1574:	ldr	x2, [sp, #32]
    1578:	ldr	x1, [sp, #40]
    157c:	blr	x7
    1580:	nop
    1584:	ldp	x29, x30, [sp], #48
    1588:	ret

000000000000158c <_ITM_memmoveRtaRWn>:
    158c:	stp	x29, x30, [sp, #-64]!
    1590:	mov	x29, sp
    1594:	stp	x19, x20, [sp, #16]
    1598:	str	x0, [sp, #56]
    159c:	str	x1, [sp, #48]
    15a0:	str	x2, [sp, #40]
    15a4:	bl	0 <_ZN3GTML8abi_dispEv>
    15a8:	mov	x19, x0
    15ac:	ldr	x0, [x19]
    15b0:	add	x0, x0, #0x260
    15b4:	ldr	x20, [x0]
    15b8:	mov	w4, #0x2                   	// #2
    15bc:	mov	w3, #0x0                   	// #0
    15c0:	ldr	x2, [sp, #40]
    15c4:	ldr	x1, [sp, #48]
    15c8:	ldr	x0, [sp, #56]
    15cc:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    15d0:	and	w0, w0, #0xff
    15d4:	mov	w6, #0x2                   	// #2
    15d8:	mov	w5, #0x0                   	// #0
    15dc:	mov	w4, w0
    15e0:	ldr	x3, [sp, #40]
    15e4:	ldr	x2, [sp, #48]
    15e8:	ldr	x1, [sp, #56]
    15ec:	mov	x0, x19
    15f0:	blr	x20
    15f4:	nop
    15f8:	ldp	x19, x20, [sp, #16]
    15fc:	ldp	x29, x30, [sp], #64
    1600:	ret

0000000000001604 <_ITM_memcpyRtaRWt>:
    1604:	stp	x29, x30, [sp, #-48]!
    1608:	mov	x29, sp
    160c:	str	x0, [sp, #40]
    1610:	str	x1, [sp, #32]
    1614:	str	x2, [sp, #24]
    1618:	bl	0 <_ZN3GTML8abi_dispEv>
    161c:	ldr	x1, [x0]
    1620:	add	x1, x1, #0x260
    1624:	ldr	x7, [x1]
    1628:	mov	w6, #0x2                   	// #2
    162c:	mov	w5, #0x5                   	// #5
    1630:	mov	w4, #0x0                   	// #0
    1634:	ldr	x3, [sp, #24]
    1638:	ldr	x2, [sp, #32]
    163c:	ldr	x1, [sp, #40]
    1640:	blr	x7
    1644:	nop
    1648:	ldp	x29, x30, [sp], #48
    164c:	ret

0000000000001650 <_ITM_memmoveRtaRWt>:
    1650:	stp	x29, x30, [sp, #-64]!
    1654:	mov	x29, sp
    1658:	stp	x19, x20, [sp, #16]
    165c:	str	x0, [sp, #56]
    1660:	str	x1, [sp, #48]
    1664:	str	x2, [sp, #40]
    1668:	bl	0 <_ZN3GTML8abi_dispEv>
    166c:	mov	x19, x0
    1670:	ldr	x0, [x19]
    1674:	add	x0, x0, #0x260
    1678:	ldr	x20, [x0]
    167c:	mov	w4, #0x2                   	// #2
    1680:	mov	w3, #0x5                   	// #5
    1684:	ldr	x2, [sp, #40]
    1688:	ldr	x1, [sp, #48]
    168c:	ldr	x0, [sp, #56]
    1690:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1694:	and	w0, w0, #0xff
    1698:	mov	w6, #0x2                   	// #2
    169c:	mov	w5, #0x5                   	// #5
    16a0:	mov	w4, w0
    16a4:	ldr	x3, [sp, #40]
    16a8:	ldr	x2, [sp, #48]
    16ac:	ldr	x1, [sp, #56]
    16b0:	mov	x0, x19
    16b4:	blr	x20
    16b8:	nop
    16bc:	ldp	x19, x20, [sp, #16]
    16c0:	ldp	x29, x30, [sp], #64
    16c4:	ret

00000000000016c8 <_ITM_memcpyRtaRWtaR>:
    16c8:	stp	x29, x30, [sp, #-48]!
    16cc:	mov	x29, sp
    16d0:	str	x0, [sp, #40]
    16d4:	str	x1, [sp, #32]
    16d8:	str	x2, [sp, #24]
    16dc:	bl	0 <_ZN3GTML8abi_dispEv>
    16e0:	ldr	x1, [x0]
    16e4:	add	x1, x1, #0x260
    16e8:	ldr	x7, [x1]
    16ec:	mov	w6, #0x2                   	// #2
    16f0:	mov	w5, #0x6                   	// #6
    16f4:	mov	w4, #0x0                   	// #0
    16f8:	ldr	x3, [sp, #24]
    16fc:	ldr	x2, [sp, #32]
    1700:	ldr	x1, [sp, #40]
    1704:	blr	x7
    1708:	nop
    170c:	ldp	x29, x30, [sp], #48
    1710:	ret

0000000000001714 <_ITM_memmoveRtaRWtaR>:
    1714:	stp	x29, x30, [sp, #-64]!
    1718:	mov	x29, sp
    171c:	stp	x19, x20, [sp, #16]
    1720:	str	x0, [sp, #56]
    1724:	str	x1, [sp, #48]
    1728:	str	x2, [sp, #40]
    172c:	bl	0 <_ZN3GTML8abi_dispEv>
    1730:	mov	x19, x0
    1734:	ldr	x0, [x19]
    1738:	add	x0, x0, #0x260
    173c:	ldr	x20, [x0]
    1740:	mov	w4, #0x2                   	// #2
    1744:	mov	w3, #0x6                   	// #6
    1748:	ldr	x2, [sp, #40]
    174c:	ldr	x1, [sp, #48]
    1750:	ldr	x0, [sp, #56]
    1754:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1758:	and	w0, w0, #0xff
    175c:	mov	w6, #0x2                   	// #2
    1760:	mov	w5, #0x6                   	// #6
    1764:	mov	w4, w0
    1768:	ldr	x3, [sp, #40]
    176c:	ldr	x2, [sp, #48]
    1770:	ldr	x1, [sp, #56]
    1774:	mov	x0, x19
    1778:	blr	x20
    177c:	nop
    1780:	ldp	x19, x20, [sp, #16]
    1784:	ldp	x29, x30, [sp], #64
    1788:	ret

000000000000178c <_ITM_memcpyRtaRWtaW>:
    178c:	stp	x29, x30, [sp, #-48]!
    1790:	mov	x29, sp
    1794:	str	x0, [sp, #40]
    1798:	str	x1, [sp, #32]
    179c:	str	x2, [sp, #24]
    17a0:	bl	0 <_ZN3GTML8abi_dispEv>
    17a4:	ldr	x1, [x0]
    17a8:	add	x1, x1, #0x260
    17ac:	ldr	x7, [x1]
    17b0:	mov	w6, #0x2                   	// #2
    17b4:	mov	w5, #0x7                   	// #7
    17b8:	mov	w4, #0x0                   	// #0
    17bc:	ldr	x3, [sp, #24]
    17c0:	ldr	x2, [sp, #32]
    17c4:	ldr	x1, [sp, #40]
    17c8:	blr	x7
    17cc:	nop
    17d0:	ldp	x29, x30, [sp], #48
    17d4:	ret

00000000000017d8 <_ITM_memmoveRtaRWtaW>:
    17d8:	stp	x29, x30, [sp, #-64]!
    17dc:	mov	x29, sp
    17e0:	stp	x19, x20, [sp, #16]
    17e4:	str	x0, [sp, #56]
    17e8:	str	x1, [sp, #48]
    17ec:	str	x2, [sp, #40]
    17f0:	bl	0 <_ZN3GTML8abi_dispEv>
    17f4:	mov	x19, x0
    17f8:	ldr	x0, [x19]
    17fc:	add	x0, x0, #0x260
    1800:	ldr	x20, [x0]
    1804:	mov	w4, #0x2                   	// #2
    1808:	mov	w3, #0x7                   	// #7
    180c:	ldr	x2, [sp, #40]
    1810:	ldr	x1, [sp, #48]
    1814:	ldr	x0, [sp, #56]
    1818:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    181c:	and	w0, w0, #0xff
    1820:	mov	w6, #0x2                   	// #2
    1824:	mov	w5, #0x7                   	// #7
    1828:	mov	w4, w0
    182c:	ldr	x3, [sp, #40]
    1830:	ldr	x2, [sp, #48]
    1834:	ldr	x1, [sp, #56]
    1838:	mov	x0, x19
    183c:	blr	x20
    1840:	nop
    1844:	ldp	x19, x20, [sp, #16]
    1848:	ldp	x29, x30, [sp], #64
    184c:	ret

0000000000001850 <_ITM_memcpyRtaWWn>:
    1850:	stp	x29, x30, [sp, #-48]!
    1854:	mov	x29, sp
    1858:	str	x0, [sp, #40]
    185c:	str	x1, [sp, #32]
    1860:	str	x2, [sp, #24]
    1864:	bl	0 <_ZN3GTML8abi_dispEv>
    1868:	ldr	x1, [x0]
    186c:	add	x1, x1, #0x260
    1870:	ldr	x7, [x1]
    1874:	mov	w6, #0x3                   	// #3
    1878:	mov	w5, #0x0                   	// #0
    187c:	mov	w4, #0x0                   	// #0
    1880:	ldr	x3, [sp, #24]
    1884:	ldr	x2, [sp, #32]
    1888:	ldr	x1, [sp, #40]
    188c:	blr	x7
    1890:	nop
    1894:	ldp	x29, x30, [sp], #48
    1898:	ret

000000000000189c <_ITM_memmoveRtaWWn>:
    189c:	stp	x29, x30, [sp, #-64]!
    18a0:	mov	x29, sp
    18a4:	stp	x19, x20, [sp, #16]
    18a8:	str	x0, [sp, #56]
    18ac:	str	x1, [sp, #48]
    18b0:	str	x2, [sp, #40]
    18b4:	bl	0 <_ZN3GTML8abi_dispEv>
    18b8:	mov	x19, x0
    18bc:	ldr	x0, [x19]
    18c0:	add	x0, x0, #0x260
    18c4:	ldr	x20, [x0]
    18c8:	mov	w4, #0x3                   	// #3
    18cc:	mov	w3, #0x0                   	// #0
    18d0:	ldr	x2, [sp, #40]
    18d4:	ldr	x1, [sp, #48]
    18d8:	ldr	x0, [sp, #56]
    18dc:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    18e0:	and	w0, w0, #0xff
    18e4:	mov	w6, #0x3                   	// #3
    18e8:	mov	w5, #0x0                   	// #0
    18ec:	mov	w4, w0
    18f0:	ldr	x3, [sp, #40]
    18f4:	ldr	x2, [sp, #48]
    18f8:	ldr	x1, [sp, #56]
    18fc:	mov	x0, x19
    1900:	blr	x20
    1904:	nop
    1908:	ldp	x19, x20, [sp, #16]
    190c:	ldp	x29, x30, [sp], #64
    1910:	ret

0000000000001914 <_ITM_memcpyRtaWWt>:
    1914:	stp	x29, x30, [sp, #-48]!
    1918:	mov	x29, sp
    191c:	str	x0, [sp, #40]
    1920:	str	x1, [sp, #32]
    1924:	str	x2, [sp, #24]
    1928:	bl	0 <_ZN3GTML8abi_dispEv>
    192c:	ldr	x1, [x0]
    1930:	add	x1, x1, #0x260
    1934:	ldr	x7, [x1]
    1938:	mov	w6, #0x3                   	// #3
    193c:	mov	w5, #0x5                   	// #5
    1940:	mov	w4, #0x0                   	// #0
    1944:	ldr	x3, [sp, #24]
    1948:	ldr	x2, [sp, #32]
    194c:	ldr	x1, [sp, #40]
    1950:	blr	x7
    1954:	nop
    1958:	ldp	x29, x30, [sp], #48
    195c:	ret

0000000000001960 <_ITM_memmoveRtaWWt>:
    1960:	stp	x29, x30, [sp, #-64]!
    1964:	mov	x29, sp
    1968:	stp	x19, x20, [sp, #16]
    196c:	str	x0, [sp, #56]
    1970:	str	x1, [sp, #48]
    1974:	str	x2, [sp, #40]
    1978:	bl	0 <_ZN3GTML8abi_dispEv>
    197c:	mov	x19, x0
    1980:	ldr	x0, [x19]
    1984:	add	x0, x0, #0x260
    1988:	ldr	x20, [x0]
    198c:	mov	w4, #0x3                   	// #3
    1990:	mov	w3, #0x5                   	// #5
    1994:	ldr	x2, [sp, #40]
    1998:	ldr	x1, [sp, #48]
    199c:	ldr	x0, [sp, #56]
    19a0:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    19a4:	and	w0, w0, #0xff
    19a8:	mov	w6, #0x3                   	// #3
    19ac:	mov	w5, #0x5                   	// #5
    19b0:	mov	w4, w0
    19b4:	ldr	x3, [sp, #40]
    19b8:	ldr	x2, [sp, #48]
    19bc:	ldr	x1, [sp, #56]
    19c0:	mov	x0, x19
    19c4:	blr	x20
    19c8:	nop
    19cc:	ldp	x19, x20, [sp, #16]
    19d0:	ldp	x29, x30, [sp], #64
    19d4:	ret

00000000000019d8 <_ITM_memcpyRtaWWtaR>:
    19d8:	stp	x29, x30, [sp, #-48]!
    19dc:	mov	x29, sp
    19e0:	str	x0, [sp, #40]
    19e4:	str	x1, [sp, #32]
    19e8:	str	x2, [sp, #24]
    19ec:	bl	0 <_ZN3GTML8abi_dispEv>
    19f0:	ldr	x1, [x0]
    19f4:	add	x1, x1, #0x260
    19f8:	ldr	x7, [x1]
    19fc:	mov	w6, #0x3                   	// #3
    1a00:	mov	w5, #0x6                   	// #6
    1a04:	mov	w4, #0x0                   	// #0
    1a08:	ldr	x3, [sp, #24]
    1a0c:	ldr	x2, [sp, #32]
    1a10:	ldr	x1, [sp, #40]
    1a14:	blr	x7
    1a18:	nop
    1a1c:	ldp	x29, x30, [sp], #48
    1a20:	ret

0000000000001a24 <_ITM_memmoveRtaWWtaR>:
    1a24:	stp	x29, x30, [sp, #-64]!
    1a28:	mov	x29, sp
    1a2c:	stp	x19, x20, [sp, #16]
    1a30:	str	x0, [sp, #56]
    1a34:	str	x1, [sp, #48]
    1a38:	str	x2, [sp, #40]
    1a3c:	bl	0 <_ZN3GTML8abi_dispEv>
    1a40:	mov	x19, x0
    1a44:	ldr	x0, [x19]
    1a48:	add	x0, x0, #0x260
    1a4c:	ldr	x20, [x0]
    1a50:	mov	w4, #0x3                   	// #3
    1a54:	mov	w3, #0x6                   	// #6
    1a58:	ldr	x2, [sp, #40]
    1a5c:	ldr	x1, [sp, #48]
    1a60:	ldr	x0, [sp, #56]
    1a64:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1a68:	and	w0, w0, #0xff
    1a6c:	mov	w6, #0x3                   	// #3
    1a70:	mov	w5, #0x6                   	// #6
    1a74:	mov	w4, w0
    1a78:	ldr	x3, [sp, #40]
    1a7c:	ldr	x2, [sp, #48]
    1a80:	ldr	x1, [sp, #56]
    1a84:	mov	x0, x19
    1a88:	blr	x20
    1a8c:	nop
    1a90:	ldp	x19, x20, [sp, #16]
    1a94:	ldp	x29, x30, [sp], #64
    1a98:	ret

0000000000001a9c <_ITM_memcpyRtaWWtaW>:
    1a9c:	stp	x29, x30, [sp, #-48]!
    1aa0:	mov	x29, sp
    1aa4:	str	x0, [sp, #40]
    1aa8:	str	x1, [sp, #32]
    1aac:	str	x2, [sp, #24]
    1ab0:	bl	0 <_ZN3GTML8abi_dispEv>
    1ab4:	ldr	x1, [x0]
    1ab8:	add	x1, x1, #0x260
    1abc:	ldr	x7, [x1]
    1ac0:	mov	w6, #0x3                   	// #3
    1ac4:	mov	w5, #0x7                   	// #7
    1ac8:	mov	w4, #0x0                   	// #0
    1acc:	ldr	x3, [sp, #24]
    1ad0:	ldr	x2, [sp, #32]
    1ad4:	ldr	x1, [sp, #40]
    1ad8:	blr	x7
    1adc:	nop
    1ae0:	ldp	x29, x30, [sp], #48
    1ae4:	ret

0000000000001ae8 <_ITM_memmoveRtaWWtaW>:
    1ae8:	stp	x29, x30, [sp, #-64]!
    1aec:	mov	x29, sp
    1af0:	stp	x19, x20, [sp, #16]
    1af4:	str	x0, [sp, #56]
    1af8:	str	x1, [sp, #48]
    1afc:	str	x2, [sp, #40]
    1b00:	bl	0 <_ZN3GTML8abi_dispEv>
    1b04:	mov	x19, x0
    1b08:	ldr	x0, [x19]
    1b0c:	add	x0, x0, #0x260
    1b10:	ldr	x20, [x0]
    1b14:	mov	w4, #0x3                   	// #3
    1b18:	mov	w3, #0x7                   	// #7
    1b1c:	ldr	x2, [sp, #40]
    1b20:	ldr	x1, [sp, #48]
    1b24:	ldr	x0, [sp, #56]
    1b28:	bl	18 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1b2c:	and	w0, w0, #0xff
    1b30:	mov	w6, #0x3                   	// #3
    1b34:	mov	w5, #0x7                   	// #7
    1b38:	mov	w4, w0
    1b3c:	ldr	x3, [sp, #40]
    1b40:	ldr	x2, [sp, #48]
    1b44:	ldr	x1, [sp, #56]
    1b48:	mov	x0, x19
    1b4c:	blr	x20
    1b50:	nop
    1b54:	ldp	x19, x20, [sp, #16]
    1b58:	ldp	x29, x30, [sp], #64
    1b5c:	ret

0000000000001b60 <_ITM_memsetW>:
    1b60:	stp	x29, x30, [sp, #-48]!
    1b64:	mov	x29, sp
    1b68:	str	x0, [sp, #40]
    1b6c:	str	w1, [sp, #36]
    1b70:	str	x2, [sp, #24]
    1b74:	bl	0 <_ZN3GTML8abi_dispEv>
    1b78:	ldr	x1, [x0]
    1b7c:	add	x1, x1, #0x268
    1b80:	ldr	x5, [x1]
    1b84:	mov	w4, #0x5                   	// #5
    1b88:	ldr	x3, [sp, #24]
    1b8c:	ldr	w2, [sp, #36]
    1b90:	ldr	x1, [sp, #40]
    1b94:	blr	x5
    1b98:	nop
    1b9c:	ldp	x29, x30, [sp], #48
    1ba0:	ret

0000000000001ba4 <_ITM_memsetWaR>:
    1ba4:	stp	x29, x30, [sp, #-48]!
    1ba8:	mov	x29, sp
    1bac:	str	x0, [sp, #40]
    1bb0:	str	w1, [sp, #36]
    1bb4:	str	x2, [sp, #24]
    1bb8:	bl	0 <_ZN3GTML8abi_dispEv>
    1bbc:	ldr	x1, [x0]
    1bc0:	add	x1, x1, #0x268
    1bc4:	ldr	x5, [x1]
    1bc8:	mov	w4, #0x6                   	// #6
    1bcc:	ldr	x3, [sp, #24]
    1bd0:	ldr	w2, [sp, #36]
    1bd4:	ldr	x1, [sp, #40]
    1bd8:	blr	x5
    1bdc:	nop
    1be0:	ldp	x29, x30, [sp], #48
    1be4:	ret

0000000000001be8 <_ITM_memsetWaW>:
    1be8:	stp	x29, x30, [sp, #-48]!
    1bec:	mov	x29, sp
    1bf0:	str	x0, [sp, #40]
    1bf4:	str	w1, [sp, #36]
    1bf8:	str	x2, [sp, #24]
    1bfc:	bl	0 <_ZN3GTML8abi_dispEv>
    1c00:	ldr	x1, [x0]
    1c04:	add	x1, x1, #0x268
    1c08:	ldr	x5, [x1]
    1c0c:	mov	w4, #0x7                   	// #7
    1c10:	ldr	x3, [sp, #24]
    1c14:	ldr	w2, [sp, #36]
    1c18:	ldr	x1, [sp, #40]
    1c1c:	blr	x5
    1c20:	nop
    1c24:	ldp	x29, x30, [sp], #48
    1c28:	ret

beginend.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML9cpu_relaxEv>:
       0:	nop
       4:	ret

0000000000000008 <_ZN3GTML7gtm_thrEv>:
       8:	mrs	x1, tpidr_el0
       c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      10:	ldr	x0, [x0]
      14:	add	x0, x1, x0
      18:	ldr	x0, [x0]
      1c:	ret

0000000000000020 <_ZN3GTML11set_gtm_thrEPNS_10gtm_threadE>:
      20:	sub	sp, sp, #0x10
      24:	str	x0, [sp, #8]
      28:	mrs	x1, tpidr_el0
      2c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      30:	ldr	x0, [x0]
      34:	add	x0, x1, x0
      38:	ldr	x1, [sp, #8]
      3c:	str	x1, [x0]
      40:	nop
      44:	add	sp, sp, #0x10
      48:	ret

000000000000004c <_ZN3GTML8abi_dispEv>:
      4c:	mrs	x1, tpidr_el0
      50:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      54:	ldr	x0, [x0]
      58:	add	x0, x1, x0
      5c:	ldr	x0, [x0, #8]
      60:	ret

0000000000000064 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>:
      64:	sub	sp, sp, #0x10
      68:	str	x0, [sp, #8]
      6c:	mrs	x1, tpidr_el0
      70:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      74:	ldr	x0, [x0]
      78:	add	x0, x1, x0
      7c:	ldr	x1, [sp, #8]
      80:	str	x1, [x0, #8]
      84:	nop
      88:	add	sp, sp, #0x10
      8c:	ret

0000000000000090 <_ZN3GTM10gtm_threadnwEm>:
      90:	stp	x29, x30, [sp, #-48]!
      94:	mov	x29, sp
      98:	str	x0, [sp, #24]
      9c:	ldr	x0, [sp, #24]
      a0:	cmp	x0, #0x280
      a4:	b.eq	c8 <_ZN3GTM10gtm_threadnwEm+0x38>  // b.none
      a8:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
      ac:	add	x3, x0, #0x0
      b0:	mov	w2, #0x40                  	// #64
      b4:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
      b8:	add	x1, x0, #0x0
      bc:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
      c0:	add	x0, x0, #0x0
      c4:	bl	0 <__assert_fail>
      c8:	mov	w1, #0x1                   	// #1
      cc:	mov	x0, #0x280                 	// #640
      d0:	bl	0 <_ZN3GTM7xmallocEmb>
      d4:	str	x0, [sp, #40]
      d8:	mov	x2, #0x280                 	// #640
      dc:	mov	w1, #0x0                   	// #0
      e0:	ldr	x0, [sp, #40]
      e4:	bl	0 <memset>
      e8:	ldr	x0, [sp, #40]
      ec:	ldp	x29, x30, [sp], #48
      f0:	ret

00000000000000f4 <_ZN3GTM10gtm_threaddlEPv>:
      f4:	stp	x29, x30, [sp, #-32]!
      f8:	mov	x29, sp
      fc:	str	x0, [sp, #24]
     100:	ldr	x0, [sp, #24]
     104:	bl	0 <free>
     108:	nop
     10c:	ldp	x29, x30, [sp], #32
     110:	ret

0000000000000114 <_ZL19thread_exit_handlerPv>:
     114:	stp	x29, x30, [sp, #-64]!
     118:	mov	x29, sp
     11c:	str	x19, [sp, #16]
     120:	str	x0, [sp, #40]
     124:	bl	8 <_ZN3GTML7gtm_thrEv>
     128:	str	x0, [sp, #56]
     12c:	ldr	x0, [sp, #56]
     130:	cmp	x0, #0x0
     134:	b.eq	154 <_ZL19thread_exit_handlerPv+0x40>  // b.none
     138:	ldr	x19, [sp, #56]
     13c:	cmp	x19, #0x0
     140:	b.eq	154 <_ZL19thread_exit_handlerPv+0x40>  // b.none
     144:	mov	x0, x19
     148:	bl	1b4 <_ZN3GTM10gtm_threadD1Ev>
     14c:	mov	x0, x19
     150:	bl	f4 <_ZN3GTM10gtm_threaddlEPv>
     154:	mov	x0, #0x0                   	// #0
     158:	bl	20 <_ZN3GTML11set_gtm_thrEPNS_10gtm_threadE>
     15c:	nop
     160:	ldr	x19, [sp, #16]
     164:	ldp	x29, x30, [sp], #64
     168:	ret

000000000000016c <_ZL16thread_exit_initv>:
     16c:	stp	x29, x30, [sp, #-16]!
     170:	mov	x29, sp
     174:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     178:	add	x1, x0, #0x0
     17c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     180:	add	x0, x0, #0x0
     184:	bl	0 <pthread_key_create>
     188:	cmp	w0, #0x0
     18c:	cset	w0, ne  // ne = any
     190:	and	w0, w0, #0xff
     194:	cmp	w0, #0x0
     198:	b.eq	1a8 <_ZL16thread_exit_initv+0x3c>  // b.none
     19c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     1a0:	add	x0, x0, #0x0
     1a4:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     1a8:	nop
     1ac:	ldp	x29, x30, [sp], #16
     1b0:	ret

00000000000001b4 <_ZN3GTM10gtm_threadD1Ev>:
     1b4:	stp	x29, x30, [sp, #-48]!
     1b8:	mov	x29, sp
     1bc:	str	x0, [sp, #24]
     1c0:	ldr	x0, [sp, #24]
     1c4:	ldr	w0, [x0, #284]
     1c8:	cmp	w0, #0x0
     1cc:	b.eq	1dc <_ZN3GTM10gtm_threadD1Ev+0x28>  // b.none
     1d0:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     1d4:	add	x0, x0, #0x0
     1d8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     1dc:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     1e0:	add	x0, x0, #0x0
     1e4:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
     1e8:	adrp	x0, 10 <_ZN3GTML7gtm_thrEv+0x8>
     1ec:	add	x0, x0, #0x0
     1f0:	str	x0, [sp, #40]
     1f4:	ldr	x0, [sp, #40]
     1f8:	ldr	x0, [x0]
     1fc:	cmp	x0, #0x0
     200:	b.eq	244 <_ZN3GTM10gtm_threadD1Ev+0x90>  // b.none
     204:	ldr	x0, [sp, #40]
     208:	ldr	x0, [x0]
     20c:	ldr	x1, [sp, #24]
     210:	cmp	x1, x0
     214:	b.ne	230 <_ZN3GTM10gtm_threadD1Ev+0x7c>  // b.any
     218:	ldr	x0, [sp, #40]
     21c:	ldr	x0, [x0]
     220:	ldr	x1, [x0, #512]
     224:	ldr	x0, [sp, #40]
     228:	str	x1, [x0]
     22c:	b	244 <_ZN3GTM10gtm_threadD1Ev+0x90>
     230:	ldr	x0, [sp, #40]
     234:	ldr	x0, [x0]
     238:	add	x0, x0, #0x200
     23c:	str	x0, [sp, #40]
     240:	b	1f4 <_ZN3GTM10gtm_threadD1Ev+0x40>
     244:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     248:	add	x0, x0, #0x0
     24c:	ldr	w0, [x0]
     250:	sub	w1, w0, #0x1
     254:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     258:	add	x0, x0, #0x0
     25c:	str	w1, [x0]
     260:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     264:	add	x0, x0, #0x0
     268:	ldr	w0, [x0]
     26c:	add	w1, w0, #0x1
     270:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     274:	add	x0, x0, #0x0
     278:	ldr	w0, [x0]
     27c:	mov	w2, w0
     280:	ldr	x0, [sp, #24]
     284:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
     288:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     28c:	add	x0, x0, #0x0
     290:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     294:	ldr	x0, [sp, #24]
     298:	add	x0, x0, #0x150
     29c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     2a0:	ldr	x0, [sp, #24]
     2a4:	add	x0, x0, #0xf8
     2a8:	bl	0 <_ZN3GTML9cpu_relaxEv>
     2ac:	ldr	x0, [sp, #24]
     2b0:	add	x0, x0, #0xf0
     2b4:	bl	0 <_ZN3GTML9cpu_relaxEv>
     2b8:	ldr	x0, [sp, #24]
     2bc:	add	x0, x0, #0xd8
     2c0:	bl	0 <_ZN3GTML9cpu_relaxEv>
     2c4:	ldr	x0, [sp, #24]
     2c8:	add	x0, x0, #0xc0
     2cc:	bl	0 <_ZN3GTML9cpu_relaxEv>
     2d0:	ldr	x0, [sp, #24]
     2d4:	add	x0, x0, #0xa8
     2d8:	bl	0 <_ZN3GTML9cpu_relaxEv>
     2dc:	nop
     2e0:	ldp	x29, x30, [sp], #48
     2e4:	ret

00000000000002e8 <_ZN3GTM10gtm_threadC1Ev>:
     2e8:	stp	x29, x30, [sp, #-64]!
     2ec:	mov	x29, sp
     2f0:	str	x0, [sp, #24]
     2f4:	ldr	x0, [sp, #24]
     2f8:	add	x0, x0, #0xa8
     2fc:	bl	0 <_ZN3GTML9cpu_relaxEv>
     300:	ldr	x0, [sp, #24]
     304:	add	x0, x0, #0xc0
     308:	mov	x1, #0x20                  	// #32
     30c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     310:	ldr	x0, [sp, #24]
     314:	add	x0, x0, #0xd8
     318:	mov	x1, #0x20                  	// #32
     31c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     320:	ldr	x0, [sp, #24]
     324:	add	x0, x0, #0xf0
     328:	bl	0 <_ZN3GTML9cpu_relaxEv>
     32c:	ldr	x0, [sp, #24]
     330:	add	x0, x0, #0xf8
     334:	mov	x1, #0x20                  	// #32
     338:	bl	0 <_ZN3GTML9cpu_relaxEv>
     33c:	ldr	x0, [sp, #24]
     340:	add	x0, x0, #0x150
     344:	mov	x1, #0x20                  	// #32
     348:	bl	0 <_ZN3GTML9cpu_relaxEv>
     34c:	ldr	x0, [sp, #24]
     350:	add	x0, x0, #0x208
     354:	str	x0, [sp, #56]
     358:	mov	x0, #0xffffffffffffffff    	// #-1
     35c:	str	x0, [sp, #48]
     360:	str	wzr, [sp, #44]
     364:	ldr	x0, [sp, #56]
     368:	ldr	x1, [sp, #48]
     36c:	stlr	x1, [x0]
     370:	nop
     374:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     378:	add	x0, x0, #0x0
     37c:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
     380:	adrp	x0, 10 <_ZN3GTML7gtm_thrEv+0x8>
     384:	add	x0, x0, #0x0
     388:	ldr	x1, [x0]
     38c:	ldr	x0, [sp, #24]
     390:	str	x1, [x0, #512]
     394:	adrp	x0, 10 <_ZN3GTML7gtm_thrEv+0x8>
     398:	add	x0, x0, #0x0
     39c:	ldr	x1, [sp, #24]
     3a0:	str	x1, [x0]
     3a4:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     3a8:	add	x0, x0, #0x0
     3ac:	ldr	w0, [x0]
     3b0:	add	w1, w0, #0x1
     3b4:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     3b8:	add	x0, x0, #0x0
     3bc:	str	w1, [x0]
     3c0:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     3c4:	add	x0, x0, #0x0
     3c8:	ldr	w0, [x0]
     3cc:	sub	w1, w0, #0x1
     3d0:	adrp	x0, 18 <_ZN3GTML7gtm_thrEv+0x10>
     3d4:	add	x0, x0, #0x0
     3d8:	ldr	w0, [x0]
     3dc:	mov	w2, w0
     3e0:	ldr	x0, [sp, #24]
     3e4:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
     3e8:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     3ec:	add	x0, x0, #0x0
     3f0:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     3f4:	ldr	x0, [sp, #24]
     3f8:	bl	0 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>
     3fc:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     400:	add	x1, x0, #0x0
     404:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     408:	add	x0, x0, #0x0
     40c:	bl	0 <pthread_once>
     410:	cmp	w0, #0x0
     414:	cset	w0, ne  // ne = any
     418:	and	w0, w0, #0xff
     41c:	cmp	w0, #0x0
     420:	b.eq	430 <_ZN3GTM10gtm_threadC1Ev+0x148>  // b.none
     424:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     428:	add	x0, x0, #0x0
     42c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     430:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     434:	add	x0, x0, #0x0
     438:	ldr	w0, [x0]
     43c:	ldr	x1, [sp, #24]
     440:	bl	0 <pthread_setspecific>
     444:	cmp	w0, #0x0
     448:	cset	w0, ne  // ne = any
     44c:	and	w0, w0, #0xff
     450:	cmp	w0, #0x0
     454:	b.eq	464 <_ZN3GTM10gtm_threadC1Ev+0x17c>  // b.none
     458:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     45c:	add	x0, x0, #0x0
     460:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     464:	nop
     468:	ldp	x29, x30, [sp], #64
     46c:	ret

0000000000000470 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE>:
     470:	stp	x29, x30, [sp, #-32]!
     474:	mov	x29, sp
     478:	str	w0, [sp, #28]
     47c:	str	x1, [sp, #16]
     480:	ldr	w0, [sp, #28]
     484:	and	w0, w0, #0x2
     488:	cmp	w0, #0x0
     48c:	b.eq	4ac <_ZL16choose_code_pathjPN3GTM12abi_dispatchE+0x3c>  // b.none
     490:	ldr	x0, [sp, #16]
     494:	bl	0 <_ZN3GTML9cpu_relaxEv>
     498:	and	w0, w0, #0xff
     49c:	cmp	w0, #0x0
     4a0:	b.eq	4ac <_ZL16choose_code_pathjPN3GTM12abi_dispatchE+0x3c>  // b.none
     4a4:	mov	w0, #0x1                   	// #1
     4a8:	b	4b0 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE+0x40>
     4ac:	mov	w0, #0x0                   	// #0
     4b0:	cmp	w0, #0x0
     4b4:	b.eq	4c0 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE+0x50>  // b.none
     4b8:	mov	w0, #0x2                   	// #2
     4bc:	b	4c4 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE+0x54>
     4c0:	mov	w0, #0x1                   	// #1
     4c4:	ldp	x29, x30, [sp], #32
     4c8:	ret

00000000000004cc <GTM_begin_transaction>:
     4cc:	stp	x29, x30, [sp, #-112]!
     4d0:	mov	x29, sp
     4d4:	str	x19, [sp, #16]
     4d8:	str	w0, [sp, #44]
     4dc:	str	x1, [sp, #32]
     4e0:	ldr	w0, [sp, #44]
     4e4:	and	x0, x0, #0x400
     4e8:	cmp	x0, #0x0
     4ec:	b.eq	4fc <GTM_begin_transaction+0x30>  // b.none
     4f0:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     4f4:	add	x0, x0, #0x0
     4f8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
     4fc:	bl	8 <_ZN3GTML7gtm_thrEv>
     500:	str	x0, [sp, #104]
     504:	ldr	x0, [sp, #104]
     508:	cmp	x0, #0x0
     50c:	cset	w0, eq  // eq = none
     510:	and	w0, w0, #0xff
     514:	and	x0, x0, #0xff
     518:	cmp	x0, #0x0
     51c:	b.eq	540 <GTM_begin_transaction+0x74>  // b.none
     520:	mov	x0, #0x280                 	// #640
     524:	bl	90 <_ZN3GTM10gtm_threadnwEm>
     528:	mov	x19, x0
     52c:	mov	x0, x19
     530:	bl	2e8 <_ZN3GTM10gtm_threadC1Ev>
     534:	str	x19, [sp, #104]
     538:	ldr	x0, [sp, #104]
     53c:	bl	20 <_ZN3GTML11set_gtm_thrEPNS_10gtm_threadE>
     540:	ldr	x0, [sp, #104]
     544:	ldr	w0, [x0, #284]
     548:	cmp	w0, #0x0
     54c:	b.eq	690 <GTM_begin_transaction+0x1c4>  // b.none
     550:	ldr	w0, [sp, #44]
     554:	and	w0, w0, #0x8
     558:	cmp	w0, #0x0
     55c:	b.eq	5c8 <GTM_begin_transaction+0xfc>  // b.none
     560:	ldr	w0, [sp, #44]
     564:	and	w0, w0, #0x1
     568:	cmp	w0, #0x0
     56c:	b.ne	5a0 <GTM_begin_transaction+0xd4>  // b.any
     570:	ldr	x0, [sp, #104]
     574:	ldr	w0, [x0, #288]
     578:	and	w0, w0, #0x1
     57c:	cmp	w0, #0x0
     580:	b.eq	598 <GTM_begin_transaction+0xcc>  // b.none
     584:	ldr	x0, [sp, #104]
     588:	ldr	w0, [x0, #288]
     58c:	and	w0, w0, #0x2
     590:	cmp	w0, #0x0
     594:	b.ne	5a0 <GTM_begin_transaction+0xd4>  // b.any
     598:	ldr	x0, [sp, #104]
     59c:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     5a0:	ldr	x0, [sp, #104]
     5a4:	ldr	w0, [x0, #284]
     5a8:	add	w1, w0, #0x1
     5ac:	ldr	x0, [sp, #104]
     5b0:	str	w1, [x0, #284]
     5b4:	bl	4c <_ZN3GTML8abi_dispEv>
     5b8:	mov	x1, x0
     5bc:	ldr	w0, [sp, #44]
     5c0:	bl	470 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE>
     5c4:	b	804 <GTM_begin_transaction+0x338>
     5c8:	ldr	w0, [sp, #44]
     5cc:	and	w0, w0, #0x1
     5d0:	cmp	w0, #0x0
     5d4:	b.ne	5f8 <GTM_begin_transaction+0x12c>  // b.any
     5d8:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     5dc:	add	x3, x0, #0x0
     5e0:	mov	w2, #0x15a                 	// #346
     5e4:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     5e8:	add	x1, x0, #0x0
     5ec:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     5f0:	add	x0, x0, #0x0
     5f4:	bl	0 <__assert_fail>
     5f8:	ldr	x0, [sp, #104]
     5fc:	add	x0, x0, #0x150
     600:	bl	0 <_ZN3GTML9cpu_relaxEv>
     604:	str	x0, [sp, #80]
     608:	ldr	x1, [sp, #104]
     60c:	ldr	x0, [sp, #80]
     610:	bl	810 <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>
     614:	ldr	x0, [sp, #104]
     618:	add	x0, x0, #0xf0
     61c:	mov	x1, x0
     620:	mov	x0, #0x8                   	// #8
     624:	bl	0 <_ZN3GTML9cpu_relaxEv>
     628:	str	xzr, [x0]
     62c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     630:	bl	4c <_ZN3GTML8abi_dispEv>
     634:	str	x0, [sp, #96]
     638:	ldr	x0, [sp, #96]
     63c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     640:	and	w0, w0, #0xff
     644:	eor	w0, w0, #0x1
     648:	and	w0, w0, #0xff
     64c:	cmp	w0, #0x0
     650:	b.eq	6a8 <GTM_begin_transaction+0x1dc>  // b.none
     654:	ldr	x0, [sp, #96]
     658:	ldr	x0, [x0]
     65c:	add	x0, x0, #0x20
     660:	ldr	x1, [x0]
     664:	ldr	x0, [sp, #96]
     668:	blr	x1
     66c:	str	x0, [sp, #72]
     670:	ldr	x0, [sp, #72]
     674:	cmp	x0, #0x0
     678:	b.eq	6a8 <GTM_begin_transaction+0x1dc>  // b.none
     67c:	ldr	x0, [sp, #72]
     680:	str	x0, [sp, #96]
     684:	ldr	x0, [sp, #96]
     688:	bl	64 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
     68c:	b	6a8 <GTM_begin_transaction+0x1dc>
     690:	ldr	w1, [sp, #44]
     694:	ldr	x0, [sp, #104]
     698:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
     69c:	str	x0, [sp, #96]
     6a0:	ldr	x0, [sp, #96]
     6a4:	bl	64 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
     6a8:	ldr	x0, [sp, #104]
     6ac:	ldr	w1, [sp, #44]
     6b0:	str	w1, [x0, #280]
     6b4:	ldr	x0, [sp, #104]
     6b8:	ldr	w0, [x0, #284]
     6bc:	add	w1, w0, #0x1
     6c0:	ldr	x0, [sp, #104]
     6c4:	str	w1, [x0, #284]
     6c8:	ldr	x1, [sp, #104]
     6cc:	ldr	x0, [sp, #32]
     6d0:	mov	x3, x1
     6d4:	mov	x1, x0
     6d8:	mov	x0, #0xa8                  	// #168
     6dc:	mov	x2, x0
     6e0:	mov	x0, x3
     6e4:	bl	0 <memcpy>
     6e8:	ldr	x0, [sp, #104]
     6ec:	ldr	x0, [x0, #296]
     6f0:	and	x0, x0, #0xffff
     6f4:	cmp	x0, #0x0
     6f8:	b.eq	71c <GTM_begin_transaction+0x250>  // b.none
     6fc:	ldr	x0, [sp, #104]
     700:	ldr	x0, [x0, #296]
     704:	add	x2, x0, #0x1
     708:	ldr	x1, [sp, #104]
     70c:	str	x2, [x1, #296]
     710:	ldr	x1, [sp, #104]
     714:	str	x0, [x1, #272]
     718:	b	764 <GTM_begin_transaction+0x298>
     71c:	mov	x0, #0x10000               	// #65536
     720:	str	x0, [sp, #56]
     724:	str	wzr, [sp, #52]
     728:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     72c:	add	x0, x0, #0x0
     730:	ldr	x2, [sp, #56]
     734:	ldaxr	x1, [x0]
     738:	add	x3, x1, x2
     73c:	stlxr	w4, x3, [x0]
     740:	cbnz	w4, 734 <GTM_begin_transaction+0x268>
     744:	nop
     748:	ldr	x0, [sp, #104]
     74c:	str	x1, [x0, #272]
     750:	ldr	x0, [sp, #104]
     754:	ldr	x0, [x0, #272]
     758:	add	x1, x0, #0x1
     75c:	ldr	x0, [sp, #104]
     760:	str	x1, [x0, #296]
     764:	ldr	x0, [sp, #104]
     768:	ldr	x0, [x0, #312]
     76c:	cmp	x0, #0x0
     770:	b.eq	788 <GTM_begin_transaction+0x2bc>  // b.none
     774:	ldr	x0, [sp, #104]
     778:	ldr	x0, [x0, #312]
     77c:	ldr	w1, [x0]
     780:	ldr	x0, [sp, #104]
     784:	str	w1, [x0, #320]
     788:	ldr	x0, [sp, #96]
     78c:	ldr	x0, [x0]
     790:	ldr	x1, [x0]
     794:	ldr	x0, [sp, #96]
     798:	blr	x1
     79c:	str	w0, [sp, #68]
     7a0:	ldr	w0, [sp, #68]
     7a4:	cmp	w0, #0xa
     7a8:	cset	w0, ne  // ne = any
     7ac:	and	w0, w0, #0xff
     7b0:	cmp	w0, #0x0
     7b4:	b.eq	7d0 <GTM_begin_transaction+0x304>  // b.none
     7b8:	ldr	w1, [sp, #68]
     7bc:	ldr	x0, [sp, #104]
     7c0:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
     7c4:	bl	4c <_ZN3GTML8abi_dispEv>
     7c8:	str	x0, [sp, #96]
     7cc:	b	788 <GTM_begin_transaction+0x2bc>
     7d0:	ldr	x1, [sp, #96]
     7d4:	ldr	w0, [sp, #44]
     7d8:	bl	470 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE>
     7dc:	str	w0, [sp, #92]
     7e0:	ldr	x0, [sp, #104]
     7e4:	ldr	w0, [x0, #288]
     7e8:	and	w0, w0, #0x2
     7ec:	cmp	w0, #0x0
     7f0:	b.ne	800 <GTM_begin_transaction+0x334>  // b.any
     7f4:	ldr	w0, [sp, #92]
     7f8:	orr	w0, w0, #0x4
     7fc:	str	w0, [sp, #92]
     800:	ldr	w0, [sp, #92]
     804:	ldr	x19, [sp, #16]
     808:	ldp	x29, x30, [sp], #112
     80c:	ret

0000000000000810 <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>:
     810:	stp	x29, x30, [sp, #-32]!
     814:	mov	x29, sp
     818:	str	x0, [sp, #24]
     81c:	str	x1, [sp, #16]
     820:	ldr	x1, [sp, #24]
     824:	ldr	x0, [sp, #16]
     828:	mov	x3, x1
     82c:	mov	x1, x0
     830:	mov	x0, #0xa8                  	// #168
     834:	mov	x2, x0
     838:	mov	x0, x3
     83c:	bl	0 <memcpy>
     840:	ldr	x0, [sp, #16]
     844:	add	x0, x0, #0xa8
     848:	bl	0 <_ZN3GTML9cpu_relaxEv>
     84c:	mov	x1, x0
     850:	ldr	x0, [sp, #24]
     854:	str	x1, [x0, #168]
     858:	ldr	x0, [sp, #24]
     85c:	add	x0, x0, #0xb0
     860:	ldr	x1, [sp, #16]
     864:	add	x1, x1, #0xf0
     868:	ldr	x1, [x1]
     86c:	str	x1, [x0]
     870:	ldr	x0, [sp, #16]
     874:	add	x0, x0, #0xf8
     878:	bl	0 <_ZN3GTML9cpu_relaxEv>
     87c:	mov	x1, x0
     880:	ldr	x0, [sp, #24]
     884:	str	x1, [x0, #184]
     888:	ldr	x0, [sp, #16]
     88c:	ldr	x1, [x0, #272]
     890:	ldr	x0, [sp, #24]
     894:	str	x1, [x0, #192]
     898:	ldr	x0, [sp, #16]
     89c:	ldr	w1, [x0, #280]
     8a0:	ldr	x0, [sp, #24]
     8a4:	str	w1, [x0, #200]
     8a8:	ldr	x0, [sp, #16]
     8ac:	ldr	w1, [x0, #304]
     8b0:	ldr	x0, [sp, #24]
     8b4:	str	w1, [x0, #204]
     8b8:	ldr	x0, [sp, #16]
     8bc:	ldr	w1, [x0, #320]
     8c0:	ldr	x0, [sp, #24]
     8c4:	str	w1, [x0, #208]
     8c8:	bl	4c <_ZN3GTML8abi_dispEv>
     8cc:	mov	x1, x0
     8d0:	ldr	x0, [sp, #24]
     8d4:	str	x1, [x0, #216]
     8d8:	ldr	x0, [sp, #16]
     8dc:	ldr	w1, [x0, #284]
     8e0:	ldr	x0, [sp, #24]
     8e4:	str	w1, [x0, #224]
     8e8:	nop
     8ec:	ldp	x29, x30, [sp], #32
     8f0:	ret

00000000000008f4 <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>:
     8f4:	stp	x29, x30, [sp, #-32]!
     8f8:	mov	x29, sp
     8fc:	str	x0, [sp, #24]
     900:	str	x1, [sp, #16]
     904:	ldr	x1, [sp, #16]
     908:	ldr	x0, [sp, #24]
     90c:	mov	x3, x1
     910:	mov	x1, x0
     914:	mov	x0, #0xa8                  	// #168
     918:	mov	x2, x0
     91c:	mov	x0, x3
     920:	bl	0 <memcpy>
     924:	ldr	x0, [sp, #16]
     928:	add	x0, x0, #0xf0
     92c:	ldr	x1, [sp, #24]
     930:	add	x1, x1, #0xb0
     934:	ldr	x1, [x1]
     938:	str	x1, [x0]
     93c:	ldr	x0, [sp, #24]
     940:	ldr	x1, [x0, #192]
     944:	ldr	x0, [sp, #16]
     948:	str	x1, [x0, #272]
     94c:	ldr	x0, [sp, #24]
     950:	ldr	w1, [x0, #200]
     954:	ldr	x0, [sp, #16]
     958:	str	w1, [x0, #280]
     95c:	nop
     960:	ldp	x29, x30, [sp], #32
     964:	ret

0000000000000968 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>:
     968:	stp	x29, x30, [sp, #-64]!
     96c:	mov	x29, sp
     970:	str	x19, [sp, #16]
     974:	str	x0, [sp, #56]
     978:	str	x1, [sp, #48]
     97c:	strb	w2, [sp, #47]
     980:	ldr	x0, [sp, #56]
     984:	add	x3, x0, #0xa8
     988:	ldr	x0, [sp, #48]
     98c:	cmp	x0, #0x0
     990:	b.eq	9a0 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x38>  // b.none
     994:	ldr	x0, [sp, #48]
     998:	ldr	x0, [x0, #168]
     99c:	b	9a4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x3c>
     9a0:	mov	x0, #0x0                   	// #0
     9a4:	mov	x2, x0
     9a8:	ldr	x1, [sp, #56]
     9ac:	mov	x0, x3
     9b0:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
     9b4:	bl	4c <_ZN3GTML8abi_dispEv>
     9b8:	ldr	x1, [x0]
     9bc:	add	x1, x1, #0x10
     9c0:	ldr	x2, [x1]
     9c4:	ldr	x1, [sp, #48]
     9c8:	blr	x2
     9cc:	ldr	x0, [sp, #48]
     9d0:	cmp	x0, #0x0
     9d4:	b.eq	9e4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x7c>  // b.none
     9d8:	ldr	x0, [sp, #48]
     9dc:	ldr	x0, [x0, #184]
     9e0:	b	9e8 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x80>
     9e4:	mov	x0, #0x0                   	// #0
     9e8:	mov	x1, x0
     9ec:	ldr	x0, [sp, #56]
     9f0:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
     9f4:	ldr	x0, [sp, #48]
     9f8:	cmp	x0, #0x0
     9fc:	b.eq	a0c <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xa4>  // b.none
     a00:	ldr	x0, [sp, #48]
     a04:	add	x0, x0, #0xb0
     a08:	b	a10 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xa8>
     a0c:	mov	x0, #0x0                   	// #0
     a10:	mov	x2, x0
     a14:	mov	w1, #0x1                   	// #1
     a18:	ldr	x0, [sp, #56]
     a1c:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
     a20:	ldr	x1, [sp, #48]
     a24:	ldr	x0, [sp, #56]
     a28:	bl	0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>
     a2c:	ldr	x0, [sp, #48]
     a30:	cmp	x0, #0x0
     a34:	b.eq	afc <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x194>  // b.none
     a38:	ldrb	w0, [sp, #47]
     a3c:	cmp	w0, #0x0
     a40:	b.ne	a64 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xfc>  // b.any
     a44:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     a48:	add	x3, x0, #0x0
     a4c:	mov	w2, #0x1e6                 	// #486
     a50:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     a54:	add	x1, x0, #0x0
     a58:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     a5c:	add	x0, x0, #0x0
     a60:	bl	0 <__assert_fail>
     a64:	ldr	x1, [sp, #56]
     a68:	ldr	x0, [sp, #48]
     a6c:	mov	x3, x1
     a70:	mov	x1, x0
     a74:	mov	x0, #0xa8                  	// #168
     a78:	mov	x2, x0
     a7c:	mov	x0, x3
     a80:	bl	0 <memcpy>
     a84:	ldr	x0, [sp, #48]
     a88:	ldr	x1, [x0, #192]
     a8c:	ldr	x0, [sp, #56]
     a90:	str	x1, [x0, #272]
     a94:	ldr	x0, [sp, #48]
     a98:	ldr	w1, [x0, #200]
     a9c:	ldr	x0, [sp, #56]
     aa0:	str	w1, [x0, #280]
     aa4:	ldr	x0, [sp, #48]
     aa8:	ldr	x19, [x0, #216]
     aac:	bl	4c <_ZN3GTML8abi_dispEv>
     ab0:	cmp	x19, x0
     ab4:	cset	w0, ne  // ne = any
     ab8:	and	w0, w0, #0xff
     abc:	cmp	w0, #0x0
     ac0:	b.eq	ad0 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x168>  // b.none
     ac4:	ldr	x0, [sp, #48]
     ac8:	ldr	x0, [x0, #216]
     acc:	bl	64 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
     ad0:	ldr	x0, [sp, #56]
     ad4:	add	x0, x0, #0xf0
     ad8:	ldr	x1, [sp, #48]
     adc:	add	x1, x1, #0xb0
     ae0:	ldr	x1, [x1]
     ae4:	str	x1, [x0]
     ae8:	ldr	x0, [sp, #48]
     aec:	ldr	w1, [x0, #224]
     af0:	ldr	x0, [sp, #56]
     af4:	str	w1, [x0, #284]
     af8:	b	bac <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x244>
     afc:	ldr	x0, [sp, #56]
     b00:	add	x0, x0, #0x150
     b04:	bl	0 <_ZN3GTML9cpu_relaxEv>
     b08:	cmp	x0, #0x0
     b0c:	cset	w0, ne  // ne = any
     b10:	and	w0, w0, #0xff
     b14:	cmp	w0, #0x0
     b18:	b.eq	b80 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x218>  // b.none
     b1c:	ldr	x0, [sp, #56]
     b20:	add	x0, x0, #0x150
     b24:	mov	x1, #0x0                   	// #0
     b28:	bl	0 <_ZN3GTML9cpu_relaxEv>
     b2c:	mov	x1, x0
     b30:	ldr	x0, [sp, #56]
     b34:	mov	x3, x0
     b38:	mov	x0, #0xa8                  	// #168
     b3c:	mov	x2, x0
     b40:	mov	x0, x3
     b44:	bl	0 <memcpy>
     b48:	ldr	x0, [sp, #56]
     b4c:	add	x0, x0, #0x150
     b50:	mov	x1, #0x0                   	// #0
     b54:	bl	0 <_ZN3GTML9cpu_relaxEv>
     b58:	ldr	x1, [x0, #192]
     b5c:	ldr	x0, [sp, #56]
     b60:	str	x1, [x0, #272]
     b64:	ldr	x0, [sp, #56]
     b68:	add	x0, x0, #0x150
     b6c:	mov	x1, #0x0                   	// #0
     b70:	bl	0 <_ZN3GTML9cpu_relaxEv>
     b74:	ldr	w1, [x0, #200]
     b78:	ldr	x0, [sp, #56]
     b7c:	str	w1, [x0, #280]
     b80:	ldrb	w0, [sp, #47]
     b84:	cmp	w0, #0x0
     b88:	b.eq	b94 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x22c>  // b.none
     b8c:	mov	w0, #0x0                   	// #0
     b90:	b	b98 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x230>
     b94:	mov	w0, #0x1                   	// #1
     b98:	ldr	x1, [sp, #56]
     b9c:	str	w0, [x1, #284]
     ba0:	ldr	x0, [sp, #56]
     ba4:	add	x0, x0, #0x150
     ba8:	bl	0 <_ZN3GTML9cpu_relaxEv>
     bac:	ldr	x0, [sp, #56]
     bb0:	ldr	x0, [x0, #328]
     bb4:	cmp	x0, #0x0
     bb8:	b.eq	bd0 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x268>  // b.none
     bbc:	ldr	x0, [sp, #56]
     bc0:	ldr	x0, [x0, #328]
     bc4:	bl	0 <_Unwind_DeleteException>
     bc8:	ldr	x0, [sp, #56]
     bcc:	str	xzr, [x0, #328]
     bd0:	nop
     bd4:	ldr	x19, [sp, #16]
     bd8:	ldp	x29, x30, [sp], #64
     bdc:	ret

0000000000000be0 <_ITM_abortTransaction>:
     be0:	stp	x29, x30, [sp, #-240]!
     be4:	mov	x29, sp
     be8:	str	w0, [sp, #28]
     bec:	bl	8 <_ZN3GTML7gtm_thrEv>
     bf0:	str	x0, [sp, #232]
     bf4:	ldr	w0, [sp, #28]
     bf8:	cmp	w0, #0x1
     bfc:	b.eq	c2c <_ITM_abortTransaction+0x4c>  // b.none
     c00:	ldr	w0, [sp, #28]
     c04:	cmp	w0, #0x11
     c08:	b.eq	c2c <_ITM_abortTransaction+0x4c>  // b.none
     c0c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     c10:	add	x3, x0, #0x0
     c14:	mov	w2, #0x20f                 	// #527
     c18:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     c1c:	add	x1, x0, #0x0
     c20:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     c24:	add	x0, x0, #0x0
     c28:	bl	0 <__assert_fail>
     c2c:	ldr	x0, [sp, #232]
     c30:	ldr	w0, [x0, #280]
     c34:	and	w0, w0, #0x8
     c38:	cmp	w0, #0x0
     c3c:	b.eq	c60 <_ITM_abortTransaction+0x80>  // b.none
     c40:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     c44:	add	x3, x0, #0x0
     c48:	mov	w2, #0x210                 	// #528
     c4c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     c50:	add	x1, x0, #0x0
     c54:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     c58:	add	x0, x0, #0x0
     c5c:	bl	0 <__assert_fail>
     c60:	ldr	x0, [sp, #232]
     c64:	ldr	w0, [x0, #288]
     c68:	and	w0, w0, #0x2
     c6c:	cmp	w0, #0x0
     c70:	b.eq	c78 <_ITM_abortTransaction+0x98>  // b.none
     c74:	bl	0 <abort>
     c78:	ldr	x0, [sp, #232]
     c7c:	add	x0, x0, #0x150
     c80:	bl	0 <_ZN3GTML9cpu_relaxEv>
     c84:	cmp	x0, #0x0
     c88:	b.eq	ca4 <_ITM_abortTransaction+0xc4>  // b.none
     c8c:	ldr	w0, [sp, #28]
     c90:	and	w0, w0, #0x10
     c94:	cmp	w0, #0x0
     c98:	b.ne	ca4 <_ITM_abortTransaction+0xc4>  // b.any
     c9c:	mov	w0, #0x1                   	// #1
     ca0:	b	ca8 <_ITM_abortTransaction+0xc8>
     ca4:	mov	w0, #0x0                   	// #0
     ca8:	cmp	w0, #0x0
     cac:	b.eq	d40 <_ITM_abortTransaction+0x160>  // b.none
     cb0:	bl	4c <_ZN3GTML8abi_dispEv>
     cb4:	str	x0, [sp, #224]
     cb8:	ldr	x0, [sp, #224]
     cbc:	bl	0 <_ZN3GTML9cpu_relaxEv>
     cc0:	and	w0, w0, #0xff
     cc4:	eor	w0, w0, #0x1
     cc8:	and	w0, w0, #0xff
     ccc:	cmp	w0, #0x0
     cd0:	b.eq	ce4 <_ITM_abortTransaction+0x104>  // b.none
     cd4:	mov	w2, #0x0                   	// #0
     cd8:	mov	w1, #0x8                   	// #8
     cdc:	ldr	x0, [sp, #232]
     ce0:	bl	1064 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     ce4:	ldr	x0, [sp, #232]
     ce8:	add	x0, x0, #0x150
     cec:	bl	0 <_ZN3GTML9cpu_relaxEv>
     cf0:	str	x0, [sp, #216]
     cf4:	ldr	x0, [sp, #232]
     cf8:	ldr	w0, [x0, #280]
     cfc:	str	w0, [sp, #212]
     d00:	ldr	x1, [sp, #232]
     d04:	add	x0, sp, #0x28
     d08:	mov	x3, x1
     d0c:	mov	x1, #0xa8                  	// #168
     d10:	mov	x2, x1
     d14:	mov	x1, x3
     d18:	bl	0 <memcpy>
     d1c:	mov	w2, #0x1                   	// #1
     d20:	ldr	x1, [sp, #216]
     d24:	ldr	x0, [sp, #232]
     d28:	bl	968 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
     d2c:	add	x0, sp, #0x28
     d30:	ldr	w2, [sp, #212]
     d34:	mov	x1, x0
     d38:	mov	w0, #0x18                  	// #24
     d3c:	bl	0 <GTM_longjmp>
     d40:	mov	w2, #0x1                   	// #1
     d44:	mov	x1, #0x0                   	// #0
     d48:	ldr	x0, [sp, #232]
     d4c:	bl	968 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
     d50:	ldr	x0, [sp, #232]
     d54:	ldr	w0, [x0, #288]
     d58:	and	w0, w0, #0x1
     d5c:	cmp	w0, #0x0
     d60:	b.eq	d74 <_ITM_abortTransaction+0x194>  // b.none
     d64:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     d68:	add	x0, x0, #0x0
     d6c:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     d70:	b	d84 <_ITM_abortTransaction+0x1a4>
     d74:	ldr	x1, [sp, #232]
     d78:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     d7c:	add	x0, x0, #0x0
     d80:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
     d84:	ldr	x0, [sp, #232]
     d88:	str	wzr, [x0, #288]
     d8c:	ldr	x1, [sp, #232]
     d90:	ldr	x0, [sp, #232]
     d94:	ldr	w0, [x0, #280]
     d98:	mov	w2, w0
     d9c:	mov	w0, #0x18                  	// #24
     da0:	bl	0 <GTM_longjmp>

0000000000000da4 <_ZN3GTM10gtm_thread9trycommitEv>:
     da4:	stp	x29, x30, [sp, #-128]!
     da8:	mov	x29, sp
     dac:	stp	x19, x20, [sp, #16]
     db0:	str	x0, [sp, #40]
     db4:	ldr	x0, [sp, #40]
     db8:	ldr	w0, [x0, #284]
     dbc:	sub	w1, w0, #0x1
     dc0:	ldr	x0, [sp, #40]
     dc4:	str	w1, [x0, #284]
     dc8:	ldr	x0, [sp, #40]
     dcc:	ldr	w0, [x0, #284]
     dd0:	cmp	w0, #0x0
     dd4:	b.eq	e2c <_ZN3GTM10gtm_thread9trycommitEv+0x88>  // b.none
     dd8:	ldr	x0, [sp, #40]
     ddc:	add	x0, x0, #0x150
     de0:	bl	0 <_ZN3GTML9cpu_relaxEv>
     de4:	cmp	x0, #0x0
     de8:	b.eq	e24 <_ZN3GTM10gtm_thread9trycommitEv+0x80>  // b.none
     dec:	ldr	x0, [sp, #40]
     df0:	ldr	w19, [x0, #284]
     df4:	ldr	x0, [sp, #40]
     df8:	add	x20, x0, #0x150
     dfc:	ldr	x0, [sp, #40]
     e00:	add	x0, x0, #0x150
     e04:	bl	0 <_ZN3GTML9cpu_relaxEv>
     e08:	sub	x0, x0, #0x1
     e0c:	mov	x1, x0
     e10:	mov	x0, x20
     e14:	bl	0 <_ZN3GTML9cpu_relaxEv>
     e18:	ldr	w0, [x0, #224]
     e1c:	cmp	w19, w0
     e20:	b.ls	e2c <_ZN3GTM10gtm_thread9trycommitEv+0x88>  // b.plast
     e24:	mov	w0, #0x1                   	// #1
     e28:	b	e30 <_ZN3GTM10gtm_thread9trycommitEv+0x8c>
     e2c:	mov	w0, #0x0                   	// #0
     e30:	cmp	w0, #0x0
     e34:	b.eq	e40 <_ZN3GTM10gtm_thread9trycommitEv+0x9c>  // b.none
     e38:	mov	w0, #0x1                   	// #1
     e3c:	b	1058 <_ZN3GTM10gtm_thread9trycommitEv+0x2b4>
     e40:	ldr	x0, [sp, #40]
     e44:	ldr	w0, [x0, #284]
     e48:	cmp	w0, #0x0
     e4c:	b.eq	e8c <_ZN3GTM10gtm_thread9trycommitEv+0xe8>  // b.none
     e50:	ldr	x0, [sp, #40]
     e54:	add	x0, x0, #0x150
     e58:	bl	0 <_ZN3GTML9cpu_relaxEv>
     e5c:	str	x0, [sp, #104]
     e60:	ldr	x0, [sp, #104]
     e64:	add	x0, x0, #0xb0
     e68:	mov	x2, x0
     e6c:	mov	w1, #0x0                   	// #0
     e70:	ldr	x0, [sp, #40]
     e74:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
     e78:	ldr	x1, [sp, #40]
     e7c:	ldr	x0, [sp, #104]
     e80:	bl	8f4 <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>
     e84:	mov	w0, #0x1                   	// #1
     e88:	b	1058 <_ZN3GTM10gtm_thread9trycommitEv+0x2b4>
     e8c:	str	xzr, [sp, #48]
     e90:	bl	4c <_ZN3GTML8abi_dispEv>
     e94:	ldr	x1, [x0]
     e98:	add	x1, x1, #0x8
     e9c:	ldr	x2, [x1]
     ea0:	add	x1, sp, #0x30
     ea4:	blr	x2
     ea8:	and	w0, w0, #0xff
     eac:	cmp	w0, #0x0
     eb0:	b.eq	1054 <_ZN3GTM10gtm_thread9trycommitEv+0x2b0>  // b.none
     eb4:	strb	wzr, [sp, #127]
     eb8:	ldr	x0, [sp, #40]
     ebc:	ldr	w0, [x0, #288]
     ec0:	and	w0, w0, #0x1
     ec4:	cmp	w0, #0x0
     ec8:	b.eq	ee0 <_ZN3GTM10gtm_thread9trycommitEv+0x13c>  // b.none
     ecc:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     ed0:	add	x0, x0, #0x0
     ed4:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
     ed8:	str	xzr, [sp, #48]
     edc:	b	f4c <_ZN3GTM10gtm_thread9trycommitEv+0x1a8>
     ee0:	ldr	x0, [sp, #48]
     ee4:	cmp	x0, #0x0
     ee8:	b.eq	f3c <_ZN3GTM10gtm_thread9trycommitEv+0x198>  // b.none
     eec:	mov	w0, #0x1                   	// #1
     ef0:	strb	w0, [sp, #127]
     ef4:	ldr	x0, [sp, #40]
     ef8:	add	x19, x0, #0x208
     efc:	add	x0, sp, #0x38
     f00:	mov	x1, #0x0                   	// #0
     f04:	bl	0 <_ZN3GTML9cpu_relaxEv>
     f08:	add	x0, sp, #0x38
     f0c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     f10:	mov	x1, x0
     f14:	mov	x0, #0xfffffffffffffffe    	// #-2
     f18:	sub	x0, x0, x1
     f1c:	str	x19, [sp, #96]
     f20:	str	x0, [sp, #88]
     f24:	mov	w0, #0x3                   	// #3
     f28:	str	w0, [sp, #84]
     f2c:	ldr	x0, [sp, #96]
     f30:	ldr	x1, [sp, #88]
     f34:	stlr	x1, [x0]
     f38:	b	f4c <_ZN3GTM10gtm_thread9trycommitEv+0x1a8>
     f3c:	ldr	x1, [sp, #40]
     f40:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     f44:	add	x0, x0, #0x0
     f48:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
     f4c:	ldr	x0, [sp, #40]
     f50:	str	wzr, [x0, #288]
     f54:	ldr	x0, [sp, #40]
     f58:	add	x0, x0, #0xa8
     f5c:	bl	0 <_ZN3GTML9cpu_relaxEv>
     f60:	ldr	x0, [sp, #40]
     f64:	str	wzr, [x0, #304]
     f68:	ldr	x0, [sp, #40]
     f6c:	str	wzr, [x0, #400]
     f70:	ldr	x0, [sp, #48]
     f74:	cmp	x0, #0x0
     f78:	b.eq	1018 <_ZN3GTM10gtm_thread9trycommitEv+0x274>  // b.none
     f7c:	ldrb	w0, [sp, #127]
     f80:	cmp	w0, #0x0
     f84:	b.eq	f98 <_ZN3GTM10gtm_thread9trycommitEv+0x1f4>  // b.none
     f88:	mov	w0, #0x5                   	// #5
     f8c:	str	w0, [sp, #80]
     f90:	dmb	ish
     f94:	nop
     f98:	adrp	x0, 10 <_ZN3GTML7gtm_thrEv+0x8>
     f9c:	add	x0, x0, #0x0
     fa0:	ldr	x0, [x0]
     fa4:	str	x0, [sp, #112]
     fa8:	ldr	x0, [sp, #112]
     fac:	cmp	x0, #0x0
     fb0:	b.eq	1018 <_ZN3GTM10gtm_thread9trycommitEv+0x274>  // b.none
     fb4:	ldr	x1, [sp, #112]
     fb8:	ldr	x0, [sp, #40]
     fbc:	cmp	x1, x0
     fc0:	b.eq	1004 <_ZN3GTM10gtm_thread9trycommitEv+0x260>  // b.none
     fc4:	ldr	x0, [sp, #112]
     fc8:	add	x0, x0, #0x208
     fcc:	str	x0, [sp, #72]
     fd0:	mov	w0, #0x2                   	// #2
     fd4:	str	w0, [sp, #68]
     fd8:	ldr	x0, [sp, #72]
     fdc:	ldar	x1, [x0]
     fe0:	nop
     fe4:	ldr	x0, [sp, #48]
     fe8:	cmp	x1, x0
     fec:	cset	w0, cc  // cc = lo, ul, last
     ff0:	and	w0, w0, #0xff
     ff4:	cmp	w0, #0x0
     ff8:	b.eq	1008 <_ZN3GTM10gtm_thread9trycommitEv+0x264>  // b.none
     ffc:	bl	0 <_ZN3GTML9cpu_relaxEv>
    1000:	b	fc4 <_ZN3GTM10gtm_thread9trycommitEv+0x220>
    1004:	nop
    1008:	ldr	x0, [sp, #112]
    100c:	ldr	x0, [x0, #512]
    1010:	str	x0, [sp, #112]
    1014:	b	fa8 <_ZN3GTM10gtm_thread9trycommitEv+0x204>
    1018:	ldrb	w0, [sp, #127]
    101c:	cmp	w0, #0x0
    1020:	b.eq	1034 <_ZN3GTM10gtm_thread9trycommitEv+0x290>  // b.none
    1024:	ldr	x1, [sp, #40]
    1028:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    102c:	add	x0, x0, #0x0
    1030:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
    1034:	ldr	x0, [sp, #40]
    1038:	bl	0 <_ZN3GTM10gtm_thread19commit_user_actionsEv>
    103c:	mov	x2, #0x0                   	// #0
    1040:	mov	w1, #0x0                   	// #0
    1044:	ldr	x0, [sp, #40]
    1048:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
    104c:	mov	w0, #0x1                   	// #1
    1050:	b	1058 <_ZN3GTM10gtm_thread9trycommitEv+0x2b4>
    1054:	mov	w0, #0x0                   	// #0
    1058:	ldp	x19, x20, [sp, #16]
    105c:	ldp	x29, x30, [sp], #128
    1060:	ret

0000000000001064 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>:
    1064:	stp	x29, x30, [sp, #-48]!
    1068:	mov	x29, sp
    106c:	str	x0, [sp, #24]
    1070:	str	w1, [sp, #20]
    1074:	strb	w2, [sp, #19]
    1078:	mov	w2, #0x0                   	// #0
    107c:	mov	x1, #0x0                   	// #0
    1080:	ldr	x0, [sp, #24]
    1084:	bl	968 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
    1088:	ldrb	w0, [sp, #19]
    108c:	cmp	w0, #0x0
    1090:	b.eq	10a4 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x40>  // b.none
    1094:	ldr	x1, [sp, #24]
    1098:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    109c:	add	x0, x0, #0x0
    10a0:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
    10a4:	ldr	w1, [sp, #20]
    10a8:	ldr	x0, [sp, #24]
    10ac:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
    10b0:	bl	4c <_ZN3GTML8abi_dispEv>
    10b4:	str	x0, [sp, #40]
    10b8:	ldr	x0, [sp, #40]
    10bc:	ldr	x0, [x0]
    10c0:	ldr	x1, [x0]
    10c4:	ldr	x0, [sp, #40]
    10c8:	blr	x1
    10cc:	str	w0, [sp, #36]
    10d0:	ldr	w0, [sp, #36]
    10d4:	cmp	w0, #0xa
    10d8:	cset	w0, ne  // ne = any
    10dc:	and	w0, w0, #0xff
    10e0:	cmp	w0, #0x0
    10e4:	b.eq	1100 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x9c>  // b.none
    10e8:	ldr	w1, [sp, #36]
    10ec:	ldr	x0, [sp, #24]
    10f0:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
    10f4:	bl	4c <_ZN3GTML8abi_dispEv>
    10f8:	str	x0, [sp, #40]
    10fc:	b	10b8 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x54>
    1100:	ldr	x0, [sp, #24]
    1104:	ldr	w0, [x0, #280]
    1108:	ldr	x1, [sp, #40]
    110c:	bl	470 <_ZL16choose_code_pathjPN3GTM12abi_dispatchE>
    1110:	orr	w3, w0, #0x8
    1114:	ldr	x1, [sp, #24]
    1118:	ldr	x0, [sp, #24]
    111c:	ldr	w0, [x0, #280]
    1120:	mov	w2, w0
    1124:	mov	w0, w3
    1128:	bl	0 <GTM_longjmp>

000000000000112c <_ITM_commitTransaction>:
    112c:	stp	x29, x30, [sp, #-32]!
    1130:	mov	x29, sp
    1134:	bl	8 <_ZN3GTML7gtm_thrEv>
    1138:	str	x0, [sp, #24]
    113c:	ldr	x0, [sp, #24]
    1140:	bl	da4 <_ZN3GTM10gtm_thread9trycommitEv>
    1144:	and	w0, w0, #0xff
    1148:	eor	w0, w0, #0x1
    114c:	and	w0, w0, #0xff
    1150:	cmp	w0, #0x0
    1154:	b.eq	1168 <_ITM_commitTransaction+0x3c>  // b.none
    1158:	mov	w2, #0x0                   	// #0
    115c:	mov	w1, #0x5                   	// #5
    1160:	ldr	x0, [sp, #24]
    1164:	bl	1064 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1168:	nop
    116c:	ldp	x29, x30, [sp], #32
    1170:	ret

0000000000001174 <_ITM_commitTransactionEH>:
    1174:	stp	x29, x30, [sp, #-48]!
    1178:	mov	x29, sp
    117c:	str	x0, [sp, #24]
    1180:	bl	8 <_ZN3GTML7gtm_thrEv>
    1184:	str	x0, [sp, #40]
    1188:	ldr	x0, [sp, #40]
    118c:	bl	da4 <_ZN3GTM10gtm_thread9trycommitEv>
    1190:	and	w0, w0, #0xff
    1194:	eor	w0, w0, #0x1
    1198:	and	w0, w0, #0xff
    119c:	cmp	w0, #0x0
    11a0:	b.eq	11c0 <_ITM_commitTransactionEH+0x4c>  // b.none
    11a4:	ldr	x0, [sp, #40]
    11a8:	ldr	x1, [sp, #24]
    11ac:	str	x1, [x0, #328]
    11b0:	mov	w2, #0x0                   	// #0
    11b4:	mov	w1, #0x5                   	// #5
    11b8:	ldr	x0, [sp, #40]
    11bc:	bl	1064 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    11c0:	nop
    11c4:	ldp	x29, x30, [sp], #48
    11c8:	ret

00000000000011cc <_Z41__static_initialization_and_destruction_0ii>:
    11cc:	stp	x29, x30, [sp, #-32]!
    11d0:	mov	x29, sp
    11d4:	str	w0, [sp, #28]
    11d8:	str	w1, [sp, #24]
    11dc:	ldr	w0, [sp, #28]
    11e0:	cmp	w0, #0x1
    11e4:	b.ne	1204 <_Z41__static_initialization_and_destruction_0ii+0x38>  // b.any
    11e8:	ldr	w1, [sp, #24]
    11ec:	mov	w0, #0xffff                	// #65535
    11f0:	cmp	w1, w0
    11f4:	b.ne	1204 <_Z41__static_initialization_and_destruction_0ii+0x38>  // b.any
    11f8:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    11fc:	add	x0, x0, #0x0
    1200:	bl	0 <_ZN3GTML9cpu_relaxEv>
    1204:	nop
    1208:	ldp	x29, x30, [sp], #32
    120c:	ret

0000000000001210 <_GLOBAL__sub_I_gtm_serial_lock>:
    1210:	stp	x29, x30, [sp, #-16]!
    1214:	mov	x29, sp
    1218:	mov	w1, #0xffff                	// #65535
    121c:	mov	w0, #0x1                   	// #1
    1220:	bl	11cc <_Z41__static_initialization_and_destruction_0ii>
    1224:	ldp	x29, x30, [sp], #16
    1228:	ret

Disassembly of section .text._ZNSt6atomicIiEC2Ei:

0000000000000000 <_ZNSt6atomicIiEC1Ei>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNSt6atomicIiEC1Ei>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6atomicIjEC2Ej:

0000000000000000 <_ZNSt6atomicIjEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNSt6atomicIjEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6atomicImEC2Em:

0000000000000000 <_ZNSt6atomicImEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6atomicImEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN3GTM10gtm_rwlockC2Ev:

0000000000000000 <_ZN3GTM10gtm_rwlockC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x0                   	// #0
  14:	bl	0 <_ZN3GTM10gtm_rwlockC1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x4
  20:	mov	w1, #0x0                   	// #0
  24:	bl	0 <_ZN3GTM10gtm_rwlockC1Ev>
  28:	ldr	x0, [sp, #24]
  2c:	add	x0, x0, #0x8
  30:	mov	w1, #0x0                   	// #0
  34:	bl	0 <_ZN3GTM10gtm_rwlockC1Ev>
  38:	ldr	x0, [sp, #24]
  3c:	add	x0, x0, #0xc
  40:	mov	w1, #0x0                   	// #0
  44:	bl	0 <_ZN3GTM10gtm_rwlockC1Ev>
  48:	nop
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK3GTM12aa_node_base6is_nilEv:

0000000000000000 <_ZNK3GTM12aa_node_base6is_nilEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x1, [sp, #8]
   c:	adrp	x0, 0 <_ZN3GTM12aa_node_base5s_nilE>
  10:	add	x0, x0, #0x0
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN3GTM12aa_node_base4linkEb:

0000000000000000 <_ZN3GTM12aa_node_base4linkEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldrb	w1, [sp, #7]
  10:	ldr	x0, [sp, #8]
  14:	sxtw	x1, w1
  18:	ldr	x0, [x0, x1, lsl #3]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM12aa_node_basedlEPv:

0000000000000000 <_ZN3GTM12aa_node_basedlEPv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <free>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK3GTM12abi_dispatch27can_run_uninstrumented_codeEv:

0000000000000000 <_ZNK3GTM12abi_dispatch27can_run_uninstrumented_codeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #10]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM12abi_dispatch14closed_nestingEv:

0000000000000000 <_ZNK3GTM12abi_dispatch14closed_nestingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #11]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM11gtm_undolog6commitEv:

0000000000000000 <_ZN3GTM11gtm_undolog6commitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM11gtm_undolog6commitEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK3GTM11gtm_undolog4sizeEv:

0000000000000000 <_ZNK3GTM11gtm_undolog4sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK3GTM11gtm_undolog4sizeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN3GTM11gtm_undologD2Ev:

0000000000000000 <_ZN3GTM11gtm_undologD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM11gtm_undologD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN3GTM11gtm_undologC2Ev:

0000000000000000 <_ZN3GTM11gtm_undologC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	x1, #0x20                  	// #32
  14:	bl	0 <_ZN3GTM11gtm_undologC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEEC2Ev:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM11aa_tree_keyImEC2Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt13__atomic_baseIiEC2Ei:

0000000000000000 <_ZNSt13__atomic_baseIiEC1Ei>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt13__atomic_baseIjEC2Ej:

0000000000000000 <_ZNSt13__atomic_baseIjEC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt13__atomic_baseImEC2Em:

0000000000000000 <_ZNSt13__atomic_baseImEC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE5clearEv:

0000000000000000 <_ZN3GTM6vectorImLb1EE5clearEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0, #8]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK3GTM6vectorImLb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorImLb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EED2Ev:

0000000000000000 <_ZN3GTM6vectorImLb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	28 <_ZN3GTM6vectorImLb1EED1Ev+0x28>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #16]
  24:	bl	0 <free>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EED2Ev:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	28 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EED1Ev+0x28>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #16]
  24:	bl	0 <free>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEED2Ev:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EED2Ev:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	28 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EED1Ev+0x28>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #16]
  24:	bl	0 <free>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EED2Ev:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	28 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EED1Ev+0x28>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #16]
  24:	bl	0 <free>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EEC2Em:

0000000000000000 <_ZN3GTM6vectorImLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.eq	58 <_ZN3GTM6vectorImLb1EEC1Em+0x58>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	ldr	x0, [x0]
  3c:	lsl	x0, x0, #3
  40:	mov	w1, #0x1                   	// #1
  44:	bl	0 <_ZN3GTM7xmallocEmb>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0, #16]
  54:	b	60 <_ZN3GTM6vectorImLb1EEC1Em+0x60>
  58:	ldr	x0, [sp, #24]
  5c:	str	xzr, [x0, #16]
  60:	nop
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EEC2Em:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.eq	58 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EEC1Em+0x58>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	ldr	x0, [x0]
  3c:	lsl	x0, x0, #4
  40:	mov	w1, #0x1                   	// #1
  44:	bl	0 <_ZN3GTM7xmallocEmb>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0, #16]
  54:	b	60 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EEC1Em+0x60>
  58:	ldr	x0, [sp, #24]
  5c:	str	xzr, [x0, #16]
  60:	nop
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EEC2Em:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.eq	58 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EEC1Em+0x58>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	ldr	x0, [x0]
  3c:	lsl	x0, x0, #5
  40:	mov	w1, #0x1                   	// #1
  44:	bl	0 <_ZN3GTM7xmallocEmb>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0, #16]
  54:	b	60 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EEC1Em+0x60>
  58:	ldr	x0, [sp, #24]
  5c:	str	xzr, [x0, #16]
  60:	nop
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EEC2Em:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.eq	6c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EEC1Em+0x6c>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	ldr	x1, [x0]
  3c:	mov	x0, x1
  40:	lsl	x0, x0, #3
  44:	sub	x0, x0, x1
  48:	lsl	x0, x0, #2
  4c:	add	x0, x0, x1
  50:	lsl	x0, x0, #3
  54:	mov	w1, #0x1                   	// #1
  58:	bl	0 <_ZN3GTM7xmallocEmb>
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #24]
  64:	str	x1, [x0, #16]
  68:	b	74 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EEC1Em+0x74>
  6c:	ldr	x0, [sp, #24]
  70:	str	xzr, [x0, #16]
  74:	nop
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE4pushEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE4pushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #8]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	and	x0, x0, #0xff
  2c:	cmp	x0, #0x0
  30:	b.eq	3c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE4pushEv+0x3c>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE4pushEv>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x2, [x0, #16]
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [x0, #8]
  4c:	add	x3, x1, #0x1
  50:	ldr	x0, [sp, #24]
  54:	str	x3, [x0, #8]
  58:	mov	x0, x1
  5c:	lsl	x0, x0, #3
  60:	sub	x0, x0, x1
  64:	lsl	x0, x0, #2
  68:	add	x0, x0, x1
  6c:	lsl	x0, x0, #3
  70:	add	x0, x2, x0
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEEnwEmPS2_:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEEnwEmPS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_18gtm_transaction_cpELb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorINS_18gtm_transaction_cpELb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EEixEm:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x2, [x0, #16]
  14:	ldr	x1, [sp]
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #3
  20:	sub	x0, x0, x1
  24:	lsl	x0, x0, #2
  28:	add	x0, x0, x1
  2c:	lsl	x0, x0, #3
  30:	add	x0, x2, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE5clearEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE5clearEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0, #8]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE3popEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE3popEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	cset	w0, ne  // ne = any
  24:	and	w0, w0, #0xff
  28:	and	x0, x0, #0xff
  2c:	cmp	x0, #0x0
  30:	b.eq	78 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE3popEv+0x78>  // b.none
  34:	ldr	x0, [sp, #8]
  38:	ldr	x0, [x0, #8]
  3c:	sub	x1, x0, #0x1
  40:	ldr	x0, [sp, #8]
  44:	str	x1, [x0, #8]
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x2, [x0, #16]
  50:	ldr	x0, [sp, #8]
  54:	ldr	x1, [x0, #8]
  58:	mov	x0, x1
  5c:	lsl	x0, x0, #3
  60:	sub	x0, x0, x1
  64:	lsl	x0, x0, #2
  68:	add	x0, x0, x1
  6c:	lsl	x0, x0, #3
  70:	add	x0, x2, x0
  74:	b	7c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE3popEv+0x7c>
  78:	mov	x0, #0x0                   	// #0
  7c:	add	sp, sp, #0x10
  80:	ret

Disassembly of section .text._ZNKSt13__atomic_baseImEcvmEv:

0000000000000000 <_ZNKSt13__atomic_baseImEcvmEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	x0, [sp, #24]
  10:	mov	w0, #0x5                   	// #5
  14:	str	w0, [sp, #20]
  18:	ldr	x0, [sp, #24]
  1c:	ldar	x0, [x0]
  20:	nop
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.eq	34 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv+0x34>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	str	xzr, [x0]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5clearEv>
  34:	nop
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x1, #0x1                   	// #1
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	54 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x54>  // b.any
  20:	mov	w1, #0x0                   	// #0
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  2c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  30:	mov	w1, #0x1                   	// #1
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  3c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  40:	ldr	x0, [sp, #24]
  44:	cmp	x0, #0x0
  48:	b.eq	58 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x58>  // b.none
  4c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  50:	b	58 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x58>
  54:	nop
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x1, [x0]
  a0:	mov	x0, x1
  a4:	lsl	x0, x0, #3
  a8:	sub	x0, x0, x1
  ac:	lsl	x0, x0, #2
  b0:	add	x0, x0, x1
  b4:	lsl	x0, x0, #3
  b8:	mov	w2, #0x1                   	// #1
  bc:	mov	x1, x0
  c0:	mov	x0, x3
  c4:	bl	0 <_ZN3GTM8xreallocEPvmb>
  c8:	mov	x1, x0
  cc:	ldr	x0, [sp, #24]
  d0:	str	x1, [x0, #16]
  d4:	nop
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEE4linkEb:

0000000000000000 <_ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEE4linkEb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN3GTM7aa_nodeImNS_16gtm_alloc_actionEE4linkEb>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM11aa_node_keyImE4linkEb:

0000000000000000 <_ZN3GTM11aa_node_keyImE4linkEb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN3GTM11aa_node_keyImE4linkEb>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

clone.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <_ZL10find_clonePv>:
  18:	sub	sp, sp, #0x40
  1c:	str	x0, [sp, #8]
  20:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
  24:	add	x0, x0, #0x0
  28:	ldr	x0, [x0]
  2c:	str	x0, [sp, #56]
  30:	ldr	x0, [sp, #56]
  34:	cmp	x0, #0x0
  38:	b.eq	140 <_ZL10find_clonePv+0x128>  // b.none
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0]
  44:	str	x0, [sp, #32]
  48:	str	xzr, [sp, #48]
  4c:	ldr	x0, [sp, #56]
  50:	ldr	x0, [x0, #8]
  54:	str	x0, [sp, #40]
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x0, [x0]
  60:	ldr	x1, [sp, #8]
  64:	cmp	x1, x0
  68:	b.cc	128 <_ZL10find_clonePv+0x110>  // b.lo, b.ul, b.last
  6c:	ldr	x0, [sp, #40]
  70:	lsl	x0, x0, #4
  74:	sub	x0, x0, #0x10
  78:	ldr	x1, [sp, #32]
  7c:	add	x0, x1, x0
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #8]
  88:	cmp	x1, x0
  8c:	b.hi	128 <_ZL10find_clonePv+0x110>  // b.pmore
  90:	ldr	x1, [sp, #48]
  94:	ldr	x0, [sp, #40]
  98:	cmp	x1, x0
  9c:	b.cs	13c <_ZL10find_clonePv+0x124>  // b.hs, b.nlast
  a0:	ldr	x1, [sp, #48]
  a4:	ldr	x0, [sp, #40]
  a8:	add	x0, x1, x0
  ac:	lsr	x0, x0, #1
  b0:	str	x0, [sp, #24]
  b4:	ldr	x0, [sp, #24]
  b8:	lsl	x0, x0, #4
  bc:	ldr	x1, [sp, #32]
  c0:	add	x0, x1, x0
  c4:	ldr	x0, [x0]
  c8:	ldr	x1, [sp, #8]
  cc:	cmp	x1, x0
  d0:	b.cs	e0 <_ZL10find_clonePv+0xc8>  // b.hs, b.nlast
  d4:	ldr	x0, [sp, #24]
  d8:	str	x0, [sp, #40]
  dc:	b	90 <_ZL10find_clonePv+0x78>
  e0:	ldr	x0, [sp, #24]
  e4:	lsl	x0, x0, #4
  e8:	ldr	x1, [sp, #32]
  ec:	add	x0, x1, x0
  f0:	ldr	x0, [x0]
  f4:	ldr	x1, [sp, #8]
  f8:	cmp	x1, x0
  fc:	b.ls	110 <_ZL10find_clonePv+0xf8>  // b.plast
 100:	ldr	x0, [sp, #24]
 104:	add	x0, x0, #0x1
 108:	str	x0, [sp, #48]
 10c:	b	90 <_ZL10find_clonePv+0x78>
 110:	ldr	x0, [sp, #24]
 114:	lsl	x0, x0, #4
 118:	ldr	x1, [sp, #32]
 11c:	add	x0, x1, x0
 120:	ldr	x0, [x0, #8]
 124:	b	144 <_ZL10find_clonePv+0x12c>
 128:	nop
 12c:	ldr	x0, [sp, #56]
 130:	ldr	x0, [x0, #16]
 134:	str	x0, [sp, #56]
 138:	b	30 <_ZL10find_clonePv+0x18>
 13c:	nop
 140:	mov	x0, #0x0                   	// #0
 144:	add	sp, sp, #0x40
 148:	ret

000000000000014c <_ITM_getTMCloneOrIrrevocable>:
 14c:	stp	x29, x30, [sp, #-48]!
 150:	mov	x29, sp
 154:	str	x0, [sp, #24]
 158:	ldr	x0, [sp, #24]
 15c:	bl	18 <_ZL10find_clonePv>
 160:	str	x0, [sp, #40]
 164:	ldr	x0, [sp, #40]
 168:	cmp	x0, #0x0
 16c:	b.eq	178 <_ITM_getTMCloneOrIrrevocable+0x2c>  // b.none
 170:	ldr	x0, [sp, #40]
 174:	b	184 <_ITM_getTMCloneOrIrrevocable+0x38>
 178:	bl	0 <_ZN3GTML7gtm_thrEv>
 17c:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
 180:	ldr	x0, [sp, #24]
 184:	ldp	x29, x30, [sp], #48
 188:	ret

000000000000018c <_ITM_getTMCloneSafe>:
 18c:	stp	x29, x30, [sp, #-48]!
 190:	mov	x29, sp
 194:	str	x0, [sp, #24]
 198:	ldr	x0, [sp, #24]
 19c:	bl	18 <_ZL10find_clonePv>
 1a0:	str	x0, [sp, #40]
 1a4:	ldr	x0, [sp, #40]
 1a8:	cmp	x0, #0x0
 1ac:	b.ne	1b4 <_ITM_getTMCloneSafe+0x28>  // b.any
 1b0:	bl	0 <abort>
 1b4:	ldr	x0, [sp, #40]
 1b8:	ldp	x29, x30, [sp], #48
 1bc:	ret

00000000000001c0 <_ZL19clone_entry_comparePKvS0_>:
 1c0:	sub	sp, sp, #0x20
 1c4:	str	x0, [sp, #8]
 1c8:	str	x1, [sp]
 1cc:	ldr	x0, [sp, #8]
 1d0:	str	x0, [sp, #24]
 1d4:	ldr	x0, [sp]
 1d8:	str	x0, [sp, #16]
 1dc:	ldr	x0, [sp, #24]
 1e0:	ldr	x1, [x0]
 1e4:	ldr	x0, [sp, #16]
 1e8:	ldr	x0, [x0]
 1ec:	cmp	x1, x0
 1f0:	b.cs	1fc <_ZL19clone_entry_comparePKvS0_+0x3c>  // b.hs, b.nlast
 1f4:	mov	w0, #0xffffffff            	// #-1
 1f8:	b	220 <_ZL19clone_entry_comparePKvS0_+0x60>
 1fc:	ldr	x0, [sp, #24]
 200:	ldr	x1, [x0]
 204:	ldr	x0, [sp, #16]
 208:	ldr	x0, [x0]
 20c:	cmp	x1, x0
 210:	b.ls	21c <_ZL19clone_entry_comparePKvS0_+0x5c>  // b.plast
 214:	mov	w0, #0x1                   	// #1
 218:	b	220 <_ZL19clone_entry_comparePKvS0_+0x60>
 21c:	mov	w0, #0x0                   	// #0
 220:	add	sp, sp, #0x20
 224:	ret

0000000000000228 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev>:
 228:	stp	x29, x30, [sp, #-48]!
 22c:	mov	x29, sp
 230:	str	x0, [sp, #24]
 234:	bl	0 <_ZN3GTML7gtm_thrEv>
 238:	str	x0, [sp, #40]
 23c:	ldr	x0, [sp, #40]
 240:	cmp	x0, #0x0
 244:	b.eq	25c <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev+0x34>  // b.none
 248:	ldr	x0, [sp, #40]
 24c:	ldr	w0, [x0, #288]
 250:	and	w0, w0, #0x1
 254:	cmp	w0, #0x0
 258:	b.ne	264 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev+0x3c>  // b.any
 25c:	mov	w1, #0x1                   	// #1
 260:	b	268 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev+0x40>
 264:	mov	w1, #0x0                   	// #0
 268:	ldr	x0, [sp, #24]
 26c:	strb	w1, [x0]
 270:	ldr	x0, [sp, #24]
 274:	ldrb	w0, [x0]
 278:	cmp	w0, #0x0
 27c:	b.eq	28c <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev+0x64>  // b.none
 280:	adrp	x0, 0 <gtm_serial_lock>
 284:	add	x0, x0, #0x0
 288:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 28c:	nop
 290:	ldp	x29, x30, [sp], #48
 294:	ret

0000000000000298 <_ZN12_GLOBAL__N_118ExcludeTransactionD1Ev>:
 298:	stp	x29, x30, [sp, #-32]!
 29c:	mov	x29, sp
 2a0:	str	x0, [sp, #24]
 2a4:	ldr	x0, [sp, #24]
 2a8:	ldrb	w0, [x0]
 2ac:	cmp	w0, #0x0
 2b0:	b.eq	2c0 <_ZN12_GLOBAL__N_118ExcludeTransactionD1Ev+0x28>  // b.none
 2b4:	adrp	x0, 0 <gtm_serial_lock>
 2b8:	add	x0, x0, #0x0
 2bc:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 2c0:	nop
 2c4:	ldp	x29, x30, [sp], #32
 2c8:	ret

00000000000002cc <_ITM_registerTMCloneTable>:
 2cc:	stp	x29, x30, [sp, #-64]!
 2d0:	mov	x29, sp
 2d4:	str	x0, [sp, #24]
 2d8:	str	x1, [sp, #16]
 2dc:	ldr	x0, [sp, #24]
 2e0:	str	x0, [sp, #56]
 2e4:	mov	w1, #0x0                   	// #0
 2e8:	mov	x0, #0x18                  	// #24
 2ec:	bl	0 <_ZN3GTM7xmallocEmb>
 2f0:	str	x0, [sp, #48]
 2f4:	ldr	x0, [sp, #48]
 2f8:	ldr	x1, [sp, #56]
 2fc:	str	x1, [x0]
 300:	ldr	x0, [sp, #48]
 304:	ldr	x1, [sp, #16]
 308:	str	x1, [x0, #8]
 30c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 310:	add	x3, x0, #0x0
 314:	mov	x2, #0x10                  	// #16
 318:	ldr	x1, [sp, #16]
 31c:	ldr	x0, [sp, #56]
 320:	bl	0 <qsort>
 324:	add	x0, sp, #0x28
 328:	bl	228 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev>
 32c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 330:	add	x0, x0, #0x0
 334:	ldr	x1, [x0]
 338:	ldr	x0, [sp, #48]
 33c:	str	x1, [x0, #16]
 340:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 344:	add	x0, x0, #0x0
 348:	ldr	x1, [sp, #48]
 34c:	str	x1, [x0]
 350:	add	x0, sp, #0x28
 354:	bl	298 <_ZN12_GLOBAL__N_118ExcludeTransactionD1Ev>
 358:	nop
 35c:	ldp	x29, x30, [sp], #64
 360:	ret

0000000000000364 <_ITM_deregisterTMCloneTable>:
 364:	stp	x29, x30, [sp, #-64]!
 368:	mov	x29, sp
 36c:	str	x0, [sp, #24]
 370:	ldr	x0, [sp, #24]
 374:	str	x0, [sp, #48]
 378:	add	x0, sp, #0x20
 37c:	bl	228 <_ZN12_GLOBAL__N_118ExcludeTransactionC1Ev>
 380:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 384:	add	x0, x0, #0x0
 388:	str	x0, [sp, #56]
 38c:	ldr	x0, [sp, #56]
 390:	ldr	x0, [x0]
 394:	str	x0, [sp, #40]
 398:	ldr	x0, [sp, #40]
 39c:	ldr	x0, [x0]
 3a0:	ldr	x1, [sp, #48]
 3a4:	cmp	x1, x0
 3a8:	cset	w0, ne  // ne = any
 3ac:	and	w0, w0, #0xff
 3b0:	cmp	w0, #0x0
 3b4:	b.eq	3cc <_ITM_deregisterTMCloneTable+0x68>  // b.none
 3b8:	nop
 3bc:	ldr	x0, [sp, #40]
 3c0:	add	x0, x0, #0x10
 3c4:	str	x0, [sp, #56]
 3c8:	b	38c <_ITM_deregisterTMCloneTable+0x28>
 3cc:	ldr	x0, [sp, #40]
 3d0:	ldr	x1, [x0, #16]
 3d4:	ldr	x0, [sp, #56]
 3d8:	str	x1, [x0]
 3dc:	add	x0, sp, #0x20
 3e0:	bl	298 <_ZN12_GLOBAL__N_118ExcludeTransactionD1Ev>
 3e4:	ldr	x0, [sp, #40]
 3e8:	bl	0 <free>
 3ec:	nop
 3f0:	ldp	x29, x30, [sp], #64
 3f4:	ret

eh_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <_ZL18free_any_exceptionPv>:
  18:	stp	x29, x30, [sp, #-32]!
  1c:	mov	x29, sp
  20:	str	x0, [sp, #24]
  24:	mov	w2, #0x0                   	// #0
  28:	ldr	x1, [sp, #24]
  2c:	mov	x0, #0x0                   	// #0
  30:	bl	0 <__cxa_tm_cleanup>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

0000000000000040 <_ITM_cxa_allocate_exception>:
  40:	stp	x29, x30, [sp, #-48]!
  44:	mov	x29, sp
  48:	str	x0, [sp, #24]
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <__cxa_allocate_exception>
  54:	str	x0, [sp, #40]
  58:	bl	0 <_ZN3GTML7gtm_thrEv>
  5c:	mov	x3, x0
  60:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
  64:	add	x2, x0, #0x0
  68:	ldr	x1, [sp, #40]
  6c:	mov	x0, x3
  70:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  74:	ldr	x0, [sp, #40]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

0000000000000080 <_ITM_cxa_free_exception>:
  80:	stp	x29, x30, [sp, #-32]!
  84:	mov	x29, sp
  88:	str	x0, [sp, #24]
  8c:	bl	0 <_ZN3GTML7gtm_thrEv>
  90:	mov	x3, x0
  94:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
  98:	add	x2, x0, #0x0
  9c:	ldr	x1, [sp, #24]
  a0:	mov	x0, x3
  a4:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
  a8:	nop
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

00000000000000b4 <_ITM_cxa_throw>:
  b4:	stp	x29, x30, [sp, #-48]!
  b8:	mov	x29, sp
  bc:	str	x0, [sp, #40]
  c0:	str	x1, [sp, #32]
  c4:	str	x2, [sp, #24]
  c8:	ldr	x2, [sp, #24]
  cc:	ldr	x1, [sp, #32]
  d0:	ldr	x0, [sp, #40]
  d4:	bl	0 <__cxa_throw>
  d8:	nop
  dc:	ldp	x29, x30, [sp], #48
  e0:	ret

00000000000000e4 <_ITM_cxa_begin_catch>:
  e4:	stp	x29, x30, [sp, #-48]!
  e8:	mov	x29, sp
  ec:	str	x0, [sp, #24]
  f0:	bl	0 <_ZN3GTML7gtm_thrEv>
  f4:	str	x0, [sp, #40]
  f8:	ldr	x1, [sp, #24]
  fc:	ldr	x0, [sp, #40]
 100:	bl	0 <_ZN3GTML7gtm_thrEv>
 104:	ldr	x0, [sp, #40]
 108:	ldr	w0, [x0, #304]
 10c:	add	w1, w0, #0x1
 110:	ldr	x0, [sp, #40]
 114:	str	w1, [x0, #304]
 118:	ldr	x0, [sp, #24]
 11c:	bl	0 <__cxa_begin_catch>
 120:	ldp	x29, x30, [sp], #48
 124:	ret

0000000000000128 <_ITM_cxa_end_catch>:
 128:	stp	x29, x30, [sp, #-16]!
 12c:	mov	x29, sp
 130:	bl	0 <_ZN3GTML7gtm_thrEv>
 134:	ldr	w1, [x0, #304]
 138:	sub	w1, w1, #0x1
 13c:	str	w1, [x0, #304]
 140:	bl	0 <__cxa_end_catch>
 144:	nop
 148:	ldp	x29, x30, [sp], #16
 14c:	ret

0000000000000150 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>:
 150:	stp	x29, x30, [sp, #-32]!
 154:	mov	x29, sp
 158:	str	x0, [sp, #24]
 15c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 160:	add	x0, x0, #0x0
 164:	ldr	x0, [x0]
 168:	cmp	x0, #0x0
 16c:	b.eq	184 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x34>  // b.none
 170:	bl	0 <__cxa_get_globals>
 174:	cmp	x0, #0x0
 178:	b.eq	184 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x34>  // b.none
 17c:	mov	w0, #0x1                   	// #1
 180:	b	188 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x38>
 184:	mov	w0, #0x0                   	// #0
 188:	cmp	w0, #0x0
 18c:	b.eq	1a4 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x54>  // b.none
 190:	bl	0 <__cxa_get_globals>
 194:	add	x1, x0, #0x8
 198:	ldr	x0, [sp, #24]
 19c:	str	x1, [x0, #312]
 1a0:	b	1ac <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x5c>
 1a4:	ldr	x0, [sp, #24]
 1a8:	str	xzr, [x0, #312]
 1ac:	nop
 1b0:	ldp	x29, x30, [sp], #32
 1b4:	ret

00000000000001b8 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>:
 1b8:	stp	x29, x30, [sp, #-48]!
 1bc:	mov	x29, sp
 1c0:	str	x0, [sp, #24]
 1c4:	str	x1, [sp, #16]
 1c8:	ldr	x0, [sp, #16]
 1cc:	cmp	x0, #0x0
 1d0:	b.eq	254 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x9c>  // b.none
 1d4:	ldr	x0, [sp, #24]
 1d8:	ldr	w1, [x0, #304]
 1dc:	ldr	x0, [sp, #16]
 1e0:	ldr	w0, [x0, #204]
 1e4:	cmp	w1, w0
 1e8:	b.cs	20c <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x54>  // b.hs, b.nlast
 1ec:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 1f0:	add	x3, x0, #0x0
 1f4:	mov	w2, #0xc2                  	// #194
 1f8:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 1fc:	add	x1, x0, #0x0
 200:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 204:	add	x0, x0, #0x0
 208:	bl	0 <__assert_fail>
 20c:	ldr	x0, [sp, #24]
 210:	ldr	w1, [x0, #304]
 214:	ldr	x0, [sp, #16]
 218:	ldr	w0, [x0, #204]
 21c:	sub	w0, w1, w0
 220:	str	w0, [sp, #44]
 224:	ldr	w0, [sp, #44]
 228:	cmp	w0, #0x0
 22c:	b.eq	284 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0xcc>  // b.none
 230:	ldr	w2, [sp, #44]
 234:	mov	x1, #0x0                   	// #0
 238:	mov	x0, #0x0                   	// #0
 23c:	bl	0 <__cxa_tm_cleanup>
 240:	ldr	x0, [sp, #16]
 244:	ldr	w1, [x0, #204]
 248:	ldr	x0, [sp, #24]
 24c:	str	w1, [x0, #304]
 250:	b	284 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0xcc>
 254:	ldr	x0, [sp, #24]
 258:	ldr	w0, [x0, #304]
 25c:	cmp	w0, #0x0
 260:	b.eq	284 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0xcc>  // b.none
 264:	ldr	x0, [sp, #24]
 268:	ldr	w0, [x0, #304]
 26c:	mov	w2, w0
 270:	mov	x1, #0x0                   	// #0
 274:	mov	x0, #0x0                   	// #0
 278:	bl	0 <__cxa_tm_cleanup>
 27c:	ldr	x0, [sp, #24]
 280:	str	wzr, [x0, #304]
 284:	ldr	x0, [sp, #24]
 288:	ldr	x0, [x0, #312]
 28c:	cmp	x0, #0x0
 290:	b.eq	2a8 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0xf0>  // b.none
 294:	ldr	x0, [sp, #24]
 298:	ldr	x0, [x0, #312]
 29c:	ldr	x1, [sp, #24]
 2a0:	ldr	w1, [x1, #320]
 2a4:	str	w1, [x0]
 2a8:	ldr	x0, [sp, #24]
 2ac:	str	xzr, [x0, #328]
 2b0:	nop
 2b4:	ldp	x29, x30, [sp], #48
 2b8:	ret

Disassembly of section .text._ZN3GTM12aa_node_basedlEPv:

0000000000000000 <_ZN3GTM12aa_node_basedlEPv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <free>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN3GTM10gtm_thread18discard_allocationEPKv:

0000000000000000 <_ZN3GTM10gtm_thread18discard_allocationEPKv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0xf0
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN3GTM10gtm_thread18discard_allocationEPKv>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5eraseEm:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5eraseEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #40]
  24:	cmp	x0, #0x0
  28:	b.eq	30 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5eraseEm+0x30>  // b.none
  2c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE5eraseEm>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

local.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <_ZN3GTML14mask_stack_topEPNS_10gtm_threadE>:
  18:	sub	sp, sp, #0x10
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldr	x0, [x0, #160]
  28:	add	sp, sp, #0x10
  2c:	ret

0000000000000030 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>:
  30:	stp	x29, x30, [sp, #-112]!
  34:	mov	x29, sp
  38:	str	x0, [sp, #40]
  3c:	str	x1, [sp, #32]
  40:	str	x2, [sp, #24]
  44:	ldr	x0, [sp, #40]
  48:	bl	0 <_ZN3GTML7gtm_thrEv>
  4c:	str	x0, [sp, #96]
  50:	ldr	x0, [sp, #32]
  54:	bl	18 <_ZN3GTML14mask_stack_topEPNS_10gtm_threadE>
  58:	str	x0, [sp, #88]
  5c:	ldr	x0, [sp, #32]
  60:	bl	0 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>
  64:	str	x0, [sp, #80]
  68:	ldr	x0, [sp, #96]
  6c:	cmp	x0, #0x0
  70:	b.eq	170 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x140>  // b.none
  74:	ldr	x0, [sp, #96]
  78:	str	x0, [sp, #104]
  7c:	ldr	x0, [sp, #104]
  80:	sub	x1, x0, #0x1
  84:	str	x1, [sp, #104]
  88:	ldr	x1, [sp, #24]
  8c:	cmp	x1, x0
  90:	cset	w0, cc  // cc = lo, ul, last
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x0
  9c:	b.eq	164 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x134>  // b.none
  a0:	ldr	x2, [sp, #40]
  a4:	ldr	x0, [sp, #104]
  a8:	sub	x1, x0, #0x1
  ac:	str	x1, [sp, #104]
  b0:	mov	x1, x0
  b4:	mov	x0, x2
  b8:	bl	0 <_ZN3GTML7gtm_thrEv>
  bc:	ldr	x0, [x0]
  c0:	str	x0, [sp, #72]
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [sp, #104]
  cc:	bl	0 <_ZN3GTML7gtm_thrEv>
  d0:	ldr	x0, [x0]
  d4:	str	x0, [sp, #64]
  d8:	ldr	x0, [sp, #64]
  dc:	add	x0, x0, #0x7
  e0:	lsr	x0, x0, #3
  e4:	str	x0, [sp, #56]
  e8:	ldr	x1, [sp, #104]
  ec:	ldr	x0, [sp, #56]
  f0:	sub	x0, x1, x0
  f4:	str	x0, [sp, #104]
  f8:	ldr	x1, [sp, #72]
  fc:	ldr	x0, [sp, #88]
 100:	cmp	x1, x0
 104:	b.hi	120 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0xf0>  // b.pmore
 108:	ldr	x1, [sp, #72]
 10c:	ldr	x0, [sp, #64]
 110:	add	x0, x1, x0
 114:	ldr	x1, [sp, #80]
 118:	cmp	x1, x0
 11c:	b.cc	128 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0xf8>  // b.lo, b.ul, b.last
 120:	mov	w0, #0x1                   	// #1
 124:	b	12c <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0xfc>
 128:	mov	w0, #0x0                   	// #0
 12c:	and	x0, x0, #0xff
 130:	cmp	x0, #0x0
 134:	b.eq	7c <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x4c>  // b.none
 138:	ldr	x0, [sp, #40]
 13c:	ldr	x1, [sp, #104]
 140:	bl	0 <_ZN3GTML7gtm_thrEv>
 144:	mov	x1, x0
 148:	ldr	x0, [sp, #72]
 14c:	mov	x3, x0
 150:	ldr	x0, [sp, #64]
 154:	mov	x2, x0
 158:	mov	x0, x3
 15c:	bl	0 <memcpy>
 160:	b	7c <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x4c>
 164:	ldr	x0, [sp, #40]
 168:	ldr	x1, [sp, #24]
 16c:	bl	0 <_ZN3GTML7gtm_thrEv>
 170:	nop
 174:	ldp	x29, x30, [sp], #112
 178:	ret

000000000000017c <GTM_LB>:
 17c:	stp	x29, x30, [sp, #-48]!
 180:	mov	x29, sp
 184:	str	x0, [sp, #24]
 188:	str	x1, [sp, #16]
 18c:	bl	0 <_ZN3GTML7gtm_thrEv>
 190:	str	x0, [sp, #40]
 194:	ldr	x0, [sp, #40]
 198:	add	x0, x0, #0xa8
 19c:	ldr	x2, [sp, #16]
 1a0:	ldr	x1, [sp, #24]
 1a4:	bl	0 <_ZN3GTML7gtm_thrEv>
 1a8:	nop
 1ac:	ldp	x29, x30, [sp], #48
 1b0:	ret

00000000000001b4 <_ITM_LB>:
 1b4:	stp	x29, x30, [sp, #-32]!
 1b8:	mov	x29, sp
 1bc:	str	x0, [sp, #24]
 1c0:	str	x1, [sp, #16]
 1c4:	ldr	x1, [sp, #16]
 1c8:	ldr	x0, [sp, #24]
 1cc:	bl	17c <GTM_LB>
 1d0:	nop
 1d4:	ldp	x29, x30, [sp], #32
 1d8:	ret

00000000000001dc <_ITM_LU1>:
 1dc:	stp	x29, x30, [sp, #-32]!
 1e0:	mov	x29, sp
 1e4:	str	x0, [sp, #24]
 1e8:	mov	x1, #0x1                   	// #1
 1ec:	ldr	x0, [sp, #24]
 1f0:	bl	17c <GTM_LB>
 1f4:	nop
 1f8:	ldp	x29, x30, [sp], #32
 1fc:	ret

0000000000000200 <_ITM_LU2>:
 200:	stp	x29, x30, [sp, #-32]!
 204:	mov	x29, sp
 208:	str	x0, [sp, #24]
 20c:	mov	x1, #0x2                   	// #2
 210:	ldr	x0, [sp, #24]
 214:	bl	17c <GTM_LB>
 218:	nop
 21c:	ldp	x29, x30, [sp], #32
 220:	ret

0000000000000224 <_ITM_LU4>:
 224:	stp	x29, x30, [sp, #-32]!
 228:	mov	x29, sp
 22c:	str	x0, [sp, #24]
 230:	mov	x1, #0x4                   	// #4
 234:	ldr	x0, [sp, #24]
 238:	bl	17c <GTM_LB>
 23c:	nop
 240:	ldp	x29, x30, [sp], #32
 244:	ret

0000000000000248 <_ITM_LU8>:
 248:	stp	x29, x30, [sp, #-32]!
 24c:	mov	x29, sp
 250:	str	x0, [sp, #24]
 254:	mov	x1, #0x8                   	// #8
 258:	ldr	x0, [sp, #24]
 25c:	bl	17c <GTM_LB>
 260:	nop
 264:	ldp	x29, x30, [sp], #32
 268:	ret

000000000000026c <_ITM_LF>:
 26c:	stp	x29, x30, [sp, #-32]!
 270:	mov	x29, sp
 274:	str	x0, [sp, #24]
 278:	mov	x1, #0x4                   	// #4
 27c:	ldr	x0, [sp, #24]
 280:	bl	17c <GTM_LB>
 284:	nop
 288:	ldp	x29, x30, [sp], #32
 28c:	ret

0000000000000290 <_ITM_LD>:
 290:	stp	x29, x30, [sp, #-32]!
 294:	mov	x29, sp
 298:	str	x0, [sp, #24]
 29c:	mov	x1, #0x8                   	// #8
 2a0:	ldr	x0, [sp, #24]
 2a4:	bl	17c <GTM_LB>
 2a8:	nop
 2ac:	ldp	x29, x30, [sp], #32
 2b0:	ret

00000000000002b4 <_ITM_LE>:
 2b4:	stp	x29, x30, [sp, #-32]!
 2b8:	mov	x29, sp
 2bc:	str	x0, [sp, #24]
 2c0:	mov	x1, #0x10                  	// #16
 2c4:	ldr	x0, [sp, #24]
 2c8:	bl	17c <GTM_LB>
 2cc:	nop
 2d0:	ldp	x29, x30, [sp], #32
 2d4:	ret

00000000000002d8 <_ITM_LCF>:
 2d8:	stp	x29, x30, [sp, #-32]!
 2dc:	mov	x29, sp
 2e0:	str	x0, [sp, #24]
 2e4:	mov	x1, #0x8                   	// #8
 2e8:	ldr	x0, [sp, #24]
 2ec:	bl	17c <GTM_LB>
 2f0:	nop
 2f4:	ldp	x29, x30, [sp], #32
 2f8:	ret

00000000000002fc <_ITM_LCD>:
 2fc:	stp	x29, x30, [sp, #-32]!
 300:	mov	x29, sp
 304:	str	x0, [sp, #24]
 308:	mov	x1, #0x10                  	// #16
 30c:	ldr	x0, [sp, #24]
 310:	bl	17c <GTM_LB>
 314:	nop
 318:	ldp	x29, x30, [sp], #32
 31c:	ret

0000000000000320 <_ITM_LCE>:
 320:	stp	x29, x30, [sp, #-32]!
 324:	mov	x29, sp
 328:	str	x0, [sp, #24]
 32c:	mov	x1, #0x20                  	// #32
 330:	ldr	x0, [sp, #24]
 334:	bl	17c <GTM_LB>
 338:	nop
 33c:	ldp	x29, x30, [sp], #32
 340:	ret

Disassembly of section .text._ZN3GTM11gtm_undolog3logEPKvm:

0000000000000000 <_ZN3GTM11gtm_undolog3logEPKvm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x7
  1c:	lsr	x0, x0, #3
  20:	str	x0, [sp, #56]
  24:	ldr	x2, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	add	x0, x0, #0x2
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZN3GTM11gtm_undolog3logEPKvm>
  3c:	str	x0, [sp, #48]
  40:	ldr	x2, [sp, #24]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x0, [sp, #48]
  4c:	bl	0 <memcpy>
  50:	ldr	x0, [sp, #56]
  54:	lsl	x0, x0, #3
  58:	ldr	x1, [sp, #48]
  5c:	add	x0, x1, x0
  60:	ldr	x1, [sp, #24]
  64:	str	x1, [x0]
  68:	ldr	x0, [sp, #56]
  6c:	add	x0, x0, #0x1
  70:	lsl	x0, x0, #3
  74:	ldr	x1, [sp, #48]
  78:	add	x0, x1, x0
  7c:	ldr	x1, [sp, #32]
  80:	str	x1, [x0]
  84:	nop
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE4pushEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE4pushEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #16]
  1c:	add	x1, x1, x0
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	cmp	x1, x0
  2c:	cset	w0, hi  // hi = pmore
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	b.eq	4c <_ZN3GTM6vectorImLb1EE4pushEm+0x4c>  // b.none
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN3GTM6vectorImLb1EE4pushEm>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x1, [x0, #16]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #8]
  5c:	lsl	x0, x0, #3
  60:	add	x0, x1, x0
  64:	str	x0, [sp, #40]
  68:	ldr	x0, [sp, #24]
  6c:	ldr	x1, [x0, #8]
  70:	ldr	x0, [sp, #16]
  74:	add	x1, x1, x0
  78:	ldr	x0, [sp, #24]
  7c:	str	x1, [x0, #8]
  80:	ldr	x0, [sp, #40]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZNK3GTM6vectorImLb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorImLb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EEixEm:

0000000000000000 <_ZN3GTM6vectorImLb1EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #3
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE8set_sizeEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE8set_sizeEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorImLb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0]
  a0:	lsl	x0, x0, #3
  a4:	mov	w2, #0x1                   	// #1
  a8:	mov	x1, x0
  ac:	mov	x0, x3
  b0:	bl	0 <_ZN3GTM8xreallocEPvmb>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #24]
  bc:	str	x1, [x0, #16]
  c0:	nop
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

query.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <_ITM_versionCompatible>:
  18:	sub	sp, sp, #0x10
  1c:	str	w0, [sp, #12]
  20:	ldr	w0, [sp, #12]
  24:	cmp	w0, #0x5a
  28:	cset	w0, eq  // eq = none
  2c:	and	w0, w0, #0xff
  30:	add	sp, sp, #0x10
  34:	ret

0000000000000038 <_ITM_libraryVersion>:
  38:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
  3c:	add	x0, x0, #0x0
  40:	ret

0000000000000044 <_ITM_inTransaction>:
  44:	stp	x29, x30, [sp, #-32]!
  48:	mov	x29, sp
  4c:	bl	0 <_ZN3GTML7gtm_thrEv>
  50:	str	x0, [sp, #24]
  54:	ldr	x0, [sp, #24]
  58:	cmp	x0, #0x0
  5c:	b.eq	94 <_ITM_inTransaction+0x50>  // b.none
  60:	ldr	x0, [sp, #24]
  64:	ldr	w0, [x0, #284]
  68:	cmp	w0, #0x0
  6c:	b.eq	94 <_ITM_inTransaction+0x50>  // b.none
  70:	ldr	x0, [sp, #24]
  74:	ldr	w0, [x0, #288]
  78:	and	w0, w0, #0x2
  7c:	cmp	w0, #0x0
  80:	b.eq	8c <_ITM_inTransaction+0x48>  // b.none
  84:	mov	w0, #0x2                   	// #2
  88:	b	98 <_ITM_inTransaction+0x54>
  8c:	mov	w0, #0x1                   	// #1
  90:	b	98 <_ITM_inTransaction+0x54>
  94:	mov	w0, #0x0                   	// #0
  98:	ldp	x29, x30, [sp], #32
  9c:	ret

00000000000000a0 <_ITM_getTransactionId>:
  a0:	stp	x29, x30, [sp, #-32]!
  a4:	mov	x29, sp
  a8:	bl	0 <_ZN3GTML7gtm_thrEv>
  ac:	str	x0, [sp, #24]
  b0:	ldr	x0, [sp, #24]
  b4:	cmp	x0, #0x0
  b8:	b.eq	d8 <_ITM_getTransactionId+0x38>  // b.none
  bc:	ldr	x0, [sp, #24]
  c0:	ldr	w0, [x0, #284]
  c4:	cmp	w0, #0x0
  c8:	b.eq	d8 <_ITM_getTransactionId+0x38>  // b.none
  cc:	ldr	x0, [sp, #24]
  d0:	ldr	x0, [x0, #272]
  d4:	b	dc <_ITM_getTransactionId+0x3c>
  d8:	mov	x0, #0x1                   	// #1
  dc:	ldp	x29, x30, [sp], #32
  e0:	ret

00000000000000e4 <_ITM_error>:
  e4:	stp	x29, x30, [sp, #-32]!
  e8:	mov	x29, sp
  ec:	str	x0, [sp, #24]
  f0:	str	w1, [sp, #20]
  f4:	bl	0 <abort>

retry.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML8abi_dispEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0, #8]
  14:	ret

0000000000000018 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>:
  18:	sub	sp, sp, #0x10
  1c:	str	x0, [sp, #8]
  20:	mrs	x1, tpidr_el0
  24:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  28:	ldr	x0, [x0]
  2c:	add	x0, x1, x0
  30:	ldr	x1, [sp, #8]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	add	sp, sp, #0x10
  40:	ret

0000000000000044 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>:
  44:	stp	x29, x30, [sp, #-96]!
  48:	mov	x29, sp
  4c:	str	x19, [sp, #16]
  50:	str	x0, [sp, #40]
  54:	str	w1, [sp, #36]
  58:	bl	0 <_ZN3GTML8abi_dispEv>
  5c:	str	x0, [sp, #80]
  60:	ldr	w3, [sp, #36]
  64:	ldr	x1, [sp, #40]
  68:	sxtw	x0, w3
  6c:	add	x0, x0, #0x58
  70:	lsl	x0, x0, #2
  74:	add	x0, x1, x0
  78:	ldr	w0, [x0, #8]
  7c:	add	w1, w0, #0x1
  80:	ldr	x2, [sp, #40]
  84:	sxtw	x0, w3
  88:	add	x0, x0, #0x58
  8c:	lsl	x0, x0, #2
  90:	add	x0, x2, x0
  94:	str	w1, [x0, #8]
  98:	ldr	x0, [sp, #40]
  9c:	ldr	w0, [x0, #400]
  a0:	add	w1, w0, #0x1
  a4:	ldr	x0, [sp, #40]
  a8:	str	w1, [x0, #400]
  ac:	ldr	w0, [sp, #36]
  b0:	cmp	w0, #0x9
  b4:	b.ne	194 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x150>  // b.any
  b8:	ldr	x0, [sp, #40]
  bc:	ldr	w0, [x0, #288]
  c0:	and	w0, w0, #0x1
  c4:	cmp	w0, #0x0
  c8:	b.ne	178 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x134>  // b.any
  cc:	ldr	x1, [sp, #40]
  d0:	adrp	x0, 0 <gtm_serial_lock>
  d4:	add	x0, x0, #0x0
  d8:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
  dc:	adrp	x0, 0 <gtm_serial_lock>
  e0:	add	x0, x0, #0x0
  e4:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
  e8:	ldr	x0, [sp, #80]
  ec:	bl	0 <_ZN3GTML8abi_dispEv>
  f0:	mov	x19, x0
  f4:	str	wzr, [sp, #76]
  f8:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
  fc:	add	x0, x0, #0x0
 100:	str	x0, [sp, #64]
 104:	ldr	w0, [sp, #76]
 108:	str	w0, [sp, #60]
 10c:	ldr	x0, [sp, #64]
 110:	ldar	x0, [x0]
 114:	nop
 118:	bl	0 <_ZN3GTML8abi_dispEv>
 11c:	cmp	x19, x0
 120:	cset	w0, eq  // eq = none
 124:	and	w0, w0, #0xff
 128:	cmp	w0, #0x0
 12c:	b.eq	148 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x104>  // b.none
 130:	ldr	x0, [sp, #80]
 134:	bl	0 <_ZN3GTML8abi_dispEv>
 138:	ldr	x1, [x0]
 13c:	add	x1, x1, #0x10
 140:	ldr	x1, [x1]
 144:	blr	x1
 148:	adrp	x0, 0 <gtm_serial_lock>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 154:	ldr	x0, [sp, #40]
 158:	ldr	w0, [x0, #280]
 15c:	mov	w1, w0
 160:	ldr	x0, [sp, #40]
 164:	bl	2b0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 168:	str	x0, [sp, #80]
 16c:	ldr	x0, [sp, #80]
 170:	bl	18 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
 174:	b	2a4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x260>
 178:	ldr	x0, [sp, #80]
 17c:	bl	0 <_ZN3GTML8abi_dispEv>
 180:	ldr	x1, [x0]
 184:	add	x1, x1, #0x10
 188:	ldr	x1, [x1]
 18c:	blr	x1
 190:	b	2a4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x260>
 194:	ldr	w0, [sp, #36]
 198:	cmp	w0, #0x6
 19c:	cset	w0, eq  // eq = none
 1a0:	strb	w0, [sp, #95]
 1a4:	ldrb	w0, [sp, #95]
 1a8:	cmp	w0, #0x0
 1ac:	b.ne	1c0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x17c>  // b.any
 1b0:	ldr	x0, [sp, #40]
 1b4:	ldr	w0, [x0, #400]
 1b8:	cmp	w0, #0x64
 1bc:	b.ls	1c8 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x184>  // b.plast
 1c0:	mov	w0, #0x1                   	// #1
 1c4:	b	1cc <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x188>
 1c8:	mov	w0, #0x0                   	// #0
 1cc:	strb	w0, [sp, #94]
 1d0:	ldr	w0, [sp, #36]
 1d4:	cmp	w0, #0x8
 1d8:	b.ne	1e4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x1a0>  // b.any
 1dc:	mov	w0, #0x1                   	// #1
 1e0:	strb	w0, [sp, #94]
 1e4:	ldrb	w0, [sp, #94]
 1e8:	cmp	w0, #0x0
 1ec:	b.eq	25c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x218>  // b.none
 1f0:	ldr	x0, [sp, #40]
 1f4:	ldr	w0, [x0, #288]
 1f8:	and	w0, w0, #0x1
 1fc:	cmp	w0, #0x0
 200:	b.ne	234 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x1f0>  // b.any
 204:	ldr	x0, [sp, #40]
 208:	ldr	w0, [x0, #288]
 20c:	orr	w1, w0, #0x1
 210:	ldr	x0, [sp, #40]
 214:	str	w1, [x0, #288]
 218:	ldr	x1, [sp, #40]
 21c:	adrp	x0, 0 <gtm_serial_lock>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 228:	adrp	x0, 0 <gtm_serial_lock>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 234:	ldr	x0, [sp, #40]
 238:	ldr	w0, [x0, #280]
 23c:	and	w0, w0, #0x8
 240:	cmp	w0, #0x0
 244:	b.eq	25c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x218>  // b.none
 248:	ldr	w0, [sp, #36]
 24c:	cmp	w0, #0x8
 250:	b.eq	25c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x218>  // b.none
 254:	mov	w0, #0x1                   	// #1
 258:	strb	w0, [sp, #95]
 25c:	ldrb	w0, [sp, #95]
 260:	cmp	w0, #0x0
 264:	b.eq	288 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x244>  // b.none
 268:	ldr	x0, [sp, #40]
 26c:	mov	w1, #0x3                   	// #3
 270:	str	w1, [x0, #288]
 274:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 278:	str	x0, [sp, #80]
 27c:	ldr	x0, [sp, #80]
 280:	bl	18 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
 284:	b	2a4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x260>
 288:	ldrb	w0, [sp, #94]
 28c:	cmp	w0, #0x0
 290:	b.eq	2a4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x260>  // b.none
 294:	bl	0 <_ZN3GTM15dispatch_serialEv>
 298:	str	x0, [sp, #80]
 29c:	ldr	x0, [sp, #80]
 2a0:	bl	18 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
 2a4:	ldr	x19, [sp, #16]
 2a8:	ldp	x29, x30, [sp], #96
 2ac:	ret

00000000000002b0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>:
 2b0:	stp	x29, x30, [sp, #-96]!
 2b4:	mov	x29, sp
 2b8:	str	x0, [sp, #24]
 2bc:	str	w1, [sp, #20]
 2c0:	ldr	w0, [sp, #20]
 2c4:	and	w0, w0, #0x40
 2c8:	cmp	w0, #0x0
 2cc:	b.ne	2e0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x30>  // b.any
 2d0:	ldr	w0, [sp, #20]
 2d4:	and	w0, w0, #0x1
 2d8:	cmp	w0, #0x0
 2dc:	b.ne	2ec <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x3c>  // b.any
 2e0:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 2e4:	str	x0, [sp, #88]
 2e8:	b	428 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x178>
 2ec:	str	wzr, [sp, #76]
 2f0:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 2f4:	add	x0, x0, #0x0
 2f8:	str	x0, [sp, #64]
 2fc:	ldr	w0, [sp, #76]
 300:	str	w0, [sp, #60]
 304:	ldr	x0, [sp, #64]
 308:	ldar	x0, [x0]
 30c:	nop
 310:	str	x0, [sp, #80]
 314:	ldr	x0, [sp, #80]
 318:	str	x0, [sp, #88]
 31c:	ldr	w0, [sp, #20]
 320:	and	w0, w0, #0x8
 324:	cmp	w0, #0x0
 328:	b.ne	370 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xc0>  // b.any
 32c:	ldr	x0, [sp, #88]
 330:	bl	0 <_ZN3GTML8abi_dispEv>
 334:	and	w0, w0, #0xff
 338:	eor	w0, w0, #0x1
 33c:	and	w0, w0, #0xff
 340:	cmp	w0, #0x0
 344:	b.eq	370 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xc0>  // b.none
 348:	ldr	x0, [sp, #88]
 34c:	ldr	x0, [x0]
 350:	add	x0, x0, #0x20
 354:	ldr	x1, [x0]
 358:	ldr	x0, [sp, #88]
 35c:	blr	x1
 360:	cmp	x0, #0x0
 364:	b.eq	370 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xc0>  // b.none
 368:	mov	w0, #0x1                   	// #1
 36c:	b	374 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xc4>
 370:	mov	w0, #0x0                   	// #0
 374:	cmp	w0, #0x0
 378:	b.eq	398 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xe8>  // b.none
 37c:	ldr	x0, [sp, #88]
 380:	ldr	x0, [x0]
 384:	add	x0, x0, #0x20
 388:	ldr	x1, [x0]
 38c:	ldr	x0, [sp, #88]
 390:	blr	x1
 394:	str	x0, [sp, #88]
 398:	ldr	x0, [sp, #88]
 39c:	bl	0 <_ZN3GTML8abi_dispEv>
 3a0:	and	w0, w0, #0x1
 3a4:	cmp	w0, #0x0
 3a8:	cset	w0, eq  // eq = none
 3ac:	and	w0, w0, #0xff
 3b0:	cmp	w0, #0x0
 3b4:	b.eq	428 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x178>  // b.none
 3b8:	ldr	x1, [sp, #24]
 3bc:	adrp	x0, 0 <gtm_serial_lock>
 3c0:	add	x0, x0, #0x0
 3c4:	bl	0 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>
 3c8:	str	wzr, [sp, #56]
 3cc:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 3d0:	add	x0, x0, #0x0
 3d4:	str	x0, [sp, #48]
 3d8:	ldr	w0, [sp, #56]
 3dc:	str	w0, [sp, #44]
 3e0:	ldr	x0, [sp, #48]
 3e4:	ldar	x0, [x0]
 3e8:	mov	x1, x0
 3ec:	nop
 3f0:	ldr	x0, [sp, #80]
 3f4:	cmp	x0, x1
 3f8:	cset	w0, eq  // eq = none
 3fc:	and	w0, w0, #0xff
 400:	cmp	w0, #0x0
 404:	b.eq	410 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x160>  // b.none
 408:	ldr	x0, [sp, #88]
 40c:	b	44c <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x19c>
 410:	ldr	x1, [sp, #24]
 414:	adrp	x0, 0 <gtm_serial_lock>
 418:	add	x0, x0, #0x0
 41c:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 420:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 424:	str	x0, [sp, #88]
 428:	adrp	x0, 0 <gtm_serial_lock>
 42c:	add	x0, x0, #0x0
 430:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 434:	ldr	x0, [sp, #88]
 438:	bl	0 <_ZN3GTML8abi_dispEv>
 43c:	mov	w1, w0
 440:	ldr	x0, [sp, #24]
 444:	str	w1, [x0, #288]
 448:	ldr	x0, [sp, #88]
 44c:	ldp	x29, x30, [sp], #96
 450:	ret

0000000000000454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>:
 454:	stp	x29, x30, [sp, #-128]!
 458:	mov	x29, sp
 45c:	str	x19, [sp, #16]
 460:	str	x0, [sp, #40]
 464:	str	x1, [sp, #32]
 468:	str	wzr, [sp, #116]
 46c:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 470:	add	x0, x0, #0x0
 474:	str	x0, [sp, #104]
 478:	ldr	w0, [sp, #116]
 47c:	str	w0, [sp, #100]
 480:	ldr	x0, [sp, #104]
 484:	ldar	x0, [x0]
 488:	nop
 48c:	str	x0, [sp, #120]
 490:	ldr	x1, [sp, #120]
 494:	ldr	x0, [sp, #32]
 498:	cmp	x1, x0
 49c:	b.eq	558 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x104>  // b.none
 4a0:	ldr	x0, [sp, #120]
 4a4:	cmp	x0, #0x0
 4a8:	b.eq	504 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0xb0>  // b.none
 4ac:	ldr	x0, [sp, #120]
 4b0:	bl	0 <_ZN3GTML8abi_dispEv>
 4b4:	mov	x19, x0
 4b8:	ldr	x0, [sp, #32]
 4bc:	bl	0 <_ZN3GTML8abi_dispEv>
 4c0:	cmp	x19, x0
 4c4:	cset	w0, ne  // ne = any
 4c8:	and	w0, w0, #0xff
 4cc:	cmp	w0, #0x0
 4d0:	b.eq	518 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0xc4>  // b.none
 4d4:	ldr	x0, [sp, #120]
 4d8:	bl	0 <_ZN3GTML8abi_dispEv>
 4dc:	ldr	x1, [x0]
 4e0:	add	x1, x1, #0x8
 4e4:	ldr	x1, [x1]
 4e8:	blr	x1
 4ec:	ldr	x0, [sp, #32]
 4f0:	bl	0 <_ZN3GTML8abi_dispEv>
 4f4:	ldr	x1, [x0]
 4f8:	ldr	x1, [x1]
 4fc:	blr	x1
 500:	b	518 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0xc4>
 504:	ldr	x0, [sp, #32]
 508:	bl	0 <_ZN3GTML8abi_dispEv>
 50c:	ldr	x1, [x0]
 510:	ldr	x1, [x1]
 514:	blr	x1
 518:	ldr	x0, [sp, #32]
 51c:	str	x0, [sp, #88]
 520:	str	wzr, [sp, #84]
 524:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 528:	add	x0, x0, #0x0
 52c:	str	x0, [sp, #72]
 530:	ldr	x0, [sp, #88]
 534:	str	x0, [sp, #64]
 538:	ldr	w0, [sp, #84]
 53c:	str	w0, [sp, #60]
 540:	ldr	x0, [sp, #72]
 544:	ldr	x1, [sp, #64]
 548:	stlr	x1, [x0]
 54c:	nop
 550:	nop
 554:	b	55c <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x108>
 558:	nop
 55c:	ldr	x19, [sp, #16]
 560:	ldp	x29, x30, [sp], #128
 564:	ret

0000000000000568 <_ZL20parse_default_methodv>:
 568:	stp	x29, x30, [sp, #-32]!
 56c:	mov	x29, sp
 570:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 574:	add	x0, x0, #0x0
 578:	bl	0 <getenv>
 57c:	str	x0, [sp, #24]
 580:	str	xzr, [sp, #16]
 584:	ldr	x0, [sp, #24]
 588:	cmp	x0, #0x0
 58c:	b.ne	598 <_ZL20parse_default_methodv+0x30>  // b.any
 590:	mov	x0, #0x0                   	// #0
 594:	b	748 <_ZL20parse_default_methodv+0x1e0>
 598:	ldr	x0, [sp, #24]
 59c:	ldrb	w0, [x0]
 5a0:	bl	0 <isspace>
 5a4:	cmp	w0, #0x0
 5a8:	b.eq	5bc <_ZL20parse_default_methodv+0x54>  // b.none
 5ac:	ldr	x0, [sp, #24]
 5b0:	add	x0, x0, #0x1
 5b4:	str	x0, [sp, #24]
 5b8:	b	598 <_ZL20parse_default_methodv+0x30>
 5bc:	mov	x2, #0x11                  	// #17
 5c0:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 5c4:	add	x1, x0, #0x0
 5c8:	ldr	x0, [sp, #24]
 5cc:	bl	0 <strncmp>
 5d0:	cmp	w0, #0x0
 5d4:	b.ne	5f0 <_ZL20parse_default_methodv+0x88>  // b.any
 5d8:	bl	0 <_ZN3GTM26dispatch_serialirr_onwriteEv>
 5dc:	str	x0, [sp, #16]
 5e0:	ldr	x0, [sp, #24]
 5e4:	add	x0, x0, #0x11
 5e8:	str	x0, [sp, #24]
 5ec:	b	6f0 <_ZL20parse_default_methodv+0x188>
 5f0:	mov	x2, #0x9                   	// #9
 5f4:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 5f8:	add	x1, x0, #0x0
 5fc:	ldr	x0, [sp, #24]
 600:	bl	0 <strncmp>
 604:	cmp	w0, #0x0
 608:	b.ne	624 <_ZL20parse_default_methodv+0xbc>  // b.any
 60c:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 610:	str	x0, [sp, #16]
 614:	ldr	x0, [sp, #24]
 618:	add	x0, x0, #0x9
 61c:	str	x0, [sp, #24]
 620:	b	6f0 <_ZL20parse_default_methodv+0x188>
 624:	mov	x2, #0x6                   	// #6
 628:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 62c:	add	x1, x0, #0x0
 630:	ldr	x0, [sp, #24]
 634:	bl	0 <strncmp>
 638:	cmp	w0, #0x0
 63c:	b.ne	658 <_ZL20parse_default_methodv+0xf0>  // b.any
 640:	bl	0 <_ZN3GTM15dispatch_serialEv>
 644:	str	x0, [sp, #16]
 648:	ldr	x0, [sp, #24]
 64c:	add	x0, x0, #0x6
 650:	str	x0, [sp, #24]
 654:	b	6f0 <_ZL20parse_default_methodv+0x188>
 658:	mov	x2, #0x5                   	// #5
 65c:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 660:	add	x1, x0, #0x0
 664:	ldr	x0, [sp, #24]
 668:	bl	0 <strncmp>
 66c:	cmp	w0, #0x0
 670:	b.ne	68c <_ZL20parse_default_methodv+0x124>  // b.any
 674:	bl	0 <_ZN3GTM14dispatch_gl_wtEv>
 678:	str	x0, [sp, #16]
 67c:	ldr	x0, [sp, #24]
 680:	add	x0, x0, #0x5
 684:	str	x0, [sp, #24]
 688:	b	6f0 <_ZL20parse_default_methodv+0x188>
 68c:	mov	x2, #0x5                   	// #5
 690:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 694:	add	x1, x0, #0x0
 698:	ldr	x0, [sp, #24]
 69c:	bl	0 <strncmp>
 6a0:	cmp	w0, #0x0
 6a4:	b.ne	6c0 <_ZL20parse_default_methodv+0x158>  // b.any
 6a8:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 6ac:	str	x0, [sp, #16]
 6b0:	ldr	x0, [sp, #24]
 6b4:	add	x0, x0, #0x5
 6b8:	str	x0, [sp, #24]
 6bc:	b	6f0 <_ZL20parse_default_methodv+0x188>
 6c0:	mov	x2, #0x3                   	// #3
 6c4:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 6c8:	add	x1, x0, #0x0
 6cc:	ldr	x0, [sp, #24]
 6d0:	bl	0 <strncmp>
 6d4:	cmp	w0, #0x0
 6d8:	b.ne	72c <_ZL20parse_default_methodv+0x1c4>  // b.any
 6dc:	bl	0 <_ZN3GTM12dispatch_htmEv>
 6e0:	str	x0, [sp, #16]
 6e4:	ldr	x0, [sp, #24]
 6e8:	add	x0, x0, #0x3
 6ec:	str	x0, [sp, #24]
 6f0:	ldr	x0, [sp, #24]
 6f4:	ldrb	w0, [x0]
 6f8:	bl	0 <isspace>
 6fc:	cmp	w0, #0x0
 700:	b.eq	714 <_ZL20parse_default_methodv+0x1ac>  // b.none
 704:	ldr	x0, [sp, #24]
 708:	add	x0, x0, #0x1
 70c:	str	x0, [sp, #24]
 710:	b	6f0 <_ZL20parse_default_methodv+0x188>
 714:	ldr	x0, [sp, #24]
 718:	ldrb	w0, [x0]
 71c:	cmp	w0, #0x0
 720:	b.ne	734 <_ZL20parse_default_methodv+0x1cc>  // b.any
 724:	ldr	x0, [sp, #16]
 728:	b	748 <_ZL20parse_default_methodv+0x1e0>
 72c:	nop
 730:	b	738 <_ZL20parse_default_methodv+0x1d0>
 734:	nop
 738:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 73c:	add	x0, x0, #0x0
 740:	bl	0 <_ZN3GTM9GTM_errorEPKcz>
 744:	mov	x0, #0x0                   	// #0
 748:	ldp	x29, x30, [sp], #32
 74c:	ret

0000000000000750 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>:
 750:	stp	x29, x30, [sp, #-48]!
 754:	mov	x29, sp
 758:	str	x0, [sp, #24]
 75c:	str	w1, [sp, #20]
 760:	str	w2, [sp, #16]
 764:	ldr	w0, [sp, #20]
 768:	cmp	w0, #0x0
 76c:	b.ne	7c4 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x74>  // b.any
 770:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 774:	add	x0, x0, #0x0
 778:	ldrb	w0, [x0]
 77c:	eor	w0, w0, #0x1
 780:	and	w0, w0, #0xff
 784:	cmp	w0, #0x0
 788:	b.eq	7e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x90>  // b.none
 78c:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 790:	add	x0, x0, #0x0
 794:	mov	w1, #0x1                   	// #1
 798:	strb	w1, [x0]
 79c:	mov	x1, #0x0                   	// #0
 7a0:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 7a4:	add	x0, x0, #0x0
 7a8:	bl	0 <_ZN3GTML8abi_dispEv>
 7ac:	bl	568 <_ZL20parse_default_methodv>
 7b0:	mov	x1, x0
 7b4:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 7b8:	add	x0, x0, #0x0
 7bc:	str	x1, [x0]
 7c0:	b	7e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x90>
 7c4:	ldr	w0, [sp, #16]
 7c8:	cmp	w0, #0x0
 7cc:	b.ne	7e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x90>  // b.any
 7d0:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 7d4:	mov	x1, x0
 7d8:	ldr	x0, [sp, #24]
 7dc:	bl	454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 7e0:	ldr	w0, [sp, #16]
 7e4:	cmp	w0, #0x1
 7e8:	b.ne	880 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x130>  // b.any
 7ec:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 7f0:	add	x0, x0, #0x0
 7f4:	ldr	x0, [x0]
 7f8:	cmp	x0, #0x0
 7fc:	b.eq	844 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xf4>  // b.none
 800:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 804:	add	x0, x0, #0x0
 808:	ldr	x3, [x0]
 80c:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 810:	add	x0, x0, #0x0
 814:	ldr	x0, [x0]
 818:	ldr	x0, [x0]
 81c:	add	x0, x0, #0x28
 820:	ldr	x2, [x0]
 824:	ldr	w1, [sp, #16]
 828:	mov	x0, x3
 82c:	blr	x2
 830:	and	w0, w0, #0xff
 834:	cmp	w0, #0x0
 838:	b.eq	844 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xf4>  // b.none
 83c:	mov	w0, #0x1                   	// #1
 840:	b	848 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xf8>
 844:	mov	w0, #0x0                   	// #0
 848:	cmp	w0, #0x0
 84c:	b.eq	86c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x11c>  // b.none
 850:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 854:	add	x0, x0, #0x0
 858:	ldr	x0, [x0]
 85c:	mov	x1, x0
 860:	ldr	x0, [sp, #24]
 864:	bl	454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 868:	b	968 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 86c:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 870:	mov	x1, x0
 874:	ldr	x0, [sp, #24]
 878:	bl	454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 87c:	b	968 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 880:	ldr	w0, [sp, #16]
 884:	cmp	w0, #0x1
 888:	b.ls	968 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>  // b.plast
 88c:	ldr	w0, [sp, #20]
 890:	cmp	w0, #0x1
 894:	b.hi	968 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>  // b.pmore
 898:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 89c:	add	x0, x0, #0x0
 8a0:	ldr	x0, [x0]
 8a4:	cmp	x0, #0x0
 8a8:	b.eq	8f0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1a0>  // b.none
 8ac:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 8b0:	add	x0, x0, #0x0
 8b4:	ldr	x3, [x0]
 8b8:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 8bc:	add	x0, x0, #0x0
 8c0:	ldr	x0, [x0]
 8c4:	ldr	x0, [x0]
 8c8:	add	x0, x0, #0x28
 8cc:	ldr	x2, [x0]
 8d0:	ldr	w1, [sp, #16]
 8d4:	mov	x0, x3
 8d8:	blr	x2
 8dc:	and	w0, w0, #0xff
 8e0:	cmp	w0, #0x0
 8e4:	b.eq	8f0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1a0>  // b.none
 8e8:	mov	w0, #0x1                   	// #1
 8ec:	b	8f4 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1a4>
 8f0:	mov	w0, #0x0                   	// #0
 8f4:	cmp	w0, #0x0
 8f8:	b.eq	918 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1c8>  // b.none
 8fc:	adrp	x0, 0 <_ZN3GTML8abi_dispEv>
 900:	add	x0, x0, #0x0
 904:	ldr	x0, [x0]
 908:	mov	x1, x0
 90c:	ldr	x0, [sp, #24]
 910:	bl	454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 914:	b	968 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 918:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 91c:	str	x0, [sp, #40]
 920:	ldr	x0, [sp, #40]
 924:	ldr	x0, [x0]
 928:	add	x0, x0, #0x28
 92c:	ldr	x2, [x0]
 930:	ldr	w1, [sp, #16]
 934:	ldr	x0, [sp, #40]
 938:	blr	x2
 93c:	and	w0, w0, #0xff
 940:	cmp	w0, #0x0
 944:	b.eq	958 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x208>  // b.none
 948:	ldr	x1, [sp, #40]
 94c:	ldr	x0, [sp, #24]
 950:	bl	454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 954:	b	968 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x218>
 958:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 95c:	mov	x1, x0
 960:	ldr	x0, [sp, #24]
 964:	bl	454 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 968:	nop
 96c:	ldp	x29, x30, [sp], #48
 970:	ret

0000000000000974 <_Z41__static_initialization_and_destruction_0ii>:
 974:	sub	sp, sp, #0x10
 978:	str	w0, [sp, #12]
 97c:	str	w1, [sp, #8]
 980:	nop
 984:	add	sp, sp, #0x10
 988:	ret

000000000000098c <_GLOBAL__sub_I__ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>:
 98c:	stp	x29, x30, [sp, #-16]!
 990:	mov	x29, sp
 994:	mov	w1, #0xffff                	// #65535
 998:	mov	w0, #0x1                   	// #1
 99c:	bl	974 <_Z41__static_initialization_and_destruction_0ii>
 9a0:	ldp	x29, x30, [sp], #16
 9a4:	ret

Disassembly of section .text._ZNK3GTM12abi_dispatch14closed_nestingEv:

0000000000000000 <_ZNK3GTM12abi_dispatch14closed_nestingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #11]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM12abi_dispatch15requires_serialEv:

0000000000000000 <_ZNK3GTM12abi_dispatch15requires_serialEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM12abi_dispatch16get_method_groupEv:

0000000000000000 <_ZNK3GTM12abi_dispatch16get_method_groupEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6atomicIPN3GTM12abi_dispatchEEaSES2_:

0000000000000000 <_ZNSt6atomicIPN3GTM12abi_dispatchEEaSES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6atomicIPN3GTM12abi_dispatchEEaSES2_>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt13__atomic_baseIPN3GTM12abi_dispatchEEaSES2_:

0000000000000000 <_ZNSt13__atomic_baseIPN3GTM12abi_dispatchEEaSES2_>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp]
  18:	str	x0, [sp, #32]
  1c:	mov	w0, #0x5                   	// #5
  20:	str	w0, [sp, #28]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #32]
  2c:	stlr	x1, [x0]
  30:	nop
  34:	ldr	x0, [sp]
  38:	add	sp, sp, #0x30
  3c:	ret

rwlock.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML8abi_dispEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0, #8]
  14:	ret

0000000000000018 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>:
  18:	stp	x29, x30, [sp, #-192]!
  1c:	mov	x29, sp
  20:	str	x0, [sp, #24]
  24:	str	x1, [sp, #16]
  28:	ldr	x0, [sp, #16]
  2c:	add	x0, x0, #0x208
  30:	str	x0, [sp, #168]
  34:	str	xzr, [sp, #160]
  38:	str	wzr, [sp, #156]
  3c:	ldr	x0, [sp, #168]
  40:	ldr	x1, [sp, #160]
  44:	stlr	x1, [x0]
  48:	nop
  4c:	mov	w0, #0x5                   	// #5
  50:	str	w0, [sp, #176]
  54:	dmb	ish
  58:	nop
  5c:	ldr	x0, [sp, #24]
  60:	str	x0, [sp, #184]
  64:	str	wzr, [sp, #180]
  68:	ldr	x0, [sp, #184]
  6c:	ldar	w0, [x0]
  70:	cmp	w0, #0x0
  74:	cset	w0, eq  // eq = none
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	cset	w0, ne  // ne = any
  84:	and	w0, w0, #0xff
  88:	and	x0, x0, #0xff
  8c:	cmp	x0, #0x0
  90:	cset	w0, ne  // ne = any
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x0
  9c:	b.ne	20c <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x1f4>  // b.any
  a0:	ldr	x0, [sp, #16]
  a4:	add	x0, x0, #0x208
  a8:	str	x0, [sp, #128]
  ac:	mov	x0, #0xffffffffffffffff    	// #-1
  b0:	str	x0, [sp, #120]
  b4:	str	wzr, [sp, #116]
  b8:	ldr	x0, [sp, #128]
  bc:	ldr	x1, [sp, #120]
  c0:	stlr	x1, [x0]
  c4:	nop
  c8:	mov	w0, #0x5                   	// #5
  cc:	str	w0, [sp, #136]
  d0:	dmb	ish
  d4:	nop
  d8:	ldr	x0, [sp, #24]
  dc:	add	x0, x0, #0x8
  e0:	str	x0, [sp, #144]
  e4:	str	wzr, [sp, #140]
  e8:	ldr	x0, [sp, #144]
  ec:	ldar	w0, [x0]
  f0:	cmp	w0, #0x0
  f4:	cset	w0, gt
  f8:	and	w0, w0, #0xff
  fc:	cmp	w0, #0x0
 100:	b.eq	138 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x120>  // b.none
 104:	ldr	x0, [sp, #24]
 108:	add	x0, x0, #0x8
 10c:	str	x0, [sp, #104]
 110:	str	wzr, [sp, #100]
 114:	str	wzr, [sp, #96]
 118:	ldr	x0, [sp, #104]
 11c:	ldr	w1, [sp, #100]
 120:	stlr	w1, [x0]
 124:	nop
 128:	ldr	x0, [sp, #24]
 12c:	add	x0, x0, #0x8
 130:	mov	w1, #0x1                   	// #1
 134:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 138:	ldr	x0, [sp, #24]
 13c:	str	x0, [sp, #88]
 140:	str	wzr, [sp, #84]
 144:	ldr	x0, [sp, #88]
 148:	ldar	w0, [x0]
 14c:	cmp	w0, #0x0
 150:	cset	w0, ne  // ne = any
 154:	and	w0, w0, #0xff
 158:	cmp	w0, #0x0
 15c:	b.eq	28 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x10>  // b.none
 160:	ldr	x0, [sp, #24]
 164:	add	x0, x0, #0xc
 168:	str	x0, [sp, #56]
 16c:	mov	w0, #0x1                   	// #1
 170:	str	w0, [sp, #52]
 174:	str	wzr, [sp, #48]
 178:	ldr	x0, [sp, #56]
 17c:	ldr	w1, [sp, #52]
 180:	stlr	w1, [x0]
 184:	nop
 188:	mov	w0, #0x5                   	// #5
 18c:	str	w0, [sp, #64]
 190:	dmb	ish
 194:	nop
 198:	ldr	x0, [sp, #24]
 19c:	str	x0, [sp, #72]
 1a0:	str	wzr, [sp, #68]
 1a4:	ldr	x0, [sp, #72]
 1a8:	ldar	w0, [x0]
 1ac:	cmp	w0, #0x0
 1b0:	cset	w0, ne  // ne = any
 1b4:	and	w0, w0, #0xff
 1b8:	cmp	w0, #0x0
 1bc:	b.eq	1d4 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x1bc>  // b.none
 1c0:	ldr	x0, [sp, #24]
 1c4:	add	x0, x0, #0xc
 1c8:	mov	w1, #0x1                   	// #1
 1cc:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 1d0:	b	138 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x120>
 1d4:	ldr	x0, [sp, #24]
 1d8:	add	x0, x0, #0xc
 1dc:	str	x0, [sp, #40]
 1e0:	str	wzr, [sp, #36]
 1e4:	str	wzr, [sp, #32]
 1e8:	ldr	x0, [sp, #40]
 1ec:	ldr	w1, [sp, #36]
 1f0:	stlr	w1, [x0]
 1f4:	nop
 1f8:	ldr	x0, [sp, #24]
 1fc:	add	x0, x0, #0xc
 200:	mov	w1, #0x7fffffff            	// #2147483647
 204:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 208:	b	138 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x120>
 20c:	nop
 210:	ldp	x29, x30, [sp], #192
 214:	ret

0000000000000218 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>:
 218:	stp	x29, x30, [sp, #-256]!
 21c:	mov	x29, sp
 220:	str	x19, [sp, #16]
 224:	str	x0, [sp, #40]
 228:	str	x1, [sp, #32]
 22c:	str	wzr, [sp, #60]
 230:	ldr	x0, [sp, #40]
 234:	str	x0, [sp, #240]
 238:	mov	w0, #0x1                   	// #1
 23c:	str	w0, [sp, #236]
 240:	str	wzr, [sp, #232]
 244:	ldr	w0, [sp, #232]
 248:	str	w0, [sp, #228]
 24c:	ldr	w0, [sp, #228]
 250:	cmp	w0, #0x3
 254:	cset	w0, eq  // eq = none
 258:	strb	w0, [sp, #227]
 25c:	ldr	w0, [sp, #228]
 260:	cmp	w0, #0x4
 264:	cset	w0, eq  // eq = none
 268:	strb	w0, [sp, #226]
 26c:	ldrb	w0, [sp, #227]
 270:	cmp	w0, #0x0
 274:	b.eq	280 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x68>  // b.none
 278:	mov	w0, #0x0                   	// #0
 27c:	b	284 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x6c>
 280:	ldr	w0, [sp, #228]
 284:	str	w0, [sp, #220]
 288:	ldrb	w0, [sp, #226]
 28c:	cmp	w0, #0x0
 290:	b.eq	29c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x84>  // b.none
 294:	mov	w0, #0x2                   	// #2
 298:	b	2a0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x88>
 29c:	ldr	w0, [sp, #220]
 2a0:	str	w0, [sp, #216]
 2a4:	ldr	w0, [sp, #216]
 2a8:	ldr	x1, [sp, #240]
 2ac:	str	x1, [sp, #208]
 2b0:	add	x1, sp, #0x3c
 2b4:	str	x1, [sp, #200]
 2b8:	ldr	w1, [sp, #236]
 2bc:	str	w1, [sp, #196]
 2c0:	ldr	w1, [sp, #232]
 2c4:	str	w1, [sp, #192]
 2c8:	str	w0, [sp, #188]
 2cc:	ldr	x0, [sp, #208]
 2d0:	ldr	w3, [sp, #196]
 2d4:	ldr	x1, [sp, #200]
 2d8:	ldr	w1, [x1]
 2dc:	ldaxr	w2, [x0]
 2e0:	cmp	w2, w1
 2e4:	b.ne	2f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xd8>  // b.any
 2e8:	stlxr	w4, w3, [x0]
 2ec:	cbnz	w4, 2dc <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xc4>
 2f0:	cset	w0, eq  // eq = none
 2f4:	cmp	w0, #0x0
 2f8:	b.ne	304 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xec>  // b.any
 2fc:	ldr	x1, [sp, #200]
 300:	str	w2, [x1]
 304:	nop
 308:	eor	w0, w0, #0x1
 30c:	and	w0, w0, #0xff
 310:	and	x0, x0, #0xff
 314:	cmp	x0, #0x0
 318:	cset	w0, ne  // ne = any
 31c:	and	w0, w0, #0xff
 320:	cmp	w0, #0x0
 324:	b.eq	3c4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1ac>  // b.none
 328:	ldr	x0, [sp, #32]
 32c:	cmp	x0, #0x0
 330:	b.eq	33c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x124>  // b.none
 334:	mov	w0, #0x0                   	// #0
 338:	b	564 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x34c>
 33c:	ldr	w0, [sp, #60]
 340:	cmp	w0, #0x2
 344:	b.eq	378 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x160>  // b.none
 348:	ldr	x0, [sp, #40]
 34c:	str	x0, [sp, #176]
 350:	mov	w0, #0x2                   	// #2
 354:	str	w0, [sp, #172]
 358:	str	wzr, [sp, #168]
 35c:	ldr	x0, [sp, #176]
 360:	ldr	w1, [sp, #172]
 364:	ldaxr	w2, [x0]
 368:	stlxr	w3, w1, [x0]
 36c:	cbnz	w3, 364 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x14c>
 370:	mov	w0, w2
 374:	str	w0, [sp, #60]
 378:	ldr	w0, [sp, #60]
 37c:	cmp	w0, #0x0
 380:	b.eq	3c4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1ac>  // b.none
 384:	ldr	x0, [sp, #40]
 388:	mov	w1, #0x2                   	// #2
 38c:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 390:	ldr	x0, [sp, #40]
 394:	str	x0, [sp, #160]
 398:	mov	w0, #0x2                   	// #2
 39c:	str	w0, [sp, #156]
 3a0:	str	wzr, [sp, #152]
 3a4:	ldr	x0, [sp, #160]
 3a8:	ldr	w1, [sp, #156]
 3ac:	ldaxr	w2, [x0]
 3b0:	stlxr	w3, w1, [x0]
 3b4:	cbnz	w3, 3ac <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x194>
 3b8:	mov	w0, w2
 3bc:	str	w0, [sp, #60]
 3c0:	b	378 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x160>
 3c4:	mov	w0, #0x5                   	// #5
 3c8:	str	w0, [sp, #148]
 3cc:	dmb	ish
 3d0:	nop
 3d4:	adrp	x0, 0 <_ZN3GTM10gtm_thread15list_of_threadsE>
 3d8:	add	x0, x0, #0x0
 3dc:	ldr	x0, [x0]
 3e0:	str	x0, [sp, #248]
 3e4:	ldr	x0, [sp, #248]
 3e8:	cmp	x0, #0x0
 3ec:	b.eq	560 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x348>  // b.none
 3f0:	ldr	x1, [sp, #248]
 3f4:	ldr	x0, [sp, #32]
 3f8:	cmp	x1, x0
 3fc:	b.eq	54c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x334>  // b.none
 400:	ldr	x0, [sp, #248]
 404:	add	x0, x0, #0x208
 408:	str	x0, [sp, #136]
 40c:	str	wzr, [sp, #132]
 410:	ldr	x0, [sp, #136]
 414:	ldar	x19, [x0]
 418:	nop
 41c:	add	x0, sp, #0x40
 420:	mov	x1, #0x0                   	// #0
 424:	bl	0 <_ZN3GTML8abi_dispEv>
 428:	add	x0, sp, #0x40
 42c:	bl	0 <_ZN3GTML8abi_dispEv>
 430:	mvn	x0, x0
 434:	cmp	x19, x0
 438:	cset	w0, ne  // ne = any
 43c:	and	w0, w0, #0xff
 440:	cmp	w0, #0x0
 444:	b.eq	550 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x338>  // b.none
 448:	ldr	x0, [sp, #32]
 44c:	cmp	x0, #0x0
 450:	b.eq	48c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x274>  // b.none
 454:	bl	0 <_ZN3GTML8abi_dispEv>
 458:	ldr	x1, [x0]
 45c:	add	x1, x1, #0x18
 460:	ldr	x1, [x1]
 464:	blr	x1
 468:	and	w0, w0, #0xff
 46c:	eor	w0, w0, #0x1
 470:	and	w0, w0, #0xff
 474:	cmp	w0, #0x0
 478:	b.eq	544 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x32c>  // b.none
 47c:	ldr	x0, [sp, #40]
 480:	bl	6c8 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 484:	mov	w0, #0x0                   	// #0
 488:	b	564 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x34c>
 48c:	ldr	x0, [sp, #40]
 490:	add	x0, x0, #0x8
 494:	str	x0, [sp, #104]
 498:	mov	w0, #0x1                   	// #1
 49c:	str	w0, [sp, #100]
 4a0:	str	wzr, [sp, #96]
 4a4:	ldr	x0, [sp, #104]
 4a8:	ldr	w1, [sp, #100]
 4ac:	stlr	w1, [x0]
 4b0:	nop
 4b4:	mov	w0, #0x5                   	// #5
 4b8:	str	w0, [sp, #112]
 4bc:	dmb	ish
 4c0:	nop
 4c4:	ldr	x0, [sp, #248]
 4c8:	add	x0, x0, #0x208
 4cc:	str	x0, [sp, #120]
 4d0:	str	wzr, [sp, #116]
 4d4:	ldr	x0, [sp, #120]
 4d8:	ldar	x19, [x0]
 4dc:	nop
 4e0:	add	x0, sp, #0x48
 4e4:	mov	x1, #0x0                   	// #0
 4e8:	bl	0 <_ZN3GTML8abi_dispEv>
 4ec:	add	x0, sp, #0x48
 4f0:	bl	0 <_ZN3GTML8abi_dispEv>
 4f4:	mvn	x0, x0
 4f8:	cmp	x19, x0
 4fc:	cset	w0, ne  // ne = any
 500:	and	w0, w0, #0xff
 504:	cmp	w0, #0x0
 508:	b.eq	520 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x308>  // b.none
 50c:	ldr	x0, [sp, #40]
 510:	add	x0, x0, #0x8
 514:	mov	w1, #0x1                   	// #1
 518:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 51c:	b	400 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1e8>
 520:	ldr	x0, [sp, #40]
 524:	add	x0, x0, #0x8
 528:	str	x0, [sp, #88]
 52c:	str	wzr, [sp, #84]
 530:	str	wzr, [sp, #80]
 534:	ldr	x0, [sp, #88]
 538:	ldr	w1, [sp, #84]
 53c:	stlr	w1, [x0]
 540:	b	548 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x330>
 544:	nop
 548:	b	400 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1e8>
 54c:	nop
 550:	ldr	x0, [sp, #248]
 554:	ldr	x0, [x0, #512]
 558:	str	x0, [sp, #248]
 55c:	b	3e4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x1cc>
 560:	mov	w0, #0x1                   	// #1
 564:	ldr	x19, [sp, #16]
 568:	ldp	x29, x30, [sp], #256
 56c:	ret

0000000000000570 <_ZN3GTM10gtm_rwlock10write_lockEv>:
 570:	stp	x29, x30, [sp, #-32]!
 574:	mov	x29, sp
 578:	str	x0, [sp, #24]
 57c:	mov	x1, #0x0                   	// #0
 580:	ldr	x0, [sp, #24]
 584:	bl	218 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>
 588:	nop
 58c:	ldp	x29, x30, [sp], #32
 590:	ret

0000000000000594 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>:
 594:	stp	x29, x30, [sp, #-32]!
 598:	mov	x29, sp
 59c:	str	x0, [sp, #24]
 5a0:	str	x1, [sp, #16]
 5a4:	ldr	x1, [sp, #16]
 5a8:	ldr	x0, [sp, #24]
 5ac:	bl	218 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>
 5b0:	and	w0, w0, #0xff
 5b4:	ldp	x29, x30, [sp], #32
 5b8:	ret

00000000000005bc <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>:
 5bc:	sub	sp, sp, #0x30
 5c0:	str	x0, [sp, #8]
 5c4:	str	x1, [sp]
 5c8:	ldr	x0, [sp]
 5cc:	add	x0, x0, #0x208
 5d0:	str	x0, [sp, #40]
 5d4:	mov	x0, #0xffffffffffffffff    	// #-1
 5d8:	str	x0, [sp, #32]
 5dc:	mov	w0, #0x3                   	// #3
 5e0:	str	w0, [sp, #28]
 5e4:	ldr	x0, [sp, #40]
 5e8:	ldr	x1, [sp, #32]
 5ec:	stlr	x1, [x0]
 5f0:	nop
 5f4:	nop
 5f8:	add	sp, sp, #0x30
 5fc:	ret

0000000000000600 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>:
 600:	stp	x29, x30, [sp, #-96]!
 604:	mov	x29, sp
 608:	str	x0, [sp, #24]
 60c:	str	x1, [sp, #16]
 610:	ldr	x0, [sp, #16]
 614:	add	x0, x0, #0x208
 618:	str	x0, [sp, #72]
 61c:	mov	x0, #0xffffffffffffffff    	// #-1
 620:	str	x0, [sp, #64]
 624:	mov	w0, #0x3                   	// #3
 628:	str	w0, [sp, #60]
 62c:	ldr	x0, [sp, #72]
 630:	ldr	x1, [sp, #64]
 634:	stlr	x1, [x0]
 638:	nop
 63c:	mov	w0, #0x5                   	// #5
 640:	str	w0, [sp, #80]
 644:	dmb	ish
 648:	nop
 64c:	ldr	x0, [sp, #24]
 650:	add	x0, x0, #0x8
 654:	str	x0, [sp, #88]
 658:	str	wzr, [sp, #84]
 65c:	ldr	x0, [sp, #88]
 660:	ldar	w0, [x0]
 664:	cmp	w0, #0x0
 668:	cset	w0, gt
 66c:	and	w0, w0, #0xff
 670:	and	x0, x0, #0xff
 674:	cmp	x0, #0x0
 678:	cset	w0, ne  // ne = any
 67c:	and	w0, w0, #0xff
 680:	cmp	w0, #0x0
 684:	b.eq	6bc <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE+0xbc>  // b.none
 688:	ldr	x0, [sp, #24]
 68c:	add	x0, x0, #0x8
 690:	str	x0, [sp, #48]
 694:	str	wzr, [sp, #44]
 698:	str	wzr, [sp, #40]
 69c:	ldr	x0, [sp, #48]
 6a0:	ldr	w1, [sp, #44]
 6a4:	stlr	w1, [x0]
 6a8:	nop
 6ac:	ldr	x0, [sp, #24]
 6b0:	add	x0, x0, #0x8
 6b4:	mov	w1, #0x1                   	// #1
 6b8:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 6bc:	nop
 6c0:	ldp	x29, x30, [sp], #96
 6c4:	ret

00000000000006c8 <_ZN3GTM10gtm_rwlock12write_unlockEv>:
 6c8:	stp	x29, x30, [sp, #-80]!
 6cc:	mov	x29, sp
 6d0:	str	x0, [sp, #24]
 6d4:	ldr	x0, [sp, #24]
 6d8:	str	x0, [sp, #72]
 6dc:	str	wzr, [sp, #68]
 6e0:	mov	w0, #0x3                   	// #3
 6e4:	str	w0, [sp, #64]
 6e8:	ldr	x0, [sp, #72]
 6ec:	ldr	w1, [sp, #68]
 6f0:	ldaxr	w2, [x0]
 6f4:	stlxr	w3, w1, [x0]
 6f8:	cbnz	w3, 6f0 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x28>
 6fc:	mov	w0, w2
 700:	cmp	w0, #0x2
 704:	cset	w0, eq  // eq = none
 708:	and	w0, w0, #0xff
 70c:	cmp	w0, #0x0
 710:	b.eq	734 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x6c>  // b.none
 714:	ldr	x0, [sp, #24]
 718:	mov	w1, #0x1                   	// #1
 71c:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 720:	cmp	x0, #0x0
 724:	cset	w0, gt
 728:	and	w0, w0, #0xff
 72c:	cmp	w0, #0x0
 730:	b.ne	7a8 <_ZN3GTM10gtm_rwlock12write_unlockEv+0xe0>  // b.any
 734:	mov	w0, #0x5                   	// #5
 738:	str	w0, [sp, #48]
 73c:	dmb	ish
 740:	nop
 744:	ldr	x0, [sp, #24]
 748:	add	x0, x0, #0xc
 74c:	str	x0, [sp, #56]
 750:	str	wzr, [sp, #52]
 754:	ldr	x0, [sp, #56]
 758:	ldar	w0, [x0]
 75c:	cmp	w0, #0x0
 760:	cset	w0, gt
 764:	and	w0, w0, #0xff
 768:	cmp	w0, #0x0
 76c:	b.eq	7ac <_ZN3GTM10gtm_rwlock12write_unlockEv+0xe4>  // b.none
 770:	ldr	x0, [sp, #24]
 774:	add	x0, x0, #0xc
 778:	str	x0, [sp, #40]
 77c:	str	wzr, [sp, #36]
 780:	str	wzr, [sp, #32]
 784:	ldr	x0, [sp, #40]
 788:	ldr	w1, [sp, #36]
 78c:	stlr	w1, [x0]
 790:	nop
 794:	ldr	x0, [sp, #24]
 798:	add	x0, x0, #0xc
 79c:	mov	w1, #0x7fffffff            	// #2147483647
 7a0:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 7a4:	b	7ac <_ZN3GTM10gtm_rwlock12write_unlockEv+0xe4>
 7a8:	nop
 7ac:	ldp	x29, x30, [sp], #80
 7b0:	ret

Disassembly of section .text._ZNSt6atomicImEC2Em:

0000000000000000 <_ZNSt6atomicImEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6atomicImEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt13__atomic_baseImEC2Em:

0000000000000000 <_ZNSt13__atomic_baseImEC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNKSt13__atomic_baseImEcvmEv:

0000000000000000 <_ZNKSt13__atomic_baseImEcvmEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	x0, [sp, #24]
  10:	mov	w0, #0x5                   	// #5
  14:	str	w0, [sp, #20]
  18:	ldr	x0, [sp, #24]
  1c:	ldar	x0, [x0]
  20:	nop
  24:	add	sp, sp, #0x20
  28:	ret

useraction.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
   0:	mrs	x1, tpidr_el0
   4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
   8:	ldr	x0, [x0]
   c:	add	x0, x1, x0
  10:	ldr	x0, [x0]
  14:	ret

0000000000000018 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>:
  18:	stp	x29, x30, [sp, #-48]!
  1c:	mov	x29, sp
  20:	str	x0, [sp, #24]
  24:	str	x1, [sp, #16]
  28:	ldr	x0, [sp, #24]
  2c:	add	x0, x0, #0xf8
  30:	bl	0 <_ZN3GTML7gtm_thrEv>
  34:	str	x0, [sp, #40]
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #16]
  40:	cmp	x1, x0
  44:	b.ls	94 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x7c>  // b.plast
  48:	ldr	x0, [sp, #24]
  4c:	add	x0, x0, #0xf8
  50:	bl	0 <_ZN3GTML7gtm_thrEv>
  54:	str	x0, [sp, #32]
  58:	ldr	x0, [sp, #32]
  5c:	ldrb	w0, [x0, #16]
  60:	eor	w0, w0, #0x1
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	84 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x6c>  // b.none
  70:	ldr	x0, [sp, #32]
  74:	ldr	x1, [x0]
  78:	ldr	x0, [sp, #32]
  7c:	ldr	x0, [x0, #8]
  80:	blr	x1
  84:	ldr	x0, [sp, #40]
  88:	sub	x0, x0, #0x1
  8c:	str	x0, [sp, #40]
  90:	b	38 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x20>
  94:	nop
  98:	ldp	x29, x30, [sp], #48
  9c:	ret

00000000000000a0 <_ZN3GTM10gtm_thread19commit_user_actionsEv>:
  a0:	stp	x29, x30, [sp, #-48]!
  a4:	mov	x29, sp
  a8:	str	x0, [sp, #24]
  ac:	ldr	x0, [sp, #24]
  b0:	add	x0, x0, #0xf8
  b4:	bl	0 <_ZN3GTML7gtm_thrEv>
  b8:	str	x0, [sp, #40]
  bc:	ldr	x0, [sp, #24]
  c0:	add	x0, x0, #0xf8
  c4:	bl	0 <_ZN3GTML7gtm_thrEv>
  c8:	str	x0, [sp, #32]
  cc:	ldr	x1, [sp, #40]
  d0:	ldr	x0, [sp, #32]
  d4:	cmp	x1, x0
  d8:	b.eq	110 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x70>  // b.none
  dc:	ldr	x0, [sp, #40]
  e0:	ldrb	w0, [x0, #16]
  e4:	cmp	w0, #0x0
  e8:	b.eq	100 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x60>  // b.none
  ec:	ldr	x0, [sp, #40]
  f0:	ldr	x1, [x0]
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x0, [x0, #8]
  fc:	blr	x1
 100:	ldr	x0, [sp, #40]
 104:	add	x0, x0, #0x20
 108:	str	x0, [sp, #40]
 10c:	b	cc <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x2c>
 110:	ldr	x0, [sp, #24]
 114:	add	x0, x0, #0xf8
 118:	bl	0 <_ZN3GTML7gtm_thrEv>
 11c:	nop
 120:	ldp	x29, x30, [sp], #48
 124:	ret

0000000000000128 <_ITM_addUserCommitAction>:
 128:	stp	x29, x30, [sp, #-64]!
 12c:	mov	x29, sp
 130:	str	x0, [sp, #40]
 134:	str	x1, [sp, #32]
 138:	str	x2, [sp, #24]
 13c:	bl	0 <_ZN3GTML7gtm_thrEv>
 140:	str	x0, [sp, #56]
 144:	ldr	x0, [sp, #32]
 148:	cmp	x0, #0x1
 14c:	b.eq	15c <_ITM_addUserCommitAction+0x34>  // b.none
 150:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
 154:	add	x0, x0, #0x0
 158:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 15c:	ldr	x0, [sp, #56]
 160:	add	x0, x0, #0xf8
 164:	bl	0 <_ZN3GTML7gtm_thrEv>
 168:	str	x0, [sp, #48]
 16c:	ldr	x0, [sp, #48]
 170:	ldr	x1, [sp, #40]
 174:	str	x1, [x0]
 178:	ldr	x0, [sp, #48]
 17c:	ldr	x1, [sp, #24]
 180:	str	x1, [x0, #8]
 184:	ldr	x0, [sp, #48]
 188:	mov	w1, #0x1                   	// #1
 18c:	strb	w1, [x0, #16]
 190:	ldr	x0, [sp, #48]
 194:	ldr	x1, [sp, #32]
 198:	str	x1, [x0, #24]
 19c:	nop
 1a0:	ldp	x29, x30, [sp], #64
 1a4:	ret

00000000000001a8 <_ITM_addUserUndoAction>:
 1a8:	stp	x29, x30, [sp, #-48]!
 1ac:	mov	x29, sp
 1b0:	str	x0, [sp, #24]
 1b4:	str	x1, [sp, #16]
 1b8:	bl	0 <_ZN3GTML7gtm_thrEv>
 1bc:	str	x0, [sp, #40]
 1c0:	ldr	x0, [sp, #40]
 1c4:	add	x0, x0, #0xf8
 1c8:	bl	0 <_ZN3GTML7gtm_thrEv>
 1cc:	str	x0, [sp, #32]
 1d0:	ldr	x0, [sp, #32]
 1d4:	ldr	x1, [sp, #24]
 1d8:	str	x1, [x0]
 1dc:	ldr	x0, [sp, #32]
 1e0:	ldr	x1, [sp, #16]
 1e4:	str	x1, [x0, #8]
 1e8:	ldr	x0, [sp, #32]
 1ec:	strb	wzr, [x0, #16]
 1f0:	nop
 1f4:	ldp	x29, x30, [sp], #48
 1f8:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE3popEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE3popEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	cset	w0, ne  // ne = any
  24:	and	w0, w0, #0xff
  28:	and	x0, x0, #0xff
  2c:	cmp	x0, #0x0
  30:	b.eq	64 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE3popEv+0x64>  // b.none
  34:	ldr	x0, [sp, #8]
  38:	ldr	x0, [x0, #8]
  3c:	sub	x1, x0, #0x1
  40:	ldr	x0, [sp, #8]
  44:	str	x1, [x0, #8]
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [x0, #16]
  50:	ldr	x0, [sp, #8]
  54:	ldr	x0, [x0, #8]
  58:	lsl	x0, x0, #5
  5c:	add	x0, x1, x0
  60:	b	68 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE3popEv+0x68>
  64:	mov	x0, #0x0                   	// #0
  68:	add	sp, sp, #0x10
  6c:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE5beginEv:

0000000000000000 <_ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE3endEv:

0000000000000000 <_ZNK3GTM6vectorINS_10gtm_thread11user_actionELb1EE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #16]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	lsl	x0, x0, #5
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE5clearEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE5clearEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0, #8]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #8]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	and	x0, x0, #0xff
  2c:	cmp	x0, #0x0
  30:	b.eq	3c <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv+0x3c>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE4pushEv>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x1, [x0, #16]
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0, #8]
  4c:	add	x3, x0, #0x1
  50:	ldr	x2, [sp, #24]
  54:	str	x3, [x2, #8]
  58:	lsl	x0, x0, #5
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x1, #0x1                   	// #1
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0]
  a0:	lsl	x0, x0, #5
  a4:	mov	w2, #0x1                   	// #1
  a8:	mov	x1, x0
  ac:	mov	x0, x3
  b0:	bl	0 <_ZN3GTM8xreallocEPvmb>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #24]
  bc:	str	x1, [x0, #16]
  c0:	nop
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

util.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	mov	x19, x1
  14:	adrp	x0, 0 <stderr>
  18:	add	x0, x0, #0x0
  1c:	ldr	x0, [x0]
  20:	mov	x3, x0
  24:	mov	x2, #0x9                   	// #9
  28:	mov	x1, #0x1                   	// #1
  2c:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
  30:	add	x0, x0, #0x0
  34:	bl	0 <fwrite>
  38:	adrp	x0, 0 <stderr>
  3c:	add	x0, x0, #0x0
  40:	ldr	x4, [x0]
  44:	add	x2, sp, #0x20
  48:	mov	x3, x19
  4c:	ldp	x0, x1, [x3]
  50:	stp	x0, x1, [x2]
  54:	ldp	x0, x1, [x3, #16]
  58:	stp	x0, x1, [x2, #16]
  5c:	add	x0, sp, #0x20
  60:	mov	x2, x0
  64:	ldr	x1, [sp, #72]
  68:	mov	x0, x4
  6c:	bl	0 <vfprintf>
  70:	adrp	x0, 0 <stderr>
  74:	add	x0, x0, #0x0
  78:	ldr	x0, [x0]
  7c:	mov	x1, x0
  80:	mov	w0, #0xa                   	// #10
  84:	bl	0 <fputc>
  88:	nop
  8c:	ldr	x19, [sp, #16]
  90:	ldp	x29, x30, [sp], #80
  94:	ret

0000000000000098 <_ZN3GTM9GTM_errorEPKcz>:
  98:	stp	x29, x30, [sp, #-288]!
  9c:	mov	x29, sp
  a0:	str	x0, [sp, #56]
  a4:	str	x1, [sp, #232]
  a8:	str	x2, [sp, #240]
  ac:	str	x3, [sp, #248]
  b0:	str	x4, [sp, #256]
  b4:	str	x5, [sp, #264]
  b8:	str	x6, [sp, #272]
  bc:	str	x7, [sp, #280]
  c0:	str	q0, [sp, #96]
  c4:	str	q1, [sp, #112]
  c8:	str	q2, [sp, #128]
  cc:	str	q3, [sp, #144]
  d0:	str	q4, [sp, #160]
  d4:	str	q5, [sp, #176]
  d8:	str	q6, [sp, #192]
  dc:	str	q7, [sp, #208]
  e0:	add	x0, sp, #0x120
  e4:	str	x0, [sp, #64]
  e8:	add	x0, sp, #0x120
  ec:	str	x0, [sp, #72]
  f0:	add	x0, sp, #0xe0
  f4:	str	x0, [sp, #80]
  f8:	mov	w0, #0xffffffc8            	// #-56
  fc:	str	w0, [sp, #88]
 100:	mov	w0, #0xffffff80            	// #-128
 104:	str	w0, [sp, #92]
 108:	add	x2, sp, #0x10
 10c:	add	x3, sp, #0x40
 110:	ldp	x0, x1, [x3]
 114:	stp	x0, x1, [x2]
 118:	ldp	x0, x1, [x3, #16]
 11c:	stp	x0, x1, [x2, #16]
 120:	add	x0, sp, #0x10
 124:	mov	x1, x0
 128:	ldr	x0, [sp, #56]
 12c:	bl	0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 130:	nop
 134:	ldp	x29, x30, [sp], #288
 138:	ret

000000000000013c <_ZN3GTM9GTM_fatalEPKcz>:
 13c:	stp	x29, x30, [sp, #-288]!
 140:	mov	x29, sp
 144:	str	x0, [sp, #56]
 148:	str	x1, [sp, #232]
 14c:	str	x2, [sp, #240]
 150:	str	x3, [sp, #248]
 154:	str	x4, [sp, #256]
 158:	str	x5, [sp, #264]
 15c:	str	x6, [sp, #272]
 160:	str	x7, [sp, #280]
 164:	str	q0, [sp, #96]
 168:	str	q1, [sp, #112]
 16c:	str	q2, [sp, #128]
 170:	str	q3, [sp, #144]
 174:	str	q4, [sp, #160]
 178:	str	q5, [sp, #176]
 17c:	str	q6, [sp, #192]
 180:	str	q7, [sp, #208]
 184:	add	x0, sp, #0x120
 188:	str	x0, [sp, #64]
 18c:	add	x0, sp, #0x120
 190:	str	x0, [sp, #72]
 194:	add	x0, sp, #0xe0
 198:	str	x0, [sp, #80]
 19c:	mov	w0, #0xffffffc8            	// #-56
 1a0:	str	w0, [sp, #88]
 1a4:	mov	w0, #0xffffff80            	// #-128
 1a8:	str	w0, [sp, #92]
 1ac:	add	x2, sp, #0x10
 1b0:	add	x3, sp, #0x40
 1b4:	ldp	x0, x1, [x3]
 1b8:	stp	x0, x1, [x2]
 1bc:	ldp	x0, x1, [x3, #16]
 1c0:	stp	x0, x1, [x2, #16]
 1c4:	add	x0, sp, #0x10
 1c8:	mov	x1, x0
 1cc:	ldr	x0, [sp, #56]
 1d0:	bl	0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 1d4:	mov	w0, #0x1                   	// #1
 1d8:	bl	0 <exit>

00000000000001dc <_ZN3GTM7xmallocEmb>:
 1dc:	stp	x29, x30, [sp, #-48]!
 1e0:	mov	x29, sp
 1e4:	str	x0, [sp, #24]
 1e8:	strb	w1, [sp, #23]
 1ec:	ldrb	w0, [sp, #23]
 1f0:	cmp	w0, #0x0
 1f4:	b.eq	22c <_ZN3GTM7xmallocEmb+0x50>  // b.none
 1f8:	add	x0, sp, #0x28
 1fc:	ldr	x2, [sp, #24]
 200:	mov	x1, #0x80                  	// #128
 204:	bl	0 <posix_memalign>
 208:	cmp	w0, #0x0
 20c:	cset	w0, ne  // ne = any
 210:	and	w0, w0, #0xff
 214:	cmp	w0, #0x0
 218:	b.eq	254 <_ZN3GTM7xmallocEmb+0x78>  // b.none
 21c:	ldr	x1, [sp, #24]
 220:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 224:	add	x0, x0, #0x0
 228:	bl	13c <_ZN3GTM9GTM_fatalEPKcz>
 22c:	ldr	x0, [sp, #24]
 230:	bl	0 <malloc>
 234:	str	x0, [sp, #40]
 238:	ldr	x0, [sp, #40]
 23c:	cmp	x0, #0x0
 240:	b.ne	254 <_ZN3GTM7xmallocEmb+0x78>  // b.any
 244:	ldr	x1, [sp, #24]
 248:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 24c:	add	x0, x0, #0x0
 250:	bl	13c <_ZN3GTM9GTM_fatalEPKcz>
 254:	ldr	x0, [sp, #40]
 258:	ldp	x29, x30, [sp], #48
 25c:	ret

0000000000000260 <_ZN3GTM7xcallocEmb>:
 260:	stp	x29, x30, [sp, #-48]!
 264:	mov	x29, sp
 268:	str	x0, [sp, #24]
 26c:	strb	w1, [sp, #23]
 270:	ldr	x1, [sp, #24]
 274:	mov	x0, #0x1                   	// #1
 278:	bl	0 <calloc>
 27c:	str	x0, [sp, #40]
 280:	ldr	x0, [sp, #40]
 284:	cmp	x0, #0x0
 288:	b.ne	29c <_ZN3GTM7xcallocEmb+0x3c>  // b.any
 28c:	ldr	x1, [sp, #24]
 290:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 294:	add	x0, x0, #0x0
 298:	bl	13c <_ZN3GTM9GTM_fatalEPKcz>
 29c:	ldr	x0, [sp, #40]
 2a0:	ldp	x29, x30, [sp], #48
 2a4:	ret

00000000000002a8 <_ZN3GTM8xreallocEPvmb>:
 2a8:	stp	x29, x30, [sp, #-64]!
 2ac:	mov	x29, sp
 2b0:	str	x0, [sp, #40]
 2b4:	str	x1, [sp, #32]
 2b8:	strb	w2, [sp, #31]
 2bc:	ldr	x1, [sp, #32]
 2c0:	ldr	x0, [sp, #40]
 2c4:	bl	0 <realloc>
 2c8:	str	x0, [sp, #56]
 2cc:	ldr	x0, [sp, #56]
 2d0:	cmp	x0, #0x0
 2d4:	b.ne	2e8 <_ZN3GTM8xreallocEPvmb+0x40>  // b.any
 2d8:	ldr	x1, [sp, #32]
 2dc:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 2e0:	add	x0, x0, #0x0
 2e4:	bl	13c <_ZN3GTM9GTM_fatalEPKcz>
 2e8:	ldr	x0, [sp, #56]
 2ec:	ldp	x29, x30, [sp], #64
 2f0:	ret

sjlj.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_beginTransaction>:
   0:	mov	x1, sp
   4:	stp	x29, x30, [sp, #-176]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	stp	d8, d9, [sp, #96]
  24:	stp	d10, d11, [sp, #112]
  28:	stp	d12, d13, [sp, #128]
  2c:	stp	d14, d15, [sp, #144]
  30:	str	x1, [sp, #160]
  34:	mov	x1, sp
  38:	bl	0 <GTM_begin_transaction>
  3c:	ldp	x29, x30, [sp], #176
  40:	ret

0000000000000044 <GTM_longjmp>:
  44:	ldp	x19, x20, [x1, #16]
  48:	ldp	x21, x22, [x1, #32]
  4c:	ldp	x23, x24, [x1, #48]
  50:	ldp	x25, x26, [x1, #64]
  54:	ldp	x27, x28, [x1, #80]
  58:	ldp	d8, d9, [x1, #96]
  5c:	ldp	d10, d11, [x1, #112]
  60:	ldp	d12, d13, [x1, #128]
  64:	ldp	d14, d15, [x1, #144]
  68:	ldr	x3, [x1, #160]
  6c:	ldp	x29, x30, [x1]
  70:	mov	sp, x3
  74:	br	x30

tls.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	x0, sp, #0x10
   c:	sub	x0, x0, #0x100
  10:	add	sp, sp, #0x10
  14:	ret

method-serial.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
       0:	mrs	x1, tpidr_el0
       4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
       8:	ldr	x0, [x0]
       c:	add	x0, x1, x0
      10:	ldr	x0, [x0]
      14:	ret

0000000000000018 <_ZN3GTML8abi_dispEv>:
      18:	mrs	x1, tpidr_el0
      1c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      20:	ldr	x0, [x0]
      24:	add	x0, x1, x0
      28:	ldr	x0, [x0, #8]
      2c:	ret

0000000000000030 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>:
      30:	sub	sp, sp, #0x10
      34:	str	x0, [sp, #8]
      38:	mrs	x1, tpidr_el0
      3c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      40:	ldr	x0, [x0]
      44:	add	x0, x1, x0
      48:	ldr	x1, [sp, #8]
      4c:	str	x1, [x0, #8]
      50:	nop
      54:	add	sp, sp, #0x10
      58:	ret

000000000000005c <__cxa_pure_virtual>:
      5c:	stp	x29, x30, [sp, #-16]!
      60:	mov	x29, sp
      64:	bl	0 <abort>

0000000000000068 <_ZN12_GLOBAL__N_19serial_mg4initEv>:
      68:	sub	sp, sp, #0x10
      6c:	str	x0, [sp, #8]
      70:	nop
      74:	add	sp, sp, #0x10
      78:	ret

000000000000007c <_ZN12_GLOBAL__N_19serial_mg4finiEv>:
      7c:	sub	sp, sp, #0x10
      80:	str	x0, [sp, #8]
      84:	nop
      88:	add	sp, sp, #0x10
      8c:	ret

0000000000000090 <_ZN12_GLOBAL__N_118serialirr_dispatchC1Ev>:
      90:	stp	x29, x30, [sp, #-32]!
      94:	mov	x29, sp
      98:	str	x0, [sp, #24]
      9c:	ldr	x7, [sp, #24]
      a0:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
      a4:	add	x6, x0, #0x0
      a8:	mov	w5, #0x3                   	// #3
      ac:	mov	w4, #0x0                   	// #0
      b0:	mov	w3, #0x1                   	// #1
      b4:	mov	w2, #0x1                   	// #1
      b8:	mov	w1, #0x0                   	// #0
      bc:	mov	x0, x7
      c0:	bl	0 <_ZN3GTML7gtm_thrEv>
      c4:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
      c8:	add	x1, x0, #0x0
      cc:	ldr	x0, [sp, #24]
      d0:	str	x1, [x0]
      d4:	nop
      d8:	ldp	x29, x30, [sp], #32
      dc:	ret

00000000000000e0 <_ZN12_GLOBAL__N_118serialirr_dispatchC2EbbbbjPN3GTM12method_groupE>:
      e0:	stp	x29, x30, [sp, #-48]!
      e4:	mov	x29, sp
      e8:	str	x0, [sp, #40]
      ec:	strb	w1, [sp, #39]
      f0:	strb	w2, [sp, #38]
      f4:	strb	w3, [sp, #37]
      f8:	strb	w4, [sp, #36]
      fc:	str	w5, [sp, #32]
     100:	str	x6, [sp, #24]
     104:	ldr	x0, [sp, #40]
     108:	ldr	x6, [sp, #24]
     10c:	ldr	w5, [sp, #32]
     110:	ldrb	w4, [sp, #36]
     114:	ldrb	w3, [sp, #37]
     118:	ldrb	w2, [sp, #38]
     11c:	ldrb	w1, [sp, #39]
     120:	bl	0 <_ZN3GTML7gtm_thrEv>
     124:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     128:	add	x1, x0, #0x0
     12c:	ldr	x0, [sp, #40]
     130:	str	x1, [x0]
     134:	nop
     138:	ldp	x29, x30, [sp], #48
     13c:	ret

0000000000000140 <_ZN12_GLOBAL__N_118serialirr_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     140:	stp	x29, x30, [sp, #-64]!
     144:	mov	x29, sp
     148:	str	x0, [sp, #56]
     14c:	str	x1, [sp, #48]
     150:	str	x2, [sp, #40]
     154:	strb	w3, [sp, #39]
     158:	str	w4, [sp, #32]
     15c:	str	w5, [sp, #28]
     160:	ldrb	w0, [sp, #39]
     164:	eor	w0, w0, #0x1
     168:	and	w0, w0, #0xff
     16c:	cmp	w0, #0x0
     170:	b.eq	188 <_ZN12_GLOBAL__N_118serialirr_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x48>  // b.none
     174:	ldr	x2, [sp, #40]
     178:	ldr	x1, [sp, #48]
     17c:	ldr	x0, [sp, #56]
     180:	bl	0 <memcpy>
     184:	b	198 <_ZN12_GLOBAL__N_118serialirr_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58>
     188:	ldr	x2, [sp, #40]
     18c:	ldr	x1, [sp, #48]
     190:	ldr	x0, [sp, #56]
     194:	bl	0 <memmove>
     198:	nop
     19c:	ldp	x29, x30, [sp], #64
     1a0:	ret

00000000000001a4 <_ZN12_GLOBAL__N_118serialirr_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>:
     1a4:	stp	x29, x30, [sp, #-48]!
     1a8:	mov	x29, sp
     1ac:	str	x0, [sp, #40]
     1b0:	str	w1, [sp, #36]
     1b4:	str	x2, [sp, #24]
     1b8:	str	w3, [sp, #32]
     1bc:	ldr	x2, [sp, #24]
     1c0:	ldr	w1, [sp, #36]
     1c4:	ldr	x0, [sp, #40]
     1c8:	bl	0 <memset>
     1cc:	nop
     1d0:	ldp	x29, x30, [sp], #48
     1d4:	ret

00000000000001d8 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU1EPKh>:
     1d8:	stp	x29, x30, [sp, #-32]!
     1dc:	mov	x29, sp
     1e0:	str	x0, [sp, #24]
     1e4:	str	x1, [sp, #16]
     1e8:	mov	w1, #0x1                   	// #1
     1ec:	ldr	x0, [sp, #16]
     1f0:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     1f4:	and	w0, w0, #0xff
     1f8:	ldp	x29, x30, [sp], #32
     1fc:	ret

0000000000000200 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU1EPKh>:
     200:	stp	x29, x30, [sp, #-32]!
     204:	mov	x29, sp
     208:	str	x0, [sp, #24]
     20c:	str	x1, [sp, #16]
     210:	mov	w1, #0x2                   	// #2
     214:	ldr	x0, [sp, #16]
     218:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     21c:	and	w0, w0, #0xff
     220:	ldp	x29, x30, [sp], #32
     224:	ret

0000000000000228 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU1EPKh>:
     228:	stp	x29, x30, [sp, #-32]!
     22c:	mov	x29, sp
     230:	str	x0, [sp, #24]
     234:	str	x1, [sp, #16]
     238:	mov	w1, #0x3                   	// #3
     23c:	ldr	x0, [sp, #16]
     240:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     244:	and	w0, w0, #0xff
     248:	ldp	x29, x30, [sp], #32
     24c:	ret

0000000000000250 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU1EPKh>:
     250:	stp	x29, x30, [sp, #-32]!
     254:	mov	x29, sp
     258:	str	x0, [sp, #24]
     25c:	str	x1, [sp, #16]
     260:	mov	w1, #0x4                   	// #4
     264:	ldr	x0, [sp, #16]
     268:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     26c:	and	w0, w0, #0xff
     270:	ldp	x29, x30, [sp], #32
     274:	ret

0000000000000278 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU1EPhh>:
     278:	stp	x29, x30, [sp, #-48]!
     27c:	mov	x29, sp
     280:	str	x0, [sp, #40]
     284:	str	x1, [sp, #32]
     288:	strb	w2, [sp, #31]
     28c:	mov	w2, #0x5                   	// #5
     290:	ldrb	w1, [sp, #31]
     294:	ldr	x0, [sp, #32]
     298:	bl	3090 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     29c:	nop
     2a0:	ldp	x29, x30, [sp], #48
     2a4:	ret

00000000000002a8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU1EPhh>:
     2a8:	stp	x29, x30, [sp, #-48]!
     2ac:	mov	x29, sp
     2b0:	str	x0, [sp, #40]
     2b4:	str	x1, [sp, #32]
     2b8:	strb	w2, [sp, #31]
     2bc:	mov	w2, #0x6                   	// #6
     2c0:	ldrb	w1, [sp, #31]
     2c4:	ldr	x0, [sp, #32]
     2c8:	bl	3090 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     2cc:	nop
     2d0:	ldp	x29, x30, [sp], #48
     2d4:	ret

00000000000002d8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU1EPhh>:
     2d8:	stp	x29, x30, [sp, #-48]!
     2dc:	mov	x29, sp
     2e0:	str	x0, [sp, #40]
     2e4:	str	x1, [sp, #32]
     2e8:	strb	w2, [sp, #31]
     2ec:	mov	w2, #0x7                   	// #7
     2f0:	ldrb	w1, [sp, #31]
     2f4:	ldr	x0, [sp, #32]
     2f8:	bl	3090 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     2fc:	nop
     300:	ldp	x29, x30, [sp], #48
     304:	ret

0000000000000308 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU2EPKt>:
     308:	stp	x29, x30, [sp, #-32]!
     30c:	mov	x29, sp
     310:	str	x0, [sp, #24]
     314:	str	x1, [sp, #16]
     318:	mov	w1, #0x1                   	// #1
     31c:	ldr	x0, [sp, #16]
     320:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     324:	and	w0, w0, #0xffff
     328:	ldp	x29, x30, [sp], #32
     32c:	ret

0000000000000330 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU2EPKt>:
     330:	stp	x29, x30, [sp, #-32]!
     334:	mov	x29, sp
     338:	str	x0, [sp, #24]
     33c:	str	x1, [sp, #16]
     340:	mov	w1, #0x2                   	// #2
     344:	ldr	x0, [sp, #16]
     348:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     34c:	and	w0, w0, #0xffff
     350:	ldp	x29, x30, [sp], #32
     354:	ret

0000000000000358 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU2EPKt>:
     358:	stp	x29, x30, [sp, #-32]!
     35c:	mov	x29, sp
     360:	str	x0, [sp, #24]
     364:	str	x1, [sp, #16]
     368:	mov	w1, #0x3                   	// #3
     36c:	ldr	x0, [sp, #16]
     370:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     374:	and	w0, w0, #0xffff
     378:	ldp	x29, x30, [sp], #32
     37c:	ret

0000000000000380 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU2EPKt>:
     380:	stp	x29, x30, [sp, #-32]!
     384:	mov	x29, sp
     388:	str	x0, [sp, #24]
     38c:	str	x1, [sp, #16]
     390:	mov	w1, #0x4                   	// #4
     394:	ldr	x0, [sp, #16]
     398:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     39c:	and	w0, w0, #0xffff
     3a0:	ldp	x29, x30, [sp], #32
     3a4:	ret

00000000000003a8 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU2EPtt>:
     3a8:	stp	x29, x30, [sp, #-48]!
     3ac:	mov	x29, sp
     3b0:	str	x0, [sp, #40]
     3b4:	str	x1, [sp, #32]
     3b8:	strh	w2, [sp, #30]
     3bc:	mov	w2, #0x5                   	// #5
     3c0:	ldrh	w1, [sp, #30]
     3c4:	ldr	x0, [sp, #32]
     3c8:	bl	30d4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     3cc:	nop
     3d0:	ldp	x29, x30, [sp], #48
     3d4:	ret

00000000000003d8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU2EPtt>:
     3d8:	stp	x29, x30, [sp, #-48]!
     3dc:	mov	x29, sp
     3e0:	str	x0, [sp, #40]
     3e4:	str	x1, [sp, #32]
     3e8:	strh	w2, [sp, #30]
     3ec:	mov	w2, #0x6                   	// #6
     3f0:	ldrh	w1, [sp, #30]
     3f4:	ldr	x0, [sp, #32]
     3f8:	bl	30d4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     3fc:	nop
     400:	ldp	x29, x30, [sp], #48
     404:	ret

0000000000000408 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU2EPtt>:
     408:	stp	x29, x30, [sp, #-48]!
     40c:	mov	x29, sp
     410:	str	x0, [sp, #40]
     414:	str	x1, [sp, #32]
     418:	strh	w2, [sp, #30]
     41c:	mov	w2, #0x7                   	// #7
     420:	ldrh	w1, [sp, #30]
     424:	ldr	x0, [sp, #32]
     428:	bl	30d4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     42c:	nop
     430:	ldp	x29, x30, [sp], #48
     434:	ret

0000000000000438 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU4EPKj>:
     438:	stp	x29, x30, [sp, #-32]!
     43c:	mov	x29, sp
     440:	str	x0, [sp, #24]
     444:	str	x1, [sp, #16]
     448:	mov	w1, #0x1                   	// #1
     44c:	ldr	x0, [sp, #16]
     450:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     454:	ldp	x29, x30, [sp], #32
     458:	ret

000000000000045c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU4EPKj>:
     45c:	stp	x29, x30, [sp, #-32]!
     460:	mov	x29, sp
     464:	str	x0, [sp, #24]
     468:	str	x1, [sp, #16]
     46c:	mov	w1, #0x2                   	// #2
     470:	ldr	x0, [sp, #16]
     474:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     478:	ldp	x29, x30, [sp], #32
     47c:	ret

0000000000000480 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU4EPKj>:
     480:	stp	x29, x30, [sp, #-32]!
     484:	mov	x29, sp
     488:	str	x0, [sp, #24]
     48c:	str	x1, [sp, #16]
     490:	mov	w1, #0x3                   	// #3
     494:	ldr	x0, [sp, #16]
     498:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     49c:	ldp	x29, x30, [sp], #32
     4a0:	ret

00000000000004a4 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU4EPKj>:
     4a4:	stp	x29, x30, [sp, #-32]!
     4a8:	mov	x29, sp
     4ac:	str	x0, [sp, #24]
     4b0:	str	x1, [sp, #16]
     4b4:	mov	w1, #0x4                   	// #4
     4b8:	ldr	x0, [sp, #16]
     4bc:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     4c0:	ldp	x29, x30, [sp], #32
     4c4:	ret

00000000000004c8 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU4EPjj>:
     4c8:	stp	x29, x30, [sp, #-48]!
     4cc:	mov	x29, sp
     4d0:	str	x0, [sp, #40]
     4d4:	str	x1, [sp, #32]
     4d8:	str	w2, [sp, #28]
     4dc:	mov	w2, #0x5                   	// #5
     4e0:	ldr	w1, [sp, #28]
     4e4:	ldr	x0, [sp, #32]
     4e8:	bl	3118 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     4ec:	nop
     4f0:	ldp	x29, x30, [sp], #48
     4f4:	ret

00000000000004f8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU4EPjj>:
     4f8:	stp	x29, x30, [sp, #-48]!
     4fc:	mov	x29, sp
     500:	str	x0, [sp, #40]
     504:	str	x1, [sp, #32]
     508:	str	w2, [sp, #28]
     50c:	mov	w2, #0x6                   	// #6
     510:	ldr	w1, [sp, #28]
     514:	ldr	x0, [sp, #32]
     518:	bl	3118 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     51c:	nop
     520:	ldp	x29, x30, [sp], #48
     524:	ret

0000000000000528 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU4EPjj>:
     528:	stp	x29, x30, [sp, #-48]!
     52c:	mov	x29, sp
     530:	str	x0, [sp, #40]
     534:	str	x1, [sp, #32]
     538:	str	w2, [sp, #28]
     53c:	mov	w2, #0x7                   	// #7
     540:	ldr	w1, [sp, #28]
     544:	ldr	x0, [sp, #32]
     548:	bl	3118 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     54c:	nop
     550:	ldp	x29, x30, [sp], #48
     554:	ret

0000000000000558 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU8EPKm>:
     558:	stp	x29, x30, [sp, #-32]!
     55c:	mov	x29, sp
     560:	str	x0, [sp, #24]
     564:	str	x1, [sp, #16]
     568:	mov	w1, #0x1                   	// #1
     56c:	ldr	x0, [sp, #16]
     570:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     574:	ldp	x29, x30, [sp], #32
     578:	ret

000000000000057c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU8EPKm>:
     57c:	stp	x29, x30, [sp, #-32]!
     580:	mov	x29, sp
     584:	str	x0, [sp, #24]
     588:	str	x1, [sp, #16]
     58c:	mov	w1, #0x2                   	// #2
     590:	ldr	x0, [sp, #16]
     594:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     598:	ldp	x29, x30, [sp], #32
     59c:	ret

00000000000005a0 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU8EPKm>:
     5a0:	stp	x29, x30, [sp, #-32]!
     5a4:	mov	x29, sp
     5a8:	str	x0, [sp, #24]
     5ac:	str	x1, [sp, #16]
     5b0:	mov	w1, #0x3                   	// #3
     5b4:	ldr	x0, [sp, #16]
     5b8:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     5bc:	ldp	x29, x30, [sp], #32
     5c0:	ret

00000000000005c4 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU8EPKm>:
     5c4:	stp	x29, x30, [sp, #-32]!
     5c8:	mov	x29, sp
     5cc:	str	x0, [sp, #24]
     5d0:	str	x1, [sp, #16]
     5d4:	mov	w1, #0x4                   	// #4
     5d8:	ldr	x0, [sp, #16]
     5dc:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     5e0:	ldp	x29, x30, [sp], #32
     5e4:	ret

00000000000005e8 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU8EPmm>:
     5e8:	stp	x29, x30, [sp, #-48]!
     5ec:	mov	x29, sp
     5f0:	str	x0, [sp, #40]
     5f4:	str	x1, [sp, #32]
     5f8:	str	x2, [sp, #24]
     5fc:	mov	w2, #0x5                   	// #5
     600:	ldr	x1, [sp, #24]
     604:	ldr	x0, [sp, #32]
     608:	bl	315c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     60c:	nop
     610:	ldp	x29, x30, [sp], #48
     614:	ret

0000000000000618 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU8EPmm>:
     618:	stp	x29, x30, [sp, #-48]!
     61c:	mov	x29, sp
     620:	str	x0, [sp, #40]
     624:	str	x1, [sp, #32]
     628:	str	x2, [sp, #24]
     62c:	mov	w2, #0x6                   	// #6
     630:	ldr	x1, [sp, #24]
     634:	ldr	x0, [sp, #32]
     638:	bl	315c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     63c:	nop
     640:	ldp	x29, x30, [sp], #48
     644:	ret

0000000000000648 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU8EPmm>:
     648:	stp	x29, x30, [sp, #-48]!
     64c:	mov	x29, sp
     650:	str	x0, [sp, #40]
     654:	str	x1, [sp, #32]
     658:	str	x2, [sp, #24]
     65c:	mov	w2, #0x7                   	// #7
     660:	ldr	x1, [sp, #24]
     664:	ldr	x0, [sp, #32]
     668:	bl	315c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     66c:	nop
     670:	ldp	x29, x30, [sp], #48
     674:	ret

0000000000000678 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_RFEPKf>:
     678:	stp	x29, x30, [sp, #-32]!
     67c:	mov	x29, sp
     680:	str	x0, [sp, #24]
     684:	str	x1, [sp, #16]
     688:	mov	w1, #0x1                   	// #1
     68c:	ldr	x0, [sp, #16]
     690:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     694:	ldp	x29, x30, [sp], #32
     698:	ret

000000000000069c <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaRFEPKf>:
     69c:	stp	x29, x30, [sp, #-32]!
     6a0:	mov	x29, sp
     6a4:	str	x0, [sp, #24]
     6a8:	str	x1, [sp, #16]
     6ac:	mov	w1, #0x2                   	// #2
     6b0:	ldr	x0, [sp, #16]
     6b4:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     6b8:	ldp	x29, x30, [sp], #32
     6bc:	ret

00000000000006c0 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaWFEPKf>:
     6c0:	stp	x29, x30, [sp, #-32]!
     6c4:	mov	x29, sp
     6c8:	str	x0, [sp, #24]
     6cc:	str	x1, [sp, #16]
     6d0:	mov	w1, #0x3                   	// #3
     6d4:	ldr	x0, [sp, #16]
     6d8:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     6dc:	ldp	x29, x30, [sp], #32
     6e0:	ret

00000000000006e4 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RfWFEPKf>:
     6e4:	stp	x29, x30, [sp, #-32]!
     6e8:	mov	x29, sp
     6ec:	str	x0, [sp, #24]
     6f0:	str	x1, [sp, #16]
     6f4:	mov	w1, #0x4                   	// #4
     6f8:	ldr	x0, [sp, #16]
     6fc:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     700:	ldp	x29, x30, [sp], #32
     704:	ret

0000000000000708 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_WFEPff>:
     708:	stp	x29, x30, [sp, #-48]!
     70c:	mov	x29, sp
     710:	str	x0, [sp, #40]
     714:	str	x1, [sp, #32]
     718:	str	s0, [sp, #28]
     71c:	mov	w1, #0x5                   	// #5
     720:	ldr	s0, [sp, #28]
     724:	ldr	x0, [sp, #32]
     728:	bl	31a0 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     72c:	nop
     730:	ldp	x29, x30, [sp], #48
     734:	ret

0000000000000738 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaRFEPff>:
     738:	stp	x29, x30, [sp, #-48]!
     73c:	mov	x29, sp
     740:	str	x0, [sp, #40]
     744:	str	x1, [sp, #32]
     748:	str	s0, [sp, #28]
     74c:	mov	w1, #0x6                   	// #6
     750:	ldr	s0, [sp, #28]
     754:	ldr	x0, [sp, #32]
     758:	bl	31a0 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     75c:	nop
     760:	ldp	x29, x30, [sp], #48
     764:	ret

0000000000000768 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaWFEPff>:
     768:	stp	x29, x30, [sp, #-48]!
     76c:	mov	x29, sp
     770:	str	x0, [sp, #40]
     774:	str	x1, [sp, #32]
     778:	str	s0, [sp, #28]
     77c:	mov	w1, #0x7                   	// #7
     780:	ldr	s0, [sp, #28]
     784:	ldr	x0, [sp, #32]
     788:	bl	31a0 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     78c:	nop
     790:	ldp	x29, x30, [sp], #48
     794:	ret

0000000000000798 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_RDEPKd>:
     798:	stp	x29, x30, [sp, #-32]!
     79c:	mov	x29, sp
     7a0:	str	x0, [sp, #24]
     7a4:	str	x1, [sp, #16]
     7a8:	mov	w1, #0x1                   	// #1
     7ac:	ldr	x0, [sp, #16]
     7b0:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     7b4:	ldp	x29, x30, [sp], #32
     7b8:	ret

00000000000007bc <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaRDEPKd>:
     7bc:	stp	x29, x30, [sp, #-32]!
     7c0:	mov	x29, sp
     7c4:	str	x0, [sp, #24]
     7c8:	str	x1, [sp, #16]
     7cc:	mov	w1, #0x2                   	// #2
     7d0:	ldr	x0, [sp, #16]
     7d4:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     7d8:	ldp	x29, x30, [sp], #32
     7dc:	ret

00000000000007e0 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaWDEPKd>:
     7e0:	stp	x29, x30, [sp, #-32]!
     7e4:	mov	x29, sp
     7e8:	str	x0, [sp, #24]
     7ec:	str	x1, [sp, #16]
     7f0:	mov	w1, #0x3                   	// #3
     7f4:	ldr	x0, [sp, #16]
     7f8:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     7fc:	ldp	x29, x30, [sp], #32
     800:	ret

0000000000000804 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RfWDEPKd>:
     804:	stp	x29, x30, [sp, #-32]!
     808:	mov	x29, sp
     80c:	str	x0, [sp, #24]
     810:	str	x1, [sp, #16]
     814:	mov	w1, #0x4                   	// #4
     818:	ldr	x0, [sp, #16]
     81c:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     820:	ldp	x29, x30, [sp], #32
     824:	ret

0000000000000828 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_WDEPdd>:
     828:	stp	x29, x30, [sp, #-48]!
     82c:	mov	x29, sp
     830:	str	x0, [sp, #40]
     834:	str	x1, [sp, #32]
     838:	str	d0, [sp, #24]
     83c:	mov	w1, #0x5                   	// #5
     840:	ldr	d0, [sp, #24]
     844:	ldr	x0, [sp, #32]
     848:	bl	31e4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     84c:	nop
     850:	ldp	x29, x30, [sp], #48
     854:	ret

0000000000000858 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaRDEPdd>:
     858:	stp	x29, x30, [sp, #-48]!
     85c:	mov	x29, sp
     860:	str	x0, [sp, #40]
     864:	str	x1, [sp, #32]
     868:	str	d0, [sp, #24]
     86c:	mov	w1, #0x6                   	// #6
     870:	ldr	d0, [sp, #24]
     874:	ldr	x0, [sp, #32]
     878:	bl	31e4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     87c:	nop
     880:	ldp	x29, x30, [sp], #48
     884:	ret

0000000000000888 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaWDEPdd>:
     888:	stp	x29, x30, [sp, #-48]!
     88c:	mov	x29, sp
     890:	str	x0, [sp, #40]
     894:	str	x1, [sp, #32]
     898:	str	d0, [sp, #24]
     89c:	mov	w1, #0x7                   	// #7
     8a0:	ldr	d0, [sp, #24]
     8a4:	ldr	x0, [sp, #32]
     8a8:	bl	31e4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     8ac:	nop
     8b0:	ldp	x29, x30, [sp], #48
     8b4:	ret

00000000000008b8 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_REEPKe>:
     8b8:	stp	x29, x30, [sp, #-32]!
     8bc:	mov	x29, sp
     8c0:	str	x0, [sp, #24]
     8c4:	str	x1, [sp, #16]
     8c8:	mov	w1, #0x1                   	// #1
     8cc:	ldr	x0, [sp, #16]
     8d0:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     8d4:	ldp	x29, x30, [sp], #32
     8d8:	ret

00000000000008dc <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaREEPKe>:
     8dc:	stp	x29, x30, [sp, #-32]!
     8e0:	mov	x29, sp
     8e4:	str	x0, [sp, #24]
     8e8:	str	x1, [sp, #16]
     8ec:	mov	w1, #0x2                   	// #2
     8f0:	ldr	x0, [sp, #16]
     8f4:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     8f8:	ldp	x29, x30, [sp], #32
     8fc:	ret

0000000000000900 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaWEEPKe>:
     900:	stp	x29, x30, [sp, #-32]!
     904:	mov	x29, sp
     908:	str	x0, [sp, #24]
     90c:	str	x1, [sp, #16]
     910:	mov	w1, #0x3                   	// #3
     914:	ldr	x0, [sp, #16]
     918:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     91c:	ldp	x29, x30, [sp], #32
     920:	ret

0000000000000924 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RfWEEPKe>:
     924:	stp	x29, x30, [sp, #-32]!
     928:	mov	x29, sp
     92c:	str	x0, [sp, #24]
     930:	str	x1, [sp, #16]
     934:	mov	w1, #0x4                   	// #4
     938:	ldr	x0, [sp, #16]
     93c:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     940:	ldp	x29, x30, [sp], #32
     944:	ret

0000000000000948 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_WEEPee>:
     948:	stp	x29, x30, [sp, #-48]!
     94c:	mov	x29, sp
     950:	str	x0, [sp, #40]
     954:	str	x1, [sp, #32]
     958:	str	q0, [sp, #16]
     95c:	mov	w1, #0x5                   	// #5
     960:	ldr	q0, [sp, #16]
     964:	ldr	x0, [sp, #32]
     968:	bl	3228 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     96c:	nop
     970:	ldp	x29, x30, [sp], #48
     974:	ret

0000000000000978 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaREEPee>:
     978:	stp	x29, x30, [sp, #-48]!
     97c:	mov	x29, sp
     980:	str	x0, [sp, #40]
     984:	str	x1, [sp, #32]
     988:	str	q0, [sp, #16]
     98c:	mov	w1, #0x6                   	// #6
     990:	ldr	q0, [sp, #16]
     994:	ldr	x0, [sp, #32]
     998:	bl	3228 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     99c:	nop
     9a0:	ldp	x29, x30, [sp], #48
     9a4:	ret

00000000000009a8 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaWEEPee>:
     9a8:	stp	x29, x30, [sp, #-48]!
     9ac:	mov	x29, sp
     9b0:	str	x0, [sp, #40]
     9b4:	str	x1, [sp, #32]
     9b8:	str	q0, [sp, #16]
     9bc:	mov	w1, #0x7                   	// #7
     9c0:	ldr	q0, [sp, #16]
     9c4:	ldr	x0, [sp, #32]
     9c8:	bl	3228 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     9cc:	nop
     9d0:	ldp	x29, x30, [sp], #48
     9d4:	ret

00000000000009d8 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RCFEPKCf>:
     9d8:	stp	x29, x30, [sp, #-32]!
     9dc:	mov	x29, sp
     9e0:	str	x0, [sp, #24]
     9e4:	str	x1, [sp, #16]
     9e8:	mov	w1, #0x1                   	// #1
     9ec:	ldr	x0, [sp, #16]
     9f0:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     9f4:	fmov	s2, s0
     9f8:	fmov	s0, s1
     9fc:	fmov	s1, s0
     a00:	fmov	s0, s2
     a04:	ldp	x29, x30, [sp], #32
     a08:	ret

0000000000000a0c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRCFEPKCf>:
     a0c:	stp	x29, x30, [sp, #-32]!
     a10:	mov	x29, sp
     a14:	str	x0, [sp, #24]
     a18:	str	x1, [sp, #16]
     a1c:	mov	w1, #0x2                   	// #2
     a20:	ldr	x0, [sp, #16]
     a24:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     a28:	fmov	s2, s0
     a2c:	fmov	s0, s1
     a30:	fmov	s1, s0
     a34:	fmov	s0, s2
     a38:	ldp	x29, x30, [sp], #32
     a3c:	ret

0000000000000a40 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWCFEPKCf>:
     a40:	stp	x29, x30, [sp, #-32]!
     a44:	mov	x29, sp
     a48:	str	x0, [sp, #24]
     a4c:	str	x1, [sp, #16]
     a50:	mov	w1, #0x3                   	// #3
     a54:	ldr	x0, [sp, #16]
     a58:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     a5c:	fmov	s2, s0
     a60:	fmov	s0, s1
     a64:	fmov	s1, s0
     a68:	fmov	s0, s2
     a6c:	ldp	x29, x30, [sp], #32
     a70:	ret

0000000000000a74 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWCFEPKCf>:
     a74:	stp	x29, x30, [sp, #-32]!
     a78:	mov	x29, sp
     a7c:	str	x0, [sp, #24]
     a80:	str	x1, [sp, #16]
     a84:	mov	w1, #0x4                   	// #4
     a88:	ldr	x0, [sp, #16]
     a8c:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     a90:	fmov	s2, s0
     a94:	fmov	s0, s1
     a98:	fmov	s1, s0
     a9c:	fmov	s0, s2
     aa0:	ldp	x29, x30, [sp], #32
     aa4:	ret

0000000000000aa8 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WCFEPCfS1_>:
     aa8:	stp	x29, x30, [sp, #-48]!
     aac:	mov	x29, sp
     ab0:	str	x0, [sp, #40]
     ab4:	str	x1, [sp, #32]
     ab8:	fmov	s2, s0
     abc:	fmov	s0, s1
     ac0:	fmov	s1, s2
     ac4:	str	s1, [sp, #24]
     ac8:	str	s0, [sp, #28]
     acc:	ldr	s0, [sp, #24]
     ad0:	ldr	s1, [sp, #28]
     ad4:	mov	w1, #0x5                   	// #5
     ad8:	ldr	x0, [sp, #32]
     adc:	bl	327c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     ae0:	nop
     ae4:	ldp	x29, x30, [sp], #48
     ae8:	ret

0000000000000aec <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRCFEPCfS1_>:
     aec:	stp	x29, x30, [sp, #-48]!
     af0:	mov	x29, sp
     af4:	str	x0, [sp, #40]
     af8:	str	x1, [sp, #32]
     afc:	fmov	s2, s0
     b00:	fmov	s0, s1
     b04:	fmov	s1, s2
     b08:	str	s1, [sp, #24]
     b0c:	str	s0, [sp, #28]
     b10:	ldr	s0, [sp, #24]
     b14:	ldr	s1, [sp, #28]
     b18:	mov	w1, #0x6                   	// #6
     b1c:	ldr	x0, [sp, #32]
     b20:	bl	327c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     b24:	nop
     b28:	ldp	x29, x30, [sp], #48
     b2c:	ret

0000000000000b30 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWCFEPCfS1_>:
     b30:	stp	x29, x30, [sp, #-48]!
     b34:	mov	x29, sp
     b38:	str	x0, [sp, #40]
     b3c:	str	x1, [sp, #32]
     b40:	fmov	s2, s0
     b44:	fmov	s0, s1
     b48:	fmov	s1, s2
     b4c:	str	s1, [sp, #24]
     b50:	str	s0, [sp, #28]
     b54:	ldr	s0, [sp, #24]
     b58:	ldr	s1, [sp, #28]
     b5c:	mov	w1, #0x7                   	// #7
     b60:	ldr	x0, [sp, #32]
     b64:	bl	327c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     b68:	nop
     b6c:	ldp	x29, x30, [sp], #48
     b70:	ret

0000000000000b74 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RCDEPKCd>:
     b74:	stp	x29, x30, [sp, #-32]!
     b78:	mov	x29, sp
     b7c:	str	x0, [sp, #24]
     b80:	str	x1, [sp, #16]
     b84:	mov	w1, #0x1                   	// #1
     b88:	ldr	x0, [sp, #16]
     b8c:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     b90:	fmov	d2, d0
     b94:	fmov	d0, d1
     b98:	fmov	d1, d0
     b9c:	fmov	d0, d2
     ba0:	ldp	x29, x30, [sp], #32
     ba4:	ret

0000000000000ba8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRCDEPKCd>:
     ba8:	stp	x29, x30, [sp, #-32]!
     bac:	mov	x29, sp
     bb0:	str	x0, [sp, #24]
     bb4:	str	x1, [sp, #16]
     bb8:	mov	w1, #0x2                   	// #2
     bbc:	ldr	x0, [sp, #16]
     bc0:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     bc4:	fmov	d2, d0
     bc8:	fmov	d0, d1
     bcc:	fmov	d1, d0
     bd0:	fmov	d0, d2
     bd4:	ldp	x29, x30, [sp], #32
     bd8:	ret

0000000000000bdc <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWCDEPKCd>:
     bdc:	stp	x29, x30, [sp, #-32]!
     be0:	mov	x29, sp
     be4:	str	x0, [sp, #24]
     be8:	str	x1, [sp, #16]
     bec:	mov	w1, #0x3                   	// #3
     bf0:	ldr	x0, [sp, #16]
     bf4:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     bf8:	fmov	d2, d0
     bfc:	fmov	d0, d1
     c00:	fmov	d1, d0
     c04:	fmov	d0, d2
     c08:	ldp	x29, x30, [sp], #32
     c0c:	ret

0000000000000c10 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWCDEPKCd>:
     c10:	stp	x29, x30, [sp, #-32]!
     c14:	mov	x29, sp
     c18:	str	x0, [sp, #24]
     c1c:	str	x1, [sp, #16]
     c20:	mov	w1, #0x4                   	// #4
     c24:	ldr	x0, [sp, #16]
     c28:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     c2c:	fmov	d2, d0
     c30:	fmov	d0, d1
     c34:	fmov	d1, d0
     c38:	fmov	d0, d2
     c3c:	ldp	x29, x30, [sp], #32
     c40:	ret

0000000000000c44 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WCDEPCdS1_>:
     c44:	stp	x29, x30, [sp, #-48]!
     c48:	mov	x29, sp
     c4c:	str	x0, [sp, #40]
     c50:	str	x1, [sp, #32]
     c54:	fmov	d2, d0
     c58:	fmov	d0, d1
     c5c:	fmov	d1, d2
     c60:	str	d1, [sp, #16]
     c64:	str	d0, [sp, #24]
     c68:	ldr	d0, [sp, #16]
     c6c:	ldr	d1, [sp, #24]
     c70:	mov	w1, #0x5                   	// #5
     c74:	ldr	x0, [sp, #32]
     c78:	bl	32e8 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     c7c:	nop
     c80:	ldp	x29, x30, [sp], #48
     c84:	ret

0000000000000c88 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRCDEPCdS1_>:
     c88:	stp	x29, x30, [sp, #-48]!
     c8c:	mov	x29, sp
     c90:	str	x0, [sp, #40]
     c94:	str	x1, [sp, #32]
     c98:	fmov	d2, d0
     c9c:	fmov	d0, d1
     ca0:	fmov	d1, d2
     ca4:	str	d1, [sp, #16]
     ca8:	str	d0, [sp, #24]
     cac:	ldr	d0, [sp, #16]
     cb0:	ldr	d1, [sp, #24]
     cb4:	mov	w1, #0x6                   	// #6
     cb8:	ldr	x0, [sp, #32]
     cbc:	bl	32e8 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     cc0:	nop
     cc4:	ldp	x29, x30, [sp], #48
     cc8:	ret

0000000000000ccc <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWCDEPCdS1_>:
     ccc:	stp	x29, x30, [sp, #-48]!
     cd0:	mov	x29, sp
     cd4:	str	x0, [sp, #40]
     cd8:	str	x1, [sp, #32]
     cdc:	fmov	d2, d0
     ce0:	fmov	d0, d1
     ce4:	fmov	d1, d2
     ce8:	str	d1, [sp, #16]
     cec:	str	d0, [sp, #24]
     cf0:	ldr	d0, [sp, #16]
     cf4:	ldr	d1, [sp, #24]
     cf8:	mov	w1, #0x7                   	// #7
     cfc:	ldr	x0, [sp, #32]
     d00:	bl	32e8 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     d04:	nop
     d08:	ldp	x29, x30, [sp], #48
     d0c:	ret

0000000000000d10 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RCEEPKCe>:
     d10:	stp	x29, x30, [sp, #-32]!
     d14:	mov	x29, sp
     d18:	str	x0, [sp, #24]
     d1c:	str	x1, [sp, #16]
     d20:	mov	w1, #0x1                   	// #1
     d24:	ldr	x0, [sp, #16]
     d28:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     d2c:	mov	v2.16b, v0.16b
     d30:	mov	v0.16b, v1.16b
     d34:	mov	v4.16b, v2.16b
     d38:	mov	v2.16b, v0.16b
     d3c:	mov	v0.16b, v4.16b
     d40:	mov	v1.16b, v2.16b
     d44:	ldp	x29, x30, [sp], #32
     d48:	ret

0000000000000d4c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRCEEPKCe>:
     d4c:	stp	x29, x30, [sp, #-32]!
     d50:	mov	x29, sp
     d54:	str	x0, [sp, #24]
     d58:	str	x1, [sp, #16]
     d5c:	mov	w1, #0x2                   	// #2
     d60:	ldr	x0, [sp, #16]
     d64:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     d68:	mov	v2.16b, v0.16b
     d6c:	mov	v0.16b, v1.16b
     d70:	mov	v4.16b, v2.16b
     d74:	mov	v2.16b, v0.16b
     d78:	mov	v0.16b, v4.16b
     d7c:	mov	v1.16b, v2.16b
     d80:	ldp	x29, x30, [sp], #32
     d84:	ret

0000000000000d88 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWCEEPKCe>:
     d88:	stp	x29, x30, [sp, #-32]!
     d8c:	mov	x29, sp
     d90:	str	x0, [sp, #24]
     d94:	str	x1, [sp, #16]
     d98:	mov	w1, #0x3                   	// #3
     d9c:	ldr	x0, [sp, #16]
     da0:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     da4:	mov	v2.16b, v0.16b
     da8:	mov	v0.16b, v1.16b
     dac:	mov	v4.16b, v2.16b
     db0:	mov	v2.16b, v0.16b
     db4:	mov	v0.16b, v4.16b
     db8:	mov	v1.16b, v2.16b
     dbc:	ldp	x29, x30, [sp], #32
     dc0:	ret

0000000000000dc4 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWCEEPKCe>:
     dc4:	stp	x29, x30, [sp, #-32]!
     dc8:	mov	x29, sp
     dcc:	str	x0, [sp, #24]
     dd0:	str	x1, [sp, #16]
     dd4:	mov	w1, #0x4                   	// #4
     dd8:	ldr	x0, [sp, #16]
     ddc:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     de0:	mov	v2.16b, v0.16b
     de4:	mov	v0.16b, v1.16b
     de8:	mov	v4.16b, v2.16b
     dec:	mov	v2.16b, v0.16b
     df0:	mov	v0.16b, v4.16b
     df4:	mov	v1.16b, v2.16b
     df8:	ldp	x29, x30, [sp], #32
     dfc:	ret

0000000000000e00 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WCEEPCeS1_>:
     e00:	stp	x29, x30, [sp, #-64]!
     e04:	mov	x29, sp
     e08:	str	x0, [sp, #56]
     e0c:	str	x1, [sp, #48]
     e10:	mov	v2.16b, v0.16b
     e14:	mov	v0.16b, v1.16b
     e18:	str	q2, [sp, #16]
     e1c:	str	q0, [sp, #32]
     e20:	ldr	q0, [sp, #16]
     e24:	ldr	q2, [sp, #32]
     e28:	mov	w1, #0x5                   	// #5
     e2c:	mov	v1.16b, v2.16b
     e30:	ldr	x0, [sp, #48]
     e34:	bl	3358 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     e38:	nop
     e3c:	ldp	x29, x30, [sp], #64
     e40:	ret

0000000000000e44 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRCEEPCeS1_>:
     e44:	stp	x29, x30, [sp, #-64]!
     e48:	mov	x29, sp
     e4c:	str	x0, [sp, #56]
     e50:	str	x1, [sp, #48]
     e54:	mov	v2.16b, v0.16b
     e58:	mov	v0.16b, v1.16b
     e5c:	str	q2, [sp, #16]
     e60:	str	q0, [sp, #32]
     e64:	ldr	q0, [sp, #16]
     e68:	ldr	q2, [sp, #32]
     e6c:	mov	w1, #0x6                   	// #6
     e70:	mov	v1.16b, v2.16b
     e74:	ldr	x0, [sp, #48]
     e78:	bl	3358 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     e7c:	nop
     e80:	ldp	x29, x30, [sp], #64
     e84:	ret

0000000000000e88 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWCEEPCeS1_>:
     e88:	stp	x29, x30, [sp, #-64]!
     e8c:	mov	x29, sp
     e90:	str	x0, [sp, #56]
     e94:	str	x1, [sp, #48]
     e98:	mov	v2.16b, v0.16b
     e9c:	mov	v0.16b, v1.16b
     ea0:	str	q2, [sp, #16]
     ea4:	str	q0, [sp, #32]
     ea8:	ldr	q0, [sp, #16]
     eac:	ldr	q2, [sp, #32]
     eb0:	mov	w1, #0x7                   	// #7
     eb4:	mov	v1.16b, v2.16b
     eb8:	ldr	x0, [sp, #48]
     ebc:	bl	3358 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
     ec0:	nop
     ec4:	ldp	x29, x30, [sp], #64
     ec8:	ret

0000000000000ecc <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     ecc:	stp	x29, x30, [sp, #-64]!
     ed0:	mov	x29, sp
     ed4:	str	x0, [sp, #56]
     ed8:	str	x1, [sp, #48]
     edc:	str	x2, [sp, #40]
     ee0:	str	x3, [sp, #32]
     ee4:	strb	w4, [sp, #31]
     ee8:	str	w5, [sp, #24]
     eec:	str	w6, [sp, #20]
     ef0:	ldr	x0, [sp, #32]
     ef4:	cmp	x0, #0x0
     ef8:	b.eq	f18 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4c>  // b.none
     efc:	ldr	w5, [sp, #20]
     f00:	ldr	w4, [sp, #24]
     f04:	ldrb	w3, [sp, #31]
     f08:	ldr	x2, [sp, #32]
     f0c:	ldr	x1, [sp, #40]
     f10:	ldr	x0, [sp, #48]
     f14:	bl	140 <_ZN12_GLOBAL__N_118serialirr_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>
     f18:	nop
     f1c:	ldp	x29, x30, [sp], #64
     f20:	ret

0000000000000f24 <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
     f24:	stp	x29, x30, [sp, #-48]!
     f28:	mov	x29, sp
     f2c:	str	x0, [sp, #40]
     f30:	str	x1, [sp, #32]
     f34:	str	w2, [sp, #28]
     f38:	str	x3, [sp, #16]
     f3c:	str	w4, [sp, #24]
     f40:	ldr	x0, [sp, #16]
     f44:	cmp	x0, #0x0
     f48:	b.eq	f60 <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
     f4c:	ldr	w3, [sp, #24]
     f50:	ldr	x2, [sp, #16]
     f54:	ldr	w1, [sp, #28]
     f58:	ldr	x0, [sp, #32]
     f5c:	bl	1a4 <_ZN12_GLOBAL__N_118serialirr_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>
     f60:	nop
     f64:	ldp	x29, x30, [sp], #48
     f68:	ret

0000000000000f6c <_ZN12_GLOBAL__N_118serialirr_dispatch16begin_or_restartEv>:
     f6c:	sub	sp, sp, #0x10
     f70:	str	x0, [sp, #8]
     f74:	mov	w0, #0xa                   	// #10
     f78:	add	sp, sp, #0x10
     f7c:	ret

0000000000000f80 <_ZN12_GLOBAL__N_118serialirr_dispatch9trycommitERm>:
     f80:	sub	sp, sp, #0x10
     f84:	str	x0, [sp, #8]
     f88:	str	x1, [sp]
     f8c:	mov	w0, #0x1                   	// #1
     f90:	add	sp, sp, #0x10
     f94:	ret

0000000000000f98 <_ZN12_GLOBAL__N_118serialirr_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     f98:	stp	x29, x30, [sp, #-32]!
     f9c:	mov	x29, sp
     fa0:	str	x0, [sp, #24]
     fa4:	str	x1, [sp, #16]
     fa8:	bl	0 <abort>

0000000000000fac <_ZN12_GLOBAL__N_118serialirr_dispatch20snapshot_most_recentEv>:
     fac:	sub	sp, sp, #0x10
     fb0:	str	x0, [sp, #8]
     fb4:	mov	w0, #0x1                   	// #1
     fb8:	add	sp, sp, #0x10
     fbc:	ret

0000000000000fc0 <_ZN12_GLOBAL__N_118serialirr_dispatch26closed_nesting_alternativeEv>:
     fc0:	stp	x29, x30, [sp, #-32]!
     fc4:	mov	x29, sp
     fc8:	str	x0, [sp, #24]
     fcc:	bl	2eac <_ZN3GTM15dispatch_serialEv>
     fd0:	ldp	x29, x30, [sp], #32
     fd4:	ret

0000000000000fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>:
     fd8:	stp	x29, x30, [sp, #-48]!
     fdc:	mov	x29, sp
     fe0:	str	x0, [sp, #24]
     fe4:	str	x1, [sp, #16]
     fe8:	bl	0 <_ZN3GTML7gtm_thrEv>
     fec:	str	x0, [sp, #40]
     ff0:	ldr	x0, [sp, #40]
     ff4:	add	x0, x0, #0xa8
     ff8:	ldr	x2, [sp, #16]
     ffc:	ldr	x1, [sp, #24]
    1000:	bl	0 <_ZN3GTML7gtm_thrEv>
    1004:	nop
    1008:	ldp	x29, x30, [sp], #48
    100c:	ret

0000000000001010 <_ZN12_GLOBAL__N_115serial_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1010:	stp	x29, x30, [sp, #-64]!
    1014:	mov	x29, sp
    1018:	str	x0, [sp, #56]
    101c:	str	x1, [sp, #48]
    1020:	str	x2, [sp, #40]
    1024:	strb	w3, [sp, #39]
    1028:	str	w4, [sp, #32]
    102c:	str	w5, [sp, #28]
    1030:	ldr	w0, [sp, #32]
    1034:	cmp	w0, #0x7
    1038:	b.eq	1054 <_ZN12_GLOBAL__N_115serial_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x44>  // b.none
    103c:	ldr	w0, [sp, #32]
    1040:	cmp	w0, #0x0
    1044:	b.eq	1054 <_ZN12_GLOBAL__N_115serial_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x44>  // b.none
    1048:	ldr	x1, [sp, #40]
    104c:	ldr	x0, [sp, #56]
    1050:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    1054:	ldrb	w0, [sp, #39]
    1058:	eor	w0, w0, #0x1
    105c:	and	w0, w0, #0xff
    1060:	cmp	w0, #0x0
    1064:	b.eq	107c <_ZN12_GLOBAL__N_115serial_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6c>  // b.none
    1068:	ldr	x2, [sp, #40]
    106c:	ldr	x1, [sp, #48]
    1070:	ldr	x0, [sp, #56]
    1074:	bl	0 <memcpy>
    1078:	b	108c <_ZN12_GLOBAL__N_115serial_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x7c>
    107c:	ldr	x2, [sp, #40]
    1080:	ldr	x1, [sp, #48]
    1084:	ldr	x0, [sp, #56]
    1088:	bl	0 <memmove>
    108c:	nop
    1090:	ldp	x29, x30, [sp], #64
    1094:	ret

0000000000001098 <_ZN12_GLOBAL__N_115serial_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1098:	stp	x29, x30, [sp, #-48]!
    109c:	mov	x29, sp
    10a0:	str	x0, [sp, #40]
    10a4:	str	w1, [sp, #36]
    10a8:	str	x2, [sp, #24]
    10ac:	str	w3, [sp, #32]
    10b0:	ldr	w0, [sp, #32]
    10b4:	cmp	w0, #0x7
    10b8:	b.eq	10c8 <_ZN12_GLOBAL__N_115serial_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE+0x30>  // b.none
    10bc:	ldr	x1, [sp, #24]
    10c0:	ldr	x0, [sp, #40]
    10c4:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    10c8:	ldr	x2, [sp, #24]
    10cc:	ldr	w1, [sp, #36]
    10d0:	ldr	x0, [sp, #40]
    10d4:	bl	0 <memset>
    10d8:	nop
    10dc:	ldp	x29, x30, [sp], #48
    10e0:	ret

00000000000010e4 <_ZN12_GLOBAL__N_115serial_dispatch16begin_or_restartEv>:
    10e4:	sub	sp, sp, #0x10
    10e8:	str	x0, [sp, #8]
    10ec:	mov	w0, #0xa                   	// #10
    10f0:	add	sp, sp, #0x10
    10f4:	ret

00000000000010f8 <_ZN12_GLOBAL__N_115serial_dispatch9trycommitERm>:
    10f8:	sub	sp, sp, #0x10
    10fc:	str	x0, [sp, #8]
    1100:	str	x1, [sp]
    1104:	mov	w0, #0x1                   	// #1
    1108:	add	sp, sp, #0x10
    110c:	ret

0000000000001110 <_ZN12_GLOBAL__N_115serial_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
    1110:	sub	sp, sp, #0x10
    1114:	str	x0, [sp, #8]
    1118:	str	x1, [sp]
    111c:	nop
    1120:	add	sp, sp, #0x10
    1124:	ret

0000000000001128 <_ZN12_GLOBAL__N_115serial_dispatch20snapshot_most_recentEv>:
    1128:	sub	sp, sp, #0x10
    112c:	str	x0, [sp, #8]
    1130:	mov	w0, #0x1                   	// #1
    1134:	add	sp, sp, #0x10
    1138:	ret

000000000000113c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU1EPKh>:
    113c:	stp	x29, x30, [sp, #-32]!
    1140:	mov	x29, sp
    1144:	str	x0, [sp, #24]
    1148:	str	x1, [sp, #16]
    114c:	mov	w1, #0x1                   	// #1
    1150:	ldr	x0, [sp, #16]
    1154:	bl	3394 <_ZN12_GLOBAL__N_115serial_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1158:	and	w0, w0, #0xff
    115c:	ldp	x29, x30, [sp], #32
    1160:	ret

0000000000001164 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU1EPKh>:
    1164:	stp	x29, x30, [sp, #-32]!
    1168:	mov	x29, sp
    116c:	str	x0, [sp, #24]
    1170:	str	x1, [sp, #16]
    1174:	mov	w1, #0x2                   	// #2
    1178:	ldr	x0, [sp, #16]
    117c:	bl	3394 <_ZN12_GLOBAL__N_115serial_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1180:	and	w0, w0, #0xff
    1184:	ldp	x29, x30, [sp], #32
    1188:	ret

000000000000118c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU1EPKh>:
    118c:	stp	x29, x30, [sp, #-32]!
    1190:	mov	x29, sp
    1194:	str	x0, [sp, #24]
    1198:	str	x1, [sp, #16]
    119c:	mov	w1, #0x3                   	// #3
    11a0:	ldr	x0, [sp, #16]
    11a4:	bl	3394 <_ZN12_GLOBAL__N_115serial_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    11a8:	and	w0, w0, #0xff
    11ac:	ldp	x29, x30, [sp], #32
    11b0:	ret

00000000000011b4 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU1EPKh>:
    11b4:	stp	x29, x30, [sp, #-32]!
    11b8:	mov	x29, sp
    11bc:	str	x0, [sp, #24]
    11c0:	str	x1, [sp, #16]
    11c4:	mov	w1, #0x4                   	// #4
    11c8:	ldr	x0, [sp, #16]
    11cc:	bl	3394 <_ZN12_GLOBAL__N_115serial_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    11d0:	and	w0, w0, #0xff
    11d4:	ldp	x29, x30, [sp], #32
    11d8:	ret

00000000000011dc <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh>:
    11dc:	stp	x29, x30, [sp, #-48]!
    11e0:	mov	x29, sp
    11e4:	str	x0, [sp, #40]
    11e8:	str	x1, [sp, #32]
    11ec:	strb	w2, [sp, #31]
    11f0:	mov	w2, #0x5                   	// #5
    11f4:	ldrb	w1, [sp, #31]
    11f8:	ldr	x0, [sp, #32]
    11fc:	bl	33b0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1200:	nop
    1204:	ldp	x29, x30, [sp], #48
    1208:	ret

000000000000120c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU1EPhh>:
    120c:	stp	x29, x30, [sp, #-48]!
    1210:	mov	x29, sp
    1214:	str	x0, [sp, #40]
    1218:	str	x1, [sp, #32]
    121c:	strb	w2, [sp, #31]
    1220:	mov	w2, #0x6                   	// #6
    1224:	ldrb	w1, [sp, #31]
    1228:	ldr	x0, [sp, #32]
    122c:	bl	33b0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1230:	nop
    1234:	ldp	x29, x30, [sp], #48
    1238:	ret

000000000000123c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU1EPhh>:
    123c:	stp	x29, x30, [sp, #-48]!
    1240:	mov	x29, sp
    1244:	str	x0, [sp, #40]
    1248:	str	x1, [sp, #32]
    124c:	strb	w2, [sp, #31]
    1250:	mov	w2, #0x7                   	// #7
    1254:	ldrb	w1, [sp, #31]
    1258:	ldr	x0, [sp, #32]
    125c:	bl	33b0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1260:	nop
    1264:	ldp	x29, x30, [sp], #48
    1268:	ret

000000000000126c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU2EPKt>:
    126c:	stp	x29, x30, [sp, #-32]!
    1270:	mov	x29, sp
    1274:	str	x0, [sp, #24]
    1278:	str	x1, [sp, #16]
    127c:	mov	w1, #0x1                   	// #1
    1280:	ldr	x0, [sp, #16]
    1284:	bl	33f4 <_ZN12_GLOBAL__N_115serial_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1288:	and	w0, w0, #0xffff
    128c:	ldp	x29, x30, [sp], #32
    1290:	ret

0000000000001294 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU2EPKt>:
    1294:	stp	x29, x30, [sp, #-32]!
    1298:	mov	x29, sp
    129c:	str	x0, [sp, #24]
    12a0:	str	x1, [sp, #16]
    12a4:	mov	w1, #0x2                   	// #2
    12a8:	ldr	x0, [sp, #16]
    12ac:	bl	33f4 <_ZN12_GLOBAL__N_115serial_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    12b0:	and	w0, w0, #0xffff
    12b4:	ldp	x29, x30, [sp], #32
    12b8:	ret

00000000000012bc <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU2EPKt>:
    12bc:	stp	x29, x30, [sp, #-32]!
    12c0:	mov	x29, sp
    12c4:	str	x0, [sp, #24]
    12c8:	str	x1, [sp, #16]
    12cc:	mov	w1, #0x3                   	// #3
    12d0:	ldr	x0, [sp, #16]
    12d4:	bl	33f4 <_ZN12_GLOBAL__N_115serial_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    12d8:	and	w0, w0, #0xffff
    12dc:	ldp	x29, x30, [sp], #32
    12e0:	ret

00000000000012e4 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU2EPKt>:
    12e4:	stp	x29, x30, [sp, #-32]!
    12e8:	mov	x29, sp
    12ec:	str	x0, [sp, #24]
    12f0:	str	x1, [sp, #16]
    12f4:	mov	w1, #0x4                   	// #4
    12f8:	ldr	x0, [sp, #16]
    12fc:	bl	33f4 <_ZN12_GLOBAL__N_115serial_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1300:	and	w0, w0, #0xffff
    1304:	ldp	x29, x30, [sp], #32
    1308:	ret

000000000000130c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt>:
    130c:	stp	x29, x30, [sp, #-48]!
    1310:	mov	x29, sp
    1314:	str	x0, [sp, #40]
    1318:	str	x1, [sp, #32]
    131c:	strh	w2, [sp, #30]
    1320:	mov	w2, #0x5                   	// #5
    1324:	ldrh	w1, [sp, #30]
    1328:	ldr	x0, [sp, #32]
    132c:	bl	3410 <_ZN12_GLOBAL__N_115serial_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1330:	nop
    1334:	ldp	x29, x30, [sp], #48
    1338:	ret

000000000000133c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU2EPtt>:
    133c:	stp	x29, x30, [sp, #-48]!
    1340:	mov	x29, sp
    1344:	str	x0, [sp, #40]
    1348:	str	x1, [sp, #32]
    134c:	strh	w2, [sp, #30]
    1350:	mov	w2, #0x6                   	// #6
    1354:	ldrh	w1, [sp, #30]
    1358:	ldr	x0, [sp, #32]
    135c:	bl	3410 <_ZN12_GLOBAL__N_115serial_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1360:	nop
    1364:	ldp	x29, x30, [sp], #48
    1368:	ret

000000000000136c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU2EPtt>:
    136c:	stp	x29, x30, [sp, #-48]!
    1370:	mov	x29, sp
    1374:	str	x0, [sp, #40]
    1378:	str	x1, [sp, #32]
    137c:	strh	w2, [sp, #30]
    1380:	mov	w2, #0x7                   	// #7
    1384:	ldrh	w1, [sp, #30]
    1388:	ldr	x0, [sp, #32]
    138c:	bl	3410 <_ZN12_GLOBAL__N_115serial_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1390:	nop
    1394:	ldp	x29, x30, [sp], #48
    1398:	ret

000000000000139c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU4EPKj>:
    139c:	stp	x29, x30, [sp, #-32]!
    13a0:	mov	x29, sp
    13a4:	str	x0, [sp, #24]
    13a8:	str	x1, [sp, #16]
    13ac:	mov	w1, #0x1                   	// #1
    13b0:	ldr	x0, [sp, #16]
    13b4:	bl	3454 <_ZN12_GLOBAL__N_115serial_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    13b8:	ldp	x29, x30, [sp], #32
    13bc:	ret

00000000000013c0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU4EPKj>:
    13c0:	stp	x29, x30, [sp, #-32]!
    13c4:	mov	x29, sp
    13c8:	str	x0, [sp, #24]
    13cc:	str	x1, [sp, #16]
    13d0:	mov	w1, #0x2                   	// #2
    13d4:	ldr	x0, [sp, #16]
    13d8:	bl	3454 <_ZN12_GLOBAL__N_115serial_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    13dc:	ldp	x29, x30, [sp], #32
    13e0:	ret

00000000000013e4 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU4EPKj>:
    13e4:	stp	x29, x30, [sp, #-32]!
    13e8:	mov	x29, sp
    13ec:	str	x0, [sp, #24]
    13f0:	str	x1, [sp, #16]
    13f4:	mov	w1, #0x3                   	// #3
    13f8:	ldr	x0, [sp, #16]
    13fc:	bl	3454 <_ZN12_GLOBAL__N_115serial_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1400:	ldp	x29, x30, [sp], #32
    1404:	ret

0000000000001408 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU4EPKj>:
    1408:	stp	x29, x30, [sp, #-32]!
    140c:	mov	x29, sp
    1410:	str	x0, [sp, #24]
    1414:	str	x1, [sp, #16]
    1418:	mov	w1, #0x4                   	// #4
    141c:	ldr	x0, [sp, #16]
    1420:	bl	3454 <_ZN12_GLOBAL__N_115serial_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1424:	ldp	x29, x30, [sp], #32
    1428:	ret

000000000000142c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj>:
    142c:	stp	x29, x30, [sp, #-48]!
    1430:	mov	x29, sp
    1434:	str	x0, [sp, #40]
    1438:	str	x1, [sp, #32]
    143c:	str	w2, [sp, #28]
    1440:	mov	w2, #0x5                   	// #5
    1444:	ldr	w1, [sp, #28]
    1448:	ldr	x0, [sp, #32]
    144c:	bl	3470 <_ZN12_GLOBAL__N_115serial_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1450:	nop
    1454:	ldp	x29, x30, [sp], #48
    1458:	ret

000000000000145c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU4EPjj>:
    145c:	stp	x29, x30, [sp, #-48]!
    1460:	mov	x29, sp
    1464:	str	x0, [sp, #40]
    1468:	str	x1, [sp, #32]
    146c:	str	w2, [sp, #28]
    1470:	mov	w2, #0x6                   	// #6
    1474:	ldr	w1, [sp, #28]
    1478:	ldr	x0, [sp, #32]
    147c:	bl	3470 <_ZN12_GLOBAL__N_115serial_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1480:	nop
    1484:	ldp	x29, x30, [sp], #48
    1488:	ret

000000000000148c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU4EPjj>:
    148c:	stp	x29, x30, [sp, #-48]!
    1490:	mov	x29, sp
    1494:	str	x0, [sp, #40]
    1498:	str	x1, [sp, #32]
    149c:	str	w2, [sp, #28]
    14a0:	mov	w2, #0x7                   	// #7
    14a4:	ldr	w1, [sp, #28]
    14a8:	ldr	x0, [sp, #32]
    14ac:	bl	3470 <_ZN12_GLOBAL__N_115serial_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    14b0:	nop
    14b4:	ldp	x29, x30, [sp], #48
    14b8:	ret

00000000000014bc <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU8EPKm>:
    14bc:	stp	x29, x30, [sp, #-32]!
    14c0:	mov	x29, sp
    14c4:	str	x0, [sp, #24]
    14c8:	str	x1, [sp, #16]
    14cc:	mov	w1, #0x1                   	// #1
    14d0:	ldr	x0, [sp, #16]
    14d4:	bl	34b4 <_ZN12_GLOBAL__N_115serial_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    14d8:	ldp	x29, x30, [sp], #32
    14dc:	ret

00000000000014e0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU8EPKm>:
    14e0:	stp	x29, x30, [sp, #-32]!
    14e4:	mov	x29, sp
    14e8:	str	x0, [sp, #24]
    14ec:	str	x1, [sp, #16]
    14f0:	mov	w1, #0x2                   	// #2
    14f4:	ldr	x0, [sp, #16]
    14f8:	bl	34b4 <_ZN12_GLOBAL__N_115serial_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    14fc:	ldp	x29, x30, [sp], #32
    1500:	ret

0000000000001504 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU8EPKm>:
    1504:	stp	x29, x30, [sp, #-32]!
    1508:	mov	x29, sp
    150c:	str	x0, [sp, #24]
    1510:	str	x1, [sp, #16]
    1514:	mov	w1, #0x3                   	// #3
    1518:	ldr	x0, [sp, #16]
    151c:	bl	34b4 <_ZN12_GLOBAL__N_115serial_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1520:	ldp	x29, x30, [sp], #32
    1524:	ret

0000000000001528 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU8EPKm>:
    1528:	stp	x29, x30, [sp, #-32]!
    152c:	mov	x29, sp
    1530:	str	x0, [sp, #24]
    1534:	str	x1, [sp, #16]
    1538:	mov	w1, #0x4                   	// #4
    153c:	ldr	x0, [sp, #16]
    1540:	bl	34b4 <_ZN12_GLOBAL__N_115serial_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1544:	ldp	x29, x30, [sp], #32
    1548:	ret

000000000000154c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm>:
    154c:	stp	x29, x30, [sp, #-48]!
    1550:	mov	x29, sp
    1554:	str	x0, [sp, #40]
    1558:	str	x1, [sp, #32]
    155c:	str	x2, [sp, #24]
    1560:	mov	w2, #0x5                   	// #5
    1564:	ldr	x1, [sp, #24]
    1568:	ldr	x0, [sp, #32]
    156c:	bl	34d0 <_ZN12_GLOBAL__N_115serial_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1570:	nop
    1574:	ldp	x29, x30, [sp], #48
    1578:	ret

000000000000157c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU8EPmm>:
    157c:	stp	x29, x30, [sp, #-48]!
    1580:	mov	x29, sp
    1584:	str	x0, [sp, #40]
    1588:	str	x1, [sp, #32]
    158c:	str	x2, [sp, #24]
    1590:	mov	w2, #0x6                   	// #6
    1594:	ldr	x1, [sp, #24]
    1598:	ldr	x0, [sp, #32]
    159c:	bl	34d0 <_ZN12_GLOBAL__N_115serial_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    15a0:	nop
    15a4:	ldp	x29, x30, [sp], #48
    15a8:	ret

00000000000015ac <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU8EPmm>:
    15ac:	stp	x29, x30, [sp, #-48]!
    15b0:	mov	x29, sp
    15b4:	str	x0, [sp, #40]
    15b8:	str	x1, [sp, #32]
    15bc:	str	x2, [sp, #24]
    15c0:	mov	w2, #0x7                   	// #7
    15c4:	ldr	x1, [sp, #24]
    15c8:	ldr	x0, [sp, #32]
    15cc:	bl	34d0 <_ZN12_GLOBAL__N_115serial_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    15d0:	nop
    15d4:	ldp	x29, x30, [sp], #48
    15d8:	ret

00000000000015dc <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RFEPKf>:
    15dc:	stp	x29, x30, [sp, #-32]!
    15e0:	mov	x29, sp
    15e4:	str	x0, [sp, #24]
    15e8:	str	x1, [sp, #16]
    15ec:	mov	w1, #0x1                   	// #1
    15f0:	ldr	x0, [sp, #16]
    15f4:	bl	3514 <_ZN12_GLOBAL__N_115serial_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    15f8:	ldp	x29, x30, [sp], #32
    15fc:	ret

0000000000001600 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaRFEPKf>:
    1600:	stp	x29, x30, [sp, #-32]!
    1604:	mov	x29, sp
    1608:	str	x0, [sp, #24]
    160c:	str	x1, [sp, #16]
    1610:	mov	w1, #0x2                   	// #2
    1614:	ldr	x0, [sp, #16]
    1618:	bl	3514 <_ZN12_GLOBAL__N_115serial_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    161c:	ldp	x29, x30, [sp], #32
    1620:	ret

0000000000001624 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaWFEPKf>:
    1624:	stp	x29, x30, [sp, #-32]!
    1628:	mov	x29, sp
    162c:	str	x0, [sp, #24]
    1630:	str	x1, [sp, #16]
    1634:	mov	w1, #0x3                   	// #3
    1638:	ldr	x0, [sp, #16]
    163c:	bl	3514 <_ZN12_GLOBAL__N_115serial_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1640:	ldp	x29, x30, [sp], #32
    1644:	ret

0000000000001648 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RfWFEPKf>:
    1648:	stp	x29, x30, [sp, #-32]!
    164c:	mov	x29, sp
    1650:	str	x0, [sp, #24]
    1654:	str	x1, [sp, #16]
    1658:	mov	w1, #0x4                   	// #4
    165c:	ldr	x0, [sp, #16]
    1660:	bl	3514 <_ZN12_GLOBAL__N_115serial_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1664:	ldp	x29, x30, [sp], #32
    1668:	ret

000000000000166c <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff>:
    166c:	stp	x29, x30, [sp, #-48]!
    1670:	mov	x29, sp
    1674:	str	x0, [sp, #40]
    1678:	str	x1, [sp, #32]
    167c:	str	s0, [sp, #28]
    1680:	mov	w1, #0x5                   	// #5
    1684:	ldr	s0, [sp, #28]
    1688:	ldr	x0, [sp, #32]
    168c:	bl	3530 <_ZN12_GLOBAL__N_115serial_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1690:	nop
    1694:	ldp	x29, x30, [sp], #48
    1698:	ret

000000000000169c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRFEPff>:
    169c:	stp	x29, x30, [sp, #-48]!
    16a0:	mov	x29, sp
    16a4:	str	x0, [sp, #40]
    16a8:	str	x1, [sp, #32]
    16ac:	str	s0, [sp, #28]
    16b0:	mov	w1, #0x6                   	// #6
    16b4:	ldr	s0, [sp, #28]
    16b8:	ldr	x0, [sp, #32]
    16bc:	bl	3530 <_ZN12_GLOBAL__N_115serial_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    16c0:	nop
    16c4:	ldp	x29, x30, [sp], #48
    16c8:	ret

00000000000016cc <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWFEPff>:
    16cc:	stp	x29, x30, [sp, #-48]!
    16d0:	mov	x29, sp
    16d4:	str	x0, [sp, #40]
    16d8:	str	x1, [sp, #32]
    16dc:	str	s0, [sp, #28]
    16e0:	mov	w1, #0x7                   	// #7
    16e4:	ldr	s0, [sp, #28]
    16e8:	ldr	x0, [sp, #32]
    16ec:	bl	3530 <_ZN12_GLOBAL__N_115serial_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    16f0:	nop
    16f4:	ldp	x29, x30, [sp], #48
    16f8:	ret

00000000000016fc <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RDEPKd>:
    16fc:	stp	x29, x30, [sp, #-32]!
    1700:	mov	x29, sp
    1704:	str	x0, [sp, #24]
    1708:	str	x1, [sp, #16]
    170c:	mov	w1, #0x1                   	// #1
    1710:	ldr	x0, [sp, #16]
    1714:	bl	3574 <_ZN12_GLOBAL__N_115serial_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1718:	ldp	x29, x30, [sp], #32
    171c:	ret

0000000000001720 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaRDEPKd>:
    1720:	stp	x29, x30, [sp, #-32]!
    1724:	mov	x29, sp
    1728:	str	x0, [sp, #24]
    172c:	str	x1, [sp, #16]
    1730:	mov	w1, #0x2                   	// #2
    1734:	ldr	x0, [sp, #16]
    1738:	bl	3574 <_ZN12_GLOBAL__N_115serial_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    173c:	ldp	x29, x30, [sp], #32
    1740:	ret

0000000000001744 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaWDEPKd>:
    1744:	stp	x29, x30, [sp, #-32]!
    1748:	mov	x29, sp
    174c:	str	x0, [sp, #24]
    1750:	str	x1, [sp, #16]
    1754:	mov	w1, #0x3                   	// #3
    1758:	ldr	x0, [sp, #16]
    175c:	bl	3574 <_ZN12_GLOBAL__N_115serial_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1760:	ldp	x29, x30, [sp], #32
    1764:	ret

0000000000001768 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RfWDEPKd>:
    1768:	stp	x29, x30, [sp, #-32]!
    176c:	mov	x29, sp
    1770:	str	x0, [sp, #24]
    1774:	str	x1, [sp, #16]
    1778:	mov	w1, #0x4                   	// #4
    177c:	ldr	x0, [sp, #16]
    1780:	bl	3574 <_ZN12_GLOBAL__N_115serial_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1784:	ldp	x29, x30, [sp], #32
    1788:	ret

000000000000178c <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd>:
    178c:	stp	x29, x30, [sp, #-48]!
    1790:	mov	x29, sp
    1794:	str	x0, [sp, #40]
    1798:	str	x1, [sp, #32]
    179c:	str	d0, [sp, #24]
    17a0:	mov	w1, #0x5                   	// #5
    17a4:	ldr	d0, [sp, #24]
    17a8:	ldr	x0, [sp, #32]
    17ac:	bl	3590 <_ZN12_GLOBAL__N_115serial_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    17b0:	nop
    17b4:	ldp	x29, x30, [sp], #48
    17b8:	ret

00000000000017bc <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRDEPdd>:
    17bc:	stp	x29, x30, [sp, #-48]!
    17c0:	mov	x29, sp
    17c4:	str	x0, [sp, #40]
    17c8:	str	x1, [sp, #32]
    17cc:	str	d0, [sp, #24]
    17d0:	mov	w1, #0x6                   	// #6
    17d4:	ldr	d0, [sp, #24]
    17d8:	ldr	x0, [sp, #32]
    17dc:	bl	3590 <_ZN12_GLOBAL__N_115serial_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    17e0:	nop
    17e4:	ldp	x29, x30, [sp], #48
    17e8:	ret

00000000000017ec <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWDEPdd>:
    17ec:	stp	x29, x30, [sp, #-48]!
    17f0:	mov	x29, sp
    17f4:	str	x0, [sp, #40]
    17f8:	str	x1, [sp, #32]
    17fc:	str	d0, [sp, #24]
    1800:	mov	w1, #0x7                   	// #7
    1804:	ldr	d0, [sp, #24]
    1808:	ldr	x0, [sp, #32]
    180c:	bl	3590 <_ZN12_GLOBAL__N_115serial_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1810:	nop
    1814:	ldp	x29, x30, [sp], #48
    1818:	ret

000000000000181c <_ZN12_GLOBAL__N_115serial_dispatch6ITM_REEPKe>:
    181c:	stp	x29, x30, [sp, #-32]!
    1820:	mov	x29, sp
    1824:	str	x0, [sp, #24]
    1828:	str	x1, [sp, #16]
    182c:	mov	w1, #0x1                   	// #1
    1830:	ldr	x0, [sp, #16]
    1834:	bl	35d4 <_ZN12_GLOBAL__N_115serial_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1838:	ldp	x29, x30, [sp], #32
    183c:	ret

0000000000001840 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaREEPKe>:
    1840:	stp	x29, x30, [sp, #-32]!
    1844:	mov	x29, sp
    1848:	str	x0, [sp, #24]
    184c:	str	x1, [sp, #16]
    1850:	mov	w1, #0x2                   	// #2
    1854:	ldr	x0, [sp, #16]
    1858:	bl	35d4 <_ZN12_GLOBAL__N_115serial_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    185c:	ldp	x29, x30, [sp], #32
    1860:	ret

0000000000001864 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaWEEPKe>:
    1864:	stp	x29, x30, [sp, #-32]!
    1868:	mov	x29, sp
    186c:	str	x0, [sp, #24]
    1870:	str	x1, [sp, #16]
    1874:	mov	w1, #0x3                   	// #3
    1878:	ldr	x0, [sp, #16]
    187c:	bl	35d4 <_ZN12_GLOBAL__N_115serial_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1880:	ldp	x29, x30, [sp], #32
    1884:	ret

0000000000001888 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RfWEEPKe>:
    1888:	stp	x29, x30, [sp, #-32]!
    188c:	mov	x29, sp
    1890:	str	x0, [sp, #24]
    1894:	str	x1, [sp, #16]
    1898:	mov	w1, #0x4                   	// #4
    189c:	ldr	x0, [sp, #16]
    18a0:	bl	35d4 <_ZN12_GLOBAL__N_115serial_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    18a4:	ldp	x29, x30, [sp], #32
    18a8:	ret

00000000000018ac <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee>:
    18ac:	stp	x29, x30, [sp, #-48]!
    18b0:	mov	x29, sp
    18b4:	str	x0, [sp, #40]
    18b8:	str	x1, [sp, #32]
    18bc:	str	q0, [sp, #16]
    18c0:	mov	w1, #0x5                   	// #5
    18c4:	ldr	q0, [sp, #16]
    18c8:	ldr	x0, [sp, #32]
    18cc:	bl	35f0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    18d0:	nop
    18d4:	ldp	x29, x30, [sp], #48
    18d8:	ret

00000000000018dc <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaREEPee>:
    18dc:	stp	x29, x30, [sp, #-48]!
    18e0:	mov	x29, sp
    18e4:	str	x0, [sp, #40]
    18e8:	str	x1, [sp, #32]
    18ec:	str	q0, [sp, #16]
    18f0:	mov	w1, #0x6                   	// #6
    18f4:	ldr	q0, [sp, #16]
    18f8:	ldr	x0, [sp, #32]
    18fc:	bl	35f0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1900:	nop
    1904:	ldp	x29, x30, [sp], #48
    1908:	ret

000000000000190c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWEEPee>:
    190c:	stp	x29, x30, [sp, #-48]!
    1910:	mov	x29, sp
    1914:	str	x0, [sp, #40]
    1918:	str	x1, [sp, #32]
    191c:	str	q0, [sp, #16]
    1920:	mov	w1, #0x7                   	// #7
    1924:	ldr	q0, [sp, #16]
    1928:	ldr	x0, [sp, #32]
    192c:	bl	35f0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1930:	nop
    1934:	ldp	x29, x30, [sp], #48
    1938:	ret

000000000000193c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCFEPKCf>:
    193c:	stp	x29, x30, [sp, #-32]!
    1940:	mov	x29, sp
    1944:	str	x0, [sp, #24]
    1948:	str	x1, [sp, #16]
    194c:	mov	w1, #0x1                   	// #1
    1950:	ldr	x0, [sp, #16]
    1954:	bl	3634 <_ZN12_GLOBAL__N_115serial_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1958:	fmov	s2, s0
    195c:	fmov	s0, s1
    1960:	fmov	s1, s0
    1964:	fmov	s0, s2
    1968:	ldp	x29, x30, [sp], #32
    196c:	ret

0000000000001970 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRCFEPKCf>:
    1970:	stp	x29, x30, [sp, #-32]!
    1974:	mov	x29, sp
    1978:	str	x0, [sp, #24]
    197c:	str	x1, [sp, #16]
    1980:	mov	w1, #0x2                   	// #2
    1984:	ldr	x0, [sp, #16]
    1988:	bl	3634 <_ZN12_GLOBAL__N_115serial_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    198c:	fmov	s2, s0
    1990:	fmov	s0, s1
    1994:	fmov	s1, s0
    1998:	fmov	s0, s2
    199c:	ldp	x29, x30, [sp], #32
    19a0:	ret

00000000000019a4 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWCFEPKCf>:
    19a4:	stp	x29, x30, [sp, #-32]!
    19a8:	mov	x29, sp
    19ac:	str	x0, [sp, #24]
    19b0:	str	x1, [sp, #16]
    19b4:	mov	w1, #0x3                   	// #3
    19b8:	ldr	x0, [sp, #16]
    19bc:	bl	3634 <_ZN12_GLOBAL__N_115serial_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    19c0:	fmov	s2, s0
    19c4:	fmov	s0, s1
    19c8:	fmov	s1, s0
    19cc:	fmov	s0, s2
    19d0:	ldp	x29, x30, [sp], #32
    19d4:	ret

00000000000019d8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWCFEPKCf>:
    19d8:	stp	x29, x30, [sp, #-32]!
    19dc:	mov	x29, sp
    19e0:	str	x0, [sp, #24]
    19e4:	str	x1, [sp, #16]
    19e8:	mov	w1, #0x4                   	// #4
    19ec:	ldr	x0, [sp, #16]
    19f0:	bl	3634 <_ZN12_GLOBAL__N_115serial_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    19f4:	fmov	s2, s0
    19f8:	fmov	s0, s1
    19fc:	fmov	s1, s0
    1a00:	fmov	s0, s2
    1a04:	ldp	x29, x30, [sp], #32
    1a08:	ret

0000000000001a0c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_>:
    1a0c:	stp	x29, x30, [sp, #-48]!
    1a10:	mov	x29, sp
    1a14:	str	x0, [sp, #40]
    1a18:	str	x1, [sp, #32]
    1a1c:	fmov	s2, s0
    1a20:	fmov	s0, s1
    1a24:	fmov	s1, s2
    1a28:	str	s1, [sp, #24]
    1a2c:	str	s0, [sp, #28]
    1a30:	ldr	s0, [sp, #24]
    1a34:	ldr	s1, [sp, #28]
    1a38:	mov	w1, #0x5                   	// #5
    1a3c:	ldr	x0, [sp, #32]
    1a40:	bl	3660 <_ZN12_GLOBAL__N_115serial_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1a44:	nop
    1a48:	ldp	x29, x30, [sp], #48
    1a4c:	ret

0000000000001a50 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCFEPCfS1_>:
    1a50:	stp	x29, x30, [sp, #-48]!
    1a54:	mov	x29, sp
    1a58:	str	x0, [sp, #40]
    1a5c:	str	x1, [sp, #32]
    1a60:	fmov	s2, s0
    1a64:	fmov	s0, s1
    1a68:	fmov	s1, s2
    1a6c:	str	s1, [sp, #24]
    1a70:	str	s0, [sp, #28]
    1a74:	ldr	s0, [sp, #24]
    1a78:	ldr	s1, [sp, #28]
    1a7c:	mov	w1, #0x6                   	// #6
    1a80:	ldr	x0, [sp, #32]
    1a84:	bl	3660 <_ZN12_GLOBAL__N_115serial_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1a88:	nop
    1a8c:	ldp	x29, x30, [sp], #48
    1a90:	ret

0000000000001a94 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCFEPCfS1_>:
    1a94:	stp	x29, x30, [sp, #-48]!
    1a98:	mov	x29, sp
    1a9c:	str	x0, [sp, #40]
    1aa0:	str	x1, [sp, #32]
    1aa4:	fmov	s2, s0
    1aa8:	fmov	s0, s1
    1aac:	fmov	s1, s2
    1ab0:	str	s1, [sp, #24]
    1ab4:	str	s0, [sp, #28]
    1ab8:	ldr	s0, [sp, #24]
    1abc:	ldr	s1, [sp, #28]
    1ac0:	mov	w1, #0x7                   	// #7
    1ac4:	ldr	x0, [sp, #32]
    1ac8:	bl	3660 <_ZN12_GLOBAL__N_115serial_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1acc:	nop
    1ad0:	ldp	x29, x30, [sp], #48
    1ad4:	ret

0000000000001ad8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCDEPKCd>:
    1ad8:	stp	x29, x30, [sp, #-32]!
    1adc:	mov	x29, sp
    1ae0:	str	x0, [sp, #24]
    1ae4:	str	x1, [sp, #16]
    1ae8:	mov	w1, #0x1                   	// #1
    1aec:	ldr	x0, [sp, #16]
    1af0:	bl	36bc <_ZN12_GLOBAL__N_115serial_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1af4:	fmov	d2, d0
    1af8:	fmov	d0, d1
    1afc:	fmov	d1, d0
    1b00:	fmov	d0, d2
    1b04:	ldp	x29, x30, [sp], #32
    1b08:	ret

0000000000001b0c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRCDEPKCd>:
    1b0c:	stp	x29, x30, [sp, #-32]!
    1b10:	mov	x29, sp
    1b14:	str	x0, [sp, #24]
    1b18:	str	x1, [sp, #16]
    1b1c:	mov	w1, #0x2                   	// #2
    1b20:	ldr	x0, [sp, #16]
    1b24:	bl	36bc <_ZN12_GLOBAL__N_115serial_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1b28:	fmov	d2, d0
    1b2c:	fmov	d0, d1
    1b30:	fmov	d1, d0
    1b34:	fmov	d0, d2
    1b38:	ldp	x29, x30, [sp], #32
    1b3c:	ret

0000000000001b40 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWCDEPKCd>:
    1b40:	stp	x29, x30, [sp, #-32]!
    1b44:	mov	x29, sp
    1b48:	str	x0, [sp, #24]
    1b4c:	str	x1, [sp, #16]
    1b50:	mov	w1, #0x3                   	// #3
    1b54:	ldr	x0, [sp, #16]
    1b58:	bl	36bc <_ZN12_GLOBAL__N_115serial_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1b5c:	fmov	d2, d0
    1b60:	fmov	d0, d1
    1b64:	fmov	d1, d0
    1b68:	fmov	d0, d2
    1b6c:	ldp	x29, x30, [sp], #32
    1b70:	ret

0000000000001b74 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWCDEPKCd>:
    1b74:	stp	x29, x30, [sp, #-32]!
    1b78:	mov	x29, sp
    1b7c:	str	x0, [sp, #24]
    1b80:	str	x1, [sp, #16]
    1b84:	mov	w1, #0x4                   	// #4
    1b88:	ldr	x0, [sp, #16]
    1b8c:	bl	36bc <_ZN12_GLOBAL__N_115serial_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1b90:	fmov	d2, d0
    1b94:	fmov	d0, d1
    1b98:	fmov	d1, d0
    1b9c:	fmov	d0, d2
    1ba0:	ldp	x29, x30, [sp], #32
    1ba4:	ret

0000000000001ba8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_>:
    1ba8:	stp	x29, x30, [sp, #-48]!
    1bac:	mov	x29, sp
    1bb0:	str	x0, [sp, #40]
    1bb4:	str	x1, [sp, #32]
    1bb8:	fmov	d2, d0
    1bbc:	fmov	d0, d1
    1bc0:	fmov	d1, d2
    1bc4:	str	d1, [sp, #16]
    1bc8:	str	d0, [sp, #24]
    1bcc:	ldr	d0, [sp, #16]
    1bd0:	ldr	d1, [sp, #24]
    1bd4:	mov	w1, #0x5                   	// #5
    1bd8:	ldr	x0, [sp, #32]
    1bdc:	bl	36e8 <_ZN12_GLOBAL__N_115serial_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1be0:	nop
    1be4:	ldp	x29, x30, [sp], #48
    1be8:	ret

0000000000001bec <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCDEPCdS1_>:
    1bec:	stp	x29, x30, [sp, #-48]!
    1bf0:	mov	x29, sp
    1bf4:	str	x0, [sp, #40]
    1bf8:	str	x1, [sp, #32]
    1bfc:	fmov	d2, d0
    1c00:	fmov	d0, d1
    1c04:	fmov	d1, d2
    1c08:	str	d1, [sp, #16]
    1c0c:	str	d0, [sp, #24]
    1c10:	ldr	d0, [sp, #16]
    1c14:	ldr	d1, [sp, #24]
    1c18:	mov	w1, #0x6                   	// #6
    1c1c:	ldr	x0, [sp, #32]
    1c20:	bl	36e8 <_ZN12_GLOBAL__N_115serial_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1c24:	nop
    1c28:	ldp	x29, x30, [sp], #48
    1c2c:	ret

0000000000001c30 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCDEPCdS1_>:
    1c30:	stp	x29, x30, [sp, #-48]!
    1c34:	mov	x29, sp
    1c38:	str	x0, [sp, #40]
    1c3c:	str	x1, [sp, #32]
    1c40:	fmov	d2, d0
    1c44:	fmov	d0, d1
    1c48:	fmov	d1, d2
    1c4c:	str	d1, [sp, #16]
    1c50:	str	d0, [sp, #24]
    1c54:	ldr	d0, [sp, #16]
    1c58:	ldr	d1, [sp, #24]
    1c5c:	mov	w1, #0x7                   	// #7
    1c60:	ldr	x0, [sp, #32]
    1c64:	bl	36e8 <_ZN12_GLOBAL__N_115serial_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1c68:	nop
    1c6c:	ldp	x29, x30, [sp], #48
    1c70:	ret

0000000000001c74 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCEEPKCe>:
    1c74:	stp	x29, x30, [sp, #-32]!
    1c78:	mov	x29, sp
    1c7c:	str	x0, [sp, #24]
    1c80:	str	x1, [sp, #16]
    1c84:	mov	w1, #0x1                   	// #1
    1c88:	ldr	x0, [sp, #16]
    1c8c:	bl	3744 <_ZN12_GLOBAL__N_115serial_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1c90:	mov	v2.16b, v0.16b
    1c94:	mov	v0.16b, v1.16b
    1c98:	mov	v4.16b, v2.16b
    1c9c:	mov	v2.16b, v0.16b
    1ca0:	mov	v0.16b, v4.16b
    1ca4:	mov	v1.16b, v2.16b
    1ca8:	ldp	x29, x30, [sp], #32
    1cac:	ret

0000000000001cb0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRCEEPKCe>:
    1cb0:	stp	x29, x30, [sp, #-32]!
    1cb4:	mov	x29, sp
    1cb8:	str	x0, [sp, #24]
    1cbc:	str	x1, [sp, #16]
    1cc0:	mov	w1, #0x2                   	// #2
    1cc4:	ldr	x0, [sp, #16]
    1cc8:	bl	3744 <_ZN12_GLOBAL__N_115serial_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1ccc:	mov	v2.16b, v0.16b
    1cd0:	mov	v0.16b, v1.16b
    1cd4:	mov	v4.16b, v2.16b
    1cd8:	mov	v2.16b, v0.16b
    1cdc:	mov	v0.16b, v4.16b
    1ce0:	mov	v1.16b, v2.16b
    1ce4:	ldp	x29, x30, [sp], #32
    1ce8:	ret

0000000000001cec <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWCEEPKCe>:
    1cec:	stp	x29, x30, [sp, #-32]!
    1cf0:	mov	x29, sp
    1cf4:	str	x0, [sp, #24]
    1cf8:	str	x1, [sp, #16]
    1cfc:	mov	w1, #0x3                   	// #3
    1d00:	ldr	x0, [sp, #16]
    1d04:	bl	3744 <_ZN12_GLOBAL__N_115serial_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1d08:	mov	v2.16b, v0.16b
    1d0c:	mov	v0.16b, v1.16b
    1d10:	mov	v4.16b, v2.16b
    1d14:	mov	v2.16b, v0.16b
    1d18:	mov	v0.16b, v4.16b
    1d1c:	mov	v1.16b, v2.16b
    1d20:	ldp	x29, x30, [sp], #32
    1d24:	ret

0000000000001d28 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWCEEPKCe>:
    1d28:	stp	x29, x30, [sp, #-32]!
    1d2c:	mov	x29, sp
    1d30:	str	x0, [sp, #24]
    1d34:	str	x1, [sp, #16]
    1d38:	mov	w1, #0x4                   	// #4
    1d3c:	ldr	x0, [sp, #16]
    1d40:	bl	3744 <_ZN12_GLOBAL__N_115serial_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1d44:	mov	v2.16b, v0.16b
    1d48:	mov	v0.16b, v1.16b
    1d4c:	mov	v4.16b, v2.16b
    1d50:	mov	v2.16b, v0.16b
    1d54:	mov	v0.16b, v4.16b
    1d58:	mov	v1.16b, v2.16b
    1d5c:	ldp	x29, x30, [sp], #32
    1d60:	ret

0000000000001d64 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_>:
    1d64:	stp	x29, x30, [sp, #-64]!
    1d68:	mov	x29, sp
    1d6c:	str	x0, [sp, #56]
    1d70:	str	x1, [sp, #48]
    1d74:	mov	v2.16b, v0.16b
    1d78:	mov	v0.16b, v1.16b
    1d7c:	str	q2, [sp, #16]
    1d80:	str	q0, [sp, #32]
    1d84:	ldr	q0, [sp, #16]
    1d88:	ldr	q2, [sp, #32]
    1d8c:	mov	w1, #0x5                   	// #5
    1d90:	mov	v1.16b, v2.16b
    1d94:	ldr	x0, [sp, #48]
    1d98:	bl	3774 <_ZN12_GLOBAL__N_115serial_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1d9c:	nop
    1da0:	ldp	x29, x30, [sp], #64
    1da4:	ret

0000000000001da8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCEEPCeS1_>:
    1da8:	stp	x29, x30, [sp, #-64]!
    1dac:	mov	x29, sp
    1db0:	str	x0, [sp, #56]
    1db4:	str	x1, [sp, #48]
    1db8:	mov	v2.16b, v0.16b
    1dbc:	mov	v0.16b, v1.16b
    1dc0:	str	q2, [sp, #16]
    1dc4:	str	q0, [sp, #32]
    1dc8:	ldr	q0, [sp, #16]
    1dcc:	ldr	q2, [sp, #32]
    1dd0:	mov	w1, #0x6                   	// #6
    1dd4:	mov	v1.16b, v2.16b
    1dd8:	ldr	x0, [sp, #48]
    1ddc:	bl	3774 <_ZN12_GLOBAL__N_115serial_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1de0:	nop
    1de4:	ldp	x29, x30, [sp], #64
    1de8:	ret

0000000000001dec <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCEEPCeS1_>:
    1dec:	stp	x29, x30, [sp, #-64]!
    1df0:	mov	x29, sp
    1df4:	str	x0, [sp, #56]
    1df8:	str	x1, [sp, #48]
    1dfc:	mov	v2.16b, v0.16b
    1e00:	mov	v0.16b, v1.16b
    1e04:	str	q2, [sp, #16]
    1e08:	str	q0, [sp, #32]
    1e0c:	ldr	q0, [sp, #16]
    1e10:	ldr	q2, [sp, #32]
    1e14:	mov	w1, #0x7                   	// #7
    1e18:	mov	v1.16b, v2.16b
    1e1c:	ldr	x0, [sp, #48]
    1e20:	bl	3774 <_ZN12_GLOBAL__N_115serial_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1e24:	nop
    1e28:	ldp	x29, x30, [sp], #64
    1e2c:	ret

0000000000001e30 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1e30:	stp	x29, x30, [sp, #-64]!
    1e34:	mov	x29, sp
    1e38:	str	x0, [sp, #56]
    1e3c:	str	x1, [sp, #48]
    1e40:	str	x2, [sp, #40]
    1e44:	str	x3, [sp, #32]
    1e48:	strb	w4, [sp, #31]
    1e4c:	str	w5, [sp, #24]
    1e50:	str	w6, [sp, #20]
    1e54:	ldr	x0, [sp, #32]
    1e58:	cmp	x0, #0x0
    1e5c:	b.eq	1e7c <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4c>  // b.none
    1e60:	ldr	w5, [sp, #20]
    1e64:	ldr	w4, [sp, #24]
    1e68:	ldrb	w3, [sp, #31]
    1e6c:	ldr	x2, [sp, #32]
    1e70:	ldr	x1, [sp, #40]
    1e74:	ldr	x0, [sp, #48]
    1e78:	bl	1010 <_ZN12_GLOBAL__N_115serial_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>
    1e7c:	nop
    1e80:	ldp	x29, x30, [sp], #64
    1e84:	ret

0000000000001e88 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1e88:	stp	x29, x30, [sp, #-48]!
    1e8c:	mov	x29, sp
    1e90:	str	x0, [sp, #40]
    1e94:	str	x1, [sp, #32]
    1e98:	str	w2, [sp, #28]
    1e9c:	str	x3, [sp, #16]
    1ea0:	str	w4, [sp, #24]
    1ea4:	ldr	x0, [sp, #16]
    1ea8:	cmp	x0, #0x0
    1eac:	b.eq	1ec4 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
    1eb0:	ldr	w3, [sp, #24]
    1eb4:	ldr	x2, [sp, #16]
    1eb8:	ldr	w1, [sp, #28]
    1ebc:	ldr	x0, [sp, #32]
    1ec0:	bl	1098 <_ZN12_GLOBAL__N_115serial_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>
    1ec4:	nop
    1ec8:	ldp	x29, x30, [sp], #48
    1ecc:	ret

0000000000001ed0 <_ZN12_GLOBAL__N_115serial_dispatchC1Ev>:
    1ed0:	stp	x29, x30, [sp, #-32]!
    1ed4:	mov	x29, sp
    1ed8:	str	x0, [sp, #24]
    1edc:	ldr	x7, [sp, #24]
    1ee0:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1ee4:	add	x6, x0, #0x0
    1ee8:	mov	w5, #0x1                   	// #1
    1eec:	mov	w4, #0x1                   	// #1
    1ef0:	mov	w3, #0x0                   	// #0
    1ef4:	mov	w2, #0x1                   	// #1
    1ef8:	mov	w1, #0x0                   	// #0
    1efc:	mov	x0, x7
    1f00:	bl	0 <_ZN3GTML7gtm_thrEv>
    1f04:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1f08:	add	x1, x0, #0x0
    1f0c:	ldr	x0, [sp, #24]
    1f10:	str	x1, [x0]
    1f14:	nop
    1f18:	ldp	x29, x30, [sp], #32
    1f1c:	ret

0000000000001f20 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatchC1Ev>:
    1f20:	stp	x29, x30, [sp, #-32]!
    1f24:	mov	x29, sp
    1f28:	str	x0, [sp, #24]
    1f2c:	ldr	x7, [sp, #24]
    1f30:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1f34:	add	x6, x0, #0x0
    1f38:	mov	w5, #0x0                   	// #0
    1f3c:	mov	w4, #0x0                   	// #0
    1f40:	mov	w3, #0x0                   	// #0
    1f44:	mov	w2, #0x1                   	// #1
    1f48:	mov	w1, #0x0                   	// #0
    1f4c:	mov	x0, x7
    1f50:	bl	e0 <_ZN12_GLOBAL__N_118serialirr_dispatchC2EbbbbjPN3GTM12method_groupE>
    1f54:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1f58:	add	x1, x0, #0x0
    1f5c:	ldr	x0, [sp, #24]
    1f60:	str	x1, [x0]
    1f64:	nop
    1f68:	ldp	x29, x30, [sp], #32
    1f6c:	ret

0000000000001f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>:
    1f70:	stp	x29, x30, [sp, #-32]!
    1f74:	mov	x29, sp
    1f78:	bl	0 <_ZN3GTML7gtm_thrEv>
    1f7c:	str	x0, [sp, #24]
    1f80:	ldr	x0, [sp, #24]
    1f84:	ldr	w0, [x0, #288]
    1f88:	and	w0, w0, #0x3
    1f8c:	cmp	w0, #0x0
    1f90:	b.ne	1f9c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv+0x2c>  // b.any
    1f94:	ldr	x0, [sp, #24]
    1f98:	bl	2ed0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1f9c:	nop
    1fa0:	ldp	x29, x30, [sp], #32
    1fa4:	ret

0000000000001fa8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1fa8:	stp	x29, x30, [sp, #-64]!
    1fac:	mov	x29, sp
    1fb0:	str	x0, [sp, #56]
    1fb4:	str	x1, [sp, #48]
    1fb8:	str	x2, [sp, #40]
    1fbc:	strb	w3, [sp, #39]
    1fc0:	str	w4, [sp, #32]
    1fc4:	str	w5, [sp, #28]
    1fc8:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    1fcc:	ldr	w5, [sp, #28]
    1fd0:	ldr	w4, [sp, #32]
    1fd4:	ldrb	w3, [sp, #39]
    1fd8:	ldr	x2, [sp, #40]
    1fdc:	ldr	x1, [sp, #48]
    1fe0:	ldr	x0, [sp, #56]
    1fe4:	bl	140 <_ZN12_GLOBAL__N_118serialirr_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>
    1fe8:	nop
    1fec:	ldp	x29, x30, [sp], #64
    1ff0:	ret

0000000000001ff4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1ff4:	stp	x29, x30, [sp, #-48]!
    1ff8:	mov	x29, sp
    1ffc:	str	x0, [sp, #40]
    2000:	str	w1, [sp, #36]
    2004:	str	x2, [sp, #24]
    2008:	str	w3, [sp, #32]
    200c:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    2010:	ldr	w3, [sp, #32]
    2014:	ldr	x2, [sp, #24]
    2018:	ldr	w1, [sp, #36]
    201c:	ldr	x0, [sp, #40]
    2020:	bl	1a4 <_ZN12_GLOBAL__N_118serialirr_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>
    2024:	nop
    2028:	ldp	x29, x30, [sp], #48
    202c:	ret

0000000000002030 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU1EPKh>:
    2030:	stp	x29, x30, [sp, #-32]!
    2034:	mov	x29, sp
    2038:	str	x0, [sp, #24]
    203c:	str	x1, [sp, #16]
    2040:	mov	w1, #0x1                   	// #1
    2044:	ldr	x0, [sp, #16]
    2048:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    204c:	and	w0, w0, #0xff
    2050:	ldp	x29, x30, [sp], #32
    2054:	ret

0000000000002058 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU1EPKh>:
    2058:	stp	x29, x30, [sp, #-32]!
    205c:	mov	x29, sp
    2060:	str	x0, [sp, #24]
    2064:	str	x1, [sp, #16]
    2068:	mov	w1, #0x2                   	// #2
    206c:	ldr	x0, [sp, #16]
    2070:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2074:	and	w0, w0, #0xff
    2078:	ldp	x29, x30, [sp], #32
    207c:	ret

0000000000002080 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU1EPKh>:
    2080:	stp	x29, x30, [sp, #-32]!
    2084:	mov	x29, sp
    2088:	str	x0, [sp, #24]
    208c:	str	x1, [sp, #16]
    2090:	mov	w1, #0x3                   	// #3
    2094:	ldr	x0, [sp, #16]
    2098:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    209c:	and	w0, w0, #0xff
    20a0:	ldp	x29, x30, [sp], #32
    20a4:	ret

00000000000020a8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU1EPKh>:
    20a8:	stp	x29, x30, [sp, #-32]!
    20ac:	mov	x29, sp
    20b0:	str	x0, [sp, #24]
    20b4:	str	x1, [sp, #16]
    20b8:	mov	w1, #0x4                   	// #4
    20bc:	ldr	x0, [sp, #16]
    20c0:	bl	3074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    20c4:	and	w0, w0, #0xff
    20c8:	ldp	x29, x30, [sp], #32
    20cc:	ret

00000000000020d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh>:
    20d0:	stp	x29, x30, [sp, #-48]!
    20d4:	mov	x29, sp
    20d8:	str	x0, [sp, #40]
    20dc:	str	x1, [sp, #32]
    20e0:	strb	w2, [sp, #31]
    20e4:	mov	w2, #0x5                   	// #5
    20e8:	ldrb	w1, [sp, #31]
    20ec:	ldr	x0, [sp, #32]
    20f0:	bl	37cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    20f4:	nop
    20f8:	ldp	x29, x30, [sp], #48
    20fc:	ret

0000000000002100 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU1EPhh>:
    2100:	stp	x29, x30, [sp, #-48]!
    2104:	mov	x29, sp
    2108:	str	x0, [sp, #40]
    210c:	str	x1, [sp, #32]
    2110:	strb	w2, [sp, #31]
    2114:	mov	w2, #0x6                   	// #6
    2118:	ldrb	w1, [sp, #31]
    211c:	ldr	x0, [sp, #32]
    2120:	bl	37cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2124:	nop
    2128:	ldp	x29, x30, [sp], #48
    212c:	ret

0000000000002130 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU1EPhh>:
    2130:	stp	x29, x30, [sp, #-48]!
    2134:	mov	x29, sp
    2138:	str	x0, [sp, #40]
    213c:	str	x1, [sp, #32]
    2140:	strb	w2, [sp, #31]
    2144:	mov	w2, #0x7                   	// #7
    2148:	ldrb	w1, [sp, #31]
    214c:	ldr	x0, [sp, #32]
    2150:	bl	37cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2154:	nop
    2158:	ldp	x29, x30, [sp], #48
    215c:	ret

0000000000002160 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU2EPKt>:
    2160:	stp	x29, x30, [sp, #-32]!
    2164:	mov	x29, sp
    2168:	str	x0, [sp, #24]
    216c:	str	x1, [sp, #16]
    2170:	mov	w1, #0x1                   	// #1
    2174:	ldr	x0, [sp, #16]
    2178:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    217c:	and	w0, w0, #0xffff
    2180:	ldp	x29, x30, [sp], #32
    2184:	ret

0000000000002188 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU2EPKt>:
    2188:	stp	x29, x30, [sp, #-32]!
    218c:	mov	x29, sp
    2190:	str	x0, [sp, #24]
    2194:	str	x1, [sp, #16]
    2198:	mov	w1, #0x2                   	// #2
    219c:	ldr	x0, [sp, #16]
    21a0:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    21a4:	and	w0, w0, #0xffff
    21a8:	ldp	x29, x30, [sp], #32
    21ac:	ret

00000000000021b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU2EPKt>:
    21b0:	stp	x29, x30, [sp, #-32]!
    21b4:	mov	x29, sp
    21b8:	str	x0, [sp, #24]
    21bc:	str	x1, [sp, #16]
    21c0:	mov	w1, #0x3                   	// #3
    21c4:	ldr	x0, [sp, #16]
    21c8:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    21cc:	and	w0, w0, #0xffff
    21d0:	ldp	x29, x30, [sp], #32
    21d4:	ret

00000000000021d8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU2EPKt>:
    21d8:	stp	x29, x30, [sp, #-32]!
    21dc:	mov	x29, sp
    21e0:	str	x0, [sp, #24]
    21e4:	str	x1, [sp, #16]
    21e8:	mov	w1, #0x4                   	// #4
    21ec:	ldr	x0, [sp, #16]
    21f0:	bl	30b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    21f4:	and	w0, w0, #0xffff
    21f8:	ldp	x29, x30, [sp], #32
    21fc:	ret

0000000000002200 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt>:
    2200:	stp	x29, x30, [sp, #-48]!
    2204:	mov	x29, sp
    2208:	str	x0, [sp, #40]
    220c:	str	x1, [sp, #32]
    2210:	strh	w2, [sp, #30]
    2214:	mov	w2, #0x5                   	// #5
    2218:	ldrh	w1, [sp, #30]
    221c:	ldr	x0, [sp, #32]
    2220:	bl	3800 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2224:	nop
    2228:	ldp	x29, x30, [sp], #48
    222c:	ret

0000000000002230 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU2EPtt>:
    2230:	stp	x29, x30, [sp, #-48]!
    2234:	mov	x29, sp
    2238:	str	x0, [sp, #40]
    223c:	str	x1, [sp, #32]
    2240:	strh	w2, [sp, #30]
    2244:	mov	w2, #0x6                   	// #6
    2248:	ldrh	w1, [sp, #30]
    224c:	ldr	x0, [sp, #32]
    2250:	bl	3800 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2254:	nop
    2258:	ldp	x29, x30, [sp], #48
    225c:	ret

0000000000002260 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU2EPtt>:
    2260:	stp	x29, x30, [sp, #-48]!
    2264:	mov	x29, sp
    2268:	str	x0, [sp, #40]
    226c:	str	x1, [sp, #32]
    2270:	strh	w2, [sp, #30]
    2274:	mov	w2, #0x7                   	// #7
    2278:	ldrh	w1, [sp, #30]
    227c:	ldr	x0, [sp, #32]
    2280:	bl	3800 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2284:	nop
    2288:	ldp	x29, x30, [sp], #48
    228c:	ret

0000000000002290 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU4EPKj>:
    2290:	stp	x29, x30, [sp, #-32]!
    2294:	mov	x29, sp
    2298:	str	x0, [sp, #24]
    229c:	str	x1, [sp, #16]
    22a0:	mov	w1, #0x1                   	// #1
    22a4:	ldr	x0, [sp, #16]
    22a8:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    22ac:	ldp	x29, x30, [sp], #32
    22b0:	ret

00000000000022b4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU4EPKj>:
    22b4:	stp	x29, x30, [sp, #-32]!
    22b8:	mov	x29, sp
    22bc:	str	x0, [sp, #24]
    22c0:	str	x1, [sp, #16]
    22c4:	mov	w1, #0x2                   	// #2
    22c8:	ldr	x0, [sp, #16]
    22cc:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    22d0:	ldp	x29, x30, [sp], #32
    22d4:	ret

00000000000022d8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU4EPKj>:
    22d8:	stp	x29, x30, [sp, #-32]!
    22dc:	mov	x29, sp
    22e0:	str	x0, [sp, #24]
    22e4:	str	x1, [sp, #16]
    22e8:	mov	w1, #0x3                   	// #3
    22ec:	ldr	x0, [sp, #16]
    22f0:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    22f4:	ldp	x29, x30, [sp], #32
    22f8:	ret

00000000000022fc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU4EPKj>:
    22fc:	stp	x29, x30, [sp, #-32]!
    2300:	mov	x29, sp
    2304:	str	x0, [sp, #24]
    2308:	str	x1, [sp, #16]
    230c:	mov	w1, #0x4                   	// #4
    2310:	ldr	x0, [sp, #16]
    2314:	bl	30fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2318:	ldp	x29, x30, [sp], #32
    231c:	ret

0000000000002320 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj>:
    2320:	stp	x29, x30, [sp, #-48]!
    2324:	mov	x29, sp
    2328:	str	x0, [sp, #40]
    232c:	str	x1, [sp, #32]
    2330:	str	w2, [sp, #28]
    2334:	mov	w2, #0x5                   	// #5
    2338:	ldr	w1, [sp, #28]
    233c:	ldr	x0, [sp, #32]
    2340:	bl	3834 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2344:	nop
    2348:	ldp	x29, x30, [sp], #48
    234c:	ret

0000000000002350 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU4EPjj>:
    2350:	stp	x29, x30, [sp, #-48]!
    2354:	mov	x29, sp
    2358:	str	x0, [sp, #40]
    235c:	str	x1, [sp, #32]
    2360:	str	w2, [sp, #28]
    2364:	mov	w2, #0x6                   	// #6
    2368:	ldr	w1, [sp, #28]
    236c:	ldr	x0, [sp, #32]
    2370:	bl	3834 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2374:	nop
    2378:	ldp	x29, x30, [sp], #48
    237c:	ret

0000000000002380 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU4EPjj>:
    2380:	stp	x29, x30, [sp, #-48]!
    2384:	mov	x29, sp
    2388:	str	x0, [sp, #40]
    238c:	str	x1, [sp, #32]
    2390:	str	w2, [sp, #28]
    2394:	mov	w2, #0x7                   	// #7
    2398:	ldr	w1, [sp, #28]
    239c:	ldr	x0, [sp, #32]
    23a0:	bl	3834 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    23a4:	nop
    23a8:	ldp	x29, x30, [sp], #48
    23ac:	ret

00000000000023b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU8EPKm>:
    23b0:	stp	x29, x30, [sp, #-32]!
    23b4:	mov	x29, sp
    23b8:	str	x0, [sp, #24]
    23bc:	str	x1, [sp, #16]
    23c0:	mov	w1, #0x1                   	// #1
    23c4:	ldr	x0, [sp, #16]
    23c8:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    23cc:	ldp	x29, x30, [sp], #32
    23d0:	ret

00000000000023d4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU8EPKm>:
    23d4:	stp	x29, x30, [sp, #-32]!
    23d8:	mov	x29, sp
    23dc:	str	x0, [sp, #24]
    23e0:	str	x1, [sp, #16]
    23e4:	mov	w1, #0x2                   	// #2
    23e8:	ldr	x0, [sp, #16]
    23ec:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    23f0:	ldp	x29, x30, [sp], #32
    23f4:	ret

00000000000023f8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU8EPKm>:
    23f8:	stp	x29, x30, [sp, #-32]!
    23fc:	mov	x29, sp
    2400:	str	x0, [sp, #24]
    2404:	str	x1, [sp, #16]
    2408:	mov	w1, #0x3                   	// #3
    240c:	ldr	x0, [sp, #16]
    2410:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2414:	ldp	x29, x30, [sp], #32
    2418:	ret

000000000000241c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU8EPKm>:
    241c:	stp	x29, x30, [sp, #-32]!
    2420:	mov	x29, sp
    2424:	str	x0, [sp, #24]
    2428:	str	x1, [sp, #16]
    242c:	mov	w1, #0x4                   	// #4
    2430:	ldr	x0, [sp, #16]
    2434:	bl	3140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2438:	ldp	x29, x30, [sp], #32
    243c:	ret

0000000000002440 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm>:
    2440:	stp	x29, x30, [sp, #-48]!
    2444:	mov	x29, sp
    2448:	str	x0, [sp, #40]
    244c:	str	x1, [sp, #32]
    2450:	str	x2, [sp, #24]
    2454:	mov	w2, #0x5                   	// #5
    2458:	ldr	x1, [sp, #24]
    245c:	ldr	x0, [sp, #32]
    2460:	bl	3868 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2464:	nop
    2468:	ldp	x29, x30, [sp], #48
    246c:	ret

0000000000002470 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU8EPmm>:
    2470:	stp	x29, x30, [sp, #-48]!
    2474:	mov	x29, sp
    2478:	str	x0, [sp, #40]
    247c:	str	x1, [sp, #32]
    2480:	str	x2, [sp, #24]
    2484:	mov	w2, #0x6                   	// #6
    2488:	ldr	x1, [sp, #24]
    248c:	ldr	x0, [sp, #32]
    2490:	bl	3868 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2494:	nop
    2498:	ldp	x29, x30, [sp], #48
    249c:	ret

00000000000024a0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU8EPmm>:
    24a0:	stp	x29, x30, [sp, #-48]!
    24a4:	mov	x29, sp
    24a8:	str	x0, [sp, #40]
    24ac:	str	x1, [sp, #32]
    24b0:	str	x2, [sp, #24]
    24b4:	mov	w2, #0x7                   	// #7
    24b8:	ldr	x1, [sp, #24]
    24bc:	ldr	x0, [sp, #32]
    24c0:	bl	3868 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    24c4:	nop
    24c8:	ldp	x29, x30, [sp], #48
    24cc:	ret

00000000000024d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_RFEPKf>:
    24d0:	stp	x29, x30, [sp, #-32]!
    24d4:	mov	x29, sp
    24d8:	str	x0, [sp, #24]
    24dc:	str	x1, [sp, #16]
    24e0:	mov	w1, #0x1                   	// #1
    24e4:	ldr	x0, [sp, #16]
    24e8:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    24ec:	ldp	x29, x30, [sp], #32
    24f0:	ret

00000000000024f4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaRFEPKf>:
    24f4:	stp	x29, x30, [sp, #-32]!
    24f8:	mov	x29, sp
    24fc:	str	x0, [sp, #24]
    2500:	str	x1, [sp, #16]
    2504:	mov	w1, #0x2                   	// #2
    2508:	ldr	x0, [sp, #16]
    250c:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2510:	ldp	x29, x30, [sp], #32
    2514:	ret

0000000000002518 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaWFEPKf>:
    2518:	stp	x29, x30, [sp, #-32]!
    251c:	mov	x29, sp
    2520:	str	x0, [sp, #24]
    2524:	str	x1, [sp, #16]
    2528:	mov	w1, #0x3                   	// #3
    252c:	ldr	x0, [sp, #16]
    2530:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2534:	ldp	x29, x30, [sp], #32
    2538:	ret

000000000000253c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RfWFEPKf>:
    253c:	stp	x29, x30, [sp, #-32]!
    2540:	mov	x29, sp
    2544:	str	x0, [sp, #24]
    2548:	str	x1, [sp, #16]
    254c:	mov	w1, #0x4                   	// #4
    2550:	ldr	x0, [sp, #16]
    2554:	bl	3184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2558:	ldp	x29, x30, [sp], #32
    255c:	ret

0000000000002560 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff>:
    2560:	stp	x29, x30, [sp, #-48]!
    2564:	mov	x29, sp
    2568:	str	x0, [sp, #40]
    256c:	str	x1, [sp, #32]
    2570:	str	s0, [sp, #28]
    2574:	mov	w1, #0x5                   	// #5
    2578:	ldr	s0, [sp, #28]
    257c:	ldr	x0, [sp, #32]
    2580:	bl	389c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2584:	nop
    2588:	ldp	x29, x30, [sp], #48
    258c:	ret

0000000000002590 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRFEPff>:
    2590:	stp	x29, x30, [sp, #-48]!
    2594:	mov	x29, sp
    2598:	str	x0, [sp, #40]
    259c:	str	x1, [sp, #32]
    25a0:	str	s0, [sp, #28]
    25a4:	mov	w1, #0x6                   	// #6
    25a8:	ldr	s0, [sp, #28]
    25ac:	ldr	x0, [sp, #32]
    25b0:	bl	389c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    25b4:	nop
    25b8:	ldp	x29, x30, [sp], #48
    25bc:	ret

00000000000025c0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWFEPff>:
    25c0:	stp	x29, x30, [sp, #-48]!
    25c4:	mov	x29, sp
    25c8:	str	x0, [sp, #40]
    25cc:	str	x1, [sp, #32]
    25d0:	str	s0, [sp, #28]
    25d4:	mov	w1, #0x7                   	// #7
    25d8:	ldr	s0, [sp, #28]
    25dc:	ldr	x0, [sp, #32]
    25e0:	bl	389c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    25e4:	nop
    25e8:	ldp	x29, x30, [sp], #48
    25ec:	ret

00000000000025f0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_RDEPKd>:
    25f0:	stp	x29, x30, [sp, #-32]!
    25f4:	mov	x29, sp
    25f8:	str	x0, [sp, #24]
    25fc:	str	x1, [sp, #16]
    2600:	mov	w1, #0x1                   	// #1
    2604:	ldr	x0, [sp, #16]
    2608:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    260c:	ldp	x29, x30, [sp], #32
    2610:	ret

0000000000002614 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaRDEPKd>:
    2614:	stp	x29, x30, [sp, #-32]!
    2618:	mov	x29, sp
    261c:	str	x0, [sp, #24]
    2620:	str	x1, [sp, #16]
    2624:	mov	w1, #0x2                   	// #2
    2628:	ldr	x0, [sp, #16]
    262c:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2630:	ldp	x29, x30, [sp], #32
    2634:	ret

0000000000002638 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaWDEPKd>:
    2638:	stp	x29, x30, [sp, #-32]!
    263c:	mov	x29, sp
    2640:	str	x0, [sp, #24]
    2644:	str	x1, [sp, #16]
    2648:	mov	w1, #0x3                   	// #3
    264c:	ldr	x0, [sp, #16]
    2650:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2654:	ldp	x29, x30, [sp], #32
    2658:	ret

000000000000265c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RfWDEPKd>:
    265c:	stp	x29, x30, [sp, #-32]!
    2660:	mov	x29, sp
    2664:	str	x0, [sp, #24]
    2668:	str	x1, [sp, #16]
    266c:	mov	w1, #0x4                   	// #4
    2670:	ldr	x0, [sp, #16]
    2674:	bl	31c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2678:	ldp	x29, x30, [sp], #32
    267c:	ret

0000000000002680 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd>:
    2680:	stp	x29, x30, [sp, #-48]!
    2684:	mov	x29, sp
    2688:	str	x0, [sp, #40]
    268c:	str	x1, [sp, #32]
    2690:	str	d0, [sp, #24]
    2694:	mov	w1, #0x5                   	// #5
    2698:	ldr	d0, [sp, #24]
    269c:	ldr	x0, [sp, #32]
    26a0:	bl	38d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    26a4:	nop
    26a8:	ldp	x29, x30, [sp], #48
    26ac:	ret

00000000000026b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRDEPdd>:
    26b0:	stp	x29, x30, [sp, #-48]!
    26b4:	mov	x29, sp
    26b8:	str	x0, [sp, #40]
    26bc:	str	x1, [sp, #32]
    26c0:	str	d0, [sp, #24]
    26c4:	mov	w1, #0x6                   	// #6
    26c8:	ldr	d0, [sp, #24]
    26cc:	ldr	x0, [sp, #32]
    26d0:	bl	38d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    26d4:	nop
    26d8:	ldp	x29, x30, [sp], #48
    26dc:	ret

00000000000026e0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWDEPdd>:
    26e0:	stp	x29, x30, [sp, #-48]!
    26e4:	mov	x29, sp
    26e8:	str	x0, [sp, #40]
    26ec:	str	x1, [sp, #32]
    26f0:	str	d0, [sp, #24]
    26f4:	mov	w1, #0x7                   	// #7
    26f8:	ldr	d0, [sp, #24]
    26fc:	ldr	x0, [sp, #32]
    2700:	bl	38d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2704:	nop
    2708:	ldp	x29, x30, [sp], #48
    270c:	ret

0000000000002710 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_REEPKe>:
    2710:	stp	x29, x30, [sp, #-32]!
    2714:	mov	x29, sp
    2718:	str	x0, [sp, #24]
    271c:	str	x1, [sp, #16]
    2720:	mov	w1, #0x1                   	// #1
    2724:	ldr	x0, [sp, #16]
    2728:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    272c:	ldp	x29, x30, [sp], #32
    2730:	ret

0000000000002734 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaREEPKe>:
    2734:	stp	x29, x30, [sp, #-32]!
    2738:	mov	x29, sp
    273c:	str	x0, [sp, #24]
    2740:	str	x1, [sp, #16]
    2744:	mov	w1, #0x2                   	// #2
    2748:	ldr	x0, [sp, #16]
    274c:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2750:	ldp	x29, x30, [sp], #32
    2754:	ret

0000000000002758 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaWEEPKe>:
    2758:	stp	x29, x30, [sp, #-32]!
    275c:	mov	x29, sp
    2760:	str	x0, [sp, #24]
    2764:	str	x1, [sp, #16]
    2768:	mov	w1, #0x3                   	// #3
    276c:	ldr	x0, [sp, #16]
    2770:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2774:	ldp	x29, x30, [sp], #32
    2778:	ret

000000000000277c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RfWEEPKe>:
    277c:	stp	x29, x30, [sp, #-32]!
    2780:	mov	x29, sp
    2784:	str	x0, [sp, #24]
    2788:	str	x1, [sp, #16]
    278c:	mov	w1, #0x4                   	// #4
    2790:	ldr	x0, [sp, #16]
    2794:	bl	320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    2798:	ldp	x29, x30, [sp], #32
    279c:	ret

00000000000027a0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee>:
    27a0:	stp	x29, x30, [sp, #-48]!
    27a4:	mov	x29, sp
    27a8:	str	x0, [sp, #40]
    27ac:	str	x1, [sp, #32]
    27b0:	str	q0, [sp, #16]
    27b4:	mov	w1, #0x5                   	// #5
    27b8:	ldr	q0, [sp, #16]
    27bc:	ldr	x0, [sp, #32]
    27c0:	bl	3904 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    27c4:	nop
    27c8:	ldp	x29, x30, [sp], #48
    27cc:	ret

00000000000027d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaREEPee>:
    27d0:	stp	x29, x30, [sp, #-48]!
    27d4:	mov	x29, sp
    27d8:	str	x0, [sp, #40]
    27dc:	str	x1, [sp, #32]
    27e0:	str	q0, [sp, #16]
    27e4:	mov	w1, #0x6                   	// #6
    27e8:	ldr	q0, [sp, #16]
    27ec:	ldr	x0, [sp, #32]
    27f0:	bl	3904 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    27f4:	nop
    27f8:	ldp	x29, x30, [sp], #48
    27fc:	ret

0000000000002800 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWEEPee>:
    2800:	stp	x29, x30, [sp, #-48]!
    2804:	mov	x29, sp
    2808:	str	x0, [sp, #40]
    280c:	str	x1, [sp, #32]
    2810:	str	q0, [sp, #16]
    2814:	mov	w1, #0x7                   	// #7
    2818:	ldr	q0, [sp, #16]
    281c:	ldr	x0, [sp, #32]
    2820:	bl	3904 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    2824:	nop
    2828:	ldp	x29, x30, [sp], #48
    282c:	ret

0000000000002830 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RCFEPKCf>:
    2830:	stp	x29, x30, [sp, #-32]!
    2834:	mov	x29, sp
    2838:	str	x0, [sp, #24]
    283c:	str	x1, [sp, #16]
    2840:	mov	w1, #0x1                   	// #1
    2844:	ldr	x0, [sp, #16]
    2848:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    284c:	fmov	s2, s0
    2850:	fmov	s0, s1
    2854:	fmov	s1, s0
    2858:	fmov	s0, s2
    285c:	ldp	x29, x30, [sp], #32
    2860:	ret

0000000000002864 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRCFEPKCf>:
    2864:	stp	x29, x30, [sp, #-32]!
    2868:	mov	x29, sp
    286c:	str	x0, [sp, #24]
    2870:	str	x1, [sp, #16]
    2874:	mov	w1, #0x2                   	// #2
    2878:	ldr	x0, [sp, #16]
    287c:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2880:	fmov	s2, s0
    2884:	fmov	s0, s1
    2888:	fmov	s1, s0
    288c:	fmov	s0, s2
    2890:	ldp	x29, x30, [sp], #32
    2894:	ret

0000000000002898 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWCFEPKCf>:
    2898:	stp	x29, x30, [sp, #-32]!
    289c:	mov	x29, sp
    28a0:	str	x0, [sp, #24]
    28a4:	str	x1, [sp, #16]
    28a8:	mov	w1, #0x3                   	// #3
    28ac:	ldr	x0, [sp, #16]
    28b0:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    28b4:	fmov	s2, s0
    28b8:	fmov	s0, s1
    28bc:	fmov	s1, s0
    28c0:	fmov	s0, s2
    28c4:	ldp	x29, x30, [sp], #32
    28c8:	ret

00000000000028cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWCFEPKCf>:
    28cc:	stp	x29, x30, [sp, #-32]!
    28d0:	mov	x29, sp
    28d4:	str	x0, [sp, #24]
    28d8:	str	x1, [sp, #16]
    28dc:	mov	w1, #0x4                   	// #4
    28e0:	ldr	x0, [sp, #16]
    28e4:	bl	3250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    28e8:	fmov	s2, s0
    28ec:	fmov	s0, s1
    28f0:	fmov	s1, s0
    28f4:	fmov	s0, s2
    28f8:	ldp	x29, x30, [sp], #32
    28fc:	ret

0000000000002900 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_>:
    2900:	stp	x29, x30, [sp, #-48]!
    2904:	mov	x29, sp
    2908:	str	x0, [sp, #40]
    290c:	str	x1, [sp, #32]
    2910:	fmov	s2, s0
    2914:	fmov	s0, s1
    2918:	fmov	s1, s2
    291c:	str	s1, [sp, #24]
    2920:	str	s0, [sp, #28]
    2924:	ldr	s0, [sp, #24]
    2928:	ldr	s1, [sp, #28]
    292c:	mov	w1, #0x5                   	// #5
    2930:	ldr	x0, [sp, #32]
    2934:	bl	3938 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2938:	nop
    293c:	ldp	x29, x30, [sp], #48
    2940:	ret

0000000000002944 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCFEPCfS1_>:
    2944:	stp	x29, x30, [sp, #-48]!
    2948:	mov	x29, sp
    294c:	str	x0, [sp, #40]
    2950:	str	x1, [sp, #32]
    2954:	fmov	s2, s0
    2958:	fmov	s0, s1
    295c:	fmov	s1, s2
    2960:	str	s1, [sp, #24]
    2964:	str	s0, [sp, #28]
    2968:	ldr	s0, [sp, #24]
    296c:	ldr	s1, [sp, #28]
    2970:	mov	w1, #0x6                   	// #6
    2974:	ldr	x0, [sp, #32]
    2978:	bl	3938 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    297c:	nop
    2980:	ldp	x29, x30, [sp], #48
    2984:	ret

0000000000002988 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCFEPCfS1_>:
    2988:	stp	x29, x30, [sp, #-48]!
    298c:	mov	x29, sp
    2990:	str	x0, [sp, #40]
    2994:	str	x1, [sp, #32]
    2998:	fmov	s2, s0
    299c:	fmov	s0, s1
    29a0:	fmov	s1, s2
    29a4:	str	s1, [sp, #24]
    29a8:	str	s0, [sp, #28]
    29ac:	ldr	s0, [sp, #24]
    29b0:	ldr	s1, [sp, #28]
    29b4:	mov	w1, #0x7                   	// #7
    29b8:	ldr	x0, [sp, #32]
    29bc:	bl	3938 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    29c0:	nop
    29c4:	ldp	x29, x30, [sp], #48
    29c8:	ret

00000000000029cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RCDEPKCd>:
    29cc:	stp	x29, x30, [sp, #-32]!
    29d0:	mov	x29, sp
    29d4:	str	x0, [sp, #24]
    29d8:	str	x1, [sp, #16]
    29dc:	mov	w1, #0x1                   	// #1
    29e0:	ldr	x0, [sp, #16]
    29e4:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    29e8:	fmov	d2, d0
    29ec:	fmov	d0, d1
    29f0:	fmov	d1, d0
    29f4:	fmov	d0, d2
    29f8:	ldp	x29, x30, [sp], #32
    29fc:	ret

0000000000002a00 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRCDEPKCd>:
    2a00:	stp	x29, x30, [sp, #-32]!
    2a04:	mov	x29, sp
    2a08:	str	x0, [sp, #24]
    2a0c:	str	x1, [sp, #16]
    2a10:	mov	w1, #0x2                   	// #2
    2a14:	ldr	x0, [sp, #16]
    2a18:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2a1c:	fmov	d2, d0
    2a20:	fmov	d0, d1
    2a24:	fmov	d1, d0
    2a28:	fmov	d0, d2
    2a2c:	ldp	x29, x30, [sp], #32
    2a30:	ret

0000000000002a34 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWCDEPKCd>:
    2a34:	stp	x29, x30, [sp, #-32]!
    2a38:	mov	x29, sp
    2a3c:	str	x0, [sp, #24]
    2a40:	str	x1, [sp, #16]
    2a44:	mov	w1, #0x3                   	// #3
    2a48:	ldr	x0, [sp, #16]
    2a4c:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2a50:	fmov	d2, d0
    2a54:	fmov	d0, d1
    2a58:	fmov	d1, d0
    2a5c:	fmov	d0, d2
    2a60:	ldp	x29, x30, [sp], #32
    2a64:	ret

0000000000002a68 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWCDEPKCd>:
    2a68:	stp	x29, x30, [sp, #-32]!
    2a6c:	mov	x29, sp
    2a70:	str	x0, [sp, #24]
    2a74:	str	x1, [sp, #16]
    2a78:	mov	w1, #0x4                   	// #4
    2a7c:	ldr	x0, [sp, #16]
    2a80:	bl	32bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2a84:	fmov	d2, d0
    2a88:	fmov	d0, d1
    2a8c:	fmov	d1, d0
    2a90:	fmov	d0, d2
    2a94:	ldp	x29, x30, [sp], #32
    2a98:	ret

0000000000002a9c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_>:
    2a9c:	stp	x29, x30, [sp, #-48]!
    2aa0:	mov	x29, sp
    2aa4:	str	x0, [sp, #40]
    2aa8:	str	x1, [sp, #32]
    2aac:	fmov	d2, d0
    2ab0:	fmov	d0, d1
    2ab4:	fmov	d1, d2
    2ab8:	str	d1, [sp, #16]
    2abc:	str	d0, [sp, #24]
    2ac0:	ldr	d0, [sp, #16]
    2ac4:	ldr	d1, [sp, #24]
    2ac8:	mov	w1, #0x5                   	// #5
    2acc:	ldr	x0, [sp, #32]
    2ad0:	bl	3980 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2ad4:	nop
    2ad8:	ldp	x29, x30, [sp], #48
    2adc:	ret

0000000000002ae0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCDEPCdS1_>:
    2ae0:	stp	x29, x30, [sp, #-48]!
    2ae4:	mov	x29, sp
    2ae8:	str	x0, [sp, #40]
    2aec:	str	x1, [sp, #32]
    2af0:	fmov	d2, d0
    2af4:	fmov	d0, d1
    2af8:	fmov	d1, d2
    2afc:	str	d1, [sp, #16]
    2b00:	str	d0, [sp, #24]
    2b04:	ldr	d0, [sp, #16]
    2b08:	ldr	d1, [sp, #24]
    2b0c:	mov	w1, #0x6                   	// #6
    2b10:	ldr	x0, [sp, #32]
    2b14:	bl	3980 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2b18:	nop
    2b1c:	ldp	x29, x30, [sp], #48
    2b20:	ret

0000000000002b24 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCDEPCdS1_>:
    2b24:	stp	x29, x30, [sp, #-48]!
    2b28:	mov	x29, sp
    2b2c:	str	x0, [sp, #40]
    2b30:	str	x1, [sp, #32]
    2b34:	fmov	d2, d0
    2b38:	fmov	d0, d1
    2b3c:	fmov	d1, d2
    2b40:	str	d1, [sp, #16]
    2b44:	str	d0, [sp, #24]
    2b48:	ldr	d0, [sp, #16]
    2b4c:	ldr	d1, [sp, #24]
    2b50:	mov	w1, #0x7                   	// #7
    2b54:	ldr	x0, [sp, #32]
    2b58:	bl	3980 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2b5c:	nop
    2b60:	ldp	x29, x30, [sp], #48
    2b64:	ret

0000000000002b68 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RCEEPKCe>:
    2b68:	stp	x29, x30, [sp, #-32]!
    2b6c:	mov	x29, sp
    2b70:	str	x0, [sp, #24]
    2b74:	str	x1, [sp, #16]
    2b78:	mov	w1, #0x1                   	// #1
    2b7c:	ldr	x0, [sp, #16]
    2b80:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2b84:	mov	v2.16b, v0.16b
    2b88:	mov	v0.16b, v1.16b
    2b8c:	mov	v4.16b, v2.16b
    2b90:	mov	v2.16b, v0.16b
    2b94:	mov	v0.16b, v4.16b
    2b98:	mov	v1.16b, v2.16b
    2b9c:	ldp	x29, x30, [sp], #32
    2ba0:	ret

0000000000002ba4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRCEEPKCe>:
    2ba4:	stp	x29, x30, [sp, #-32]!
    2ba8:	mov	x29, sp
    2bac:	str	x0, [sp, #24]
    2bb0:	str	x1, [sp, #16]
    2bb4:	mov	w1, #0x2                   	// #2
    2bb8:	ldr	x0, [sp, #16]
    2bbc:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2bc0:	mov	v2.16b, v0.16b
    2bc4:	mov	v0.16b, v1.16b
    2bc8:	mov	v4.16b, v2.16b
    2bcc:	mov	v2.16b, v0.16b
    2bd0:	mov	v0.16b, v4.16b
    2bd4:	mov	v1.16b, v2.16b
    2bd8:	ldp	x29, x30, [sp], #32
    2bdc:	ret

0000000000002be0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWCEEPKCe>:
    2be0:	stp	x29, x30, [sp, #-32]!
    2be4:	mov	x29, sp
    2be8:	str	x0, [sp, #24]
    2bec:	str	x1, [sp, #16]
    2bf0:	mov	w1, #0x3                   	// #3
    2bf4:	ldr	x0, [sp, #16]
    2bf8:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2bfc:	mov	v2.16b, v0.16b
    2c00:	mov	v0.16b, v1.16b
    2c04:	mov	v4.16b, v2.16b
    2c08:	mov	v2.16b, v0.16b
    2c0c:	mov	v0.16b, v4.16b
    2c10:	mov	v1.16b, v2.16b
    2c14:	ldp	x29, x30, [sp], #32
    2c18:	ret

0000000000002c1c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWCEEPKCe>:
    2c1c:	stp	x29, x30, [sp, #-32]!
    2c20:	mov	x29, sp
    2c24:	str	x0, [sp, #24]
    2c28:	str	x1, [sp, #16]
    2c2c:	mov	w1, #0x4                   	// #4
    2c30:	ldr	x0, [sp, #16]
    2c34:	bl	3328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    2c38:	mov	v2.16b, v0.16b
    2c3c:	mov	v0.16b, v1.16b
    2c40:	mov	v4.16b, v2.16b
    2c44:	mov	v2.16b, v0.16b
    2c48:	mov	v0.16b, v4.16b
    2c4c:	mov	v1.16b, v2.16b
    2c50:	ldp	x29, x30, [sp], #32
    2c54:	ret

0000000000002c58 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_>:
    2c58:	stp	x29, x30, [sp, #-64]!
    2c5c:	mov	x29, sp
    2c60:	str	x0, [sp, #56]
    2c64:	str	x1, [sp, #48]
    2c68:	mov	v2.16b, v0.16b
    2c6c:	mov	v0.16b, v1.16b
    2c70:	str	q2, [sp, #16]
    2c74:	str	q0, [sp, #32]
    2c78:	ldr	q0, [sp, #16]
    2c7c:	ldr	q2, [sp, #32]
    2c80:	mov	w1, #0x5                   	// #5
    2c84:	mov	v1.16b, v2.16b
    2c88:	ldr	x0, [sp, #48]
    2c8c:	bl	39c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2c90:	nop
    2c94:	ldp	x29, x30, [sp], #64
    2c98:	ret

0000000000002c9c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCEEPCeS1_>:
    2c9c:	stp	x29, x30, [sp, #-64]!
    2ca0:	mov	x29, sp
    2ca4:	str	x0, [sp, #56]
    2ca8:	str	x1, [sp, #48]
    2cac:	mov	v2.16b, v0.16b
    2cb0:	mov	v0.16b, v1.16b
    2cb4:	str	q2, [sp, #16]
    2cb8:	str	q0, [sp, #32]
    2cbc:	ldr	q0, [sp, #16]
    2cc0:	ldr	q2, [sp, #32]
    2cc4:	mov	w1, #0x6                   	// #6
    2cc8:	mov	v1.16b, v2.16b
    2ccc:	ldr	x0, [sp, #48]
    2cd0:	bl	39c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2cd4:	nop
    2cd8:	ldp	x29, x30, [sp], #64
    2cdc:	ret

0000000000002ce0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCEEPCeS1_>:
    2ce0:	stp	x29, x30, [sp, #-64]!
    2ce4:	mov	x29, sp
    2ce8:	str	x0, [sp, #56]
    2cec:	str	x1, [sp, #48]
    2cf0:	mov	v2.16b, v0.16b
    2cf4:	mov	v0.16b, v1.16b
    2cf8:	str	q2, [sp, #16]
    2cfc:	str	q0, [sp, #32]
    2d00:	ldr	q0, [sp, #16]
    2d04:	ldr	q2, [sp, #32]
    2d08:	mov	w1, #0x7                   	// #7
    2d0c:	mov	v1.16b, v2.16b
    2d10:	ldr	x0, [sp, #48]
    2d14:	bl	39c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    2d18:	nop
    2d1c:	ldp	x29, x30, [sp], #64
    2d20:	ret

0000000000002d24 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    2d24:	stp	x29, x30, [sp, #-64]!
    2d28:	mov	x29, sp
    2d2c:	str	x0, [sp, #56]
    2d30:	str	x1, [sp, #48]
    2d34:	str	x2, [sp, #40]
    2d38:	str	x3, [sp, #32]
    2d3c:	strb	w4, [sp, #31]
    2d40:	str	w5, [sp, #24]
    2d44:	str	w6, [sp, #20]
    2d48:	ldr	x0, [sp, #32]
    2d4c:	cmp	x0, #0x0
    2d50:	b.eq	2d70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4c>  // b.none
    2d54:	ldr	w5, [sp, #20]
    2d58:	ldr	w4, [sp, #24]
    2d5c:	ldrb	w3, [sp, #31]
    2d60:	ldr	x2, [sp, #32]
    2d64:	ldr	x1, [sp, #40]
    2d68:	ldr	x0, [sp, #48]
    2d6c:	bl	1fa8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>
    2d70:	nop
    2d74:	ldp	x29, x30, [sp], #64
    2d78:	ret

0000000000002d7c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    2d7c:	stp	x29, x30, [sp, #-48]!
    2d80:	mov	x29, sp
    2d84:	str	x0, [sp, #40]
    2d88:	str	x1, [sp, #32]
    2d8c:	str	w2, [sp, #28]
    2d90:	str	x3, [sp, #16]
    2d94:	str	w4, [sp, #24]
    2d98:	ldr	x0, [sp, #16]
    2d9c:	cmp	x0, #0x0
    2da0:	b.eq	2db8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
    2da4:	ldr	w3, [sp, #24]
    2da8:	ldr	x2, [sp, #16]
    2dac:	ldr	w1, [sp, #28]
    2db0:	ldr	x0, [sp, #32]
    2db4:	bl	1ff4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>
    2db8:	nop
    2dbc:	ldp	x29, x30, [sp], #48
    2dc0:	ret

0000000000002dc4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
    2dc4:	stp	x29, x30, [sp, #-48]!
    2dc8:	mov	x29, sp
    2dcc:	str	x0, [sp, #24]
    2dd0:	str	x1, [sp, #16]
    2dd4:	bl	0 <_ZN3GTML7gtm_thrEv>
    2dd8:	str	x0, [sp, #40]
    2ddc:	ldr	x0, [sp, #40]
    2de0:	ldr	w0, [x0, #288]
    2de4:	and	w0, w0, #0x2
    2de8:	cmp	w0, #0x0
    2dec:	b.eq	2df4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x30>  // b.none
    2df0:	bl	0 <abort>
    2df4:	nop
    2df8:	ldp	x29, x30, [sp], #48
    2dfc:	ret

0000000000002e00 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch20snapshot_most_recentEv>:
    2e00:	sub	sp, sp, #0x10
    2e04:	str	x0, [sp, #8]
    2e08:	mov	w0, #0x1                   	// #1
    2e0c:	add	sp, sp, #0x10
    2e10:	ret

0000000000002e14 <_ZN12_GLOBAL__N_16htm_mg4initEv>:
    2e14:	sub	sp, sp, #0x10
    2e18:	str	x0, [sp, #8]
    2e1c:	nop
    2e20:	add	sp, sp, #0x10
    2e24:	ret

0000000000002e28 <_ZN12_GLOBAL__N_16htm_mg4finiEv>:
    2e28:	stp	x29, x30, [sp, #-32]!
    2e2c:	mov	x29, sp
    2e30:	str	x0, [sp, #24]
    2e34:	mov	w1, #0x0                   	// #0
    2e38:	adrp	x0, 0 <gtm_serial_lock>
    2e3c:	add	x0, x0, #0x0
    2e40:	bl	0 <_ZN3GTML7gtm_thrEv>
    2e44:	nop
    2e48:	ldp	x29, x30, [sp], #32
    2e4c:	ret

0000000000002e50 <_ZN12_GLOBAL__N_112htm_dispatchC1Ev>:
    2e50:	stp	x29, x30, [sp, #-32]!
    2e54:	mov	x29, sp
    2e58:	str	x0, [sp, #24]
    2e5c:	ldr	x7, [sp, #24]
    2e60:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2e64:	add	x6, x0, #0x0
    2e68:	mov	w5, #0x3                   	// #3
    2e6c:	mov	w4, #0x0                   	// #0
    2e70:	mov	w3, #0x0                   	// #0
    2e74:	mov	w2, #0x1                   	// #1
    2e78:	mov	w1, #0x0                   	// #0
    2e7c:	mov	x0, x7
    2e80:	bl	e0 <_ZN12_GLOBAL__N_118serialirr_dispatchC2EbbbbjPN3GTM12method_groupE>
    2e84:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2e88:	add	x1, x0, #0x0
    2e8c:	ldr	x0, [sp, #24]
    2e90:	str	x1, [x0]
    2e94:	nop
    2e98:	ldp	x29, x30, [sp], #32
    2e9c:	ret

0000000000002ea0 <_ZN3GTM18dispatch_serialirrEv>:
    2ea0:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2ea4:	add	x0, x0, #0x0
    2ea8:	ret

0000000000002eac <_ZN3GTM15dispatch_serialEv>:
    2eac:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2eb0:	add	x0, x0, #0x0
    2eb4:	ret

0000000000002eb8 <_ZN3GTM26dispatch_serialirr_onwriteEv>:
    2eb8:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2ebc:	add	x0, x0, #0x0
    2ec0:	ret

0000000000002ec4 <_ZN3GTM12dispatch_htmEv>:
    2ec4:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2ec8:	add	x0, x0, #0x0
    2ecc:	ret

0000000000002ed0 <_ZN3GTM10gtm_thread14serialirr_modeEv>:
    2ed0:	stp	x29, x30, [sp, #-64]!
    2ed4:	mov	x29, sp
    2ed8:	str	x0, [sp, #24]
    2edc:	bl	18 <_ZN3GTML8abi_dispEv>
    2ee0:	str	x0, [sp, #56]
    2ee4:	ldr	x0, [sp, #24]
    2ee8:	ldr	w0, [x0, #288]
    2eec:	and	w0, w0, #0x1
    2ef0:	cmp	w0, #0x0
    2ef4:	b.eq	2f60 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x90>  // b.none
    2ef8:	ldr	x0, [sp, #24]
    2efc:	ldr	w0, [x0, #288]
    2f00:	and	w0, w0, #0x2
    2f04:	cmp	w0, #0x0
    2f08:	b.ne	301c <_ZN3GTM10gtm_thread14serialirr_modeEv+0x14c>  // b.any
    2f0c:	str	xzr, [sp, #40]
    2f10:	ldr	x0, [sp, #56]
    2f14:	ldr	x0, [x0]
    2f18:	add	x0, x0, #0x8
    2f1c:	ldr	x2, [x0]
    2f20:	add	x0, sp, #0x28
    2f24:	mov	x1, x0
    2f28:	ldr	x0, [sp, #56]
    2f2c:	blr	x2
    2f30:	strb	w0, [sp, #55]
    2f34:	ldrb	w0, [sp, #55]
    2f38:	cmp	w0, #0x0
    2f3c:	b.ne	2ffc <_ZN3GTM10gtm_thread14serialirr_modeEv+0x12c>  // b.any
    2f40:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2f44:	add	x3, x0, #0x0
    2f48:	mov	w2, #0x137                 	// #311
    2f4c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2f50:	add	x1, x0, #0x0
    2f54:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2f58:	add	x0, x0, #0x0
    2f5c:	bl	0 <__assert_fail>
    2f60:	ldr	x1, [sp, #24]
    2f64:	adrp	x0, 0 <gtm_serial_lock>
    2f68:	add	x0, x0, #0x0
    2f6c:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
    2f70:	and	w0, w0, #0xff
    2f74:	cmp	w0, #0x0
    2f78:	b.eq	2fec <_ZN3GTM10gtm_thread14serialirr_modeEv+0x11c>  // b.none
    2f7c:	ldr	x0, [sp, #24]
    2f80:	ldr	w0, [x0, #288]
    2f84:	orr	w1, w0, #0x1
    2f88:	ldr	x0, [sp, #24]
    2f8c:	str	w1, [x0, #288]
    2f90:	str	xzr, [sp, #32]
    2f94:	ldr	x0, [sp, #56]
    2f98:	ldr	x0, [x0]
    2f9c:	add	x0, x0, #0x8
    2fa0:	ldr	x2, [x0]
    2fa4:	add	x0, sp, #0x20
    2fa8:	mov	x1, x0
    2fac:	ldr	x0, [sp, #56]
    2fb0:	blr	x2
    2fb4:	and	w0, w0, #0xff
    2fb8:	eor	w0, w0, #0x1
    2fbc:	and	w0, w0, #0xff
    2fc0:	cmp	w0, #0x0
    2fc4:	b.eq	2fd8 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x108>  // b.none
    2fc8:	mov	w2, #0x1                   	// #1
    2fcc:	mov	w1, #0x6                   	// #6
    2fd0:	ldr	x0, [sp, #24]
    2fd4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2fd8:	ldr	x1, [sp, #24]
    2fdc:	adrp	x0, 0 <gtm_serial_lock>
    2fe0:	add	x0, x0, #0x0
    2fe4:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
    2fe8:	b	2ffc <_ZN3GTM10gtm_thread14serialirr_modeEv+0x12c>
    2fec:	mov	w2, #0x0                   	// #0
    2ff0:	mov	w1, #0x6                   	// #6
    2ff4:	ldr	x0, [sp, #24]
    2ff8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2ffc:	ldr	x0, [sp, #24]
    3000:	ldr	w0, [x0, #288]
    3004:	orr	w1, w0, #0x3
    3008:	ldr	x0, [sp, #24]
    300c:	str	w1, [x0, #288]
    3010:	bl	2ea0 <_ZN3GTM18dispatch_serialirrEv>
    3014:	bl	30 <_ZN3GTML12set_abi_dispEPNS_12abi_dispatchE>
    3018:	b	3020 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x150>
    301c:	nop
    3020:	ldp	x29, x30, [sp], #64
    3024:	ret

0000000000003028 <_ITM_changeTransactionMode>:
    3028:	stp	x29, x30, [sp, #-32]!
    302c:	mov	x29, sp
    3030:	str	w0, [sp, #28]
    3034:	ldr	w0, [sp, #28]
    3038:	cmp	w0, #0x0
    303c:	b.eq	3060 <_ITM_changeTransactionMode+0x38>  // b.none
    3040:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3044:	add	x3, x0, #0x0
    3048:	mov	w2, #0x151                 	// #337
    304c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3050:	add	x1, x0, #0x0
    3054:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3058:	add	x0, x0, #0x0
    305c:	bl	0 <__assert_fail>
    3060:	bl	0 <_ZN3GTML7gtm_thrEv>
    3064:	bl	2ed0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    3068:	nop
    306c:	ldp	x29, x30, [sp], #32
    3070:	ret

0000000000003074 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3074:	sub	sp, sp, #0x10
    3078:	str	x0, [sp, #8]
    307c:	str	w1, [sp, #4]
    3080:	ldr	x0, [sp, #8]
    3084:	ldrb	w0, [x0]
    3088:	add	sp, sp, #0x10
    308c:	ret

0000000000003090 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3090:	sub	sp, sp, #0x10
    3094:	str	x0, [sp, #8]
    3098:	strb	w1, [sp, #7]
    309c:	str	w2, [sp]
    30a0:	ldr	x0, [sp, #8]
    30a4:	ldrb	w1, [sp, #7]
    30a8:	strb	w1, [x0]
    30ac:	nop
    30b0:	add	sp, sp, #0x10
    30b4:	ret

00000000000030b8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    30b8:	sub	sp, sp, #0x10
    30bc:	str	x0, [sp, #8]
    30c0:	str	w1, [sp, #4]
    30c4:	ldr	x0, [sp, #8]
    30c8:	ldrh	w0, [x0]
    30cc:	add	sp, sp, #0x10
    30d0:	ret

00000000000030d4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    30d4:	sub	sp, sp, #0x10
    30d8:	str	x0, [sp, #8]
    30dc:	strh	w1, [sp, #6]
    30e0:	str	w2, [sp]
    30e4:	ldr	x0, [sp, #8]
    30e8:	ldrh	w1, [sp, #6]
    30ec:	strh	w1, [x0]
    30f0:	nop
    30f4:	add	sp, sp, #0x10
    30f8:	ret

00000000000030fc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    30fc:	sub	sp, sp, #0x10
    3100:	str	x0, [sp, #8]
    3104:	str	w1, [sp, #4]
    3108:	ldr	x0, [sp, #8]
    310c:	ldr	w0, [x0]
    3110:	add	sp, sp, #0x10
    3114:	ret

0000000000003118 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3118:	sub	sp, sp, #0x10
    311c:	str	x0, [sp, #8]
    3120:	str	w1, [sp, #4]
    3124:	str	w2, [sp]
    3128:	ldr	x0, [sp, #8]
    312c:	ldr	w1, [sp, #4]
    3130:	str	w1, [x0]
    3134:	nop
    3138:	add	sp, sp, #0x10
    313c:	ret

0000000000003140 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3140:	sub	sp, sp, #0x10
    3144:	str	x0, [sp, #8]
    3148:	str	w1, [sp, #4]
    314c:	ldr	x0, [sp, #8]
    3150:	ldr	x0, [x0]
    3154:	add	sp, sp, #0x10
    3158:	ret

000000000000315c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    315c:	sub	sp, sp, #0x20
    3160:	str	x0, [sp, #24]
    3164:	str	x1, [sp, #16]
    3168:	str	w2, [sp, #12]
    316c:	ldr	x0, [sp, #24]
    3170:	ldr	x1, [sp, #16]
    3174:	str	x1, [x0]
    3178:	nop
    317c:	add	sp, sp, #0x20
    3180:	ret

0000000000003184 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3184:	sub	sp, sp, #0x10
    3188:	str	x0, [sp, #8]
    318c:	str	w1, [sp, #4]
    3190:	ldr	x0, [sp, #8]
    3194:	ldr	s0, [x0]
    3198:	add	sp, sp, #0x10
    319c:	ret

00000000000031a0 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    31a0:	sub	sp, sp, #0x10
    31a4:	str	x0, [sp, #8]
    31a8:	str	s0, [sp, #4]
    31ac:	str	w1, [sp]
    31b0:	ldr	x0, [sp, #8]
    31b4:	ldr	s0, [sp, #4]
    31b8:	str	s0, [x0]
    31bc:	nop
    31c0:	add	sp, sp, #0x10
    31c4:	ret

00000000000031c8 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    31c8:	sub	sp, sp, #0x10
    31cc:	str	x0, [sp, #8]
    31d0:	str	w1, [sp, #4]
    31d4:	ldr	x0, [sp, #8]
    31d8:	ldr	d0, [x0]
    31dc:	add	sp, sp, #0x10
    31e0:	ret

00000000000031e4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    31e4:	sub	sp, sp, #0x20
    31e8:	str	x0, [sp, #24]
    31ec:	str	d0, [sp, #16]
    31f0:	str	w1, [sp, #12]
    31f4:	ldr	x0, [sp, #24]
    31f8:	ldr	d0, [sp, #16]
    31fc:	str	d0, [x0]
    3200:	nop
    3204:	add	sp, sp, #0x20
    3208:	ret

000000000000320c <_ZN12_GLOBAL__N_118serialirr_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    320c:	sub	sp, sp, #0x10
    3210:	str	x0, [sp, #8]
    3214:	str	w1, [sp, #4]
    3218:	ldr	x0, [sp, #8]
    321c:	ldr	q0, [x0]
    3220:	add	sp, sp, #0x10
    3224:	ret

0000000000003228 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3228:	sub	sp, sp, #0x20
    322c:	str	x0, [sp, #24]
    3230:	str	q0, [sp]
    3234:	str	w1, [sp, #20]
    3238:	ldr	x0, [sp, #24]
    323c:	ldr	q0, [sp]
    3240:	str	q0, [x0]
    3244:	nop
    3248:	add	sp, sp, #0x20
    324c:	ret

0000000000003250 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    3250:	sub	sp, sp, #0x10
    3254:	str	x0, [sp, #8]
    3258:	str	w1, [sp, #4]
    325c:	ldr	x0, [sp, #8]
    3260:	ldr	s1, [x0]
    3264:	ldr	s0, [x0, #4]
    3268:	fmov	s2, s1
    326c:	fmov	s1, s0
    3270:	fmov	s0, s2
    3274:	add	sp, sp, #0x10
    3278:	ret

000000000000327c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    327c:	sub	sp, sp, #0x20
    3280:	str	x0, [sp, #24]
    3284:	fmov	s2, s0
    3288:	fmov	s0, s1
    328c:	fmov	s1, s2
    3290:	str	s1, [sp, #16]
    3294:	str	s0, [sp, #20]
    3298:	str	w1, [sp, #12]
    329c:	ldr	x0, [sp, #24]
    32a0:	ldr	s0, [sp, #16]
    32a4:	str	s0, [x0]
    32a8:	ldr	s0, [sp, #20]
    32ac:	str	s0, [x0, #4]
    32b0:	nop
    32b4:	add	sp, sp, #0x20
    32b8:	ret

00000000000032bc <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    32bc:	sub	sp, sp, #0x10
    32c0:	str	x0, [sp, #8]
    32c4:	str	w1, [sp, #4]
    32c8:	ldr	x0, [sp, #8]
    32cc:	ldr	d1, [x0]
    32d0:	ldr	d0, [x0, #8]
    32d4:	fmov	d2, d1
    32d8:	fmov	d1, d0
    32dc:	fmov	d0, d2
    32e0:	add	sp, sp, #0x10
    32e4:	ret

00000000000032e8 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    32e8:	sub	sp, sp, #0x20
    32ec:	str	x0, [sp, #24]
    32f0:	fmov	d2, d0
    32f4:	fmov	d0, d1
    32f8:	fmov	d1, d2
    32fc:	str	d1, [sp, #8]
    3300:	str	d0, [sp, #16]
    3304:	str	w1, [sp, #4]
    3308:	ldr	x0, [sp, #24]
    330c:	ldr	d0, [sp, #8]
    3310:	str	d0, [x0]
    3314:	ldr	d0, [sp, #16]
    3318:	str	d0, [x0, #8]
    331c:	nop
    3320:	add	sp, sp, #0x20
    3324:	ret

0000000000003328 <_ZN12_GLOBAL__N_118serialirr_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    3328:	sub	sp, sp, #0x10
    332c:	str	x0, [sp, #8]
    3330:	str	w1, [sp, #4]
    3334:	ldr	x0, [sp, #8]
    3338:	ldr	q2, [x0]
    333c:	ldr	q0, [x0, #16]
    3340:	mov	v4.16b, v2.16b
    3344:	mov	v2.16b, v0.16b
    3348:	mov	v0.16b, v4.16b
    334c:	mov	v1.16b, v2.16b
    3350:	add	sp, sp, #0x10
    3354:	ret

0000000000003358 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    3358:	sub	sp, sp, #0x30
    335c:	str	x0, [sp, #40]
    3360:	mov	v2.16b, v0.16b
    3364:	mov	v0.16b, v1.16b
    3368:	str	q2, [sp]
    336c:	str	q0, [sp, #16]
    3370:	str	w1, [sp, #36]
    3374:	ldr	x0, [sp, #40]
    3378:	ldr	q0, [sp]
    337c:	str	q0, [x0]
    3380:	ldr	q0, [sp, #16]
    3384:	str	q0, [x0, #16]
    3388:	nop
    338c:	add	sp, sp, #0x30
    3390:	ret

0000000000003394 <_ZN12_GLOBAL__N_115serial_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3394:	sub	sp, sp, #0x10
    3398:	str	x0, [sp, #8]
    339c:	str	w1, [sp, #4]
    33a0:	ldr	x0, [sp, #8]
    33a4:	ldrb	w0, [x0]
    33a8:	add	sp, sp, #0x10
    33ac:	ret

00000000000033b0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    33b0:	stp	x29, x30, [sp, #-32]!
    33b4:	mov	x29, sp
    33b8:	str	x0, [sp, #24]
    33bc:	strb	w1, [sp, #23]
    33c0:	str	w2, [sp, #16]
    33c4:	ldr	w0, [sp, #16]
    33c8:	cmp	w0, #0x7
    33cc:	b.eq	33dc <_ZN12_GLOBAL__N_115serial_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    33d0:	mov	x1, #0x1                   	// #1
    33d4:	ldr	x0, [sp, #24]
    33d8:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    33dc:	ldr	x0, [sp, #24]
    33e0:	ldrb	w1, [sp, #23]
    33e4:	strb	w1, [x0]
    33e8:	nop
    33ec:	ldp	x29, x30, [sp], #32
    33f0:	ret

00000000000033f4 <_ZN12_GLOBAL__N_115serial_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    33f4:	sub	sp, sp, #0x10
    33f8:	str	x0, [sp, #8]
    33fc:	str	w1, [sp, #4]
    3400:	ldr	x0, [sp, #8]
    3404:	ldrh	w0, [x0]
    3408:	add	sp, sp, #0x10
    340c:	ret

0000000000003410 <_ZN12_GLOBAL__N_115serial_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3410:	stp	x29, x30, [sp, #-32]!
    3414:	mov	x29, sp
    3418:	str	x0, [sp, #24]
    341c:	strh	w1, [sp, #22]
    3420:	str	w2, [sp, #16]
    3424:	ldr	w0, [sp, #16]
    3428:	cmp	w0, #0x7
    342c:	b.eq	343c <_ZN12_GLOBAL__N_115serial_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    3430:	mov	x1, #0x2                   	// #2
    3434:	ldr	x0, [sp, #24]
    3438:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    343c:	ldr	x0, [sp, #24]
    3440:	ldrh	w1, [sp, #22]
    3444:	strh	w1, [x0]
    3448:	nop
    344c:	ldp	x29, x30, [sp], #32
    3450:	ret

0000000000003454 <_ZN12_GLOBAL__N_115serial_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3454:	sub	sp, sp, #0x10
    3458:	str	x0, [sp, #8]
    345c:	str	w1, [sp, #4]
    3460:	ldr	x0, [sp, #8]
    3464:	ldr	w0, [x0]
    3468:	add	sp, sp, #0x10
    346c:	ret

0000000000003470 <_ZN12_GLOBAL__N_115serial_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3470:	stp	x29, x30, [sp, #-32]!
    3474:	mov	x29, sp
    3478:	str	x0, [sp, #24]
    347c:	str	w1, [sp, #20]
    3480:	str	w2, [sp, #16]
    3484:	ldr	w0, [sp, #16]
    3488:	cmp	w0, #0x7
    348c:	b.eq	349c <_ZN12_GLOBAL__N_115serial_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    3490:	mov	x1, #0x4                   	// #4
    3494:	ldr	x0, [sp, #24]
    3498:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    349c:	ldr	x0, [sp, #24]
    34a0:	ldr	w1, [sp, #20]
    34a4:	str	w1, [x0]
    34a8:	nop
    34ac:	ldp	x29, x30, [sp], #32
    34b0:	ret

00000000000034b4 <_ZN12_GLOBAL__N_115serial_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    34b4:	sub	sp, sp, #0x10
    34b8:	str	x0, [sp, #8]
    34bc:	str	w1, [sp, #4]
    34c0:	ldr	x0, [sp, #8]
    34c4:	ldr	x0, [x0]
    34c8:	add	sp, sp, #0x10
    34cc:	ret

00000000000034d0 <_ZN12_GLOBAL__N_115serial_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    34d0:	stp	x29, x30, [sp, #-48]!
    34d4:	mov	x29, sp
    34d8:	str	x0, [sp, #40]
    34dc:	str	x1, [sp, #32]
    34e0:	str	w2, [sp, #28]
    34e4:	ldr	w0, [sp, #28]
    34e8:	cmp	w0, #0x7
    34ec:	b.eq	34fc <_ZN12_GLOBAL__N_115serial_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    34f0:	mov	x1, #0x8                   	// #8
    34f4:	ldr	x0, [sp, #40]
    34f8:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    34fc:	ldr	x0, [sp, #40]
    3500:	ldr	x1, [sp, #32]
    3504:	str	x1, [x0]
    3508:	nop
    350c:	ldp	x29, x30, [sp], #48
    3510:	ret

0000000000003514 <_ZN12_GLOBAL__N_115serial_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3514:	sub	sp, sp, #0x10
    3518:	str	x0, [sp, #8]
    351c:	str	w1, [sp, #4]
    3520:	ldr	x0, [sp, #8]
    3524:	ldr	s0, [x0]
    3528:	add	sp, sp, #0x10
    352c:	ret

0000000000003530 <_ZN12_GLOBAL__N_115serial_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3530:	stp	x29, x30, [sp, #-32]!
    3534:	mov	x29, sp
    3538:	str	x0, [sp, #24]
    353c:	str	s0, [sp, #20]
    3540:	str	w1, [sp, #16]
    3544:	ldr	w0, [sp, #16]
    3548:	cmp	w0, #0x7
    354c:	b.eq	355c <_ZN12_GLOBAL__N_115serial_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    3550:	mov	x1, #0x4                   	// #4
    3554:	ldr	x0, [sp, #24]
    3558:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    355c:	ldr	x0, [sp, #24]
    3560:	ldr	s0, [sp, #20]
    3564:	str	s0, [x0]
    3568:	nop
    356c:	ldp	x29, x30, [sp], #32
    3570:	ret

0000000000003574 <_ZN12_GLOBAL__N_115serial_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    3574:	sub	sp, sp, #0x10
    3578:	str	x0, [sp, #8]
    357c:	str	w1, [sp, #4]
    3580:	ldr	x0, [sp, #8]
    3584:	ldr	d0, [x0]
    3588:	add	sp, sp, #0x10
    358c:	ret

0000000000003590 <_ZN12_GLOBAL__N_115serial_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3590:	stp	x29, x30, [sp, #-48]!
    3594:	mov	x29, sp
    3598:	str	x0, [sp, #40]
    359c:	str	d0, [sp, #32]
    35a0:	str	w1, [sp, #28]
    35a4:	ldr	w0, [sp, #28]
    35a8:	cmp	w0, #0x7
    35ac:	b.eq	35bc <_ZN12_GLOBAL__N_115serial_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    35b0:	mov	x1, #0x8                   	// #8
    35b4:	ldr	x0, [sp, #40]
    35b8:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    35bc:	ldr	x0, [sp, #40]
    35c0:	ldr	d0, [sp, #32]
    35c4:	str	d0, [x0]
    35c8:	nop
    35cc:	ldp	x29, x30, [sp], #48
    35d0:	ret

00000000000035d4 <_ZN12_GLOBAL__N_115serial_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    35d4:	sub	sp, sp, #0x10
    35d8:	str	x0, [sp, #8]
    35dc:	str	w1, [sp, #4]
    35e0:	ldr	x0, [sp, #8]
    35e4:	ldr	q0, [x0]
    35e8:	add	sp, sp, #0x10
    35ec:	ret

00000000000035f0 <_ZN12_GLOBAL__N_115serial_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    35f0:	stp	x29, x30, [sp, #-48]!
    35f4:	mov	x29, sp
    35f8:	str	x0, [sp, #40]
    35fc:	str	q0, [sp, #16]
    3600:	str	w1, [sp, #36]
    3604:	ldr	w0, [sp, #36]
    3608:	cmp	w0, #0x7
    360c:	b.eq	361c <_ZN12_GLOBAL__N_115serial_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x2c>  // b.none
    3610:	mov	x1, #0x10                  	// #16
    3614:	ldr	x0, [sp, #40]
    3618:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    361c:	ldr	x0, [sp, #40]
    3620:	ldr	q0, [sp, #16]
    3624:	str	q0, [x0]
    3628:	nop
    362c:	ldp	x29, x30, [sp], #48
    3630:	ret

0000000000003634 <_ZN12_GLOBAL__N_115serial_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    3634:	sub	sp, sp, #0x10
    3638:	str	x0, [sp, #8]
    363c:	str	w1, [sp, #4]
    3640:	ldr	x0, [sp, #8]
    3644:	ldr	s1, [x0]
    3648:	ldr	s0, [x0, #4]
    364c:	fmov	s2, s1
    3650:	fmov	s1, s0
    3654:	fmov	s0, s2
    3658:	add	sp, sp, #0x10
    365c:	ret

0000000000003660 <_ZN12_GLOBAL__N_115serial_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    3660:	stp	x29, x30, [sp, #-48]!
    3664:	mov	x29, sp
    3668:	str	x0, [sp, #40]
    366c:	fmov	s2, s0
    3670:	fmov	s0, s1
    3674:	fmov	s1, s2
    3678:	str	s1, [sp, #32]
    367c:	str	s0, [sp, #36]
    3680:	str	w1, [sp, #28]
    3684:	ldr	w0, [sp, #28]
    3688:	cmp	w0, #0x7
    368c:	b.eq	369c <_ZN12_GLOBAL__N_115serial_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
    3690:	mov	x1, #0x8                   	// #8
    3694:	ldr	x0, [sp, #40]
    3698:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    369c:	ldr	x0, [sp, #40]
    36a0:	ldr	s0, [sp, #32]
    36a4:	str	s0, [x0]
    36a8:	ldr	s0, [sp, #36]
    36ac:	str	s0, [x0, #4]
    36b0:	nop
    36b4:	ldp	x29, x30, [sp], #48
    36b8:	ret

00000000000036bc <_ZN12_GLOBAL__N_115serial_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    36bc:	sub	sp, sp, #0x10
    36c0:	str	x0, [sp, #8]
    36c4:	str	w1, [sp, #4]
    36c8:	ldr	x0, [sp, #8]
    36cc:	ldr	d1, [x0]
    36d0:	ldr	d0, [x0, #8]
    36d4:	fmov	d2, d1
    36d8:	fmov	d1, d0
    36dc:	fmov	d0, d2
    36e0:	add	sp, sp, #0x10
    36e4:	ret

00000000000036e8 <_ZN12_GLOBAL__N_115serial_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    36e8:	stp	x29, x30, [sp, #-48]!
    36ec:	mov	x29, sp
    36f0:	str	x0, [sp, #40]
    36f4:	fmov	d2, d0
    36f8:	fmov	d0, d1
    36fc:	fmov	d1, d2
    3700:	str	d1, [sp, #24]
    3704:	str	d0, [sp, #32]
    3708:	str	w1, [sp, #20]
    370c:	ldr	w0, [sp, #20]
    3710:	cmp	w0, #0x7
    3714:	b.eq	3724 <_ZN12_GLOBAL__N_115serial_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
    3718:	mov	x1, #0x10                  	// #16
    371c:	ldr	x0, [sp, #40]
    3720:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    3724:	ldr	x0, [sp, #40]
    3728:	ldr	d0, [sp, #24]
    372c:	str	d0, [x0]
    3730:	ldr	d0, [sp, #32]
    3734:	str	d0, [x0, #8]
    3738:	nop
    373c:	ldp	x29, x30, [sp], #48
    3740:	ret

0000000000003744 <_ZN12_GLOBAL__N_115serial_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    3744:	sub	sp, sp, #0x10
    3748:	str	x0, [sp, #8]
    374c:	str	w1, [sp, #4]
    3750:	ldr	x0, [sp, #8]
    3754:	ldr	q2, [x0]
    3758:	ldr	q0, [x0, #16]
    375c:	mov	v4.16b, v2.16b
    3760:	mov	v2.16b, v0.16b
    3764:	mov	v0.16b, v4.16b
    3768:	mov	v1.16b, v2.16b
    376c:	add	sp, sp, #0x10
    3770:	ret

0000000000003774 <_ZN12_GLOBAL__N_115serial_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    3774:	stp	x29, x30, [sp, #-64]!
    3778:	mov	x29, sp
    377c:	str	x0, [sp, #56]
    3780:	mov	v2.16b, v0.16b
    3784:	mov	v0.16b, v1.16b
    3788:	str	q2, [sp, #16]
    378c:	str	q0, [sp, #32]
    3790:	str	w1, [sp, #52]
    3794:	ldr	w0, [sp, #52]
    3798:	cmp	w0, #0x7
    379c:	b.eq	37ac <_ZN12_GLOBAL__N_115serial_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
    37a0:	mov	x1, #0x20                  	// #32
    37a4:	ldr	x0, [sp, #56]
    37a8:	bl	fd8 <_ZN12_GLOBAL__N_115serial_dispatch3logEPKvm>
    37ac:	ldr	x0, [sp, #56]
    37b0:	ldr	q0, [sp, #16]
    37b4:	str	q0, [x0]
    37b8:	ldr	q0, [sp, #32]
    37bc:	str	q0, [x0, #16]
    37c0:	nop
    37c4:	ldp	x29, x30, [sp], #64
    37c8:	ret

00000000000037cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    37cc:	stp	x29, x30, [sp, #-32]!
    37d0:	mov	x29, sp
    37d4:	str	x0, [sp, #24]
    37d8:	strb	w1, [sp, #23]
    37dc:	str	w2, [sp, #16]
    37e0:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    37e4:	ldr	w2, [sp, #16]
    37e8:	ldrb	w1, [sp, #23]
    37ec:	ldr	x0, [sp, #24]
    37f0:	bl	3090 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    37f4:	nop
    37f8:	ldp	x29, x30, [sp], #32
    37fc:	ret

0000000000003800 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3800:	stp	x29, x30, [sp, #-32]!
    3804:	mov	x29, sp
    3808:	str	x0, [sp, #24]
    380c:	strh	w1, [sp, #22]
    3810:	str	w2, [sp, #16]
    3814:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    3818:	ldr	w2, [sp, #16]
    381c:	ldrh	w1, [sp, #22]
    3820:	ldr	x0, [sp, #24]
    3824:	bl	30d4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    3828:	nop
    382c:	ldp	x29, x30, [sp], #32
    3830:	ret

0000000000003834 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3834:	stp	x29, x30, [sp, #-32]!
    3838:	mov	x29, sp
    383c:	str	x0, [sp, #24]
    3840:	str	w1, [sp, #20]
    3844:	str	w2, [sp, #16]
    3848:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    384c:	ldr	w2, [sp, #16]
    3850:	ldr	w1, [sp, #20]
    3854:	ldr	x0, [sp, #24]
    3858:	bl	3118 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    385c:	nop
    3860:	ldp	x29, x30, [sp], #32
    3864:	ret

0000000000003868 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3868:	stp	x29, x30, [sp, #-48]!
    386c:	mov	x29, sp
    3870:	str	x0, [sp, #40]
    3874:	str	x1, [sp, #32]
    3878:	str	w2, [sp, #28]
    387c:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    3880:	ldr	w2, [sp, #28]
    3884:	ldr	x1, [sp, #32]
    3888:	ldr	x0, [sp, #40]
    388c:	bl	315c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    3890:	nop
    3894:	ldp	x29, x30, [sp], #48
    3898:	ret

000000000000389c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    389c:	stp	x29, x30, [sp, #-32]!
    38a0:	mov	x29, sp
    38a4:	str	x0, [sp, #24]
    38a8:	str	s0, [sp, #20]
    38ac:	str	w1, [sp, #16]
    38b0:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    38b4:	ldr	w1, [sp, #16]
    38b8:	ldr	s0, [sp, #20]
    38bc:	ldr	x0, [sp, #24]
    38c0:	bl	31a0 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    38c4:	nop
    38c8:	ldp	x29, x30, [sp], #32
    38cc:	ret

00000000000038d0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    38d0:	stp	x29, x30, [sp, #-48]!
    38d4:	mov	x29, sp
    38d8:	str	x0, [sp, #40]
    38dc:	str	d0, [sp, #32]
    38e0:	str	w1, [sp, #28]
    38e4:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    38e8:	ldr	w1, [sp, #28]
    38ec:	ldr	d0, [sp, #32]
    38f0:	ldr	x0, [sp, #40]
    38f4:	bl	31e4 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    38f8:	nop
    38fc:	ldp	x29, x30, [sp], #48
    3900:	ret

0000000000003904 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    3904:	stp	x29, x30, [sp, #-48]!
    3908:	mov	x29, sp
    390c:	str	x0, [sp, #40]
    3910:	str	q0, [sp, #16]
    3914:	str	w1, [sp, #36]
    3918:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    391c:	ldr	w1, [sp, #36]
    3920:	ldr	q0, [sp, #16]
    3924:	ldr	x0, [sp, #40]
    3928:	bl	3228 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    392c:	nop
    3930:	ldp	x29, x30, [sp], #48
    3934:	ret

0000000000003938 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    3938:	stp	x29, x30, [sp, #-48]!
    393c:	mov	x29, sp
    3940:	str	x0, [sp, #40]
    3944:	fmov	s2, s0
    3948:	fmov	s0, s1
    394c:	fmov	s1, s2
    3950:	str	s1, [sp, #32]
    3954:	str	s0, [sp, #36]
    3958:	str	w1, [sp, #28]
    395c:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    3960:	ldr	s0, [sp, #32]
    3964:	ldr	s1, [sp, #36]
    3968:	ldr	w1, [sp, #28]
    396c:	ldr	x0, [sp, #40]
    3970:	bl	327c <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    3974:	nop
    3978:	ldp	x29, x30, [sp], #48
    397c:	ret

0000000000003980 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    3980:	stp	x29, x30, [sp, #-48]!
    3984:	mov	x29, sp
    3988:	str	x0, [sp, #40]
    398c:	fmov	d2, d0
    3990:	fmov	d0, d1
    3994:	fmov	d1, d2
    3998:	str	d1, [sp, #24]
    399c:	str	d0, [sp, #32]
    39a0:	str	w1, [sp, #20]
    39a4:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    39a8:	ldr	d0, [sp, #24]
    39ac:	ldr	d1, [sp, #32]
    39b0:	ldr	w1, [sp, #20]
    39b4:	ldr	x0, [sp, #40]
    39b8:	bl	32e8 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    39bc:	nop
    39c0:	ldp	x29, x30, [sp], #48
    39c4:	ret

00000000000039c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    39c8:	stp	x29, x30, [sp, #-64]!
    39cc:	mov	x29, sp
    39d0:	str	x0, [sp, #56]
    39d4:	mov	v2.16b, v0.16b
    39d8:	mov	v0.16b, v1.16b
    39dc:	str	q2, [sp, #16]
    39e0:	str	q0, [sp, #32]
    39e4:	str	w1, [sp, #52]
    39e8:	bl	1f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9pre_writeEv>
    39ec:	ldr	q0, [sp, #16]
    39f0:	ldr	q2, [sp, #32]
    39f4:	ldr	w1, [sp, #52]
    39f8:	mov	v1.16b, v2.16b
    39fc:	ldr	x0, [sp, #56]
    3a00:	bl	3358 <_ZN12_GLOBAL__N_118serialirr_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    3a04:	nop
    3a08:	ldp	x29, x30, [sp], #64
    3a0c:	ret

0000000000003a10 <_Z41__static_initialization_and_destruction_0ii>:
    3a10:	stp	x29, x30, [sp, #-32]!
    3a14:	mov	x29, sp
    3a18:	str	w0, [sp, #28]
    3a1c:	str	w1, [sp, #24]
    3a20:	ldr	w0, [sp, #28]
    3a24:	cmp	w0, #0x1
    3a28:	b.ne	3a6c <_Z41__static_initialization_and_destruction_0ii+0x5c>  // b.any
    3a2c:	ldr	w1, [sp, #24]
    3a30:	mov	w0, #0xffff                	// #65535
    3a34:	cmp	w1, w0
    3a38:	b.ne	3a6c <_Z41__static_initialization_and_destruction_0ii+0x5c>  // b.any
    3a3c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3a40:	add	x0, x0, #0x0
    3a44:	bl	90 <_ZN12_GLOBAL__N_118serialirr_dispatchC1Ev>
    3a48:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3a4c:	add	x0, x0, #0x0
    3a50:	bl	1ed0 <_ZN12_GLOBAL__N_115serial_dispatchC1Ev>
    3a54:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3a58:	add	x0, x0, #0x0
    3a5c:	bl	1f20 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatchC1Ev>
    3a60:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    3a64:	add	x0, x0, #0x0
    3a68:	bl	2e50 <_ZN12_GLOBAL__N_112htm_dispatchC1Ev>
    3a6c:	nop
    3a70:	ldp	x29, x30, [sp], #32
    3a74:	ret

0000000000003a78 <_GLOBAL__sub_I___cxa_pure_virtual>:
    3a78:	stp	x29, x30, [sp, #-16]!
    3a7c:	mov	x29, sp
    3a80:	mov	w1, #0xffff                	// #65535
    3a84:	mov	w0, #0x1                   	// #1
    3a88:	bl	3a10 <_Z41__static_initialization_and_destruction_0ii>
    3a8c:	ldp	x29, x30, [sp], #16
    3a90:	ret

Disassembly of section .text._ZN3GTM10gtm_rwlock16set_htm_fastpathEj:

0000000000000000 <_ZN3GTM10gtm_rwlock16set_htm_fastpathEj>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	add	x0, x0, #0x4
  14:	str	x0, [sp, #24]
  18:	ldr	w0, [sp, #4]
  1c:	str	w0, [sp, #20]
  20:	str	wzr, [sp, #16]
  24:	ldr	x0, [sp, #24]
  28:	ldr	w1, [sp, #20]
  2c:	stlr	w1, [x0]
  30:	nop
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x0, x0, #0x8
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	blr	x1
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	blr	x1
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	mov	w0, #0x1                   	// #1
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM12abi_dispatchC2EbbbbjPNS_12method_groupE:

0000000000000000 <_ZN3GTM12abi_dispatchC1EbbbbjPNS_12method_groupE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	strb	w1, [sp, #23]
   c:	strb	w2, [sp, #22]
  10:	strb	w3, [sp, #21]
  14:	strb	w4, [sp, #20]
  18:	str	w5, [sp, #16]
  1c:	str	x6, [sp, #8]
  20:	adrp	x0, 0 <_ZN3GTM12abi_dispatchC1EbbbbjPNS_12method_groupE>
  24:	add	x1, x0, #0x0
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldrb	w1, [sp, #23]
  38:	strb	w1, [x0, #8]
  3c:	ldr	x0, [sp, #24]
  40:	ldrb	w1, [sp, #22]
  44:	strb	w1, [x0, #9]
  48:	ldr	x0, [sp, #24]
  4c:	ldrb	w1, [sp, #21]
  50:	strb	w1, [x0, #10]
  54:	ldr	x0, [sp, #24]
  58:	ldrb	w1, [sp, #20]
  5c:	strb	w1, [x0, #11]
  60:	ldr	x0, [sp, #24]
  64:	ldr	w1, [sp, #16]
  68:	str	w1, [x0, #12]
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x1, [sp, #8]
  74:	str	x1, [x0, #16]
  78:	nop
  7c:	add	sp, sp, #0x20
  80:	ret

Disassembly of section .text._ZN3GTM11gtm_undolog3logEPKvm:

0000000000000000 <_ZN3GTM11gtm_undolog3logEPKvm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x7
  1c:	lsr	x0, x0, #3
  20:	str	x0, [sp, #56]
  24:	ldr	x2, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	add	x0, x0, #0x2
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZN3GTM11gtm_undolog3logEPKvm>
  3c:	str	x0, [sp, #48]
  40:	ldr	x2, [sp, #24]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x0, [sp, #48]
  4c:	bl	0 <memcpy>
  50:	ldr	x0, [sp, #56]
  54:	lsl	x0, x0, #3
  58:	ldr	x1, [sp, #48]
  5c:	add	x0, x1, x0
  60:	ldr	x1, [sp, #24]
  64:	str	x1, [x0]
  68:	ldr	x0, [sp, #56]
  6c:	add	x0, x0, #0x1
  70:	lsl	x0, x0, #3
  74:	ldr	x1, [sp, #48]
  78:	add	x0, x1, x0
  7c:	ldr	x1, [sp, #32]
  80:	str	x1, [x0]
  84:	nop
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE4pushEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE4pushEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #16]
  1c:	add	x1, x1, x0
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	cmp	x1, x0
  2c:	cset	w0, hi  // hi = pmore
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	b.eq	4c <_ZN3GTM6vectorImLb1EE4pushEm+0x4c>  // b.none
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN3GTM6vectorImLb1EE4pushEm>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x1, [x0, #16]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #8]
  5c:	lsl	x0, x0, #3
  60:	add	x0, x1, x0
  64:	str	x0, [sp, #40]
  68:	ldr	x0, [sp, #24]
  6c:	ldr	x1, [x0, #8]
  70:	ldr	x0, [sp, #16]
  74:	add	x1, x1, x0
  78:	ldr	x0, [sp, #24]
  7c:	str	x1, [x0, #8]
  80:	ldr	x0, [sp, #40]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorImLb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0]
  a0:	lsl	x0, x0, #3
  a4:	mov	w2, #0x1                   	// #1
  a8:	mov	x1, x0
  ac:	mov	x0, x3
  b0:	bl	0 <_ZN3GTM8xreallocEPvmb>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #24]
  bc:	str	x1, [x0, #16]
  c0:	nop
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

method-gl.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML9cpu_relaxEv>:
       0:	nop
       4:	ret

0000000000000008 <_ZN3GTML7gtm_thrEv>:
       8:	mrs	x1, tpidr_el0
       c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      10:	ldr	x0, [x0]
      14:	add	x0, x1, x0
      18:	ldr	x0, [x0]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_15gl_mg9is_lockedEm>:
      20:	sub	sp, sp, #0x10
      24:	str	x0, [sp, #8]
      28:	ldr	x0, [sp, #8]
      2c:	lsr	x0, x0, #63
      30:	and	w0, w0, #0xff
      34:	add	sp, sp, #0x10
      38:	ret

000000000000003c <_ZN12_GLOBAL__N_15gl_mg10set_lockedEm>:
      3c:	sub	sp, sp, #0x10
      40:	str	x0, [sp, #8]
      44:	ldr	x0, [sp, #8]
      48:	orr	x0, x0, #0x8000000000000000
      4c:	add	sp, sp, #0x10
      50:	ret

0000000000000054 <_ZN12_GLOBAL__N_15gl_mg12clear_lockedEm>:
      54:	sub	sp, sp, #0x10
      58:	str	x0, [sp, #8]
      5c:	ldr	x0, [sp, #8]
      60:	and	x0, x0, #0x7fffffffffffffff
      64:	add	sp, sp, #0x10
      68:	ret

000000000000006c <_ZN12_GLOBAL__N_15gl_mg4initEv>:
      6c:	sub	sp, sp, #0x30
      70:	str	x0, [sp, #8]
      74:	ldr	x0, [sp, #8]
      78:	add	x0, x0, #0x80
      7c:	str	x0, [sp, #40]
      80:	str	xzr, [sp, #32]
      84:	str	wzr, [sp, #28]
      88:	ldr	x0, [sp, #40]
      8c:	ldr	x1, [sp, #32]
      90:	stlr	x1, [x0]
      94:	nop
      98:	nop
      9c:	add	sp, sp, #0x30
      a0:	ret

00000000000000a4 <_ZN12_GLOBAL__N_15gl_mg4finiEv>:
      a4:	sub	sp, sp, #0x10
      a8:	str	x0, [sp, #8]
      ac:	nop
      b0:	add	sp, sp, #0x10
      b4:	ret

00000000000000b8 <_ZN12_GLOBAL__N_15gl_mgC1Ev>:
      b8:	stp	x29, x30, [sp, #-32]!
      bc:	mov	x29, sp
      c0:	str	x0, [sp, #24]
      c4:	ldr	x0, [sp, #24]
      c8:	bl	0 <_ZN3GTML9cpu_relaxEv>
      cc:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
      d0:	add	x1, x0, #0x0
      d4:	ldr	x0, [sp, #24]
      d8:	str	x1, [x0]
      dc:	nop
      e0:	ldp	x29, x30, [sp], #32
      e4:	ret

00000000000000e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>:
      e8:	stp	x29, x30, [sp, #-192]!
      ec:	mov	x29, sp
      f0:	str	x19, [sp, #16]
      f4:	str	x0, [sp, #56]
      f8:	str	x1, [sp, #48]
      fc:	str	x2, [sp, #40]
     100:	ldr	x0, [sp, #40]
     104:	add	x0, x0, #0x208
     108:	str	x0, [sp, #176]
     10c:	str	wzr, [sp, #172]
     110:	ldr	x0, [sp, #176]
     114:	ldar	x0, [x0]
     118:	nop
     11c:	str	x0, [sp, #184]
     120:	ldr	x0, [sp, #184]
     124:	bl	20 <_ZN12_GLOBAL__N_15gl_mg9is_lockedEm>
     128:	and	w0, w0, #0xff
     12c:	eor	w0, w0, #0x1
     130:	and	w0, w0, #0xff
     134:	and	x0, x0, #0xff
     138:	cmp	x0, #0x0
     13c:	cset	w0, ne  // ne = any
     140:	and	w0, w0, #0xff
     144:	cmp	w0, #0x0
     148:	b.eq	2f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x208>  // b.none
     14c:	ldr	x1, [sp, #184]
     150:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
     154:	cmp	x1, x0
     158:	cset	w0, cs  // cs = hs, nlast
     15c:	and	w0, w0, #0xff
     160:	and	x0, x0, #0xff
     164:	cmp	x0, #0x0
     168:	b.eq	17c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x94>  // b.none
     16c:	mov	w2, #0x0                   	// #0
     170:	mov	w1, #0x9                   	// #9
     174:	ldr	x0, [sp, #40]
     178:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     17c:	str	wzr, [sp, #168]
     180:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     184:	add	x0, x0, #0x0
     188:	ldar	x0, [x0]
     18c:	nop
     190:	str	x0, [sp, #72]
     194:	ldr	x0, [sp, #72]
     198:	ldr	x1, [sp, #184]
     19c:	cmp	x1, x0
     1a0:	b.eq	1b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0xcc>  // b.none
     1a4:	mov	w2, #0x0                   	// #0
     1a8:	mov	w1, #0x4                   	// #4
     1ac:	ldr	x0, [sp, #40]
     1b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     1b4:	ldr	x0, [sp, #72]
     1b8:	bl	3c <_ZN12_GLOBAL__N_15gl_mg10set_lockedEm>
     1bc:	str	x0, [sp, #160]
     1c0:	mov	w0, #0x2                   	// #2
     1c4:	str	w0, [sp, #156]
     1c8:	ldr	w0, [sp, #156]
     1cc:	str	w0, [sp, #152]
     1d0:	ldr	w0, [sp, #152]
     1d4:	cmp	w0, #0x3
     1d8:	cset	w0, eq  // eq = none
     1dc:	strb	w0, [sp, #151]
     1e0:	ldr	w0, [sp, #152]
     1e4:	cmp	w0, #0x4
     1e8:	cset	w0, eq  // eq = none
     1ec:	strb	w0, [sp, #150]
     1f0:	ldrb	w0, [sp, #151]
     1f4:	cmp	w0, #0x0
     1f8:	b.eq	204 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x11c>  // b.none
     1fc:	mov	w0, #0x0                   	// #0
     200:	b	208 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x120>
     204:	ldr	w0, [sp, #152]
     208:	str	w0, [sp, #144]
     20c:	ldrb	w0, [sp, #150]
     210:	cmp	w0, #0x0
     214:	b.eq	220 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x138>  // b.none
     218:	mov	w0, #0x2                   	// #2
     21c:	b	224 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x13c>
     220:	ldr	w0, [sp, #144]
     224:	str	w0, [sp, #140]
     228:	ldr	w0, [sp, #140]
     22c:	adrp	x1, 0 <_ZN3GTML9cpu_relaxEv>
     230:	add	x1, x1, #0x0
     234:	str	x1, [sp, #128]
     238:	add	x1, sp, #0x48
     23c:	str	x1, [sp, #120]
     240:	ldr	x1, [sp, #160]
     244:	str	x1, [sp, #112]
     248:	ldr	w1, [sp, #156]
     24c:	str	w1, [sp, #108]
     250:	str	w0, [sp, #104]
     254:	ldr	x0, [sp, #128]
     258:	ldr	x1, [sp, #120]
     25c:	ldr	x1, [x1]
     260:	ldr	x3, [sp, #112]
     264:	ldaxr	x2, [x0]
     268:	cmp	x2, x1
     26c:	b.ne	278 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x190>  // b.any
     270:	stlxr	w4, x3, [x0]
     274:	cbnz	w4, 264 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x17c>
     278:	cset	w0, eq  // eq = none
     27c:	cmp	w0, #0x0
     280:	b.ne	28c <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x1a4>  // b.any
     284:	ldr	x1, [sp, #120]
     288:	str	x2, [x1]
     28c:	nop
     290:	eor	w0, w0, #0x1
     294:	and	w0, w0, #0xff
     298:	cmp	w0, #0x0
     29c:	b.eq	2b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE+0x1c8>  // b.none
     2a0:	mov	w2, #0x0                   	// #0
     2a4:	mov	w1, #0x2                   	// #2
     2a8:	ldr	x0, [sp, #40]
     2ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     2b0:	mov	w0, #0x3                   	// #3
     2b4:	str	w0, [sp, #80]
     2b8:	dmb	ish
     2bc:	nop
     2c0:	ldr	x0, [sp, #40]
     2c4:	add	x19, x0, #0x208
     2c8:	ldr	x0, [sp, #72]
     2cc:	bl	3c <_ZN12_GLOBAL__N_15gl_mg10set_lockedEm>
     2d0:	str	x19, [sp, #96]
     2d4:	str	x0, [sp, #88]
     2d8:	mov	w0, #0x3                   	// #3
     2dc:	str	w0, [sp, #84]
     2e0:	ldr	x0, [sp, #96]
     2e4:	ldr	x1, [sp, #88]
     2e8:	stlr	x1, [x0]
     2ec:	nop
     2f0:	ldr	x0, [sp, #40]
     2f4:	add	x0, x0, #0xa8
     2f8:	ldr	x2, [sp, #48]
     2fc:	ldr	x1, [sp, #56]
     300:	bl	0 <_ZN3GTML9cpu_relaxEv>
     304:	nop
     308:	ldr	x19, [sp, #16]
     30c:	ldp	x29, x30, [sp], #192
     310:	ret

0000000000000314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>:
     314:	stp	x29, x30, [sp, #-64]!
     318:	mov	x29, sp
     31c:	str	x0, [sp, #24]
     320:	str	wzr, [sp, #40]
     324:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     328:	add	x0, x0, #0x0
     32c:	ldar	x0, [x0]
     330:	nop
     334:	str	x0, [sp, #56]
     338:	ldr	x0, [sp, #24]
     33c:	add	x0, x0, #0x208
     340:	str	x0, [sp, #48]
     344:	str	wzr, [sp, #44]
     348:	ldr	x0, [sp, #48]
     34c:	ldar	x0, [x0]
     350:	nop
     354:	ldr	x1, [sp, #56]
     358:	cmp	x1, x0
     35c:	cset	w0, ne  // ne = any
     360:	and	w0, w0, #0xff
     364:	cmp	w0, #0x0
     368:	b.eq	37c <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE+0x68>  // b.none
     36c:	mov	w2, #0x0                   	// #0
     370:	mov	w1, #0x3                   	// #3
     374:	ldr	x0, [sp, #24]
     378:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     37c:	nop
     380:	ldp	x29, x30, [sp], #64
     384:	ret

0000000000000388 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     388:	stp	x29, x30, [sp, #-80]!
     38c:	mov	x29, sp
     390:	str	x0, [sp, #56]
     394:	str	x1, [sp, #48]
     398:	str	x2, [sp, #40]
     39c:	strb	w3, [sp, #39]
     3a0:	str	w4, [sp, #32]
     3a4:	str	w5, [sp, #28]
     3a8:	bl	8 <_ZN3GTML7gtm_thrEv>
     3ac:	str	x0, [sp, #72]
     3b0:	ldr	w0, [sp, #32]
     3b4:	cmp	w0, #0x7
     3b8:	b.eq	3d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x50>  // b.none
     3bc:	ldr	w0, [sp, #32]
     3c0:	cmp	w0, #0x0
     3c4:	b.eq	3d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x50>  // b.none
     3c8:	ldr	x2, [sp, #72]
     3cc:	ldr	x1, [sp, #40]
     3d0:	ldr	x0, [sp, #56]
     3d4:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
     3d8:	ldr	w0, [sp, #28]
     3dc:	cmp	w0, #0x4
     3e0:	b.ne	3f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6c>  // b.any
     3e4:	ldr	x2, [sp, #72]
     3e8:	ldr	x1, [sp, #40]
     3ec:	ldr	x0, [sp, #48]
     3f0:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
     3f4:	ldrb	w0, [sp, #39]
     3f8:	eor	w0, w0, #0x1
     3fc:	and	w0, w0, #0xff
     400:	cmp	w0, #0x0
     404:	b.eq	41c <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x94>  // b.none
     408:	ldr	x2, [sp, #40]
     40c:	ldr	x1, [sp, #48]
     410:	ldr	x0, [sp, #56]
     414:	bl	0 <memcpy>
     418:	b	42c <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa4>
     41c:	ldr	x2, [sp, #40]
     420:	ldr	x1, [sp, #48]
     424:	ldr	x0, [sp, #56]
     428:	bl	0 <memmove>
     42c:	ldr	w0, [sp, #28]
     430:	cmp	w0, #0x4
     434:	b.eq	464 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xdc>  // b.none
     438:	ldr	w0, [sp, #28]
     43c:	cmp	w0, #0x3
     440:	b.eq	464 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xdc>  // b.none
     444:	ldr	w0, [sp, #28]
     448:	cmp	w0, #0x0
     44c:	b.eq	464 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xdc>  // b.none
     450:	ldr	w0, [sp, #32]
     454:	cmp	w0, #0x7
     458:	b.eq	464 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xdc>  // b.none
     45c:	ldr	x0, [sp, #72]
     460:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
     464:	nop
     468:	ldp	x29, x30, [sp], #80
     46c:	ret

0000000000000470 <_ZN12_GLOBAL__N_114gl_wt_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>:
     470:	stp	x29, x30, [sp, #-48]!
     474:	mov	x29, sp
     478:	str	x0, [sp, #40]
     47c:	str	w1, [sp, #36]
     480:	str	x2, [sp, #24]
     484:	str	w3, [sp, #32]
     488:	ldr	w0, [sp, #32]
     48c:	cmp	w0, #0x7
     490:	b.eq	4a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE+0x38>  // b.none
     494:	bl	8 <_ZN3GTML7gtm_thrEv>
     498:	mov	x2, x0
     49c:	ldr	x1, [sp, #24]
     4a0:	ldr	x0, [sp, #40]
     4a4:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
     4a8:	ldr	x2, [sp, #24]
     4ac:	ldr	w1, [sp, #36]
     4b0:	ldr	x0, [sp, #40]
     4b4:	bl	0 <memset>
     4b8:	nop
     4bc:	ldp	x29, x30, [sp], #48
     4c0:	ret

00000000000004c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv>:
     4c4:	stp	x29, x30, [sp, #-96]!
     4c8:	mov	x29, sp
     4cc:	str	x0, [sp, #24]
     4d0:	bl	8 <_ZN3GTML7gtm_thrEv>
     4d4:	str	x0, [sp, #80]
     4d8:	ldr	x0, [sp, #80]
     4dc:	add	x0, x0, #0x150
     4e0:	bl	0 <_ZN3GTML9cpu_relaxEv>
     4e4:	cmp	x0, #0x0
     4e8:	cset	w0, ne  // ne = any
     4ec:	and	w0, w0, #0xff
     4f0:	cmp	w0, #0x0
     4f4:	b.eq	500 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x3c>  // b.none
     4f8:	mov	w0, #0xa                   	// #10
     4fc:	b	5ac <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0xe8>
     500:	str	wzr, [sp, #92]
     504:	mov	w0, #0x2                   	// #2
     508:	str	w0, [sp, #68]
     50c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     510:	add	x0, x0, #0x0
     514:	ldar	x0, [x0]
     518:	nop
     51c:	str	x0, [sp, #72]
     520:	ldr	x0, [sp, #72]
     524:	bl	20 <_ZN12_GLOBAL__N_15gl_mg9is_lockedEm>
     528:	and	w0, w0, #0xff
     52c:	eor	w0, w0, #0x1
     530:	and	w0, w0, #0xff
     534:	cmp	w0, #0x0
     538:	b.ne	57c <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0xb8>  // b.any
     53c:	ldr	w0, [sp, #92]
     540:	add	w0, w0, #0x1
     544:	str	w0, [sp, #92]
     548:	ldr	w1, [sp, #92]
     54c:	adrp	x0, 0 <_ZN3GTM18gtm_spin_count_varE>
     550:	add	x0, x0, #0x0
     554:	ldr	x0, [x0]
     558:	cmp	x1, x0
     55c:	cset	w0, hi  // hi = pmore
     560:	and	w0, w0, #0xff
     564:	cmp	w0, #0x0
     568:	b.eq	574 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0xb0>  // b.none
     56c:	mov	w0, #0x3                   	// #3
     570:	b	5ac <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0xe8>
     574:	bl	0 <_ZN3GTML9cpu_relaxEv>
     578:	b	504 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x40>
     57c:	nop
     580:	ldr	x0, [sp, #80]
     584:	add	x0, x0, #0x208
     588:	str	x0, [sp, #56]
     58c:	ldr	x0, [sp, #72]
     590:	str	x0, [sp, #48]
     594:	str	wzr, [sp, #44]
     598:	ldr	x0, [sp, #56]
     59c:	ldr	x1, [sp, #48]
     5a0:	stlr	x1, [x0]
     5a4:	nop
     5a8:	mov	w0, #0xa                   	// #10
     5ac:	ldp	x29, x30, [sp], #96
     5b0:	ret

00000000000005b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm>:
     5b4:	stp	x29, x30, [sp, #-80]!
     5b8:	mov	x29, sp
     5bc:	str	x0, [sp, #24]
     5c0:	str	x1, [sp, #16]
     5c4:	bl	8 <_ZN3GTML7gtm_thrEv>
     5c8:	str	x0, [sp, #64]
     5cc:	ldr	x0, [sp, #64]
     5d0:	add	x0, x0, #0x208
     5d4:	str	x0, [sp, #56]
     5d8:	str	wzr, [sp, #52]
     5dc:	ldr	x0, [sp, #56]
     5e0:	ldar	x0, [x0]
     5e4:	nop
     5e8:	str	x0, [sp, #72]
     5ec:	ldr	x0, [sp, #72]
     5f0:	bl	20 <_ZN12_GLOBAL__N_15gl_mg9is_lockedEm>
     5f4:	and	w0, w0, #0xff
     5f8:	cmp	w0, #0x0
     5fc:	b.eq	634 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm+0x80>  // b.none
     600:	ldr	x0, [sp, #72]
     604:	bl	54 <_ZN12_GLOBAL__N_15gl_mg12clear_lockedEm>
     608:	add	x0, x0, #0x1
     60c:	str	x0, [sp, #72]
     610:	ldr	x0, [sp, #72]
     614:	str	x0, [sp, #40]
     618:	mov	w0, #0x3                   	// #3
     61c:	str	w0, [sp, #36]
     620:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     624:	add	x0, x0, #0x0
     628:	ldr	x1, [sp, #40]
     62c:	stlr	x1, [x0]
     630:	nop
     634:	ldr	x0, [sp, #16]
     638:	ldr	x1, [sp, #72]
     63c:	str	x1, [x0]
     640:	mov	w0, #0x1                   	// #1
     644:	ldp	x29, x30, [sp], #80
     648:	ret

000000000000064c <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     64c:	stp	x29, x30, [sp, #-112]!
     650:	mov	x29, sp
     654:	str	x0, [sp, #24]
     658:	str	x1, [sp, #16]
     65c:	ldr	x0, [sp, #16]
     660:	cmp	x0, #0x0
     664:	b.ne	704 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0xb8>  // b.any
     668:	bl	8 <_ZN3GTML7gtm_thrEv>
     66c:	str	x0, [sp, #104]
     670:	ldr	x0, [sp, #104]
     674:	add	x0, x0, #0x208
     678:	str	x0, [sp, #88]
     67c:	str	wzr, [sp, #84]
     680:	ldr	x0, [sp, #88]
     684:	ldar	x0, [x0]
     688:	nop
     68c:	str	x0, [sp, #96]
     690:	ldr	x0, [sp, #96]
     694:	bl	20 <_ZN12_GLOBAL__N_15gl_mg9is_lockedEm>
     698:	and	w0, w0, #0xff
     69c:	cmp	w0, #0x0
     6a0:	b.eq	708 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0xbc>  // b.none
     6a4:	ldr	x0, [sp, #96]
     6a8:	bl	54 <_ZN12_GLOBAL__N_15gl_mg12clear_lockedEm>
     6ac:	add	x0, x0, #0x1
     6b0:	str	x0, [sp, #96]
     6b4:	ldr	x0, [sp, #104]
     6b8:	add	x0, x0, #0x208
     6bc:	str	x0, [sp, #56]
     6c0:	ldr	x0, [sp, #96]
     6c4:	str	x0, [sp, #48]
     6c8:	mov	w0, #0x3                   	// #3
     6cc:	str	w0, [sp, #44]
     6d0:	ldr	x0, [sp, #56]
     6d4:	ldr	x1, [sp, #48]
     6d8:	stlr	x1, [x0]
     6dc:	nop
     6e0:	ldr	x0, [sp, #96]
     6e4:	str	x0, [sp, #72]
     6e8:	mov	w0, #0x3                   	// #3
     6ec:	str	w0, [sp, #68]
     6f0:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     6f4:	add	x0, x0, #0x0
     6f8:	ldr	x1, [sp, #72]
     6fc:	stlr	x1, [x0]
     700:	b	708 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0xbc>
     704:	nop
     708:	ldp	x29, x30, [sp], #112
     70c:	ret

0000000000000710 <_ZN12_GLOBAL__N_114gl_wt_dispatch20snapshot_most_recentEv>:
     710:	stp	x29, x30, [sp, #-64]!
     714:	mov	x29, sp
     718:	str	x19, [sp, #16]
     71c:	str	x0, [sp, #40]
     720:	str	wzr, [sp, #48]
     724:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
     728:	add	x0, x0, #0x0
     72c:	ldar	x19, [x0]
     730:	nop
     734:	bl	8 <_ZN3GTML7gtm_thrEv>
     738:	add	x0, x0, #0x208
     73c:	str	x0, [sp, #56]
     740:	str	wzr, [sp, #52]
     744:	ldr	x0, [sp, #56]
     748:	ldar	x0, [x0]
     74c:	nop
     750:	cmp	x19, x0
     754:	cset	w0, eq  // eq = none
     758:	and	w0, w0, #0xff
     75c:	ldr	x19, [sp, #16]
     760:	ldp	x29, x30, [sp], #64
     764:	ret

0000000000000768 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU1EPKh>:
     768:	stp	x29, x30, [sp, #-32]!
     76c:	mov	x29, sp
     770:	str	x0, [sp, #24]
     774:	str	x1, [sp, #16]
     778:	mov	w1, #0x1                   	// #1
     77c:	ldr	x0, [sp, #16]
     780:	bl	1558 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     784:	and	w0, w0, #0xff
     788:	ldp	x29, x30, [sp], #32
     78c:	ret

0000000000000790 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU1EPKh>:
     790:	stp	x29, x30, [sp, #-32]!
     794:	mov	x29, sp
     798:	str	x0, [sp, #24]
     79c:	str	x1, [sp, #16]
     7a0:	mov	w1, #0x2                   	// #2
     7a4:	ldr	x0, [sp, #16]
     7a8:	bl	1558 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     7ac:	and	w0, w0, #0xff
     7b0:	ldp	x29, x30, [sp], #32
     7b4:	ret

00000000000007b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU1EPKh>:
     7b8:	stp	x29, x30, [sp, #-32]!
     7bc:	mov	x29, sp
     7c0:	str	x0, [sp, #24]
     7c4:	str	x1, [sp, #16]
     7c8:	mov	w1, #0x3                   	// #3
     7cc:	ldr	x0, [sp, #16]
     7d0:	bl	1558 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     7d4:	and	w0, w0, #0xff
     7d8:	ldp	x29, x30, [sp], #32
     7dc:	ret

00000000000007e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh>:
     7e0:	stp	x29, x30, [sp, #-32]!
     7e4:	mov	x29, sp
     7e8:	str	x0, [sp, #24]
     7ec:	str	x1, [sp, #16]
     7f0:	mov	w1, #0x4                   	// #4
     7f4:	ldr	x0, [sp, #16]
     7f8:	bl	1558 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     7fc:	and	w0, w0, #0xff
     800:	ldp	x29, x30, [sp], #32
     804:	ret

0000000000000808 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh>:
     808:	stp	x29, x30, [sp, #-48]!
     80c:	mov	x29, sp
     810:	str	x0, [sp, #40]
     814:	str	x1, [sp, #32]
     818:	strb	w2, [sp, #31]
     81c:	mov	w2, #0x5                   	// #5
     820:	ldrb	w1, [sp, #31]
     824:	ldr	x0, [sp, #32]
     828:	bl	15fc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     82c:	nop
     830:	ldp	x29, x30, [sp], #48
     834:	ret

0000000000000838 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh>:
     838:	stp	x29, x30, [sp, #-48]!
     83c:	mov	x29, sp
     840:	str	x0, [sp, #40]
     844:	str	x1, [sp, #32]
     848:	strb	w2, [sp, #31]
     84c:	mov	w2, #0x6                   	// #6
     850:	ldrb	w1, [sp, #31]
     854:	ldr	x0, [sp, #32]
     858:	bl	15fc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     85c:	nop
     860:	ldp	x29, x30, [sp], #48
     864:	ret

0000000000000868 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU1EPhh>:
     868:	stp	x29, x30, [sp, #-48]!
     86c:	mov	x29, sp
     870:	str	x0, [sp, #40]
     874:	str	x1, [sp, #32]
     878:	strb	w2, [sp, #31]
     87c:	mov	w2, #0x7                   	// #7
     880:	ldrb	w1, [sp, #31]
     884:	ldr	x0, [sp, #32]
     888:	bl	15fc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     88c:	nop
     890:	ldp	x29, x30, [sp], #48
     894:	ret

0000000000000898 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU2EPKt>:
     898:	stp	x29, x30, [sp, #-32]!
     89c:	mov	x29, sp
     8a0:	str	x0, [sp, #24]
     8a4:	str	x1, [sp, #16]
     8a8:	mov	w1, #0x1                   	// #1
     8ac:	ldr	x0, [sp, #16]
     8b0:	bl	1664 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     8b4:	and	w0, w0, #0xffff
     8b8:	ldp	x29, x30, [sp], #32
     8bc:	ret

00000000000008c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU2EPKt>:
     8c0:	stp	x29, x30, [sp, #-32]!
     8c4:	mov	x29, sp
     8c8:	str	x0, [sp, #24]
     8cc:	str	x1, [sp, #16]
     8d0:	mov	w1, #0x2                   	// #2
     8d4:	ldr	x0, [sp, #16]
     8d8:	bl	1664 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     8dc:	and	w0, w0, #0xffff
     8e0:	ldp	x29, x30, [sp], #32
     8e4:	ret

00000000000008e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU2EPKt>:
     8e8:	stp	x29, x30, [sp, #-32]!
     8ec:	mov	x29, sp
     8f0:	str	x0, [sp, #24]
     8f4:	str	x1, [sp, #16]
     8f8:	mov	w1, #0x3                   	// #3
     8fc:	ldr	x0, [sp, #16]
     900:	bl	1664 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     904:	and	w0, w0, #0xffff
     908:	ldp	x29, x30, [sp], #32
     90c:	ret

0000000000000910 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt>:
     910:	stp	x29, x30, [sp, #-32]!
     914:	mov	x29, sp
     918:	str	x0, [sp, #24]
     91c:	str	x1, [sp, #16]
     920:	mov	w1, #0x4                   	// #4
     924:	ldr	x0, [sp, #16]
     928:	bl	1664 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     92c:	and	w0, w0, #0xffff
     930:	ldp	x29, x30, [sp], #32
     934:	ret

0000000000000938 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt>:
     938:	stp	x29, x30, [sp, #-48]!
     93c:	mov	x29, sp
     940:	str	x0, [sp, #40]
     944:	str	x1, [sp, #32]
     948:	strh	w2, [sp, #30]
     94c:	mov	w2, #0x5                   	// #5
     950:	ldrh	w1, [sp, #30]
     954:	ldr	x0, [sp, #32]
     958:	bl	1708 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     95c:	nop
     960:	ldp	x29, x30, [sp], #48
     964:	ret

0000000000000968 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt>:
     968:	stp	x29, x30, [sp, #-48]!
     96c:	mov	x29, sp
     970:	str	x0, [sp, #40]
     974:	str	x1, [sp, #32]
     978:	strh	w2, [sp, #30]
     97c:	mov	w2, #0x6                   	// #6
     980:	ldrh	w1, [sp, #30]
     984:	ldr	x0, [sp, #32]
     988:	bl	1708 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     98c:	nop
     990:	ldp	x29, x30, [sp], #48
     994:	ret

0000000000000998 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU2EPtt>:
     998:	stp	x29, x30, [sp, #-48]!
     99c:	mov	x29, sp
     9a0:	str	x0, [sp, #40]
     9a4:	str	x1, [sp, #32]
     9a8:	strh	w2, [sp, #30]
     9ac:	mov	w2, #0x7                   	// #7
     9b0:	ldrh	w1, [sp, #30]
     9b4:	ldr	x0, [sp, #32]
     9b8:	bl	1708 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     9bc:	nop
     9c0:	ldp	x29, x30, [sp], #48
     9c4:	ret

00000000000009c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU4EPKj>:
     9c8:	stp	x29, x30, [sp, #-32]!
     9cc:	mov	x29, sp
     9d0:	str	x0, [sp, #24]
     9d4:	str	x1, [sp, #16]
     9d8:	mov	w1, #0x1                   	// #1
     9dc:	ldr	x0, [sp, #16]
     9e0:	bl	1770 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     9e4:	ldp	x29, x30, [sp], #32
     9e8:	ret

00000000000009ec <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU4EPKj>:
     9ec:	stp	x29, x30, [sp, #-32]!
     9f0:	mov	x29, sp
     9f4:	str	x0, [sp, #24]
     9f8:	str	x1, [sp, #16]
     9fc:	mov	w1, #0x2                   	// #2
     a00:	ldr	x0, [sp, #16]
     a04:	bl	1770 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     a08:	ldp	x29, x30, [sp], #32
     a0c:	ret

0000000000000a10 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU4EPKj>:
     a10:	stp	x29, x30, [sp, #-32]!
     a14:	mov	x29, sp
     a18:	str	x0, [sp, #24]
     a1c:	str	x1, [sp, #16]
     a20:	mov	w1, #0x3                   	// #3
     a24:	ldr	x0, [sp, #16]
     a28:	bl	1770 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     a2c:	ldp	x29, x30, [sp], #32
     a30:	ret

0000000000000a34 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj>:
     a34:	stp	x29, x30, [sp, #-32]!
     a38:	mov	x29, sp
     a3c:	str	x0, [sp, #24]
     a40:	str	x1, [sp, #16]
     a44:	mov	w1, #0x4                   	// #4
     a48:	ldr	x0, [sp, #16]
     a4c:	bl	1770 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     a50:	ldp	x29, x30, [sp], #32
     a54:	ret

0000000000000a58 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj>:
     a58:	stp	x29, x30, [sp, #-48]!
     a5c:	mov	x29, sp
     a60:	str	x0, [sp, #40]
     a64:	str	x1, [sp, #32]
     a68:	str	w2, [sp, #28]
     a6c:	mov	w2, #0x5                   	// #5
     a70:	ldr	w1, [sp, #28]
     a74:	ldr	x0, [sp, #32]
     a78:	bl	1814 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     a7c:	nop
     a80:	ldp	x29, x30, [sp], #48
     a84:	ret

0000000000000a88 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj>:
     a88:	stp	x29, x30, [sp, #-48]!
     a8c:	mov	x29, sp
     a90:	str	x0, [sp, #40]
     a94:	str	x1, [sp, #32]
     a98:	str	w2, [sp, #28]
     a9c:	mov	w2, #0x6                   	// #6
     aa0:	ldr	w1, [sp, #28]
     aa4:	ldr	x0, [sp, #32]
     aa8:	bl	1814 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     aac:	nop
     ab0:	ldp	x29, x30, [sp], #48
     ab4:	ret

0000000000000ab8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU4EPjj>:
     ab8:	stp	x29, x30, [sp, #-48]!
     abc:	mov	x29, sp
     ac0:	str	x0, [sp, #40]
     ac4:	str	x1, [sp, #32]
     ac8:	str	w2, [sp, #28]
     acc:	mov	w2, #0x7                   	// #7
     ad0:	ldr	w1, [sp, #28]
     ad4:	ldr	x0, [sp, #32]
     ad8:	bl	1814 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     adc:	nop
     ae0:	ldp	x29, x30, [sp], #48
     ae4:	ret

0000000000000ae8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU8EPKm>:
     ae8:	stp	x29, x30, [sp, #-32]!
     aec:	mov	x29, sp
     af0:	str	x0, [sp, #24]
     af4:	str	x1, [sp, #16]
     af8:	mov	w1, #0x1                   	// #1
     afc:	ldr	x0, [sp, #16]
     b00:	bl	187c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     b04:	ldp	x29, x30, [sp], #32
     b08:	ret

0000000000000b0c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU8EPKm>:
     b0c:	stp	x29, x30, [sp, #-32]!
     b10:	mov	x29, sp
     b14:	str	x0, [sp, #24]
     b18:	str	x1, [sp, #16]
     b1c:	mov	w1, #0x2                   	// #2
     b20:	ldr	x0, [sp, #16]
     b24:	bl	187c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     b28:	ldp	x29, x30, [sp], #32
     b2c:	ret

0000000000000b30 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU8EPKm>:
     b30:	stp	x29, x30, [sp, #-32]!
     b34:	mov	x29, sp
     b38:	str	x0, [sp, #24]
     b3c:	str	x1, [sp, #16]
     b40:	mov	w1, #0x3                   	// #3
     b44:	ldr	x0, [sp, #16]
     b48:	bl	187c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     b4c:	ldp	x29, x30, [sp], #32
     b50:	ret

0000000000000b54 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm>:
     b54:	stp	x29, x30, [sp, #-32]!
     b58:	mov	x29, sp
     b5c:	str	x0, [sp, #24]
     b60:	str	x1, [sp, #16]
     b64:	mov	w1, #0x4                   	// #4
     b68:	ldr	x0, [sp, #16]
     b6c:	bl	187c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     b70:	ldp	x29, x30, [sp], #32
     b74:	ret

0000000000000b78 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm>:
     b78:	stp	x29, x30, [sp, #-48]!
     b7c:	mov	x29, sp
     b80:	str	x0, [sp, #40]
     b84:	str	x1, [sp, #32]
     b88:	str	x2, [sp, #24]
     b8c:	mov	w2, #0x5                   	// #5
     b90:	ldr	x1, [sp, #24]
     b94:	ldr	x0, [sp, #32]
     b98:	bl	1920 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     b9c:	nop
     ba0:	ldp	x29, x30, [sp], #48
     ba4:	ret

0000000000000ba8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm>:
     ba8:	stp	x29, x30, [sp, #-48]!
     bac:	mov	x29, sp
     bb0:	str	x0, [sp, #40]
     bb4:	str	x1, [sp, #32]
     bb8:	str	x2, [sp, #24]
     bbc:	mov	w2, #0x6                   	// #6
     bc0:	ldr	x1, [sp, #24]
     bc4:	ldr	x0, [sp, #32]
     bc8:	bl	1920 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     bcc:	nop
     bd0:	ldp	x29, x30, [sp], #48
     bd4:	ret

0000000000000bd8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU8EPmm>:
     bd8:	stp	x29, x30, [sp, #-48]!
     bdc:	mov	x29, sp
     be0:	str	x0, [sp, #40]
     be4:	str	x1, [sp, #32]
     be8:	str	x2, [sp, #24]
     bec:	mov	w2, #0x7                   	// #7
     bf0:	ldr	x1, [sp, #24]
     bf4:	ldr	x0, [sp, #32]
     bf8:	bl	1920 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     bfc:	nop
     c00:	ldp	x29, x30, [sp], #48
     c04:	ret

0000000000000c08 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RFEPKf>:
     c08:	stp	x29, x30, [sp, #-32]!
     c0c:	mov	x29, sp
     c10:	str	x0, [sp, #24]
     c14:	str	x1, [sp, #16]
     c18:	mov	w1, #0x1                   	// #1
     c1c:	ldr	x0, [sp, #16]
     c20:	bl	1988 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     c24:	ldp	x29, x30, [sp], #32
     c28:	ret

0000000000000c2c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRFEPKf>:
     c2c:	stp	x29, x30, [sp, #-32]!
     c30:	mov	x29, sp
     c34:	str	x0, [sp, #24]
     c38:	str	x1, [sp, #16]
     c3c:	mov	w1, #0x2                   	// #2
     c40:	ldr	x0, [sp, #16]
     c44:	bl	1988 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     c48:	ldp	x29, x30, [sp], #32
     c4c:	ret

0000000000000c50 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWFEPKf>:
     c50:	stp	x29, x30, [sp, #-32]!
     c54:	mov	x29, sp
     c58:	str	x0, [sp, #24]
     c5c:	str	x1, [sp, #16]
     c60:	mov	w1, #0x3                   	// #3
     c64:	ldr	x0, [sp, #16]
     c68:	bl	1988 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     c6c:	ldp	x29, x30, [sp], #32
     c70:	ret

0000000000000c74 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf>:
     c74:	stp	x29, x30, [sp, #-32]!
     c78:	mov	x29, sp
     c7c:	str	x0, [sp, #24]
     c80:	str	x1, [sp, #16]
     c84:	mov	w1, #0x4                   	// #4
     c88:	ldr	x0, [sp, #16]
     c8c:	bl	1988 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     c90:	ldp	x29, x30, [sp], #32
     c94:	ret

0000000000000c98 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff>:
     c98:	stp	x29, x30, [sp, #-48]!
     c9c:	mov	x29, sp
     ca0:	str	x0, [sp, #40]
     ca4:	str	x1, [sp, #32]
     ca8:	str	s0, [sp, #28]
     cac:	mov	w1, #0x5                   	// #5
     cb0:	ldr	s0, [sp, #28]
     cb4:	ldr	x0, [sp, #32]
     cb8:	bl	1a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     cbc:	nop
     cc0:	ldp	x29, x30, [sp], #48
     cc4:	ret

0000000000000cc8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff>:
     cc8:	stp	x29, x30, [sp, #-48]!
     ccc:	mov	x29, sp
     cd0:	str	x0, [sp, #40]
     cd4:	str	x1, [sp, #32]
     cd8:	str	s0, [sp, #28]
     cdc:	mov	w1, #0x6                   	// #6
     ce0:	ldr	s0, [sp, #28]
     ce4:	ldr	x0, [sp, #32]
     ce8:	bl	1a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     cec:	nop
     cf0:	ldp	x29, x30, [sp], #48
     cf4:	ret

0000000000000cf8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWFEPff>:
     cf8:	stp	x29, x30, [sp, #-48]!
     cfc:	mov	x29, sp
     d00:	str	x0, [sp, #40]
     d04:	str	x1, [sp, #32]
     d08:	str	s0, [sp, #28]
     d0c:	mov	w1, #0x7                   	// #7
     d10:	ldr	s0, [sp, #28]
     d14:	ldr	x0, [sp, #32]
     d18:	bl	1a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     d1c:	nop
     d20:	ldp	x29, x30, [sp], #48
     d24:	ret

0000000000000d28 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RDEPKd>:
     d28:	stp	x29, x30, [sp, #-32]!
     d2c:	mov	x29, sp
     d30:	str	x0, [sp, #24]
     d34:	str	x1, [sp, #16]
     d38:	mov	w1, #0x1                   	// #1
     d3c:	ldr	x0, [sp, #16]
     d40:	bl	1a94 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     d44:	ldp	x29, x30, [sp], #32
     d48:	ret

0000000000000d4c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRDEPKd>:
     d4c:	stp	x29, x30, [sp, #-32]!
     d50:	mov	x29, sp
     d54:	str	x0, [sp, #24]
     d58:	str	x1, [sp, #16]
     d5c:	mov	w1, #0x2                   	// #2
     d60:	ldr	x0, [sp, #16]
     d64:	bl	1a94 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     d68:	ldp	x29, x30, [sp], #32
     d6c:	ret

0000000000000d70 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWDEPKd>:
     d70:	stp	x29, x30, [sp, #-32]!
     d74:	mov	x29, sp
     d78:	str	x0, [sp, #24]
     d7c:	str	x1, [sp, #16]
     d80:	mov	w1, #0x3                   	// #3
     d84:	ldr	x0, [sp, #16]
     d88:	bl	1a94 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     d8c:	ldp	x29, x30, [sp], #32
     d90:	ret

0000000000000d94 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd>:
     d94:	stp	x29, x30, [sp, #-32]!
     d98:	mov	x29, sp
     d9c:	str	x0, [sp, #24]
     da0:	str	x1, [sp, #16]
     da4:	mov	w1, #0x4                   	// #4
     da8:	ldr	x0, [sp, #16]
     dac:	bl	1a94 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     db0:	ldp	x29, x30, [sp], #32
     db4:	ret

0000000000000db8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd>:
     db8:	stp	x29, x30, [sp, #-48]!
     dbc:	mov	x29, sp
     dc0:	str	x0, [sp, #40]
     dc4:	str	x1, [sp, #32]
     dc8:	str	d0, [sp, #24]
     dcc:	mov	w1, #0x5                   	// #5
     dd0:	ldr	d0, [sp, #24]
     dd4:	ldr	x0, [sp, #32]
     dd8:	bl	1b38 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     ddc:	nop
     de0:	ldp	x29, x30, [sp], #48
     de4:	ret

0000000000000de8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd>:
     de8:	stp	x29, x30, [sp, #-48]!
     dec:	mov	x29, sp
     df0:	str	x0, [sp, #40]
     df4:	str	x1, [sp, #32]
     df8:	str	d0, [sp, #24]
     dfc:	mov	w1, #0x6                   	// #6
     e00:	ldr	d0, [sp, #24]
     e04:	ldr	x0, [sp, #32]
     e08:	bl	1b38 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     e0c:	nop
     e10:	ldp	x29, x30, [sp], #48
     e14:	ret

0000000000000e18 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWDEPdd>:
     e18:	stp	x29, x30, [sp, #-48]!
     e1c:	mov	x29, sp
     e20:	str	x0, [sp, #40]
     e24:	str	x1, [sp, #32]
     e28:	str	d0, [sp, #24]
     e2c:	mov	w1, #0x7                   	// #7
     e30:	ldr	d0, [sp, #24]
     e34:	ldr	x0, [sp, #32]
     e38:	bl	1b38 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     e3c:	nop
     e40:	ldp	x29, x30, [sp], #48
     e44:	ret

0000000000000e48 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_REEPKe>:
     e48:	stp	x29, x30, [sp, #-32]!
     e4c:	mov	x29, sp
     e50:	str	x0, [sp, #24]
     e54:	str	x1, [sp, #16]
     e58:	mov	w1, #0x1                   	// #1
     e5c:	ldr	x0, [sp, #16]
     e60:	bl	1ba0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     e64:	ldp	x29, x30, [sp], #32
     e68:	ret

0000000000000e6c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaREEPKe>:
     e6c:	stp	x29, x30, [sp, #-32]!
     e70:	mov	x29, sp
     e74:	str	x0, [sp, #24]
     e78:	str	x1, [sp, #16]
     e7c:	mov	w1, #0x2                   	// #2
     e80:	ldr	x0, [sp, #16]
     e84:	bl	1ba0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     e88:	ldp	x29, x30, [sp], #32
     e8c:	ret

0000000000000e90 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWEEPKe>:
     e90:	stp	x29, x30, [sp, #-32]!
     e94:	mov	x29, sp
     e98:	str	x0, [sp, #24]
     e9c:	str	x1, [sp, #16]
     ea0:	mov	w1, #0x3                   	// #3
     ea4:	ldr	x0, [sp, #16]
     ea8:	bl	1ba0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     eac:	ldp	x29, x30, [sp], #32
     eb0:	ret

0000000000000eb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe>:
     eb4:	stp	x29, x30, [sp, #-32]!
     eb8:	mov	x29, sp
     ebc:	str	x0, [sp, #24]
     ec0:	str	x1, [sp, #16]
     ec4:	mov	w1, #0x4                   	// #4
     ec8:	ldr	x0, [sp, #16]
     ecc:	bl	1ba0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
     ed0:	ldp	x29, x30, [sp], #32
     ed4:	ret

0000000000000ed8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee>:
     ed8:	stp	x29, x30, [sp, #-48]!
     edc:	mov	x29, sp
     ee0:	str	x0, [sp, #40]
     ee4:	str	x1, [sp, #32]
     ee8:	str	q0, [sp, #16]
     eec:	mov	w1, #0x5                   	// #5
     ef0:	ldr	q0, [sp, #16]
     ef4:	ldr	x0, [sp, #32]
     ef8:	bl	1c44 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     efc:	nop
     f00:	ldp	x29, x30, [sp], #48
     f04:	ret

0000000000000f08 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee>:
     f08:	stp	x29, x30, [sp, #-48]!
     f0c:	mov	x29, sp
     f10:	str	x0, [sp, #40]
     f14:	str	x1, [sp, #32]
     f18:	str	q0, [sp, #16]
     f1c:	mov	w1, #0x6                   	// #6
     f20:	ldr	q0, [sp, #16]
     f24:	ldr	x0, [sp, #32]
     f28:	bl	1c44 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     f2c:	nop
     f30:	ldp	x29, x30, [sp], #48
     f34:	ret

0000000000000f38 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWEEPee>:
     f38:	stp	x29, x30, [sp, #-48]!
     f3c:	mov	x29, sp
     f40:	str	x0, [sp, #40]
     f44:	str	x1, [sp, #32]
     f48:	str	q0, [sp, #16]
     f4c:	mov	w1, #0x7                   	// #7
     f50:	ldr	q0, [sp, #16]
     f54:	ldr	x0, [sp, #32]
     f58:	bl	1c44 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
     f5c:	nop
     f60:	ldp	x29, x30, [sp], #48
     f64:	ret

0000000000000f68 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCFEPKCf>:
     f68:	stp	x29, x30, [sp, #-32]!
     f6c:	mov	x29, sp
     f70:	str	x0, [sp, #24]
     f74:	str	x1, [sp, #16]
     f78:	mov	w1, #0x1                   	// #1
     f7c:	ldr	x0, [sp, #16]
     f80:	bl	1cac <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     f84:	fmov	s2, s0
     f88:	fmov	s0, s1
     f8c:	fmov	s1, s0
     f90:	fmov	s0, s2
     f94:	ldp	x29, x30, [sp], #32
     f98:	ret

0000000000000f9c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCFEPKCf>:
     f9c:	stp	x29, x30, [sp, #-32]!
     fa0:	mov	x29, sp
     fa4:	str	x0, [sp, #24]
     fa8:	str	x1, [sp, #16]
     fac:	mov	w1, #0x2                   	// #2
     fb0:	ldr	x0, [sp, #16]
     fb4:	bl	1cac <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     fb8:	fmov	s2, s0
     fbc:	fmov	s0, s1
     fc0:	fmov	s1, s0
     fc4:	fmov	s0, s2
     fc8:	ldp	x29, x30, [sp], #32
     fcc:	ret

0000000000000fd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCFEPKCf>:
     fd0:	stp	x29, x30, [sp, #-32]!
     fd4:	mov	x29, sp
     fd8:	str	x0, [sp, #24]
     fdc:	str	x1, [sp, #16]
     fe0:	mov	w1, #0x3                   	// #3
     fe4:	ldr	x0, [sp, #16]
     fe8:	bl	1cac <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
     fec:	fmov	s2, s0
     ff0:	fmov	s0, s1
     ff4:	fmov	s1, s0
     ff8:	fmov	s0, s2
     ffc:	ldp	x29, x30, [sp], #32
    1000:	ret

0000000000001004 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf>:
    1004:	stp	x29, x30, [sp, #-32]!
    1008:	mov	x29, sp
    100c:	str	x0, [sp, #24]
    1010:	str	x1, [sp, #16]
    1014:	mov	w1, #0x4                   	// #4
    1018:	ldr	x0, [sp, #16]
    101c:	bl	1cac <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1020:	fmov	s2, s0
    1024:	fmov	s0, s1
    1028:	fmov	s1, s0
    102c:	fmov	s0, s2
    1030:	ldp	x29, x30, [sp], #32
    1034:	ret

0000000000001038 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_>:
    1038:	stp	x29, x30, [sp, #-48]!
    103c:	mov	x29, sp
    1040:	str	x0, [sp, #40]
    1044:	str	x1, [sp, #32]
    1048:	fmov	s2, s0
    104c:	fmov	s0, s1
    1050:	fmov	s1, s2
    1054:	str	s1, [sp, #24]
    1058:	str	s0, [sp, #28]
    105c:	ldr	s0, [sp, #24]
    1060:	ldr	s1, [sp, #28]
    1064:	mov	w1, #0x5                   	// #5
    1068:	ldr	x0, [sp, #32]
    106c:	bl	1d70 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1070:	nop
    1074:	ldp	x29, x30, [sp], #48
    1078:	ret

000000000000107c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_>:
    107c:	stp	x29, x30, [sp, #-48]!
    1080:	mov	x29, sp
    1084:	str	x0, [sp, #40]
    1088:	str	x1, [sp, #32]
    108c:	fmov	s2, s0
    1090:	fmov	s0, s1
    1094:	fmov	s1, s2
    1098:	str	s1, [sp, #24]
    109c:	str	s0, [sp, #28]
    10a0:	ldr	s0, [sp, #24]
    10a4:	ldr	s1, [sp, #28]
    10a8:	mov	w1, #0x6                   	// #6
    10ac:	ldr	x0, [sp, #32]
    10b0:	bl	1d70 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    10b4:	nop
    10b8:	ldp	x29, x30, [sp], #48
    10bc:	ret

00000000000010c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCFEPCfS1_>:
    10c0:	stp	x29, x30, [sp, #-48]!
    10c4:	mov	x29, sp
    10c8:	str	x0, [sp, #40]
    10cc:	str	x1, [sp, #32]
    10d0:	fmov	s2, s0
    10d4:	fmov	s0, s1
    10d8:	fmov	s1, s2
    10dc:	str	s1, [sp, #24]
    10e0:	str	s0, [sp, #28]
    10e4:	ldr	s0, [sp, #24]
    10e8:	ldr	s1, [sp, #28]
    10ec:	mov	w1, #0x7                   	// #7
    10f0:	ldr	x0, [sp, #32]
    10f4:	bl	1d70 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    10f8:	nop
    10fc:	ldp	x29, x30, [sp], #48
    1100:	ret

0000000000001104 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCDEPKCd>:
    1104:	stp	x29, x30, [sp, #-32]!
    1108:	mov	x29, sp
    110c:	str	x0, [sp, #24]
    1110:	str	x1, [sp, #16]
    1114:	mov	w1, #0x1                   	// #1
    1118:	ldr	x0, [sp, #16]
    111c:	bl	1df0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1120:	fmov	d2, d0
    1124:	fmov	d0, d1
    1128:	fmov	d1, d0
    112c:	fmov	d0, d2
    1130:	ldp	x29, x30, [sp], #32
    1134:	ret

0000000000001138 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCDEPKCd>:
    1138:	stp	x29, x30, [sp, #-32]!
    113c:	mov	x29, sp
    1140:	str	x0, [sp, #24]
    1144:	str	x1, [sp, #16]
    1148:	mov	w1, #0x2                   	// #2
    114c:	ldr	x0, [sp, #16]
    1150:	bl	1df0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1154:	fmov	d2, d0
    1158:	fmov	d0, d1
    115c:	fmov	d1, d0
    1160:	fmov	d0, d2
    1164:	ldp	x29, x30, [sp], #32
    1168:	ret

000000000000116c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCDEPKCd>:
    116c:	stp	x29, x30, [sp, #-32]!
    1170:	mov	x29, sp
    1174:	str	x0, [sp, #24]
    1178:	str	x1, [sp, #16]
    117c:	mov	w1, #0x3                   	// #3
    1180:	ldr	x0, [sp, #16]
    1184:	bl	1df0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1188:	fmov	d2, d0
    118c:	fmov	d0, d1
    1190:	fmov	d1, d0
    1194:	fmov	d0, d2
    1198:	ldp	x29, x30, [sp], #32
    119c:	ret

00000000000011a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd>:
    11a0:	stp	x29, x30, [sp, #-32]!
    11a4:	mov	x29, sp
    11a8:	str	x0, [sp, #24]
    11ac:	str	x1, [sp, #16]
    11b0:	mov	w1, #0x4                   	// #4
    11b4:	ldr	x0, [sp, #16]
    11b8:	bl	1df0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    11bc:	fmov	d2, d0
    11c0:	fmov	d0, d1
    11c4:	fmov	d1, d0
    11c8:	fmov	d0, d2
    11cc:	ldp	x29, x30, [sp], #32
    11d0:	ret

00000000000011d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_>:
    11d4:	stp	x29, x30, [sp, #-48]!
    11d8:	mov	x29, sp
    11dc:	str	x0, [sp, #40]
    11e0:	str	x1, [sp, #32]
    11e4:	fmov	d2, d0
    11e8:	fmov	d0, d1
    11ec:	fmov	d1, d2
    11f0:	str	d1, [sp, #16]
    11f4:	str	d0, [sp, #24]
    11f8:	ldr	d0, [sp, #16]
    11fc:	ldr	d1, [sp, #24]
    1200:	mov	w1, #0x5                   	// #5
    1204:	ldr	x0, [sp, #32]
    1208:	bl	1eb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    120c:	nop
    1210:	ldp	x29, x30, [sp], #48
    1214:	ret

0000000000001218 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_>:
    1218:	stp	x29, x30, [sp, #-48]!
    121c:	mov	x29, sp
    1220:	str	x0, [sp, #40]
    1224:	str	x1, [sp, #32]
    1228:	fmov	d2, d0
    122c:	fmov	d0, d1
    1230:	fmov	d1, d2
    1234:	str	d1, [sp, #16]
    1238:	str	d0, [sp, #24]
    123c:	ldr	d0, [sp, #16]
    1240:	ldr	d1, [sp, #24]
    1244:	mov	w1, #0x6                   	// #6
    1248:	ldr	x0, [sp, #32]
    124c:	bl	1eb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1250:	nop
    1254:	ldp	x29, x30, [sp], #48
    1258:	ret

000000000000125c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCDEPCdS1_>:
    125c:	stp	x29, x30, [sp, #-48]!
    1260:	mov	x29, sp
    1264:	str	x0, [sp, #40]
    1268:	str	x1, [sp, #32]
    126c:	fmov	d2, d0
    1270:	fmov	d0, d1
    1274:	fmov	d1, d2
    1278:	str	d1, [sp, #16]
    127c:	str	d0, [sp, #24]
    1280:	ldr	d0, [sp, #16]
    1284:	ldr	d1, [sp, #24]
    1288:	mov	w1, #0x7                   	// #7
    128c:	ldr	x0, [sp, #32]
    1290:	bl	1eb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1294:	nop
    1298:	ldp	x29, x30, [sp], #48
    129c:	ret

00000000000012a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCEEPKCe>:
    12a0:	stp	x29, x30, [sp, #-32]!
    12a4:	mov	x29, sp
    12a8:	str	x0, [sp, #24]
    12ac:	str	x1, [sp, #16]
    12b0:	mov	w1, #0x1                   	// #1
    12b4:	ldr	x0, [sp, #16]
    12b8:	bl	1f34 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    12bc:	mov	v2.16b, v0.16b
    12c0:	mov	v0.16b, v1.16b
    12c4:	mov	v4.16b, v2.16b
    12c8:	mov	v2.16b, v0.16b
    12cc:	mov	v0.16b, v4.16b
    12d0:	mov	v1.16b, v2.16b
    12d4:	ldp	x29, x30, [sp], #32
    12d8:	ret

00000000000012dc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCEEPKCe>:
    12dc:	stp	x29, x30, [sp, #-32]!
    12e0:	mov	x29, sp
    12e4:	str	x0, [sp, #24]
    12e8:	str	x1, [sp, #16]
    12ec:	mov	w1, #0x2                   	// #2
    12f0:	ldr	x0, [sp, #16]
    12f4:	bl	1f34 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    12f8:	mov	v2.16b, v0.16b
    12fc:	mov	v0.16b, v1.16b
    1300:	mov	v4.16b, v2.16b
    1304:	mov	v2.16b, v0.16b
    1308:	mov	v0.16b, v4.16b
    130c:	mov	v1.16b, v2.16b
    1310:	ldp	x29, x30, [sp], #32
    1314:	ret

0000000000001318 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCEEPKCe>:
    1318:	stp	x29, x30, [sp, #-32]!
    131c:	mov	x29, sp
    1320:	str	x0, [sp, #24]
    1324:	str	x1, [sp, #16]
    1328:	mov	w1, #0x3                   	// #3
    132c:	ldr	x0, [sp, #16]
    1330:	bl	1f34 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1334:	mov	v2.16b, v0.16b
    1338:	mov	v0.16b, v1.16b
    133c:	mov	v4.16b, v2.16b
    1340:	mov	v2.16b, v0.16b
    1344:	mov	v0.16b, v4.16b
    1348:	mov	v1.16b, v2.16b
    134c:	ldp	x29, x30, [sp], #32
    1350:	ret

0000000000001354 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe>:
    1354:	stp	x29, x30, [sp, #-32]!
    1358:	mov	x29, sp
    135c:	str	x0, [sp, #24]
    1360:	str	x1, [sp, #16]
    1364:	mov	w1, #0x4                   	// #4
    1368:	ldr	x0, [sp, #16]
    136c:	bl	1f34 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1370:	mov	v2.16b, v0.16b
    1374:	mov	v0.16b, v1.16b
    1378:	mov	v4.16b, v2.16b
    137c:	mov	v2.16b, v0.16b
    1380:	mov	v0.16b, v4.16b
    1384:	mov	v1.16b, v2.16b
    1388:	ldp	x29, x30, [sp], #32
    138c:	ret

0000000000001390 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_>:
    1390:	stp	x29, x30, [sp, #-64]!
    1394:	mov	x29, sp
    1398:	str	x0, [sp, #56]
    139c:	str	x1, [sp, #48]
    13a0:	mov	v2.16b, v0.16b
    13a4:	mov	v0.16b, v1.16b
    13a8:	str	q2, [sp, #16]
    13ac:	str	q0, [sp, #32]
    13b0:	ldr	q0, [sp, #16]
    13b4:	ldr	q2, [sp, #32]
    13b8:	mov	w1, #0x5                   	// #5
    13bc:	mov	v1.16b, v2.16b
    13c0:	ldr	x0, [sp, #48]
    13c4:	bl	1ffc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    13c8:	nop
    13cc:	ldp	x29, x30, [sp], #64
    13d0:	ret

00000000000013d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_>:
    13d4:	stp	x29, x30, [sp, #-64]!
    13d8:	mov	x29, sp
    13dc:	str	x0, [sp, #56]
    13e0:	str	x1, [sp, #48]
    13e4:	mov	v2.16b, v0.16b
    13e8:	mov	v0.16b, v1.16b
    13ec:	str	q2, [sp, #16]
    13f0:	str	q0, [sp, #32]
    13f4:	ldr	q0, [sp, #16]
    13f8:	ldr	q2, [sp, #32]
    13fc:	mov	w1, #0x6                   	// #6
    1400:	mov	v1.16b, v2.16b
    1404:	ldr	x0, [sp, #48]
    1408:	bl	1ffc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    140c:	nop
    1410:	ldp	x29, x30, [sp], #64
    1414:	ret

0000000000001418 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCEEPCeS1_>:
    1418:	stp	x29, x30, [sp, #-64]!
    141c:	mov	x29, sp
    1420:	str	x0, [sp, #56]
    1424:	str	x1, [sp, #48]
    1428:	mov	v2.16b, v0.16b
    142c:	mov	v0.16b, v1.16b
    1430:	str	q2, [sp, #16]
    1434:	str	q0, [sp, #32]
    1438:	ldr	q0, [sp, #16]
    143c:	ldr	q2, [sp, #32]
    1440:	mov	w1, #0x7                   	// #7
    1444:	mov	v1.16b, v2.16b
    1448:	ldr	x0, [sp, #48]
    144c:	bl	1ffc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1450:	nop
    1454:	ldp	x29, x30, [sp], #64
    1458:	ret

000000000000145c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    145c:	stp	x29, x30, [sp, #-64]!
    1460:	mov	x29, sp
    1464:	str	x0, [sp, #56]
    1468:	str	x1, [sp, #48]
    146c:	str	x2, [sp, #40]
    1470:	str	x3, [sp, #32]
    1474:	strb	w4, [sp, #31]
    1478:	str	w5, [sp, #24]
    147c:	str	w6, [sp, #20]
    1480:	ldr	x0, [sp, #32]
    1484:	cmp	x0, #0x0
    1488:	b.eq	14a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4c>  // b.none
    148c:	ldr	w5, [sp, #20]
    1490:	ldr	w4, [sp, #24]
    1494:	ldrb	w3, [sp, #31]
    1498:	ldr	x2, [sp, #32]
    149c:	ldr	x1, [sp, #40]
    14a0:	ldr	x0, [sp, #48]
    14a4:	bl	388 <_ZN12_GLOBAL__N_114gl_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>
    14a8:	nop
    14ac:	ldp	x29, x30, [sp], #64
    14b0:	ret

00000000000014b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    14b4:	stp	x29, x30, [sp, #-48]!
    14b8:	mov	x29, sp
    14bc:	str	x0, [sp, #40]
    14c0:	str	x1, [sp, #32]
    14c4:	str	w2, [sp, #28]
    14c8:	str	x3, [sp, #16]
    14cc:	str	w4, [sp, #24]
    14d0:	ldr	x0, [sp, #16]
    14d4:	cmp	x0, #0x0
    14d8:	b.eq	14f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
    14dc:	ldr	w3, [sp, #24]
    14e0:	ldr	x2, [sp, #16]
    14e4:	ldr	w1, [sp, #28]
    14e8:	ldr	x0, [sp, #32]
    14ec:	bl	470 <_ZN12_GLOBAL__N_114gl_wt_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>
    14f0:	nop
    14f4:	ldp	x29, x30, [sp], #48
    14f8:	ret

00000000000014fc <_ZN12_GLOBAL__N_114gl_wt_dispatchC1Ev>:
    14fc:	stp	x29, x30, [sp, #-32]!
    1500:	mov	x29, sp
    1504:	str	x0, [sp, #24]
    1508:	ldr	x7, [sp, #24]
    150c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    1510:	add	x6, x0, #0x0
    1514:	mov	w5, #0x0                   	// #0
    1518:	mov	w4, #0x0                   	// #0
    151c:	mov	w3, #0x0                   	// #0
    1520:	mov	w2, #0x1                   	// #1
    1524:	mov	w1, #0x0                   	// #0
    1528:	mov	x0, x7
    152c:	bl	0 <_ZN3GTML9cpu_relaxEv>
    1530:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    1534:	add	x1, x0, #0x0
    1538:	ldr	x0, [sp, #24]
    153c:	str	x1, [x0]
    1540:	nop
    1544:	ldp	x29, x30, [sp], #32
    1548:	ret

000000000000154c <_ZN3GTM14dispatch_gl_wtEv>:
    154c:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    1550:	add	x0, x0, #0x0
    1554:	ret

0000000000001558 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1558:	stp	x29, x30, [sp, #-48]!
    155c:	mov	x29, sp
    1560:	str	x0, [sp, #24]
    1564:	str	w1, [sp, #20]
    1568:	ldr	w0, [sp, #20]
    156c:	cmp	w0, #0x4
    1570:	cset	w0, eq  // eq = none
    1574:	and	w0, w0, #0xff
    1578:	and	x0, x0, #0xff
    157c:	cmp	x0, #0x0
    1580:	b.eq	15a4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    1584:	bl	8 <_ZN3GTML7gtm_thrEv>
    1588:	mov	x2, x0
    158c:	mov	x1, #0x1                   	// #1
    1590:	ldr	x0, [sp, #24]
    1594:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1598:	ldr	x0, [sp, #24]
    159c:	ldrb	w0, [x0]
    15a0:	b	15f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    15a4:	ldr	w0, [sp, #20]
    15a8:	cmp	w0, #0x3
    15ac:	cset	w0, eq  // eq = none
    15b0:	and	w0, w0, #0xff
    15b4:	and	x0, x0, #0xff
    15b8:	cmp	x0, #0x0
    15bc:	b.eq	15cc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    15c0:	ldr	x0, [sp, #24]
    15c4:	ldrb	w0, [x0]
    15c8:	b	15f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    15cc:	ldr	x0, [sp, #24]
    15d0:	ldrb	w0, [x0]
    15d4:	strb	w0, [sp, #47]
    15d8:	mov	w0, #0x2                   	// #2
    15dc:	str	w0, [sp, #40]
    15e0:	dmb	ish
    15e4:	nop
    15e8:	bl	8 <_ZN3GTML7gtm_thrEv>
    15ec:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    15f0:	ldrb	w0, [sp, #47]
    15f4:	ldp	x29, x30, [sp], #48
    15f8:	ret

00000000000015fc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    15fc:	stp	x29, x30, [sp, #-32]!
    1600:	mov	x29, sp
    1604:	str	x0, [sp, #24]
    1608:	strb	w1, [sp, #23]
    160c:	str	w2, [sp, #16]
    1610:	ldr	w0, [sp, #16]
    1614:	cmp	w0, #0x7
    1618:	cset	w0, ne  // ne = any
    161c:	and	w0, w0, #0xff
    1620:	cmp	w0, #0x0
    1624:	cset	w0, ne  // ne = any
    1628:	and	w0, w0, #0xff
    162c:	and	x0, x0, #0xff
    1630:	cmp	x0, #0x0
    1634:	b.eq	164c <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1638:	bl	8 <_ZN3GTML7gtm_thrEv>
    163c:	mov	x2, x0
    1640:	mov	x1, #0x1                   	// #1
    1644:	ldr	x0, [sp, #24]
    1648:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    164c:	ldr	x0, [sp, #24]
    1650:	ldrb	w1, [sp, #23]
    1654:	strb	w1, [x0]
    1658:	nop
    165c:	ldp	x29, x30, [sp], #32
    1660:	ret

0000000000001664 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1664:	stp	x29, x30, [sp, #-48]!
    1668:	mov	x29, sp
    166c:	str	x0, [sp, #24]
    1670:	str	w1, [sp, #20]
    1674:	ldr	w0, [sp, #20]
    1678:	cmp	w0, #0x4
    167c:	cset	w0, eq  // eq = none
    1680:	and	w0, w0, #0xff
    1684:	and	x0, x0, #0xff
    1688:	cmp	x0, #0x0
    168c:	b.eq	16b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    1690:	bl	8 <_ZN3GTML7gtm_thrEv>
    1694:	mov	x2, x0
    1698:	mov	x1, #0x2                   	// #2
    169c:	ldr	x0, [sp, #24]
    16a0:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    16a4:	ldr	x0, [sp, #24]
    16a8:	ldrh	w0, [x0]
    16ac:	b	1700 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    16b0:	ldr	w0, [sp, #20]
    16b4:	cmp	w0, #0x3
    16b8:	cset	w0, eq  // eq = none
    16bc:	and	w0, w0, #0xff
    16c0:	and	x0, x0, #0xff
    16c4:	cmp	x0, #0x0
    16c8:	b.eq	16d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    16cc:	ldr	x0, [sp, #24]
    16d0:	ldrh	w0, [x0]
    16d4:	b	1700 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    16d8:	ldr	x0, [sp, #24]
    16dc:	ldrh	w0, [x0]
    16e0:	strh	w0, [sp, #46]
    16e4:	mov	w0, #0x2                   	// #2
    16e8:	str	w0, [sp, #40]
    16ec:	dmb	ish
    16f0:	nop
    16f4:	bl	8 <_ZN3GTML7gtm_thrEv>
    16f8:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    16fc:	ldrh	w0, [sp, #46]
    1700:	ldp	x29, x30, [sp], #48
    1704:	ret

0000000000001708 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1708:	stp	x29, x30, [sp, #-32]!
    170c:	mov	x29, sp
    1710:	str	x0, [sp, #24]
    1714:	strh	w1, [sp, #22]
    1718:	str	w2, [sp, #16]
    171c:	ldr	w0, [sp, #16]
    1720:	cmp	w0, #0x7
    1724:	cset	w0, ne  // ne = any
    1728:	and	w0, w0, #0xff
    172c:	cmp	w0, #0x0
    1730:	cset	w0, ne  // ne = any
    1734:	and	w0, w0, #0xff
    1738:	and	x0, x0, #0xff
    173c:	cmp	x0, #0x0
    1740:	b.eq	1758 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1744:	bl	8 <_ZN3GTML7gtm_thrEv>
    1748:	mov	x2, x0
    174c:	mov	x1, #0x2                   	// #2
    1750:	ldr	x0, [sp, #24]
    1754:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1758:	ldr	x0, [sp, #24]
    175c:	ldrh	w1, [sp, #22]
    1760:	strh	w1, [x0]
    1764:	nop
    1768:	ldp	x29, x30, [sp], #32
    176c:	ret

0000000000001770 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1770:	stp	x29, x30, [sp, #-48]!
    1774:	mov	x29, sp
    1778:	str	x0, [sp, #24]
    177c:	str	w1, [sp, #20]
    1780:	ldr	w0, [sp, #20]
    1784:	cmp	w0, #0x4
    1788:	cset	w0, eq  // eq = none
    178c:	and	w0, w0, #0xff
    1790:	and	x0, x0, #0xff
    1794:	cmp	x0, #0x0
    1798:	b.eq	17bc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    179c:	bl	8 <_ZN3GTML7gtm_thrEv>
    17a0:	mov	x2, x0
    17a4:	mov	x1, #0x4                   	// #4
    17a8:	ldr	x0, [sp, #24]
    17ac:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    17b0:	ldr	x0, [sp, #24]
    17b4:	ldr	w0, [x0]
    17b8:	b	180c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    17bc:	ldr	w0, [sp, #20]
    17c0:	cmp	w0, #0x3
    17c4:	cset	w0, eq  // eq = none
    17c8:	and	w0, w0, #0xff
    17cc:	and	x0, x0, #0xff
    17d0:	cmp	x0, #0x0
    17d4:	b.eq	17e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    17d8:	ldr	x0, [sp, #24]
    17dc:	ldr	w0, [x0]
    17e0:	b	180c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    17e4:	ldr	x0, [sp, #24]
    17e8:	ldr	w0, [x0]
    17ec:	str	w0, [sp, #44]
    17f0:	mov	w0, #0x2                   	// #2
    17f4:	str	w0, [sp, #40]
    17f8:	dmb	ish
    17fc:	nop
    1800:	bl	8 <_ZN3GTML7gtm_thrEv>
    1804:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1808:	ldr	w0, [sp, #44]
    180c:	ldp	x29, x30, [sp], #48
    1810:	ret

0000000000001814 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1814:	stp	x29, x30, [sp, #-32]!
    1818:	mov	x29, sp
    181c:	str	x0, [sp, #24]
    1820:	str	w1, [sp, #20]
    1824:	str	w2, [sp, #16]
    1828:	ldr	w0, [sp, #16]
    182c:	cmp	w0, #0x7
    1830:	cset	w0, ne  // ne = any
    1834:	and	w0, w0, #0xff
    1838:	cmp	w0, #0x0
    183c:	cset	w0, ne  // ne = any
    1840:	and	w0, w0, #0xff
    1844:	and	x0, x0, #0xff
    1848:	cmp	x0, #0x0
    184c:	b.eq	1864 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1850:	bl	8 <_ZN3GTML7gtm_thrEv>
    1854:	mov	x2, x0
    1858:	mov	x1, #0x4                   	// #4
    185c:	ldr	x0, [sp, #24]
    1860:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1864:	ldr	x0, [sp, #24]
    1868:	ldr	w1, [sp, #20]
    186c:	str	w1, [x0]
    1870:	nop
    1874:	ldp	x29, x30, [sp], #32
    1878:	ret

000000000000187c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    187c:	stp	x29, x30, [sp, #-48]!
    1880:	mov	x29, sp
    1884:	str	x0, [sp, #24]
    1888:	str	w1, [sp, #20]
    188c:	ldr	w0, [sp, #20]
    1890:	cmp	w0, #0x4
    1894:	cset	w0, eq  // eq = none
    1898:	and	w0, w0, #0xff
    189c:	and	x0, x0, #0xff
    18a0:	cmp	x0, #0x0
    18a4:	b.eq	18c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    18a8:	bl	8 <_ZN3GTML7gtm_thrEv>
    18ac:	mov	x2, x0
    18b0:	mov	x1, #0x8                   	// #8
    18b4:	ldr	x0, [sp, #24]
    18b8:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    18bc:	ldr	x0, [sp, #24]
    18c0:	ldr	x0, [x0]
    18c4:	b	1918 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    18c8:	ldr	w0, [sp, #20]
    18cc:	cmp	w0, #0x3
    18d0:	cset	w0, eq  // eq = none
    18d4:	and	w0, w0, #0xff
    18d8:	and	x0, x0, #0xff
    18dc:	cmp	x0, #0x0
    18e0:	b.eq	18f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    18e4:	ldr	x0, [sp, #24]
    18e8:	ldr	x0, [x0]
    18ec:	b	1918 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    18f0:	ldr	x0, [sp, #24]
    18f4:	ldr	x0, [x0]
    18f8:	str	x0, [sp, #40]
    18fc:	mov	w0, #0x2                   	// #2
    1900:	str	w0, [sp, #36]
    1904:	dmb	ish
    1908:	nop
    190c:	bl	8 <_ZN3GTML7gtm_thrEv>
    1910:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1914:	ldr	x0, [sp, #40]
    1918:	ldp	x29, x30, [sp], #48
    191c:	ret

0000000000001920 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1920:	stp	x29, x30, [sp, #-48]!
    1924:	mov	x29, sp
    1928:	str	x0, [sp, #40]
    192c:	str	x1, [sp, #32]
    1930:	str	w2, [sp, #28]
    1934:	ldr	w0, [sp, #28]
    1938:	cmp	w0, #0x7
    193c:	cset	w0, ne  // ne = any
    1940:	and	w0, w0, #0xff
    1944:	cmp	w0, #0x0
    1948:	cset	w0, ne  // ne = any
    194c:	and	w0, w0, #0xff
    1950:	and	x0, x0, #0xff
    1954:	cmp	x0, #0x0
    1958:	b.eq	1970 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    195c:	bl	8 <_ZN3GTML7gtm_thrEv>
    1960:	mov	x2, x0
    1964:	mov	x1, #0x8                   	// #8
    1968:	ldr	x0, [sp, #40]
    196c:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1970:	ldr	x0, [sp, #40]
    1974:	ldr	x1, [sp, #32]
    1978:	str	x1, [x0]
    197c:	nop
    1980:	ldp	x29, x30, [sp], #48
    1984:	ret

0000000000001988 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1988:	stp	x29, x30, [sp, #-48]!
    198c:	mov	x29, sp
    1990:	str	x0, [sp, #24]
    1994:	str	w1, [sp, #20]
    1998:	ldr	w0, [sp, #20]
    199c:	cmp	w0, #0x4
    19a0:	cset	w0, eq  // eq = none
    19a4:	and	w0, w0, #0xff
    19a8:	and	x0, x0, #0xff
    19ac:	cmp	x0, #0x0
    19b0:	b.eq	19d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    19b4:	bl	8 <_ZN3GTML7gtm_thrEv>
    19b8:	mov	x2, x0
    19bc:	mov	x1, #0x4                   	// #4
    19c0:	ldr	x0, [sp, #24]
    19c4:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    19c8:	ldr	x0, [sp, #24]
    19cc:	ldr	s0, [x0]
    19d0:	b	1a24 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    19d4:	ldr	w0, [sp, #20]
    19d8:	cmp	w0, #0x3
    19dc:	cset	w0, eq  // eq = none
    19e0:	and	w0, w0, #0xff
    19e4:	and	x0, x0, #0xff
    19e8:	cmp	x0, #0x0
    19ec:	b.eq	19fc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    19f0:	ldr	x0, [sp, #24]
    19f4:	ldr	s0, [x0]
    19f8:	b	1a24 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    19fc:	ldr	x0, [sp, #24]
    1a00:	ldr	s0, [x0]
    1a04:	str	s0, [sp, #44]
    1a08:	mov	w0, #0x2                   	// #2
    1a0c:	str	w0, [sp, #40]
    1a10:	dmb	ish
    1a14:	nop
    1a18:	bl	8 <_ZN3GTML7gtm_thrEv>
    1a1c:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1a20:	ldr	s0, [sp, #44]
    1a24:	ldp	x29, x30, [sp], #48
    1a28:	ret

0000000000001a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1a2c:	stp	x29, x30, [sp, #-32]!
    1a30:	mov	x29, sp
    1a34:	str	x0, [sp, #24]
    1a38:	str	s0, [sp, #20]
    1a3c:	str	w1, [sp, #16]
    1a40:	ldr	w0, [sp, #16]
    1a44:	cmp	w0, #0x7
    1a48:	cset	w0, ne  // ne = any
    1a4c:	and	w0, w0, #0xff
    1a50:	cmp	w0, #0x0
    1a54:	cset	w0, ne  // ne = any
    1a58:	and	w0, w0, #0xff
    1a5c:	and	x0, x0, #0xff
    1a60:	cmp	x0, #0x0
    1a64:	b.eq	1a7c <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1a68:	bl	8 <_ZN3GTML7gtm_thrEv>
    1a6c:	mov	x2, x0
    1a70:	mov	x1, #0x4                   	// #4
    1a74:	ldr	x0, [sp, #24]
    1a78:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1a7c:	ldr	x0, [sp, #24]
    1a80:	ldr	s0, [sp, #20]
    1a84:	str	s0, [x0]
    1a88:	nop
    1a8c:	ldp	x29, x30, [sp], #32
    1a90:	ret

0000000000001a94 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1a94:	stp	x29, x30, [sp, #-48]!
    1a98:	mov	x29, sp
    1a9c:	str	x0, [sp, #24]
    1aa0:	str	w1, [sp, #20]
    1aa4:	ldr	w0, [sp, #20]
    1aa8:	cmp	w0, #0x4
    1aac:	cset	w0, eq  // eq = none
    1ab0:	and	w0, w0, #0xff
    1ab4:	and	x0, x0, #0xff
    1ab8:	cmp	x0, #0x0
    1abc:	b.eq	1ae0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    1ac0:	bl	8 <_ZN3GTML7gtm_thrEv>
    1ac4:	mov	x2, x0
    1ac8:	mov	x1, #0x8                   	// #8
    1acc:	ldr	x0, [sp, #24]
    1ad0:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1ad4:	ldr	x0, [sp, #24]
    1ad8:	ldr	d0, [x0]
    1adc:	b	1b30 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    1ae0:	ldr	w0, [sp, #20]
    1ae4:	cmp	w0, #0x3
    1ae8:	cset	w0, eq  // eq = none
    1aec:	and	w0, w0, #0xff
    1af0:	and	x0, x0, #0xff
    1af4:	cmp	x0, #0x0
    1af8:	b.eq	1b08 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    1afc:	ldr	x0, [sp, #24]
    1b00:	ldr	d0, [x0]
    1b04:	b	1b30 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    1b08:	ldr	x0, [sp, #24]
    1b0c:	ldr	d0, [x0]
    1b10:	str	d0, [sp, #40]
    1b14:	mov	w0, #0x2                   	// #2
    1b18:	str	w0, [sp, #36]
    1b1c:	dmb	ish
    1b20:	nop
    1b24:	bl	8 <_ZN3GTML7gtm_thrEv>
    1b28:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1b2c:	ldr	d0, [sp, #40]
    1b30:	ldp	x29, x30, [sp], #48
    1b34:	ret

0000000000001b38 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1b38:	stp	x29, x30, [sp, #-48]!
    1b3c:	mov	x29, sp
    1b40:	str	x0, [sp, #40]
    1b44:	str	d0, [sp, #32]
    1b48:	str	w1, [sp, #28]
    1b4c:	ldr	w0, [sp, #28]
    1b50:	cmp	w0, #0x7
    1b54:	cset	w0, ne  // ne = any
    1b58:	and	w0, w0, #0xff
    1b5c:	cmp	w0, #0x0
    1b60:	cset	w0, ne  // ne = any
    1b64:	and	w0, w0, #0xff
    1b68:	and	x0, x0, #0xff
    1b6c:	cmp	x0, #0x0
    1b70:	b.eq	1b88 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1b74:	bl	8 <_ZN3GTML7gtm_thrEv>
    1b78:	mov	x2, x0
    1b7c:	mov	x1, #0x8                   	// #8
    1b80:	ldr	x0, [sp, #40]
    1b84:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1b88:	ldr	x0, [sp, #40]
    1b8c:	ldr	d0, [sp, #32]
    1b90:	str	d0, [x0]
    1b94:	nop
    1b98:	ldp	x29, x30, [sp], #48
    1b9c:	ret

0000000000001ba0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1ba0:	stp	x29, x30, [sp, #-64]!
    1ba4:	mov	x29, sp
    1ba8:	str	x0, [sp, #24]
    1bac:	str	w1, [sp, #20]
    1bb0:	ldr	w0, [sp, #20]
    1bb4:	cmp	w0, #0x4
    1bb8:	cset	w0, eq  // eq = none
    1bbc:	and	w0, w0, #0xff
    1bc0:	and	x0, x0, #0xff
    1bc4:	cmp	x0, #0x0
    1bc8:	b.eq	1bec <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.none
    1bcc:	bl	8 <_ZN3GTML7gtm_thrEv>
    1bd0:	mov	x2, x0
    1bd4:	mov	x1, #0x10                  	// #16
    1bd8:	ldr	x0, [sp, #24]
    1bdc:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1be0:	ldr	x0, [sp, #24]
    1be4:	ldr	q0, [x0]
    1be8:	b	1c3c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    1bec:	ldr	w0, [sp, #20]
    1bf0:	cmp	w0, #0x3
    1bf4:	cset	w0, eq  // eq = none
    1bf8:	and	w0, w0, #0xff
    1bfc:	and	x0, x0, #0xff
    1c00:	cmp	x0, #0x0
    1c04:	b.eq	1c14 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    1c08:	ldr	x0, [sp, #24]
    1c0c:	ldr	q0, [x0]
    1c10:	b	1c3c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x9c>
    1c14:	ldr	x0, [sp, #24]
    1c18:	ldr	q0, [x0]
    1c1c:	str	q0, [sp, #48]
    1c20:	mov	w0, #0x2                   	// #2
    1c24:	str	w0, [sp, #44]
    1c28:	dmb	ish
    1c2c:	nop
    1c30:	bl	8 <_ZN3GTML7gtm_thrEv>
    1c34:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1c38:	ldr	q0, [sp, #48]
    1c3c:	ldp	x29, x30, [sp], #64
    1c40:	ret

0000000000001c44 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1c44:	stp	x29, x30, [sp, #-48]!
    1c48:	mov	x29, sp
    1c4c:	str	x0, [sp, #40]
    1c50:	str	q0, [sp, #16]
    1c54:	str	w1, [sp, #36]
    1c58:	ldr	w0, [sp, #36]
    1c5c:	cmp	w0, #0x7
    1c60:	cset	w0, ne  // ne = any
    1c64:	and	w0, w0, #0xff
    1c68:	cmp	w0, #0x0
    1c6c:	cset	w0, ne  // ne = any
    1c70:	and	w0, w0, #0xff
    1c74:	and	x0, x0, #0xff
    1c78:	cmp	x0, #0x0
    1c7c:	b.eq	1c94 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1c80:	bl	8 <_ZN3GTML7gtm_thrEv>
    1c84:	mov	x2, x0
    1c88:	mov	x1, #0x10                  	// #16
    1c8c:	ldr	x0, [sp, #40]
    1c90:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1c94:	ldr	x0, [sp, #40]
    1c98:	ldr	q0, [sp, #16]
    1c9c:	str	q0, [x0]
    1ca0:	nop
    1ca4:	ldp	x29, x30, [sp], #48
    1ca8:	ret

0000000000001cac <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    1cac:	stp	x29, x30, [sp, #-48]!
    1cb0:	mov	x29, sp
    1cb4:	str	x0, [sp, #24]
    1cb8:	str	w1, [sp, #20]
    1cbc:	ldr	w0, [sp, #20]
    1cc0:	cmp	w0, #0x4
    1cc4:	cset	w0, eq  // eq = none
    1cc8:	and	w0, w0, #0xff
    1ccc:	and	x0, x0, #0xff
    1cd0:	cmp	x0, #0x0
    1cd4:	b.eq	1cfc <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1cd8:	bl	8 <_ZN3GTML7gtm_thrEv>
    1cdc:	mov	x2, x0
    1ce0:	mov	x1, #0x8                   	// #8
    1ce4:	ldr	x0, [sp, #24]
    1ce8:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1cec:	ldr	x0, [sp, #24]
    1cf0:	ldr	s1, [x0]
    1cf4:	ldr	s0, [x0, #4]
    1cf8:	b	1d5c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xb0>
    1cfc:	ldr	w0, [sp, #20]
    1d00:	cmp	w0, #0x3
    1d04:	cset	w0, eq  // eq = none
    1d08:	and	w0, w0, #0xff
    1d0c:	and	x0, x0, #0xff
    1d10:	cmp	x0, #0x0
    1d14:	b.eq	1d28 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x7c>  // b.none
    1d18:	ldr	x0, [sp, #24]
    1d1c:	ldr	s1, [x0]
    1d20:	ldr	s0, [x0, #4]
    1d24:	b	1d5c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xb0>
    1d28:	ldr	x0, [sp, #24]
    1d2c:	ldr	s0, [x0]
    1d30:	str	s0, [sp, #40]
    1d34:	ldr	s0, [x0, #4]
    1d38:	str	s0, [sp, #44]
    1d3c:	mov	w0, #0x2                   	// #2
    1d40:	str	w0, [sp, #36]
    1d44:	dmb	ish
    1d48:	nop
    1d4c:	bl	8 <_ZN3GTML7gtm_thrEv>
    1d50:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1d54:	ldr	s1, [sp, #40]
    1d58:	ldr	s0, [sp, #44]
    1d5c:	fmov	s2, s1
    1d60:	fmov	s1, s0
    1d64:	fmov	s0, s2
    1d68:	ldp	x29, x30, [sp], #48
    1d6c:	ret

0000000000001d70 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    1d70:	stp	x29, x30, [sp, #-48]!
    1d74:	mov	x29, sp
    1d78:	str	x0, [sp, #40]
    1d7c:	fmov	s2, s0
    1d80:	fmov	s0, s1
    1d84:	fmov	s1, s2
    1d88:	str	s1, [sp, #32]
    1d8c:	str	s0, [sp, #36]
    1d90:	str	w1, [sp, #28]
    1d94:	ldr	w0, [sp, #28]
    1d98:	cmp	w0, #0x7
    1d9c:	cset	w0, ne  // ne = any
    1da0:	and	w0, w0, #0xff
    1da4:	cmp	w0, #0x0
    1da8:	cset	w0, ne  // ne = any
    1dac:	and	w0, w0, #0xff
    1db0:	and	x0, x0, #0xff
    1db4:	cmp	x0, #0x0
    1db8:	b.eq	1dd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x60>  // b.none
    1dbc:	bl	8 <_ZN3GTML7gtm_thrEv>
    1dc0:	mov	x2, x0
    1dc4:	mov	x1, #0x8                   	// #8
    1dc8:	ldr	x0, [sp, #40]
    1dcc:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1dd0:	ldr	x0, [sp, #40]
    1dd4:	ldr	s0, [sp, #32]
    1dd8:	str	s0, [x0]
    1ddc:	ldr	s0, [sp, #36]
    1de0:	str	s0, [x0, #4]
    1de4:	nop
    1de8:	ldp	x29, x30, [sp], #48
    1dec:	ret

0000000000001df0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    1df0:	stp	x29, x30, [sp, #-64]!
    1df4:	mov	x29, sp
    1df8:	str	x0, [sp, #24]
    1dfc:	str	w1, [sp, #20]
    1e00:	ldr	w0, [sp, #20]
    1e04:	cmp	w0, #0x4
    1e08:	cset	w0, eq  // eq = none
    1e0c:	and	w0, w0, #0xff
    1e10:	and	x0, x0, #0xff
    1e14:	cmp	x0, #0x0
    1e18:	b.eq	1e40 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1e1c:	bl	8 <_ZN3GTML7gtm_thrEv>
    1e20:	mov	x2, x0
    1e24:	mov	x1, #0x10                  	// #16
    1e28:	ldr	x0, [sp, #24]
    1e2c:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1e30:	ldr	x0, [sp, #24]
    1e34:	ldr	d1, [x0]
    1e38:	ldr	d0, [x0, #8]
    1e3c:	b	1ea0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xb0>
    1e40:	ldr	w0, [sp, #20]
    1e44:	cmp	w0, #0x3
    1e48:	cset	w0, eq  // eq = none
    1e4c:	and	w0, w0, #0xff
    1e50:	and	x0, x0, #0xff
    1e54:	cmp	x0, #0x0
    1e58:	b.eq	1e6c <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x7c>  // b.none
    1e5c:	ldr	x0, [sp, #24]
    1e60:	ldr	d1, [x0]
    1e64:	ldr	d0, [x0, #8]
    1e68:	b	1ea0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xb0>
    1e6c:	ldr	x0, [sp, #24]
    1e70:	ldr	d0, [x0]
    1e74:	str	d0, [sp, #48]
    1e78:	ldr	d0, [x0, #8]
    1e7c:	str	d0, [sp, #56]
    1e80:	mov	w0, #0x2                   	// #2
    1e84:	str	w0, [sp, #44]
    1e88:	dmb	ish
    1e8c:	nop
    1e90:	bl	8 <_ZN3GTML7gtm_thrEv>
    1e94:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1e98:	ldr	d1, [sp, #48]
    1e9c:	ldr	d0, [sp, #56]
    1ea0:	fmov	d2, d1
    1ea4:	fmov	d1, d0
    1ea8:	fmov	d0, d2
    1eac:	ldp	x29, x30, [sp], #64
    1eb0:	ret

0000000000001eb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    1eb4:	stp	x29, x30, [sp, #-48]!
    1eb8:	mov	x29, sp
    1ebc:	str	x0, [sp, #40]
    1ec0:	fmov	d2, d0
    1ec4:	fmov	d0, d1
    1ec8:	fmov	d1, d2
    1ecc:	str	d1, [sp, #24]
    1ed0:	str	d0, [sp, #32]
    1ed4:	str	w1, [sp, #20]
    1ed8:	ldr	w0, [sp, #20]
    1edc:	cmp	w0, #0x7
    1ee0:	cset	w0, ne  // ne = any
    1ee4:	and	w0, w0, #0xff
    1ee8:	cmp	w0, #0x0
    1eec:	cset	w0, ne  // ne = any
    1ef0:	and	w0, w0, #0xff
    1ef4:	and	x0, x0, #0xff
    1ef8:	cmp	x0, #0x0
    1efc:	b.eq	1f14 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x60>  // b.none
    1f00:	bl	8 <_ZN3GTML7gtm_thrEv>
    1f04:	mov	x2, x0
    1f08:	mov	x1, #0x10                  	// #16
    1f0c:	ldr	x0, [sp, #40]
    1f10:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1f14:	ldr	x0, [sp, #40]
    1f18:	ldr	d0, [sp, #24]
    1f1c:	str	d0, [x0]
    1f20:	ldr	d0, [sp, #32]
    1f24:	str	d0, [x0, #8]
    1f28:	nop
    1f2c:	ldp	x29, x30, [sp], #48
    1f30:	ret

0000000000001f34 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    1f34:	stp	x29, x30, [sp, #-80]!
    1f38:	mov	x29, sp
    1f3c:	str	x0, [sp, #24]
    1f40:	str	w1, [sp, #20]
    1f44:	ldr	w0, [sp, #20]
    1f48:	cmp	w0, #0x4
    1f4c:	cset	w0, eq  // eq = none
    1f50:	and	w0, w0, #0xff
    1f54:	and	x0, x0, #0xff
    1f58:	cmp	x0, #0x0
    1f5c:	b.eq	1f84 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x50>  // b.none
    1f60:	bl	8 <_ZN3GTML7gtm_thrEv>
    1f64:	mov	x2, x0
    1f68:	mov	x1, #0x20                  	// #32
    1f6c:	ldr	x0, [sp, #24]
    1f70:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    1f74:	ldr	x0, [sp, #24]
    1f78:	ldr	q2, [x0]
    1f7c:	ldr	q0, [x0, #16]
    1f80:	b	1fe4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xb0>
    1f84:	ldr	w0, [sp, #20]
    1f88:	cmp	w0, #0x3
    1f8c:	cset	w0, eq  // eq = none
    1f90:	and	w0, w0, #0xff
    1f94:	and	x0, x0, #0xff
    1f98:	cmp	x0, #0x0
    1f9c:	b.eq	1fb0 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x7c>  // b.none
    1fa0:	ldr	x0, [sp, #24]
    1fa4:	ldr	q2, [x0]
    1fa8:	ldr	q0, [x0, #16]
    1fac:	b	1fe4 <_ZN12_GLOBAL__N_114gl_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xb0>
    1fb0:	ldr	x0, [sp, #24]
    1fb4:	ldr	q0, [x0]
    1fb8:	str	q0, [sp, #48]
    1fbc:	ldr	q0, [x0, #16]
    1fc0:	str	q0, [sp, #64]
    1fc4:	mov	w0, #0x2                   	// #2
    1fc8:	str	w0, [sp, #44]
    1fcc:	dmb	ish
    1fd0:	nop
    1fd4:	bl	8 <_ZN3GTML7gtm_thrEv>
    1fd8:	bl	314 <_ZN12_GLOBAL__N_114gl_wt_dispatch8validateEPN3GTM10gtm_threadE>
    1fdc:	ldr	q2, [sp, #48]
    1fe0:	ldr	q0, [sp, #64]
    1fe4:	mov	v4.16b, v2.16b
    1fe8:	mov	v2.16b, v0.16b
    1fec:	mov	v0.16b, v4.16b
    1ff0:	mov	v1.16b, v2.16b
    1ff4:	ldp	x29, x30, [sp], #80
    1ff8:	ret

0000000000001ffc <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    1ffc:	stp	x29, x30, [sp, #-64]!
    2000:	mov	x29, sp
    2004:	str	x0, [sp, #56]
    2008:	mov	v2.16b, v0.16b
    200c:	mov	v0.16b, v1.16b
    2010:	str	q2, [sp, #16]
    2014:	str	q0, [sp, #32]
    2018:	str	w1, [sp, #52]
    201c:	ldr	w0, [sp, #52]
    2020:	cmp	w0, #0x7
    2024:	cset	w0, ne  // ne = any
    2028:	and	w0, w0, #0xff
    202c:	cmp	w0, #0x0
    2030:	cset	w0, ne  // ne = any
    2034:	and	w0, w0, #0xff
    2038:	and	x0, x0, #0xff
    203c:	cmp	x0, #0x0
    2040:	b.eq	2058 <_ZN12_GLOBAL__N_114gl_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x5c>  // b.none
    2044:	bl	8 <_ZN3GTML7gtm_thrEv>
    2048:	mov	x2, x0
    204c:	mov	x1, #0x20                  	// #32
    2050:	ldr	x0, [sp, #56]
    2054:	bl	e8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9pre_writeEPKvmPN3GTM10gtm_threadE>
    2058:	ldr	x0, [sp, #56]
    205c:	ldr	q0, [sp, #16]
    2060:	str	q0, [x0]
    2064:	ldr	q0, [sp, #32]
    2068:	str	q0, [x0, #16]
    206c:	nop
    2070:	ldp	x29, x30, [sp], #64
    2074:	ret

0000000000002078 <_Z41__static_initialization_and_destruction_0ii>:
    2078:	stp	x29, x30, [sp, #-32]!
    207c:	mov	x29, sp
    2080:	str	w0, [sp, #28]
    2084:	str	w1, [sp, #24]
    2088:	ldr	w0, [sp, #28]
    208c:	cmp	w0, #0x1
    2090:	b.ne	20bc <_Z41__static_initialization_and_destruction_0ii+0x44>  // b.any
    2094:	ldr	w1, [sp, #24]
    2098:	mov	w0, #0xffff                	// #65535
    209c:	cmp	w1, w0
    20a0:	b.ne	20bc <_Z41__static_initialization_and_destruction_0ii+0x44>  // b.any
    20a4:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    20a8:	add	x0, x0, #0x0
    20ac:	bl	b8 <_ZN12_GLOBAL__N_15gl_mgC1Ev>
    20b0:	adrp	x0, 0 <_ZN3GTML9cpu_relaxEv>
    20b4:	add	x0, x0, #0x0
    20b8:	bl	14fc <_ZN12_GLOBAL__N_114gl_wt_dispatchC1Ev>
    20bc:	nop
    20c0:	ldp	x29, x30, [sp], #32
    20c4:	ret

00000000000020c8 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>:
    20c8:	stp	x29, x30, [sp, #-16]!
    20cc:	mov	x29, sp
    20d0:	mov	w1, #0xffff                	// #65535
    20d4:	mov	w0, #0x1                   	// #1
    20d8:	bl	2078 <_Z41__static_initialization_and_destruction_0ii>
    20dc:	ldp	x29, x30, [sp], #16
    20e0:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x0, x0, #0x8
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	blr	x1
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	blr	x1
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	mov	w0, #0x1                   	// #1
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM12abi_dispatchC2EbbbbjPNS_12method_groupE:

0000000000000000 <_ZN3GTM12abi_dispatchC1EbbbbjPNS_12method_groupE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	strb	w1, [sp, #23]
   c:	strb	w2, [sp, #22]
  10:	strb	w3, [sp, #21]
  14:	strb	w4, [sp, #20]
  18:	str	w5, [sp, #16]
  1c:	str	x6, [sp, #8]
  20:	adrp	x0, 0 <_ZN3GTM12abi_dispatchC1EbbbbjPNS_12method_groupE>
  24:	add	x1, x0, #0x0
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldrb	w1, [sp, #23]
  38:	strb	w1, [x0, #8]
  3c:	ldr	x0, [sp, #24]
  40:	ldrb	w1, [sp, #22]
  44:	strb	w1, [x0, #9]
  48:	ldr	x0, [sp, #24]
  4c:	ldrb	w1, [sp, #21]
  50:	strb	w1, [x0, #10]
  54:	ldr	x0, [sp, #24]
  58:	ldrb	w1, [sp, #20]
  5c:	strb	w1, [x0, #11]
  60:	ldr	x0, [sp, #24]
  64:	ldr	w1, [sp, #16]
  68:	str	w1, [x0, #12]
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x1, [sp, #8]
  74:	str	x1, [x0, #16]
  78:	nop
  7c:	add	sp, sp, #0x20
  80:	ret

Disassembly of section .text._ZN3GTM11gtm_undolog3logEPKvm:

0000000000000000 <_ZN3GTM11gtm_undolog3logEPKvm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x7
  1c:	lsr	x0, x0, #3
  20:	str	x0, [sp, #56]
  24:	ldr	x2, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	add	x0, x0, #0x2
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZN3GTM11gtm_undolog3logEPKvm>
  3c:	str	x0, [sp, #48]
  40:	ldr	x2, [sp, #24]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x0, [sp, #48]
  4c:	bl	0 <memcpy>
  50:	ldr	x0, [sp, #56]
  54:	lsl	x0, x0, #3
  58:	ldr	x1, [sp, #48]
  5c:	add	x0, x1, x0
  60:	ldr	x1, [sp, #24]
  64:	str	x1, [x0]
  68:	ldr	x0, [sp, #56]
  6c:	add	x0, x0, #0x1
  70:	lsl	x0, x0, #3
  74:	ldr	x1, [sp, #48]
  78:	add	x0, x1, x0
  7c:	ldr	x1, [sp, #32]
  80:	str	x1, [x0]
  84:	nop
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN3GTM12method_groupC2Ev:

0000000000000000 <_ZN3GTM12method_groupC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZN3GTM12method_groupC1Ev>
   c:	add	x1, x0, #0x0
  10:	ldr	x0, [sp, #8]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE4pushEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE4pushEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #16]
  1c:	add	x1, x1, x0
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	cmp	x1, x0
  2c:	cset	w0, hi  // hi = pmore
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	b.eq	4c <_ZN3GTM6vectorImLb1EE4pushEm+0x4c>  // b.none
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN3GTM6vectorImLb1EE4pushEm>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x1, [x0, #16]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #8]
  5c:	lsl	x0, x0, #3
  60:	add	x0, x1, x0
  64:	str	x0, [sp, #40]
  68:	ldr	x0, [sp, #24]
  6c:	ldr	x1, [x0, #8]
  70:	ldr	x0, [sp, #16]
  74:	add	x1, x1, x0
  78:	ldr	x0, [sp, #24]
  7c:	str	x1, [x0, #8]
  80:	ldr	x0, [sp, #40]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_18gtm_transaction_cpELb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorINS_18gtm_transaction_cpELb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorImLb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0]
  a0:	lsl	x0, x0, #3
  a4:	mov	w2, #0x1                   	// #1
  a8:	mov	x1, x0
  ac:	mov	x0, x3
  b0:	bl	0 <_ZN3GTM8xreallocEPvmb>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #24]
  bc:	str	x1, [x0, #16]
  c0:	nop
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

method-ml.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML7gtm_thrEv>:
       0:	mrs	x1, tpidr_el0
       4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
       8:	ldr	x0, [x0]
       c:	add	x0, x1, x0
      10:	ldr	x0, [x0]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_15ml_mg9is_lockedEm>:
      18:	sub	sp, sp, #0x10
      1c:	str	x0, [sp, #8]
      20:	ldr	x0, [sp, #8]
      24:	lsr	x0, x0, #63
      28:	and	w0, w0, #0xff
      2c:	add	sp, sp, #0x10
      30:	ret

0000000000000034 <_ZN12_GLOBAL__N_15ml_mg10set_lockedEPN3GTM10gtm_threadE>:
      34:	sub	sp, sp, #0x10
      38:	str	x0, [sp, #8]
      3c:	ldr	x0, [sp, #8]
      40:	lsr	x0, x0, #1
      44:	orr	x0, x0, #0x8000000000000000
      48:	add	sp, sp, #0x10
      4c:	ret

0000000000000050 <_ZN12_GLOBAL__N_15ml_mg8get_timeEm>:
      50:	sub	sp, sp, #0x10
      54:	str	x0, [sp, #8]
      58:	ldr	x0, [sp, #8]
      5c:	lsr	x0, x0, #3
      60:	add	sp, sp, #0x10
      64:	ret

0000000000000068 <_ZN12_GLOBAL__N_15ml_mg8set_timeEm>:
      68:	sub	sp, sp, #0x10
      6c:	str	x0, [sp, #8]
      70:	ldr	x0, [sp, #8]
      74:	lsl	x0, x0, #3
      78:	add	sp, sp, #0x10
      7c:	ret

0000000000000080 <_ZN12_GLOBAL__N_15ml_mg24is_more_recent_or_lockedEmm>:
      80:	stp	x29, x30, [sp, #-32]!
      84:	mov	x29, sp
      88:	str	x0, [sp, #24]
      8c:	str	x1, [sp, #16]
      90:	ldr	x0, [sp, #24]
      94:	bl	50 <_ZN12_GLOBAL__N_15ml_mg8get_timeEm>
      98:	mov	x1, x0
      9c:	ldr	x0, [sp, #16]
      a0:	cmp	x0, x1
      a4:	cset	w0, cc  // cc = lo, ul, last
      a8:	and	w0, w0, #0xff
      ac:	ldp	x29, x30, [sp], #32
      b0:	ret

00000000000000b4 <_ZN12_GLOBAL__N_15ml_mg20has_incarnation_leftEm>:
      b4:	sub	sp, sp, #0x10
      b8:	str	x0, [sp, #8]
      bc:	ldr	x0, [sp, #8]
      c0:	and	x0, x0, #0x7
      c4:	cmp	x0, #0x6
      c8:	cset	w0, ls  // ls = plast
      cc:	and	w0, w0, #0xff
      d0:	add	sp, sp, #0x10
      d4:	ret

00000000000000d8 <_ZN12_GLOBAL__N_15ml_mg15inc_incarnationEm>:
      d8:	sub	sp, sp, #0x10
      dc:	str	x0, [sp, #8]
      e0:	ldr	x0, [sp, #8]
      e4:	add	x0, x0, #0x1
      e8:	add	sp, sp, #0x10
      ec:	ret

00000000000000f0 <_ZN12_GLOBAL__N_15ml_mg13orec_iteratorC1EPKvm>:
      f0:	sub	sp, sp, #0x30
      f4:	str	x0, [sp, #24]
      f8:	str	x1, [sp, #16]
      fc:	str	x2, [sp, #8]
     100:	ldr	x0, [sp, #16]
     104:	lsr	x0, x0, #5
     108:	str	w0, [sp, #44]
     10c:	ldr	x1, [sp, #16]
     110:	ldr	x0, [sp, #8]
     114:	add	x0, x1, x0
     118:	add	x0, x0, #0x1f
     11c:	lsr	x0, x0, #5
     120:	str	w0, [sp, #40]
     124:	ldr	w1, [sp, #44]
     128:	mov	w0, #0x3c6f                	// #15471
     12c:	movk	w0, #0x1, lsl #16
     130:	mul	w1, w1, w0
     134:	ldr	x0, [sp, #24]
     138:	str	w1, [x0]
     13c:	ldr	x0, [sp, #24]
     140:	ldr	w0, [x0]
     144:	lsr	w0, w0, #16
     148:	mov	w1, w0
     14c:	ldr	x0, [sp, #24]
     150:	str	x1, [x0, #8]
     154:	ldr	w1, [sp, #40]
     158:	mov	w0, #0x3c6f                	// #15471
     15c:	movk	w0, #0x1, lsl #16
     160:	mul	w0, w1, w0
     164:	lsr	w0, w0, #16
     168:	mov	w1, w0
     16c:	ldr	x0, [sp, #24]
     170:	str	x1, [x0, #16]
     174:	nop
     178:	add	sp, sp, #0x30
     17c:	ret

0000000000000180 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator3getEv>:
     180:	sub	sp, sp, #0x10
     184:	str	x0, [sp, #8]
     188:	ldr	x0, [sp, #8]
     18c:	ldr	x0, [x0, #8]
     190:	add	sp, sp, #0x10
     194:	ret

0000000000000198 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator7advanceEv>:
     198:	sub	sp, sp, #0x10
     19c:	str	x0, [sp, #8]
     1a0:	ldr	x0, [sp, #8]
     1a4:	ldr	w1, [x0]
     1a8:	mov	w0, #0x3c6f                	// #15471
     1ac:	movk	w0, #0x1, lsl #16
     1b0:	add	w1, w1, w0
     1b4:	ldr	x0, [sp, #8]
     1b8:	str	w1, [x0]
     1bc:	ldr	x0, [sp, #8]
     1c0:	ldr	w0, [x0]
     1c4:	lsr	w0, w0, #16
     1c8:	mov	w1, w0
     1cc:	ldr	x0, [sp, #8]
     1d0:	str	x1, [x0, #8]
     1d4:	nop
     1d8:	add	sp, sp, #0x10
     1dc:	ret

00000000000001e0 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator11reached_endEv>:
     1e0:	sub	sp, sp, #0x10
     1e4:	str	x0, [sp, #8]
     1e8:	ldr	x0, [sp, #8]
     1ec:	ldr	x1, [x0, #8]
     1f0:	ldr	x0, [sp, #8]
     1f4:	ldr	x0, [x0, #16]
     1f8:	cmp	x1, x0
     1fc:	cset	w0, eq  // eq = none
     200:	and	w0, w0, #0xff
     204:	add	sp, sp, #0x10
     208:	ret

000000000000020c <_ZN12_GLOBAL__N_15ml_mg4initEv>:
     20c:	stp	x29, x30, [sp, #-64]!
     210:	mov	x29, sp
     214:	str	x0, [sp, #24]
     218:	mov	w1, #0x1                   	// #1
     21c:	mov	x0, #0x80000               	// #524288
     220:	bl	0 <_ZN3GTM7xcallocEmb>
     224:	mov	x1, x0
     228:	ldr	x0, [sp, #24]
     22c:	str	x1, [x0, #256]
     230:	ldr	x0, [sp, #24]
     234:	add	x0, x0, #0x80
     238:	str	x0, [sp, #56]
     23c:	str	xzr, [sp, #48]
     240:	str	wzr, [sp, #44]
     244:	ldr	x0, [sp, #56]
     248:	ldr	x1, [sp, #48]
     24c:	stlr	x1, [x0]
     250:	nop
     254:	nop
     258:	ldp	x29, x30, [sp], #64
     25c:	ret

0000000000000260 <_ZN12_GLOBAL__N_15ml_mg4finiEv>:
     260:	stp	x29, x30, [sp, #-32]!
     264:	mov	x29, sp
     268:	str	x0, [sp, #24]
     26c:	ldr	x0, [sp, #24]
     270:	ldr	x0, [x0, #256]
     274:	bl	0 <free>
     278:	nop
     27c:	ldp	x29, x30, [sp], #32
     280:	ret

0000000000000284 <_ZN12_GLOBAL__N_15ml_mg6reinitEv>:
     284:	stp	x29, x30, [sp, #-64]!
     288:	mov	x29, sp
     28c:	str	x0, [sp, #24]
     290:	ldr	x0, [sp, #24]
     294:	add	x0, x0, #0x80
     298:	str	x0, [sp, #48]
     29c:	str	xzr, [sp, #40]
     2a0:	str	wzr, [sp, #36]
     2a4:	ldr	x0, [sp, #48]
     2a8:	ldr	x1, [sp, #40]
     2ac:	stlr	x1, [x0]
     2b0:	nop
     2b4:	ldr	x0, [sp, #24]
     2b8:	ldr	x0, [x0, #256]
     2bc:	str	x0, [sp, #56]
     2c0:	mov	x2, #0x80000               	// #524288
     2c4:	mov	w1, #0x0                   	// #0
     2c8:	ldr	x0, [sp, #56]
     2cc:	bl	0 <memset>
     2d0:	nop
     2d4:	ldp	x29, x30, [sp], #64
     2d8:	ret

00000000000002dc <_ZN12_GLOBAL__N_15ml_mgC1Ev>:
     2dc:	stp	x29, x30, [sp, #-32]!
     2e0:	mov	x29, sp
     2e4:	str	x0, [sp, #24]
     2e8:	ldr	x0, [sp, #24]
     2ec:	bl	0 <_ZN3GTML7gtm_thrEv>
     2f0:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     2f4:	add	x1, x0, #0x0
     2f8:	ldr	x0, [sp, #24]
     2fc:	str	x1, [x0]
     300:	nop
     304:	ldp	x29, x30, [sp], #32
     308:	ret

000000000000030c <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>:
     30c:	stp	x29, x30, [sp, #-240]!
     310:	mov	x29, sp
     314:	str	x19, [sp, #16]
     318:	str	x0, [sp, #56]
     31c:	str	x1, [sp, #48]
     320:	str	x2, [sp, #40]
     324:	ldr	x0, [sp, #56]
     328:	add	x0, x0, #0x208
     32c:	str	x0, [sp, #208]
     330:	str	wzr, [sp, #204]
     334:	ldr	x0, [sp, #208]
     338:	ldar	x0, [x0]
     33c:	nop
     340:	str	x0, [sp, #232]
     344:	ldr	x0, [sp, #56]
     348:	bl	34 <_ZN12_GLOBAL__N_15ml_mg10set_lockedEPN3GTM10gtm_threadE>
     34c:	str	x0, [sp, #224]
     350:	add	x0, sp, #0x50
     354:	ldr	x2, [sp, #40]
     358:	ldr	x1, [sp, #48]
     35c:	bl	f0 <_ZN12_GLOBAL__N_15ml_mg13orec_iteratorC1EPKvm>
     360:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     364:	add	x0, x0, #0x0
     368:	ldr	x19, [x0, #256]
     36c:	add	x0, sp, #0x50
     370:	bl	180 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator3getEv>
     374:	lsl	x0, x0, #3
     378:	add	x0, x19, x0
     37c:	str	x0, [sp, #192]
     380:	str	wzr, [sp, #188]
     384:	ldr	x0, [sp, #192]
     388:	ldar	x0, [x0]
     38c:	nop
     390:	str	x0, [sp, #72]
     394:	ldr	x0, [sp, #72]
     398:	ldr	x1, [sp, #224]
     39c:	cmp	x1, x0
     3a0:	cset	w0, ne  // ne = any
     3a4:	and	w0, w0, #0xff
     3a8:	cmp	w0, #0x0
     3ac:	cset	w0, ne  // ne = any
     3b0:	and	w0, w0, #0xff
     3b4:	and	x0, x0, #0xff
     3b8:	cmp	x0, #0x0
     3bc:	b.eq	5a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x29c>  // b.none
     3c0:	ldr	x0, [sp, #72]
     3c4:	bl	18 <_ZN12_GLOBAL__N_15ml_mg9is_lockedEm>
     3c8:	and	w0, w0, #0xff
     3cc:	and	x0, x0, #0xff
     3d0:	cmp	x0, #0x0
     3d4:	cset	w0, ne  // ne = any
     3d8:	and	w0, w0, #0xff
     3dc:	cmp	w0, #0x0
     3e0:	b.eq	3f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0xe8>  // b.none
     3e4:	mov	w2, #0x0                   	// #0
     3e8:	mov	w1, #0x2                   	// #2
     3ec:	ldr	x0, [sp, #56]
     3f0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     3f4:	ldr	x0, [sp, #72]
     3f8:	bl	50 <_ZN12_GLOBAL__N_15ml_mg8get_timeEm>
     3fc:	mov	x1, x0
     400:	ldr	x0, [sp, #232]
     404:	cmp	x0, x1
     408:	cset	w0, cc  // cc = lo, ul, last
     40c:	and	w0, w0, #0xff
     410:	and	x0, x0, #0xff
     414:	cmp	x0, #0x0
     418:	cset	w0, ne  // ne = any
     41c:	and	w0, w0, #0xff
     420:	cmp	w0, #0x0
     424:	b.eq	434 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x128>  // b.none
     428:	ldr	x0, [sp, #56]
     42c:	bl	700 <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE>
     430:	str	x0, [sp, #232]
     434:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     438:	add	x0, x0, #0x0
     43c:	ldr	x19, [x0, #256]
     440:	add	x0, sp, #0x50
     444:	bl	180 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator3getEv>
     448:	lsl	x0, x0, #3
     44c:	add	x0, x19, x0
     450:	str	x0, [sp, #176]
     454:	ldr	x0, [sp, #224]
     458:	str	x0, [sp, #168]
     45c:	mov	w0, #0x2                   	// #2
     460:	str	w0, [sp, #164]
     464:	ldr	w0, [sp, #164]
     468:	str	w0, [sp, #160]
     46c:	ldr	w0, [sp, #160]
     470:	cmp	w0, #0x3
     474:	cset	w0, eq  // eq = none
     478:	strb	w0, [sp, #159]
     47c:	ldr	w0, [sp, #160]
     480:	cmp	w0, #0x4
     484:	cset	w0, eq  // eq = none
     488:	strb	w0, [sp, #158]
     48c:	ldrb	w0, [sp, #159]
     490:	cmp	w0, #0x0
     494:	b.eq	4a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x194>  // b.none
     498:	mov	w0, #0x0                   	// #0
     49c:	b	4a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x198>
     4a0:	ldr	w0, [sp, #160]
     4a4:	str	w0, [sp, #152]
     4a8:	ldrb	w0, [sp, #158]
     4ac:	cmp	w0, #0x0
     4b0:	b.eq	4bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x1b0>  // b.none
     4b4:	mov	w0, #0x2                   	// #2
     4b8:	b	4c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x1b4>
     4bc:	ldr	w0, [sp, #152]
     4c0:	str	w0, [sp, #148]
     4c4:	ldr	w0, [sp, #148]
     4c8:	ldr	x1, [sp, #176]
     4cc:	str	x1, [sp, #136]
     4d0:	add	x1, sp, #0x48
     4d4:	str	x1, [sp, #128]
     4d8:	ldr	x1, [sp, #168]
     4dc:	str	x1, [sp, #120]
     4e0:	ldr	w1, [sp, #164]
     4e4:	str	w1, [sp, #116]
     4e8:	str	w0, [sp, #112]
     4ec:	ldr	x0, [sp, #136]
     4f0:	ldr	x1, [sp, #128]
     4f4:	ldr	x1, [x1]
     4f8:	ldr	x3, [sp, #120]
     4fc:	ldaxr	x2, [x0]
     500:	cmp	x2, x1
     504:	b.ne	510 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x204>  // b.any
     508:	stlxr	w4, x3, [x0]
     50c:	cbnz	w4, 4fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x1f0>
     510:	cset	w0, eq  // eq = none
     514:	cmp	w0, #0x0
     518:	b.ne	524 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x218>  // b.any
     51c:	ldr	x1, [sp, #128]
     520:	str	x2, [x1]
     524:	nop
     528:	eor	w0, w0, #0x1
     52c:	and	w0, w0, #0xff
     530:	and	x0, x0, #0xff
     534:	cmp	x0, #0x0
     538:	cset	w0, ne  // ne = any
     53c:	and	w0, w0, #0xff
     540:	cmp	w0, #0x0
     544:	b.eq	558 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x24c>  // b.none
     548:	mov	w2, #0x0                   	// #0
     54c:	mov	w1, #0x2                   	// #2
     550:	ldr	x0, [sp, #56]
     554:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     558:	mov	w0, #0x3                   	// #3
     55c:	str	w0, [sp, #108]
     560:	dmb	ish
     564:	nop
     568:	ldr	x0, [sp, #56]
     56c:	add	x0, x0, #0xd8
     570:	bl	0 <_ZN3GTML7gtm_thrEv>
     574:	str	x0, [sp, #216]
     578:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     57c:	add	x0, x0, #0x0
     580:	ldr	x19, [x0, #256]
     584:	add	x0, sp, #0x50
     588:	bl	180 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator3getEv>
     58c:	lsl	x0, x0, #3
     590:	add	x1, x19, x0
     594:	ldr	x0, [sp, #216]
     598:	str	x1, [x0]
     59c:	ldr	x1, [sp, #72]
     5a0:	ldr	x0, [sp, #216]
     5a4:	str	x1, [x0, #8]
     5a8:	add	x0, sp, #0x50
     5ac:	bl	198 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator7advanceEv>
     5b0:	add	x0, sp, #0x50
     5b4:	bl	1e0 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator11reached_endEv>
     5b8:	and	w0, w0, #0xff
     5bc:	eor	w0, w0, #0x1
     5c0:	and	w0, w0, #0xff
     5c4:	cmp	w0, #0x0
     5c8:	b.eq	5d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x2c4>  // b.none
     5cc:	b	360 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm+0x54>
     5d0:	ldr	x0, [sp, #56]
     5d4:	add	x0, x0, #0xa8
     5d8:	ldr	x2, [sp, #40]
     5dc:	ldr	x1, [sp, #48]
     5e0:	bl	0 <_ZN3GTML7gtm_thrEv>
     5e4:	nop
     5e8:	ldr	x19, [sp, #16]
     5ec:	ldp	x29, x30, [sp], #240
     5f0:	ret

00000000000005f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>:
     5f4:	stp	x29, x30, [sp, #-48]!
     5f8:	mov	x29, sp
     5fc:	str	x0, [sp, #24]
     600:	str	x1, [sp, #16]
     604:	bl	0 <_ZN3GTML7gtm_thrEv>
     608:	str	x0, [sp, #40]
     60c:	ldr	x2, [sp, #16]
     610:	ldr	x1, [sp, #24]
     614:	ldr	x0, [sp, #40]
     618:	bl	30c <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>
     61c:	nop
     620:	ldp	x29, x30, [sp], #48
     624:	ret

0000000000000628 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>:
     628:	stp	x29, x30, [sp, #-96]!
     62c:	mov	x29, sp
     630:	str	x19, [sp, #16]
     634:	str	x0, [sp, #40]
     638:	ldr	x0, [sp, #40]
     63c:	bl	34 <_ZN12_GLOBAL__N_15ml_mg10set_lockedEPN3GTM10gtm_threadE>
     640:	str	x0, [sp, #80]
     644:	ldr	x0, [sp, #40]
     648:	add	x0, x0, #0xc0
     64c:	bl	0 <_ZN3GTML7gtm_thrEv>
     650:	str	x0, [sp, #88]
     654:	ldr	x0, [sp, #40]
     658:	add	x0, x0, #0xc0
     65c:	bl	0 <_ZN3GTML7gtm_thrEv>
     660:	str	x0, [sp, #72]
     664:	ldr	x1, [sp, #88]
     668:	ldr	x0, [sp, #72]
     66c:	cmp	x1, x0
     670:	b.eq	6f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0xc8>  // b.none
     674:	ldr	x0, [sp, #88]
     678:	ldr	x0, [x0]
     67c:	str	x0, [sp, #56]
     680:	str	wzr, [sp, #52]
     684:	ldr	x0, [sp, #56]
     688:	ldar	x0, [x0]
     68c:	nop
     690:	str	x0, [sp, #64]
     694:	ldr	x0, [sp, #64]
     698:	bl	50 <_ZN12_GLOBAL__N_15ml_mg8get_timeEm>
     69c:	mov	x19, x0
     6a0:	ldr	x0, [sp, #88]
     6a4:	ldr	x0, [x0, #8]
     6a8:	bl	50 <_ZN12_GLOBAL__N_15ml_mg8get_timeEm>
     6ac:	cmp	x19, x0
     6b0:	b.eq	6cc <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0xa4>  // b.none
     6b4:	ldr	x1, [sp, #64]
     6b8:	ldr	x0, [sp, #80]
     6bc:	cmp	x1, x0
     6c0:	b.eq	6cc <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0xa4>  // b.none
     6c4:	mov	w0, #0x1                   	// #1
     6c8:	b	6d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0xa8>
     6cc:	mov	w0, #0x0                   	// #0
     6d0:	cmp	w0, #0x0
     6d4:	b.eq	6e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0xb8>  // b.none
     6d8:	mov	w0, #0x0                   	// #0
     6dc:	b	6f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0xcc>
     6e0:	ldr	x0, [sp, #88]
     6e4:	add	x0, x0, #0x10
     6e8:	str	x0, [sp, #88]
     6ec:	b	664 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE+0x3c>
     6f0:	mov	w0, #0x1                   	// #1
     6f4:	ldr	x19, [sp, #16]
     6f8:	ldp	x29, x30, [sp], #96
     6fc:	ret

0000000000000700 <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE>:
     700:	stp	x29, x30, [sp, #-80]!
     704:	mov	x29, sp
     708:	str	x0, [sp, #24]
     70c:	mov	w0, #0x2                   	// #2
     710:	str	w0, [sp, #68]
     714:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     718:	add	x0, x0, #0x0
     71c:	ldar	x0, [x0]
     720:	nop
     724:	str	x0, [sp, #72]
     728:	ldr	x0, [sp, #24]
     72c:	bl	628 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>
     730:	and	w0, w0, #0xff
     734:	eor	w0, w0, #0x1
     738:	and	w0, w0, #0xff
     73c:	cmp	w0, #0x0
     740:	b.eq	754 <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE+0x54>  // b.none
     744:	mov	w2, #0x0                   	// #0
     748:	mov	w1, #0x3                   	// #3
     74c:	ldr	x0, [sp, #24]
     750:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     754:	ldr	x0, [sp, #24]
     758:	add	x0, x0, #0x208
     75c:	str	x0, [sp, #56]
     760:	ldr	x0, [sp, #72]
     764:	str	x0, [sp, #48]
     768:	mov	w0, #0x3                   	// #3
     76c:	str	w0, [sp, #44]
     770:	ldr	x0, [sp, #56]
     774:	ldr	x1, [sp, #48]
     778:	stlr	x1, [x0]
     77c:	nop
     780:	ldr	x0, [sp, #72]
     784:	ldp	x29, x30, [sp], #80
     788:	ret

000000000000078c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>:
     78c:	stp	x29, x30, [sp, #-160]!
     790:	mov	x29, sp
     794:	str	x19, [sp, #16]
     798:	str	x0, [sp, #56]
     79c:	str	x1, [sp, #48]
     7a0:	str	x2, [sp, #40]
     7a4:	ldr	x0, [sp, #56]
     7a8:	add	x0, x0, #0xc0
     7ac:	bl	0 <_ZN3GTML7gtm_thrEv>
     7b0:	str	x0, [sp, #144]
     7b4:	ldr	x0, [sp, #56]
     7b8:	add	x0, x0, #0x208
     7bc:	str	x0, [sp, #112]
     7c0:	str	wzr, [sp, #108]
     7c4:	ldr	x0, [sp, #112]
     7c8:	ldar	x0, [x0]
     7cc:	nop
     7d0:	str	x0, [sp, #152]
     7d4:	ldr	x0, [sp, #56]
     7d8:	bl	34 <_ZN12_GLOBAL__N_15ml_mg10set_lockedEPN3GTM10gtm_threadE>
     7dc:	str	x0, [sp, #136]
     7e0:	add	x0, sp, #0x40
     7e4:	ldr	x2, [sp, #40]
     7e8:	ldr	x1, [sp, #48]
     7ec:	bl	f0 <_ZN12_GLOBAL__N_15ml_mg13orec_iteratorC1EPKvm>
     7f0:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     7f4:	add	x0, x0, #0x0
     7f8:	ldr	x19, [x0, #256]
     7fc:	add	x0, sp, #0x40
     800:	bl	180 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator3getEv>
     804:	lsl	x0, x0, #3
     808:	add	x0, x19, x0
     80c:	str	x0, [sp, #96]
     810:	mov	w0, #0x2                   	// #2
     814:	str	w0, [sp, #92]
     818:	ldr	x0, [sp, #96]
     81c:	ldar	x0, [x0]
     820:	nop
     824:	str	x0, [sp, #128]
     828:	ldr	x1, [sp, #152]
     82c:	ldr	x0, [sp, #128]
     830:	bl	80 <_ZN12_GLOBAL__N_15ml_mg24is_more_recent_or_lockedEmm>
     834:	and	w0, w0, #0xff
     838:	eor	w0, w0, #0x1
     83c:	and	w0, w0, #0xff
     840:	cmp	w0, #0x0
     844:	cset	w0, ne  // ne = any
     848:	and	w0, w0, #0xff
     84c:	and	x0, x0, #0xff
     850:	cmp	x0, #0x0
     854:	cset	w0, ne  // ne = any
     858:	and	w0, w0, #0xff
     85c:	cmp	w0, #0x0
     860:	b.eq	8ac <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x120>  // b.none
     864:	nop
     868:	ldr	x0, [sp, #56]
     86c:	add	x0, x0, #0xc0
     870:	bl	0 <_ZN3GTML7gtm_thrEv>
     874:	str	x0, [sp, #120]
     878:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     87c:	add	x0, x0, #0x0
     880:	ldr	x19, [x0, #256]
     884:	add	x0, sp, #0x40
     888:	bl	180 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator3getEv>
     88c:	lsl	x0, x0, #3
     890:	add	x1, x19, x0
     894:	ldr	x0, [sp, #120]
     898:	str	x1, [x0]
     89c:	ldr	x0, [sp, #120]
     8a0:	ldr	x1, [sp, #128]
     8a4:	str	x1, [x0, #8]
     8a8:	b	8f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x16c>
     8ac:	ldr	x0, [sp, #128]
     8b0:	bl	18 <_ZN12_GLOBAL__N_15ml_mg9is_lockedEm>
     8b4:	and	w0, w0, #0xff
     8b8:	eor	w0, w0, #0x1
     8bc:	and	w0, w0, #0xff
     8c0:	cmp	w0, #0x0
     8c4:	b.eq	8d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x14c>  // b.none
     8c8:	ldr	x0, [sp, #56]
     8cc:	bl	700 <_ZN12_GLOBAL__N_114ml_wt_dispatch6extendEPN3GTM10gtm_threadE>
     8d0:	str	x0, [sp, #152]
     8d4:	b	868 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0xdc>
     8d8:	ldr	x1, [sp, #128]
     8dc:	ldr	x0, [sp, #136]
     8e0:	cmp	x1, x0
     8e4:	b.eq	8f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x16c>  // b.none
     8e8:	mov	w2, #0x0                   	// #0
     8ec:	mov	w1, #0x1                   	// #1
     8f0:	ldr	x0, [sp, #56]
     8f4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     8f8:	add	x0, sp, #0x40
     8fc:	bl	198 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator7advanceEv>
     900:	add	x0, sp, #0x40
     904:	bl	1e0 <_ZN12_GLOBAL__N_15ml_mg13orec_iterator11reached_endEv>
     908:	and	w0, w0, #0xff
     90c:	eor	w0, w0, #0x1
     910:	and	w0, w0, #0xff
     914:	cmp	w0, #0x0
     918:	b.eq	920 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x194>  // b.none
     91c:	b	7f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm+0x64>
     920:	ldr	x0, [sp, #56]
     924:	add	x0, x0, #0xc0
     928:	ldr	x1, [sp, #144]
     92c:	bl	0 <_ZN3GTML7gtm_thrEv>
     930:	ldr	x19, [sp, #16]
     934:	ldp	x29, x30, [sp], #160
     938:	ret

000000000000093c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>:
     93c:	stp	x29, x30, [sp, #-64]!
     940:	mov	x29, sp
     944:	str	x0, [sp, #24]
     948:	str	x1, [sp, #16]
     94c:	ldr	x0, [sp, #24]
     950:	add	x0, x0, #0xc0
     954:	bl	0 <_ZN3GTML7gtm_thrEv>
     958:	str	x0, [sp, #56]
     95c:	ldr	x1, [sp, #16]
     960:	ldr	x0, [sp, #56]
     964:	cmp	x1, x0
     968:	b.eq	9c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE+0x84>  // b.none
     96c:	ldr	x0, [sp, #16]
     970:	ldr	x0, [x0]
     974:	str	x0, [sp, #40]
     978:	str	wzr, [sp, #36]
     97c:	ldr	x0, [sp, #40]
     980:	ldar	x0, [x0]
     984:	nop
     988:	str	x0, [sp, #48]
     98c:	ldr	x0, [sp, #16]
     990:	ldr	x0, [x0, #8]
     994:	ldr	x1, [sp, #48]
     998:	cmp	x1, x0
     99c:	b.eq	9b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE+0x74>  // b.none
     9a0:	mov	w2, #0x0                   	// #0
     9a4:	mov	w1, #0x3                   	// #3
     9a8:	ldr	x0, [sp, #24]
     9ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     9b0:	ldr	x0, [sp, #16]
     9b4:	add	x0, x0, #0x10
     9b8:	str	x0, [sp, #16]
     9bc:	b	95c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE+0x20>
     9c0:	nop
     9c4:	ldp	x29, x30, [sp], #64
     9c8:	ret

00000000000009cc <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     9cc:	stp	x29, x30, [sp, #-96]!
     9d0:	mov	x29, sp
     9d4:	str	x0, [sp, #56]
     9d8:	str	x1, [sp, #48]
     9dc:	str	x2, [sp, #40]
     9e0:	strb	w3, [sp, #39]
     9e4:	str	w4, [sp, #32]
     9e8:	str	w5, [sp, #28]
     9ec:	str	xzr, [sp, #88]
     9f0:	str	xzr, [sp, #80]
     9f4:	ldr	w0, [sp, #28]
     9f8:	cmp	w0, #0x4
     9fc:	b.ne	a1c <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x50>  // b.any
     a00:	bl	0 <_ZN3GTML7gtm_thrEv>
     a04:	str	x0, [sp, #80]
     a08:	ldr	x2, [sp, #40]
     a0c:	ldr	x1, [sp, #48]
     a10:	ldr	x0, [sp, #80]
     a14:	bl	30c <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>
     a18:	b	a50 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x84>
     a1c:	ldr	w0, [sp, #28]
     a20:	cmp	w0, #0x3
     a24:	b.eq	a50 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x84>  // b.none
     a28:	ldr	w0, [sp, #28]
     a2c:	cmp	w0, #0x0
     a30:	b.eq	a50 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x84>  // b.none
     a34:	bl	0 <_ZN3GTML7gtm_thrEv>
     a38:	str	x0, [sp, #80]
     a3c:	ldr	x2, [sp, #40]
     a40:	ldr	x1, [sp, #48]
     a44:	ldr	x0, [sp, #80]
     a48:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
     a4c:	str	x0, [sp, #88]
     a50:	ldr	w0, [sp, #32]
     a54:	cmp	w0, #0x0
     a58:	b.eq	aa4 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd8>  // b.none
     a5c:	ldr	w0, [sp, #32]
     a60:	cmp	w0, #0x7
     a64:	b.eq	aa4 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd8>  // b.none
     a68:	ldr	w0, [sp, #28]
     a6c:	cmp	w0, #0x4
     a70:	b.eq	a94 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xc8>  // b.none
     a74:	ldr	w0, [sp, #28]
     a78:	cmp	w0, #0x3
     a7c:	b.eq	a8c <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xc0>  // b.none
     a80:	ldr	w0, [sp, #28]
     a84:	cmp	w0, #0x0
     a88:	b.ne	a94 <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xc8>  // b.any
     a8c:	bl	0 <_ZN3GTML7gtm_thrEv>
     a90:	str	x0, [sp, #80]
     a94:	ldr	x2, [sp, #40]
     a98:	ldr	x1, [sp, #56]
     a9c:	ldr	x0, [sp, #80]
     aa0:	bl	30c <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPN3GTM10gtm_threadEPKvm>
     aa4:	ldrb	w0, [sp, #39]
     aa8:	eor	w0, w0, #0x1
     aac:	and	w0, w0, #0xff
     ab0:	cmp	w0, #0x0
     ab4:	b.eq	acc <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x100>  // b.none
     ab8:	ldr	x2, [sp, #40]
     abc:	ldr	x1, [sp, #48]
     ac0:	ldr	x0, [sp, #56]
     ac4:	bl	0 <memcpy>
     ac8:	b	adc <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x110>
     acc:	ldr	x2, [sp, #40]
     ad0:	ldr	x1, [sp, #48]
     ad4:	ldr	x0, [sp, #56]
     ad8:	bl	0 <memmove>
     adc:	ldr	w0, [sp, #28]
     ae0:	cmp	w0, #0x4
     ae4:	b.eq	b1c <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x150>  // b.none
     ae8:	ldr	w0, [sp, #28]
     aec:	cmp	w0, #0x3
     af0:	b.eq	b1c <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x150>  // b.none
     af4:	ldr	w0, [sp, #28]
     af8:	cmp	w0, #0x0
     afc:	b.eq	b1c <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x150>  // b.none
     b00:	mov	w0, #0x2                   	// #2
     b04:	str	w0, [sp, #76]
     b08:	dmb	ish
     b0c:	nop
     b10:	ldr	x1, [sp, #88]
     b14:	ldr	x0, [sp, #80]
     b18:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
     b1c:	nop
     b20:	ldp	x29, x30, [sp], #96
     b24:	ret

0000000000000b28 <_ZN12_GLOBAL__N_114ml_wt_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>:
     b28:	stp	x29, x30, [sp, #-48]!
     b2c:	mov	x29, sp
     b30:	str	x0, [sp, #40]
     b34:	str	w1, [sp, #36]
     b38:	str	x2, [sp, #24]
     b3c:	str	w3, [sp, #32]
     b40:	ldr	w0, [sp, #32]
     b44:	cmp	w0, #0x7
     b48:	b.eq	b58 <_ZN12_GLOBAL__N_114ml_wt_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE+0x30>  // b.none
     b4c:	ldr	x1, [sp, #24]
     b50:	ldr	x0, [sp, #40]
     b54:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
     b58:	ldr	x2, [sp, #24]
     b5c:	ldr	w1, [sp, #36]
     b60:	ldr	x0, [sp, #40]
     b64:	bl	0 <memset>
     b68:	nop
     b6c:	ldp	x29, x30, [sp], #48
     b70:	ret

0000000000000b74 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv>:
     b74:	stp	x29, x30, [sp, #-80]!
     b78:	mov	x29, sp
     b7c:	str	x0, [sp, #24]
     b80:	bl	0 <_ZN3GTML7gtm_thrEv>
     b84:	str	x0, [sp, #72]
     b88:	ldr	x0, [sp, #72]
     b8c:	add	x0, x0, #0x150
     b90:	bl	0 <_ZN3GTML7gtm_thrEv>
     b94:	cmp	x0, #0x0
     b98:	cset	w0, ne  // ne = any
     b9c:	and	w0, w0, #0xff
     ba0:	cmp	w0, #0x0
     ba4:	b.eq	bb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x3c>  // b.none
     ba8:	mov	w0, #0xa                   	// #10
     bac:	b	c10 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x9c>
     bb0:	mov	w0, #0x2                   	// #2
     bb4:	str	w0, [sp, #60]
     bb8:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     bbc:	add	x0, x0, #0x0
     bc0:	ldar	x0, [x0]
     bc4:	nop
     bc8:	str	x0, [sp, #64]
     bcc:	ldr	x1, [sp, #64]
     bd0:	mov	x0, #0x7fffffffffffffe     	// #576460752303423486
     bd4:	cmp	x1, x0
     bd8:	b.ls	be4 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x70>  // b.plast
     bdc:	mov	w0, #0x9                   	// #9
     be0:	b	c10 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x9c>
     be4:	ldr	x0, [sp, #72]
     be8:	add	x0, x0, #0x208
     bec:	str	x0, [sp, #48]
     bf0:	ldr	x0, [sp, #64]
     bf4:	str	x0, [sp, #40]
     bf8:	str	wzr, [sp, #36]
     bfc:	ldr	x0, [sp, #48]
     c00:	ldr	x1, [sp, #40]
     c04:	stlr	x1, [x0]
     c08:	nop
     c0c:	mov	w0, #0xa                   	// #10
     c10:	ldp	x29, x30, [sp], #80
     c14:	ret

0000000000000c18 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm>:
     c18:	stp	x29, x30, [sp, #-160]!
     c1c:	mov	x29, sp
     c20:	str	x0, [sp, #24]
     c24:	str	x1, [sp, #16]
     c28:	bl	0 <_ZN3GTML7gtm_thrEv>
     c2c:	str	x0, [sp, #144]
     c30:	ldr	x0, [sp, #144]
     c34:	add	x0, x0, #0xd8
     c38:	bl	0 <_ZN3GTML7gtm_thrEv>
     c3c:	cmp	x0, #0x0
     c40:	cset	w0, eq  // eq = none
     c44:	and	w0, w0, #0xff
     c48:	cmp	w0, #0x0
     c4c:	b.eq	c88 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x70>  // b.none
     c50:	ldr	x0, [sp, #144]
     c54:	add	x0, x0, #0xc0
     c58:	bl	0 <_ZN3GTML7gtm_thrEv>
     c5c:	ldr	x0, [sp, #144]
     c60:	add	x0, x0, #0x208
     c64:	str	x0, [sp, #104]
     c68:	str	wzr, [sp, #100]
     c6c:	ldr	x0, [sp, #104]
     c70:	ldar	x1, [x0]
     c74:	nop
     c78:	ldr	x0, [sp, #16]
     c7c:	str	x1, [x0]
     c80:	mov	w0, #0x1                   	// #1
     c84:	b	dcc <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x1b4>
     c88:	mov	x0, #0x1                   	// #1
     c8c:	str	x0, [sp, #72]
     c90:	mov	w0, #0x4                   	// #4
     c94:	str	w0, [sp, #68]
     c98:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     c9c:	add	x0, x0, #0x0
     ca0:	ldr	x2, [sp, #72]
     ca4:	ldaxr	x1, [x0]
     ca8:	add	x3, x1, x2
     cac:	stlxr	w4, x3, [x0]
     cb0:	cbnz	w4, ca4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x8c>
     cb4:	nop
     cb8:	add	x0, x1, #0x1
     cbc:	str	x0, [sp, #136]
     cc0:	ldr	x0, [sp, #144]
     cc4:	add	x0, x0, #0x208
     cc8:	str	x0, [sp, #88]
     ccc:	str	wzr, [sp, #84]
     cd0:	ldr	x0, [sp, #88]
     cd4:	ldar	x0, [x0]
     cd8:	nop
     cdc:	str	x0, [sp, #128]
     ce0:	ldr	x0, [sp, #136]
     ce4:	sub	x0, x0, #0x1
     ce8:	ldr	x1, [sp, #128]
     cec:	cmp	x1, x0
     cf0:	b.cs	d18 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x100>  // b.hs, b.nlast
     cf4:	ldr	x0, [sp, #144]
     cf8:	bl	628 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>
     cfc:	and	w0, w0, #0xff
     d00:	eor	w0, w0, #0x1
     d04:	and	w0, w0, #0xff
     d08:	cmp	w0, #0x0
     d0c:	b.eq	d18 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x100>  // b.none
     d10:	mov	w0, #0x1                   	// #1
     d14:	b	d1c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x104>
     d18:	mov	w0, #0x0                   	// #0
     d1c:	cmp	w0, #0x0
     d20:	b.eq	d2c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x114>  // b.none
     d24:	mov	w0, #0x0                   	// #0
     d28:	b	dcc <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x1b4>
     d2c:	ldr	x0, [sp, #136]
     d30:	bl	68 <_ZN12_GLOBAL__N_15ml_mg8set_timeEm>
     d34:	str	x0, [sp, #120]
     d38:	ldr	x0, [sp, #144]
     d3c:	add	x0, x0, #0xd8
     d40:	bl	0 <_ZN3GTML7gtm_thrEv>
     d44:	str	x0, [sp, #152]
     d48:	ldr	x0, [sp, #144]
     d4c:	add	x0, x0, #0xd8
     d50:	bl	0 <_ZN3GTML7gtm_thrEv>
     d54:	str	x0, [sp, #112]
     d58:	ldr	x1, [sp, #152]
     d5c:	ldr	x0, [sp, #112]
     d60:	cmp	x1, x0
     d64:	b.eq	da4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x18c>  // b.none
     d68:	ldr	x0, [sp, #152]
     d6c:	ldr	x0, [x0]
     d70:	str	x0, [sp, #56]
     d74:	ldr	x0, [sp, #120]
     d78:	str	x0, [sp, #48]
     d7c:	mov	w0, #0x3                   	// #3
     d80:	str	w0, [sp, #44]
     d84:	ldr	x0, [sp, #56]
     d88:	ldr	x1, [sp, #48]
     d8c:	stlr	x1, [x0]
     d90:	nop
     d94:	ldr	x0, [sp, #152]
     d98:	add	x0, x0, #0x10
     d9c:	str	x0, [sp, #152]
     da0:	b	d58 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x140>
     da4:	ldr	x0, [sp, #144]
     da8:	add	x0, x0, #0xd8
     dac:	bl	0 <_ZN3GTML7gtm_thrEv>
     db0:	ldr	x0, [sp, #144]
     db4:	add	x0, x0, #0xc0
     db8:	bl	0 <_ZN3GTML7gtm_thrEv>
     dbc:	ldr	x0, [sp, #16]
     dc0:	ldr	x1, [sp, #136]
     dc4:	str	x1, [x0]
     dc8:	mov	w0, #0x1                   	// #1
     dcc:	ldp	x29, x30, [sp], #160
     dd0:	ret

0000000000000dd4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     dd4:	stp	x29, x30, [sp, #-144]!
     dd8:	mov	x29, sp
     ddc:	str	x19, [sp, #16]
     de0:	str	x0, [sp, #40]
     de4:	str	x1, [sp, #32]
     de8:	ldr	x0, [sp, #32]
     dec:	cmp	x0, #0x0
     df0:	b.ne	f30 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x15c>  // b.any
     df4:	bl	0 <_ZN3GTML7gtm_thrEv>
     df8:	str	x0, [sp, #120]
     dfc:	str	xzr, [sp, #136]
     e00:	ldr	x0, [sp, #120]
     e04:	add	x0, x0, #0xd8
     e08:	bl	0 <_ZN3GTML7gtm_thrEv>
     e0c:	str	x0, [sp, #128]
     e10:	ldr	x0, [sp, #120]
     e14:	add	x0, x0, #0xd8
     e18:	bl	0 <_ZN3GTML7gtm_thrEv>
     e1c:	str	x0, [sp, #112]
     e20:	ldr	x1, [sp, #128]
     e24:	ldr	x0, [sp, #112]
     e28:	cmp	x1, x0
     e2c:	b.eq	f04 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x130>  // b.none
     e30:	ldr	x0, [sp, #128]
     e34:	ldr	x0, [x0, #8]
     e38:	bl	b4 <_ZN12_GLOBAL__N_15ml_mg20has_incarnation_leftEm>
     e3c:	and	w0, w0, #0xff
     e40:	cmp	w0, #0x0
     e44:	b.eq	e80 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0xac>  // b.none
     e48:	ldr	x0, [sp, #128]
     e4c:	ldr	x0, [x0]
     e50:	mov	x19, x0
     e54:	ldr	x0, [sp, #128]
     e58:	ldr	x0, [x0, #8]
     e5c:	bl	d8 <_ZN12_GLOBAL__N_15ml_mg15inc_incarnationEm>
     e60:	str	x19, [sp, #104]
     e64:	str	x0, [sp, #96]
     e68:	mov	w0, #0x3                   	// #3
     e6c:	str	w0, [sp, #92]
     e70:	ldr	x0, [sp, #104]
     e74:	ldr	x1, [sp, #96]
     e78:	stlr	x1, [x0]
     e7c:	b	ef4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x120>
     e80:	ldr	x0, [sp, #136]
     e84:	cmp	x0, #0x0
     e88:	b.ne	ec8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0xf4>  // b.any
     e8c:	mov	x0, #0x1                   	// #1
     e90:	str	x0, [sp, #80]
     e94:	mov	w0, #0x3                   	// #3
     e98:	str	w0, [sp, #76]
     e9c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     ea0:	add	x0, x0, #0x0
     ea4:	ldr	x2, [sp, #80]
     ea8:	ldaxr	x1, [x0]
     eac:	add	x3, x1, x2
     eb0:	stlxr	w4, x3, [x0]
     eb4:	cbnz	w4, ea8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0xd4>
     eb8:	nop
     ebc:	add	x0, x1, #0x1
     ec0:	bl	68 <_ZN12_GLOBAL__N_15ml_mg8set_timeEm>
     ec4:	str	x0, [sp, #136]
     ec8:	ldr	x0, [sp, #128]
     ecc:	ldr	x0, [x0]
     ed0:	str	x0, [sp, #64]
     ed4:	ldr	x0, [sp, #136]
     ed8:	str	x0, [sp, #56]
     edc:	mov	w0, #0x3                   	// #3
     ee0:	str	w0, [sp, #52]
     ee4:	ldr	x0, [sp, #64]
     ee8:	ldr	x1, [sp, #56]
     eec:	stlr	x1, [x0]
     ef0:	nop
     ef4:	ldr	x0, [sp, #128]
     ef8:	add	x0, x0, #0x10
     efc:	str	x0, [sp, #128]
     f00:	b	e20 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x4c>
     f04:	mov	w0, #0x3                   	// #3
     f08:	str	w0, [sp, #48]
     f0c:	dmb	ish
     f10:	nop
     f14:	ldr	x0, [sp, #120]
     f18:	add	x0, x0, #0xd8
     f1c:	bl	0 <_ZN3GTML7gtm_thrEv>
     f20:	ldr	x0, [sp, #120]
     f24:	add	x0, x0, #0xc0
     f28:	bl	0 <_ZN3GTML7gtm_thrEv>
     f2c:	b	f34 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x160>
     f30:	nop
     f34:	ldr	x19, [sp, #16]
     f38:	ldp	x29, x30, [sp], #144
     f3c:	ret

0000000000000f40 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv>:
     f40:	stp	x29, x30, [sp, #-96]!
     f44:	mov	x29, sp
     f48:	str	x0, [sp, #24]
     f4c:	bl	0 <_ZN3GTML7gtm_thrEv>
     f50:	str	x0, [sp, #88]
     f54:	mov	w0, #0x2                   	// #2
     f58:	str	w0, [sp, #64]
     f5c:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
     f60:	add	x0, x0, #0x0
     f64:	ldar	x0, [x0]
     f68:	nop
     f6c:	str	x0, [sp, #80]
     f70:	ldr	x0, [sp, #88]
     f74:	add	x0, x0, #0x208
     f78:	str	x0, [sp, #72]
     f7c:	str	wzr, [sp, #68]
     f80:	ldr	x0, [sp, #72]
     f84:	ldar	x0, [x0]
     f88:	nop
     f8c:	ldr	x1, [sp, #80]
     f90:	cmp	x1, x0
     f94:	cset	w0, eq  // eq = none
     f98:	and	w0, w0, #0xff
     f9c:	cmp	w0, #0x0
     fa0:	b.eq	fac <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x6c>  // b.none
     fa4:	mov	w0, #0x1                   	// #1
     fa8:	b	1000 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0xc0>
     fac:	ldr	x0, [sp, #88]
     fb0:	bl	628 <_ZN12_GLOBAL__N_114ml_wt_dispatch8validateEPN3GTM10gtm_threadE>
     fb4:	and	w0, w0, #0xff
     fb8:	eor	w0, w0, #0x1
     fbc:	and	w0, w0, #0xff
     fc0:	cmp	w0, #0x0
     fc4:	b.eq	fd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x90>  // b.none
     fc8:	mov	w0, #0x0                   	// #0
     fcc:	b	1000 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0xc0>
     fd0:	ldr	x0, [sp, #88]
     fd4:	add	x0, x0, #0x208
     fd8:	str	x0, [sp, #56]
     fdc:	ldr	x0, [sp, #80]
     fe0:	str	x0, [sp, #48]
     fe4:	mov	w0, #0x3                   	// #3
     fe8:	str	w0, [sp, #44]
     fec:	ldr	x0, [sp, #56]
     ff0:	ldr	x1, [sp, #48]
     ff4:	stlr	x1, [x0]
     ff8:	nop
     ffc:	mov	w0, #0x1                   	// #1
    1000:	ldp	x29, x30, [sp], #96
    1004:	ret

0000000000001008 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>:
    1008:	sub	sp, sp, #0x10
    100c:	str	x0, [sp, #8]
    1010:	str	w1, [sp, #4]
    1014:	mov	w0, #0x1                   	// #1
    1018:	add	sp, sp, #0x10
    101c:	ret

0000000000001020 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh>:
    1020:	stp	x29, x30, [sp, #-32]!
    1024:	mov	x29, sp
    1028:	str	x0, [sp, #24]
    102c:	str	x1, [sp, #16]
    1030:	mov	w1, #0x1                   	// #1
    1034:	ldr	x0, [sp, #16]
    1038:	bl	1e10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    103c:	and	w0, w0, #0xff
    1040:	ldp	x29, x30, [sp], #32
    1044:	ret

0000000000001048 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh>:
    1048:	stp	x29, x30, [sp, #-32]!
    104c:	mov	x29, sp
    1050:	str	x0, [sp, #24]
    1054:	str	x1, [sp, #16]
    1058:	mov	w1, #0x2                   	// #2
    105c:	ldr	x0, [sp, #16]
    1060:	bl	1e10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1064:	and	w0, w0, #0xff
    1068:	ldp	x29, x30, [sp], #32
    106c:	ret

0000000000001070 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU1EPKh>:
    1070:	stp	x29, x30, [sp, #-32]!
    1074:	mov	x29, sp
    1078:	str	x0, [sp, #24]
    107c:	str	x1, [sp, #16]
    1080:	mov	w1, #0x3                   	// #3
    1084:	ldr	x0, [sp, #16]
    1088:	bl	1e10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    108c:	and	w0, w0, #0xff
    1090:	ldp	x29, x30, [sp], #32
    1094:	ret

0000000000001098 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh>:
    1098:	stp	x29, x30, [sp, #-32]!
    109c:	mov	x29, sp
    10a0:	str	x0, [sp, #24]
    10a4:	str	x1, [sp, #16]
    10a8:	mov	w1, #0x4                   	// #4
    10ac:	ldr	x0, [sp, #16]
    10b0:	bl	1e10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    10b4:	and	w0, w0, #0xff
    10b8:	ldp	x29, x30, [sp], #32
    10bc:	ret

00000000000010c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh>:
    10c0:	stp	x29, x30, [sp, #-48]!
    10c4:	mov	x29, sp
    10c8:	str	x0, [sp, #40]
    10cc:	str	x1, [sp, #32]
    10d0:	strb	w2, [sp, #31]
    10d4:	mov	w2, #0x5                   	// #5
    10d8:	ldrb	w1, [sp, #31]
    10dc:	ldr	x0, [sp, #32]
    10e0:	bl	1ecc <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    10e4:	nop
    10e8:	ldp	x29, x30, [sp], #48
    10ec:	ret

00000000000010f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh>:
    10f0:	stp	x29, x30, [sp, #-48]!
    10f4:	mov	x29, sp
    10f8:	str	x0, [sp, #40]
    10fc:	str	x1, [sp, #32]
    1100:	strb	w2, [sp, #31]
    1104:	mov	w2, #0x6                   	// #6
    1108:	ldrb	w1, [sp, #31]
    110c:	ldr	x0, [sp, #32]
    1110:	bl	1ecc <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1114:	nop
    1118:	ldp	x29, x30, [sp], #48
    111c:	ret

0000000000001120 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU1EPhh>:
    1120:	stp	x29, x30, [sp, #-48]!
    1124:	mov	x29, sp
    1128:	str	x0, [sp, #40]
    112c:	str	x1, [sp, #32]
    1130:	strb	w2, [sp, #31]
    1134:	mov	w2, #0x7                   	// #7
    1138:	ldrb	w1, [sp, #31]
    113c:	ldr	x0, [sp, #32]
    1140:	bl	1ecc <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1144:	nop
    1148:	ldp	x29, x30, [sp], #48
    114c:	ret

0000000000001150 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt>:
    1150:	stp	x29, x30, [sp, #-32]!
    1154:	mov	x29, sp
    1158:	str	x0, [sp, #24]
    115c:	str	x1, [sp, #16]
    1160:	mov	w1, #0x1                   	// #1
    1164:	ldr	x0, [sp, #16]
    1168:	bl	1f2c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    116c:	and	w0, w0, #0xffff
    1170:	ldp	x29, x30, [sp], #32
    1174:	ret

0000000000001178 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt>:
    1178:	stp	x29, x30, [sp, #-32]!
    117c:	mov	x29, sp
    1180:	str	x0, [sp, #24]
    1184:	str	x1, [sp, #16]
    1188:	mov	w1, #0x2                   	// #2
    118c:	ldr	x0, [sp, #16]
    1190:	bl	1f2c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1194:	and	w0, w0, #0xffff
    1198:	ldp	x29, x30, [sp], #32
    119c:	ret

00000000000011a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU2EPKt>:
    11a0:	stp	x29, x30, [sp, #-32]!
    11a4:	mov	x29, sp
    11a8:	str	x0, [sp, #24]
    11ac:	str	x1, [sp, #16]
    11b0:	mov	w1, #0x3                   	// #3
    11b4:	ldr	x0, [sp, #16]
    11b8:	bl	1f2c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    11bc:	and	w0, w0, #0xffff
    11c0:	ldp	x29, x30, [sp], #32
    11c4:	ret

00000000000011c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt>:
    11c8:	stp	x29, x30, [sp, #-32]!
    11cc:	mov	x29, sp
    11d0:	str	x0, [sp, #24]
    11d4:	str	x1, [sp, #16]
    11d8:	mov	w1, #0x4                   	// #4
    11dc:	ldr	x0, [sp, #16]
    11e0:	bl	1f2c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    11e4:	and	w0, w0, #0xffff
    11e8:	ldp	x29, x30, [sp], #32
    11ec:	ret

00000000000011f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt>:
    11f0:	stp	x29, x30, [sp, #-48]!
    11f4:	mov	x29, sp
    11f8:	str	x0, [sp, #40]
    11fc:	str	x1, [sp, #32]
    1200:	strh	w2, [sp, #30]
    1204:	mov	w2, #0x5                   	// #5
    1208:	ldrh	w1, [sp, #30]
    120c:	ldr	x0, [sp, #32]
    1210:	bl	1fe8 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1214:	nop
    1218:	ldp	x29, x30, [sp], #48
    121c:	ret

0000000000001220 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt>:
    1220:	stp	x29, x30, [sp, #-48]!
    1224:	mov	x29, sp
    1228:	str	x0, [sp, #40]
    122c:	str	x1, [sp, #32]
    1230:	strh	w2, [sp, #30]
    1234:	mov	w2, #0x6                   	// #6
    1238:	ldrh	w1, [sp, #30]
    123c:	ldr	x0, [sp, #32]
    1240:	bl	1fe8 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1244:	nop
    1248:	ldp	x29, x30, [sp], #48
    124c:	ret

0000000000001250 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU2EPtt>:
    1250:	stp	x29, x30, [sp, #-48]!
    1254:	mov	x29, sp
    1258:	str	x0, [sp, #40]
    125c:	str	x1, [sp, #32]
    1260:	strh	w2, [sp, #30]
    1264:	mov	w2, #0x7                   	// #7
    1268:	ldrh	w1, [sp, #30]
    126c:	ldr	x0, [sp, #32]
    1270:	bl	1fe8 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1274:	nop
    1278:	ldp	x29, x30, [sp], #48
    127c:	ret

0000000000001280 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj>:
    1280:	stp	x29, x30, [sp, #-32]!
    1284:	mov	x29, sp
    1288:	str	x0, [sp, #24]
    128c:	str	x1, [sp, #16]
    1290:	mov	w1, #0x1                   	// #1
    1294:	ldr	x0, [sp, #16]
    1298:	bl	2048 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    129c:	ldp	x29, x30, [sp], #32
    12a0:	ret

00000000000012a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj>:
    12a4:	stp	x29, x30, [sp, #-32]!
    12a8:	mov	x29, sp
    12ac:	str	x0, [sp, #24]
    12b0:	str	x1, [sp, #16]
    12b4:	mov	w1, #0x2                   	// #2
    12b8:	ldr	x0, [sp, #16]
    12bc:	bl	2048 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    12c0:	ldp	x29, x30, [sp], #32
    12c4:	ret

00000000000012c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU4EPKj>:
    12c8:	stp	x29, x30, [sp, #-32]!
    12cc:	mov	x29, sp
    12d0:	str	x0, [sp, #24]
    12d4:	str	x1, [sp, #16]
    12d8:	mov	w1, #0x3                   	// #3
    12dc:	ldr	x0, [sp, #16]
    12e0:	bl	2048 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    12e4:	ldp	x29, x30, [sp], #32
    12e8:	ret

00000000000012ec <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj>:
    12ec:	stp	x29, x30, [sp, #-32]!
    12f0:	mov	x29, sp
    12f4:	str	x0, [sp, #24]
    12f8:	str	x1, [sp, #16]
    12fc:	mov	w1, #0x4                   	// #4
    1300:	ldr	x0, [sp, #16]
    1304:	bl	2048 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1308:	ldp	x29, x30, [sp], #32
    130c:	ret

0000000000001310 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj>:
    1310:	stp	x29, x30, [sp, #-48]!
    1314:	mov	x29, sp
    1318:	str	x0, [sp, #40]
    131c:	str	x1, [sp, #32]
    1320:	str	w2, [sp, #28]
    1324:	mov	w2, #0x5                   	// #5
    1328:	ldr	w1, [sp, #28]
    132c:	ldr	x0, [sp, #32]
    1330:	bl	2104 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1334:	nop
    1338:	ldp	x29, x30, [sp], #48
    133c:	ret

0000000000001340 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj>:
    1340:	stp	x29, x30, [sp, #-48]!
    1344:	mov	x29, sp
    1348:	str	x0, [sp, #40]
    134c:	str	x1, [sp, #32]
    1350:	str	w2, [sp, #28]
    1354:	mov	w2, #0x6                   	// #6
    1358:	ldr	w1, [sp, #28]
    135c:	ldr	x0, [sp, #32]
    1360:	bl	2104 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1364:	nop
    1368:	ldp	x29, x30, [sp], #48
    136c:	ret

0000000000001370 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU4EPjj>:
    1370:	stp	x29, x30, [sp, #-48]!
    1374:	mov	x29, sp
    1378:	str	x0, [sp, #40]
    137c:	str	x1, [sp, #32]
    1380:	str	w2, [sp, #28]
    1384:	mov	w2, #0x7                   	// #7
    1388:	ldr	w1, [sp, #28]
    138c:	ldr	x0, [sp, #32]
    1390:	bl	2104 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1394:	nop
    1398:	ldp	x29, x30, [sp], #48
    139c:	ret

00000000000013a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm>:
    13a0:	stp	x29, x30, [sp, #-32]!
    13a4:	mov	x29, sp
    13a8:	str	x0, [sp, #24]
    13ac:	str	x1, [sp, #16]
    13b0:	mov	w1, #0x1                   	// #1
    13b4:	ldr	x0, [sp, #16]
    13b8:	bl	2164 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    13bc:	ldp	x29, x30, [sp], #32
    13c0:	ret

00000000000013c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm>:
    13c4:	stp	x29, x30, [sp, #-32]!
    13c8:	mov	x29, sp
    13cc:	str	x0, [sp, #24]
    13d0:	str	x1, [sp, #16]
    13d4:	mov	w1, #0x2                   	// #2
    13d8:	ldr	x0, [sp, #16]
    13dc:	bl	2164 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    13e0:	ldp	x29, x30, [sp], #32
    13e4:	ret

00000000000013e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU8EPKm>:
    13e8:	stp	x29, x30, [sp, #-32]!
    13ec:	mov	x29, sp
    13f0:	str	x0, [sp, #24]
    13f4:	str	x1, [sp, #16]
    13f8:	mov	w1, #0x3                   	// #3
    13fc:	ldr	x0, [sp, #16]
    1400:	bl	2164 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1404:	ldp	x29, x30, [sp], #32
    1408:	ret

000000000000140c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm>:
    140c:	stp	x29, x30, [sp, #-32]!
    1410:	mov	x29, sp
    1414:	str	x0, [sp, #24]
    1418:	str	x1, [sp, #16]
    141c:	mov	w1, #0x4                   	// #4
    1420:	ldr	x0, [sp, #16]
    1424:	bl	2164 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1428:	ldp	x29, x30, [sp], #32
    142c:	ret

0000000000001430 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm>:
    1430:	stp	x29, x30, [sp, #-48]!
    1434:	mov	x29, sp
    1438:	str	x0, [sp, #40]
    143c:	str	x1, [sp, #32]
    1440:	str	x2, [sp, #24]
    1444:	mov	w2, #0x5                   	// #5
    1448:	ldr	x1, [sp, #24]
    144c:	ldr	x0, [sp, #32]
    1450:	bl	2220 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1454:	nop
    1458:	ldp	x29, x30, [sp], #48
    145c:	ret

0000000000001460 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm>:
    1460:	stp	x29, x30, [sp, #-48]!
    1464:	mov	x29, sp
    1468:	str	x0, [sp, #40]
    146c:	str	x1, [sp, #32]
    1470:	str	x2, [sp, #24]
    1474:	mov	w2, #0x6                   	// #6
    1478:	ldr	x1, [sp, #24]
    147c:	ldr	x0, [sp, #32]
    1480:	bl	2220 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1484:	nop
    1488:	ldp	x29, x30, [sp], #48
    148c:	ret

0000000000001490 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU8EPmm>:
    1490:	stp	x29, x30, [sp, #-48]!
    1494:	mov	x29, sp
    1498:	str	x0, [sp, #40]
    149c:	str	x1, [sp, #32]
    14a0:	str	x2, [sp, #24]
    14a4:	mov	w2, #0x7                   	// #7
    14a8:	ldr	x1, [sp, #24]
    14ac:	ldr	x0, [sp, #32]
    14b0:	bl	2220 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    14b4:	nop
    14b8:	ldp	x29, x30, [sp], #48
    14bc:	ret

00000000000014c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf>:
    14c0:	stp	x29, x30, [sp, #-32]!
    14c4:	mov	x29, sp
    14c8:	str	x0, [sp, #24]
    14cc:	str	x1, [sp, #16]
    14d0:	mov	w1, #0x1                   	// #1
    14d4:	ldr	x0, [sp, #16]
    14d8:	bl	2280 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    14dc:	ldp	x29, x30, [sp], #32
    14e0:	ret

00000000000014e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf>:
    14e4:	stp	x29, x30, [sp, #-32]!
    14e8:	mov	x29, sp
    14ec:	str	x0, [sp, #24]
    14f0:	str	x1, [sp, #16]
    14f4:	mov	w1, #0x2                   	// #2
    14f8:	ldr	x0, [sp, #16]
    14fc:	bl	2280 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1500:	ldp	x29, x30, [sp], #32
    1504:	ret

0000000000001508 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWFEPKf>:
    1508:	stp	x29, x30, [sp, #-32]!
    150c:	mov	x29, sp
    1510:	str	x0, [sp, #24]
    1514:	str	x1, [sp, #16]
    1518:	mov	w1, #0x3                   	// #3
    151c:	ldr	x0, [sp, #16]
    1520:	bl	2280 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1524:	ldp	x29, x30, [sp], #32
    1528:	ret

000000000000152c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf>:
    152c:	stp	x29, x30, [sp, #-32]!
    1530:	mov	x29, sp
    1534:	str	x0, [sp, #24]
    1538:	str	x1, [sp, #16]
    153c:	mov	w1, #0x4                   	// #4
    1540:	ldr	x0, [sp, #16]
    1544:	bl	2280 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1548:	ldp	x29, x30, [sp], #32
    154c:	ret

0000000000001550 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff>:
    1550:	stp	x29, x30, [sp, #-48]!
    1554:	mov	x29, sp
    1558:	str	x0, [sp, #40]
    155c:	str	x1, [sp, #32]
    1560:	str	s0, [sp, #28]
    1564:	mov	w1, #0x5                   	// #5
    1568:	ldr	s0, [sp, #28]
    156c:	ldr	x0, [sp, #32]
    1570:	bl	233c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1574:	nop
    1578:	ldp	x29, x30, [sp], #48
    157c:	ret

0000000000001580 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff>:
    1580:	stp	x29, x30, [sp, #-48]!
    1584:	mov	x29, sp
    1588:	str	x0, [sp, #40]
    158c:	str	x1, [sp, #32]
    1590:	str	s0, [sp, #28]
    1594:	mov	w1, #0x6                   	// #6
    1598:	ldr	s0, [sp, #28]
    159c:	ldr	x0, [sp, #32]
    15a0:	bl	233c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    15a4:	nop
    15a8:	ldp	x29, x30, [sp], #48
    15ac:	ret

00000000000015b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWFEPff>:
    15b0:	stp	x29, x30, [sp, #-48]!
    15b4:	mov	x29, sp
    15b8:	str	x0, [sp, #40]
    15bc:	str	x1, [sp, #32]
    15c0:	str	s0, [sp, #28]
    15c4:	mov	w1, #0x7                   	// #7
    15c8:	ldr	s0, [sp, #28]
    15cc:	ldr	x0, [sp, #32]
    15d0:	bl	233c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    15d4:	nop
    15d8:	ldp	x29, x30, [sp], #48
    15dc:	ret

00000000000015e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd>:
    15e0:	stp	x29, x30, [sp, #-32]!
    15e4:	mov	x29, sp
    15e8:	str	x0, [sp, #24]
    15ec:	str	x1, [sp, #16]
    15f0:	mov	w1, #0x1                   	// #1
    15f4:	ldr	x0, [sp, #16]
    15f8:	bl	239c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    15fc:	ldp	x29, x30, [sp], #32
    1600:	ret

0000000000001604 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd>:
    1604:	stp	x29, x30, [sp, #-32]!
    1608:	mov	x29, sp
    160c:	str	x0, [sp, #24]
    1610:	str	x1, [sp, #16]
    1614:	mov	w1, #0x2                   	// #2
    1618:	ldr	x0, [sp, #16]
    161c:	bl	239c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1620:	ldp	x29, x30, [sp], #32
    1624:	ret

0000000000001628 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWDEPKd>:
    1628:	stp	x29, x30, [sp, #-32]!
    162c:	mov	x29, sp
    1630:	str	x0, [sp, #24]
    1634:	str	x1, [sp, #16]
    1638:	mov	w1, #0x3                   	// #3
    163c:	ldr	x0, [sp, #16]
    1640:	bl	239c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1644:	ldp	x29, x30, [sp], #32
    1648:	ret

000000000000164c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd>:
    164c:	stp	x29, x30, [sp, #-32]!
    1650:	mov	x29, sp
    1654:	str	x0, [sp, #24]
    1658:	str	x1, [sp, #16]
    165c:	mov	w1, #0x4                   	// #4
    1660:	ldr	x0, [sp, #16]
    1664:	bl	239c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1668:	ldp	x29, x30, [sp], #32
    166c:	ret

0000000000001670 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd>:
    1670:	stp	x29, x30, [sp, #-48]!
    1674:	mov	x29, sp
    1678:	str	x0, [sp, #40]
    167c:	str	x1, [sp, #32]
    1680:	str	d0, [sp, #24]
    1684:	mov	w1, #0x5                   	// #5
    1688:	ldr	d0, [sp, #24]
    168c:	ldr	x0, [sp, #32]
    1690:	bl	2458 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1694:	nop
    1698:	ldp	x29, x30, [sp], #48
    169c:	ret

00000000000016a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd>:
    16a0:	stp	x29, x30, [sp, #-48]!
    16a4:	mov	x29, sp
    16a8:	str	x0, [sp, #40]
    16ac:	str	x1, [sp, #32]
    16b0:	str	d0, [sp, #24]
    16b4:	mov	w1, #0x6                   	// #6
    16b8:	ldr	d0, [sp, #24]
    16bc:	ldr	x0, [sp, #32]
    16c0:	bl	2458 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    16c4:	nop
    16c8:	ldp	x29, x30, [sp], #48
    16cc:	ret

00000000000016d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWDEPdd>:
    16d0:	stp	x29, x30, [sp, #-48]!
    16d4:	mov	x29, sp
    16d8:	str	x0, [sp, #40]
    16dc:	str	x1, [sp, #32]
    16e0:	str	d0, [sp, #24]
    16e4:	mov	w1, #0x7                   	// #7
    16e8:	ldr	d0, [sp, #24]
    16ec:	ldr	x0, [sp, #32]
    16f0:	bl	2458 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    16f4:	nop
    16f8:	ldp	x29, x30, [sp], #48
    16fc:	ret

0000000000001700 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe>:
    1700:	stp	x29, x30, [sp, #-32]!
    1704:	mov	x29, sp
    1708:	str	x0, [sp, #24]
    170c:	str	x1, [sp, #16]
    1710:	mov	w1, #0x1                   	// #1
    1714:	ldr	x0, [sp, #16]
    1718:	bl	24b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    171c:	ldp	x29, x30, [sp], #32
    1720:	ret

0000000000001724 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe>:
    1724:	stp	x29, x30, [sp, #-32]!
    1728:	mov	x29, sp
    172c:	str	x0, [sp, #24]
    1730:	str	x1, [sp, #16]
    1734:	mov	w1, #0x2                   	// #2
    1738:	ldr	x0, [sp, #16]
    173c:	bl	24b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1740:	ldp	x29, x30, [sp], #32
    1744:	ret

0000000000001748 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWEEPKe>:
    1748:	stp	x29, x30, [sp, #-32]!
    174c:	mov	x29, sp
    1750:	str	x0, [sp, #24]
    1754:	str	x1, [sp, #16]
    1758:	mov	w1, #0x3                   	// #3
    175c:	ldr	x0, [sp, #16]
    1760:	bl	24b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1764:	ldp	x29, x30, [sp], #32
    1768:	ret

000000000000176c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe>:
    176c:	stp	x29, x30, [sp, #-32]!
    1770:	mov	x29, sp
    1774:	str	x0, [sp, #24]
    1778:	str	x1, [sp, #16]
    177c:	mov	w1, #0x4                   	// #4
    1780:	ldr	x0, [sp, #16]
    1784:	bl	24b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>
    1788:	ldp	x29, x30, [sp], #32
    178c:	ret

0000000000001790 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee>:
    1790:	stp	x29, x30, [sp, #-48]!
    1794:	mov	x29, sp
    1798:	str	x0, [sp, #40]
    179c:	str	x1, [sp, #32]
    17a0:	str	q0, [sp, #16]
    17a4:	mov	w1, #0x5                   	// #5
    17a8:	ldr	q0, [sp, #16]
    17ac:	ldr	x0, [sp, #32]
    17b0:	bl	2574 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    17b4:	nop
    17b8:	ldp	x29, x30, [sp], #48
    17bc:	ret

00000000000017c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee>:
    17c0:	stp	x29, x30, [sp, #-48]!
    17c4:	mov	x29, sp
    17c8:	str	x0, [sp, #40]
    17cc:	str	x1, [sp, #32]
    17d0:	str	q0, [sp, #16]
    17d4:	mov	w1, #0x6                   	// #6
    17d8:	ldr	q0, [sp, #16]
    17dc:	ldr	x0, [sp, #32]
    17e0:	bl	2574 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    17e4:	nop
    17e8:	ldp	x29, x30, [sp], #48
    17ec:	ret

00000000000017f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWEEPee>:
    17f0:	stp	x29, x30, [sp, #-48]!
    17f4:	mov	x29, sp
    17f8:	str	x0, [sp, #40]
    17fc:	str	x1, [sp, #32]
    1800:	str	q0, [sp, #16]
    1804:	mov	w1, #0x7                   	// #7
    1808:	ldr	q0, [sp, #16]
    180c:	ldr	x0, [sp, #32]
    1810:	bl	2574 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>
    1814:	nop
    1818:	ldp	x29, x30, [sp], #48
    181c:	ret

0000000000001820 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf>:
    1820:	stp	x29, x30, [sp, #-32]!
    1824:	mov	x29, sp
    1828:	str	x0, [sp, #24]
    182c:	str	x1, [sp, #16]
    1830:	mov	w1, #0x1                   	// #1
    1834:	ldr	x0, [sp, #16]
    1838:	bl	25d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    183c:	fmov	s2, s0
    1840:	fmov	s0, s1
    1844:	fmov	s1, s0
    1848:	fmov	s0, s2
    184c:	ldp	x29, x30, [sp], #32
    1850:	ret

0000000000001854 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf>:
    1854:	stp	x29, x30, [sp, #-32]!
    1858:	mov	x29, sp
    185c:	str	x0, [sp, #24]
    1860:	str	x1, [sp, #16]
    1864:	mov	w1, #0x2                   	// #2
    1868:	ldr	x0, [sp, #16]
    186c:	bl	25d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1870:	fmov	s2, s0
    1874:	fmov	s0, s1
    1878:	fmov	s1, s0
    187c:	fmov	s0, s2
    1880:	ldp	x29, x30, [sp], #32
    1884:	ret

0000000000001888 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCFEPKCf>:
    1888:	stp	x29, x30, [sp, #-32]!
    188c:	mov	x29, sp
    1890:	str	x0, [sp, #24]
    1894:	str	x1, [sp, #16]
    1898:	mov	w1, #0x3                   	// #3
    189c:	ldr	x0, [sp, #16]
    18a0:	bl	25d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    18a4:	fmov	s2, s0
    18a8:	fmov	s0, s1
    18ac:	fmov	s1, s0
    18b0:	fmov	s0, s2
    18b4:	ldp	x29, x30, [sp], #32
    18b8:	ret

00000000000018bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf>:
    18bc:	stp	x29, x30, [sp, #-32]!
    18c0:	mov	x29, sp
    18c4:	str	x0, [sp, #24]
    18c8:	str	x1, [sp, #16]
    18cc:	mov	w1, #0x4                   	// #4
    18d0:	ldr	x0, [sp, #16]
    18d4:	bl	25d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    18d8:	fmov	s2, s0
    18dc:	fmov	s0, s1
    18e0:	fmov	s1, s0
    18e4:	fmov	s0, s2
    18e8:	ldp	x29, x30, [sp], #32
    18ec:	ret

00000000000018f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_>:
    18f0:	stp	x29, x30, [sp, #-48]!
    18f4:	mov	x29, sp
    18f8:	str	x0, [sp, #40]
    18fc:	str	x1, [sp, #32]
    1900:	fmov	s2, s0
    1904:	fmov	s0, s1
    1908:	fmov	s1, s2
    190c:	str	s1, [sp, #24]
    1910:	str	s0, [sp, #28]
    1914:	ldr	s0, [sp, #24]
    1918:	ldr	s1, [sp, #28]
    191c:	mov	w1, #0x5                   	// #5
    1920:	ldr	x0, [sp, #32]
    1924:	bl	26b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1928:	nop
    192c:	ldp	x29, x30, [sp], #48
    1930:	ret

0000000000001934 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_>:
    1934:	stp	x29, x30, [sp, #-48]!
    1938:	mov	x29, sp
    193c:	str	x0, [sp, #40]
    1940:	str	x1, [sp, #32]
    1944:	fmov	s2, s0
    1948:	fmov	s0, s1
    194c:	fmov	s1, s2
    1950:	str	s1, [sp, #24]
    1954:	str	s0, [sp, #28]
    1958:	ldr	s0, [sp, #24]
    195c:	ldr	s1, [sp, #28]
    1960:	mov	w1, #0x6                   	// #6
    1964:	ldr	x0, [sp, #32]
    1968:	bl	26b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    196c:	nop
    1970:	ldp	x29, x30, [sp], #48
    1974:	ret

0000000000001978 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCFEPCfS1_>:
    1978:	stp	x29, x30, [sp, #-48]!
    197c:	mov	x29, sp
    1980:	str	x0, [sp, #40]
    1984:	str	x1, [sp, #32]
    1988:	fmov	s2, s0
    198c:	fmov	s0, s1
    1990:	fmov	s1, s2
    1994:	str	s1, [sp, #24]
    1998:	str	s0, [sp, #28]
    199c:	ldr	s0, [sp, #24]
    19a0:	ldr	s1, [sp, #28]
    19a4:	mov	w1, #0x7                   	// #7
    19a8:	ldr	x0, [sp, #32]
    19ac:	bl	26b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    19b0:	nop
    19b4:	ldp	x29, x30, [sp], #48
    19b8:	ret

00000000000019bc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd>:
    19bc:	stp	x29, x30, [sp, #-32]!
    19c0:	mov	x29, sp
    19c4:	str	x0, [sp, #24]
    19c8:	str	x1, [sp, #16]
    19cc:	mov	w1, #0x1                   	// #1
    19d0:	ldr	x0, [sp, #16]
    19d4:	bl	2728 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    19d8:	fmov	d2, d0
    19dc:	fmov	d0, d1
    19e0:	fmov	d1, d0
    19e4:	fmov	d0, d2
    19e8:	ldp	x29, x30, [sp], #32
    19ec:	ret

00000000000019f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd>:
    19f0:	stp	x29, x30, [sp, #-32]!
    19f4:	mov	x29, sp
    19f8:	str	x0, [sp, #24]
    19fc:	str	x1, [sp, #16]
    1a00:	mov	w1, #0x2                   	// #2
    1a04:	ldr	x0, [sp, #16]
    1a08:	bl	2728 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1a0c:	fmov	d2, d0
    1a10:	fmov	d0, d1
    1a14:	fmov	d1, d0
    1a18:	fmov	d0, d2
    1a1c:	ldp	x29, x30, [sp], #32
    1a20:	ret

0000000000001a24 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCDEPKCd>:
    1a24:	stp	x29, x30, [sp, #-32]!
    1a28:	mov	x29, sp
    1a2c:	str	x0, [sp, #24]
    1a30:	str	x1, [sp, #16]
    1a34:	mov	w1, #0x3                   	// #3
    1a38:	ldr	x0, [sp, #16]
    1a3c:	bl	2728 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1a40:	fmov	d2, d0
    1a44:	fmov	d0, d1
    1a48:	fmov	d1, d0
    1a4c:	fmov	d0, d2
    1a50:	ldp	x29, x30, [sp], #32
    1a54:	ret

0000000000001a58 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd>:
    1a58:	stp	x29, x30, [sp, #-32]!
    1a5c:	mov	x29, sp
    1a60:	str	x0, [sp, #24]
    1a64:	str	x1, [sp, #16]
    1a68:	mov	w1, #0x4                   	// #4
    1a6c:	ldr	x0, [sp, #16]
    1a70:	bl	2728 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1a74:	fmov	d2, d0
    1a78:	fmov	d0, d1
    1a7c:	fmov	d1, d0
    1a80:	fmov	d0, d2
    1a84:	ldp	x29, x30, [sp], #32
    1a88:	ret

0000000000001a8c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_>:
    1a8c:	stp	x29, x30, [sp, #-48]!
    1a90:	mov	x29, sp
    1a94:	str	x0, [sp, #40]
    1a98:	str	x1, [sp, #32]
    1a9c:	fmov	d2, d0
    1aa0:	fmov	d0, d1
    1aa4:	fmov	d1, d2
    1aa8:	str	d1, [sp, #16]
    1aac:	str	d0, [sp, #24]
    1ab0:	ldr	d0, [sp, #16]
    1ab4:	ldr	d1, [sp, #24]
    1ab8:	mov	w1, #0x5                   	// #5
    1abc:	ldr	x0, [sp, #32]
    1ac0:	bl	2804 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1ac4:	nop
    1ac8:	ldp	x29, x30, [sp], #48
    1acc:	ret

0000000000001ad0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_>:
    1ad0:	stp	x29, x30, [sp, #-48]!
    1ad4:	mov	x29, sp
    1ad8:	str	x0, [sp, #40]
    1adc:	str	x1, [sp, #32]
    1ae0:	fmov	d2, d0
    1ae4:	fmov	d0, d1
    1ae8:	fmov	d1, d2
    1aec:	str	d1, [sp, #16]
    1af0:	str	d0, [sp, #24]
    1af4:	ldr	d0, [sp, #16]
    1af8:	ldr	d1, [sp, #24]
    1afc:	mov	w1, #0x6                   	// #6
    1b00:	ldr	x0, [sp, #32]
    1b04:	bl	2804 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1b08:	nop
    1b0c:	ldp	x29, x30, [sp], #48
    1b10:	ret

0000000000001b14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCDEPCdS1_>:
    1b14:	stp	x29, x30, [sp, #-48]!
    1b18:	mov	x29, sp
    1b1c:	str	x0, [sp, #40]
    1b20:	str	x1, [sp, #32]
    1b24:	fmov	d2, d0
    1b28:	fmov	d0, d1
    1b2c:	fmov	d1, d2
    1b30:	str	d1, [sp, #16]
    1b34:	str	d0, [sp, #24]
    1b38:	ldr	d0, [sp, #16]
    1b3c:	ldr	d1, [sp, #24]
    1b40:	mov	w1, #0x7                   	// #7
    1b44:	ldr	x0, [sp, #32]
    1b48:	bl	2804 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1b4c:	nop
    1b50:	ldp	x29, x30, [sp], #48
    1b54:	ret

0000000000001b58 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe>:
    1b58:	stp	x29, x30, [sp, #-32]!
    1b5c:	mov	x29, sp
    1b60:	str	x0, [sp, #24]
    1b64:	str	x1, [sp, #16]
    1b68:	mov	w1, #0x1                   	// #1
    1b6c:	ldr	x0, [sp, #16]
    1b70:	bl	287c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1b74:	mov	v2.16b, v0.16b
    1b78:	mov	v0.16b, v1.16b
    1b7c:	mov	v4.16b, v2.16b
    1b80:	mov	v2.16b, v0.16b
    1b84:	mov	v0.16b, v4.16b
    1b88:	mov	v1.16b, v2.16b
    1b8c:	ldp	x29, x30, [sp], #32
    1b90:	ret

0000000000001b94 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe>:
    1b94:	stp	x29, x30, [sp, #-32]!
    1b98:	mov	x29, sp
    1b9c:	str	x0, [sp, #24]
    1ba0:	str	x1, [sp, #16]
    1ba4:	mov	w1, #0x2                   	// #2
    1ba8:	ldr	x0, [sp, #16]
    1bac:	bl	287c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1bb0:	mov	v2.16b, v0.16b
    1bb4:	mov	v0.16b, v1.16b
    1bb8:	mov	v4.16b, v2.16b
    1bbc:	mov	v2.16b, v0.16b
    1bc0:	mov	v0.16b, v4.16b
    1bc4:	mov	v1.16b, v2.16b
    1bc8:	ldp	x29, x30, [sp], #32
    1bcc:	ret

0000000000001bd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCEEPKCe>:
    1bd0:	stp	x29, x30, [sp, #-32]!
    1bd4:	mov	x29, sp
    1bd8:	str	x0, [sp, #24]
    1bdc:	str	x1, [sp, #16]
    1be0:	mov	w1, #0x3                   	// #3
    1be4:	ldr	x0, [sp, #16]
    1be8:	bl	287c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1bec:	mov	v2.16b, v0.16b
    1bf0:	mov	v0.16b, v1.16b
    1bf4:	mov	v4.16b, v2.16b
    1bf8:	mov	v2.16b, v0.16b
    1bfc:	mov	v0.16b, v4.16b
    1c00:	mov	v1.16b, v2.16b
    1c04:	ldp	x29, x30, [sp], #32
    1c08:	ret

0000000000001c0c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe>:
    1c0c:	stp	x29, x30, [sp, #-32]!
    1c10:	mov	x29, sp
    1c14:	str	x0, [sp, #24]
    1c18:	str	x1, [sp, #16]
    1c1c:	mov	w1, #0x4                   	// #4
    1c20:	ldr	x0, [sp, #16]
    1c24:	bl	287c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>
    1c28:	mov	v2.16b, v0.16b
    1c2c:	mov	v0.16b, v1.16b
    1c30:	mov	v4.16b, v2.16b
    1c34:	mov	v2.16b, v0.16b
    1c38:	mov	v0.16b, v4.16b
    1c3c:	mov	v1.16b, v2.16b
    1c40:	ldp	x29, x30, [sp], #32
    1c44:	ret

0000000000001c48 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_>:
    1c48:	stp	x29, x30, [sp, #-64]!
    1c4c:	mov	x29, sp
    1c50:	str	x0, [sp, #56]
    1c54:	str	x1, [sp, #48]
    1c58:	mov	v2.16b, v0.16b
    1c5c:	mov	v0.16b, v1.16b
    1c60:	str	q2, [sp, #16]
    1c64:	str	q0, [sp, #32]
    1c68:	ldr	q0, [sp, #16]
    1c6c:	ldr	q2, [sp, #32]
    1c70:	mov	w1, #0x5                   	// #5
    1c74:	mov	v1.16b, v2.16b
    1c78:	ldr	x0, [sp, #48]
    1c7c:	bl	295c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1c80:	nop
    1c84:	ldp	x29, x30, [sp], #64
    1c88:	ret

0000000000001c8c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_>:
    1c8c:	stp	x29, x30, [sp, #-64]!
    1c90:	mov	x29, sp
    1c94:	str	x0, [sp, #56]
    1c98:	str	x1, [sp, #48]
    1c9c:	mov	v2.16b, v0.16b
    1ca0:	mov	v0.16b, v1.16b
    1ca4:	str	q2, [sp, #16]
    1ca8:	str	q0, [sp, #32]
    1cac:	ldr	q0, [sp, #16]
    1cb0:	ldr	q2, [sp, #32]
    1cb4:	mov	w1, #0x6                   	// #6
    1cb8:	mov	v1.16b, v2.16b
    1cbc:	ldr	x0, [sp, #48]
    1cc0:	bl	295c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1cc4:	nop
    1cc8:	ldp	x29, x30, [sp], #64
    1ccc:	ret

0000000000001cd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCEEPCeS1_>:
    1cd0:	stp	x29, x30, [sp, #-64]!
    1cd4:	mov	x29, sp
    1cd8:	str	x0, [sp, #56]
    1cdc:	str	x1, [sp, #48]
    1ce0:	mov	v2.16b, v0.16b
    1ce4:	mov	v0.16b, v1.16b
    1ce8:	str	q2, [sp, #16]
    1cec:	str	q0, [sp, #32]
    1cf0:	ldr	q0, [sp, #16]
    1cf4:	ldr	q2, [sp, #32]
    1cf8:	mov	w1, #0x7                   	// #7
    1cfc:	mov	v1.16b, v2.16b
    1d00:	ldr	x0, [sp, #48]
    1d04:	bl	295c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>
    1d08:	nop
    1d0c:	ldp	x29, x30, [sp], #64
    1d10:	ret

0000000000001d14 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1d14:	stp	x29, x30, [sp, #-64]!
    1d18:	mov	x29, sp
    1d1c:	str	x0, [sp, #56]
    1d20:	str	x1, [sp, #48]
    1d24:	str	x2, [sp, #40]
    1d28:	str	x3, [sp, #32]
    1d2c:	strb	w4, [sp, #31]
    1d30:	str	w5, [sp, #24]
    1d34:	str	w6, [sp, #20]
    1d38:	ldr	x0, [sp, #32]
    1d3c:	cmp	x0, #0x0
    1d40:	b.eq	1d60 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4c>  // b.none
    1d44:	ldr	w5, [sp, #20]
    1d48:	ldr	w4, [sp, #24]
    1d4c:	ldrb	w3, [sp, #31]
    1d50:	ldr	x2, [sp, #32]
    1d54:	ldr	x1, [sp, #40]
    1d58:	ldr	x0, [sp, #48]
    1d5c:	bl	9cc <_ZN12_GLOBAL__N_114ml_wt_dispatch18memtransfer_staticEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>
    1d60:	nop
    1d64:	ldp	x29, x30, [sp], #64
    1d68:	ret

0000000000001d6c <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1d6c:	stp	x29, x30, [sp, #-48]!
    1d70:	mov	x29, sp
    1d74:	str	x0, [sp, #40]
    1d78:	str	x1, [sp, #32]
    1d7c:	str	w2, [sp, #28]
    1d80:	str	x3, [sp, #16]
    1d84:	str	w4, [sp, #24]
    1d88:	ldr	x0, [sp, #16]
    1d8c:	cmp	x0, #0x0
    1d90:	b.eq	1da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x3c>  // b.none
    1d94:	ldr	w3, [sp, #24]
    1d98:	ldr	x2, [sp, #16]
    1d9c:	ldr	w1, [sp, #28]
    1da0:	ldr	x0, [sp, #32]
    1da4:	bl	b28 <_ZN12_GLOBAL__N_114ml_wt_dispatch13memset_staticEPvimN3GTM12abi_dispatch11ls_modifierE>
    1da8:	nop
    1dac:	ldp	x29, x30, [sp], #48
    1db0:	ret

0000000000001db4 <_ZN12_GLOBAL__N_114ml_wt_dispatchC1Ev>:
    1db4:	stp	x29, x30, [sp, #-32]!
    1db8:	mov	x29, sp
    1dbc:	str	x0, [sp, #24]
    1dc0:	ldr	x7, [sp, #24]
    1dc4:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1dc8:	add	x6, x0, #0x0
    1dcc:	mov	w5, #0x0                   	// #0
    1dd0:	mov	w4, #0x0                   	// #0
    1dd4:	mov	w3, #0x0                   	// #0
    1dd8:	mov	w2, #0x1                   	// #1
    1ddc:	mov	w1, #0x0                   	// #0
    1de0:	mov	x0, x7
    1de4:	bl	0 <_ZN3GTML7gtm_thrEv>
    1de8:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1dec:	add	x1, x0, #0x0
    1df0:	ldr	x0, [sp, #24]
    1df4:	str	x1, [x0]
    1df8:	nop
    1dfc:	ldp	x29, x30, [sp], #32
    1e00:	ret

0000000000001e04 <_ZN3GTM14dispatch_ml_wtEv>:
    1e04:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    1e08:	add	x0, x0, #0x0
    1e0c:	ret

0000000000001e10 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1e10:	stp	x29, x30, [sp, #-64]!
    1e14:	mov	x29, sp
    1e18:	str	x0, [sp, #24]
    1e1c:	str	w1, [sp, #20]
    1e20:	ldr	w0, [sp, #20]
    1e24:	cmp	w0, #0x4
    1e28:	cset	w0, eq  // eq = none
    1e2c:	and	w0, w0, #0xff
    1e30:	and	x0, x0, #0xff
    1e34:	cmp	x0, #0x0
    1e38:	b.eq	1e54 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    1e3c:	mov	x1, #0x1                   	// #1
    1e40:	ldr	x0, [sp, #24]
    1e44:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    1e48:	ldr	x0, [sp, #24]
    1e4c:	ldrb	w0, [x0]
    1e50:	b	1ec4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    1e54:	ldr	w0, [sp, #20]
    1e58:	cmp	w0, #0x3
    1e5c:	cset	w0, eq  // eq = none
    1e60:	and	w0, w0, #0xff
    1e64:	and	x0, x0, #0xff
    1e68:	cmp	x0, #0x0
    1e6c:	b.eq	1e7c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    1e70:	ldr	x0, [sp, #24]
    1e74:	ldrb	w0, [x0]
    1e78:	b	1ec4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIhEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    1e7c:	bl	0 <_ZN3GTML7gtm_thrEv>
    1e80:	str	x0, [sp, #56]
    1e84:	mov	x2, #0x1                   	// #1
    1e88:	ldr	x1, [sp, #24]
    1e8c:	ldr	x0, [sp, #56]
    1e90:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    1e94:	str	x0, [sp, #48]
    1e98:	ldr	x0, [sp, #24]
    1e9c:	ldrb	w0, [x0]
    1ea0:	strb	w0, [sp, #47]
    1ea4:	mov	w0, #0x2                   	// #2
    1ea8:	str	w0, [sp, #40]
    1eac:	dmb	ish
    1eb0:	nop
    1eb4:	ldr	x1, [sp, #48]
    1eb8:	ldr	x0, [sp, #56]
    1ebc:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    1ec0:	ldrb	w0, [sp, #47]
    1ec4:	ldp	x29, x30, [sp], #64
    1ec8:	ret

0000000000001ecc <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1ecc:	stp	x29, x30, [sp, #-32]!
    1ed0:	mov	x29, sp
    1ed4:	str	x0, [sp, #24]
    1ed8:	strb	w1, [sp, #23]
    1edc:	str	w2, [sp, #16]
    1ee0:	ldr	w0, [sp, #16]
    1ee4:	cmp	w0, #0x7
    1ee8:	cset	w0, ne  // ne = any
    1eec:	and	w0, w0, #0xff
    1ef0:	cmp	w0, #0x0
    1ef4:	cset	w0, ne  // ne = any
    1ef8:	and	w0, w0, #0xff
    1efc:	and	x0, x0, #0xff
    1f00:	cmp	x0, #0x0
    1f04:	b.eq	1f14 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIhEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    1f08:	mov	x1, #0x1                   	// #1
    1f0c:	ldr	x0, [sp, #24]
    1f10:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    1f14:	ldr	x0, [sp, #24]
    1f18:	ldrb	w1, [sp, #23]
    1f1c:	strb	w1, [x0]
    1f20:	nop
    1f24:	ldp	x29, x30, [sp], #32
    1f28:	ret

0000000000001f2c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    1f2c:	stp	x29, x30, [sp, #-64]!
    1f30:	mov	x29, sp
    1f34:	str	x0, [sp, #24]
    1f38:	str	w1, [sp, #20]
    1f3c:	ldr	w0, [sp, #20]
    1f40:	cmp	w0, #0x4
    1f44:	cset	w0, eq  // eq = none
    1f48:	and	w0, w0, #0xff
    1f4c:	and	x0, x0, #0xff
    1f50:	cmp	x0, #0x0
    1f54:	b.eq	1f70 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    1f58:	mov	x1, #0x2                   	// #2
    1f5c:	ldr	x0, [sp, #24]
    1f60:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    1f64:	ldr	x0, [sp, #24]
    1f68:	ldrh	w0, [x0]
    1f6c:	b	1fe0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    1f70:	ldr	w0, [sp, #20]
    1f74:	cmp	w0, #0x3
    1f78:	cset	w0, eq  // eq = none
    1f7c:	and	w0, w0, #0xff
    1f80:	and	x0, x0, #0xff
    1f84:	cmp	x0, #0x0
    1f88:	b.eq	1f98 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    1f8c:	ldr	x0, [sp, #24]
    1f90:	ldrh	w0, [x0]
    1f94:	b	1fe0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadItEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    1f98:	bl	0 <_ZN3GTML7gtm_thrEv>
    1f9c:	str	x0, [sp, #56]
    1fa0:	mov	x2, #0x2                   	// #2
    1fa4:	ldr	x1, [sp, #24]
    1fa8:	ldr	x0, [sp, #56]
    1fac:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    1fb0:	str	x0, [sp, #48]
    1fb4:	ldr	x0, [sp, #24]
    1fb8:	ldrh	w0, [x0]
    1fbc:	strh	w0, [sp, #46]
    1fc0:	mov	w0, #0x2                   	// #2
    1fc4:	str	w0, [sp, #40]
    1fc8:	dmb	ish
    1fcc:	nop
    1fd0:	ldr	x1, [sp, #48]
    1fd4:	ldr	x0, [sp, #56]
    1fd8:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    1fdc:	ldrh	w0, [sp, #46]
    1fe0:	ldp	x29, x30, [sp], #64
    1fe4:	ret

0000000000001fe8 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    1fe8:	stp	x29, x30, [sp, #-32]!
    1fec:	mov	x29, sp
    1ff0:	str	x0, [sp, #24]
    1ff4:	strh	w1, [sp, #22]
    1ff8:	str	w2, [sp, #16]
    1ffc:	ldr	w0, [sp, #16]
    2000:	cmp	w0, #0x7
    2004:	cset	w0, ne  // ne = any
    2008:	and	w0, w0, #0xff
    200c:	cmp	w0, #0x0
    2010:	cset	w0, ne  // ne = any
    2014:	and	w0, w0, #0xff
    2018:	and	x0, x0, #0xff
    201c:	cmp	x0, #0x0
    2020:	b.eq	2030 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeItEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    2024:	mov	x1, #0x2                   	// #2
    2028:	ldr	x0, [sp, #24]
    202c:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    2030:	ldr	x0, [sp, #24]
    2034:	ldrh	w1, [sp, #22]
    2038:	strh	w1, [x0]
    203c:	nop
    2040:	ldp	x29, x30, [sp], #32
    2044:	ret

0000000000002048 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    2048:	stp	x29, x30, [sp, #-64]!
    204c:	mov	x29, sp
    2050:	str	x0, [sp, #24]
    2054:	str	w1, [sp, #20]
    2058:	ldr	w0, [sp, #20]
    205c:	cmp	w0, #0x4
    2060:	cset	w0, eq  // eq = none
    2064:	and	w0, w0, #0xff
    2068:	and	x0, x0, #0xff
    206c:	cmp	x0, #0x0
    2070:	b.eq	208c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    2074:	mov	x1, #0x4                   	// #4
    2078:	ldr	x0, [sp, #24]
    207c:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    2080:	ldr	x0, [sp, #24]
    2084:	ldr	w0, [x0]
    2088:	b	20fc <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    208c:	ldr	w0, [sp, #20]
    2090:	cmp	w0, #0x3
    2094:	cset	w0, eq  // eq = none
    2098:	and	w0, w0, #0xff
    209c:	and	x0, x0, #0xff
    20a0:	cmp	x0, #0x0
    20a4:	b.eq	20b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    20a8:	ldr	x0, [sp, #24]
    20ac:	ldr	w0, [x0]
    20b0:	b	20fc <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIjEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    20b4:	bl	0 <_ZN3GTML7gtm_thrEv>
    20b8:	str	x0, [sp, #56]
    20bc:	mov	x2, #0x4                   	// #4
    20c0:	ldr	x1, [sp, #24]
    20c4:	ldr	x0, [sp, #56]
    20c8:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    20cc:	str	x0, [sp, #48]
    20d0:	ldr	x0, [sp, #24]
    20d4:	ldr	w0, [x0]
    20d8:	str	w0, [sp, #44]
    20dc:	mov	w0, #0x2                   	// #2
    20e0:	str	w0, [sp, #40]
    20e4:	dmb	ish
    20e8:	nop
    20ec:	ldr	x1, [sp, #48]
    20f0:	ldr	x0, [sp, #56]
    20f4:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    20f8:	ldr	w0, [sp, #44]
    20fc:	ldp	x29, x30, [sp], #64
    2100:	ret

0000000000002104 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    2104:	stp	x29, x30, [sp, #-32]!
    2108:	mov	x29, sp
    210c:	str	x0, [sp, #24]
    2110:	str	w1, [sp, #20]
    2114:	str	w2, [sp, #16]
    2118:	ldr	w0, [sp, #16]
    211c:	cmp	w0, #0x7
    2120:	cset	w0, ne  // ne = any
    2124:	and	w0, w0, #0xff
    2128:	cmp	w0, #0x0
    212c:	cset	w0, ne  // ne = any
    2130:	and	w0, w0, #0xff
    2134:	and	x0, x0, #0xff
    2138:	cmp	x0, #0x0
    213c:	b.eq	214c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIjEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    2140:	mov	x1, #0x4                   	// #4
    2144:	ldr	x0, [sp, #24]
    2148:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    214c:	ldr	x0, [sp, #24]
    2150:	ldr	w1, [sp, #20]
    2154:	str	w1, [x0]
    2158:	nop
    215c:	ldp	x29, x30, [sp], #32
    2160:	ret

0000000000002164 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    2164:	stp	x29, x30, [sp, #-64]!
    2168:	mov	x29, sp
    216c:	str	x0, [sp, #24]
    2170:	str	w1, [sp, #20]
    2174:	ldr	w0, [sp, #20]
    2178:	cmp	w0, #0x4
    217c:	cset	w0, eq  // eq = none
    2180:	and	w0, w0, #0xff
    2184:	and	x0, x0, #0xff
    2188:	cmp	x0, #0x0
    218c:	b.eq	21a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    2190:	mov	x1, #0x8                   	// #8
    2194:	ldr	x0, [sp, #24]
    2198:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    219c:	ldr	x0, [sp, #24]
    21a0:	ldr	x0, [x0]
    21a4:	b	2218 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    21a8:	ldr	w0, [sp, #20]
    21ac:	cmp	w0, #0x3
    21b0:	cset	w0, eq  // eq = none
    21b4:	and	w0, w0, #0xff
    21b8:	and	x0, x0, #0xff
    21bc:	cmp	x0, #0x0
    21c0:	b.eq	21d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    21c4:	ldr	x0, [sp, #24]
    21c8:	ldr	x0, [x0]
    21cc:	b	2218 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadImEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    21d0:	bl	0 <_ZN3GTML7gtm_thrEv>
    21d4:	str	x0, [sp, #56]
    21d8:	mov	x2, #0x8                   	// #8
    21dc:	ldr	x1, [sp, #24]
    21e0:	ldr	x0, [sp, #56]
    21e4:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    21e8:	str	x0, [sp, #48]
    21ec:	ldr	x0, [sp, #24]
    21f0:	ldr	x0, [x0]
    21f4:	str	x0, [sp, #40]
    21f8:	mov	w0, #0x2                   	// #2
    21fc:	str	w0, [sp, #36]
    2200:	dmb	ish
    2204:	nop
    2208:	ldr	x1, [sp, #48]
    220c:	ldr	x0, [sp, #56]
    2210:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    2214:	ldr	x0, [sp, #40]
    2218:	ldp	x29, x30, [sp], #64
    221c:	ret

0000000000002220 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    2220:	stp	x29, x30, [sp, #-48]!
    2224:	mov	x29, sp
    2228:	str	x0, [sp, #40]
    222c:	str	x1, [sp, #32]
    2230:	str	w2, [sp, #28]
    2234:	ldr	w0, [sp, #28]
    2238:	cmp	w0, #0x7
    223c:	cset	w0, ne  // ne = any
    2240:	and	w0, w0, #0xff
    2244:	cmp	w0, #0x0
    2248:	cset	w0, ne  // ne = any
    224c:	and	w0, w0, #0xff
    2250:	and	x0, x0, #0xff
    2254:	cmp	x0, #0x0
    2258:	b.eq	2268 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeImEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    225c:	mov	x1, #0x8                   	// #8
    2260:	ldr	x0, [sp, #40]
    2264:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    2268:	ldr	x0, [sp, #40]
    226c:	ldr	x1, [sp, #32]
    2270:	str	x1, [x0]
    2274:	nop
    2278:	ldp	x29, x30, [sp], #48
    227c:	ret

0000000000002280 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    2280:	stp	x29, x30, [sp, #-64]!
    2284:	mov	x29, sp
    2288:	str	x0, [sp, #24]
    228c:	str	w1, [sp, #20]
    2290:	ldr	w0, [sp, #20]
    2294:	cmp	w0, #0x4
    2298:	cset	w0, eq  // eq = none
    229c:	and	w0, w0, #0xff
    22a0:	and	x0, x0, #0xff
    22a4:	cmp	x0, #0x0
    22a8:	b.eq	22c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    22ac:	mov	x1, #0x4                   	// #4
    22b0:	ldr	x0, [sp, #24]
    22b4:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    22b8:	ldr	x0, [sp, #24]
    22bc:	ldr	s0, [x0]
    22c0:	b	2334 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    22c4:	ldr	w0, [sp, #20]
    22c8:	cmp	w0, #0x3
    22cc:	cset	w0, eq  // eq = none
    22d0:	and	w0, w0, #0xff
    22d4:	and	x0, x0, #0xff
    22d8:	cmp	x0, #0x0
    22dc:	b.eq	22ec <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    22e0:	ldr	x0, [sp, #24]
    22e4:	ldr	s0, [x0]
    22e8:	b	2334 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIfEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    22ec:	bl	0 <_ZN3GTML7gtm_thrEv>
    22f0:	str	x0, [sp, #56]
    22f4:	mov	x2, #0x4                   	// #4
    22f8:	ldr	x1, [sp, #24]
    22fc:	ldr	x0, [sp, #56]
    2300:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    2304:	str	x0, [sp, #48]
    2308:	ldr	x0, [sp, #24]
    230c:	ldr	s0, [x0]
    2310:	str	s0, [sp, #44]
    2314:	mov	w0, #0x2                   	// #2
    2318:	str	w0, [sp, #40]
    231c:	dmb	ish
    2320:	nop
    2324:	ldr	x1, [sp, #48]
    2328:	ldr	x0, [sp, #56]
    232c:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    2330:	ldr	s0, [sp, #44]
    2334:	ldp	x29, x30, [sp], #64
    2338:	ret

000000000000233c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    233c:	stp	x29, x30, [sp, #-32]!
    2340:	mov	x29, sp
    2344:	str	x0, [sp, #24]
    2348:	str	s0, [sp, #20]
    234c:	str	w1, [sp, #16]
    2350:	ldr	w0, [sp, #16]
    2354:	cmp	w0, #0x7
    2358:	cset	w0, ne  // ne = any
    235c:	and	w0, w0, #0xff
    2360:	cmp	w0, #0x0
    2364:	cset	w0, ne  // ne = any
    2368:	and	w0, w0, #0xff
    236c:	and	x0, x0, #0xff
    2370:	cmp	x0, #0x0
    2374:	b.eq	2384 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIfEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    2378:	mov	x1, #0x4                   	// #4
    237c:	ldr	x0, [sp, #24]
    2380:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    2384:	ldr	x0, [sp, #24]
    2388:	ldr	s0, [sp, #20]
    238c:	str	s0, [x0]
    2390:	nop
    2394:	ldp	x29, x30, [sp], #32
    2398:	ret

000000000000239c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    239c:	stp	x29, x30, [sp, #-64]!
    23a0:	mov	x29, sp
    23a4:	str	x0, [sp, #24]
    23a8:	str	w1, [sp, #20]
    23ac:	ldr	w0, [sp, #20]
    23b0:	cmp	w0, #0x4
    23b4:	cset	w0, eq  // eq = none
    23b8:	and	w0, w0, #0xff
    23bc:	and	x0, x0, #0xff
    23c0:	cmp	x0, #0x0
    23c4:	b.eq	23e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    23c8:	mov	x1, #0x8                   	// #8
    23cc:	ldr	x0, [sp, #24]
    23d0:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    23d4:	ldr	x0, [sp, #24]
    23d8:	ldr	d0, [x0]
    23dc:	b	2450 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    23e0:	ldr	w0, [sp, #20]
    23e4:	cmp	w0, #0x3
    23e8:	cset	w0, eq  // eq = none
    23ec:	and	w0, w0, #0xff
    23f0:	and	x0, x0, #0xff
    23f4:	cmp	x0, #0x0
    23f8:	b.eq	2408 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    23fc:	ldr	x0, [sp, #24]
    2400:	ldr	d0, [x0]
    2404:	b	2450 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIdEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    2408:	bl	0 <_ZN3GTML7gtm_thrEv>
    240c:	str	x0, [sp, #56]
    2410:	mov	x2, #0x8                   	// #8
    2414:	ldr	x1, [sp, #24]
    2418:	ldr	x0, [sp, #56]
    241c:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    2420:	str	x0, [sp, #48]
    2424:	ldr	x0, [sp, #24]
    2428:	ldr	d0, [x0]
    242c:	str	d0, [sp, #40]
    2430:	mov	w0, #0x2                   	// #2
    2434:	str	w0, [sp, #36]
    2438:	dmb	ish
    243c:	nop
    2440:	ldr	x1, [sp, #48]
    2444:	ldr	x0, [sp, #56]
    2448:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    244c:	ldr	d0, [sp, #40]
    2450:	ldp	x29, x30, [sp], #64
    2454:	ret

0000000000002458 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    2458:	stp	x29, x30, [sp, #-48]!
    245c:	mov	x29, sp
    2460:	str	x0, [sp, #40]
    2464:	str	d0, [sp, #32]
    2468:	str	w1, [sp, #28]
    246c:	ldr	w0, [sp, #28]
    2470:	cmp	w0, #0x7
    2474:	cset	w0, ne  // ne = any
    2478:	and	w0, w0, #0xff
    247c:	cmp	w0, #0x0
    2480:	cset	w0, ne  // ne = any
    2484:	and	w0, w0, #0xff
    2488:	and	x0, x0, #0xff
    248c:	cmp	x0, #0x0
    2490:	b.eq	24a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIdEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    2494:	mov	x1, #0x8                   	// #8
    2498:	ldr	x0, [sp, #40]
    249c:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    24a0:	ldr	x0, [sp, #40]
    24a4:	ldr	d0, [sp, #32]
    24a8:	str	d0, [x0]
    24ac:	nop
    24b0:	ldp	x29, x30, [sp], #48
    24b4:	ret

00000000000024b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE>:
    24b8:	stp	x29, x30, [sp, #-80]!
    24bc:	mov	x29, sp
    24c0:	str	x0, [sp, #24]
    24c4:	str	w1, [sp, #20]
    24c8:	ldr	w0, [sp, #20]
    24cc:	cmp	w0, #0x4
    24d0:	cset	w0, eq  // eq = none
    24d4:	and	w0, w0, #0xff
    24d8:	and	x0, x0, #0xff
    24dc:	cmp	x0, #0x0
    24e0:	b.eq	24fc <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x44>  // b.none
    24e4:	mov	x1, #0x10                  	// #16
    24e8:	ldr	x0, [sp, #24]
    24ec:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    24f0:	ldr	x0, [sp, #24]
    24f4:	ldr	q0, [x0]
    24f8:	b	256c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    24fc:	ldr	w0, [sp, #20]
    2500:	cmp	w0, #0x3
    2504:	cset	w0, eq  // eq = none
    2508:	and	w0, w0, #0xff
    250c:	and	x0, x0, #0xff
    2510:	cmp	x0, #0x0
    2514:	b.eq	2524 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0x6c>  // b.none
    2518:	ldr	x0, [sp, #24]
    251c:	ldr	q0, [x0]
    2520:	b	256c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadIeEET_PKS2_N3GTM12abi_dispatch11ls_modifierE+0xb4>
    2524:	bl	0 <_ZN3GTML7gtm_thrEv>
    2528:	str	x0, [sp, #72]
    252c:	mov	x2, #0x10                  	// #16
    2530:	ldr	x1, [sp, #24]
    2534:	ldr	x0, [sp, #72]
    2538:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    253c:	str	x0, [sp, #64]
    2540:	ldr	x0, [sp, #24]
    2544:	ldr	q0, [x0]
    2548:	str	q0, [sp, #48]
    254c:	mov	w0, #0x2                   	// #2
    2550:	str	w0, [sp, #44]
    2554:	dmb	ish
    2558:	nop
    255c:	ldr	x1, [sp, #64]
    2560:	ldr	x0, [sp, #72]
    2564:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    2568:	ldr	q0, [sp, #48]
    256c:	ldp	x29, x30, [sp], #80
    2570:	ret

0000000000002574 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE>:
    2574:	stp	x29, x30, [sp, #-48]!
    2578:	mov	x29, sp
    257c:	str	x0, [sp, #40]
    2580:	str	q0, [sp, #16]
    2584:	str	w1, [sp, #36]
    2588:	ldr	w0, [sp, #36]
    258c:	cmp	w0, #0x7
    2590:	cset	w0, ne  // ne = any
    2594:	and	w0, w0, #0xff
    2598:	cmp	w0, #0x0
    259c:	cset	w0, ne  // ne = any
    25a0:	and	w0, w0, #0xff
    25a4:	and	x0, x0, #0xff
    25a8:	cmp	x0, #0x0
    25ac:	b.eq	25bc <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeIeEEvPT_S2_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    25b0:	mov	x1, #0x10                  	// #16
    25b4:	ldr	x0, [sp, #40]
    25b8:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    25bc:	ldr	x0, [sp, #40]
    25c0:	ldr	q0, [sp, #16]
    25c4:	str	q0, [x0]
    25c8:	nop
    25cc:	ldp	x29, x30, [sp], #48
    25d0:	ret

00000000000025d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    25d4:	stp	x29, x30, [sp, #-64]!
    25d8:	mov	x29, sp
    25dc:	str	x0, [sp, #24]
    25e0:	str	w1, [sp, #20]
    25e4:	ldr	w0, [sp, #20]
    25e8:	cmp	w0, #0x4
    25ec:	cset	w0, eq  // eq = none
    25f0:	and	w0, w0, #0xff
    25f4:	and	x0, x0, #0xff
    25f8:	cmp	x0, #0x0
    25fc:	b.eq	261c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    2600:	mov	x1, #0x8                   	// #8
    2604:	ldr	x0, [sp, #24]
    2608:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    260c:	ldr	x0, [sp, #24]
    2610:	ldr	s1, [x0]
    2614:	ldr	s0, [x0, #4]
    2618:	b	269c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xc8>
    261c:	ldr	w0, [sp, #20]
    2620:	cmp	w0, #0x3
    2624:	cset	w0, eq  // eq = none
    2628:	and	w0, w0, #0xff
    262c:	and	x0, x0, #0xff
    2630:	cmp	x0, #0x0
    2634:	b.eq	2648 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    2638:	ldr	x0, [sp, #24]
    263c:	ldr	s1, [x0]
    2640:	ldr	s0, [x0, #4]
    2644:	b	269c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICfEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xc8>
    2648:	bl	0 <_ZN3GTML7gtm_thrEv>
    264c:	str	x0, [sp, #56]
    2650:	mov	x2, #0x8                   	// #8
    2654:	ldr	x1, [sp, #24]
    2658:	ldr	x0, [sp, #56]
    265c:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    2660:	str	x0, [sp, #48]
    2664:	ldr	x0, [sp, #24]
    2668:	ldr	s0, [x0]
    266c:	str	s0, [sp, #40]
    2670:	ldr	s0, [x0, #4]
    2674:	str	s0, [sp, #44]
    2678:	mov	w0, #0x2                   	// #2
    267c:	str	w0, [sp, #36]
    2680:	dmb	ish
    2684:	nop
    2688:	ldr	x1, [sp, #48]
    268c:	ldr	x0, [sp, #56]
    2690:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    2694:	ldr	s1, [sp, #40]
    2698:	ldr	s0, [sp, #44]
    269c:	fmov	s2, s1
    26a0:	fmov	s1, s0
    26a4:	fmov	s0, s2
    26a8:	ldp	x29, x30, [sp], #64
    26ac:	ret

00000000000026b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    26b0:	stp	x29, x30, [sp, #-48]!
    26b4:	mov	x29, sp
    26b8:	str	x0, [sp, #40]
    26bc:	fmov	s2, s0
    26c0:	fmov	s0, s1
    26c4:	fmov	s1, s2
    26c8:	str	s1, [sp, #32]
    26cc:	str	s0, [sp, #36]
    26d0:	str	w1, [sp, #28]
    26d4:	ldr	w0, [sp, #28]
    26d8:	cmp	w0, #0x7
    26dc:	cset	w0, ne  // ne = any
    26e0:	and	w0, w0, #0xff
    26e4:	cmp	w0, #0x0
    26e8:	cset	w0, ne  // ne = any
    26ec:	and	w0, w0, #0xff
    26f0:	and	x0, x0, #0xff
    26f4:	cmp	x0, #0x0
    26f8:	b.eq	2708 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICfEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x58>  // b.none
    26fc:	mov	x1, #0x8                   	// #8
    2700:	ldr	x0, [sp, #40]
    2704:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    2708:	ldr	x0, [sp, #40]
    270c:	ldr	s0, [sp, #32]
    2710:	str	s0, [x0]
    2714:	ldr	s0, [sp, #36]
    2718:	str	s0, [x0, #4]
    271c:	nop
    2720:	ldp	x29, x30, [sp], #48
    2724:	ret

0000000000002728 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    2728:	stp	x29, x30, [sp, #-80]!
    272c:	mov	x29, sp
    2730:	str	x0, [sp, #24]
    2734:	str	w1, [sp, #20]
    2738:	ldr	w0, [sp, #20]
    273c:	cmp	w0, #0x4
    2740:	cset	w0, eq  // eq = none
    2744:	and	w0, w0, #0xff
    2748:	and	x0, x0, #0xff
    274c:	cmp	x0, #0x0
    2750:	b.eq	2770 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    2754:	mov	x1, #0x10                  	// #16
    2758:	ldr	x0, [sp, #24]
    275c:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    2760:	ldr	x0, [sp, #24]
    2764:	ldr	d1, [x0]
    2768:	ldr	d0, [x0, #8]
    276c:	b	27f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xc8>
    2770:	ldr	w0, [sp, #20]
    2774:	cmp	w0, #0x3
    2778:	cset	w0, eq  // eq = none
    277c:	and	w0, w0, #0xff
    2780:	and	x0, x0, #0xff
    2784:	cmp	x0, #0x0
    2788:	b.eq	279c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    278c:	ldr	x0, [sp, #24]
    2790:	ldr	d1, [x0]
    2794:	ldr	d0, [x0, #8]
    2798:	b	27f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICdEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xc8>
    279c:	bl	0 <_ZN3GTML7gtm_thrEv>
    27a0:	str	x0, [sp, #72]
    27a4:	mov	x2, #0x10                  	// #16
    27a8:	ldr	x1, [sp, #24]
    27ac:	ldr	x0, [sp, #72]
    27b0:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    27b4:	str	x0, [sp, #64]
    27b8:	ldr	x0, [sp, #24]
    27bc:	ldr	d0, [x0]
    27c0:	str	d0, [sp, #48]
    27c4:	ldr	d0, [x0, #8]
    27c8:	str	d0, [sp, #56]
    27cc:	mov	w0, #0x2                   	// #2
    27d0:	str	w0, [sp, #44]
    27d4:	dmb	ish
    27d8:	nop
    27dc:	ldr	x1, [sp, #64]
    27e0:	ldr	x0, [sp, #72]
    27e4:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    27e8:	ldr	d1, [sp, #48]
    27ec:	ldr	d0, [sp, #56]
    27f0:	fmov	d2, d1
    27f4:	fmov	d1, d0
    27f8:	fmov	d0, d2
    27fc:	ldp	x29, x30, [sp], #80
    2800:	ret

0000000000002804 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    2804:	stp	x29, x30, [sp, #-48]!
    2808:	mov	x29, sp
    280c:	str	x0, [sp, #40]
    2810:	fmov	d2, d0
    2814:	fmov	d0, d1
    2818:	fmov	d1, d2
    281c:	str	d1, [sp, #24]
    2820:	str	d0, [sp, #32]
    2824:	str	w1, [sp, #20]
    2828:	ldr	w0, [sp, #20]
    282c:	cmp	w0, #0x7
    2830:	cset	w0, ne  // ne = any
    2834:	and	w0, w0, #0xff
    2838:	cmp	w0, #0x0
    283c:	cset	w0, ne  // ne = any
    2840:	and	w0, w0, #0xff
    2844:	and	x0, x0, #0xff
    2848:	cmp	x0, #0x0
    284c:	b.eq	285c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICdEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x58>  // b.none
    2850:	mov	x1, #0x10                  	// #16
    2854:	ldr	x0, [sp, #40]
    2858:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    285c:	ldr	x0, [sp, #40]
    2860:	ldr	d0, [sp, #24]
    2864:	str	d0, [x0]
    2868:	ldr	d0, [sp, #32]
    286c:	str	d0, [x0, #8]
    2870:	nop
    2874:	ldp	x29, x30, [sp], #48
    2878:	ret

000000000000287c <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE>:
    287c:	stp	x29, x30, [sp, #-96]!
    2880:	mov	x29, sp
    2884:	str	x0, [sp, #24]
    2888:	str	w1, [sp, #20]
    288c:	ldr	w0, [sp, #20]
    2890:	cmp	w0, #0x4
    2894:	cset	w0, eq  // eq = none
    2898:	and	w0, w0, #0xff
    289c:	and	x0, x0, #0xff
    28a0:	cmp	x0, #0x0
    28a4:	b.eq	28c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x48>  // b.none
    28a8:	mov	x1, #0x20                  	// #32
    28ac:	ldr	x0, [sp, #24]
    28b0:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    28b4:	ldr	x0, [sp, #24]
    28b8:	ldr	q2, [x0]
    28bc:	ldr	q0, [x0, #16]
    28c0:	b	2944 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xc8>
    28c4:	ldr	w0, [sp, #20]
    28c8:	cmp	w0, #0x3
    28cc:	cset	w0, eq  // eq = none
    28d0:	and	w0, w0, #0xff
    28d4:	and	x0, x0, #0xff
    28d8:	cmp	x0, #0x0
    28dc:	b.eq	28f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0x74>  // b.none
    28e0:	ldr	x0, [sp, #24]
    28e4:	ldr	q2, [x0]
    28e8:	ldr	q0, [x0, #16]
    28ec:	b	2944 <_ZN12_GLOBAL__N_114ml_wt_dispatch4loadICeEET_PKS3_N3GTM12abi_dispatch11ls_modifierE+0xc8>
    28f0:	bl	0 <_ZN3GTML7gtm_thrEv>
    28f4:	str	x0, [sp, #88]
    28f8:	mov	x2, #0x20                  	// #32
    28fc:	ldr	x1, [sp, #24]
    2900:	ldr	x0, [sp, #88]
    2904:	bl	78c <_ZN12_GLOBAL__N_114ml_wt_dispatch8pre_loadEPN3GTM10gtm_threadEPKvm>
    2908:	str	x0, [sp, #80]
    290c:	ldr	x0, [sp, #24]
    2910:	ldr	q0, [x0]
    2914:	str	q0, [sp, #48]
    2918:	ldr	q0, [x0, #16]
    291c:	str	q0, [sp, #64]
    2920:	mov	w0, #0x2                   	// #2
    2924:	str	w0, [sp, #44]
    2928:	dmb	ish
    292c:	nop
    2930:	ldr	x1, [sp, #80]
    2934:	ldr	x0, [sp, #88]
    2938:	bl	93c <_ZN12_GLOBAL__N_114ml_wt_dispatch9post_loadEPN3GTM10gtm_threadEPNS1_15gtm_rwlog_entryE>
    293c:	ldr	q2, [sp, #48]
    2940:	ldr	q0, [sp, #64]
    2944:	mov	v4.16b, v2.16b
    2948:	mov	v2.16b, v0.16b
    294c:	mov	v0.16b, v4.16b
    2950:	mov	v1.16b, v2.16b
    2954:	ldp	x29, x30, [sp], #96
    2958:	ret

000000000000295c <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE>:
    295c:	stp	x29, x30, [sp, #-64]!
    2960:	mov	x29, sp
    2964:	str	x0, [sp, #56]
    2968:	mov	v2.16b, v0.16b
    296c:	mov	v0.16b, v1.16b
    2970:	str	q2, [sp, #16]
    2974:	str	q0, [sp, #32]
    2978:	str	w1, [sp, #52]
    297c:	ldr	w0, [sp, #52]
    2980:	cmp	w0, #0x7
    2984:	cset	w0, ne  // ne = any
    2988:	and	w0, w0, #0xff
    298c:	cmp	w0, #0x0
    2990:	cset	w0, ne  // ne = any
    2994:	and	w0, w0, #0xff
    2998:	and	x0, x0, #0xff
    299c:	cmp	x0, #0x0
    29a0:	b.eq	29b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch5storeICeEEvPT_S3_N3GTM12abi_dispatch11ls_modifierE+0x54>  // b.none
    29a4:	mov	x1, #0x20                  	// #32
    29a8:	ldr	x0, [sp, #56]
    29ac:	bl	5f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9pre_writeEPKvm>
    29b0:	ldr	x0, [sp, #56]
    29b4:	ldr	q0, [sp, #16]
    29b8:	str	q0, [x0]
    29bc:	ldr	q0, [sp, #32]
    29c0:	str	q0, [x0, #16]
    29c4:	nop
    29c8:	ldp	x29, x30, [sp], #64
    29cc:	ret

00000000000029d0 <_Z41__static_initialization_and_destruction_0ii>:
    29d0:	stp	x29, x30, [sp, #-32]!
    29d4:	mov	x29, sp
    29d8:	str	w0, [sp, #28]
    29dc:	str	w1, [sp, #24]
    29e0:	ldr	w0, [sp, #28]
    29e4:	cmp	w0, #0x1
    29e8:	b.ne	2a14 <_Z41__static_initialization_and_destruction_0ii+0x44>  // b.any
    29ec:	ldr	w1, [sp, #24]
    29f0:	mov	w0, #0xffff                	// #65535
    29f4:	cmp	w1, w0
    29f8:	b.ne	2a14 <_Z41__static_initialization_and_destruction_0ii+0x44>  // b.any
    29fc:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2a00:	add	x0, x0, #0x0
    2a04:	bl	2dc <_ZN12_GLOBAL__N_15ml_mgC1Ev>
    2a08:	adrp	x0, 0 <_ZN3GTML7gtm_thrEv>
    2a0c:	add	x0, x0, #0x0
    2a10:	bl	1db4 <_ZN12_GLOBAL__N_114ml_wt_dispatchC1Ev>
    2a14:	nop
    2a18:	ldp	x29, x30, [sp], #32
    2a1c:	ret

0000000000002a20 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>:
    2a20:	stp	x29, x30, [sp, #-16]!
    2a24:	mov	x29, sp
    2a28:	mov	w1, #0xffff                	// #65535
    2a2c:	mov	w0, #0x1                   	// #1
    2a30:	bl	29d0 <_Z41__static_initialization_and_destruction_0ii>
    2a34:	ldp	x29, x30, [sp], #16
    2a38:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x0, x0, #0x8
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	blr	x1
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	blr	x1
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x0                   	// #0
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	mov	w0, #0x1                   	// #1
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM12abi_dispatchC2EbbbbjPNS_12method_groupE:

0000000000000000 <_ZN3GTM12abi_dispatchC1EbbbbjPNS_12method_groupE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	strb	w1, [sp, #23]
   c:	strb	w2, [sp, #22]
  10:	strb	w3, [sp, #21]
  14:	strb	w4, [sp, #20]
  18:	str	w5, [sp, #16]
  1c:	str	x6, [sp, #8]
  20:	adrp	x0, 0 <_ZN3GTM12abi_dispatchC1EbbbbjPNS_12method_groupE>
  24:	add	x1, x0, #0x0
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldrb	w1, [sp, #23]
  38:	strb	w1, [x0, #8]
  3c:	ldr	x0, [sp, #24]
  40:	ldrb	w1, [sp, #22]
  44:	strb	w1, [x0, #9]
  48:	ldr	x0, [sp, #24]
  4c:	ldrb	w1, [sp, #21]
  50:	strb	w1, [x0, #10]
  54:	ldr	x0, [sp, #24]
  58:	ldrb	w1, [sp, #20]
  5c:	strb	w1, [x0, #11]
  60:	ldr	x0, [sp, #24]
  64:	ldr	w1, [sp, #16]
  68:	str	w1, [x0, #12]
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x1, [sp, #8]
  74:	str	x1, [x0, #16]
  78:	nop
  7c:	add	sp, sp, #0x20
  80:	ret

Disassembly of section .text._ZN3GTM11gtm_undolog3logEPKvm:

0000000000000000 <_ZN3GTM11gtm_undolog3logEPKvm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x7
  1c:	lsr	x0, x0, #3
  20:	str	x0, [sp, #56]
  24:	ldr	x2, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	add	x0, x0, #0x2
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZN3GTM11gtm_undolog3logEPKvm>
  3c:	str	x0, [sp, #48]
  40:	ldr	x2, [sp, #24]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x0, [sp, #48]
  4c:	bl	0 <memcpy>
  50:	ldr	x0, [sp, #56]
  54:	lsl	x0, x0, #3
  58:	ldr	x1, [sp, #48]
  5c:	add	x0, x1, x0
  60:	ldr	x1, [sp, #24]
  64:	str	x1, [x0]
  68:	ldr	x0, [sp, #56]
  6c:	add	x0, x0, #0x1
  70:	lsl	x0, x0, #3
  74:	ldr	x1, [sp, #48]
  78:	add	x0, x1, x0
  7c:	ldr	x1, [sp, #32]
  80:	str	x1, [x0]
  84:	nop
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN3GTM12method_groupC2Ev:

0000000000000000 <_ZN3GTM12method_groupC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZN3GTM12method_groupC1Ev>
   c:	add	x1, x0, #0x0
  10:	ldr	x0, [sp, #8]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE4pushEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE4pushEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #16]
  1c:	add	x1, x1, x0
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	cmp	x1, x0
  2c:	cset	w0, hi  // hi = pmore
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	b.eq	4c <_ZN3GTM6vectorImLb1EE4pushEm+0x4c>  // b.none
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN3GTM6vectorImLb1EE4pushEm>
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x1, [x0, #16]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #8]
  5c:	lsl	x0, x0, #3
  60:	add	x0, x1, x0
  64:	str	x0, [sp, #40]
  68:	ldr	x0, [sp, #24]
  6c:	ldr	x1, [x0, #8]
  70:	ldr	x0, [sp, #16]
  74:	add	x1, x1, x0
  78:	ldr	x0, [sp, #24]
  7c:	str	x1, [x0, #8]
  80:	ldr	x0, [sp, #40]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #8]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	and	x0, x0, #0xff
  2c:	cmp	x0, #0x0
  30:	b.eq	3c <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv+0x3c>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE4pushEv>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x1, [x0, #16]
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0, #8]
  4c:	add	x3, x0, #0x1
  50:	ldr	x2, [sp, #24]
  54:	str	x3, [x2, #8]
  58:	lsl	x0, x0, #4
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_15gtm_rwlog_entryELb1EE5beginEv:

0000000000000000 <_ZNK3GTM6vectorINS_15gtm_rwlog_entryELb1EE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_15gtm_rwlog_entryELb1EE3endEv:

0000000000000000 <_ZNK3GTM6vectorINS_15gtm_rwlog_entryELb1EE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #16]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	lsl	x0, x0, #4
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_15gtm_rwlog_entryELb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorINS_15gtm_rwlog_entryELb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EEixEm:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #4
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK3GTM6vectorINS_18gtm_transaction_cpELb1EE4sizeEv:

0000000000000000 <_ZNK3GTM6vectorINS_18gtm_transaction_cpELb1EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE5clearEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE5clearEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0, #8]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x1, #0x1                   	// #1
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorImLb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorImLb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorImLb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0]
  a0:	lsl	x0, x0, #3
  a4:	mov	w2, #0x1                   	// #1
  a8:	mov	x1, x0
  ac:	mov	x0, x3
  b0:	bl	0 <_ZN3GTM8xreallocEPvmb>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #24]
  bc:	str	x1, [x0, #16]
  c0:	nop
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	add	x0, x1, x0
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x800
  2c:	b.ls	48 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm+0x48>  // b.plast
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x7ff
  38:	and	x1, x0, #0xfffffffffffff800
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0]
  44:	b	74 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm+0x74>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x0, [x0]
  50:	ldr	x1, [sp, #40]
  54:	cmp	x1, x0
  58:	b.ls	74 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm+0x74>  // b.plast
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0]
  64:	lsl	x1, x0, #1
  68:	ldr	x0, [sp, #24]
  6c:	str	x1, [x0]
  70:	b	48 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm+0x48>
  74:	ldr	x0, [sp, #24]
  78:	ldr	x0, [x0]
  7c:	cmp	x0, #0x1f
  80:	b.hi	90 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE6resizeEm+0x90>  // b.pmore
  84:	ldr	x0, [sp, #24]
  88:	mov	x1, #0x20                  	// #32
  8c:	str	x1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldr	x3, [x0, #16]
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0]
  a0:	lsl	x0, x0, #4
  a4:	mov	w2, #0x1                   	// #1
  a8:	mov	x1, x0
  ac:	mov	x0, x3
  b0:	bl	0 <_ZN3GTM8xreallocEPvmb>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #24]
  bc:	str	x1, [x0, #16]
  c0:	nop
  c4:	ldp	x29, x30, [sp], #48
  c8:	ret

futex.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL10sys_futex0PSt6atomicIiEii>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	mov	w4, #0x0                   	// #0
  18:	ldr	w3, [sp, #16]
  1c:	ldr	w2, [sp, #20]
  20:	ldr	x1, [sp, #24]
  24:	mov	x0, #0x62                  	// #98
  28:	bl	0 <syscall>
  2c:	str	x0, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	cmn	x0, #0x1
  38:	cset	w0, eq  // eq = none
  3c:	and	w0, w0, #0xff
  40:	and	x0, x0, #0xff
  44:	cmp	x0, #0x0
  48:	b.eq	60 <_ZL10sys_futex0PSt6atomicIiEii+0x60>  // b.none
  4c:	bl	0 <__errno_location>
  50:	ldr	w0, [x0]
  54:	neg	w0, w0
  58:	sxtw	x0, w0
  5c:	b	64 <_ZL10sys_futex0PSt6atomicIiEii+0x64>
  60:	ldr	x0, [sp, #40]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

000000000000006c <_ZN3GTM10futex_waitEPSt6atomicIiEi>:
  6c:	stp	x29, x30, [sp, #-48]!
  70:	mov	x29, sp
  74:	str	x0, [sp, #24]
  78:	str	w1, [sp, #20]
  7c:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  80:	add	x0, x0, #0x0
  84:	ldr	w0, [x0]
  88:	ldr	w2, [sp, #20]
  8c:	mov	w1, w0
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
  98:	str	x0, [sp, #40]
  9c:	ldr	x0, [sp, #40]
  a0:	cmn	x0, #0x26
  a4:	cset	w0, eq  // eq = none
  a8:	and	w0, w0, #0xff
  ac:	and	x0, x0, #0xff
  b0:	cmp	x0, #0x0
  b4:	b.eq	e8 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x7c>  // b.none
  b8:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  bc:	add	x0, x0, #0x0
  c0:	str	wzr, [x0]
  c4:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
  c8:	add	x0, x0, #0x0
  cc:	mov	w1, #0x1                   	// #1
  d0:	str	w1, [x0]
  d4:	ldr	w2, [sp, #20]
  d8:	mov	w1, #0x0                   	// #0
  dc:	ldr	x0, [sp, #24]
  e0:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
  e4:	str	x0, [sp, #40]
  e8:	ldr	x0, [sp, #40]
  ec:	lsr	x0, x0, #63
  f0:	and	w0, w0, #0xff
  f4:	and	x0, x0, #0xff
  f8:	cmp	x0, #0x0
  fc:	b.eq	150 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xe4>  // b.none
 100:	ldr	x0, [sp, #40]
 104:	cmn	x0, #0xb
 108:	b.eq	150 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xe4>  // b.none
 10c:	ldr	x0, [sp, #40]
 110:	cmn	x0, #0x6e
 114:	b.eq	150 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xe4>  // b.none
 118:	ldr	x0, [sp, #40]
 11c:	cmn	x0, #0xe
 120:	b.ne	134 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xc8>  // b.any
 124:	ldr	x1, [sp, #24]
 128:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 12c:	add	x0, x0, #0x0
 130:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 134:	ldr	x0, [sp, #40]
 138:	neg	w0, w0
 13c:	bl	0 <strerror>
 140:	mov	x1, x0
 144:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 150:	nop
 154:	ldp	x29, x30, [sp], #48
 158:	ret

000000000000015c <_ZN3GTM10futex_wakeEPSt6atomicIiEi>:
 15c:	stp	x29, x30, [sp, #-48]!
 160:	mov	x29, sp
 164:	str	x0, [sp, #24]
 168:	str	w1, [sp, #20]
 16c:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 170:	add	x0, x0, #0x0
 174:	ldr	w0, [x0]
 178:	ldr	w2, [sp, #20]
 17c:	mov	w1, w0
 180:	ldr	x0, [sp, #24]
 184:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
 188:	str	x0, [sp, #40]
 18c:	ldr	x0, [sp, #40]
 190:	cmn	x0, #0x26
 194:	cset	w0, eq  // eq = none
 198:	and	w0, w0, #0xff
 19c:	and	x0, x0, #0xff
 1a0:	cmp	x0, #0x0
 1a4:	b.eq	1d8 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x7c>  // b.none
 1a8:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 1ac:	add	x0, x0, #0x0
 1b0:	str	wzr, [x0]
 1b4:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 1b8:	add	x0, x0, #0x0
 1bc:	mov	w1, #0x1                   	// #1
 1c0:	str	w1, [x0]
 1c4:	ldr	w2, [sp, #20]
 1c8:	mov	w1, #0x1                   	// #1
 1cc:	ldr	x0, [sp, #24]
 1d0:	bl	0 <_ZL10sys_futex0PSt6atomicIiEii>
 1d4:	str	x0, [sp, #40]
 1d8:	ldr	x0, [sp, #40]
 1dc:	lsr	x0, x0, #63
 1e0:	and	w0, w0, #0xff
 1e4:	and	x0, x0, #0xff
 1e8:	cmp	x0, #0x0
 1ec:	b.eq	20c <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0xb0>  // b.none
 1f0:	ldr	x0, [sp, #40]
 1f4:	neg	w0, w0
 1f8:	bl	0 <strerror>
 1fc:	mov	x1, x0
 200:	adrp	x0, 0 <_ZL10sys_futex0PSt6atomicIiEii>
 204:	add	x0, x0, #0x0
 208:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 20c:	ldr	x0, [sp, #40]
 210:	ldp	x29, x30, [sp], #48
 214:	ret
