

Keywords:
		Search keywords:  	testbench sv  clocking  timing
 
Technical content:
		Title: 			CLOCKING BLOCK
		Objective: 		To demonstrate the use of clocking blocks adds timing
		Description: 	This is an example shows how clocking blocks adds timing.
		Additional setup: None	
 
 To run the example:
      Using Makefile:
       	clean           -- To clean up the log files and executable of previous run
       	comp            -- To compile the design
        run             -- To run the design
        all             -- It does all the above steps.
     Using shell scripts:
        clean.csh       -- To clean up the log files and executable of previous run
        comp.csh        -- To compile the design
        run.csh         -- To run the design  
 
 Location Information:
		PATH: 			$VCS_HOME/doc/examples/testbench/sv/clocking_block_ex1
		DIAGRAMS: 		None
		Cross Reference:	$VCS_HOME/doc/UserGuide/vcs.pdf  , $VCS_HOME/doc/UserGuide/sv_lrm.pdf and $VCS_HOME/doc/UserGuide/svtb_tutorial.pdf
