
012UAV_RCT6_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2f4  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001190  0800f4e0  0800f4e0  000104e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010670  08010670  00012288  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010670  08010670  00011670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010678  08010678  00012288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010678  08010678  00011678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801067c  0801067c  0001167c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000288  20000000  08010680  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000534  20000288  08010908  00012288  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007bc  08010908  000127bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00012288  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001304c  00000000  00000000  000122b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002de9  00000000  00000000  000252fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001330  00000000  00000000  000280e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f27  00000000  00000000  00029418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d784  00000000  00000000  0002a33f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f72  00000000  00000000  00047ac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3b88  00000000  00000000  0005fa35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001035bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000695c  00000000  00000000  00103600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00109f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000288 	.word	0x20000288
 8000204:	00000000 	.word	0x00000000
 8000208:	0800f4c4 	.word	0x0800f4c4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000028c 	.word	0x2000028c
 8000224:	0800f4c4 	.word	0x0800f4c4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_f2uiz>:
 8001234:	0042      	lsls	r2, r0, #1
 8001236:	d20e      	bcs.n	8001256 <__aeabi_f2uiz+0x22>
 8001238:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800123c:	d30b      	bcc.n	8001256 <__aeabi_f2uiz+0x22>
 800123e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001246:	d409      	bmi.n	800125c <__aeabi_f2uiz+0x28>
 8001248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	fa23 f002 	lsr.w	r0, r3, r2
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr
 800125c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001260:	d101      	bne.n	8001266 <__aeabi_f2uiz+0x32>
 8001262:	0242      	lsls	r2, r0, #9
 8001264:	d102      	bne.n	800126c <__aeabi_f2uiz+0x38>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295
 800126a:	4770      	bx	lr
 800126c:	f04f 0000 	mov.w	r0, #0
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <__aeabi_ldivmod>:
 8001274:	b97b      	cbnz	r3, 8001296 <__aeabi_ldivmod+0x22>
 8001276:	b972      	cbnz	r2, 8001296 <__aeabi_ldivmod+0x22>
 8001278:	2900      	cmp	r1, #0
 800127a:	bfbe      	ittt	lt
 800127c:	2000      	movlt	r0, #0
 800127e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001282:	e006      	blt.n	8001292 <__aeabi_ldivmod+0x1e>
 8001284:	bf08      	it	eq
 8001286:	2800      	cmpeq	r0, #0
 8001288:	bf1c      	itt	ne
 800128a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800128e:	f04f 30ff 	movne.w	r0, #4294967295
 8001292:	f000 b9f5 	b.w	8001680 <__aeabi_idiv0>
 8001296:	f1ad 0c08 	sub.w	ip, sp, #8
 800129a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800129e:	2900      	cmp	r1, #0
 80012a0:	db09      	blt.n	80012b6 <__aeabi_ldivmod+0x42>
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	db1a      	blt.n	80012dc <__aeabi_ldivmod+0x68>
 80012a6:	f000 f86b 	bl	8001380 <__udivmoddi4>
 80012aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012b2:	b004      	add	sp, #16
 80012b4:	4770      	bx	lr
 80012b6:	4240      	negs	r0, r0
 80012b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db1b      	blt.n	80012f8 <__aeabi_ldivmod+0x84>
 80012c0:	f000 f85e 	bl	8001380 <__udivmoddi4>
 80012c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012cc:	b004      	add	sp, #16
 80012ce:	4240      	negs	r0, r0
 80012d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012d4:	4252      	negs	r2, r2
 80012d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012da:	4770      	bx	lr
 80012dc:	4252      	negs	r2, r2
 80012de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012e2:	f000 f84d 	bl	8001380 <__udivmoddi4>
 80012e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012ee:	b004      	add	sp, #16
 80012f0:	4240      	negs	r0, r0
 80012f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012f6:	4770      	bx	lr
 80012f8:	4252      	negs	r2, r2
 80012fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012fe:	f000 f83f 	bl	8001380 <__udivmoddi4>
 8001302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800130a:	b004      	add	sp, #16
 800130c:	4252      	negs	r2, r2
 800130e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001312:	4770      	bx	lr

08001314 <__aeabi_d2lz>:
 8001314:	b538      	push	{r3, r4, r5, lr}
 8001316:	2200      	movs	r2, #0
 8001318:	2300      	movs	r3, #0
 800131a:	4604      	mov	r4, r0
 800131c:	460d      	mov	r5, r1
 800131e:	f7ff fbb9 	bl	8000a94 <__aeabi_dcmplt>
 8001322:	b928      	cbnz	r0, 8001330 <__aeabi_d2lz+0x1c>
 8001324:	4620      	mov	r0, r4
 8001326:	4629      	mov	r1, r5
 8001328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800132c:	f000 b80a 	b.w	8001344 <__aeabi_d2ulz>
 8001330:	4620      	mov	r0, r4
 8001332:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001336:	f000 f805 	bl	8001344 <__aeabi_d2ulz>
 800133a:	4240      	negs	r0, r0
 800133c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001340:	bd38      	pop	{r3, r4, r5, pc}
 8001342:	bf00      	nop

08001344 <__aeabi_d2ulz>:
 8001344:	b5d0      	push	{r4, r6, r7, lr}
 8001346:	2200      	movs	r2, #0
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <__aeabi_d2ulz+0x34>)
 800134a:	4606      	mov	r6, r0
 800134c:	460f      	mov	r7, r1
 800134e:	f7ff f92f 	bl	80005b0 <__aeabi_dmul>
 8001352:	f7ff fc05 	bl	8000b60 <__aeabi_d2uiz>
 8001356:	4604      	mov	r4, r0
 8001358:	f7ff f8b0 	bl	80004bc <__aeabi_ui2d>
 800135c:	2200      	movs	r2, #0
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <__aeabi_d2ulz+0x38>)
 8001360:	f7ff f926 	bl	80005b0 <__aeabi_dmul>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4630      	mov	r0, r6
 800136a:	4639      	mov	r1, r7
 800136c:	f7fe ff68 	bl	8000240 <__aeabi_dsub>
 8001370:	f7ff fbf6 	bl	8000b60 <__aeabi_d2uiz>
 8001374:	4621      	mov	r1, r4
 8001376:	bdd0      	pop	{r4, r6, r7, pc}
 8001378:	3df00000 	.word	0x3df00000
 800137c:	41f00000 	.word	0x41f00000

08001380 <__udivmoddi4>:
 8001380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001384:	9d08      	ldr	r5, [sp, #32]
 8001386:	468e      	mov	lr, r1
 8001388:	4604      	mov	r4, r0
 800138a:	4688      	mov	r8, r1
 800138c:	2b00      	cmp	r3, #0
 800138e:	d14a      	bne.n	8001426 <__udivmoddi4+0xa6>
 8001390:	428a      	cmp	r2, r1
 8001392:	4617      	mov	r7, r2
 8001394:	d962      	bls.n	800145c <__udivmoddi4+0xdc>
 8001396:	fab2 f682 	clz	r6, r2
 800139a:	b14e      	cbz	r6, 80013b0 <__udivmoddi4+0x30>
 800139c:	f1c6 0320 	rsb	r3, r6, #32
 80013a0:	fa01 f806 	lsl.w	r8, r1, r6
 80013a4:	fa20 f303 	lsr.w	r3, r0, r3
 80013a8:	40b7      	lsls	r7, r6
 80013aa:	ea43 0808 	orr.w	r8, r3, r8
 80013ae:	40b4      	lsls	r4, r6
 80013b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80013b8:	fa1f fc87 	uxth.w	ip, r7
 80013bc:	fb0e 8811 	mls	r8, lr, r1, r8
 80013c0:	fb01 f20c 	mul.w	r2, r1, ip
 80013c4:	0c23      	lsrs	r3, r4, #16
 80013c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d909      	bls.n	80013e2 <__udivmoddi4+0x62>
 80013ce:	18fb      	adds	r3, r7, r3
 80013d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80013d4:	f080 80eb 	bcs.w	80015ae <__udivmoddi4+0x22e>
 80013d8:	429a      	cmp	r2, r3
 80013da:	f240 80e8 	bls.w	80015ae <__udivmoddi4+0x22e>
 80013de:	3902      	subs	r1, #2
 80013e0:	443b      	add	r3, r7
 80013e2:	1a9a      	subs	r2, r3, r2
 80013e4:	fbb2 f0fe 	udiv	r0, r2, lr
 80013e8:	fb0e 2210 	mls	r2, lr, r0, r2
 80013ec:	fb00 fc0c 	mul.w	ip, r0, ip
 80013f0:	b2a3      	uxth	r3, r4
 80013f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013f6:	459c      	cmp	ip, r3
 80013f8:	d909      	bls.n	800140e <__udivmoddi4+0x8e>
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8001400:	f080 80d7 	bcs.w	80015b2 <__udivmoddi4+0x232>
 8001404:	459c      	cmp	ip, r3
 8001406:	f240 80d4 	bls.w	80015b2 <__udivmoddi4+0x232>
 800140a:	443b      	add	r3, r7
 800140c:	3802      	subs	r0, #2
 800140e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001412:	2100      	movs	r1, #0
 8001414:	eba3 030c 	sub.w	r3, r3, ip
 8001418:	b11d      	cbz	r5, 8001422 <__udivmoddi4+0xa2>
 800141a:	2200      	movs	r2, #0
 800141c:	40f3      	lsrs	r3, r6
 800141e:	e9c5 3200 	strd	r3, r2, [r5]
 8001422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001426:	428b      	cmp	r3, r1
 8001428:	d905      	bls.n	8001436 <__udivmoddi4+0xb6>
 800142a:	b10d      	cbz	r5, 8001430 <__udivmoddi4+0xb0>
 800142c:	e9c5 0100 	strd	r0, r1, [r5]
 8001430:	2100      	movs	r1, #0
 8001432:	4608      	mov	r0, r1
 8001434:	e7f5      	b.n	8001422 <__udivmoddi4+0xa2>
 8001436:	fab3 f183 	clz	r1, r3
 800143a:	2900      	cmp	r1, #0
 800143c:	d146      	bne.n	80014cc <__udivmoddi4+0x14c>
 800143e:	4573      	cmp	r3, lr
 8001440:	d302      	bcc.n	8001448 <__udivmoddi4+0xc8>
 8001442:	4282      	cmp	r2, r0
 8001444:	f200 8108 	bhi.w	8001658 <__udivmoddi4+0x2d8>
 8001448:	1a84      	subs	r4, r0, r2
 800144a:	eb6e 0203 	sbc.w	r2, lr, r3
 800144e:	2001      	movs	r0, #1
 8001450:	4690      	mov	r8, r2
 8001452:	2d00      	cmp	r5, #0
 8001454:	d0e5      	beq.n	8001422 <__udivmoddi4+0xa2>
 8001456:	e9c5 4800 	strd	r4, r8, [r5]
 800145a:	e7e2      	b.n	8001422 <__udivmoddi4+0xa2>
 800145c:	2a00      	cmp	r2, #0
 800145e:	f000 8091 	beq.w	8001584 <__udivmoddi4+0x204>
 8001462:	fab2 f682 	clz	r6, r2
 8001466:	2e00      	cmp	r6, #0
 8001468:	f040 80a5 	bne.w	80015b6 <__udivmoddi4+0x236>
 800146c:	1a8a      	subs	r2, r1, r2
 800146e:	2101      	movs	r1, #1
 8001470:	0c03      	lsrs	r3, r0, #16
 8001472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001476:	b280      	uxth	r0, r0
 8001478:	b2bc      	uxth	r4, r7
 800147a:	fbb2 fcfe 	udiv	ip, r2, lr
 800147e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001486:	fb04 f20c 	mul.w	r2, r4, ip
 800148a:	429a      	cmp	r2, r3
 800148c:	d907      	bls.n	800149e <__udivmoddi4+0x11e>
 800148e:	18fb      	adds	r3, r7, r3
 8001490:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001494:	d202      	bcs.n	800149c <__udivmoddi4+0x11c>
 8001496:	429a      	cmp	r2, r3
 8001498:	f200 80e3 	bhi.w	8001662 <__udivmoddi4+0x2e2>
 800149c:	46c4      	mov	ip, r8
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80014a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80014a8:	fb02 f404 	mul.w	r4, r2, r4
 80014ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80014b0:	429c      	cmp	r4, r3
 80014b2:	d907      	bls.n	80014c4 <__udivmoddi4+0x144>
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80014ba:	d202      	bcs.n	80014c2 <__udivmoddi4+0x142>
 80014bc:	429c      	cmp	r4, r3
 80014be:	f200 80cd 	bhi.w	800165c <__udivmoddi4+0x2dc>
 80014c2:	4602      	mov	r2, r0
 80014c4:	1b1b      	subs	r3, r3, r4
 80014c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80014ca:	e7a5      	b.n	8001418 <__udivmoddi4+0x98>
 80014cc:	f1c1 0620 	rsb	r6, r1, #32
 80014d0:	408b      	lsls	r3, r1
 80014d2:	fa22 f706 	lsr.w	r7, r2, r6
 80014d6:	431f      	orrs	r7, r3
 80014d8:	fa2e fa06 	lsr.w	sl, lr, r6
 80014dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80014e0:	fbba f8f9 	udiv	r8, sl, r9
 80014e4:	fa0e fe01 	lsl.w	lr, lr, r1
 80014e8:	fa20 f306 	lsr.w	r3, r0, r6
 80014ec:	fb09 aa18 	mls	sl, r9, r8, sl
 80014f0:	fa1f fc87 	uxth.w	ip, r7
 80014f4:	ea43 030e 	orr.w	r3, r3, lr
 80014f8:	fa00 fe01 	lsl.w	lr, r0, r1
 80014fc:	fb08 f00c 	mul.w	r0, r8, ip
 8001500:	0c1c      	lsrs	r4, r3, #16
 8001502:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001506:	42a0      	cmp	r0, r4
 8001508:	fa02 f201 	lsl.w	r2, r2, r1
 800150c:	d90a      	bls.n	8001524 <__udivmoddi4+0x1a4>
 800150e:	193c      	adds	r4, r7, r4
 8001510:	f108 3aff 	add.w	sl, r8, #4294967295
 8001514:	f080 809e 	bcs.w	8001654 <__udivmoddi4+0x2d4>
 8001518:	42a0      	cmp	r0, r4
 800151a:	f240 809b 	bls.w	8001654 <__udivmoddi4+0x2d4>
 800151e:	f1a8 0802 	sub.w	r8, r8, #2
 8001522:	443c      	add	r4, r7
 8001524:	1a24      	subs	r4, r4, r0
 8001526:	b298      	uxth	r0, r3
 8001528:	fbb4 f3f9 	udiv	r3, r4, r9
 800152c:	fb09 4413 	mls	r4, r9, r3, r4
 8001530:	fb03 fc0c 	mul.w	ip, r3, ip
 8001534:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001538:	45a4      	cmp	ip, r4
 800153a:	d909      	bls.n	8001550 <__udivmoddi4+0x1d0>
 800153c:	193c      	adds	r4, r7, r4
 800153e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001542:	f080 8085 	bcs.w	8001650 <__udivmoddi4+0x2d0>
 8001546:	45a4      	cmp	ip, r4
 8001548:	f240 8082 	bls.w	8001650 <__udivmoddi4+0x2d0>
 800154c:	3b02      	subs	r3, #2
 800154e:	443c      	add	r4, r7
 8001550:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001554:	eba4 040c 	sub.w	r4, r4, ip
 8001558:	fba0 8c02 	umull	r8, ip, r0, r2
 800155c:	4564      	cmp	r4, ip
 800155e:	4643      	mov	r3, r8
 8001560:	46e1      	mov	r9, ip
 8001562:	d364      	bcc.n	800162e <__udivmoddi4+0x2ae>
 8001564:	d061      	beq.n	800162a <__udivmoddi4+0x2aa>
 8001566:	b15d      	cbz	r5, 8001580 <__udivmoddi4+0x200>
 8001568:	ebbe 0203 	subs.w	r2, lr, r3
 800156c:	eb64 0409 	sbc.w	r4, r4, r9
 8001570:	fa04 f606 	lsl.w	r6, r4, r6
 8001574:	fa22 f301 	lsr.w	r3, r2, r1
 8001578:	431e      	orrs	r6, r3
 800157a:	40cc      	lsrs	r4, r1
 800157c:	e9c5 6400 	strd	r6, r4, [r5]
 8001580:	2100      	movs	r1, #0
 8001582:	e74e      	b.n	8001422 <__udivmoddi4+0xa2>
 8001584:	fbb1 fcf2 	udiv	ip, r1, r2
 8001588:	0c01      	lsrs	r1, r0, #16
 800158a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800158e:	b280      	uxth	r0, r0
 8001590:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001594:	463b      	mov	r3, r7
 8001596:	fbb1 f1f7 	udiv	r1, r1, r7
 800159a:	4638      	mov	r0, r7
 800159c:	463c      	mov	r4, r7
 800159e:	46b8      	mov	r8, r7
 80015a0:	46be      	mov	lr, r7
 80015a2:	2620      	movs	r6, #32
 80015a4:	eba2 0208 	sub.w	r2, r2, r8
 80015a8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80015ac:	e765      	b.n	800147a <__udivmoddi4+0xfa>
 80015ae:	4601      	mov	r1, r0
 80015b0:	e717      	b.n	80013e2 <__udivmoddi4+0x62>
 80015b2:	4610      	mov	r0, r2
 80015b4:	e72b      	b.n	800140e <__udivmoddi4+0x8e>
 80015b6:	f1c6 0120 	rsb	r1, r6, #32
 80015ba:	fa2e fc01 	lsr.w	ip, lr, r1
 80015be:	40b7      	lsls	r7, r6
 80015c0:	fa0e fe06 	lsl.w	lr, lr, r6
 80015c4:	fa20 f101 	lsr.w	r1, r0, r1
 80015c8:	ea41 010e 	orr.w	r1, r1, lr
 80015cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80015d0:	fbbc f8fe 	udiv	r8, ip, lr
 80015d4:	b2bc      	uxth	r4, r7
 80015d6:	fb0e cc18 	mls	ip, lr, r8, ip
 80015da:	fb08 f904 	mul.w	r9, r8, r4
 80015de:	0c0a      	lsrs	r2, r1, #16
 80015e0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80015e4:	40b0      	lsls	r0, r6
 80015e6:	4591      	cmp	r9, r2
 80015e8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80015ec:	b280      	uxth	r0, r0
 80015ee:	d93e      	bls.n	800166e <__udivmoddi4+0x2ee>
 80015f0:	18ba      	adds	r2, r7, r2
 80015f2:	f108 3cff 	add.w	ip, r8, #4294967295
 80015f6:	d201      	bcs.n	80015fc <__udivmoddi4+0x27c>
 80015f8:	4591      	cmp	r9, r2
 80015fa:	d81f      	bhi.n	800163c <__udivmoddi4+0x2bc>
 80015fc:	eba2 0209 	sub.w	r2, r2, r9
 8001600:	fbb2 f9fe 	udiv	r9, r2, lr
 8001604:	fb09 f804 	mul.w	r8, r9, r4
 8001608:	fb0e 2a19 	mls	sl, lr, r9, r2
 800160c:	b28a      	uxth	r2, r1
 800160e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001612:	4542      	cmp	r2, r8
 8001614:	d229      	bcs.n	800166a <__udivmoddi4+0x2ea>
 8001616:	18ba      	adds	r2, r7, r2
 8001618:	f109 31ff 	add.w	r1, r9, #4294967295
 800161c:	d2c2      	bcs.n	80015a4 <__udivmoddi4+0x224>
 800161e:	4542      	cmp	r2, r8
 8001620:	d2c0      	bcs.n	80015a4 <__udivmoddi4+0x224>
 8001622:	f1a9 0102 	sub.w	r1, r9, #2
 8001626:	443a      	add	r2, r7
 8001628:	e7bc      	b.n	80015a4 <__udivmoddi4+0x224>
 800162a:	45c6      	cmp	lr, r8
 800162c:	d29b      	bcs.n	8001566 <__udivmoddi4+0x1e6>
 800162e:	ebb8 0302 	subs.w	r3, r8, r2
 8001632:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001636:	3801      	subs	r0, #1
 8001638:	46e1      	mov	r9, ip
 800163a:	e794      	b.n	8001566 <__udivmoddi4+0x1e6>
 800163c:	eba7 0909 	sub.w	r9, r7, r9
 8001640:	444a      	add	r2, r9
 8001642:	fbb2 f9fe 	udiv	r9, r2, lr
 8001646:	f1a8 0c02 	sub.w	ip, r8, #2
 800164a:	fb09 f804 	mul.w	r8, r9, r4
 800164e:	e7db      	b.n	8001608 <__udivmoddi4+0x288>
 8001650:	4603      	mov	r3, r0
 8001652:	e77d      	b.n	8001550 <__udivmoddi4+0x1d0>
 8001654:	46d0      	mov	r8, sl
 8001656:	e765      	b.n	8001524 <__udivmoddi4+0x1a4>
 8001658:	4608      	mov	r0, r1
 800165a:	e6fa      	b.n	8001452 <__udivmoddi4+0xd2>
 800165c:	443b      	add	r3, r7
 800165e:	3a02      	subs	r2, #2
 8001660:	e730      	b.n	80014c4 <__udivmoddi4+0x144>
 8001662:	f1ac 0c02 	sub.w	ip, ip, #2
 8001666:	443b      	add	r3, r7
 8001668:	e719      	b.n	800149e <__udivmoddi4+0x11e>
 800166a:	4649      	mov	r1, r9
 800166c:	e79a      	b.n	80015a4 <__udivmoddi4+0x224>
 800166e:	eba2 0209 	sub.w	r2, r2, r9
 8001672:	fbb2 f9fe 	udiv	r9, r2, lr
 8001676:	46c4      	mov	ip, r8
 8001678:	fb09 f804 	mul.w	r8, r9, r4
 800167c:	e7c4      	b.n	8001608 <__udivmoddi4+0x288>
 800167e:	bf00      	nop

08001680 <__aeabi_idiv0>:
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop

08001684 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f993 3000 	ldrsb.w	r3, [r3]
 8001692:	2b00      	cmp	r3, #0
 8001694:	dd02      	ble.n	800169c <inv_row_2_scale+0x18>
        b = 0;
 8001696:	2300      	movs	r3, #0
 8001698:	81fb      	strh	r3, [r7, #14]
 800169a:	e02d      	b.n	80016f8 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f993 3000 	ldrsb.w	r3, [r3]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	da02      	bge.n	80016ac <inv_row_2_scale+0x28>
        b = 4;
 80016a6:	2304      	movs	r3, #4
 80016a8:	81fb      	strh	r3, [r7, #14]
 80016aa:	e025      	b.n	80016f8 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3301      	adds	r3, #1
 80016b0:	f993 3000 	ldrsb.w	r3, [r3]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	dd02      	ble.n	80016be <inv_row_2_scale+0x3a>
        b = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	81fb      	strh	r3, [r7, #14]
 80016bc:	e01c      	b.n	80016f8 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	3301      	adds	r3, #1
 80016c2:	f993 3000 	ldrsb.w	r3, [r3]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	da02      	bge.n	80016d0 <inv_row_2_scale+0x4c>
        b = 5;
 80016ca:	2305      	movs	r3, #5
 80016cc:	81fb      	strh	r3, [r7, #14]
 80016ce:	e013      	b.n	80016f8 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3302      	adds	r3, #2
 80016d4:	f993 3000 	ldrsb.w	r3, [r3]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	dd02      	ble.n	80016e2 <inv_row_2_scale+0x5e>
        b = 2;
 80016dc:	2302      	movs	r3, #2
 80016de:	81fb      	strh	r3, [r7, #14]
 80016e0:	e00a      	b.n	80016f8 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3302      	adds	r3, #2
 80016e6:	f993 3000 	ldrsb.w	r3, [r3]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	da02      	bge.n	80016f4 <inv_row_2_scale+0x70>
        b = 6;
 80016ee:	2306      	movs	r3, #6
 80016f0:	81fb      	strh	r3, [r7, #14]
 80016f2:	e001      	b.n	80016f8 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 80016f4:	2307      	movs	r3, #7
 80016f6:	81fb      	strh	r3, [r7, #14]
    return b;
 80016f8:	89fb      	ldrh	r3, [r7, #14]
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ffb9 	bl	8001684 <inv_row_2_scale>
 8001712:	4603      	mov	r3, r0
 8001714:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3303      	adds	r3, #3
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff ffb2 	bl	8001684 <inv_row_2_scale>
 8001720:	4603      	mov	r3, r0
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	b21a      	sxth	r2, r3
 8001726:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800172a:	4313      	orrs	r3, r2
 800172c:	b21b      	sxth	r3, r3
 800172e:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3306      	adds	r3, #6
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ffa5 	bl	8001684 <inv_row_2_scale>
 800173a:	4603      	mov	r3, r0
 800173c:	019b      	lsls	r3, r3, #6
 800173e:	b21a      	sxth	r2, r3
 8001740:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001744:	4313      	orrs	r3, r2
 8001746:	b21b      	sxth	r3, r3
 8001748:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800174a:	89fb      	ldrh	r3, [r7, #14]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <run_self_test>:

static int run_self_test(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b08a      	sub	sp, #40	@ 0x28
 8001758:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 800175a:	f107 020c 	add.w	r2, r7, #12
 800175e:	f107 0318 	add.w	r3, r7, #24
 8001762:	4611      	mov	r1, r2
 8001764:	4618      	mov	r0, r3
 8001766:	f002 facb 	bl	8003d00 <mpu_run_self_test>
 800176a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 800176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176e:	2b03      	cmp	r3, #3
 8001770:	d153      	bne.n	800181a <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	4618      	mov	r0, r3
 8001778:	f001 f976 	bl	8002a68 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fb18 	bl	8000db4 <__aeabi_i2f>
 8001784:	4602      	mov	r2, r0
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	4619      	mov	r1, r3
 800178a:	4610      	mov	r0, r2
 800178c:	f7ff fb66 	bl	8000e5c <__aeabi_fmul>
 8001790:	4603      	mov	r3, r0
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fd28 	bl	80011e8 <__aeabi_f2iz>
 8001798:	4603      	mov	r3, r0
 800179a:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fb08 	bl	8000db4 <__aeabi_i2f>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4619      	mov	r1, r3
 80017aa:	4610      	mov	r0, r2
 80017ac:	f7ff fb56 	bl	8000e5c <__aeabi_fmul>
 80017b0:	4603      	mov	r3, r0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fd18 	bl	80011e8 <__aeabi_f2iz>
 80017b8:	4603      	mov	r3, r0
 80017ba:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 80017bc:	6a3b      	ldr	r3, [r7, #32]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff faf8 	bl	8000db4 <__aeabi_i2f>
 80017c4:	4602      	mov	r2, r0
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	4619      	mov	r1, r3
 80017ca:	4610      	mov	r0, r2
 80017cc:	f7ff fb46 	bl	8000e5c <__aeabi_fmul>
 80017d0:	4603      	mov	r3, r0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fd08 	bl	80011e8 <__aeabi_f2iz>
 80017d8:	4603      	mov	r3, r0
 80017da:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 80017dc:	f107 0318 	add.w	r3, r7, #24
 80017e0:	4618      	mov	r0, r3
 80017e2:	f002 fe17 	bl	8004414 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 80017e6:	1dbb      	adds	r3, r7, #6
 80017e8:	4618      	mov	r0, r3
 80017ea:	f001 f975 	bl	8002ad8 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	88fa      	ldrh	r2, [r7, #6]
 80017f2:	fb02 f303 	mul.w	r3, r2, r3
 80017f6:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	88fa      	ldrh	r2, [r7, #6]
 80017fc:	fb02 f303 	mul.w	r3, r2, r3
 8001800:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	88fa      	ldrh	r2, [r7, #6]
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 800180c:	f107 030c 	add.w	r3, r7, #12
 8001810:	4618      	mov	r0, r3
 8001812:	f002 ff09 	bl	8004628 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 8001816:	2300      	movs	r3, #0
 8001818:	e001      	b.n	800181e <run_self_test+0xca>
        return -1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800181e:	4618      	mov	r0, r3
 8001820:	3728      	adds	r7, #40	@ 0x28
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 800182e:	463b      	mov	r3, r7
 8001830:	4618      	mov	r0, r3
 8001832:	f000 fb2d 	bl	8001e90 <mpu_init>
 8001836:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d002      	beq.n	8001844 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295
 8001842:	e067      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8001844:	2078      	movs	r0, #120	@ 0x78
 8001846:	f001 f9e7 	bl	8002c18 <mpu_set_sensors>
 800184a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 8001852:	f06f 0301 	mvn.w	r3, #1
 8001856:	e05d      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8001858:	2078      	movs	r0, #120	@ 0x78
 800185a:	f001 f98b 	bl	8002b74 <mpu_configure_fifo>
 800185e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d002      	beq.n	800186c <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8001866:	f06f 0302 	mvn.w	r3, #2
 800186a:	e053      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 800186c:	2064      	movs	r0, #100	@ 0x64
 800186e:	f001 f889 	bl	8002984 <mpu_set_sample_rate>
 8001872:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d002      	beq.n	8001880 <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 800187a:	f06f 0303 	mvn.w	r3, #3
 800187e:	e049      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //DMP
    ret = dmp_load_motion_driver_firmware();
 8001880:	f002 fccc 	bl	800421c <dmp_load_motion_driver_firmware>
 8001884:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d002      	beq.n	8001892 <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 800188c:	f06f 0304 	mvn.w	r3, #4
 8001890:	e040      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 8001892:	4822      	ldr	r0, [pc, #136]	@ (800191c <MPU6050_DMP_init+0xf4>)
 8001894:	f7ff ff36 	bl	8001704 <inv_orientation_matrix_to_scalar>
 8001898:	4603      	mov	r3, r0
 800189a:	4618      	mov	r0, r3
 800189c:	f002 fcce 	bl	800423c <dmp_set_orientation>
 80018a0:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 80018a8:	f06f 0305 	mvn.w	r3, #5
 80018ac:	e032      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //DMP
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 80018ae:	f240 1073 	movw	r0, #371	@ 0x173
 80018b2:	f003 fa3d 	bl	8004d30 <dmp_enable_feature>
 80018b6:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 80018be:	f06f 0306 	mvn.w	r3, #6
 80018c2:	e027      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 80018c4:	2064      	movs	r0, #100	@ 0x64
 80018c6:	f002 ffb5 	bl	8004834 <dmp_set_fifo_rate>
 80018ca:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 80018d2:	f06f 0307 	mvn.w	r3, #7
 80018d6:	e01d      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //
    ret = run_self_test();
 80018d8:	f7ff ff3c 	bl	8001754 <run_self_test>
 80018dc:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d002      	beq.n	80018ea <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 80018e4:	f06f 0308 	mvn.w	r3, #8
 80018e8:	e014      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }
    //DMP
    ret = mpu_set_dmp_state(1);
 80018ea:	2001      	movs	r0, #1
 80018ec:	f002 fc30 	bl	8004150 <mpu_set_dmp_state>
 80018f0:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d002      	beq.n	80018fe <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 80018f8:	f06f 0309 	mvn.w	r3, #9
 80018fc:	e00a      	b.n	8001914 <MPU6050_DMP_init+0xec>
    }

    //  XPQH 2025.10.9
    ret = mpu_set_lpf(98);
 80018fe:	2062      	movs	r0, #98	@ 0x62
 8001900:	f000 ffce 	bl	80028a0 <mpu_set_lpf>
 8001904:	6078      	str	r0, [r7, #4]
    if(ret != 0){
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d002      	beq.n	8001912 <MPU6050_DMP_init+0xea>

    	return ERROR_DMP_STATE;
 800190c:	f06f 0309 	mvn.w	r3, #9
 8001910:	e000      	b.n	8001914 <MPU6050_DMP_init+0xec>

    }

    return 0;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000000 	.word	0x20000000

08001920 <MPU6050_DMP_Get_Date>:

int MPU6050_DMP_Get_Date(float *pitch, float *roll, float *yaw)
{
 8001920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001922:	b095      	sub	sp, #84	@ 0x54
 8001924:	af02      	add	r7, sp, #8
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;
 800192c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001930:	647b      	str	r3, [r7, #68]	@ 0x44
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	643b      	str	r3, [r7, #64]	@ 0x40
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	63bb      	str	r3, [r7, #56]	@ 0x38
    short accel[3];
    long quat[4];
    unsigned long timestamp;
    short sensors;
    unsigned char more;
    if(dmp_read_fifo(gyro, accel, quat, &timestamp, &sensors, &more))
 8001944:	f107 0414 	add.w	r4, r7, #20
 8001948:	f107 0218 	add.w	r2, r7, #24
 800194c:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001950:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001954:	f107 0311 	add.w	r3, r7, #17
 8001958:	9301      	str	r3, [sp, #4]
 800195a:	f107 0312 	add.w	r3, r7, #18
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	4623      	mov	r3, r4
 8001962:	f003 fbcf 	bl	8005104 <dmp_read_fifo>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <MPU6050_DMP_Get_Date+0x52>
    {
        return -1;
 800196c:	f04f 33ff 	mov.w	r3, #4294967295
 8001970:	e11c      	b.n	8001bac <MPU6050_DMP_Get_Date+0x28c>
    }

    if(sensors & INV_WXYZ_QUAT)
 8001972:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001976:	b29b      	uxth	r3, r3
 8001978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 8114 	beq.w	8001baa <MPU6050_DMP_Get_Date+0x28a>
    {
        q0 = quat[0] / Q30;
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff fa15 	bl	8000db4 <__aeabi_i2f>
 800198a:	4603      	mov	r3, r0
 800198c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fb17 	bl	8000fc4 <__aeabi_fdiv>
 8001996:	4603      	mov	r3, r0
 8001998:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / Q30;
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fa09 	bl	8000db4 <__aeabi_i2f>
 80019a2:	4603      	mov	r3, r0
 80019a4:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fb0b 	bl	8000fc4 <__aeabi_fdiv>
 80019ae:	4603      	mov	r3, r0
 80019b0:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / Q30;
 80019b2:	6a3b      	ldr	r3, [r7, #32]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff f9fd 	bl	8000db4 <__aeabi_i2f>
 80019ba:	4603      	mov	r3, r0
 80019bc:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff faff 	bl	8000fc4 <__aeabi_fdiv>
 80019c6:	4603      	mov	r3, r0
 80019c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / Q30;
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff f9f1 	bl	8000db4 <__aeabi_i2f>
 80019d2:	4603      	mov	r3, r0
 80019d4:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff faf3 	bl	8000fc4 <__aeabi_fdiv>
 80019de:	4603      	mov	r3, r0
 80019e0:	63bb      	str	r3, [r7, #56]	@ 0x38

        *pitch = asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3; // pitch
 80019e2:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80019e6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80019e8:	f7ff fa38 	bl	8000e5c <__aeabi_fmul>
 80019ec:	4603      	mov	r3, r0
 80019ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fa33 	bl	8000e5c <__aeabi_fmul>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461c      	mov	r4, r3
 80019fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019fc:	4619      	mov	r1, r3
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff f924 	bl	8000c4c <__addsf3>
 8001a04:	4603      	mov	r3, r0
 8001a06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fa27 	bl	8000e5c <__aeabi_fmul>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	4619      	mov	r1, r3
 8001a12:	4620      	mov	r0, r4
 8001a14:	f7ff f91a 	bl	8000c4c <__addsf3>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fd70 	bl	8000500 <__aeabi_f2d>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	f00c ffea 	bl	800ea00 <asin>
 8001a2c:	a362      	add	r3, pc, #392	@ (adr r3, 8001bb8 <MPU6050_DMP_Get_Date+0x298>)
 8001a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a32:	f7fe fdbd 	bl	80005b0 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f7ff f8af 	bl	8000ba0 <__aeabi_d2f>
 8001a42:	4602      	mov	r2, r0
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	601a      	str	r2, [r3, #0]
        *roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3; // roll
 8001a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff f8fd 	bl	8000c4c <__addsf3>
 8001a52:	4603      	mov	r3, r0
 8001a54:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff fa00 	bl	8000e5c <__aeabi_fmul>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	461c      	mov	r4, r3
 8001a60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a62:	4619      	mov	r1, r3
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff f8f1 	bl	8000c4c <__addsf3>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff f9f4 	bl	8000e5c <__aeabi_fmul>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4619      	mov	r1, r3
 8001a78:	4620      	mov	r0, r4
 8001a7a:	f7ff f8e7 	bl	8000c4c <__addsf3>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7fe fd3d 	bl	8000500 <__aeabi_f2d>
 8001a86:	4604      	mov	r4, r0
 8001a88:	460d      	mov	r5, r1
 8001a8a:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8001a8e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001a90:	f7ff f9e4 	bl	8000e5c <__aeabi_fmul>
 8001a94:	4603      	mov	r3, r0
 8001a96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff f9df 	bl	8000e5c <__aeabi_fmul>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461e      	mov	r6, r3
 8001aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff f8d0 	bl	8000c4c <__addsf3>
 8001aac:	4603      	mov	r3, r0
 8001aae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff f9d3 	bl	8000e5c <__aeabi_fmul>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4630      	mov	r0, r6
 8001abc:	f7ff f8c4 	bl	8000c48 <__aeabi_fsub>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff f8c0 	bl	8000c4c <__addsf3>
 8001acc:	4603      	mov	r3, r0
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fd16 	bl	8000500 <__aeabi_f2d>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4620      	mov	r0, r4
 8001ada:	4629      	mov	r1, r5
 8001adc:	f00c ffb8 	bl	800ea50 <atan2>
 8001ae0:	a335      	add	r3, pc, #212	@ (adr r3, 8001bb8 <MPU6050_DMP_Get_Date+0x298>)
 8001ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae6:	f7fe fd63 	bl	80005b0 <__aeabi_dmul>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7ff f855 	bl	8000ba0 <__aeabi_d2f>
 8001af6:	4602      	mov	r2, r0
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	601a      	str	r2, [r3, #0]
        *yaw = atan2(2 * (q0 * q3 + q1 * q2), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3) * 57.3; // yaw
 8001afc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001afe:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001b00:	f7ff f9ac 	bl	8000e5c <__aeabi_fmul>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461c      	mov	r4, r3
 8001b08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b0a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001b0c:	f7ff f9a6 	bl	8000e5c <__aeabi_fmul>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4619      	mov	r1, r3
 8001b14:	4620      	mov	r0, r4
 8001b16:	f7ff f899 	bl	8000c4c <__addsf3>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff f894 	bl	8000c4c <__addsf3>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7fe fcea 	bl	8000500 <__aeabi_f2d>
 8001b2c:	4604      	mov	r4, r0
 8001b2e:	460d      	mov	r5, r1
 8001b30:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001b32:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001b34:	f7ff f992 	bl	8000e5c <__aeabi_fmul>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461e      	mov	r6, r3
 8001b3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b3e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001b40:	f7ff f98c 	bl	8000e5c <__aeabi_fmul>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4619      	mov	r1, r3
 8001b48:	4630      	mov	r0, r6
 8001b4a:	f7ff f87f 	bl	8000c4c <__addsf3>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	461e      	mov	r6, r3
 8001b52:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b54:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001b56:	f7ff f981 	bl	8000e5c <__aeabi_fmul>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4630      	mov	r0, r6
 8001b60:	f7ff f872 	bl	8000c48 <__aeabi_fsub>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461e      	mov	r6, r3
 8001b68:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001b6a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001b6c:	f7ff f976 	bl	8000e5c <__aeabi_fmul>
 8001b70:	4603      	mov	r3, r0
 8001b72:	4619      	mov	r1, r3
 8001b74:	4630      	mov	r0, r6
 8001b76:	f7ff f867 	bl	8000c48 <__aeabi_fsub>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe fcbf 	bl	8000500 <__aeabi_f2d>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4620      	mov	r0, r4
 8001b88:	4629      	mov	r1, r5
 8001b8a:	f00c ff61 	bl	800ea50 <atan2>
 8001b8e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001bb8 <MPU6050_DMP_Get_Date+0x298>)
 8001b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b94:	f7fe fd0c 	bl	80005b0 <__aeabi_dmul>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f7fe fffe 	bl	8000ba0 <__aeabi_d2f>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	601a      	str	r2, [r3, #0]
    }

    return 0;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	374c      	adds	r7, #76	@ 0x4c
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bb4:	f3af 8000 	nop.w
 8001bb8:	66666666 	.word	0x66666666
 8001bbc:	404ca666 	.word	0x404ca666

08001bc0 <MPU6050_Get_Gyro>:

// 		XPQH_2025.10.9
// 
int MPU6050_Get_Gyro( volatile float *gyro_x,  volatile float *gyro_y,  volatile float *gyro_z)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
    short raw_gyro[3];
    unsigned long timestamp;
    float gyro_sens;

    // 
    if (mpu_get_gyro_reg(raw_gyro, &timestamp) != 0) {
 8001bcc:	f107 0214 	add.w	r2, r7, #20
 8001bd0:	f107 0318 	add.w	r3, r7, #24
 8001bd4:	4611      	mov	r1, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 fb1c 	bl	8002214 <mpu_get_gyro_reg>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d002      	beq.n	8001be8 <MPU6050_Get_Gyro+0x28>
        return -1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	e038      	b.n	8001c5a <MPU6050_Get_Gyro+0x9a>
    }

    // 
    if (mpu_get_gyro_sens(&gyro_sens) != 0) {
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	4618      	mov	r0, r3
 8001bee:	f000 ff3b 	bl	8002a68 <mpu_get_gyro_sens>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d002      	beq.n	8001bfe <MPU6050_Get_Gyro+0x3e>
        return -1;
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfc:	e02d      	b.n	8001c5a <MPU6050_Get_Gyro+0x9a>
    }

    // dps
    *gyro_x = raw_gyro[0] / gyro_sens;
 8001bfe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff f8d6 	bl	8000db4 <__aeabi_i2f>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	f7ff f9d8 	bl	8000fc4 <__aeabi_fdiv>
 8001c14:	4603      	mov	r3, r0
 8001c16:	461a      	mov	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	601a      	str	r2, [r3, #0]
    *gyro_y = raw_gyro[1] / gyro_sens;
 8001c1c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff f8c7 	bl	8000db4 <__aeabi_i2f>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	f7ff f9c9 	bl	8000fc4 <__aeabi_fdiv>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	601a      	str	r2, [r3, #0]
    *gyro_z = raw_gyro[2] / gyro_sens;
 8001c3a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff f8b8 	bl	8000db4 <__aeabi_i2f>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	f7ff f9ba 	bl	8000fc4 <__aeabi_fdiv>
 8001c50:	4603      	mov	r3, r0
 8001c52:	461a      	mov	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	601a      	str	r2, [r3, #0]

	return 0;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3720      	adds	r7, #32
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	4a19      	ldr	r2, [pc, #100]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c70:	f043 0310 	orr.w	r3, r3, #16
 8001c74:	6193      	str	r3, [r2, #24]
 8001c76:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	f003 0310 	and.w	r3, r3, #16
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c82:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	4a13      	ldr	r2, [pc, #76]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c88:	f043 0320 	orr.w	r3, r3, #32
 8001c8c:	6193      	str	r3, [r2, #24]
 8001c8e:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	f003 0320 	and.w	r3, r3, #32
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6193      	str	r3, [r2, #24]
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	4b08      	ldr	r3, [pc, #32]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	4a07      	ldr	r2, [pc, #28]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001cb8:	f043 0308 	orr.w	r3, r3, #8
 8001cbc:	6193      	str	r3, [r2, #24]
 8001cbe:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <MX_GPIO_Init+0x70>)
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	603b      	str	r3, [r7, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]

}
 8001cca:	bf00      	nop
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001cdc:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001cde:	4a13      	ldr	r2, [pc, #76]	@ (8001d2c <MX_I2C2_Init+0x54>)
 8001ce0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001ce2:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001ce4:	4a12      	ldr	r2, [pc, #72]	@ (8001d30 <MX_I2C2_Init+0x58>)
 8001ce6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001cee:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001cf6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cfa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001d02:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d08:	4b07      	ldr	r3, [pc, #28]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d0e:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d14:	4804      	ldr	r0, [pc, #16]	@ (8001d28 <MX_I2C2_Init+0x50>)
 8001d16:	f005 f963 	bl	8006fe0 <HAL_I2C_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001d20:	f003 ff62 	bl	8005be8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200002a4 	.word	0x200002a4
 8001d2c:	40005800 	.word	0x40005800
 8001d30:	000186a0 	.word	0x000186a0

08001d34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a16      	ldr	r2, [pc, #88]	@ (8001da8 <HAL_I2C_MspInit+0x74>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d124      	bne.n	8001d9e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d54:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <HAL_I2C_MspInit+0x78>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4a14      	ldr	r2, [pc, #80]	@ (8001dac <HAL_I2C_MspInit+0x78>)
 8001d5a:	f043 0308 	orr.w	r3, r3, #8
 8001d5e:	6193      	str	r3, [r2, #24]
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <HAL_I2C_MspInit+0x78>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f003 0308 	and.w	r3, r3, #8
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d6c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d72:	2312      	movs	r3, #18
 8001d74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d76:	2303      	movs	r3, #3
 8001d78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7a:	f107 0310 	add.w	r3, r7, #16
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <HAL_I2C_MspInit+0x7c>)
 8001d82:	f004 ff99 	bl	8006cb8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d86:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <HAL_I2C_MspInit+0x78>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	4a08      	ldr	r2, [pc, #32]	@ (8001dac <HAL_I2C_MspInit+0x78>)
 8001d8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d90:	61d3      	str	r3, [r2, #28]
 8001d92:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <HAL_I2C_MspInit+0x78>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001d9e:	bf00      	nop
 8001da0:	3720      	adds	r7, #32
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40005800 	.word	0x40005800
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40010c00 	.word	0x40010c00

08001db4 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af04      	add	r7, sp, #16
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8001dbe:	4b32      	ldr	r3, [pc, #200]	@ (8001e88 <set_int_enable+0xd4>)
 8001dc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d025      	beq.n	8001e14 <set_int_enable+0x60>
        if (enable)
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d002      	beq.n	8001dd4 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	73fb      	strb	r3, [r7, #15]
 8001dd2:	e001      	b.n	8001dd8 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e88 <set_int_enable+0xd4>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	4619      	mov	r1, r3
 8001de0:	4b29      	ldr	r3, [pc, #164]	@ (8001e88 <set_int_enable+0xd4>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	7c5b      	ldrb	r3, [r3, #17]
 8001de6:	461a      	mov	r2, r3
 8001de8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dec:	9302      	str	r3, [sp, #8]
 8001dee:	2301      	movs	r3, #1
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	f107 030f 	add.w	r3, r7, #15
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	2301      	movs	r3, #1
 8001dfa:	4824      	ldr	r0, [pc, #144]	@ (8001e8c <set_int_enable+0xd8>)
 8001dfc:	f005 fa34 	bl	8007268 <HAL_I2C_Mem_Write>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <set_int_enable+0x58>
            return -1;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	e039      	b.n	8001e80 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001e0c:	7bfa      	ldrb	r2, [r7, #15]
 8001e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001e88 <set_int_enable+0xd4>)
 8001e10:	745a      	strb	r2, [r3, #17]
 8001e12:	e034      	b.n	8001e7e <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 8001e14:	4b1c      	ldr	r3, [pc, #112]	@ (8001e88 <set_int_enable+0xd4>)
 8001e16:	7a9b      	ldrb	r3, [r3, #10]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d102      	bne.n	8001e22 <set_int_enable+0x6e>
            return -1;
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e20:	e02e      	b.n	8001e80 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d005      	beq.n	8001e34 <set_int_enable+0x80>
 8001e28:	4b17      	ldr	r3, [pc, #92]	@ (8001e88 <set_int_enable+0xd4>)
 8001e2a:	7c5b      	ldrb	r3, [r3, #17]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <set_int_enable+0x80>
            return 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	e025      	b.n	8001e80 <set_int_enable+0xcc>
        if (enable)
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d002      	beq.n	8001e40 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	73fb      	strb	r3, [r7, #15]
 8001e3e:	e001      	b.n	8001e44 <set_int_enable+0x90>
        else
            tmp = 0x00;
 8001e40:	2300      	movs	r3, #0
 8001e42:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001e44:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <set_int_enable+0xd4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <set_int_enable+0xd4>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	7c5b      	ldrb	r3, [r3, #17]
 8001e52:	461a      	mov	r2, r3
 8001e54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e58:	9302      	str	r3, [sp, #8]
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	f107 030f 	add.w	r3, r7, #15
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	2301      	movs	r3, #1
 8001e66:	4809      	ldr	r0, [pc, #36]	@ (8001e8c <set_int_enable+0xd8>)
 8001e68:	f005 f9fe 	bl	8007268 <HAL_I2C_Mem_Write>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d002      	beq.n	8001e78 <set_int_enable+0xc4>
            return -1;
 8001e72:	f04f 33ff 	mov.w	r3, #4294967295
 8001e76:	e003      	b.n	8001e80 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8001e78:	7bfa      	ldrb	r2, [r7, #15]
 8001e7a:	4b03      	ldr	r3, [pc, #12]	@ (8001e88 <set_int_enable+0xd4>)
 8001e7c:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	2000000c 	.word	0x2000000c
 8001e8c:	200002a4 	.word	0x200002a4

08001e90 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b088      	sub	sp, #32
 8001e94:	af04      	add	r7, sp, #16
 8001e96:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001e98:	2380      	movs	r3, #128	@ 0x80
 8001e9a:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001e9c:	4b91      	ldr	r3, [pc, #580]	@ (80020e4 <mpu_init+0x254>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4b8f      	ldr	r3, [pc, #572]	@ (80020e4 <mpu_init+0x254>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	7d5b      	ldrb	r3, [r3, #21]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eb0:	9302      	str	r3, [sp, #8]
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	9301      	str	r3, [sp, #4]
 8001eb6:	f107 0308 	add.w	r3, r7, #8
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	488a      	ldr	r0, [pc, #552]	@ (80020e8 <mpu_init+0x258>)
 8001ec0:	f005 f9d2 	bl	8007268 <HAL_I2C_Mem_Write>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d002      	beq.n	8001ed0 <mpu_init+0x40>
        return -1;
 8001eca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ece:	e104      	b.n	80020da <mpu_init+0x24a>
    delay_ms(100);
 8001ed0:	2064      	movs	r0, #100	@ 0x64
 8001ed2:	f004 fc7d 	bl	80067d0 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001eda:	4b82      	ldr	r3, [pc, #520]	@ (80020e4 <mpu_init+0x254>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4b80      	ldr	r3, [pc, #512]	@ (80020e4 <mpu_init+0x254>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	7d5b      	ldrb	r3, [r3, #21]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eee:	9302      	str	r3, [sp, #8]
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	f107 0308 	add.w	r3, r7, #8
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	2301      	movs	r3, #1
 8001efc:	487a      	ldr	r0, [pc, #488]	@ (80020e8 <mpu_init+0x258>)
 8001efe:	f005 f9b3 	bl	8007268 <HAL_I2C_Mem_Write>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <mpu_init+0x7e>
        return -1;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0c:	e0e5      	b.n	80020da <mpu_init+0x24a>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001f0e:	4b75      	ldr	r3, [pc, #468]	@ (80020e4 <mpu_init+0x254>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	4619      	mov	r1, r3
 8001f16:	4b73      	ldr	r3, [pc, #460]	@ (80020e4 <mpu_init+0x254>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	7e5b      	ldrb	r3, [r3, #25]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f22:	9302      	str	r3, [sp, #8]
 8001f24:	2306      	movs	r3, #6
 8001f26:	9301      	str	r3, [sp, #4]
 8001f28:	f107 0308 	add.w	r3, r7, #8
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	2301      	movs	r3, #1
 8001f30:	486d      	ldr	r0, [pc, #436]	@ (80020e8 <mpu_init+0x258>)
 8001f32:	f005 fa93 	bl	800745c <HAL_I2C_Mem_Read>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <mpu_init+0xb2>
        return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	e0cb      	b.n	80020da <mpu_init+0x24a>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001f42:	7b7b      	ldrb	r3, [r7, #13]
 8001f44:	b25b      	sxtb	r3, r3
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	b25b      	sxtb	r3, r3
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	b25a      	sxtb	r2, r3
 8001f50:	7afb      	ldrb	r3, [r7, #11]
 8001f52:	b25b      	sxtb	r3, r3
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	b25b      	sxtb	r3, r3
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 8001f62:	7a7b      	ldrb	r3, [r7, #9]
 8001f64:	b25b      	sxtb	r3, r3
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 8001f72:	7bfb      	ldrb	r3, [r7, #15]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d010      	beq.n	8001f9a <mpu_init+0x10a>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d103      	bne.n	8001f86 <mpu_init+0xf6>
            st.chip_cfg.accel_half = 1;
 8001f7e:	4b59      	ldr	r3, [pc, #356]	@ (80020e4 <mpu_init+0x254>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	74da      	strb	r2, [r3, #19]
 8001f84:	e037      	b.n	8001ff6 <mpu_init+0x166>
        else if (rev == 2)
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d103      	bne.n	8001f94 <mpu_init+0x104>
            st.chip_cfg.accel_half = 0;
 8001f8c:	4b55      	ldr	r3, [pc, #340]	@ (80020e4 <mpu_init+0x254>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	74da      	strb	r2, [r3, #19]
 8001f92:	e030      	b.n	8001ff6 <mpu_init+0x166>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	e09f      	b.n	80020da <mpu_init+0x24a>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 8001f9a:	4b52      	ldr	r3, [pc, #328]	@ (80020e4 <mpu_init+0x254>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4b50      	ldr	r3, [pc, #320]	@ (80020e4 <mpu_init+0x254>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	78db      	ldrb	r3, [r3, #3]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fae:	9302      	str	r3, [sp, #8]
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	9301      	str	r3, [sp, #4]
 8001fb4:	f107 0308 	add.w	r3, r7, #8
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2301      	movs	r3, #1
 8001fbc:	484a      	ldr	r0, [pc, #296]	@ (80020e8 <mpu_init+0x258>)
 8001fbe:	f005 fa4d 	bl	800745c <HAL_I2C_Mem_Read>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d002      	beq.n	8001fce <mpu_init+0x13e>
            return -1;
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fcc:	e085      	b.n	80020da <mpu_init+0x24a>
        rev = data[0] & 0x0F;
 8001fce:	7a3b      	ldrb	r3, [r7, #8]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <mpu_init+0x152>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 8001fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe0:	e07b      	b.n	80020da <mpu_init+0x24a>
        } else if (rev == 4) {
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d103      	bne.n	8001ff0 <mpu_init+0x160>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80020e4 <mpu_init+0x254>)
 8001fea:	2201      	movs	r2, #1
 8001fec:	74da      	strb	r2, [r3, #19]
 8001fee:	e002      	b.n	8001ff6 <mpu_init+0x166>
        } else
            st.chip_cfg.accel_half = 0;
 8001ff0:	4b3c      	ldr	r3, [pc, #240]	@ (80020e4 <mpu_init+0x254>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	@ (80020e4 <mpu_init+0x254>)
 8001ff8:	22ff      	movs	r2, #255	@ 0xff
 8001ffa:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001ffc:	4b39      	ldr	r3, [pc, #228]	@ (80020e4 <mpu_init+0x254>)
 8001ffe:	22ff      	movs	r2, #255	@ 0xff
 8002000:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002002:	4b38      	ldr	r3, [pc, #224]	@ (80020e4 <mpu_init+0x254>)
 8002004:	22ff      	movs	r2, #255	@ 0xff
 8002006:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8002008:	4b36      	ldr	r3, [pc, #216]	@ (80020e4 <mpu_init+0x254>)
 800200a:	22ff      	movs	r2, #255	@ 0xff
 800200c:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800200e:	4b35      	ldr	r3, [pc, #212]	@ (80020e4 <mpu_init+0x254>)
 8002010:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002014:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8002016:	4b33      	ldr	r3, [pc, #204]	@ (80020e4 <mpu_init+0x254>)
 8002018:	22ff      	movs	r2, #255	@ 0xff
 800201a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 800201c:	4b31      	ldr	r3, [pc, #196]	@ (80020e4 <mpu_init+0x254>)
 800201e:	22ff      	movs	r2, #255	@ 0xff
 8002020:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002022:	4b30      	ldr	r3, [pc, #192]	@ (80020e4 <mpu_init+0x254>)
 8002024:	2201      	movs	r2, #1
 8002026:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8002028:	4b2e      	ldr	r3, [pc, #184]	@ (80020e4 <mpu_init+0x254>)
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8002030:	4b2c      	ldr	r3, [pc, #176]	@ (80020e4 <mpu_init+0x254>)
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8002038:	4b2a      	ldr	r3, [pc, #168]	@ (80020e4 <mpu_init+0x254>)
 800203a:	2200      	movs	r2, #0
 800203c:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 800203e:	4b29      	ldr	r3, [pc, #164]	@ (80020e4 <mpu_init+0x254>)
 8002040:	2200      	movs	r2, #0
 8002042:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8002044:	220c      	movs	r2, #12
 8002046:	2100      	movs	r1, #0
 8002048:	4828      	ldr	r0, [pc, #160]	@ (80020ec <mpu_init+0x25c>)
 800204a:	f009 f90c 	bl	800b266 <memset>
    st.chip_cfg.dmp_on = 0;
 800204e:	4b25      	ldr	r3, [pc, #148]	@ (80020e4 <mpu_init+0x254>)
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8002056:	4b23      	ldr	r3, [pc, #140]	@ (80020e4 <mpu_init+0x254>)
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 800205e:	4b21      	ldr	r3, [pc, #132]	@ (80020e4 <mpu_init+0x254>)
 8002060:	2200      	movs	r2, #0
 8002062:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 8002064:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002068:	f000 fad2 	bl	8002610 <mpu_set_gyro_fsr>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <mpu_init+0x1e8>
        return -1;
 8002072:	f04f 33ff 	mov.w	r3, #4294967295
 8002076:	e030      	b.n	80020da <mpu_init+0x24a>
    if (mpu_set_accel_fsr(2))
 8002078:	2002      	movs	r0, #2
 800207a:	f000 fb63 	bl	8002744 <mpu_set_accel_fsr>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d002      	beq.n	800208a <mpu_init+0x1fa>
        return -1;
 8002084:	f04f 33ff 	mov.w	r3, #4294967295
 8002088:	e027      	b.n	80020da <mpu_init+0x24a>
    if (mpu_set_lpf(42))
 800208a:	202a      	movs	r0, #42	@ 0x2a
 800208c:	f000 fc08 	bl	80028a0 <mpu_set_lpf>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d002      	beq.n	800209c <mpu_init+0x20c>
        return -1;
 8002096:	f04f 33ff 	mov.w	r3, #4294967295
 800209a:	e01e      	b.n	80020da <mpu_init+0x24a>
    if (mpu_set_sample_rate(50))
 800209c:	2032      	movs	r0, #50	@ 0x32
 800209e:	f000 fc71 	bl	8002984 <mpu_set_sample_rate>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <mpu_init+0x21e>
        return -1;
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295
 80020ac:	e015      	b.n	80020da <mpu_init+0x24a>
    if (mpu_configure_fifo(0))
 80020ae:	2000      	movs	r0, #0
 80020b0:	f000 fd60 	bl	8002b74 <mpu_configure_fifo>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <mpu_init+0x230>
        return -1;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	e00c      	b.n	80020da <mpu_init+0x24a>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 80020c0:	2000      	movs	r0, #0
 80020c2:	f000 fedf 	bl	8002e84 <mpu_set_bypass>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <mpu_init+0x242>
        return -1;
 80020cc:	f04f 33ff 	mov.w	r3, #4294967295
 80020d0:	e003      	b.n	80020da <mpu_init+0x24a>
#endif

    mpu_set_sensors(0);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f000 fda0 	bl	8002c18 <mpu_set_sensors>
    return 0;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	2000000c 	.word	0x2000000c
 80020e8:	200002a4 	.word	0x200002a4
 80020ec:	20000022 	.word	0x20000022

080020f0 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af04      	add	r7, sp, #16
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	2b28      	cmp	r3, #40	@ 0x28
 80020fe:	d902      	bls.n	8002106 <mpu_lp_accel_mode+0x16>
        return -1;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
 8002104:	e07d      	b.n	8002202 <mpu_lp_accel_mode+0x112>

    if (!rate) {
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d125      	bne.n	8002158 <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 800210c:	2000      	movs	r0, #0
 800210e:	f000 ffb7 	bl	8003080 <mpu_set_int_latched>
        tmp[0] = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8002116:	2307      	movs	r3, #7
 8002118:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800211a:	4b3c      	ldr	r3, [pc, #240]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	4619      	mov	r1, r3
 8002122:	4b3a      	ldr	r3, [pc, #232]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	7d5b      	ldrb	r3, [r3, #21]
 8002128:	461a      	mov	r2, r3
 800212a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800212e:	9302      	str	r3, [sp, #8]
 8002130:	2302      	movs	r3, #2
 8002132:	9301      	str	r3, [sp, #4]
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	2301      	movs	r3, #1
 800213c:	4834      	ldr	r0, [pc, #208]	@ (8002210 <mpu_lp_accel_mode+0x120>)
 800213e:	f005 f893 	bl	8007268 <HAL_I2C_Mem_Write>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d002      	beq.n	800214e <mpu_lp_accel_mode+0x5e>
            return -1;
 8002148:	f04f 33ff 	mov.w	r3, #4294967295
 800214c:	e059      	b.n	8002202 <mpu_lp_accel_mode+0x112>
        st.chip_cfg.lp_accel_mode = 0;
 800214e:	4b2f      	ldr	r3, [pc, #188]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 8002150:	2200      	movs	r2, #0
 8002152:	751a      	strb	r2, [r3, #20]
        return 0;
 8002154:	2300      	movs	r3, #0
 8002156:	e054      	b.n	8002202 <mpu_lp_accel_mode+0x112>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8002158:	2001      	movs	r0, #1
 800215a:	f000 ff91 	bl	8003080 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 800215e:	2320      	movs	r3, #32
 8002160:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d105      	bne.n	8002174 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 8002168:	2300      	movs	r3, #0
 800216a:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 800216c:	2005      	movs	r0, #5
 800216e:	f000 fb97 	bl	80028a0 <mpu_set_lpf>
 8002172:	e016      	b.n	80021a2 <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	2b05      	cmp	r3, #5
 8002178:	d805      	bhi.n	8002186 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 800217a:	2301      	movs	r3, #1
 800217c:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 800217e:	2005      	movs	r0, #5
 8002180:	f000 fb8e 	bl	80028a0 <mpu_set_lpf>
 8002184:	e00d      	b.n	80021a2 <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	2b14      	cmp	r3, #20
 800218a:	d805      	bhi.n	8002198 <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 800218c:	2302      	movs	r3, #2
 800218e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8002190:	200a      	movs	r0, #10
 8002192:	f000 fb85 	bl	80028a0 <mpu_set_lpf>
 8002196:	e004      	b.n	80021a2 <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8002198:	2303      	movs	r3, #3
 800219a:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 800219c:	2014      	movs	r0, #20
 800219e:	f000 fb7f 	bl	80028a0 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80021a2:	7b7b      	ldrb	r3, [r7, #13]
 80021a4:	b25b      	sxtb	r3, r3
 80021a6:	019b      	lsls	r3, r3, #6
 80021a8:	b25b      	sxtb	r3, r3
 80021aa:	f043 0307 	orr.w	r3, r3, #7
 80021ae:	b25b      	sxtb	r3, r3
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80021b4:	4b15      	ldr	r3, [pc, #84]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	4619      	mov	r1, r3
 80021bc:	4b13      	ldr	r3, [pc, #76]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	7d5b      	ldrb	r3, [r3, #21]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021c8:	9302      	str	r3, [sp, #8]
 80021ca:	2302      	movs	r3, #2
 80021cc:	9301      	str	r3, [sp, #4]
 80021ce:	f107 030c 	add.w	r3, r7, #12
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	2301      	movs	r3, #1
 80021d6:	480e      	ldr	r0, [pc, #56]	@ (8002210 <mpu_lp_accel_mode+0x120>)
 80021d8:	f005 f846 	bl	8007268 <HAL_I2C_Mem_Write>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d002      	beq.n	80021e8 <mpu_lp_accel_mode+0xf8>
        return -1;
 80021e2:	f04f 33ff 	mov.w	r3, #4294967295
 80021e6:	e00c      	b.n	8002202 <mpu_lp_accel_mode+0x112>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80021e8:	4b08      	ldr	r3, [pc, #32]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 80021ea:	2208      	movs	r2, #8
 80021ec:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 80021ee:	4b07      	ldr	r3, [pc, #28]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 80021f4:	4b05      	ldr	r3, [pc, #20]	@ (800220c <mpu_lp_accel_mode+0x11c>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 80021fa:	2000      	movs	r0, #0
 80021fc:	f000 fcba 	bl	8002b74 <mpu_configure_fifo>

    return 0;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	2000000c 	.word	0x2000000c
 8002210:	200002a4 	.word	0x200002a4

08002214 <mpu_get_gyro_reg>:
 *  @param[out] data        Raw data in hardware units.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_gyro_reg(short *data, unsigned long *timestamp)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af04      	add	r7, sp, #16
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
    unsigned char tmp[6];

    if (!(st.chip_cfg.sensors & INV_XYZ_GYRO))
 800221e:	4b28      	ldr	r3, [pc, #160]	@ (80022c0 <mpu_get_gyro_reg+0xac>)
 8002220:	7a9b      	ldrb	r3, [r3, #10]
 8002222:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002226:	2b00      	cmp	r3, #0
 8002228:	d102      	bne.n	8002230 <mpu_get_gyro_reg+0x1c>
        return -1;
 800222a:	f04f 33ff 	mov.w	r3, #4294967295
 800222e:	e042      	b.n	80022b6 <mpu_get_gyro_reg+0xa2>

    if (i2c_read(st.hw->addr, st.reg->raw_gyro, 6, tmp))
 8002230:	4b23      	ldr	r3, [pc, #140]	@ (80022c0 <mpu_get_gyro_reg+0xac>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	4619      	mov	r1, r3
 8002238:	4b21      	ldr	r3, [pc, #132]	@ (80022c0 <mpu_get_gyro_reg+0xac>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	7b9b      	ldrb	r3, [r3, #14]
 800223e:	461a      	mov	r2, r3
 8002240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002244:	9302      	str	r3, [sp, #8]
 8002246:	2306      	movs	r3, #6
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	f107 0308 	add.w	r3, r7, #8
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	2301      	movs	r3, #1
 8002252:	481c      	ldr	r0, [pc, #112]	@ (80022c4 <mpu_get_gyro_reg+0xb0>)
 8002254:	f005 f902 	bl	800745c <HAL_I2C_Mem_Read>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <mpu_get_gyro_reg+0x50>
        return -1;
 800225e:	f04f 33ff 	mov.w	r3, #4294967295
 8002262:	e028      	b.n	80022b6 <mpu_get_gyro_reg+0xa2>
    data[0] = (tmp[0] << 8) | tmp[1];
 8002264:	7a3b      	ldrb	r3, [r7, #8]
 8002266:	b21b      	sxth	r3, r3
 8002268:	021b      	lsls	r3, r3, #8
 800226a:	b21a      	sxth	r2, r3
 800226c:	7a7b      	ldrb	r3, [r7, #9]
 800226e:	b21b      	sxth	r3, r3
 8002270:	4313      	orrs	r3, r2
 8002272:	b21a      	sxth	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	801a      	strh	r2, [r3, #0]
    data[1] = (tmp[2] << 8) | tmp[3];
 8002278:	7abb      	ldrb	r3, [r7, #10]
 800227a:	b21b      	sxth	r3, r3
 800227c:	021b      	lsls	r3, r3, #8
 800227e:	b219      	sxth	r1, r3
 8002280:	7afb      	ldrb	r3, [r7, #11]
 8002282:	b21a      	sxth	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3302      	adds	r3, #2
 8002288:	430a      	orrs	r2, r1
 800228a:	b212      	sxth	r2, r2
 800228c:	801a      	strh	r2, [r3, #0]
    data[2] = (tmp[4] << 8) | tmp[5];
 800228e:	7b3b      	ldrb	r3, [r7, #12]
 8002290:	b21b      	sxth	r3, r3
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	b219      	sxth	r1, r3
 8002296:	7b7b      	ldrb	r3, [r7, #13]
 8002298:	b21a      	sxth	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3304      	adds	r3, #4
 800229e:	430a      	orrs	r2, r1
 80022a0:	b212      	sxth	r2, r2
 80022a2:	801a      	strh	r2, [r3, #0]
    if (timestamp)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d004      	beq.n	80022b4 <mpu_get_gyro_reg+0xa0>
        get_ms(timestamp);
 80022aa:	f004 fa87 	bl	80067bc <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	601a      	str	r2, [r3, #0]
    return 0;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	2000000c 	.word	0x2000000c
 80022c4:	200002a4 	.word	0x200002a4

080022c8 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80022ce:	4ba2      	ldr	r3, [pc, #648]	@ (8002558 <mpu_reset_fifo+0x290>)
 80022d0:	7a9b      	ldrb	r3, [r3, #10]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <mpu_reset_fifo+0x14>
        return -1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	e15b      	b.n	8002594 <mpu_reset_fifo+0x2cc>

    data = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80022e0:	4b9d      	ldr	r3, [pc, #628]	@ (8002558 <mpu_reset_fifo+0x290>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	4619      	mov	r1, r3
 80022e8:	4b9b      	ldr	r3, [pc, #620]	@ (8002558 <mpu_reset_fifo+0x290>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	7c5b      	ldrb	r3, [r3, #17]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022f4:	9302      	str	r3, [sp, #8]
 80022f6:	2301      	movs	r3, #1
 80022f8:	9301      	str	r3, [sp, #4]
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	9300      	str	r3, [sp, #0]
 80022fe:	2301      	movs	r3, #1
 8002300:	4896      	ldr	r0, [pc, #600]	@ (800255c <mpu_reset_fifo+0x294>)
 8002302:	f004 ffb1 	bl	8007268 <HAL_I2C_Mem_Write>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d002      	beq.n	8002312 <mpu_reset_fifo+0x4a>
        return -1;
 800230c:	f04f 33ff 	mov.w	r3, #4294967295
 8002310:	e140      	b.n	8002594 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8002312:	4b91      	ldr	r3, [pc, #580]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	4b8f      	ldr	r3, [pc, #572]	@ (8002558 <mpu_reset_fifo+0x290>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	795b      	ldrb	r3, [r3, #5]
 8002320:	461a      	mov	r2, r3
 8002322:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002326:	9302      	str	r3, [sp, #8]
 8002328:	2301      	movs	r3, #1
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	1dfb      	adds	r3, r7, #7
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	2301      	movs	r3, #1
 8002332:	488a      	ldr	r0, [pc, #552]	@ (800255c <mpu_reset_fifo+0x294>)
 8002334:	f004 ff98 	bl	8007268 <HAL_I2C_Mem_Write>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <mpu_reset_fifo+0x7c>
        return -1;
 800233e:	f04f 33ff 	mov.w	r3, #4294967295
 8002342:	e127      	b.n	8002594 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002344:	4b84      	ldr	r3, [pc, #528]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	4619      	mov	r1, r3
 800234c:	4b82      	ldr	r3, [pc, #520]	@ (8002558 <mpu_reset_fifo+0x290>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	791b      	ldrb	r3, [r3, #4]
 8002352:	461a      	mov	r2, r3
 8002354:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	2301      	movs	r3, #1
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	1dfb      	adds	r3, r7, #7
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	2301      	movs	r3, #1
 8002364:	487d      	ldr	r0, [pc, #500]	@ (800255c <mpu_reset_fifo+0x294>)
 8002366:	f004 ff7f 	bl	8007268 <HAL_I2C_Mem_Write>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <mpu_reset_fifo+0xae>
        return -1;
 8002370:	f04f 33ff 	mov.w	r3, #4294967295
 8002374:	e10e      	b.n	8002594 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 8002376:	4b78      	ldr	r3, [pc, #480]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002378:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 8082 	beq.w	8002486 <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8002382:	230c      	movs	r3, #12
 8002384:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002386:	4b74      	ldr	r3, [pc, #464]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4619      	mov	r1, r3
 800238e:	4b72      	ldr	r3, [pc, #456]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	791b      	ldrb	r3, [r3, #4]
 8002394:	461a      	mov	r2, r3
 8002396:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	2301      	movs	r3, #1
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	1dfb      	adds	r3, r7, #7
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	2301      	movs	r3, #1
 80023a6:	486d      	ldr	r0, [pc, #436]	@ (800255c <mpu_reset_fifo+0x294>)
 80023a8:	f004 ff5e 	bl	8007268 <HAL_I2C_Mem_Write>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d002      	beq.n	80023b8 <mpu_reset_fifo+0xf0>
            return -1;
 80023b2:	f04f 33ff 	mov.w	r3, #4294967295
 80023b6:	e0ed      	b.n	8002594 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 80023b8:	2032      	movs	r0, #50	@ 0x32
 80023ba:	f004 fa09 	bl	80067d0 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 80023be:	23c0      	movs	r3, #192	@ 0xc0
 80023c0:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80023c2:	4b65      	ldr	r3, [pc, #404]	@ (8002558 <mpu_reset_fifo+0x290>)
 80023c4:	7a9b      	ldrb	r3, [r3, #10]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d004      	beq.n	80023d8 <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f043 0320 	orr.w	r3, r3, #32
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80023d8:	4b5f      	ldr	r3, [pc, #380]	@ (8002558 <mpu_reset_fifo+0x290>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	4619      	mov	r1, r3
 80023e0:	4b5d      	ldr	r3, [pc, #372]	@ (8002558 <mpu_reset_fifo+0x290>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	791b      	ldrb	r3, [r3, #4]
 80023e6:	461a      	mov	r2, r3
 80023e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023ec:	9302      	str	r3, [sp, #8]
 80023ee:	2301      	movs	r3, #1
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	1dfb      	adds	r3, r7, #7
 80023f4:	9300      	str	r3, [sp, #0]
 80023f6:	2301      	movs	r3, #1
 80023f8:	4858      	ldr	r0, [pc, #352]	@ (800255c <mpu_reset_fifo+0x294>)
 80023fa:	f004 ff35 	bl	8007268 <HAL_I2C_Mem_Write>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d002      	beq.n	800240a <mpu_reset_fifo+0x142>
            return -1;
 8002404:	f04f 33ff 	mov.w	r3, #4294967295
 8002408:	e0c4      	b.n	8002594 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 800240a:	4b53      	ldr	r3, [pc, #332]	@ (8002558 <mpu_reset_fifo+0x290>)
 800240c:	7c5b      	ldrb	r3, [r3, #17]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 8002412:	2302      	movs	r3, #2
 8002414:	71fb      	strb	r3, [r7, #7]
 8002416:	e001      	b.n	800241c <mpu_reset_fifo+0x154>
        else
            data = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800241c:	4b4e      	ldr	r3, [pc, #312]	@ (8002558 <mpu_reset_fifo+0x290>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	4619      	mov	r1, r3
 8002424:	4b4c      	ldr	r3, [pc, #304]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	7c5b      	ldrb	r3, [r3, #17]
 800242a:	461a      	mov	r2, r3
 800242c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002430:	9302      	str	r3, [sp, #8]
 8002432:	2301      	movs	r3, #1
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	1dfb      	adds	r3, r7, #7
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2301      	movs	r3, #1
 800243c:	4847      	ldr	r0, [pc, #284]	@ (800255c <mpu_reset_fifo+0x294>)
 800243e:	f004 ff13 	bl	8007268 <HAL_I2C_Mem_Write>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <mpu_reset_fifo+0x186>
            return -1;
 8002448:	f04f 33ff 	mov.w	r3, #4294967295
 800244c:	e0a2      	b.n	8002594 <mpu_reset_fifo+0x2cc>
        data = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8002452:	4b41      	ldr	r3, [pc, #260]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	4619      	mov	r1, r3
 800245a:	4b3f      	ldr	r3, [pc, #252]	@ (8002558 <mpu_reset_fifo+0x290>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	795b      	ldrb	r3, [r3, #5]
 8002460:	461a      	mov	r2, r3
 8002462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002466:	9302      	str	r3, [sp, #8]
 8002468:	2301      	movs	r3, #1
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	1dfb      	adds	r3, r7, #7
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2301      	movs	r3, #1
 8002472:	483a      	ldr	r0, [pc, #232]	@ (800255c <mpu_reset_fifo+0x294>)
 8002474:	f004 fef8 	bl	8007268 <HAL_I2C_Mem_Write>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 8089 	beq.w	8002592 <mpu_reset_fifo+0x2ca>
            return -1;
 8002480:	f04f 33ff 	mov.w	r3, #4294967295
 8002484:	e086      	b.n	8002594 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 8002486:	2304      	movs	r3, #4
 8002488:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800248a:	4b33      	ldr	r3, [pc, #204]	@ (8002558 <mpu_reset_fifo+0x290>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4619      	mov	r1, r3
 8002492:	4b31      	ldr	r3, [pc, #196]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	791b      	ldrb	r3, [r3, #4]
 8002498:	461a      	mov	r2, r3
 800249a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800249e:	9302      	str	r3, [sp, #8]
 80024a0:	2301      	movs	r3, #1
 80024a2:	9301      	str	r3, [sp, #4]
 80024a4:	1dfb      	adds	r3, r7, #7
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2301      	movs	r3, #1
 80024aa:	482c      	ldr	r0, [pc, #176]	@ (800255c <mpu_reset_fifo+0x294>)
 80024ac:	f004 fedc 	bl	8007268 <HAL_I2C_Mem_Write>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <mpu_reset_fifo+0x1f4>
            return -1;
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ba:	e06b      	b.n	8002594 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 80024bc:	4b26      	ldr	r3, [pc, #152]	@ (8002558 <mpu_reset_fifo+0x290>)
 80024be:	7c9b      	ldrb	r3, [r3, #18]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <mpu_reset_fifo+0x208>
 80024c4:	4b24      	ldr	r3, [pc, #144]	@ (8002558 <mpu_reset_fifo+0x290>)
 80024c6:	7a9b      	ldrb	r3, [r3, #10]
 80024c8:	f003 0301 	and.w	r3, r3, #1
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d102      	bne.n	80024d6 <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 80024d0:	2340      	movs	r3, #64	@ 0x40
 80024d2:	71fb      	strb	r3, [r7, #7]
 80024d4:	e001      	b.n	80024da <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80024d6:	2360      	movs	r3, #96	@ 0x60
 80024d8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80024da:	4b1f      	ldr	r3, [pc, #124]	@ (8002558 <mpu_reset_fifo+0x290>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002558 <mpu_reset_fifo+0x290>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	791b      	ldrb	r3, [r3, #4]
 80024e8:	461a      	mov	r2, r3
 80024ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024ee:	9302      	str	r3, [sp, #8]
 80024f0:	2301      	movs	r3, #1
 80024f2:	9301      	str	r3, [sp, #4]
 80024f4:	1dfb      	adds	r3, r7, #7
 80024f6:	9300      	str	r3, [sp, #0]
 80024f8:	2301      	movs	r3, #1
 80024fa:	4818      	ldr	r0, [pc, #96]	@ (800255c <mpu_reset_fifo+0x294>)
 80024fc:	f004 feb4 	bl	8007268 <HAL_I2C_Mem_Write>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d002      	beq.n	800250c <mpu_reset_fifo+0x244>
            return -1;
 8002506:	f04f 33ff 	mov.w	r3, #4294967295
 800250a:	e043      	b.n	8002594 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 800250c:	2032      	movs	r0, #50	@ 0x32
 800250e:	f004 f95f 	bl	80067d0 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8002512:	4b11      	ldr	r3, [pc, #68]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002514:	7c5b      	ldrb	r3, [r3, #17]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d002      	beq.n	8002520 <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 800251a:	2301      	movs	r3, #1
 800251c:	71fb      	strb	r3, [r7, #7]
 800251e:	e001      	b.n	8002524 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8002524:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <mpu_reset_fifo+0x290>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	4619      	mov	r1, r3
 800252c:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <mpu_reset_fifo+0x290>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	7c5b      	ldrb	r3, [r3, #17]
 8002532:	461a      	mov	r2, r3
 8002534:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002538:	9302      	str	r3, [sp, #8]
 800253a:	2301      	movs	r3, #1
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	1dfb      	adds	r3, r7, #7
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	2301      	movs	r3, #1
 8002544:	4805      	ldr	r0, [pc, #20]	@ (800255c <mpu_reset_fifo+0x294>)
 8002546:	f004 fe8f 	bl	8007268 <HAL_I2C_Mem_Write>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d007      	beq.n	8002560 <mpu_reset_fifo+0x298>
            return -1;
 8002550:	f04f 33ff 	mov.w	r3, #4294967295
 8002554:	e01e      	b.n	8002594 <mpu_reset_fifo+0x2cc>
 8002556:	bf00      	nop
 8002558:	2000000c 	.word	0x2000000c
 800255c:	200002a4 	.word	0x200002a4
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8002560:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <mpu_reset_fifo+0x2d4>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	4619      	mov	r1, r3
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <mpu_reset_fifo+0x2d4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	795b      	ldrb	r3, [r3, #5]
 800256e:	461a      	mov	r2, r3
 8002570:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002574:	9302      	str	r3, [sp, #8]
 8002576:	2301      	movs	r3, #1
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	4b09      	ldr	r3, [pc, #36]	@ (80025a0 <mpu_reset_fifo+0x2d8>)
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2301      	movs	r3, #1
 8002580:	4808      	ldr	r0, [pc, #32]	@ (80025a4 <mpu_reset_fifo+0x2dc>)
 8002582:	f004 fe71 	bl	8007268 <HAL_I2C_Mem_Write>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d002      	beq.n	8002592 <mpu_reset_fifo+0x2ca>
            return -1;
 800258c:	f04f 33ff 	mov.w	r3, #4294967295
 8002590:	e000      	b.n	8002594 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	2000000c 	.word	0x2000000c
 80025a0:	2000001c 	.word	0x2000001c
 80025a4:	200002a4 	.word	0x200002a4

080025a8 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 80025b0:	4b16      	ldr	r3, [pc, #88]	@ (800260c <mpu_get_gyro_fsr+0x64>)
 80025b2:	7a1b      	ldrb	r3, [r3, #8]
 80025b4:	2b03      	cmp	r3, #3
 80025b6:	d81e      	bhi.n	80025f6 <mpu_get_gyro_fsr+0x4e>
 80025b8:	a201      	add	r2, pc, #4	@ (adr r2, 80025c0 <mpu_get_gyro_fsr+0x18>)
 80025ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025be:	bf00      	nop
 80025c0:	080025d1 	.word	0x080025d1
 80025c4:	080025d9 	.word	0x080025d9
 80025c8:	080025e3 	.word	0x080025e3
 80025cc:	080025ed 	.word	0x080025ed
    case INV_FSR_250DPS:
        fsr[0] = 250;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	22fa      	movs	r2, #250	@ 0xfa
 80025d4:	801a      	strh	r2, [r3, #0]
        break;
 80025d6:	e012      	b.n	80025fe <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80025de:	801a      	strh	r2, [r3, #0]
        break;
 80025e0:	e00d      	b.n	80025fe <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025e8:	801a      	strh	r2, [r3, #0]
        break;
 80025ea:	e008      	b.n	80025fe <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80025f2:	801a      	strh	r2, [r3, #0]
        break;
 80025f4:	e003      	b.n	80025fe <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	801a      	strh	r2, [r3, #0]
        break;
 80025fc:	bf00      	nop
    }
    return 0;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	2000000c 	.word	0x2000000c

08002610 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b088      	sub	sp, #32
 8002614:	af04      	add	r7, sp, #16
 8002616:	4603      	mov	r3, r0
 8002618:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800261a:	4b2b      	ldr	r3, [pc, #172]	@ (80026c8 <mpu_set_gyro_fsr+0xb8>)
 800261c:	7a9b      	ldrb	r3, [r3, #10]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d102      	bne.n	8002628 <mpu_set_gyro_fsr+0x18>
        return -1;
 8002622:	f04f 33ff 	mov.w	r3, #4294967295
 8002626:	e04a      	b.n	80026be <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800262e:	d017      	beq.n	8002660 <mpu_set_gyro_fsr+0x50>
 8002630:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002634:	dc17      	bgt.n	8002666 <mpu_set_gyro_fsr+0x56>
 8002636:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800263a:	d00e      	beq.n	800265a <mpu_set_gyro_fsr+0x4a>
 800263c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002640:	dc11      	bgt.n	8002666 <mpu_set_gyro_fsr+0x56>
 8002642:	2bfa      	cmp	r3, #250	@ 0xfa
 8002644:	d003      	beq.n	800264e <mpu_set_gyro_fsr+0x3e>
 8002646:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800264a:	d003      	beq.n	8002654 <mpu_set_gyro_fsr+0x44>
 800264c:	e00b      	b.n	8002666 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
        break;
 8002652:	e00b      	b.n	800266c <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8002654:	2308      	movs	r3, #8
 8002656:	73fb      	strb	r3, [r7, #15]
        break;
 8002658:	e008      	b.n	800266c <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800265a:	2310      	movs	r3, #16
 800265c:	73fb      	strb	r3, [r7, #15]
        break;
 800265e:	e005      	b.n	800266c <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8002660:	2318      	movs	r3, #24
 8002662:	73fb      	strb	r3, [r7, #15]
        break;
 8002664:	e002      	b.n	800266c <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
 800266a:	e028      	b.n	80026be <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 800266c:	4b16      	ldr	r3, [pc, #88]	@ (80026c8 <mpu_set_gyro_fsr+0xb8>)
 800266e:	7a1a      	ldrb	r2, [r3, #8]
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	08db      	lsrs	r3, r3, #3
 8002674:	b2db      	uxtb	r3, r3
 8002676:	429a      	cmp	r2, r3
 8002678:	d101      	bne.n	800267e <mpu_set_gyro_fsr+0x6e>
        return 0;
 800267a:	2300      	movs	r3, #0
 800267c:	e01f      	b.n	80026be <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 800267e:	4b12      	ldr	r3, [pc, #72]	@ (80026c8 <mpu_set_gyro_fsr+0xb8>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	4619      	mov	r1, r3
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <mpu_set_gyro_fsr+0xb8>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	799b      	ldrb	r3, [r3, #6]
 800268c:	461a      	mov	r2, r3
 800268e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002692:	9302      	str	r3, [sp, #8]
 8002694:	2301      	movs	r3, #1
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	f107 030f 	add.w	r3, r7, #15
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2301      	movs	r3, #1
 80026a0:	480a      	ldr	r0, [pc, #40]	@ (80026cc <mpu_set_gyro_fsr+0xbc>)
 80026a2:	f004 fde1 	bl	8007268 <HAL_I2C_Mem_Write>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <mpu_set_gyro_fsr+0xa2>
        return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e005      	b.n	80026be <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	08db      	lsrs	r3, r3, #3
 80026b6:	b2da      	uxtb	r2, r3
 80026b8:	4b03      	ldr	r3, [pc, #12]	@ (80026c8 <mpu_set_gyro_fsr+0xb8>)
 80026ba:	721a      	strb	r2, [r3, #8]
    return 0;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	2000000c 	.word	0x2000000c
 80026cc:	200002a4 	.word	0x200002a4

080026d0 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80026d8:	4b19      	ldr	r3, [pc, #100]	@ (8002740 <mpu_get_accel_fsr+0x70>)
 80026da:	7a5b      	ldrb	r3, [r3, #9]
 80026dc:	2b03      	cmp	r3, #3
 80026de:	d81b      	bhi.n	8002718 <mpu_get_accel_fsr+0x48>
 80026e0:	a201      	add	r2, pc, #4	@ (adr r2, 80026e8 <mpu_get_accel_fsr+0x18>)
 80026e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e6:	bf00      	nop
 80026e8:	080026f9 	.word	0x080026f9
 80026ec:	08002701 	.word	0x08002701
 80026f0:	08002709 	.word	0x08002709
 80026f4:	08002711 	.word	0x08002711
    case INV_FSR_2G:
        fsr[0] = 2;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	701a      	strb	r2, [r3, #0]
        break;
 80026fe:	e00e      	b.n	800271e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2204      	movs	r2, #4
 8002704:	701a      	strb	r2, [r3, #0]
        break;
 8002706:	e00a      	b.n	800271e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2208      	movs	r2, #8
 800270c:	701a      	strb	r2, [r3, #0]
        break;
 800270e:	e006      	b.n	800271e <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2210      	movs	r2, #16
 8002714:	701a      	strb	r2, [r3, #0]
        break;
 8002716:	e002      	b.n	800271e <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8002718:	f04f 33ff 	mov.w	r3, #4294967295
 800271c:	e00a      	b.n	8002734 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 800271e:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <mpu_get_accel_fsr+0x70>)
 8002720:	7cdb      	ldrb	r3, [r3, #19]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	b2da      	uxtb	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	701a      	strb	r2, [r3, #0]
    return 0;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	2000000c 	.word	0x2000000c

08002744 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af04      	add	r7, sp, #16
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800274e:	4b34      	ldr	r3, [pc, #208]	@ (8002820 <mpu_set_accel_fsr+0xdc>)
 8002750:	7a9b      	ldrb	r3, [r3, #10]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d102      	bne.n	800275c <mpu_set_accel_fsr+0x18>
        return -1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295
 800275a:	e05d      	b.n	8002818 <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	3b02      	subs	r3, #2
 8002760:	2b0e      	cmp	r3, #14
 8002762:	d82d      	bhi.n	80027c0 <mpu_set_accel_fsr+0x7c>
 8002764:	a201      	add	r2, pc, #4	@ (adr r2, 800276c <mpu_set_accel_fsr+0x28>)
 8002766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800276a:	bf00      	nop
 800276c:	080027a9 	.word	0x080027a9
 8002770:	080027c1 	.word	0x080027c1
 8002774:	080027af 	.word	0x080027af
 8002778:	080027c1 	.word	0x080027c1
 800277c:	080027c1 	.word	0x080027c1
 8002780:	080027c1 	.word	0x080027c1
 8002784:	080027b5 	.word	0x080027b5
 8002788:	080027c1 	.word	0x080027c1
 800278c:	080027c1 	.word	0x080027c1
 8002790:	080027c1 	.word	0x080027c1
 8002794:	080027c1 	.word	0x080027c1
 8002798:	080027c1 	.word	0x080027c1
 800279c:	080027c1 	.word	0x080027c1
 80027a0:	080027c1 	.word	0x080027c1
 80027a4:	080027bb 	.word	0x080027bb
    case 2:
        data = INV_FSR_2G << 3;
 80027a8:	2300      	movs	r3, #0
 80027aa:	73fb      	strb	r3, [r7, #15]
        break;
 80027ac:	e00b      	b.n	80027c6 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 80027ae:	2308      	movs	r3, #8
 80027b0:	73fb      	strb	r3, [r7, #15]
        break;
 80027b2:	e008      	b.n	80027c6 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 80027b4:	2310      	movs	r3, #16
 80027b6:	73fb      	strb	r3, [r7, #15]
        break;
 80027b8:	e005      	b.n	80027c6 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 80027ba:	2318      	movs	r3, #24
 80027bc:	73fb      	strb	r3, [r7, #15]
        break;
 80027be:	e002      	b.n	80027c6 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
 80027c4:	e028      	b.n	8002818 <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 80027c6:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <mpu_set_accel_fsr+0xdc>)
 80027c8:	7a5a      	ldrb	r2, [r3, #9]
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
 80027cc:	08db      	lsrs	r3, r3, #3
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d101      	bne.n	80027d8 <mpu_set_accel_fsr+0x94>
        return 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	e01f      	b.n	8002818 <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <mpu_set_accel_fsr+0xdc>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	4619      	mov	r1, r3
 80027e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002820 <mpu_set_accel_fsr+0xdc>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	79db      	ldrb	r3, [r3, #7]
 80027e6:	461a      	mov	r2, r3
 80027e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027ec:	9302      	str	r3, [sp, #8]
 80027ee:	2301      	movs	r3, #1
 80027f0:	9301      	str	r3, [sp, #4]
 80027f2:	f107 030f 	add.w	r3, r7, #15
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2301      	movs	r3, #1
 80027fa:	480a      	ldr	r0, [pc, #40]	@ (8002824 <mpu_set_accel_fsr+0xe0>)
 80027fc:	f004 fd34 	bl	8007268 <HAL_I2C_Mem_Write>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d002      	beq.n	800280c <mpu_set_accel_fsr+0xc8>
        return -1;
 8002806:	f04f 33ff 	mov.w	r3, #4294967295
 800280a:	e005      	b.n	8002818 <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 800280c:	7bfb      	ldrb	r3, [r7, #15]
 800280e:	08db      	lsrs	r3, r3, #3
 8002810:	b2da      	uxtb	r2, r3
 8002812:	4b03      	ldr	r3, [pc, #12]	@ (8002820 <mpu_set_accel_fsr+0xdc>)
 8002814:	725a      	strb	r2, [r3, #9]
    return 0;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	2000000c 	.word	0x2000000c
 8002824:	200002a4 	.word	0x200002a4

08002828 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8002830:	4b1a      	ldr	r3, [pc, #104]	@ (800289c <mpu_get_lpf+0x74>)
 8002832:	7adb      	ldrb	r3, [r3, #11]
 8002834:	3b01      	subs	r3, #1
 8002836:	2b05      	cmp	r3, #5
 8002838:	d826      	bhi.n	8002888 <mpu_get_lpf+0x60>
 800283a:	a201      	add	r2, pc, #4	@ (adr r2, 8002840 <mpu_get_lpf+0x18>)
 800283c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002840:	08002859 	.word	0x08002859
 8002844:	08002861 	.word	0x08002861
 8002848:	08002869 	.word	0x08002869
 800284c:	08002871 	.word	0x08002871
 8002850:	08002879 	.word	0x08002879
 8002854:	08002881 	.word	0x08002881
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	22bc      	movs	r2, #188	@ 0xbc
 800285c:	801a      	strh	r2, [r3, #0]
        break;
 800285e:	e017      	b.n	8002890 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2262      	movs	r2, #98	@ 0x62
 8002864:	801a      	strh	r2, [r3, #0]
        break;
 8002866:	e013      	b.n	8002890 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	222a      	movs	r2, #42	@ 0x2a
 800286c:	801a      	strh	r2, [r3, #0]
        break;
 800286e:	e00f      	b.n	8002890 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2214      	movs	r2, #20
 8002874:	801a      	strh	r2, [r3, #0]
        break;
 8002876:	e00b      	b.n	8002890 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	220a      	movs	r2, #10
 800287c:	801a      	strh	r2, [r3, #0]
        break;
 800287e:	e007      	b.n	8002890 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2205      	movs	r2, #5
 8002884:	801a      	strh	r2, [r3, #0]
        break;
 8002886:	e003      	b.n	8002890 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	801a      	strh	r2, [r3, #0]
        break;
 800288e:	bf00      	nop
    }
    return 0;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr
 800289c:	2000000c 	.word	0x2000000c

080028a0 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af04      	add	r7, sp, #16
 80028a6:	4603      	mov	r3, r0
 80028a8:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80028aa:	4b28      	ldr	r3, [pc, #160]	@ (800294c <mpu_set_lpf+0xac>)
 80028ac:	7a9b      	ldrb	r3, [r3, #10]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d102      	bne.n	80028b8 <mpu_set_lpf+0x18>
        return -1;
 80028b2:	f04f 33ff 	mov.w	r3, #4294967295
 80028b6:	e044      	b.n	8002942 <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 80028b8:	88fb      	ldrh	r3, [r7, #6]
 80028ba:	2bbb      	cmp	r3, #187	@ 0xbb
 80028bc:	d902      	bls.n	80028c4 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 80028be:	2301      	movs	r3, #1
 80028c0:	73fb      	strb	r3, [r7, #15]
 80028c2:	e019      	b.n	80028f8 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 80028c4:	88fb      	ldrh	r3, [r7, #6]
 80028c6:	2b61      	cmp	r3, #97	@ 0x61
 80028c8:	d902      	bls.n	80028d0 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 80028ca:	2302      	movs	r3, #2
 80028cc:	73fb      	strb	r3, [r7, #15]
 80028ce:	e013      	b.n	80028f8 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 80028d0:	88fb      	ldrh	r3, [r7, #6]
 80028d2:	2b29      	cmp	r3, #41	@ 0x29
 80028d4:	d902      	bls.n	80028dc <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 80028d6:	2303      	movs	r3, #3
 80028d8:	73fb      	strb	r3, [r7, #15]
 80028da:	e00d      	b.n	80028f8 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 80028dc:	88fb      	ldrh	r3, [r7, #6]
 80028de:	2b13      	cmp	r3, #19
 80028e0:	d902      	bls.n	80028e8 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 80028e2:	2304      	movs	r3, #4
 80028e4:	73fb      	strb	r3, [r7, #15]
 80028e6:	e007      	b.n	80028f8 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	2b09      	cmp	r3, #9
 80028ec:	d902      	bls.n	80028f4 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 80028ee:	2305      	movs	r3, #5
 80028f0:	73fb      	strb	r3, [r7, #15]
 80028f2:	e001      	b.n	80028f8 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 80028f4:	2306      	movs	r3, #6
 80028f6:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 80028f8:	4b14      	ldr	r3, [pc, #80]	@ (800294c <mpu_set_lpf+0xac>)
 80028fa:	7ada      	ldrb	r2, [r3, #11]
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d101      	bne.n	8002906 <mpu_set_lpf+0x66>
        return 0;
 8002902:	2300      	movs	r3, #0
 8002904:	e01d      	b.n	8002942 <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002906:	4b11      	ldr	r3, [pc, #68]	@ (800294c <mpu_set_lpf+0xac>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	4619      	mov	r1, r3
 800290e:	4b0f      	ldr	r3, [pc, #60]	@ (800294c <mpu_set_lpf+0xac>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	789b      	ldrb	r3, [r3, #2]
 8002914:	461a      	mov	r2, r3
 8002916:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800291a:	9302      	str	r3, [sp, #8]
 800291c:	2301      	movs	r3, #1
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	f107 030f 	add.w	r3, r7, #15
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	2301      	movs	r3, #1
 8002928:	4809      	ldr	r0, [pc, #36]	@ (8002950 <mpu_set_lpf+0xb0>)
 800292a:	f004 fc9d 	bl	8007268 <HAL_I2C_Mem_Write>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <mpu_set_lpf+0x9a>
        return -1;
 8002934:	f04f 33ff 	mov.w	r3, #4294967295
 8002938:	e003      	b.n	8002942 <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 800293a:	7bfa      	ldrb	r2, [r7, #15]
 800293c:	4b03      	ldr	r3, [pc, #12]	@ (800294c <mpu_set_lpf+0xac>)
 800293e:	72da      	strb	r2, [r3, #11]
    return 0;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	2000000c 	.word	0x2000000c
 8002950:	200002a4 	.word	0x200002a4

08002954 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 800295c:	4b08      	ldr	r3, [pc, #32]	@ (8002980 <mpu_get_sample_rate+0x2c>)
 800295e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <mpu_get_sample_rate+0x18>
        return -1;
 8002966:	f04f 33ff 	mov.w	r3, #4294967295
 800296a:	e004      	b.n	8002976 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 800296c:	4b04      	ldr	r3, [pc, #16]	@ (8002980 <mpu_get_sample_rate+0x2c>)
 800296e:	89da      	ldrh	r2, [r3, #14]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	801a      	strh	r2, [r3, #0]
    return 0;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	2000000c 	.word	0x2000000c

08002984 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b088      	sub	sp, #32
 8002988:	af04      	add	r7, sp, #16
 800298a:	4603      	mov	r3, r0
 800298c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800298e:	4b34      	ldr	r3, [pc, #208]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 8002990:	7a9b      	ldrb	r3, [r3, #10]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <mpu_set_sample_rate+0x18>
        return -1;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
 800299a:	e05c      	b.n	8002a56 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 800299c:	4b30      	ldr	r3, [pc, #192]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 800299e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <mpu_set_sample_rate+0x28>
        return -1;
 80029a6:	f04f 33ff 	mov.w	r3, #4294967295
 80029aa:	e054      	b.n	8002a56 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 80029ac:	4b2c      	ldr	r3, [pc, #176]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 80029ae:	7d1b      	ldrb	r3, [r3, #20]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00f      	beq.n	80029d4 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 80029b4:	88fb      	ldrh	r3, [r7, #6]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d009      	beq.n	80029ce <mpu_set_sample_rate+0x4a>
 80029ba:	88fb      	ldrh	r3, [r7, #6]
 80029bc:	2b28      	cmp	r3, #40	@ 0x28
 80029be:	d806      	bhi.n	80029ce <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fb93 	bl	80020f0 <mpu_lp_accel_mode>
                return 0;
 80029ca:	2300      	movs	r3, #0
 80029cc:	e043      	b.n	8002a56 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 80029ce:	2000      	movs	r0, #0
 80029d0:	f7ff fb8e 	bl	80020f0 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	2b03      	cmp	r3, #3
 80029d8:	d802      	bhi.n	80029e0 <mpu_set_sample_rate+0x5c>
            rate = 4;
 80029da:	2304      	movs	r3, #4
 80029dc:	80fb      	strh	r3, [r7, #6]
 80029de:	e006      	b.n	80029ee <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 80029e0:	88fb      	ldrh	r3, [r7, #6]
 80029e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029e6:	d902      	bls.n	80029ee <mpu_set_sample_rate+0x6a>
            rate = 1000;
 80029e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ec:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 80029ee:	88fb      	ldrh	r3, [r7, #6]
 80029f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	3b01      	subs	r3, #1
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002a00:	4b17      	ldr	r3, [pc, #92]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	4619      	mov	r1, r3
 8002a08:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	785b      	ldrb	r3, [r3, #1]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a14:	9302      	str	r3, [sp, #8]
 8002a16:	2301      	movs	r3, #1
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	f107 030f 	add.w	r3, r7, #15
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2301      	movs	r3, #1
 8002a22:	4810      	ldr	r0, [pc, #64]	@ (8002a64 <mpu_set_sample_rate+0xe0>)
 8002a24:	f004 fc20 	bl	8007268 <HAL_I2C_Mem_Write>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d002      	beq.n	8002a34 <mpu_set_sample_rate+0xb0>
            return -1;
 8002a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a32:	e010      	b.n	8002a56 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	3301      	adds	r3, #1
 8002a38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a3c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	4b07      	ldr	r3, [pc, #28]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 8002a44:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8002a46:	4b06      	ldr	r3, [pc, #24]	@ (8002a60 <mpu_set_sample_rate+0xdc>)
 8002a48:	89db      	ldrh	r3, [r3, #14]
 8002a4a:	085b      	lsrs	r3, r3, #1
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff26 	bl	80028a0 <mpu_set_lpf>
        return 0;
 8002a54:	2300      	movs	r3, #0
    }
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	2000000c 	.word	0x2000000c
 8002a64:	200002a4 	.word	0x200002a4

08002a68 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002a70:	4b14      	ldr	r3, [pc, #80]	@ (8002ac4 <mpu_get_gyro_sens+0x5c>)
 8002a72:	7a1b      	ldrb	r3, [r3, #8]
 8002a74:	2b03      	cmp	r3, #3
 8002a76:	d81b      	bhi.n	8002ab0 <mpu_get_gyro_sens+0x48>
 8002a78:	a201      	add	r2, pc, #4	@ (adr r2, 8002a80 <mpu_get_gyro_sens+0x18>)
 8002a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7e:	bf00      	nop
 8002a80:	08002a91 	.word	0x08002a91
 8002a84:	08002a99 	.word	0x08002a99
 8002a88:	08002aa1 	.word	0x08002aa1
 8002a8c:	08002aa9 	.word	0x08002aa9
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a0d      	ldr	r2, [pc, #52]	@ (8002ac8 <mpu_get_gyro_sens+0x60>)
 8002a94:	601a      	str	r2, [r3, #0]
        break;
 8002a96:	e00e      	b.n	8002ab6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a0c      	ldr	r2, [pc, #48]	@ (8002acc <mpu_get_gyro_sens+0x64>)
 8002a9c:	601a      	str	r2, [r3, #0]
        break;
 8002a9e:	e00a      	b.n	8002ab6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a0b      	ldr	r2, [pc, #44]	@ (8002ad0 <mpu_get_gyro_sens+0x68>)
 8002aa4:	601a      	str	r2, [r3, #0]
        break;
 8002aa6:	e006      	b.n	8002ab6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <mpu_get_gyro_sens+0x6c>)
 8002aac:	601a      	str	r2, [r3, #0]
        break;
 8002aae:	e002      	b.n	8002ab6 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab4:	e000      	b.n	8002ab8 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	2000000c 	.word	0x2000000c
 8002ac8:	43030000 	.word	0x43030000
 8002acc:	42830000 	.word	0x42830000
 8002ad0:	42033333 	.word	0x42033333
 8002ad4:	41833333 	.word	0x41833333

08002ad8 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b50 <mpu_get_accel_sens+0x78>)
 8002ae2:	7a5b      	ldrb	r3, [r3, #9]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d81f      	bhi.n	8002b28 <mpu_get_accel_sens+0x50>
 8002ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8002af0 <mpu_get_accel_sens+0x18>)
 8002aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aee:	bf00      	nop
 8002af0:	08002b01 	.word	0x08002b01
 8002af4:	08002b0b 	.word	0x08002b0b
 8002af8:	08002b15 	.word	0x08002b15
 8002afc:	08002b1f 	.word	0x08002b1f
    case INV_FSR_2G:
        sens[0] = 16384;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b06:	801a      	strh	r2, [r3, #0]
        break;
 8002b08:	e011      	b.n	8002b2e <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002b10:	801a      	strh	r2, [r3, #0]
        break;
 8002b12:	e00c      	b.n	8002b2e <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b1a:	801a      	strh	r2, [r3, #0]
        break;
 8002b1c:	e007      	b.n	8002b2e <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b24:	801a      	strh	r2, [r3, #0]
        break;
 8002b26:	e002      	b.n	8002b2e <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002b28:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2c:	e00a      	b.n	8002b44 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8002b2e:	4b08      	ldr	r3, [pc, #32]	@ (8002b50 <mpu_get_accel_sens+0x78>)
 8002b30:	7cdb      	ldrb	r3, [r3, #19]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d005      	beq.n	8002b42 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	085b      	lsrs	r3, r3, #1
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	801a      	strh	r2, [r3, #0]
    return 0;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bc80      	pop	{r7}
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	2000000c 	.word	0x2000000c

08002b54 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002b5c:	4b04      	ldr	r3, [pc, #16]	@ (8002b70 <mpu_get_fifo_config+0x1c>)
 8002b5e:	7c1a      	ldrb	r2, [r3, #16]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	701a      	strb	r2, [r3, #0]
    return 0;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr
 8002b70:	2000000c 	.word	0x2000000c

08002b74 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	f023 0301 	bic.w	r3, r3, #1
 8002b88:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8002b8a:	4b22      	ldr	r3, [pc, #136]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002b8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <mpu_configure_fifo+0x24>
        return 0;
 8002b94:	2300      	movs	r3, #0
 8002b96:	e038      	b.n	8002c0a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002b98:	4b1e      	ldr	r3, [pc, #120]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002b9a:	7a9b      	ldrb	r3, [r3, #10]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d102      	bne.n	8002ba6 <mpu_configure_fifo+0x32>
            return -1;
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba4:	e031      	b.n	8002c0a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002ba8:	7c1b      	ldrb	r3, [r3, #16]
 8002baa:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002bac:	4b19      	ldr	r3, [pc, #100]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002bae:	7a9a      	ldrb	r2, [r3, #10]
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	4b17      	ldr	r3, [pc, #92]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002bb8:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002bba:	4b16      	ldr	r3, [pc, #88]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002bbc:	7c1b      	ldrb	r3, [r3, #16]
 8002bbe:	79fa      	ldrb	r2, [r7, #7]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d003      	beq.n	8002bcc <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc8:	60fb      	str	r3, [r7, #12]
 8002bca:	e001      	b.n	8002bd0 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d103      	bne.n	8002bde <mpu_configure_fifo+0x6a>
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002bd8:	7d1b      	ldrb	r3, [r3, #20]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8002bde:	2001      	movs	r0, #1
 8002be0:	f7ff f8e8 	bl	8001db4 <set_int_enable>
 8002be4:	e002      	b.n	8002bec <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002be6:	2000      	movs	r0, #0
 8002be8:	f7ff f8e4 	bl	8001db4 <set_int_enable>
        if (sensors) {
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00a      	beq.n	8002c08 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002bf2:	f7ff fb69 	bl	80022c8 <mpu_reset_fifo>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d005      	beq.n	8002c08 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8002bfc:	4a05      	ldr	r2, [pc, #20]	@ (8002c14 <mpu_configure_fifo+0xa0>)
 8002bfe:	7afb      	ldrb	r3, [r7, #11]
 8002c00:	7413      	strb	r3, [r2, #16]
                return -1;
 8002c02:	f04f 33ff 	mov.w	r3, #4294967295
 8002c06:	e000      	b.n	8002c0a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002c08:	68fb      	ldr	r3, [r7, #12]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3710      	adds	r7, #16
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	2000000c 	.word	0x2000000c

08002c18 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b088      	sub	sp, #32
 8002c1c:	af04      	add	r7, sp, #16
 8002c1e:	4603      	mov	r3, r0
 8002c20:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	73fb      	strb	r3, [r7, #15]
 8002c30:	e007      	b.n	8002c42 <mpu_set_sensors+0x2a>
    else if (sensors)
 8002c32:	79fb      	ldrb	r3, [r7, #7]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <mpu_set_sensors+0x26>
        data = 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	73fb      	strb	r3, [r7, #15]
 8002c3c:	e001      	b.n	8002c42 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8002c3e:	2340      	movs	r3, #64	@ 0x40
 8002c40:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002c42:	4b40      	ldr	r3, [pc, #256]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	7d5b      	ldrb	r3, [r3, #21]
 8002c50:	461a      	mov	r2, r3
 8002c52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c56:	9302      	str	r3, [sp, #8]
 8002c58:	2301      	movs	r3, #1
 8002c5a:	9301      	str	r3, [sp, #4]
 8002c5c:	f107 030f 	add.w	r3, r7, #15
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	2301      	movs	r3, #1
 8002c64:	4838      	ldr	r0, [pc, #224]	@ (8002d48 <mpu_set_sensors+0x130>)
 8002c66:	f004 faff 	bl	8007268 <HAL_I2C_Mem_Write>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d005      	beq.n	8002c7c <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 8002c70:	4b34      	ldr	r3, [pc, #208]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	729a      	strb	r2, [r3, #10]
        return -1;
 8002c76:	f04f 33ff 	mov.w	r3, #4294967295
 8002c7a:	e05f      	b.n	8002d3c <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002c7c:	7bfb      	ldrb	r3, [r7, #15]
 8002c7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	4b2f      	ldr	r3, [pc, #188]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002c86:	731a      	strb	r2, [r3, #12]

    data = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8002c8c:	79fb      	ldrb	r3, [r7, #7]
 8002c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d104      	bne.n	8002ca0 <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8002c96:	7bfb      	ldrb	r3, [r7, #15]
 8002c98:	f043 0304 	orr.w	r3, r3, #4
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d104      	bne.n	8002cb4 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8002caa:	7bfb      	ldrb	r3, [r7, #15]
 8002cac:	f043 0302 	orr.w	r3, r3, #2
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d104      	bne.n	8002cc8 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 8002cbe:	7bfb      	ldrb	r3, [r7, #15]
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d104      	bne.n	8002cdc <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8002cdc:	4b19      	ldr	r3, [pc, #100]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4b17      	ldr	r3, [pc, #92]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	7d9b      	ldrb	r3, [r3, #22]
 8002cea:	461a      	mov	r2, r3
 8002cec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cf0:	9302      	str	r3, [sp, #8]
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	9301      	str	r3, [sp, #4]
 8002cf6:	f107 030f 	add.w	r3, r7, #15
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	4812      	ldr	r0, [pc, #72]	@ (8002d48 <mpu_set_sensors+0x130>)
 8002d00:	f004 fab2 	bl	8007268 <HAL_I2C_Mem_Write>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d005      	beq.n	8002d16 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	729a      	strb	r2, [r3, #10]
        return -1;
 8002d10:	f04f 33ff 	mov.w	r3, #4294967295
 8002d14:	e012      	b.n	8002d3c <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d005      	beq.n	8002d28 <mpu_set_sensors+0x110>
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	2b08      	cmp	r3, #8
 8002d20:	d002      	beq.n	8002d28 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8002d22:	2000      	movs	r0, #0
 8002d24:	f000 f9ac 	bl	8003080 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8002d28:	4a06      	ldr	r2, [pc, #24]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8002d2e:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <mpu_set_sensors+0x12c>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8002d34:	2032      	movs	r0, #50	@ 0x32
 8002d36:	f003 fd4b 	bl	80067d0 <HAL_Delay>
    return 0;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	2000000c 	.word	0x2000000c
 8002d48:	200002a4 	.word	0x200002a4

08002d4c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08a      	sub	sp, #40	@ 0x28
 8002d50:	af04      	add	r7, sp, #16
 8002d52:	4603      	mov	r3, r0
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
 8002d58:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8002d5a:	4b48      	ldr	r3, [pc, #288]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002d5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d102      	bne.n	8002d6a <mpu_read_fifo_stream+0x1e>
        return -1;
 8002d64:	f04f 33ff 	mov.w	r3, #4294967295
 8002d68:	e083      	b.n	8002e72 <mpu_read_fifo_stream+0x126>
    if (!st.chip_cfg.sensors)
 8002d6a:	4b44      	ldr	r3, [pc, #272]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002d6c:	7a9b      	ldrb	r3, [r3, #10]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <mpu_read_fifo_stream+0x2c>
        return -1;
 8002d72:	f04f 33ff 	mov.w	r3, #4294967295
 8002d76:	e07c      	b.n	8002e72 <mpu_read_fifo_stream+0x126>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8002d78:	4b40      	ldr	r3, [pc, #256]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4b3e      	ldr	r3, [pc, #248]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	7b1b      	ldrb	r3, [r3, #12]
 8002d86:	461a      	mov	r2, r3
 8002d88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d8c:	9302      	str	r3, [sp, #8]
 8002d8e:	2302      	movs	r3, #2
 8002d90:	9301      	str	r3, [sp, #4]
 8002d92:	f107 0314 	add.w	r3, r7, #20
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	2301      	movs	r3, #1
 8002d9a:	4839      	ldr	r0, [pc, #228]	@ (8002e80 <mpu_read_fifo_stream+0x134>)
 8002d9c:	f004 fb5e 	bl	800745c <HAL_I2C_Mem_Read>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d002      	beq.n	8002dac <mpu_read_fifo_stream+0x60>
        return -1;
 8002da6:	f04f 33ff 	mov.w	r3, #4294967295
 8002daa:	e062      	b.n	8002e72 <mpu_read_fifo_stream+0x126>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8002dac:	7d3b      	ldrb	r3, [r7, #20]
 8002dae:	b21b      	sxth	r3, r3
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	b21a      	sxth	r2, r3
 8002db4:	7d7b      	ldrb	r3, [r7, #21]
 8002db6:	b21b      	sxth	r3, r3
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8002dbe:	8afa      	ldrh	r2, [r7, #22]
 8002dc0:	89fb      	ldrh	r3, [r7, #14]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d205      	bcs.n	8002dd2 <mpu_read_fifo_stream+0x86>
        more[0] = 0;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
        return -1;
 8002dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd0:	e04f      	b.n	8002e72 <mpu_read_fifo_stream+0x126>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8002dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	885b      	ldrh	r3, [r3, #2]
 8002dd8:	085b      	lsrs	r3, r3, #1
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	8afa      	ldrh	r2, [r7, #22]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d923      	bls.n	8002e2a <mpu_read_fifo_stream+0xde>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8002de2:	4b26      	ldr	r3, [pc, #152]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	4619      	mov	r1, r3
 8002dea:	4b24      	ldr	r3, [pc, #144]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	7cdb      	ldrb	r3, [r3, #19]
 8002df0:	461a      	mov	r2, r3
 8002df2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002df6:	9302      	str	r3, [sp, #8]
 8002df8:	2301      	movs	r3, #1
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	f107 0314 	add.w	r3, r7, #20
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2301      	movs	r3, #1
 8002e04:	481e      	ldr	r0, [pc, #120]	@ (8002e80 <mpu_read_fifo_stream+0x134>)
 8002e06:	f004 fb29 	bl	800745c <HAL_I2C_Mem_Read>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d002      	beq.n	8002e16 <mpu_read_fifo_stream+0xca>
            return -1;
 8002e10:	f04f 33ff 	mov.w	r3, #4294967295
 8002e14:	e02d      	b.n	8002e72 <mpu_read_fifo_stream+0x126>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002e16:	7d3b      	ldrb	r3, [r7, #20]
 8002e18:	f003 0310 	and.w	r3, r3, #16
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d004      	beq.n	8002e2a <mpu_read_fifo_stream+0xde>
            mpu_reset_fifo();
 8002e20:	f7ff fa52 	bl	80022c8 <mpu_reset_fifo>
            return -2;
 8002e24:	f06f 0301 	mvn.w	r3, #1
 8002e28:	e023      	b.n	8002e72 <mpu_read_fifo_stream+0x126>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8002e2a:	4b14      	ldr	r3, [pc, #80]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	4619      	mov	r1, r3
 8002e32:	4b12      	ldr	r3, [pc, #72]	@ (8002e7c <mpu_read_fifo_stream+0x130>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	7b5b      	ldrb	r3, [r3, #13]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	89fb      	ldrh	r3, [r7, #14]
 8002e42:	9301      	str	r3, [sp, #4]
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	2301      	movs	r3, #1
 8002e4a:	480d      	ldr	r0, [pc, #52]	@ (8002e80 <mpu_read_fifo_stream+0x134>)
 8002e4c:	f004 fb06 	bl	800745c <HAL_I2C_Mem_Read>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d002      	beq.n	8002e5c <mpu_read_fifo_stream+0x110>
        return -1;
 8002e56:	f04f 33ff 	mov.w	r3, #4294967295
 8002e5a:	e00a      	b.n	8002e72 <mpu_read_fifo_stream+0x126>
    more[0] = fifo_count / length - 1;
 8002e5c:	8afa      	ldrh	r2, [r7, #22]
 8002e5e:	89fb      	ldrh	r3, [r7, #14]
 8002e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	2000000c 	.word	0x2000000c
 8002e80:	200002a4 	.word	0x200002a4

08002e84 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af04      	add	r7, sp, #16
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8002e8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002e90:	7c9b      	ldrb	r3, [r3, #18]
 8002e92:	79fa      	ldrb	r2, [r7, #7]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d101      	bne.n	8002e9c <mpu_set_bypass+0x18>
        return 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	e0e8      	b.n	800306e <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d06b      	beq.n	8002f7a <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002ea2:	4b75      	ldr	r3, [pc, #468]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4b73      	ldr	r3, [pc, #460]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	791b      	ldrb	r3, [r3, #4]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eb6:	9302      	str	r3, [sp, #8]
 8002eb8:	2301      	movs	r3, #1
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	f107 030f 	add.w	r3, r7, #15
 8002ec0:	9300      	str	r3, [sp, #0]
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	486d      	ldr	r0, [pc, #436]	@ (800307c <mpu_set_bypass+0x1f8>)
 8002ec6:	f004 fac9 	bl	800745c <HAL_I2C_Mem_Read>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d002      	beq.n	8002ed6 <mpu_set_bypass+0x52>
            return -1;
 8002ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed4:	e0cb      	b.n	800306e <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 8002ed6:	7bfb      	ldrb	r3, [r7, #15]
 8002ed8:	f023 0320 	bic.w	r3, r3, #32
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002ee0:	4b65      	ldr	r3, [pc, #404]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4b63      	ldr	r3, [pc, #396]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	791b      	ldrb	r3, [r3, #4]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ef4:	9302      	str	r3, [sp, #8]
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	9301      	str	r3, [sp, #4]
 8002efa:	f107 030f 	add.w	r3, r7, #15
 8002efe:	9300      	str	r3, [sp, #0]
 8002f00:	2301      	movs	r3, #1
 8002f02:	485e      	ldr	r0, [pc, #376]	@ (800307c <mpu_set_bypass+0x1f8>)
 8002f04:	f004 f9b0 	bl	8007268 <HAL_I2C_Mem_Write>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d002      	beq.n	8002f14 <mpu_set_bypass+0x90>
            return -1;
 8002f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f12:	e0ac      	b.n	800306e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8002f14:	2003      	movs	r0, #3
 8002f16:	f003 fc5b 	bl	80067d0 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8002f1e:	4b56      	ldr	r3, [pc, #344]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002f20:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d004      	beq.n	8002f32 <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002f32:	4b51      	ldr	r3, [pc, #324]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002f34:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d004      	beq.n	8002f46 <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002f46:	4b4c      	ldr	r3, [pc, #304]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	7ddb      	ldrb	r3, [r3, #23]
 8002f54:	461a      	mov	r2, r3
 8002f56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f5a:	9302      	str	r3, [sp, #8]
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	9301      	str	r3, [sp, #4]
 8002f60:	f107 030f 	add.w	r3, r7, #15
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	2301      	movs	r3, #1
 8002f68:	4844      	ldr	r0, [pc, #272]	@ (800307c <mpu_set_bypass+0x1f8>)
 8002f6a:	f004 f97d 	bl	8007268 <HAL_I2C_Mem_Write>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d078      	beq.n	8003066 <mpu_set_bypass+0x1e2>
            return -1;
 8002f74:	f04f 33ff 	mov.w	r3, #4294967295
 8002f78:	e079      	b.n	800306e <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002f7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	4619      	mov	r1, r3
 8002f82:	4b3d      	ldr	r3, [pc, #244]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	791b      	ldrb	r3, [r3, #4]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f8e:	9302      	str	r3, [sp, #8]
 8002f90:	2301      	movs	r3, #1
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	f107 030f 	add.w	r3, r7, #15
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	4837      	ldr	r0, [pc, #220]	@ (800307c <mpu_set_bypass+0x1f8>)
 8002f9e:	f004 fa5d 	bl	800745c <HAL_I2C_Mem_Read>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <mpu_set_bypass+0x12a>
            return -1;
 8002fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8002fac:	e05f      	b.n	800306e <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8002fae:	4b32      	ldr	r3, [pc, #200]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002fb0:	7a9b      	ldrb	r3, [r3, #10]
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d005      	beq.n	8002fc6 <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 8002fba:	7bfb      	ldrb	r3, [r7, #15]
 8002fbc:	f043 0320 	orr.w	r3, r3, #32
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	73fb      	strb	r3, [r7, #15]
 8002fc4:	e004      	b.n	8002fd0 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	f023 0320 	bic.w	r3, r3, #32
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002fd0:	4b29      	ldr	r3, [pc, #164]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4b27      	ldr	r3, [pc, #156]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	791b      	ldrb	r3, [r3, #4]
 8002fde:	461a      	mov	r2, r3
 8002fe0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fe4:	9302      	str	r3, [sp, #8]
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	9301      	str	r3, [sp, #4]
 8002fea:	f107 030f 	add.w	r3, r7, #15
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	4822      	ldr	r0, [pc, #136]	@ (800307c <mpu_set_bypass+0x1f8>)
 8002ff4:	f004 f938 	bl	8007268 <HAL_I2C_Mem_Write>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <mpu_set_bypass+0x180>
            return -1;
 8002ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8003002:	e034      	b.n	800306e <mpu_set_bypass+0x1ea>
        delay_ms(3);
 8003004:	2003      	movs	r0, #3
 8003006:	f003 fbe3 	bl	80067d0 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 800300a:	4b1b      	ldr	r3, [pc, #108]	@ (8003078 <mpu_set_bypass+0x1f4>)
 800300c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 8003014:	2380      	movs	r3, #128	@ 0x80
 8003016:	73fb      	strb	r3, [r7, #15]
 8003018:	e001      	b.n	800301e <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 800301a:	2300      	movs	r3, #0
 800301c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800301e:	4b16      	ldr	r3, [pc, #88]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8003020:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8003024:	2b00      	cmp	r3, #0
 8003026:	d004      	beq.n	8003032 <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800302e:	b2db      	uxtb	r3, r3
 8003030:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8003032:	4b11      	ldr	r3, [pc, #68]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	4619      	mov	r1, r3
 800303a:	4b0f      	ldr	r3, [pc, #60]	@ (8003078 <mpu_set_bypass+0x1f4>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	7ddb      	ldrb	r3, [r3, #23]
 8003040:	461a      	mov	r2, r3
 8003042:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003046:	9302      	str	r3, [sp, #8]
 8003048:	2301      	movs	r3, #1
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	f107 030f 	add.w	r3, r7, #15
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	2301      	movs	r3, #1
 8003054:	4809      	ldr	r0, [pc, #36]	@ (800307c <mpu_set_bypass+0x1f8>)
 8003056:	f004 f907 	bl	8007268 <HAL_I2C_Mem_Write>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d002      	beq.n	8003066 <mpu_set_bypass+0x1e2>
            return -1;
 8003060:	f04f 33ff 	mov.w	r3, #4294967295
 8003064:	e003      	b.n	800306e <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8003066:	4a04      	ldr	r2, [pc, #16]	@ (8003078 <mpu_set_bypass+0x1f4>)
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	7493      	strb	r3, [r2, #18]
    return 0;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	2000000c 	.word	0x2000000c
 800307c:	200002a4 	.word	0x200002a4

08003080 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b088      	sub	sp, #32
 8003084:	af04      	add	r7, sp, #16
 8003086:	4603      	mov	r3, r0
 8003088:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800308a:	4b23      	ldr	r3, [pc, #140]	@ (8003118 <mpu_set_int_latched+0x98>)
 800308c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8003090:	79fa      	ldrb	r2, [r7, #7]
 8003092:	429a      	cmp	r2, r3
 8003094:	d101      	bne.n	800309a <mpu_set_int_latched+0x1a>
        return 0;
 8003096:	2300      	movs	r3, #0
 8003098:	e039      	b.n	800310e <mpu_set_int_latched+0x8e>

    if (enable)
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80030a0:	2330      	movs	r3, #48	@ 0x30
 80030a2:	73fb      	strb	r3, [r7, #15]
 80030a4:	e001      	b.n	80030aa <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80030a6:	2300      	movs	r3, #0
 80030a8:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80030aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <mpu_set_int_latched+0x98>)
 80030ac:	7c9b      	ldrb	r3, [r3, #18]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d004      	beq.n	80030bc <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	f043 0302 	orr.w	r3, r3, #2
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 80030bc:	4b16      	ldr	r3, [pc, #88]	@ (8003118 <mpu_set_int_latched+0x98>)
 80030be:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d004      	beq.n	80030d0 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80030d0:	4b11      	ldr	r3, [pc, #68]	@ (8003118 <mpu_set_int_latched+0x98>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	4619      	mov	r1, r3
 80030d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003118 <mpu_set_int_latched+0x98>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	7ddb      	ldrb	r3, [r3, #23]
 80030de:	461a      	mov	r2, r3
 80030e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030e4:	9302      	str	r3, [sp, #8]
 80030e6:	2301      	movs	r3, #1
 80030e8:	9301      	str	r3, [sp, #4]
 80030ea:	f107 030f 	add.w	r3, r7, #15
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	2301      	movs	r3, #1
 80030f2:	480a      	ldr	r0, [pc, #40]	@ (800311c <mpu_set_int_latched+0x9c>)
 80030f4:	f004 f8b8 	bl	8007268 <HAL_I2C_Mem_Write>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d002      	beq.n	8003104 <mpu_set_int_latched+0x84>
        return -1;
 80030fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003102:	e004      	b.n	800310e <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 8003104:	4a04      	ldr	r2, [pc, #16]	@ (8003118 <mpu_set_int_latched+0x98>)
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000000c 	.word	0x2000000c
 800311c:	200002a4 	.word	0x200002a4

08003120 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8003120:	b590      	push	{r4, r7, lr}
 8003122:	b08b      	sub	sp, #44	@ 0x2c
 8003124:	af04      	add	r7, sp, #16
 8003126:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8003128:	4b44      	ldr	r3, [pc, #272]	@ (800323c <get_accel_prod_shift+0x11c>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	4619      	mov	r1, r3
 8003130:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003134:	9302      	str	r3, [sp, #8]
 8003136:	2304      	movs	r3, #4
 8003138:	9301      	str	r3, [sp, #4]
 800313a:	f107 0310 	add.w	r3, r7, #16
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	2301      	movs	r3, #1
 8003142:	220d      	movs	r2, #13
 8003144:	483e      	ldr	r0, [pc, #248]	@ (8003240 <get_accel_prod_shift+0x120>)
 8003146:	f004 f989 	bl	800745c <HAL_I2C_Mem_Read>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <get_accel_prod_shift+0x34>
        return 0x07;
 8003150:	2307      	movs	r3, #7
 8003152:	e06f      	b.n	8003234 <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8003154:	7c3b      	ldrb	r3, [r7, #16]
 8003156:	10db      	asrs	r3, r3, #3
 8003158:	b25b      	sxtb	r3, r3
 800315a:	f003 031c 	and.w	r3, r3, #28
 800315e:	b25a      	sxtb	r2, r3
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	111b      	asrs	r3, r3, #4
 8003164:	b25b      	sxtb	r3, r3
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	b25b      	sxtb	r3, r3
 800316c:	4313      	orrs	r3, r2
 800316e:	b25b      	sxtb	r3, r3
 8003170:	b2db      	uxtb	r3, r3
 8003172:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8003174:	7c7b      	ldrb	r3, [r7, #17]
 8003176:	10db      	asrs	r3, r3, #3
 8003178:	b25b      	sxtb	r3, r3
 800317a:	f003 031c 	and.w	r3, r3, #28
 800317e:	b25a      	sxtb	r2, r3
 8003180:	7cfb      	ldrb	r3, [r7, #19]
 8003182:	109b      	asrs	r3, r3, #2
 8003184:	b25b      	sxtb	r3, r3
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	b25b      	sxtb	r3, r3
 800318c:	4313      	orrs	r3, r2
 800318e:	b25b      	sxtb	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8003194:	7cbb      	ldrb	r3, [r7, #18]
 8003196:	10db      	asrs	r3, r3, #3
 8003198:	b25b      	sxtb	r3, r3
 800319a:	f003 031c 	and.w	r3, r3, #28
 800319e:	b25a      	sxtb	r2, r3
 80031a0:	7cfb      	ldrb	r3, [r7, #19]
 80031a2:	b25b      	sxtb	r3, r3
 80031a4:	f003 0303 	and.w	r3, r3, #3
 80031a8:	b25b      	sxtb	r3, r3
 80031aa:	4313      	orrs	r3, r2
 80031ac:	b25b      	sxtb	r3, r3
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80031b2:	2300      	movs	r3, #0
 80031b4:	75fb      	strb	r3, [r7, #23]
 80031b6:	e039      	b.n	800322c <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 80031b8:	7dfb      	ldrb	r3, [r7, #23]
 80031ba:	3318      	adds	r3, #24
 80031bc:	443b      	add	r3, r7
 80031be:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d107      	bne.n	80031d6 <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 80031c6:	7dfb      	ldrb	r3, [r7, #23]
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	4413      	add	r3, r2
 80031ce:	f04f 0200 	mov.w	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
            continue;
 80031d4:	e027      	b.n	8003226 <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 80031d6:	7dfb      	ldrb	r3, [r7, #23]
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	4a19      	ldr	r2, [pc, #100]	@ (8003244 <get_accel_prod_shift+0x124>)
 80031e0:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 80031e2:	e00d      	b.n	8003200 <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 80031e4:	7dfb      	ldrb	r3, [r7, #23]
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	4413      	add	r3, r2
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	7dfb      	ldrb	r3, [r7, #23]
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	18d4      	adds	r4, r2, r3
 80031f6:	4914      	ldr	r1, [pc, #80]	@ (8003248 <get_accel_prod_shift+0x128>)
 80031f8:	f7fd fe30 	bl	8000e5c <__aeabi_fmul>
 80031fc:	4603      	mov	r3, r0
 80031fe:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8003200:	7dfb      	ldrb	r3, [r7, #23]
 8003202:	f103 0218 	add.w	r2, r3, #24
 8003206:	443a      	add	r2, r7
 8003208:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800320c:	3a01      	subs	r2, #1
 800320e:	b2d1      	uxtb	r1, r2
 8003210:	f103 0218 	add.w	r2, r3, #24
 8003214:	443a      	add	r2, r7
 8003216:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800321a:	3318      	adds	r3, #24
 800321c:	443b      	add	r3, r7
 800321e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1de      	bne.n	80031e4 <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 8003226:	7dfb      	ldrb	r3, [r7, #23]
 8003228:	3301      	adds	r3, #1
 800322a:	75fb      	strb	r3, [r7, #23]
 800322c:	7dfb      	ldrb	r3, [r7, #23]
 800322e:	2b02      	cmp	r3, #2
 8003230:	d9c2      	bls.n	80031b8 <get_accel_prod_shift+0x98>
    }
    return 0;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	371c      	adds	r7, #28
 8003238:	46bd      	mov	sp, r7
 800323a:	bd90      	pop	{r4, r7, pc}
 800323c:	2000000c 	.word	0x2000000c
 8003240:	200002a4 	.word	0x200002a4
 8003244:	3eae147b 	.word	0x3eae147b
 8003248:	3f845a1d 	.word	0x3f845a1d

0800324c <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08a      	sub	sp, #40	@ 0x28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8003256:	2300      	movs	r3, #0
 8003258:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800325a:	f107 030c 	add.w	r3, r7, #12
 800325e:	4618      	mov	r0, r3
 8003260:	f7ff ff5e 	bl	8003120 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8003264:	2300      	movs	r3, #0
 8003266:	627b      	str	r3, [r7, #36]	@ 0x24
 8003268:	e065      	b.n	8003336 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800326a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	4413      	add	r3, r2
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	6839      	ldr	r1, [r7, #0]
 800327a:	440b      	add	r3, r1
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	bfb8      	it	lt
 8003284:	425b      	neglt	r3, r3
 8003286:	4618      	mov	r0, r3
 8003288:	f7fd fd94 	bl	8000db4 <__aeabi_i2f>
 800328c:	4603      	mov	r3, r0
 800328e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd fe96 	bl	8000fc4 <__aeabi_fdiv>
 8003298:	4603      	mov	r3, r0
 800329a:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	3328      	adds	r3, #40	@ 0x28
 80032a2:	443b      	add	r3, r7
 80032a4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80032a8:	f04f 0100 	mov.w	r1, #0
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fd ff69 	bl	8001184 <__aeabi_fcmpeq>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d124      	bne.n	8003302 <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80032b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	3328      	adds	r3, #40	@ 0x28
 80032be:	443b      	add	r3, r7
 80032c0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80032c4:	4619      	mov	r1, r3
 80032c6:	69f8      	ldr	r0, [r7, #28]
 80032c8:	f7fd fe7c 	bl	8000fc4 <__aeabi_fdiv>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7fd fcb8 	bl	8000c48 <__aeabi_fsub>
 80032d8:	4603      	mov	r3, r0
 80032da:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032e2:	4a19      	ldr	r2, [pc, #100]	@ (8003348 <accel_self_test+0xfc>)
 80032e4:	4611      	mov	r1, r2
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fd ff74 	bl	80011d4 <__aeabi_fcmpgt>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d01e      	beq.n	8003330 <accel_self_test+0xe4>
                result |= 1 << jj;
 80032f2:	2201      	movs	r2, #1
 80032f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	6a3a      	ldr	r2, [r7, #32]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	623b      	str	r3, [r7, #32]
 8003300:	e016      	b.n	8003330 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <accel_self_test+0x100>)
 8003304:	4619      	mov	r1, r3
 8003306:	69f8      	ldr	r0, [r7, #28]
 8003308:	f7fd ff46 	bl	8001198 <__aeabi_fcmplt>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d107      	bne.n	8003322 <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8003312:	4b0f      	ldr	r3, [pc, #60]	@ (8003350 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8003314:	4619      	mov	r1, r3
 8003316:	69f8      	ldr	r0, [r7, #28]
 8003318:	f7fd ff5c 	bl	80011d4 <__aeabi_fcmpgt>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d006      	beq.n	8003330 <accel_self_test+0xe4>
            result |= 1 << jj;
 8003322:	2201      	movs	r2, #1
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	6a3a      	ldr	r2, [r7, #32]
 800332c:	4313      	orrs	r3, r2
 800332e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8003330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003332:	3301      	adds	r3, #1
 8003334:	627b      	str	r3, [r7, #36]	@ 0x24
 8003336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003338:	2b02      	cmp	r3, #2
 800333a:	dd96      	ble.n	800326a <accel_self_test+0x1e>
    }

    return result;
 800333c:	6a3b      	ldr	r3, [r7, #32]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3728      	adds	r7, #40	@ 0x28
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	3e0f5c29 	.word	0x3e0f5c29
 800334c:	3e99999a 	.word	0x3e99999a
 8003350:	3f733333 	.word	0x3f733333

08003354 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08c      	sub	sp, #48	@ 0x30
 8003358:	af04      	add	r7, sp, #16
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8003362:	4b58      	ldr	r3, [pc, #352]	@ (80034c4 <gyro_self_test+0x170>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	4619      	mov	r1, r3
 800336a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800336e:	9302      	str	r3, [sp, #8]
 8003370:	2303      	movs	r3, #3
 8003372:	9301      	str	r3, [sp, #4]
 8003374:	f107 0308 	add.w	r3, r7, #8
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	2301      	movs	r3, #1
 800337c:	220d      	movs	r2, #13
 800337e:	4852      	ldr	r0, [pc, #328]	@ (80034c8 <gyro_self_test+0x174>)
 8003380:	f004 f86c 	bl	800745c <HAL_I2C_Mem_Read>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <gyro_self_test+0x3a>
        return 0x07;
 800338a:	2307      	movs	r3, #7
 800338c:	e095      	b.n	80034ba <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 800338e:	7a3b      	ldrb	r3, [r7, #8]
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	b2db      	uxtb	r3, r3
 8003396:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8003398:	7a7b      	ldrb	r3, [r7, #9]
 800339a:	f003 031f 	and.w	r3, r3, #31
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80033a2:	7abb      	ldrb	r3, [r7, #10]
 80033a4:	f003 031f 	and.w	r3, r3, #31
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80033ac:	2300      	movs	r3, #0
 80033ae:	61fb      	str	r3, [r7, #28]
 80033b0:	e07e      	b.n	80034b0 <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	4413      	add	r3, r2
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	6839      	ldr	r1, [r7, #0]
 80033c2:	440b      	add	r3, r1
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bfb8      	it	lt
 80033cc:	425b      	neglt	r3, r3
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7fd fcf0 	bl	8000db4 <__aeabi_i2f>
 80033d4:	4603      	mov	r3, r0
 80033d6:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fd fdf2 	bl	8000fc4 <__aeabi_fdiv>
 80033e0:	4603      	mov	r3, r0
 80033e2:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 80033e4:	f107 0208 	add.w	r2, r7, #8
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	4413      	add	r3, r2
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d044      	beq.n	800347c <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 80033f2:	2383      	movs	r3, #131	@ 0x83
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fd fcd9 	bl	8000dac <__aeabi_ui2f>
 80033fa:	4603      	mov	r3, r0
 80033fc:	4619      	mov	r1, r3
 80033fe:	4833      	ldr	r0, [pc, #204]	@ (80034cc <gyro_self_test+0x178>)
 8003400:	f7fd fde0 	bl	8000fc4 <__aeabi_fdiv>
 8003404:	4603      	mov	r3, r0
 8003406:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003408:	e005      	b.n	8003416 <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 800340a:	4931      	ldr	r1, [pc, #196]	@ (80034d0 <gyro_self_test+0x17c>)
 800340c:	6978      	ldr	r0, [r7, #20]
 800340e:	f7fd fd25 	bl	8000e5c <__aeabi_fmul>
 8003412:	4603      	mov	r3, r0
 8003414:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8003416:	f107 0208 	add.w	r2, r7, #8
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	4413      	add	r3, r2
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	3b01      	subs	r3, #1
 8003422:	b2d9      	uxtb	r1, r3
 8003424:	f107 0208 	add.w	r2, r7, #8
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	4413      	add	r3, r2
 800342c:	460a      	mov	r2, r1
 800342e:	701a      	strb	r2, [r3, #0]
 8003430:	f107 0208 	add.w	r2, r7, #8
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	4413      	add	r3, r2
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1e5      	bne.n	800340a <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800343e:	6979      	ldr	r1, [r7, #20]
 8003440:	6938      	ldr	r0, [r7, #16]
 8003442:	f7fd fdbf 	bl	8000fc4 <__aeabi_fdiv>
 8003446:	4603      	mov	r3, r0
 8003448:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800344c:	4618      	mov	r0, r3
 800344e:	f7fd fbfb 	bl	8000c48 <__aeabi_fsub>
 8003452:	4603      	mov	r3, r0
 8003454:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800345c:	4a1d      	ldr	r2, [pc, #116]	@ (80034d4 <gyro_self_test+0x180>)
 800345e:	4611      	mov	r1, r2
 8003460:	4618      	mov	r0, r3
 8003462:	f7fd feb7 	bl	80011d4 <__aeabi_fcmpgt>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01e      	beq.n	80034aa <gyro_self_test+0x156>
                result |= 1 << jj;
 800346c:	2201      	movs	r2, #1
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4313      	orrs	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
 800347a:	e016      	b.n	80034aa <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 800347c:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <gyro_self_test+0x184>)
 800347e:	4619      	mov	r1, r3
 8003480:	6938      	ldr	r0, [r7, #16]
 8003482:	f7fd fe89 	bl	8001198 <__aeabi_fcmplt>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d107      	bne.n	800349c <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 800348c:	4b13      	ldr	r3, [pc, #76]	@ (80034dc <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 800348e:	4619      	mov	r1, r3
 8003490:	6938      	ldr	r0, [r7, #16]
 8003492:	f7fd fe9f 	bl	80011d4 <__aeabi_fcmpgt>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d006      	beq.n	80034aa <gyro_self_test+0x156>
            result |= 1 << jj;
 800349c:	2201      	movs	r2, #1
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	3301      	adds	r3, #1
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	f77f af7d 	ble.w	80033b2 <gyro_self_test+0x5e>
    }
    return result;
 80034b8:	69bb      	ldr	r3, [r7, #24]
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3720      	adds	r7, #32
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	2000000c 	.word	0x2000000c
 80034c8:	200002a4 	.word	0x200002a4
 80034cc:	454cb000 	.word	0x454cb000
 80034d0:	3f85e354 	.word	0x3f85e354
 80034d4:	3e0f5c29 	.word	0x3e0f5c29
 80034d8:	41200000 	.word	0x41200000
 80034dc:	42d20000 	.word	0x42d20000

080034e0 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 80034e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034e4:	b0bc      	sub	sp, #240	@ 0xf0
 80034e6:	af04      	add	r7, sp, #16
 80034e8:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 80034ec:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80034f0:	4613      	mov	r3, r2
 80034f2:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8003502:	4bab      	ldr	r3, [pc, #684]	@ (80037b0 <get_st_biases+0x2d0>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	4619      	mov	r1, r3
 800350a:	4ba9      	ldr	r3, [pc, #676]	@ (80037b0 <get_st_biases+0x2d0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	7d5b      	ldrb	r3, [r3, #21]
 8003510:	461a      	mov	r2, r3
 8003512:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003516:	9302      	str	r3, [sp, #8]
 8003518:	2302      	movs	r3, #2
 800351a:	9301      	str	r3, [sp, #4]
 800351c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	2301      	movs	r3, #1
 8003524:	48a3      	ldr	r0, [pc, #652]	@ (80037b4 <get_st_biases+0x2d4>)
 8003526:	f003 fe9f 	bl	8007268 <HAL_I2C_Mem_Write>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d002      	beq.n	8003536 <get_st_biases+0x56>
        return -1;
 8003530:	f04f 33ff 	mov.w	r3, #4294967295
 8003534:	e3de      	b.n	8003cf4 <get_st_biases+0x814>
    delay_ms(200);
 8003536:	20c8      	movs	r0, #200	@ 0xc8
 8003538:	f003 f94a 	bl	80067d0 <HAL_Delay>
    data[0] = 0;
 800353c:	2300      	movs	r3, #0
 800353e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8003542:	4b9b      	ldr	r3, [pc, #620]	@ (80037b0 <get_st_biases+0x2d0>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	4619      	mov	r1, r3
 800354a:	4b99      	ldr	r3, [pc, #612]	@ (80037b0 <get_st_biases+0x2d0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	7c5b      	ldrb	r3, [r3, #17]
 8003550:	461a      	mov	r2, r3
 8003552:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003556:	9302      	str	r3, [sp, #8]
 8003558:	2301      	movs	r3, #1
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	2301      	movs	r3, #1
 8003564:	4893      	ldr	r0, [pc, #588]	@ (80037b4 <get_st_biases+0x2d4>)
 8003566:	f003 fe7f 	bl	8007268 <HAL_I2C_Mem_Write>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d002      	beq.n	8003576 <get_st_biases+0x96>
        return -1;
 8003570:	f04f 33ff 	mov.w	r3, #4294967295
 8003574:	e3be      	b.n	8003cf4 <get_st_biases+0x814>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003576:	4b8e      	ldr	r3, [pc, #568]	@ (80037b0 <get_st_biases+0x2d0>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	4619      	mov	r1, r3
 800357e:	4b8c      	ldr	r3, [pc, #560]	@ (80037b0 <get_st_biases+0x2d0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	795b      	ldrb	r3, [r3, #5]
 8003584:	461a      	mov	r2, r3
 8003586:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800358a:	9302      	str	r3, [sp, #8]
 800358c:	2301      	movs	r3, #1
 800358e:	9301      	str	r3, [sp, #4]
 8003590:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	2301      	movs	r3, #1
 8003598:	4886      	ldr	r0, [pc, #536]	@ (80037b4 <get_st_biases+0x2d4>)
 800359a:	f003 fe65 	bl	8007268 <HAL_I2C_Mem_Write>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d002      	beq.n	80035aa <get_st_biases+0xca>
        return -1;
 80035a4:	f04f 33ff 	mov.w	r3, #4294967295
 80035a8:	e3a4      	b.n	8003cf4 <get_st_biases+0x814>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80035aa:	4b81      	ldr	r3, [pc, #516]	@ (80037b0 <get_st_biases+0x2d0>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	4619      	mov	r1, r3
 80035b2:	4b7f      	ldr	r3, [pc, #508]	@ (80037b0 <get_st_biases+0x2d0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	7d5b      	ldrb	r3, [r3, #21]
 80035b8:	461a      	mov	r2, r3
 80035ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035be:	9302      	str	r3, [sp, #8]
 80035c0:	2301      	movs	r3, #1
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	2301      	movs	r3, #1
 80035cc:	4879      	ldr	r0, [pc, #484]	@ (80037b4 <get_st_biases+0x2d4>)
 80035ce:	f003 fe4b 	bl	8007268 <HAL_I2C_Mem_Write>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d002      	beq.n	80035de <get_st_biases+0xfe>
        return -1;
 80035d8:	f04f 33ff 	mov.w	r3, #4294967295
 80035dc:	e38a      	b.n	8003cf4 <get_st_biases+0x814>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80035de:	4b74      	ldr	r3, [pc, #464]	@ (80037b0 <get_st_biases+0x2d0>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	4619      	mov	r1, r3
 80035e6:	4b72      	ldr	r3, [pc, #456]	@ (80037b0 <get_st_biases+0x2d0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	7e9b      	ldrb	r3, [r3, #26]
 80035ec:	461a      	mov	r2, r3
 80035ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035f2:	9302      	str	r3, [sp, #8]
 80035f4:	2301      	movs	r3, #1
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80035fc:	9300      	str	r3, [sp, #0]
 80035fe:	2301      	movs	r3, #1
 8003600:	486c      	ldr	r0, [pc, #432]	@ (80037b4 <get_st_biases+0x2d4>)
 8003602:	f003 fe31 	bl	8007268 <HAL_I2C_Mem_Write>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <get_st_biases+0x132>
        return -1;
 800360c:	f04f 33ff 	mov.w	r3, #4294967295
 8003610:	e370      	b.n	8003cf4 <get_st_biases+0x814>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003612:	4b67      	ldr	r3, [pc, #412]	@ (80037b0 <get_st_biases+0x2d0>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4619      	mov	r1, r3
 800361a:	4b65      	ldr	r3, [pc, #404]	@ (80037b0 <get_st_biases+0x2d0>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	791b      	ldrb	r3, [r3, #4]
 8003620:	461a      	mov	r2, r3
 8003622:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003626:	9302      	str	r3, [sp, #8]
 8003628:	2301      	movs	r3, #1
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	2301      	movs	r3, #1
 8003634:	485f      	ldr	r0, [pc, #380]	@ (80037b4 <get_st_biases+0x2d4>)
 8003636:	f003 fe17 	bl	8007268 <HAL_I2C_Mem_Write>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <get_st_biases+0x166>
        return -1;
 8003640:	f04f 33ff 	mov.w	r3, #4294967295
 8003644:	e356      	b.n	8003cf4 <get_st_biases+0x814>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8003646:	230c      	movs	r3, #12
 8003648:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800364c:	4b58      	ldr	r3, [pc, #352]	@ (80037b0 <get_st_biases+0x2d0>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	4619      	mov	r1, r3
 8003654:	4b56      	ldr	r3, [pc, #344]	@ (80037b0 <get_st_biases+0x2d0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	791b      	ldrb	r3, [r3, #4]
 800365a:	461a      	mov	r2, r3
 800365c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003660:	9302      	str	r3, [sp, #8]
 8003662:	2301      	movs	r3, #1
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	2301      	movs	r3, #1
 800366e:	4851      	ldr	r0, [pc, #324]	@ (80037b4 <get_st_biases+0x2d4>)
 8003670:	f003 fdfa 	bl	8007268 <HAL_I2C_Mem_Write>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <get_st_biases+0x1a0>
        return -1;
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	e339      	b.n	8003cf4 <get_st_biases+0x814>
    delay_ms(15);
 8003680:	200f      	movs	r0, #15
 8003682:	f003 f8a5 	bl	80067d0 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8003686:	4b4a      	ldr	r3, [pc, #296]	@ (80037b0 <get_st_biases+0x2d0>)
 8003688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368a:	7a5b      	ldrb	r3, [r3, #9]
 800368c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8003690:	4b47      	ldr	r3, [pc, #284]	@ (80037b0 <get_st_biases+0x2d0>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	4619      	mov	r1, r3
 8003698:	4b45      	ldr	r3, [pc, #276]	@ (80037b0 <get_st_biases+0x2d0>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	789b      	ldrb	r3, [r3, #2]
 800369e:	461a      	mov	r2, r3
 80036a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036a4:	9302      	str	r3, [sp, #8]
 80036a6:	2301      	movs	r3, #1
 80036a8:	9301      	str	r3, [sp, #4]
 80036aa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	2301      	movs	r3, #1
 80036b2:	4840      	ldr	r0, [pc, #256]	@ (80037b4 <get_st_biases+0x2d4>)
 80036b4:	f003 fdd8 	bl	8007268 <HAL_I2C_Mem_Write>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <get_st_biases+0x1e4>
        return -1;
 80036be:	f04f 33ff 	mov.w	r3, #4294967295
 80036c2:	e317      	b.n	8003cf4 <get_st_biases+0x814>
    data[0] = st.test->reg_rate_div;
 80036c4:	4b3a      	ldr	r3, [pc, #232]	@ (80037b0 <get_st_biases+0x2d0>)
 80036c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c8:	7a1b      	ldrb	r3, [r3, #8]
 80036ca:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 80036ce:	4b38      	ldr	r3, [pc, #224]	@ (80037b0 <get_st_biases+0x2d0>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	4619      	mov	r1, r3
 80036d6:	4b36      	ldr	r3, [pc, #216]	@ (80037b0 <get_st_biases+0x2d0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	785b      	ldrb	r3, [r3, #1]
 80036dc:	461a      	mov	r2, r3
 80036de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036e2:	9302      	str	r3, [sp, #8]
 80036e4:	2301      	movs	r3, #1
 80036e6:	9301      	str	r3, [sp, #4]
 80036e8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2301      	movs	r3, #1
 80036f0:	4830      	ldr	r0, [pc, #192]	@ (80037b4 <get_st_biases+0x2d4>)
 80036f2:	f003 fdb9 	bl	8007268 <HAL_I2C_Mem_Write>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <get_st_biases+0x222>
        return -1;
 80036fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003700:	e2f8      	b.n	8003cf4 <get_st_biases+0x814>
    if (hw_test)
 8003702:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003706:	2b00      	cmp	r3, #0
 8003708:	d008      	beq.n	800371c <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 800370a:	4b29      	ldr	r3, [pc, #164]	@ (80037b0 <get_st_biases+0x2d0>)
 800370c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370e:	7a9b      	ldrb	r3, [r3, #10]
 8003710:	f063 031f 	orn	r3, r3, #31
 8003714:	b2db      	uxtb	r3, r3
 8003716:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 800371a:	e004      	b.n	8003726 <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 800371c:	4b24      	ldr	r3, [pc, #144]	@ (80037b0 <get_st_biases+0x2d0>)
 800371e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003720:	7a9b      	ldrb	r3, [r3, #10]
 8003722:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8003726:	4b22      	ldr	r3, [pc, #136]	@ (80037b0 <get_st_biases+0x2d0>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	4619      	mov	r1, r3
 800372e:	4b20      	ldr	r3, [pc, #128]	@ (80037b0 <get_st_biases+0x2d0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	799b      	ldrb	r3, [r3, #6]
 8003734:	461a      	mov	r2, r3
 8003736:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800373a:	9302      	str	r3, [sp, #8]
 800373c:	2301      	movs	r3, #1
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	2301      	movs	r3, #1
 8003748:	481a      	ldr	r0, [pc, #104]	@ (80037b4 <get_st_biases+0x2d4>)
 800374a:	f003 fd8d 	bl	8007268 <HAL_I2C_Mem_Write>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d002      	beq.n	800375a <get_st_biases+0x27a>
        return -1;
 8003754:	f04f 33ff 	mov.w	r3, #4294967295
 8003758:	e2cc      	b.n	8003cf4 <get_st_biases+0x814>

    if (hw_test)
 800375a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800375e:	2b00      	cmp	r3, #0
 8003760:	d008      	beq.n	8003774 <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8003762:	4b13      	ldr	r3, [pc, #76]	@ (80037b0 <get_st_biases+0x2d0>)
 8003764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003766:	7adb      	ldrb	r3, [r3, #11]
 8003768:	f063 031f 	orn	r3, r3, #31
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8003772:	e002      	b.n	800377a <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 8003774:	2318      	movs	r3, #24
 8003776:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 800377a:	4b0d      	ldr	r3, [pc, #52]	@ (80037b0 <get_st_biases+0x2d0>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	4619      	mov	r1, r3
 8003782:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <get_st_biases+0x2d0>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	79db      	ldrb	r3, [r3, #7]
 8003788:	461a      	mov	r2, r3
 800378a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800378e:	9302      	str	r3, [sp, #8]
 8003790:	2301      	movs	r3, #1
 8003792:	9301      	str	r3, [sp, #4]
 8003794:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	2301      	movs	r3, #1
 800379c:	4805      	ldr	r0, [pc, #20]	@ (80037b4 <get_st_biases+0x2d4>)
 800379e:	f003 fd63 	bl	8007268 <HAL_I2C_Mem_Write>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d007      	beq.n	80037b8 <get_st_biases+0x2d8>
        return -1;
 80037a8:	f04f 33ff 	mov.w	r3, #4294967295
 80037ac:	e2a2      	b.n	8003cf4 <get_st_biases+0x814>
 80037ae:	bf00      	nop
 80037b0:	2000000c 	.word	0x2000000c
 80037b4:	200002a4 	.word	0x200002a4
    if (hw_test)
 80037b8:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <get_st_biases+0x2e6>
        delay_ms(200);
 80037c0:	20c8      	movs	r0, #200	@ 0xc8
 80037c2:	f003 f805 	bl	80067d0 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 80037c6:	2340      	movs	r3, #64	@ 0x40
 80037c8:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80037cc:	4b61      	ldr	r3, [pc, #388]	@ (8003954 <get_st_biases+0x474>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	4619      	mov	r1, r3
 80037d4:	4b5f      	ldr	r3, [pc, #380]	@ (8003954 <get_st_biases+0x474>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	791b      	ldrb	r3, [r3, #4]
 80037da:	461a      	mov	r2, r3
 80037dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037e0:	9302      	str	r3, [sp, #8]
 80037e2:	2301      	movs	r3, #1
 80037e4:	9301      	str	r3, [sp, #4]
 80037e6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	2301      	movs	r3, #1
 80037ee:	485a      	ldr	r0, [pc, #360]	@ (8003958 <get_st_biases+0x478>)
 80037f0:	f003 fd3a 	bl	8007268 <HAL_I2C_Mem_Write>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d002      	beq.n	8003800 <get_st_biases+0x320>
        return -1;
 80037fa:	f04f 33ff 	mov.w	r3, #4294967295
 80037fe:	e279      	b.n	8003cf4 <get_st_biases+0x814>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8003800:	2378      	movs	r3, #120	@ 0x78
 8003802:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003806:	4b53      	ldr	r3, [pc, #332]	@ (8003954 <get_st_biases+0x474>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	4619      	mov	r1, r3
 800380e:	4b51      	ldr	r3, [pc, #324]	@ (8003954 <get_st_biases+0x474>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	795b      	ldrb	r3, [r3, #5]
 8003814:	461a      	mov	r2, r3
 8003816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800381a:	9302      	str	r3, [sp, #8]
 800381c:	2301      	movs	r3, #1
 800381e:	9301      	str	r3, [sp, #4]
 8003820:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	2301      	movs	r3, #1
 8003828:	484b      	ldr	r0, [pc, #300]	@ (8003958 <get_st_biases+0x478>)
 800382a:	f003 fd1d 	bl	8007268 <HAL_I2C_Mem_Write>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <get_st_biases+0x35a>
        return -1;
 8003834:	f04f 33ff 	mov.w	r3, #4294967295
 8003838:	e25c      	b.n	8003cf4 <get_st_biases+0x814>
    delay_ms(test.wait_ms);
 800383a:	2332      	movs	r3, #50	@ 0x32
 800383c:	4618      	mov	r0, r3
 800383e:	f002 ffc7 	bl	80067d0 <HAL_Delay>
    data[0] = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003848:	4b42      	ldr	r3, [pc, #264]	@ (8003954 <get_st_biases+0x474>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	4619      	mov	r1, r3
 8003850:	4b40      	ldr	r3, [pc, #256]	@ (8003954 <get_st_biases+0x474>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	795b      	ldrb	r3, [r3, #5]
 8003856:	461a      	mov	r2, r3
 8003858:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800385c:	9302      	str	r3, [sp, #8]
 800385e:	2301      	movs	r3, #1
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	2301      	movs	r3, #1
 800386a:	483b      	ldr	r0, [pc, #236]	@ (8003958 <get_st_biases+0x478>)
 800386c:	f003 fcfc 	bl	8007268 <HAL_I2C_Mem_Write>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d002      	beq.n	800387c <get_st_biases+0x39c>
        return -1;
 8003876:	f04f 33ff 	mov.w	r3, #4294967295
 800387a:	e23b      	b.n	8003cf4 <get_st_biases+0x814>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 800387c:	4b35      	ldr	r3, [pc, #212]	@ (8003954 <get_st_biases+0x474>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	4619      	mov	r1, r3
 8003884:	4b33      	ldr	r3, [pc, #204]	@ (8003954 <get_st_biases+0x474>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	7b1b      	ldrb	r3, [r3, #12]
 800388a:	461a      	mov	r2, r3
 800388c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003890:	9302      	str	r3, [sp, #8]
 8003892:	2302      	movs	r3, #2
 8003894:	9301      	str	r3, [sp, #4]
 8003896:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	2301      	movs	r3, #1
 800389e:	482e      	ldr	r0, [pc, #184]	@ (8003958 <get_st_biases+0x478>)
 80038a0:	f003 fddc 	bl	800745c <HAL_I2C_Mem_Read>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <get_st_biases+0x3d0>
        return -1;
 80038aa:	f04f 33ff 	mov.w	r3, #4294967295
 80038ae:	e221      	b.n	8003cf4 <get_st_biases+0x814>

    fifo_count = (data[0] << 8) | data[1];
 80038b0:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 80038b4:	b21b      	sxth	r3, r3
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	b21a      	sxth	r2, r3
 80038ba:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 80038be:	b21b      	sxth	r3, r3
 80038c0:	4313      	orrs	r3, r2
 80038c2:	b21b      	sxth	r3, r3
 80038c4:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 80038c8:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 80038cc:	4b23      	ldr	r3, [pc, #140]	@ (800395c <get_st_biases+0x47c>)
 80038ce:	fba3 2302 	umull	r2, r3, r3, r2
 80038d2:	08db      	lsrs	r3, r3, #3
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 80038da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038de:	f103 0108 	add.w	r1, r3, #8
 80038e2:	2300      	movs	r3, #0
 80038e4:	600b      	str	r3, [r1, #0]
 80038e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038ea:	1d1a      	adds	r2, r3, #4
 80038ec:	680b      	ldr	r3, [r1, #0]
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038f6:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 80038f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038fc:	f103 0108 	add.w	r1, r3, #8
 8003900:	2300      	movs	r3, #0
 8003902:	600b      	str	r3, [r1, #0]
 8003904:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003908:	1d1a      	adds	r2, r3, #4
 800390a:	680b      	ldr	r3, [r1, #0]
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	6812      	ldr	r2, [r2, #0]
 8003910:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003914:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8003916:	2300      	movs	r3, #0
 8003918:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800391c:	e0b1      	b.n	8003a82 <get_st_biases+0x5a2>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 800391e:	4b0d      	ldr	r3, [pc, #52]	@ (8003954 <get_st_biases+0x474>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	4619      	mov	r1, r3
 8003926:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <get_st_biases+0x474>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	7b5b      	ldrb	r3, [r3, #13]
 800392c:	461a      	mov	r2, r3
 800392e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003932:	9302      	str	r3, [sp, #8]
 8003934:	230c      	movs	r3, #12
 8003936:	9301      	str	r3, [sp, #4]
 8003938:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	2301      	movs	r3, #1
 8003940:	4805      	ldr	r0, [pc, #20]	@ (8003958 <get_st_biases+0x478>)
 8003942:	f003 fd8b 	bl	800745c <HAL_I2C_Mem_Read>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d009      	beq.n	8003960 <get_st_biases+0x480>
            return -1;
 800394c:	f04f 33ff 	mov.w	r3, #4294967295
 8003950:	e1d0      	b.n	8003cf4 <get_st_biases+0x814>
 8003952:	bf00      	nop
 8003954:	2000000c 	.word	0x2000000c
 8003958:	200002a4 	.word	0x200002a4
 800395c:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8003960:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003964:	b21b      	sxth	r3, r3
 8003966:	021b      	lsls	r3, r3, #8
 8003968:	b21a      	sxth	r2, r3
 800396a:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 800396e:	b21b      	sxth	r3, r3
 8003970:	4313      	orrs	r3, r2
 8003972:	b21b      	sxth	r3, r3
 8003974:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8003978:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 800397c:	b21b      	sxth	r3, r3
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	b21a      	sxth	r2, r3
 8003982:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8003986:	b21b      	sxth	r3, r3
 8003988:	4313      	orrs	r3, r2
 800398a:	b21b      	sxth	r3, r3
 800398c:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8003990:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8003994:	b21b      	sxth	r3, r3
 8003996:	021b      	lsls	r3, r3, #8
 8003998:	b21a      	sxth	r2, r3
 800399a:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 800399e:	b21b      	sxth	r3, r3
 80039a0:	4313      	orrs	r3, r2
 80039a2:	b21b      	sxth	r3, r3
 80039a4:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 80039a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 80039b2:	441a      	add	r2, r3
 80039b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039b8:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 80039ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039be:	3304      	adds	r3, #4
 80039c0:	6819      	ldr	r1, [r3, #0]
 80039c2:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 80039c6:	4618      	mov	r0, r3
 80039c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039cc:	1d1a      	adds	r2, r3, #4
 80039ce:	180b      	adds	r3, r1, r0
 80039d0:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 80039d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039d6:	3308      	adds	r3, #8
 80039d8:	6819      	ldr	r1, [r3, #0]
 80039da:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 80039de:	4618      	mov	r0, r3
 80039e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039e4:	f103 0208 	add.w	r2, r3, #8
 80039e8:	180b      	adds	r3, r1, r0
 80039ea:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 80039ec:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 80039f0:	b21b      	sxth	r3, r3
 80039f2:	021b      	lsls	r3, r3, #8
 80039f4:	b21a      	sxth	r2, r3
 80039f6:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80039fa:	b21b      	sxth	r3, r3
 80039fc:	4313      	orrs	r3, r2
 80039fe:	b21b      	sxth	r3, r3
 8003a00:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003a04:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003a08:	b21b      	sxth	r3, r3
 8003a0a:	021b      	lsls	r3, r3, #8
 8003a0c:	b21a      	sxth	r2, r3
 8003a0e:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003a12:	b21b      	sxth	r3, r3
 8003a14:	4313      	orrs	r3, r2
 8003a16:	b21b      	sxth	r3, r3
 8003a18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003a1c:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8003a20:	b21b      	sxth	r3, r3
 8003a22:	021b      	lsls	r3, r3, #8
 8003a24:	b21a      	sxth	r2, r3
 8003a26:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003a2a:	b21b      	sxth	r3, r3
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	b21b      	sxth	r3, r3
 8003a30:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8003a34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8003a3e:	441a      	add	r2, r3
 8003a40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a44:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003a46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	6819      	ldr	r1, [r3, #0]
 8003a4e:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8003a52:	4618      	mov	r0, r3
 8003a54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a58:	1d1a      	adds	r2, r3, #4
 8003a5a:	180b      	adds	r3, r1, r0
 8003a5c:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8003a5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a62:	3308      	adds	r3, #8
 8003a64:	6819      	ldr	r1, [r3, #0]
 8003a66:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a70:	f103 0208 	add.w	r2, r3, #8
 8003a74:	180b      	adds	r3, r1, r0
 8003a76:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8003a78:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003a82:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8003a86:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	f4ff af47 	bcc.w	800391e <get_st_biases+0x43e>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8003a90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	17da      	asrs	r2, r3, #31
 8003a98:	461c      	mov	r4, r3
 8003a9a:	4615      	mov	r5, r2
 8003a9c:	1423      	asrs	r3, r4, #16
 8003a9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003aa2:	0423      	lsls	r3, r4, #16
 8003aa4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003aa8:	2283      	movs	r2, #131	@ 0x83
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8003ab0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ab4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003ab8:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003abc:	f7fd fbda 	bl	8001274 <__aeabi_ldivmod>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003acc:	2200      	movs	r2, #0
 8003ace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ad2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ad6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003ada:	f7fd fbcb 	bl	8001274 <__aeabi_ldivmod>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ae6:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003ae8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003aec:	3304      	adds	r3, #4
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	17da      	asrs	r2, r3, #31
 8003af2:	4698      	mov	r8, r3
 8003af4:	4691      	mov	r9, r2
 8003af6:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003afa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003afe:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8003b02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b06:	2283      	movs	r2, #131	@ 0x83
 8003b08:	2300      	movs	r3, #0
 8003b0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003b0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b12:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003b16:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003b1a:	f7fd fbab 	bl	8001274 <__aeabi_ldivmod>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4610      	mov	r0, r2
 8003b24:	4619      	mov	r1, r3
 8003b26:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b2e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b30:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003b34:	f7fd fb9e 	bl	8001274 <__aeabi_ldivmod>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4610      	mov	r0, r2
 8003b3e:	4619      	mov	r1, r3
 8003b40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b44:	1d1a      	adds	r2, r3, #4
 8003b46:	4603      	mov	r3, r0
 8003b48:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003b4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b4e:	3308      	adds	r3, #8
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	17da      	asrs	r2, r3, #31
 8003b54:	469a      	mov	sl, r3
 8003b56:	4693      	mov	fp, r2
 8003b58:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003b5c:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b5e:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8003b62:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b64:	2283      	movs	r2, #131	@ 0x83
 8003b66:	2300      	movs	r3, #0
 8003b68:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003b6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b6c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003b70:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003b74:	f7fd fb7e 	bl	8001274 <__aeabi_ldivmod>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4610      	mov	r0, r2
 8003b7e:	4619      	mov	r1, r3
 8003b80:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003b84:	2200      	movs	r2, #0
 8003b86:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b88:	667a      	str	r2, [r7, #100]	@ 0x64
 8003b8a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003b8e:	f7fd fb71 	bl	8001274 <__aeabi_ldivmod>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4610      	mov	r0, r2
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003b9e:	f103 0208 	add.w	r2, r3, #8
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003ba6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	17da      	asrs	r2, r3, #31
 8003bae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003bb0:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003bb2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	141b      	asrs	r3, r3, #16
 8003bba:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	041b      	lsls	r3, r3, #16
 8003bc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bcc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bd0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003bd4:	f7fd fb4e 	bl	8001274 <__aeabi_ldivmod>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4610      	mov	r0, r2
 8003bde:	4619      	mov	r1, r3
 8003be0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003be4:	2200      	movs	r2, #0
 8003be6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003be8:	647a      	str	r2, [r7, #68]	@ 0x44
 8003bea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003bee:	f7fd fb41 	bl	8001274 <__aeabi_ldivmod>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003bfa:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003bfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c00:	3304      	adds	r3, #4
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	17da      	asrs	r2, r3, #31
 8003c06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c0a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c0e:	460b      	mov	r3, r1
 8003c10:	141b      	asrs	r3, r3, #16
 8003c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c14:	460b      	mov	r3, r1
 8003c16:	041b      	lsls	r3, r3, #16
 8003c18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c1e:	2300      	movs	r3, #0
 8003c20:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c28:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003c2c:	f7fd fb22 	bl	8001274 <__aeabi_ldivmod>
 8003c30:	4602      	mov	r2, r0
 8003c32:	460b      	mov	r3, r1
 8003c34:	4610      	mov	r0, r2
 8003c36:	4619      	mov	r1, r3
 8003c38:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	623b      	str	r3, [r7, #32]
 8003c40:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c46:	f7fd fb15 	bl	8001274 <__aeabi_ldivmod>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	4610      	mov	r0, r2
 8003c50:	4619      	mov	r1, r3
 8003c52:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c56:	3304      	adds	r3, #4
 8003c58:	4602      	mov	r2, r0
 8003c5a:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8003c5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003c60:	3308      	adds	r3, #8
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	17da      	asrs	r2, r3, #31
 8003c66:	61bb      	str	r3, [r7, #24]
 8003c68:	61fa      	str	r2, [r7, #28]
 8003c6a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003c6e:	460b      	mov	r3, r1
 8003c70:	141b      	asrs	r3, r3, #16
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	460b      	mov	r3, r1
 8003c76:	041b      	lsls	r3, r3, #16
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60ba      	str	r2, [r7, #8]
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c88:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003c8c:	f7fd faf2 	bl	8001274 <__aeabi_ldivmod>
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	4610      	mov	r0, r2
 8003c96:	4619      	mov	r1, r3
 8003c98:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	603b      	str	r3, [r7, #0]
 8003ca0:	607a      	str	r2, [r7, #4]
 8003ca2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ca6:	f7fd fae5 	bl	8001274 <__aeabi_ldivmod>
 8003caa:	4602      	mov	r2, r0
 8003cac:	460b      	mov	r3, r1
 8003cae:	4610      	mov	r0, r2
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cb6:	3308      	adds	r3, #8
 8003cb8:	4602      	mov	r2, r0
 8003cba:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8003cbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cc0:	3308      	adds	r3, #8
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	dd0a      	ble.n	8003cde <get_st_biases+0x7fe>
        accel[2] -= 65536L;
 8003cc8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ccc:	3308      	adds	r3, #8
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cd4:	3308      	adds	r3, #8
 8003cd6:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	e009      	b.n	8003cf2 <get_st_biases+0x812>
    else
        accel[2] += 65536L;
 8003cde:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ce2:	3308      	adds	r3, #8
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cea:	3308      	adds	r3, #8
 8003cec:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8003cf0:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	37e0      	adds	r7, #224	@ 0xe0
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cfe:	bf00      	nop

08003d00 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b08e      	sub	sp, #56	@ 0x38
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8003d10:	4b64      	ldr	r3, [pc, #400]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003d12:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d006      	beq.n	8003d28 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	f000 fa18 	bl	8004150 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8003d20:	2301      	movs	r3, #1
 8003d22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003d26:	e002      	b.n	8003d2e <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8003d2e:	f107 030c 	add.w	r3, r7, #12
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fe fc38 	bl	80025a8 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003d38:	f107 030f 	add.w	r3, r7, #15
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fe fcc7 	bl	80026d0 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8003d42:	f107 0308 	add.w	r3, r7, #8
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fe fd6e 	bl	8002828 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8003d4c:	f107 030a 	add.w	r3, r7, #10
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fe fdff 	bl	8002954 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8003d56:	4b53      	ldr	r3, [pc, #332]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003d58:	7a9b      	ldrb	r3, [r3, #10]
 8003d5a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8003d5e:	f107 030e 	add.w	r3, r7, #14
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fe fef6 	bl	8002b54 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8003d68:	2300      	movs	r3, #0
 8003d6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d6c:	e00a      	b.n	8003d84 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8003d6e:	2200      	movs	r2, #0
 8003d70:	6839      	ldr	r1, [r7, #0]
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7ff fbb4 	bl	80034e0 <get_st_biases>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d008      	beq.n	8003d90 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8003d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d80:	3301      	adds	r3, #1
 8003d82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d84:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	dbef      	blt.n	8003d6e <mpu_run_self_test+0x6e>
 8003d8e:	e000      	b.n	8003d92 <mpu_run_self_test+0x92>
            break;
 8003d90:	bf00      	nop
    if (ii == tries) {
 8003d92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d102      	bne.n	8003da2 <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003da0:	e045      	b.n	8003e2e <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003da6:	e00d      	b.n	8003dc4 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8003da8:	f107 0110 	add.w	r1, r7, #16
 8003dac:	f107 031c 	add.w	r3, r7, #28
 8003db0:	2201      	movs	r2, #1
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff fb94 	bl	80034e0 <get_st_biases>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8003dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003dc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	dbec      	blt.n	8003da8 <mpu_run_self_test+0xa8>
 8003dce:	e000      	b.n	8003dd2 <mpu_run_self_test+0xd2>
            break;
 8003dd0:	bf00      	nop
    if (ii == tries) {
 8003dd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003dd6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d102      	bne.n	8003de2 <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8003de0:	e025      	b.n	8003e2e <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8003de2:	f107 0310 	add.w	r3, r7, #16
 8003de6:	4619      	mov	r1, r3
 8003de8:	6838      	ldr	r0, [r7, #0]
 8003dea:	f7ff fa2f 	bl	800324c <accel_self_test>
 8003dee:	4603      	mov	r3, r0
 8003df0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8003df4:	f107 031c 	add.w	r3, r7, #28
 8003df8:	4619      	mov	r1, r3
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7ff faaa 	bl	8003354 <gyro_self_test>
 8003e00:	4603      	mov	r3, r0
 8003e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8003e06:	2300      	movs	r3, #0
 8003e08:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003e0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <mpu_run_self_test+0x11a>
        result |= 0x01;
 8003e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e14:	f043 0301 	orr.w	r3, r3, #1
 8003e18:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003e1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d104      	bne.n	8003e2c <mpu_run_self_test+0x12c>
        result |= 0x02;
 8003e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e24:	f043 0302 	orr.w	r3, r3, #2
 8003e28:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e2a:	e000      	b.n	8003e2e <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003e2c:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8003e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e30:	22ff      	movs	r2, #255	@ 0xff
 8003e32:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8003e34:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e36:	22ff      	movs	r2, #255	@ 0xff
 8003e38:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e3c:	22ff      	movs	r2, #255	@ 0xff
 8003e3e:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8003e40:	4b18      	ldr	r3, [pc, #96]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e46:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8003e48:	4b16      	ldr	r3, [pc, #88]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e4a:	22ff      	movs	r2, #255	@ 0xff
 8003e4c:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8003e4e:	4b15      	ldr	r3, [pc, #84]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e50:	22ff      	movs	r2, #255	@ 0xff
 8003e52:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8003e54:	4b13      	ldr	r3, [pc, #76]	@ (8003ea4 <mpu_run_self_test+0x1a4>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8003e5a:	89bb      	ldrh	r3, [r7, #12]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fe fbd7 	bl	8002610 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fc6d 	bl	8002744 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8003e6a:	893b      	ldrh	r3, [r7, #8]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe fd17 	bl	80028a0 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8003e72:	897b      	ldrh	r3, [r7, #10]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7fe fd85 	bl	8002984 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8003e7a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fe feca 	bl	8002c18 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8003e84:	7bbb      	ldrb	r3, [r7, #14]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7fe fe74 	bl	8002b74 <mpu_configure_fifo>

    if (dmp_was_on)
 8003e8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8003e94:	2001      	movs	r0, #1
 8003e96:	f000 f95b 	bl	8004150 <mpu_set_dmp_state>

    return result;
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3738      	adds	r7, #56	@ 0x38
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	2000000c 	.word	0x2000000c

08003ea8 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b088      	sub	sp, #32
 8003eac:	af04      	add	r7, sp, #16
 8003eae:	4603      	mov	r3, r0
 8003eb0:	603a      	str	r2, [r7, #0]
 8003eb2:	80fb      	strh	r3, [r7, #6]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d102      	bne.n	8003ec4 <mpu_write_mem+0x1c>
        return -1;
 8003ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec2:	e04e      	b.n	8003f62 <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003ec4:	4b29      	ldr	r3, [pc, #164]	@ (8003f6c <mpu_write_mem+0xc4>)
 8003ec6:	7a9b      	ldrb	r3, [r3, #10]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d102      	bne.n	8003ed2 <mpu_write_mem+0x2a>
        return -1;
 8003ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ed0:	e047      	b.n	8003f62 <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003ed2:	88fb      	ldrh	r3, [r7, #6]
 8003ed4:	0a1b      	lsrs	r3, r3, #8
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003edc:	88fb      	ldrh	r3, [r7, #6]
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003ee2:	7b7b      	ldrb	r3, [r7, #13]
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	88bb      	ldrh	r3, [r7, #4]
 8003ee8:	4413      	add	r3, r2
 8003eea:	4a20      	ldr	r2, [pc, #128]	@ (8003f6c <mpu_write_mem+0xc4>)
 8003eec:	6852      	ldr	r2, [r2, #4]
 8003eee:	8952      	ldrh	r2, [r2, #10]
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	dd02      	ble.n	8003efa <mpu_write_mem+0x52>
        return -1;
 8003ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef8:	e033      	b.n	8003f62 <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003efa:	4b1c      	ldr	r3, [pc, #112]	@ (8003f6c <mpu_write_mem+0xc4>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	4619      	mov	r1, r3
 8003f02:	4b1a      	ldr	r3, [pc, #104]	@ (8003f6c <mpu_write_mem+0xc4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	7edb      	ldrb	r3, [r3, #27]
 8003f08:	461a      	mov	r2, r3
 8003f0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f0e:	9302      	str	r3, [sp, #8]
 8003f10:	2302      	movs	r3, #2
 8003f12:	9301      	str	r3, [sp, #4]
 8003f14:	f107 030c 	add.w	r3, r7, #12
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	4814      	ldr	r0, [pc, #80]	@ (8003f70 <mpu_write_mem+0xc8>)
 8003f1e:	f003 f9a3 	bl	8007268 <HAL_I2C_Mem_Write>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <mpu_write_mem+0x86>
        return -1;
 8003f28:	f04f 33ff 	mov.w	r3, #4294967295
 8003f2c:	e019      	b.n	8003f62 <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8003f6c <mpu_write_mem+0xc4>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	4619      	mov	r1, r3
 8003f36:	4b0d      	ldr	r3, [pc, #52]	@ (8003f6c <mpu_write_mem+0xc4>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	7e1b      	ldrb	r3, [r3, #24]
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f42:	9302      	str	r3, [sp, #8]
 8003f44:	88bb      	ldrh	r3, [r7, #4]
 8003f46:	9301      	str	r3, [sp, #4]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	4808      	ldr	r0, [pc, #32]	@ (8003f70 <mpu_write_mem+0xc8>)
 8003f50:	f003 f98a 	bl	8007268 <HAL_I2C_Mem_Write>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <mpu_write_mem+0xb8>
        return -1;
 8003f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f5e:	e000      	b.n	8003f62 <mpu_write_mem+0xba>
    return 0;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	2000000c 	.word	0x2000000c
 8003f70:	200002a4 	.word	0x200002a4

08003f74 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af04      	add	r7, sp, #16
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	603a      	str	r2, [r7, #0]
 8003f7e:	80fb      	strh	r3, [r7, #6]
 8003f80:	460b      	mov	r3, r1
 8003f82:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d102      	bne.n	8003f90 <mpu_read_mem+0x1c>
        return -1;
 8003f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8e:	e04e      	b.n	800402e <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8003f90:	4b29      	ldr	r3, [pc, #164]	@ (8004038 <mpu_read_mem+0xc4>)
 8003f92:	7a9b      	ldrb	r3, [r3, #10]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d102      	bne.n	8003f9e <mpu_read_mem+0x2a>
        return -1;
 8003f98:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9c:	e047      	b.n	800402e <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8003f9e:	88fb      	ldrh	r3, [r7, #6]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003fa8:	88fb      	ldrh	r3, [r7, #6]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8003fae:	7b7b      	ldrb	r3, [r7, #13]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	88bb      	ldrh	r3, [r7, #4]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	4a20      	ldr	r2, [pc, #128]	@ (8004038 <mpu_read_mem+0xc4>)
 8003fb8:	6852      	ldr	r2, [r2, #4]
 8003fba:	8952      	ldrh	r2, [r2, #10]
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	dd02      	ble.n	8003fc6 <mpu_read_mem+0x52>
        return -1;
 8003fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc4:	e033      	b.n	800402e <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8004038 <mpu_read_mem+0xc4>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	781b      	ldrb	r3, [r3, #0]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	4b1a      	ldr	r3, [pc, #104]	@ (8004038 <mpu_read_mem+0xc4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	7edb      	ldrb	r3, [r3, #27]
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fda:	9302      	str	r3, [sp, #8]
 8003fdc:	2302      	movs	r3, #2
 8003fde:	9301      	str	r3, [sp, #4]
 8003fe0:	f107 030c 	add.w	r3, r7, #12
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	4814      	ldr	r0, [pc, #80]	@ (800403c <mpu_read_mem+0xc8>)
 8003fea:	f003 f93d 	bl	8007268 <HAL_I2C_Mem_Write>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d002      	beq.n	8003ffa <mpu_read_mem+0x86>
        return -1;
 8003ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff8:	e019      	b.n	800402e <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8003ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8004038 <mpu_read_mem+0xc4>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	4619      	mov	r1, r3
 8004002:	4b0d      	ldr	r3, [pc, #52]	@ (8004038 <mpu_read_mem+0xc4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	7e1b      	ldrb	r3, [r3, #24]
 8004008:	461a      	mov	r2, r3
 800400a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800400e:	9302      	str	r3, [sp, #8]
 8004010:	88bb      	ldrh	r3, [r7, #4]
 8004012:	9301      	str	r3, [sp, #4]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	2301      	movs	r3, #1
 800401a:	4808      	ldr	r0, [pc, #32]	@ (800403c <mpu_read_mem+0xc8>)
 800401c:	f003 fa1e 	bl	800745c <HAL_I2C_Mem_Read>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <mpu_read_mem+0xb8>
        return -1;
 8004026:	f04f 33ff 	mov.w	r3, #4294967295
 800402a:	e000      	b.n	800402e <mpu_read_mem+0xba>
    return 0;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	2000000c 	.word	0x2000000c
 800403c:	200002a4 	.word	0x200002a4

08004040 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b08e      	sub	sp, #56	@ 0x38
 8004044:	af04      	add	r7, sp, #16
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	4611      	mov	r1, r2
 800404a:	461a      	mov	r2, r3
 800404c:	4603      	mov	r3, r0
 800404e:	81fb      	strh	r3, [r7, #14]
 8004050:	460b      	mov	r3, r1
 8004052:	81bb      	strh	r3, [r7, #12]
 8004054:	4613      	mov	r3, r2
 8004056:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8004058:	4b3b      	ldr	r3, [pc, #236]	@ (8004148 <mpu_load_firmware+0x108>)
 800405a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8004062:	f04f 33ff 	mov.w	r3, #4294967295
 8004066:	e06b      	b.n	8004140 <mpu_load_firmware+0x100>

    if (!firmware)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d102      	bne.n	8004074 <mpu_load_firmware+0x34>
        return -1;
 800406e:	f04f 33ff 	mov.w	r3, #4294967295
 8004072:	e065      	b.n	8004140 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 8004074:	2300      	movs	r3, #0
 8004076:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004078:	e034      	b.n	80040e4 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 800407a:	89fa      	ldrh	r2, [r7, #14]
 800407c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b10      	cmp	r3, #16
 8004082:	bfa8      	it	ge
 8004084:	2310      	movge	r3, #16
 8004086:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8004088:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	441a      	add	r2, r3
 800408e:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004090:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff ff08 	bl	8003ea8 <mpu_write_mem>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d002      	beq.n	80040a4 <mpu_load_firmware+0x64>
            return -1;
 800409e:	f04f 33ff 	mov.w	r3, #4294967295
 80040a2:	e04d      	b.n	8004140 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 80040a4:	f107 0214 	add.w	r2, r7, #20
 80040a8:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80040aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff ff61 	bl	8003f74 <mpu_read_mem>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <mpu_load_firmware+0x7e>
            return -1;
 80040b8:	f04f 33ff 	mov.w	r3, #4294967295
 80040bc:	e040      	b.n	8004140 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 80040be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	4413      	add	r3, r2
 80040c4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80040c6:	f107 0114 	add.w	r1, r7, #20
 80040ca:	4618      	mov	r0, r3
 80040cc:	f007 f8bb 	bl	800b246 <memcmp>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <mpu_load_firmware+0x9c>
            return -2;
 80040d6:	f06f 0301 	mvn.w	r3, #1
 80040da:	e031      	b.n	8004140 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 80040dc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80040de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80040e0:	4413      	add	r3, r2
 80040e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80040e4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80040e6:	89fb      	ldrh	r3, [r7, #14]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d3c6      	bcc.n	800407a <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80040ec:	89bb      	ldrh	r3, [r7, #12]
 80040ee:	0a1b      	lsrs	r3, r3, #8
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 80040f6:	89bb      	ldrh	r3, [r7, #12]
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80040fc:	4b12      	ldr	r3, [pc, #72]	@ (8004148 <mpu_load_firmware+0x108>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	4619      	mov	r1, r3
 8004104:	4b10      	ldr	r3, [pc, #64]	@ (8004148 <mpu_load_firmware+0x108>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	7f5b      	ldrb	r3, [r3, #29]
 800410a:	461a      	mov	r2, r3
 800410c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004110:	9302      	str	r3, [sp, #8]
 8004112:	2302      	movs	r3, #2
 8004114:	9301      	str	r3, [sp, #4]
 8004116:	f107 0310 	add.w	r3, r7, #16
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	2301      	movs	r3, #1
 800411e:	480b      	ldr	r0, [pc, #44]	@ (800414c <mpu_load_firmware+0x10c>)
 8004120:	f003 f8a2 	bl	8007268 <HAL_I2C_Mem_Write>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <mpu_load_firmware+0xf0>
        return -1;
 800412a:	f04f 33ff 	mov.w	r3, #4294967295
 800412e:	e007      	b.n	8004140 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 8004130:	4b05      	ldr	r3, [pc, #20]	@ (8004148 <mpu_load_firmware+0x108>)
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8004138:	4a03      	ldr	r2, [pc, #12]	@ (8004148 <mpu_load_firmware+0x108>)
 800413a:	88fb      	ldrh	r3, [r7, #6]
 800413c:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3728      	adds	r7, #40	@ 0x28
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	2000000c 	.word	0x2000000c
 800414c:	200002a4 	.word	0x200002a4

08004150 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b088      	sub	sp, #32
 8004154:	af04      	add	r7, sp, #16
 8004156:	4603      	mov	r3, r0
 8004158:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 800415a:	4b2e      	ldr	r3, [pc, #184]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 800415c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004160:	79fa      	ldrb	r2, [r7, #7]
 8004162:	429a      	cmp	r2, r3
 8004164:	d101      	bne.n	800416a <mpu_set_dmp_state+0x1a>
        return 0;
 8004166:	2300      	movs	r3, #0
 8004168:	e050      	b.n	800420c <mpu_set_dmp_state+0xbc>

    if (enable) {
 800416a:	79fb      	ldrb	r3, [r7, #7]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d02f      	beq.n	80041d0 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8004170:	4b28      	ldr	r3, [pc, #160]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 8004172:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004176:	2b00      	cmp	r3, #0
 8004178:	d102      	bne.n	8004180 <mpu_set_dmp_state+0x30>
            return -1;
 800417a:	f04f 33ff 	mov.w	r3, #4294967295
 800417e:	e045      	b.n	800420c <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8004180:	2000      	movs	r0, #0
 8004182:	f7fd fe17 	bl	8001db4 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8004186:	2000      	movs	r0, #0
 8004188:	f7fe fe7c 	bl	8002e84 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 800418c:	4b21      	ldr	r3, [pc, #132]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 800418e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004190:	4618      	mov	r0, r3
 8004192:	f7fe fbf7 	bl	8002984 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800419a:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	4619      	mov	r1, r3
 80041a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041a6:	9302      	str	r3, [sp, #8]
 80041a8:	2301      	movs	r3, #1
 80041aa:	9301      	str	r3, [sp, #4]
 80041ac:	f107 030f 	add.w	r3, r7, #15
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	2301      	movs	r3, #1
 80041b4:	2223      	movs	r2, #35	@ 0x23
 80041b6:	4818      	ldr	r0, [pc, #96]	@ (8004218 <mpu_set_dmp_state+0xc8>)
 80041b8:	f003 f856 	bl	8007268 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 80041bc:	4b15      	ldr	r3, [pc, #84]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80041c4:	2001      	movs	r0, #1
 80041c6:	f7fd fdf5 	bl	8001db4 <set_int_enable>
        mpu_reset_fifo();
 80041ca:	f7fe f87d 	bl	80022c8 <mpu_reset_fifo>
 80041ce:	e01c      	b.n	800420a <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f7fd fdef 	bl	8001db4 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80041d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 80041d8:	7c1b      	ldrb	r3, [r3, #16]
 80041da:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80041dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	4619      	mov	r1, r3
 80041e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041e8:	9302      	str	r3, [sp, #8]
 80041ea:	2301      	movs	r3, #1
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	f107 030f 	add.w	r3, r7, #15
 80041f2:	9300      	str	r3, [sp, #0]
 80041f4:	2301      	movs	r3, #1
 80041f6:	2223      	movs	r2, #35	@ 0x23
 80041f8:	4807      	ldr	r0, [pc, #28]	@ (8004218 <mpu_set_dmp_state+0xc8>)
 80041fa:	f003 f835 	bl	8007268 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 80041fe:	4b05      	ldr	r3, [pc, #20]	@ (8004214 <mpu_set_dmp_state+0xc4>)
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8004206:	f7fe f85f 	bl	80022c8 <mpu_reset_fifo>
    }
    return 0;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	2000000c 	.word	0x2000000c
 8004218:	200002a4 	.word	0x200002a4

0800421c <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8004220:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004224:	23c8      	movs	r3, #200	@ 0xc8
 8004226:	4904      	ldr	r1, [pc, #16]	@ (8004238 <dmp_load_motion_driver_firmware+0x1c>)
 8004228:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 800422c:	f7ff ff08 	bl	8004040 <mpu_load_firmware>
 8004230:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 8004232:	4618      	mov	r0, r3
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	0800f5a0 	.word	0x0800f5a0

0800423c <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b088      	sub	sp, #32
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8004246:	4a6e      	ldr	r2, [pc, #440]	@ (8004400 <dmp_set_orientation+0x1c4>)
 8004248:	f107 0314 	add.w	r3, r7, #20
 800424c:	6812      	ldr	r2, [r2, #0]
 800424e:	4611      	mov	r1, r2
 8004250:	8019      	strh	r1, [r3, #0]
 8004252:	3302      	adds	r3, #2
 8004254:	0c12      	lsrs	r2, r2, #16
 8004256:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8004258:	4a6a      	ldr	r2, [pc, #424]	@ (8004404 <dmp_set_orientation+0x1c8>)
 800425a:	f107 0310 	add.w	r3, r7, #16
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	4611      	mov	r1, r2
 8004262:	8019      	strh	r1, [r3, #0]
 8004264:	3302      	adds	r3, #2
 8004266:	0c12      	lsrs	r2, r2, #16
 8004268:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 800426a:	4a67      	ldr	r2, [pc, #412]	@ (8004408 <dmp_set_orientation+0x1cc>)
 800426c:	f107 030c 	add.w	r3, r7, #12
 8004270:	6812      	ldr	r2, [r2, #0]
 8004272:	4611      	mov	r1, r2
 8004274:	8019      	strh	r1, [r3, #0]
 8004276:	3302      	adds	r3, #2
 8004278:	0c12      	lsrs	r2, r2, #16
 800427a:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 800427c:	4a63      	ldr	r2, [pc, #396]	@ (800440c <dmp_set_orientation+0x1d0>)
 800427e:	f107 0308 	add.w	r3, r7, #8
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	4611      	mov	r1, r2
 8004286:	8019      	strh	r1, [r3, #0]
 8004288:	3302      	adds	r3, #2
 800428a:	0c12      	lsrs	r2, r2, #16
 800428c:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800428e:	88fb      	ldrh	r3, [r7, #6]
 8004290:	f003 0303 	and.w	r3, r3, #3
 8004294:	3320      	adds	r3, #32
 8004296:	443b      	add	r3, r7
 8004298:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800429c:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800429e:	88fb      	ldrh	r3, [r7, #6]
 80042a0:	08db      	lsrs	r3, r3, #3
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	f003 0303 	and.w	r3, r3, #3
 80042a8:	3320      	adds	r3, #32
 80042aa:	443b      	add	r3, r7
 80042ac:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80042b0:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80042b2:	88fb      	ldrh	r3, [r7, #6]
 80042b4:	099b      	lsrs	r3, r3, #6
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	f003 0303 	and.w	r3, r3, #3
 80042bc:	3320      	adds	r3, #32
 80042be:	443b      	add	r3, r7
 80042c0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80042c4:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80042c6:	88fb      	ldrh	r3, [r7, #6]
 80042c8:	f003 0303 	and.w	r3, r3, #3
 80042cc:	3320      	adds	r3, #32
 80042ce:	443b      	add	r3, r7
 80042d0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80042d4:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	08db      	lsrs	r3, r3, #3
 80042da:	b29b      	uxth	r3, r3
 80042dc:	f003 0303 	and.w	r3, r3, #3
 80042e0:	3320      	adds	r3, #32
 80042e2:	443b      	add	r3, r7
 80042e4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80042e8:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80042ea:	88fb      	ldrh	r3, [r7, #6]
 80042ec:	099b      	lsrs	r3, r3, #6
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f003 0303 	and.w	r3, r3, #3
 80042f4:	3320      	adds	r3, #32
 80042f6:	443b      	add	r3, r7
 80042f8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80042fc:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80042fe:	f107 031c 	add.w	r3, r7, #28
 8004302:	461a      	mov	r2, r3
 8004304:	2103      	movs	r1, #3
 8004306:	f240 4026 	movw	r0, #1062	@ 0x426
 800430a:	f7ff fdcd 	bl	8003ea8 <mpu_write_mem>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d002      	beq.n	800431a <dmp_set_orientation+0xde>
        return -1;
 8004314:	f04f 33ff 	mov.w	r3, #4294967295
 8004318:	e06e      	b.n	80043f8 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 800431a:	f107 0318 	add.w	r3, r7, #24
 800431e:	461a      	mov	r2, r3
 8004320:	2103      	movs	r1, #3
 8004322:	f240 402a 	movw	r0, #1066	@ 0x42a
 8004326:	f7ff fdbf 	bl	8003ea8 <mpu_write_mem>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <dmp_set_orientation+0xfa>
        return -1;
 8004330:	f04f 33ff 	mov.w	r3, #4294967295
 8004334:	e060      	b.n	80043f8 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8004336:	f107 031c 	add.w	r3, r7, #28
 800433a:	f107 020c 	add.w	r2, r7, #12
 800433e:	6812      	ldr	r2, [r2, #0]
 8004340:	4611      	mov	r1, r2
 8004342:	8019      	strh	r1, [r3, #0]
 8004344:	3302      	adds	r3, #2
 8004346:	0c12      	lsrs	r2, r2, #16
 8004348:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 800434a:	f107 0318 	add.w	r3, r7, #24
 800434e:	f107 0208 	add.w	r2, r7, #8
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	4611      	mov	r1, r2
 8004356:	8019      	strh	r1, [r3, #0]
 8004358:	3302      	adds	r3, #2
 800435a:	0c12      	lsrs	r2, r2, #16
 800435c:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800435e:	88fb      	ldrh	r3, [r7, #6]
 8004360:	f003 0304 	and.w	r3, r3, #4
 8004364:	2b00      	cmp	r3, #0
 8004366:	d009      	beq.n	800437c <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8004368:	7f3b      	ldrb	r3, [r7, #28]
 800436a:	f043 0301 	orr.w	r3, r3, #1
 800436e:	b2db      	uxtb	r3, r3
 8004370:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8004372:	7e3b      	ldrb	r3, [r7, #24]
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	b2db      	uxtb	r3, r3
 800437a:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 800437c:	88fb      	ldrh	r3, [r7, #6]
 800437e:	f003 0320 	and.w	r3, r3, #32
 8004382:	2b00      	cmp	r3, #0
 8004384:	d009      	beq.n	800439a <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8004386:	7f7b      	ldrb	r3, [r7, #29]
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	b2db      	uxtb	r3, r3
 800438e:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8004390:	7e7b      	ldrb	r3, [r7, #25]
 8004392:	f043 0301 	orr.w	r3, r3, #1
 8004396:	b2db      	uxtb	r3, r3
 8004398:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 800439a:	88fb      	ldrh	r3, [r7, #6]
 800439c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d009      	beq.n	80043b8 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 80043a4:	7fbb      	ldrb	r3, [r7, #30]
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 80043ae:	7ebb      	ldrb	r3, [r7, #26]
 80043b0:	f043 0301 	orr.w	r3, r3, #1
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 80043b8:	f107 031c 	add.w	r3, r7, #28
 80043bc:	461a      	mov	r2, r3
 80043be:	2103      	movs	r1, #3
 80043c0:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 80043c4:	f7ff fd70 	bl	8003ea8 <mpu_write_mem>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <dmp_set_orientation+0x198>
        return -1;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
 80043d2:	e011      	b.n	80043f8 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80043d4:	f107 0318 	add.w	r3, r7, #24
 80043d8:	461a      	mov	r2, r3
 80043da:	2103      	movs	r1, #3
 80043dc:	f240 4031 	movw	r0, #1073	@ 0x431
 80043e0:	f7ff fd62 	bl	8003ea8 <mpu_write_mem>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <dmp_set_orientation+0x1b4>
        return -1;
 80043ea:	f04f 33ff 	mov.w	r3, #4294967295
 80043ee:	e003      	b.n	80043f8 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 80043f0:	4a07      	ldr	r2, [pc, #28]	@ (8004410 <dmp_set_orientation+0x1d4>)
 80043f2:	88fb      	ldrh	r3, [r7, #6]
 80043f4:	8113      	strh	r3, [r2, #8]
    return 0;
 80043f6:	2300      	movs	r3, #0
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3720      	adds	r7, #32
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	0800f4e0 	.word	0x0800f4e0
 8004404:	0800f4e4 	.word	0x0800f4e4
 8004408:	0800f4e8 	.word	0x0800f4e8
 800440c:	0800f4ec 	.word	0x0800f4ec
 8004410:	200002f8 	.word	0x200002f8

08004414 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8004414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004418:	b08c      	sub	sp, #48	@ 0x30
 800441a:	af00      	add	r7, sp, #0
 800441c:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 800441e:	4b80      	ldr	r3, [pc, #512]	@ (8004620 <dmp_set_gyro_bias+0x20c>)
 8004420:	891b      	ldrh	r3, [r3, #8]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	69fa      	ldr	r2, [r7, #28]
 800442a:	4413      	add	r3, r2
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8004430:	4b7b      	ldr	r3, [pc, #492]	@ (8004620 <dmp_set_gyro_bias+0x20c>)
 8004432:	891b      	ldrh	r3, [r3, #8]
 8004434:	f003 0304 	and.w	r3, r3, #4
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	425b      	negs	r3, r3
 8004440:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8004442:	4b77      	ldr	r3, [pc, #476]	@ (8004620 <dmp_set_gyro_bias+0x20c>)
 8004444:	891b      	ldrh	r3, [r3, #8]
 8004446:	08db      	lsrs	r3, r3, #3
 8004448:	b29b      	uxth	r3, r3
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	69fa      	ldr	r2, [r7, #28]
 8004452:	4413      	add	r3, r2
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8004458:	4b71      	ldr	r3, [pc, #452]	@ (8004620 <dmp_set_gyro_bias+0x20c>)
 800445a:	891b      	ldrh	r3, [r3, #8]
 800445c:	f003 0320 	and.w	r3, r3, #32
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8004464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004466:	425b      	negs	r3, r3
 8004468:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800446a:	4b6d      	ldr	r3, [pc, #436]	@ (8004620 <dmp_set_gyro_bias+0x20c>)
 800446c:	891b      	ldrh	r3, [r3, #8]
 800446e:	099b      	lsrs	r3, r3, #6
 8004470:	b29b      	uxth	r3, r3
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	69fa      	ldr	r2, [r7, #28]
 800447a:	4413      	add	r3, r2
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8004480:	4b67      	ldr	r3, [pc, #412]	@ (8004620 <dmp_set_gyro_bias+0x20c>)
 8004482:	891b      	ldrh	r3, [r3, #8]
 8004484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004488:	2b00      	cmp	r3, #0
 800448a:	d002      	beq.n	8004492 <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 800448c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448e:	425b      	negs	r3, r3
 8004490:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8004492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004494:	17da      	asrs	r2, r3, #31
 8004496:	613b      	str	r3, [r7, #16]
 8004498:	617a      	str	r2, [r7, #20]
 800449a:	4b62      	ldr	r3, [pc, #392]	@ (8004624 <dmp_set_gyro_bias+0x210>)
 800449c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80044a0:	460a      	mov	r2, r1
 80044a2:	fb03 f202 	mul.w	r2, r3, r2
 80044a6:	2300      	movs	r3, #0
 80044a8:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80044ac:	4601      	mov	r1, r0
 80044ae:	fb01 f303 	mul.w	r3, r1, r3
 80044b2:	4413      	add	r3, r2
 80044b4:	4a5b      	ldr	r2, [pc, #364]	@ (8004624 <dmp_set_gyro_bias+0x210>)
 80044b6:	6939      	ldr	r1, [r7, #16]
 80044b8:	fba1 ab02 	umull	sl, fp, r1, r2
 80044bc:	445b      	add	r3, fp
 80044be:	469b      	mov	fp, r3
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80044cc:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80044d0:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80044d4:	4613      	mov	r3, r2
 80044d6:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80044d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044da:	17da      	asrs	r2, r3, #31
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	60fa      	str	r2, [r7, #12]
 80044e0:	4b50      	ldr	r3, [pc, #320]	@ (8004624 <dmp_set_gyro_bias+0x210>)
 80044e2:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80044e6:	465a      	mov	r2, fp
 80044e8:	fb03 f202 	mul.w	r2, r3, r2
 80044ec:	2300      	movs	r3, #0
 80044ee:	4651      	mov	r1, sl
 80044f0:	fb01 f303 	mul.w	r3, r1, r3
 80044f4:	4413      	add	r3, r2
 80044f6:	4a4b      	ldr	r2, [pc, #300]	@ (8004624 <dmp_set_gyro_bias+0x210>)
 80044f8:	4651      	mov	r1, sl
 80044fa:	fba1 8902 	umull	r8, r9, r1, r2
 80044fe:	444b      	add	r3, r9
 8004500:	4699      	mov	r9, r3
 8004502:	f04f 0200 	mov.w	r2, #0
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800450e:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8004512:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004516:	4613      	mov	r3, r2
 8004518:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 800451a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800451c:	17da      	asrs	r2, r3, #31
 800451e:	603b      	str	r3, [r7, #0]
 8004520:	607a      	str	r2, [r7, #4]
 8004522:	4b40      	ldr	r3, [pc, #256]	@ (8004624 <dmp_set_gyro_bias+0x210>)
 8004524:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004528:	464a      	mov	r2, r9
 800452a:	fb03 f202 	mul.w	r2, r3, r2
 800452e:	2300      	movs	r3, #0
 8004530:	4641      	mov	r1, r8
 8004532:	fb01 f303 	mul.w	r3, r1, r3
 8004536:	4413      	add	r3, r2
 8004538:	4a3a      	ldr	r2, [pc, #232]	@ (8004624 <dmp_set_gyro_bias+0x210>)
 800453a:	4641      	mov	r1, r8
 800453c:	fba1 4502 	umull	r4, r5, r1, r2
 8004540:	442b      	add	r3, r5
 8004542:	461d      	mov	r5, r3
 8004544:	f04f 0200 	mov.w	r2, #0
 8004548:	f04f 0300 	mov.w	r3, #0
 800454c:	0fa2      	lsrs	r2, r4, #30
 800454e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004552:	17ab      	asrs	r3, r5, #30
 8004554:	4613      	mov	r3, r2
 8004556:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8004558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455a:	161b      	asrs	r3, r3, #24
 800455c:	b2db      	uxtb	r3, r3
 800455e:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8004562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004564:	141b      	asrs	r3, r3, #16
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 800456c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456e:	121b      	asrs	r3, r3, #8
 8004570:	b2db      	uxtb	r3, r3
 8004572:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8004576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004578:	b2db      	uxtb	r3, r3
 800457a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800457e:	f107 0320 	add.w	r3, r7, #32
 8004582:	461a      	mov	r2, r3
 8004584:	2104      	movs	r1, #4
 8004586:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 800458a:	f7ff fc8d 	bl	8003ea8 <mpu_write_mem>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d002      	beq.n	800459a <dmp_set_gyro_bias+0x186>
        return -1;
 8004594:	f04f 33ff 	mov.w	r3, #4294967295
 8004598:	e03c      	b.n	8004614 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 800459a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800459c:	161b      	asrs	r3, r3, #24
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 80045a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a6:	141b      	asrs	r3, r3, #16
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 80045ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b0:	121b      	asrs	r3, r3, #8
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 80045b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 80045c0:	f107 0320 	add.w	r3, r7, #32
 80045c4:	461a      	mov	r2, r3
 80045c6:	2104      	movs	r1, #4
 80045c8:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80045cc:	f7ff fc6c 	bl	8003ea8 <mpu_write_mem>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d002      	beq.n	80045dc <dmp_set_gyro_bias+0x1c8>
        return -1;
 80045d6:	f04f 33ff 	mov.w	r3, #4294967295
 80045da:	e01b      	b.n	8004614 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80045dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045de:	161b      	asrs	r3, r3, #24
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 80045e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e8:	141b      	asrs	r3, r3, #16
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 80045f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f2:	121b      	asrs	r3, r3, #8
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80045fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8004602:	f107 0320 	add.w	r3, r7, #32
 8004606:	461a      	mov	r2, r3
 8004608:	2104      	movs	r1, #4
 800460a:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 800460e:	f7ff fc4b 	bl	8003ea8 <mpu_write_mem>
 8004612:	4603      	mov	r3, r0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3730      	adds	r7, #48	@ 0x30
 8004618:	46bd      	mov	sp, r7
 800461a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800461e:	bf00      	nop
 8004620:	200002f8 	.word	0x200002f8
 8004624:	02cae309 	.word	0x02cae309

08004628 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8004628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800462c:	b094      	sub	sp, #80	@ 0x50
 800462e:	af00      	add	r7, sp, #0
 8004630:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8004632:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe fa4e 	bl	8002ad8 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 800463c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800463e:	b29b      	uxth	r3, r3
 8004640:	2200      	movs	r2, #0
 8004642:	613b      	str	r3, [r7, #16]
 8004644:	617a      	str	r2, [r7, #20]
 8004646:	f04f 0200 	mov.w	r2, #0
 800464a:	f04f 0300 	mov.w	r3, #0
 800464e:	6979      	ldr	r1, [r7, #20]
 8004650:	03cb      	lsls	r3, r1, #15
 8004652:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004656:	4684      	mov	ip, r0
 8004658:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 800465c:	4601      	mov	r1, r0
 800465e:	03ca      	lsls	r2, r1, #15
 8004660:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 8004664:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 8004666:	4b72      	ldr	r3, [pc, #456]	@ (8004830 <dmp_set_accel_bias+0x208>)
 8004668:	891b      	ldrh	r3, [r3, #8]
 800466a:	f003 0303 	and.w	r3, r3, #3
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004672:	4413      	add	r3, r2
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8004678:	4b6d      	ldr	r3, [pc, #436]	@ (8004830 <dmp_set_accel_bias+0x208>)
 800467a:	891b      	ldrh	r3, [r3, #8]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	d002      	beq.n	800468a <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 8004684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004686:	425b      	negs	r3, r3
 8004688:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800468a:	4b69      	ldr	r3, [pc, #420]	@ (8004830 <dmp_set_accel_bias+0x208>)
 800468c:	891b      	ldrh	r3, [r3, #8]
 800468e:	08db      	lsrs	r3, r3, #3
 8004690:	b29b      	uxth	r3, r3
 8004692:	f003 0303 	and.w	r3, r3, #3
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800469a:	4413      	add	r3, r2
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 80046a0:	4b63      	ldr	r3, [pc, #396]	@ (8004830 <dmp_set_accel_bias+0x208>)
 80046a2:	891b      	ldrh	r3, [r3, #8]
 80046a4:	f003 0320 	and.w	r3, r3, #32
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 80046ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046ae:	425b      	negs	r3, r3
 80046b0:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80046b2:	4b5f      	ldr	r3, [pc, #380]	@ (8004830 <dmp_set_accel_bias+0x208>)
 80046b4:	891b      	ldrh	r3, [r3, #8]
 80046b6:	099b      	lsrs	r3, r3, #6
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046c2:	4413      	add	r3, r2
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 80046c8:	4b59      	ldr	r3, [pc, #356]	@ (8004830 <dmp_set_accel_bias+0x208>)
 80046ca:	891b      	ldrh	r3, [r3, #8]
 80046cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d002      	beq.n	80046da <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 80046d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046d6:	425b      	negs	r3, r3
 80046d8:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80046da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046dc:	17da      	asrs	r2, r3, #31
 80046de:	61bb      	str	r3, [r7, #24]
 80046e0:	61fa      	str	r2, [r7, #28]
 80046e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046e4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80046e8:	460a      	mov	r2, r1
 80046ea:	fb02 f203 	mul.w	r2, r2, r3
 80046ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046f0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80046f4:	4601      	mov	r1, r0
 80046f6:	fb01 f303 	mul.w	r3, r1, r3
 80046fa:	4413      	add	r3, r2
 80046fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046fe:	69b9      	ldr	r1, [r7, #24]
 8004700:	fba2 ab01 	umull	sl, fp, r2, r1
 8004704:	445b      	add	r3, fp
 8004706:	469b      	mov	fp, r3
 8004708:	f04f 0200 	mov.w	r2, #0
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004714:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8004718:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800471c:	4613      	mov	r3, r2
 800471e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8004720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004722:	17da      	asrs	r2, r3, #31
 8004724:	60bb      	str	r3, [r7, #8]
 8004726:	60fa      	str	r2, [r7, #12]
 8004728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800472a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800472e:	465a      	mov	r2, fp
 8004730:	fb02 f203 	mul.w	r2, r2, r3
 8004734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004736:	4651      	mov	r1, sl
 8004738:	fb01 f303 	mul.w	r3, r1, r3
 800473c:	4413      	add	r3, r2
 800473e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004740:	4651      	mov	r1, sl
 8004742:	fba2 8901 	umull	r8, r9, r2, r1
 8004746:	444b      	add	r3, r9
 8004748:	4699      	mov	r9, r3
 800474a:	f04f 0200 	mov.w	r2, #0
 800474e:	f04f 0300 	mov.w	r3, #0
 8004752:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004756:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800475a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 800475e:	4613      	mov	r3, r2
 8004760:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8004762:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004764:	17da      	asrs	r2, r3, #31
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	607a      	str	r2, [r7, #4]
 800476a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800476c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004770:	464a      	mov	r2, r9
 8004772:	fb02 f203 	mul.w	r2, r2, r3
 8004776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004778:	4641      	mov	r1, r8
 800477a:	fb01 f303 	mul.w	r3, r1, r3
 800477e:	4413      	add	r3, r2
 8004780:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004782:	4641      	mov	r1, r8
 8004784:	fba2 4501 	umull	r4, r5, r2, r1
 8004788:	442b      	add	r3, r5
 800478a:	461d      	mov	r5, r3
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	0fa2      	lsrs	r2, r4, #30
 8004796:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800479a:	17ab      	asrs	r3, r5, #30
 800479c:	4613      	mov	r3, r2
 800479e:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80047a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047a2:	161b      	asrs	r3, r3, #24
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 80047aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047ac:	141b      	asrs	r3, r3, #16
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 80047b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b6:	121b      	asrs	r3, r3, #8
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 80047be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80047c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047c8:	161b      	asrs	r3, r3, #24
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80047d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047d2:	141b      	asrs	r3, r3, #16
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80047da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047dc:	121b      	asrs	r3, r3, #8
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80047e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80047ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ee:	161b      	asrs	r3, r3, #24
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 80047f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047f8:	141b      	asrs	r3, r3, #16
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004802:	121b      	asrs	r3, r3, #8
 8004804:	b2db      	uxtb	r3, r3
 8004806:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800480a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800480c:	b2db      	uxtb	r3, r3
 800480e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004812:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004816:	461a      	mov	r2, r3
 8004818:	210c      	movs	r1, #12
 800481a:	f44f 7025 	mov.w	r0, #660	@ 0x294
 800481e:	f7ff fb43 	bl	8003ea8 <mpu_write_mem>
 8004822:	4603      	mov	r3, r0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3750      	adds	r7, #80	@ 0x50
 8004828:	46bd      	mov	sp, r7
 800482a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800482e:	bf00      	nop
 8004830:	200002f8 	.word	0x200002f8

08004834 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b088      	sub	sp, #32
 8004838:	af00      	add	r7, sp, #0
 800483a:	4603      	mov	r3, r0
 800483c:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800483e:	4a1f      	ldr	r2, [pc, #124]	@ (80048bc <dmp_set_fifo_rate+0x88>)
 8004840:	f107 0310 	add.w	r3, r7, #16
 8004844:	ca07      	ldmia	r2, {r0, r1, r2}
 8004846:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 800484a:	88fb      	ldrh	r3, [r7, #6]
 800484c:	2bc8      	cmp	r3, #200	@ 0xc8
 800484e:	d902      	bls.n	8004856 <dmp_set_fifo_rate+0x22>
        return -1;
 8004850:	f04f 33ff 	mov.w	r3, #4294967295
 8004854:	e02e      	b.n	80048b4 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8004856:	88fb      	ldrh	r3, [r7, #6]
 8004858:	22c8      	movs	r2, #200	@ 0xc8
 800485a:	fb92 f3f3 	sdiv	r3, r2, r3
 800485e:	b29b      	uxth	r3, r3
 8004860:	3b01      	subs	r3, #1
 8004862:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004864:	8bfb      	ldrh	r3, [r7, #30]
 8004866:	0a1b      	lsrs	r3, r3, #8
 8004868:	b29b      	uxth	r3, r3
 800486a:	b2db      	uxtb	r3, r3
 800486c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800486e:	8bfb      	ldrh	r3, [r7, #30]
 8004870:	b2db      	uxtb	r3, r3
 8004872:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004874:	f107 0308 	add.w	r3, r7, #8
 8004878:	461a      	mov	r2, r3
 800487a:	2102      	movs	r1, #2
 800487c:	f240 2016 	movw	r0, #534	@ 0x216
 8004880:	f7ff fb12 	bl	8003ea8 <mpu_write_mem>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <dmp_set_fifo_rate+0x5c>
        return -1;
 800488a:	f04f 33ff 	mov.w	r3, #4294967295
 800488e:	e011      	b.n	80048b4 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004890:	f107 0310 	add.w	r3, r7, #16
 8004894:	461a      	mov	r2, r3
 8004896:	210c      	movs	r1, #12
 8004898:	f640 20c1 	movw	r0, #2753	@ 0xac1
 800489c:	f7ff fb04 	bl	8003ea8 <mpu_write_mem>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <dmp_set_fifo_rate+0x78>
        return -1;
 80048a6:	f04f 33ff 	mov.w	r3, #4294967295
 80048aa:	e003      	b.n	80048b4 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 80048ac:	4a04      	ldr	r2, [pc, #16]	@ (80048c0 <dmp_set_fifo_rate+0x8c>)
 80048ae:	88fb      	ldrh	r3, [r7, #6]
 80048b0:	8193      	strh	r3, [r2, #12]
    return 0;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3720      	adds	r7, #32
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	0800f4f0 	.word	0x0800f4f0
 80048c0:	200002f8 	.word	0x200002f8

080048c4 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	4603      	mov	r3, r0
 80048cc:	460a      	mov	r2, r1
 80048ce:	71fb      	strb	r3, [r7, #7]
 80048d0:	4613      	mov	r3, r2
 80048d2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <dmp_set_tap_thresh+0x22>
 80048de:	88bb      	ldrh	r3, [r7, #4]
 80048e0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80048e4:	d902      	bls.n	80048ec <dmp_set_tap_thresh+0x28>
        return -1;
 80048e6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ea:	e107      	b.n	8004afc <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 80048ec:	88bb      	ldrh	r3, [r7, #4]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7fc fa5c 	bl	8000dac <__aeabi_ui2f>
 80048f4:	4603      	mov	r3, r0
 80048f6:	4983      	ldr	r1, [pc, #524]	@ (8004b04 <dmp_set_tap_thresh+0x240>)
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7fc fb63 	bl	8000fc4 <__aeabi_fdiv>
 80048fe:	4603      	mov	r3, r0
 8004900:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004902:	f107 030b 	add.w	r3, r7, #11
 8004906:	4618      	mov	r0, r3
 8004908:	f7fd fee2 	bl	80026d0 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800490c:	7afb      	ldrb	r3, [r7, #11]
 800490e:	3b02      	subs	r3, #2
 8004910:	2b0e      	cmp	r3, #14
 8004912:	d879      	bhi.n	8004a08 <dmp_set_tap_thresh+0x144>
 8004914:	a201      	add	r2, pc, #4	@ (adr r2, 800491c <dmp_set_tap_thresh+0x58>)
 8004916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491a:	bf00      	nop
 800491c:	08004959 	.word	0x08004959
 8004920:	08004a09 	.word	0x08004a09
 8004924:	08004985 	.word	0x08004985
 8004928:	08004a09 	.word	0x08004a09
 800492c:	08004a09 	.word	0x08004a09
 8004930:	08004a09 	.word	0x08004a09
 8004934:	080049b1 	.word	0x080049b1
 8004938:	08004a09 	.word	0x08004a09
 800493c:	08004a09 	.word	0x08004a09
 8004940:	08004a09 	.word	0x08004a09
 8004944:	08004a09 	.word	0x08004a09
 8004948:	08004a09 	.word	0x08004a09
 800494c:	08004a09 	.word	0x08004a09
 8004950:	08004a09 	.word	0x08004a09
 8004954:	080049dd 	.word	0x080049dd
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004958:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800495c:	6938      	ldr	r0, [r7, #16]
 800495e:	f7fc fa7d 	bl	8000e5c <__aeabi_fmul>
 8004962:	4603      	mov	r3, r0
 8004964:	4618      	mov	r0, r3
 8004966:	f7fc fc65 	bl	8001234 <__aeabi_f2uiz>
 800496a:	4603      	mov	r3, r0
 800496c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800496e:	4966      	ldr	r1, [pc, #408]	@ (8004b08 <dmp_set_tap_thresh+0x244>)
 8004970:	6938      	ldr	r0, [r7, #16]
 8004972:	f7fc fa73 	bl	8000e5c <__aeabi_fmul>
 8004976:	4603      	mov	r3, r0
 8004978:	4618      	mov	r0, r3
 800497a:	f7fc fc5b 	bl	8001234 <__aeabi_f2uiz>
 800497e:	4603      	mov	r3, r0
 8004980:	82bb      	strh	r3, [r7, #20]
        break;
 8004982:	e044      	b.n	8004a0e <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004984:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004988:	6938      	ldr	r0, [r7, #16]
 800498a:	f7fc fa67 	bl	8000e5c <__aeabi_fmul>
 800498e:	4603      	mov	r3, r0
 8004990:	4618      	mov	r0, r3
 8004992:	f7fc fc4f 	bl	8001234 <__aeabi_f2uiz>
 8004996:	4603      	mov	r3, r0
 8004998:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800499a:	495c      	ldr	r1, [pc, #368]	@ (8004b0c <dmp_set_tap_thresh+0x248>)
 800499c:	6938      	ldr	r0, [r7, #16]
 800499e:	f7fc fa5d 	bl	8000e5c <__aeabi_fmul>
 80049a2:	4603      	mov	r3, r0
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7fc fc45 	bl	8001234 <__aeabi_f2uiz>
 80049aa:	4603      	mov	r3, r0
 80049ac:	82bb      	strh	r3, [r7, #20]
        break;
 80049ae:	e02e      	b.n	8004a0e <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 80049b0:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80049b4:	6938      	ldr	r0, [r7, #16]
 80049b6:	f7fc fa51 	bl	8000e5c <__aeabi_fmul>
 80049ba:	4603      	mov	r3, r0
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fc fc39 	bl	8001234 <__aeabi_f2uiz>
 80049c2:	4603      	mov	r3, r0
 80049c4:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 80049c6:	4952      	ldr	r1, [pc, #328]	@ (8004b10 <dmp_set_tap_thresh+0x24c>)
 80049c8:	6938      	ldr	r0, [r7, #16]
 80049ca:	f7fc fa47 	bl	8000e5c <__aeabi_fmul>
 80049ce:	4603      	mov	r3, r0
 80049d0:	4618      	mov	r0, r3
 80049d2:	f7fc fc2f 	bl	8001234 <__aeabi_f2uiz>
 80049d6:	4603      	mov	r3, r0
 80049d8:	82bb      	strh	r3, [r7, #20]
        break;
 80049da:	e018      	b.n	8004a0e <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 80049dc:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 80049e0:	6938      	ldr	r0, [r7, #16]
 80049e2:	f7fc fa3b 	bl	8000e5c <__aeabi_fmul>
 80049e6:	4603      	mov	r3, r0
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fc fc23 	bl	8001234 <__aeabi_f2uiz>
 80049ee:	4603      	mov	r3, r0
 80049f0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 80049f2:	4948      	ldr	r1, [pc, #288]	@ (8004b14 <dmp_set_tap_thresh+0x250>)
 80049f4:	6938      	ldr	r0, [r7, #16]
 80049f6:	f7fc fa31 	bl	8000e5c <__aeabi_fmul>
 80049fa:	4603      	mov	r3, r0
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7fc fc19 	bl	8001234 <__aeabi_f2uiz>
 8004a02:	4603      	mov	r3, r0
 8004a04:	82bb      	strh	r3, [r7, #20]
        break;
 8004a06:	e002      	b.n	8004a0e <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004a08:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0c:	e076      	b.n	8004afc <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004a0e:	8afb      	ldrh	r3, [r7, #22]
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004a18:	8afb      	ldrh	r3, [r7, #22]
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004a1e:	8abb      	ldrh	r3, [r7, #20]
 8004a20:	0a1b      	lsrs	r3, r3, #8
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004a28:	8abb      	ldrh	r3, [r7, #20]
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d01c      	beq.n	8004a72 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004a38:	f107 030c 	add.w	r3, r7, #12
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	2102      	movs	r1, #2
 8004a40:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8004a44:	f7ff fa30 	bl	8003ea8 <mpu_write_mem>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <dmp_set_tap_thresh+0x190>
            return -1;
 8004a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a52:	e053      	b.n	8004afc <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004a54:	f107 030c 	add.w	r3, r7, #12
 8004a58:	3302      	adds	r3, #2
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	2102      	movs	r1, #2
 8004a5e:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8004a62:	f7ff fa21 	bl	8003ea8 <mpu_write_mem>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d002      	beq.n	8004a72 <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a70:	e044      	b.n	8004afc <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004a72:	79fb      	ldrb	r3, [r7, #7]
 8004a74:	f003 0302 	and.w	r3, r3, #2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d01c      	beq.n	8004ab6 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004a7c:	f107 030c 	add.w	r3, r7, #12
 8004a80:	461a      	mov	r2, r3
 8004a82:	2102      	movs	r1, #2
 8004a84:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004a88:	f7ff fa0e 	bl	8003ea8 <mpu_write_mem>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d002      	beq.n	8004a98 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004a92:	f04f 33ff 	mov.w	r3, #4294967295
 8004a96:	e031      	b.n	8004afc <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004a98:	f107 030c 	add.w	r3, r7, #12
 8004a9c:	3302      	adds	r3, #2
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	2102      	movs	r1, #2
 8004aa2:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8004aa6:	f7ff f9ff 	bl	8003ea8 <mpu_write_mem>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab4:	e022      	b.n	8004afc <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d01c      	beq.n	8004afa <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004ac0:	f107 030c 	add.w	r3, r7, #12
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	2102      	movs	r1, #2
 8004ac8:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8004acc:	f7ff f9ec 	bl	8003ea8 <mpu_write_mem>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <dmp_set_tap_thresh+0x218>
            return -1;
 8004ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8004ada:	e00f      	b.n	8004afc <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004adc:	f107 030c 	add.w	r3, r7, #12
 8004ae0:	3302      	adds	r3, #2
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	2102      	movs	r1, #2
 8004ae6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004aea:	f7ff f9dd 	bl	8003ea8 <mpu_write_mem>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <dmp_set_tap_thresh+0x236>
            return -1;
 8004af4:	f04f 33ff 	mov.w	r3, #4294967295
 8004af8:	e000      	b.n	8004afc <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3718      	adds	r7, #24
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	43480000 	.word	0x43480000
 8004b08:	46400000 	.word	0x46400000
 8004b0c:	45c00000 	.word	0x45c00000
 8004b10:	45400000 	.word	0x45400000
 8004b14:	44c00000 	.word	0x44c00000

08004b18 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004b22:	2300      	movs	r3, #0
 8004b24:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004b26:	79fb      	ldrb	r3, [r7, #7]
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d004      	beq.n	8004b3a <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
 8004b32:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	f003 0302 	and.w	r3, r3, #2
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d004      	beq.n	8004b4e <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	f043 030c 	orr.w	r3, r3, #12
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004b4e:	79fb      	ldrb	r3, [r7, #7]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d004      	beq.n	8004b62 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004b58:	7bfb      	ldrb	r3, [r7, #15]
 8004b5a:	f043 0303 	orr.w	r3, r3, #3
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004b62:	f107 030f 	add.w	r3, r7, #15
 8004b66:	461a      	mov	r2, r3
 8004b68:	2101      	movs	r1, #1
 8004b6a:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004b6e:	f7ff f99b 	bl	8003ea8 <mpu_write_mem>
 8004b72:	4603      	mov	r3, r0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3710      	adds	r7, #16
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	4603      	mov	r3, r0
 8004b84:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004b86:	79fb      	ldrb	r3, [r7, #7]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d102      	bne.n	8004b92 <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	71fb      	strb	r3, [r7, #7]
 8004b90:	e004      	b.n	8004b9c <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004b92:	79fb      	ldrb	r3, [r7, #7]
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d901      	bls.n	8004b9c <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004b98:	2304      	movs	r3, #4
 8004b9a:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004b9c:	79fb      	ldrb	r3, [r7, #7]
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004ba4:	f107 030f 	add.w	r3, r7, #15
 8004ba8:	461a      	mov	r2, r3
 8004baa:	2101      	movs	r1, #1
 8004bac:	f240 104f 	movw	r0, #335	@ 0x14f
 8004bb0:	f7ff f97a 	bl	8003ea8 <mpu_write_mem>
 8004bb4:	4603      	mov	r3, r0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8004c00 <dmp_set_tap_time+0x40>)
 8004bce:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd2:	089b      	lsrs	r3, r3, #2
 8004bd4:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004bd6:	89fb      	ldrh	r3, [r7, #14]
 8004bd8:	0a1b      	lsrs	r3, r3, #8
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004be0:	89fb      	ldrh	r3, [r7, #14]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004be6:	f107 030c 	add.w	r3, r7, #12
 8004bea:	461a      	mov	r2, r3
 8004bec:	2102      	movs	r1, #2
 8004bee:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004bf2:	f7ff f959 	bl	8003ea8 <mpu_write_mem>
 8004bf6:	4603      	mov	r3, r0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	cccccccd 	.word	0xcccccccd

08004c04 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004c0e:	88fb      	ldrh	r3, [r7, #6]
 8004c10:	4a0c      	ldr	r2, [pc, #48]	@ (8004c44 <dmp_set_tap_time_multi+0x40>)
 8004c12:	fba2 2303 	umull	r2, r3, r2, r3
 8004c16:	089b      	lsrs	r3, r3, #2
 8004c18:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004c1a:	89fb      	ldrh	r3, [r7, #14]
 8004c1c:	0a1b      	lsrs	r3, r3, #8
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004c24:	89fb      	ldrh	r3, [r7, #14]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004c2a:	f107 030c 	add.w	r3, r7, #12
 8004c2e:	461a      	mov	r2, r3
 8004c30:	2102      	movs	r1, #2
 8004c32:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004c36:	f7ff f937 	bl	8003ea8 <mpu_write_mem>
 8004c3a:	4603      	mov	r3, r0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	cccccccd 	.word	0xcccccccd

08004c48 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	460b      	mov	r3, r1
 8004c52:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a13      	ldr	r2, [pc, #76]	@ (8004ca4 <dmp_set_shake_reject_thresh+0x5c>)
 8004c58:	fb82 1203 	smull	r1, r2, r2, r3
 8004c5c:	1192      	asrs	r2, r2, #6
 8004c5e:	17db      	asrs	r3, r3, #31
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	887a      	ldrh	r2, [r7, #2]
 8004c64:	fb02 f303 	mul.w	r3, r2, r3
 8004c68:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	161b      	asrs	r3, r3, #24
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	141b      	asrs	r3, r3, #16
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	121b      	asrs	r3, r3, #8
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004c88:	f107 0308 	add.w	r3, r7, #8
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	2104      	movs	r1, #4
 8004c90:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004c94:	f7ff f908 	bl	8003ea8 <mpu_write_mem>
 8004c98:	4603      	mov	r3, r0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	10624dd3 	.word	0x10624dd3

08004ca8 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8004ce8 <dmp_set_shake_reject_time+0x40>)
 8004cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cba:	089b      	lsrs	r3, r3, #2
 8004cbc:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004cbe:	88fb      	ldrh	r3, [r7, #6]
 8004cc0:	0a1b      	lsrs	r3, r3, #8
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004cc8:	88fb      	ldrh	r3, [r7, #6]
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8004cce:	f107 030c 	add.w	r3, r7, #12
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	2102      	movs	r1, #2
 8004cd6:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8004cda:	f7ff f8e5 	bl	8003ea8 <mpu_write_mem>
 8004cde:	4603      	mov	r3, r0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	cccccccd 	.word	0xcccccccd

08004cec <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8004cf6:	88fb      	ldrh	r3, [r7, #6]
 8004cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8004d2c <dmp_set_shake_reject_timeout+0x40>)
 8004cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cfe:	089b      	lsrs	r3, r3, #2
 8004d00:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004d02:	88fb      	ldrh	r3, [r7, #6]
 8004d04:	0a1b      	lsrs	r3, r3, #8
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8004d0c:	88fb      	ldrh	r3, [r7, #6]
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004d12:	f107 030c 	add.w	r3, r7, #12
 8004d16:	461a      	mov	r2, r3
 8004d18:	2102      	movs	r1, #2
 8004d1a:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8004d1e:	f7ff f8c3 	bl	8003ea8 <mpu_write_mem>
 8004d22:	4603      	mov	r3, r0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	cccccccd 	.word	0xcccccccd

08004d30 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	4603      	mov	r3, r0
 8004d38:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 8004d3e:	23ca      	movs	r3, #202	@ 0xca
 8004d40:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004d42:	23e3      	movs	r3, #227	@ 0xe3
 8004d44:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004d46:	2309      	movs	r3, #9
 8004d48:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 8004d4a:	f107 030c 	add.w	r3, r7, #12
 8004d4e:	461a      	mov	r2, r3
 8004d50:	2104      	movs	r1, #4
 8004d52:	2068      	movs	r0, #104	@ 0x68
 8004d54:	f7ff f8a8 	bl	8003ea8 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004d58:	23a3      	movs	r3, #163	@ 0xa3
 8004d5a:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004d5c:	88fb      	ldrh	r3, [r7, #6]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d006      	beq.n	8004d74 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8004d66:	23c0      	movs	r3, #192	@ 0xc0
 8004d68:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8004d6a:	23c8      	movs	r3, #200	@ 0xc8
 8004d6c:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8004d6e:	23c2      	movs	r3, #194	@ 0xc2
 8004d70:	73fb      	strb	r3, [r7, #15]
 8004d72:	e005      	b.n	8004d80 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004d74:	23a3      	movs	r3, #163	@ 0xa3
 8004d76:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004d78:	23a3      	movs	r3, #163	@ 0xa3
 8004d7a:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8004d7c:	23a3      	movs	r3, #163	@ 0xa3
 8004d7e:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004d80:	88fb      	ldrh	r3, [r7, #6]
 8004d82:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d006      	beq.n	8004d98 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8004d8a:	23c4      	movs	r3, #196	@ 0xc4
 8004d8c:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8004d8e:	23cc      	movs	r3, #204	@ 0xcc
 8004d90:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004d92:	23c6      	movs	r3, #198	@ 0xc6
 8004d94:	74bb      	strb	r3, [r7, #18]
 8004d96:	e005      	b.n	8004da4 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004d98:	23a3      	movs	r3, #163	@ 0xa3
 8004d9a:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8004d9c:	23a3      	movs	r3, #163	@ 0xa3
 8004d9e:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8004da0:	23a3      	movs	r3, #163	@ 0xa3
 8004da2:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8004da4:	23a3      	movs	r3, #163	@ 0xa3
 8004da6:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8004da8:	23a3      	movs	r3, #163	@ 0xa3
 8004daa:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8004dac:	23a3      	movs	r3, #163	@ 0xa3
 8004dae:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8004db0:	f107 030c 	add.w	r3, r7, #12
 8004db4:	461a      	mov	r2, r3
 8004db6:	210a      	movs	r1, #10
 8004db8:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8004dbc:	f7ff f874 	bl	8003ea8 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004dc0:	88fb      	ldrh	r3, [r7, #6]
 8004dc2:	f003 0303 	and.w	r3, r3, #3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8004dca:	2320      	movs	r3, #32
 8004dcc:	733b      	strb	r3, [r7, #12]
 8004dce:	e001      	b.n	8004dd4 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8004dd0:	23d8      	movs	r3, #216	@ 0xd8
 8004dd2:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8004dd4:	f107 030c 	add.w	r3, r7, #12
 8004dd8:	461a      	mov	r2, r3
 8004dda:	2101      	movs	r1, #1
 8004ddc:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8004de0:	f7ff f862 	bl	8003ea8 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8004de4:	88fb      	ldrh	r3, [r7, #6]
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8004dee:	2001      	movs	r0, #1
 8004df0:	f000 f8c6 	bl	8004f80 <dmp_enable_gyro_cal>
 8004df4:	e002      	b.n	8004dfc <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8004df6:	2000      	movs	r0, #0
 8004df8:	f000 f8c2 	bl	8004f80 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004dfc:	88fb      	ldrh	r3, [r7, #6]
 8004dfe:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d01d      	beq.n	8004e42 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004e06:	88fb      	ldrh	r3, [r7, #6]
 8004e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d008      	beq.n	8004e22 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004e10:	23b2      	movs	r3, #178	@ 0xb2
 8004e12:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004e14:	238b      	movs	r3, #139	@ 0x8b
 8004e16:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004e18:	23b6      	movs	r3, #182	@ 0xb6
 8004e1a:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004e1c:	239b      	movs	r3, #155	@ 0x9b
 8004e1e:	73fb      	strb	r3, [r7, #15]
 8004e20:	e007      	b.n	8004e32 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8004e22:	23b0      	movs	r3, #176	@ 0xb0
 8004e24:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004e26:	2380      	movs	r3, #128	@ 0x80
 8004e28:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004e2a:	23b4      	movs	r3, #180	@ 0xb4
 8004e2c:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8004e2e:	2390      	movs	r3, #144	@ 0x90
 8004e30:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004e32:	f107 030c 	add.w	r3, r7, #12
 8004e36:	461a      	mov	r2, r3
 8004e38:	2104      	movs	r1, #4
 8004e3a:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 8004e3e:	f7ff f833 	bl	8003ea8 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 8004e42:	88fb      	ldrh	r3, [r7, #6]
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d025      	beq.n	8004e98 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004e4c:	23f8      	movs	r3, #248	@ 0xf8
 8004e4e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004e50:	f107 030c 	add.w	r3, r7, #12
 8004e54:	461a      	mov	r2, r3
 8004e56:	2101      	movs	r1, #1
 8004e58:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004e5c:	f7ff f824 	bl	8003ea8 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004e60:	21fa      	movs	r1, #250	@ 0xfa
 8004e62:	2007      	movs	r0, #7
 8004e64:	f7ff fd2e 	bl	80048c4 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004e68:	2007      	movs	r0, #7
 8004e6a:	f7ff fe55 	bl	8004b18 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004e6e:	2001      	movs	r0, #1
 8004e70:	f7ff fe84 	bl	8004b7c <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004e74:	2064      	movs	r0, #100	@ 0x64
 8004e76:	f7ff fea3 	bl	8004bc0 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004e7a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004e7e:	f7ff fec1 	bl	8004c04 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004e82:	21c8      	movs	r1, #200	@ 0xc8
 8004e84:	483c      	ldr	r0, [pc, #240]	@ (8004f78 <dmp_enable_feature+0x248>)
 8004e86:	f7ff fedf 	bl	8004c48 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004e8a:	2028      	movs	r0, #40	@ 0x28
 8004e8c:	f7ff ff0c 	bl	8004ca8 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004e90:	200a      	movs	r0, #10
 8004e92:	f7ff ff2b 	bl	8004cec <dmp_set_shake_reject_timeout>
 8004e96:	e009      	b.n	8004eac <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004e98:	23d8      	movs	r3, #216	@ 0xd8
 8004e9a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004e9c:	f107 030c 	add.w	r3, r7, #12
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004ea8:	f7fe fffe 	bl	8003ea8 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8004eb6:	23d9      	movs	r3, #217	@ 0xd9
 8004eb8:	733b      	strb	r3, [r7, #12]
 8004eba:	e001      	b.n	8004ec0 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8004ebc:	23d8      	movs	r3, #216	@ 0xd8
 8004ebe:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004ec0:	f107 030c 	add.w	r3, r7, #12
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	f240 703d 	movw	r0, #1853	@ 0x73d
 8004ecc:	f7fe ffec 	bl	8003ea8 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004eda:	2001      	movs	r0, #1
 8004edc:	f000 f880 	bl	8004fe0 <dmp_enable_lp_quat>
 8004ee0:	e002      	b.n	8004ee8 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8004ee2:	2000      	movs	r0, #0
 8004ee4:	f000 f87c 	bl	8004fe0 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004ee8:	88fb      	ldrh	r3, [r7, #6]
 8004eea:	f003 0310 	and.w	r3, r3, #16
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	f000 f89b 	bl	800502e <dmp_enable_6x_lp_quat>
 8004ef8:	e002      	b.n	8004f00 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004efa:	2000      	movs	r0, #0
 8004efc:	f000 f897 	bl	800502e <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004f00:	88fb      	ldrh	r3, [r7, #6]
 8004f02:	f043 0308 	orr.w	r3, r3, #8
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	4b1c      	ldr	r3, [pc, #112]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f0a:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004f0c:	f7fd f9dc 	bl	80022c8 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004f10:	4b1a      	ldr	r3, [pc, #104]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004f16:	88fb      	ldrh	r3, [r7, #6]
 8004f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d005      	beq.n	8004f2c <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004f20:	4b16      	ldr	r3, [pc, #88]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f22:	7b9b      	ldrb	r3, [r3, #14]
 8004f24:	3306      	adds	r3, #6
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	4b14      	ldr	r3, [pc, #80]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f2a:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004f2c:	88fb      	ldrh	r3, [r7, #6]
 8004f2e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004f36:	4b11      	ldr	r3, [pc, #68]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f38:	7b9b      	ldrb	r3, [r3, #14]
 8004f3a:	3306      	adds	r3, #6
 8004f3c:	b2da      	uxtb	r2, r3
 8004f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f40:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8004f42:	88fb      	ldrh	r3, [r7, #6]
 8004f44:	f003 0314 	and.w	r3, r3, #20
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f4e:	7b9b      	ldrb	r3, [r3, #14]
 8004f50:	3310      	adds	r3, #16
 8004f52:	b2da      	uxtb	r2, r3
 8004f54:	4b09      	ldr	r3, [pc, #36]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f56:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004f58:	88fb      	ldrh	r3, [r7, #6]
 8004f5a:	f003 0303 	and.w	r3, r3, #3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d005      	beq.n	8004f6e <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8004f62:	4b06      	ldr	r3, [pc, #24]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f64:	7b9b      	ldrb	r3, [r3, #14]
 8004f66:	3304      	adds	r3, #4
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	4b04      	ldr	r3, [pc, #16]	@ (8004f7c <dmp_enable_feature+0x24c>)
 8004f6c:	739a      	strb	r2, [r3, #14]

    return 0;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3718      	adds	r7, #24
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	02cae309 	.word	0x02cae309
 8004f7c:	200002f8 	.word	0x200002f8

08004f80 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b088      	sub	sp, #32
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	4603      	mov	r3, r0
 8004f88:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004f8a:	79fb      	ldrb	r3, [r7, #7]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00f      	beq.n	8004fb0 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004f90:	4a11      	ldr	r2, [pc, #68]	@ (8004fd8 <dmp_enable_gyro_cal+0x58>)
 8004f92:	f107 0314 	add.w	r3, r7, #20
 8004f96:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f98:	c303      	stmia	r3!, {r0, r1}
 8004f9a:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004f9c:	f107 0314 	add.w	r3, r7, #20
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	2109      	movs	r1, #9
 8004fa4:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004fa8:	f7fe ff7e 	bl	8003ea8 <mpu_write_mem>
 8004fac:	4603      	mov	r3, r0
 8004fae:	e00e      	b.n	8004fce <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8004fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004fdc <dmp_enable_gyro_cal+0x5c>)
 8004fb2:	f107 0308 	add.w	r3, r7, #8
 8004fb6:	ca07      	ldmia	r2, {r0, r1, r2}
 8004fb8:	c303      	stmia	r3!, {r0, r1}
 8004fba:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004fbc:	f107 0308 	add.w	r3, r7, #8
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	2109      	movs	r1, #9
 8004fc4:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004fc8:	f7fe ff6e 	bl	8003ea8 <mpu_write_mem>
 8004fcc:	4603      	mov	r3, r0
    }
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3720      	adds	r7, #32
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	0800f4fc 	.word	0x0800f4fc
 8004fdc:	0800f508 	.word	0x0800f508

08004fe0 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004fea:	79fb      	ldrb	r3, [r7, #7]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d008      	beq.n	8005002 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004ff0:	23c0      	movs	r3, #192	@ 0xc0
 8004ff2:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004ff4:	23c2      	movs	r3, #194	@ 0xc2
 8004ff6:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004ff8:	23c4      	movs	r3, #196	@ 0xc4
 8004ffa:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004ffc:	23c6      	movs	r3, #198	@ 0xc6
 8004ffe:	73fb      	strb	r3, [r7, #15]
 8005000:	e006      	b.n	8005010 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8005002:	f107 030c 	add.w	r3, r7, #12
 8005006:	2204      	movs	r2, #4
 8005008:	218b      	movs	r1, #139	@ 0x8b
 800500a:	4618      	mov	r0, r3
 800500c:	f006 f92b 	bl	800b266 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8005010:	f107 030c 	add.w	r3, r7, #12
 8005014:	461a      	mov	r2, r3
 8005016:	2104      	movs	r1, #4
 8005018:	f640 2098 	movw	r0, #2712	@ 0xa98
 800501c:	f7fe ff44 	bl	8003ea8 <mpu_write_mem>

    return mpu_reset_fifo();
 8005020:	f7fd f952 	bl	80022c8 <mpu_reset_fifo>
 8005024:	4603      	mov	r3, r0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	4603      	mov	r3, r0
 8005036:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d008      	beq.n	8005050 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800503e:	2320      	movs	r3, #32
 8005040:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 8005042:	2328      	movs	r3, #40	@ 0x28
 8005044:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8005046:	2330      	movs	r3, #48	@ 0x30
 8005048:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 800504a:	2338      	movs	r3, #56	@ 0x38
 800504c:	73fb      	strb	r3, [r7, #15]
 800504e:	e006      	b.n	800505e <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8005050:	f107 030c 	add.w	r3, r7, #12
 8005054:	2204      	movs	r2, #4
 8005056:	21a3      	movs	r1, #163	@ 0xa3
 8005058:	4618      	mov	r0, r3
 800505a:	f006 f904 	bl	800b266 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800505e:	f107 030c 	add.w	r3, r7, #12
 8005062:	461a      	mov	r2, r3
 8005064:	2104      	movs	r1, #4
 8005066:	f640 209e 	movw	r0, #2718	@ 0xa9e
 800506a:	f7fe ff1d 	bl	8003ea8 <mpu_write_mem>

    return mpu_reset_fifo();
 800506e:	f7fd f92b 	bl	80022c8 <mpu_reset_fifo>
 8005072:	4603      	mov	r3, r0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3303      	adds	r3, #3
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800508e:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	3303      	adds	r3, #3
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800509a:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	3301      	adds	r3, #1
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d012      	beq.n	80050d0 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 80050aa:	7bbb      	ldrb	r3, [r7, #14]
 80050ac:	08db      	lsrs	r3, r3, #3
 80050ae:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 80050b0:	7bbb      	ldrb	r3, [r7, #14]
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	3301      	adds	r3, #1
 80050ba:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 80050bc:	4b10      	ldr	r3, [pc, #64]	@ (8005100 <decode_gesture+0x84>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d005      	beq.n	80050d0 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 80050c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005100 <decode_gesture+0x84>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	7b39      	ldrb	r1, [r7, #12]
 80050ca:	7b7a      	ldrb	r2, [r7, #13]
 80050cc:	4610      	mov	r0, r2
 80050ce:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	3301      	adds	r3, #1
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	f003 0308 	and.w	r3, r3, #8
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00a      	beq.n	80050f4 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 80050de:	4b08      	ldr	r3, [pc, #32]	@ (8005100 <decode_gesture+0x84>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d006      	beq.n	80050f4 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 80050e6:	4b06      	ldr	r3, [pc, #24]	@ (8005100 <decode_gesture+0x84>)
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	7bfa      	ldrb	r2, [r7, #15]
 80050ec:	0992      	lsrs	r2, r2, #6
 80050ee:	b2d2      	uxtb	r2, r2
 80050f0:	4610      	mov	r0, r2
 80050f2:	4798      	blx	r3
    }

    return 0;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	200002f8 	.word	0x200002f8

08005104 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b092      	sub	sp, #72	@ 0x48
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8005112:	2300      	movs	r3, #0
 8005114:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8005118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800511a:	2200      	movs	r2, #0
 800511c:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800511e:	4bb2      	ldr	r3, [pc, #712]	@ (80053e8 <dmp_read_fifo+0x2e4>)
 8005120:	7b9b      	ldrb	r3, [r3, #14]
 8005122:	4618      	mov	r0, r3
 8005124:	f107 0320 	add.w	r3, r7, #32
 8005128:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800512a:	4619      	mov	r1, r3
 800512c:	f7fd fe0e 	bl	8002d4c <mpu_read_fifo_stream>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d002      	beq.n	800513c <dmp_read_fifo+0x38>
        return -1;
 8005136:	f04f 33ff 	mov.w	r3, #4294967295
 800513a:	e150      	b.n	80053de <dmp_read_fifo+0x2da>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 800513c:	4baa      	ldr	r3, [pc, #680]	@ (80053e8 <dmp_read_fifo+0x2e4>)
 800513e:	895b      	ldrh	r3, [r3, #10]
 8005140:	f003 0314 	and.w	r3, r3, #20
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 808a 	beq.w	800525e <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800514a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800514e:	061a      	lsls	r2, r3, #24
 8005150:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005154:	041b      	lsls	r3, r3, #16
 8005156:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8005158:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800515c:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800515e:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8005160:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8005164:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800516a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800516e:	061a      	lsls	r2, r3, #24
 8005170:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005174:	041b      	lsls	r3, r3, #16
 8005176:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005178:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800517c:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800517e:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005180:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005184:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800518a:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800518c:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800518e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005192:	061a      	lsls	r2, r3, #24
 8005194:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005198:	041b      	lsls	r3, r3, #16
 800519a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800519c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80051a0:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80051a2:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80051a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80051a8:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 80051ae:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80051b0:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80051b2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051b6:	061a      	lsls	r2, r3, #24
 80051b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80051bc:	041b      	lsls	r3, r3, #16
 80051be:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80051c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80051c4:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80051c6:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80051c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051cc:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 80051d2:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 80051d4:	601a      	str	r2, [r3, #0]
        ii += 16;
 80051d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80051da:	3310      	adds	r3, #16
 80051dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	141b      	asrs	r3, r3, #16
 80051e6:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	3304      	adds	r3, #4
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	141b      	asrs	r3, r3, #16
 80051f0:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	3308      	adds	r3, #8
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	141b      	asrs	r3, r3, #16
 80051fa:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	330c      	adds	r3, #12
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	141b      	asrs	r3, r3, #16
 8005204:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	fb03 f202 	mul.w	r2, r3, r2
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	6979      	ldr	r1, [r7, #20]
 8005212:	fb01 f303 	mul.w	r3, r1, r3
 8005216:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	69b9      	ldr	r1, [r7, #24]
 800521c:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8005220:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	69f9      	ldr	r1, [r7, #28]
 8005226:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800522a:	4413      	add	r3, r2
 800522c:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800522e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005230:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005234:	db03      	blt.n	800523e <dmp_read_fifo+0x13a>
 8005236:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005238:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 800523c:	dd07      	ble.n	800524e <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800523e:	f7fd f843 	bl	80022c8 <mpu_reset_fifo>
            sensors[0] = 0;
 8005242:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005244:	2200      	movs	r2, #0
 8005246:	801a      	strh	r2, [r3, #0]
            return -1;
 8005248:	f04f 33ff 	mov.w	r3, #4294967295
 800524c:	e0c7      	b.n	80053de <dmp_read_fifo+0x2da>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800524e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005250:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005258:	b21a      	sxth	r2, r3
 800525a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800525c:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800525e:	4b62      	ldr	r3, [pc, #392]	@ (80053e8 <dmp_read_fifo+0x2e4>)
 8005260:	895b      	ldrh	r3, [r3, #10]
 8005262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005266:	2b00      	cmp	r3, #0
 8005268:	d04f      	beq.n	800530a <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800526a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800526e:	3348      	adds	r3, #72	@ 0x48
 8005270:	443b      	add	r3, r7
 8005272:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005276:	b21b      	sxth	r3, r3
 8005278:	021b      	lsls	r3, r3, #8
 800527a:	b21a      	sxth	r2, r3
 800527c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005280:	3301      	adds	r3, #1
 8005282:	3348      	adds	r3, #72	@ 0x48
 8005284:	443b      	add	r3, r7
 8005286:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800528a:	b21b      	sxth	r3, r3
 800528c:	4313      	orrs	r3, r2
 800528e:	b21a      	sxth	r2, r3
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8005294:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005298:	3302      	adds	r3, #2
 800529a:	3348      	adds	r3, #72	@ 0x48
 800529c:	443b      	add	r3, r7
 800529e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80052a2:	b21b      	sxth	r3, r3
 80052a4:	021b      	lsls	r3, r3, #8
 80052a6:	b219      	sxth	r1, r3
 80052a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80052ac:	3303      	adds	r3, #3
 80052ae:	3348      	adds	r3, #72	@ 0x48
 80052b0:	443b      	add	r3, r7
 80052b2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80052b6:	b21a      	sxth	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	3302      	adds	r3, #2
 80052bc:	430a      	orrs	r2, r1
 80052be:	b212      	sxth	r2, r2
 80052c0:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80052c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80052c6:	3304      	adds	r3, #4
 80052c8:	3348      	adds	r3, #72	@ 0x48
 80052ca:	443b      	add	r3, r7
 80052cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80052d0:	b21b      	sxth	r3, r3
 80052d2:	021b      	lsls	r3, r3, #8
 80052d4:	b219      	sxth	r1, r3
 80052d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80052da:	3305      	adds	r3, #5
 80052dc:	3348      	adds	r3, #72	@ 0x48
 80052de:	443b      	add	r3, r7
 80052e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80052e4:	b21a      	sxth	r2, r3
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	3304      	adds	r3, #4
 80052ea:	430a      	orrs	r2, r1
 80052ec:	b212      	sxth	r2, r2
 80052ee:	801a      	strh	r2, [r3, #0]
        ii += 6;
 80052f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80052f4:	3306      	adds	r3, #6
 80052f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 80052fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005300:	f043 0308 	orr.w	r3, r3, #8
 8005304:	b21a      	sxth	r2, r3
 8005306:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005308:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800530a:	4b37      	ldr	r3, [pc, #220]	@ (80053e8 <dmp_read_fifo+0x2e4>)
 800530c:	895b      	ldrh	r3, [r3, #10]
 800530e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005312:	2b00      	cmp	r3, #0
 8005314:	d04f      	beq.n	80053b6 <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8005316:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800531a:	3348      	adds	r3, #72	@ 0x48
 800531c:	443b      	add	r3, r7
 800531e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005322:	b21b      	sxth	r3, r3
 8005324:	021b      	lsls	r3, r3, #8
 8005326:	b21a      	sxth	r2, r3
 8005328:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800532c:	3301      	adds	r3, #1
 800532e:	3348      	adds	r3, #72	@ 0x48
 8005330:	443b      	add	r3, r7
 8005332:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005336:	b21b      	sxth	r3, r3
 8005338:	4313      	orrs	r3, r2
 800533a:	b21a      	sxth	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8005340:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005344:	3302      	adds	r3, #2
 8005346:	3348      	adds	r3, #72	@ 0x48
 8005348:	443b      	add	r3, r7
 800534a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800534e:	b21b      	sxth	r3, r3
 8005350:	021b      	lsls	r3, r3, #8
 8005352:	b219      	sxth	r1, r3
 8005354:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005358:	3303      	adds	r3, #3
 800535a:	3348      	adds	r3, #72	@ 0x48
 800535c:	443b      	add	r3, r7
 800535e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005362:	b21a      	sxth	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	3302      	adds	r3, #2
 8005368:	430a      	orrs	r2, r1
 800536a:	b212      	sxth	r2, r2
 800536c:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800536e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005372:	3304      	adds	r3, #4
 8005374:	3348      	adds	r3, #72	@ 0x48
 8005376:	443b      	add	r3, r7
 8005378:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800537c:	b21b      	sxth	r3, r3
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	b219      	sxth	r1, r3
 8005382:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005386:	3305      	adds	r3, #5
 8005388:	3348      	adds	r3, #72	@ 0x48
 800538a:	443b      	add	r3, r7
 800538c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005390:	b21a      	sxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	3304      	adds	r3, #4
 8005396:	430a      	orrs	r2, r1
 8005398:	b212      	sxth	r2, r2
 800539a:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800539c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80053a0:	3306      	adds	r3, #6
 80053a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 80053a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053ac:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80053b0:	b21a      	sxth	r2, r3
 80053b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053b4:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80053b6:	4b0c      	ldr	r3, [pc, #48]	@ (80053e8 <dmp_read_fifo+0x2e4>)
 80053b8:	895b      	ldrh	r3, [r3, #10]
 80053ba:	f003 0303 	and.w	r3, r3, #3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d007      	beq.n	80053d2 <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 80053c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80053c6:	f107 0220 	add.w	r2, r7, #32
 80053ca:	4413      	add	r3, r2
 80053cc:	4618      	mov	r0, r3
 80053ce:	f7ff fe55 	bl	800507c <decode_gesture>

    get_ms(timestamp);
 80053d2:	f001 f9f3 	bl	80067bc <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	601a      	str	r2, [r3, #0]
    return 0;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3748      	adds	r7, #72	@ 0x48
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	200002f8 	.word	0x200002f8

080053ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80053ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053f0:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 80053f4:	b082      	sub	sp, #8
 80053f6:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80053f8:	f001 f988 	bl	800670c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80053fc:	f000 f944 	bl	8005688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005400:	f7fc fc30 	bl	8001c64 <MX_GPIO_Init>
  MX_I2C2_Init();
 8005404:	f7fc fc68 	bl	8001cd8 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8005408:	f001 f8de 	bl	80065c8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800540c:	f000 ff22 	bl	8006254 <MX_TIM3_Init>
  MX_TIM4_Init();
 8005410:	f000 ffb8 	bl	8006384 <MX_TIM4_Init>
  MX_TIM6_Init();
 8005414:	f001 f804 	bl	8006420 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(2000);
 8005418:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800541c:	f001 f9d8 	bl	80067d0 <HAL_Delay>
  int ret = 0;
 8005420:	2300      	movs	r3, #0
 8005422:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8005426:	f102 021c 	add.w	r2, r2, #28
 800542a:	6013      	str	r3, [r2, #0]
  do {
	ret = MPU6050_DMP_init();
 800542c:	f7fc f9fc 	bl	8001828 <MPU6050_DMP_init>
 8005430:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8005434:	f103 031c 	add.w	r3, r3, #28
 8005438:	6018      	str	r0, [r3, #0]
  } while (ret);
 800543a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800543e:	f103 031c 	add.w	r3, r3, #28
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1f1      	bne.n	800542c <main+0x40>

  //PID
  //Y 		0200
  PID_Init(&pid_state_roll, 0, 200, -200);
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	4b79      	ldr	r3, [pc, #484]	@ (8005634 <main+0x248>)
 800544e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005452:	f04f 0200 	mov.w	r2, #0
 8005456:	4b78      	ldr	r3, [pc, #480]	@ (8005638 <main+0x24c>)
 8005458:	e9cd 2300 	strd	r2, r3, [sp]
 800545c:	f04f 0200 	mov.w	r2, #0
 8005460:	f04f 0300 	mov.w	r3, #0
 8005464:	4875      	ldr	r0, [pc, #468]	@ (800563c <main+0x250>)
 8005466:	f000 fcd3 	bl	8005e10 <PID_Init>
  //X 
  PID_Init(&pid_state_pitch, 0, 200, -200);
 800546a:	f04f 0200 	mov.w	r2, #0
 800546e:	4b71      	ldr	r3, [pc, #452]	@ (8005634 <main+0x248>)
 8005470:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005474:	f04f 0200 	mov.w	r2, #0
 8005478:	4b6f      	ldr	r3, [pc, #444]	@ (8005638 <main+0x24c>)
 800547a:	e9cd 2300 	strd	r2, r3, [sp]
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	f04f 0300 	mov.w	r3, #0
 8005486:	486e      	ldr	r0, [pc, #440]	@ (8005640 <main+0x254>)
 8005488:	f000 fcc2 	bl	8005e10 <PID_Init>
  //Z
  PID_Init(&pid_state_yaw, 0, 200, -200);
 800548c:	f04f 0200 	mov.w	r2, #0
 8005490:	4b68      	ldr	r3, [pc, #416]	@ (8005634 <main+0x248>)
 8005492:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005496:	f04f 0200 	mov.w	r2, #0
 800549a:	4b67      	ldr	r3, [pc, #412]	@ (8005638 <main+0x24c>)
 800549c:	e9cd 2300 	strd	r2, r3, [sp]
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	f04f 0300 	mov.w	r3, #0
 80054a8:	4866      	ldr	r0, [pc, #408]	@ (8005644 <main+0x258>)
 80054aa:	f000 fcb1 	bl	8005e10 <PID_Init>

  //
  PID_Inc_Init(&pid_stateInc_GyroX, pid_state_pitch.output, 100, -100);
 80054ae:	4b64      	ldr	r3, [pc, #400]	@ (8005640 <main+0x254>)
 80054b0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80054b4:	f04f 0000 	mov.w	r0, #0
 80054b8:	4963      	ldr	r1, [pc, #396]	@ (8005648 <main+0x25c>)
 80054ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054be:	f04f 0000 	mov.w	r0, #0
 80054c2:	4962      	ldr	r1, [pc, #392]	@ (800564c <main+0x260>)
 80054c4:	e9cd 0100 	strd	r0, r1, [sp]
 80054c8:	4861      	ldr	r0, [pc, #388]	@ (8005650 <main+0x264>)
 80054ca:	f000 fb95 	bl	8005bf8 <PID_Inc_Init>
  PID_Inc_Init(&pid_stateInc_GyroY, pid_state_roll.output, 100, -100);
 80054ce:	4b5b      	ldr	r3, [pc, #364]	@ (800563c <main+0x250>)
 80054d0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80054d4:	f04f 0000 	mov.w	r0, #0
 80054d8:	495b      	ldr	r1, [pc, #364]	@ (8005648 <main+0x25c>)
 80054da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054de:	f04f 0000 	mov.w	r0, #0
 80054e2:	495a      	ldr	r1, [pc, #360]	@ (800564c <main+0x260>)
 80054e4:	e9cd 0100 	strd	r0, r1, [sp]
 80054e8:	485a      	ldr	r0, [pc, #360]	@ (8005654 <main+0x268>)
 80054ea:	f000 fb85 	bl	8005bf8 <PID_Inc_Init>
  PID_Inc_Init(&pid_stateInc_GyroZ, pid_state_yaw.output, 100, -100);
 80054ee:	4b55      	ldr	r3, [pc, #340]	@ (8005644 <main+0x258>)
 80054f0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80054f4:	f04f 0000 	mov.w	r0, #0
 80054f8:	4953      	ldr	r1, [pc, #332]	@ (8005648 <main+0x25c>)
 80054fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054fe:	f04f 0000 	mov.w	r0, #0
 8005502:	4952      	ldr	r1, [pc, #328]	@ (800564c <main+0x260>)
 8005504:	e9cd 0100 	strd	r0, r1, [sp]
 8005508:	4853      	ldr	r0, [pc, #332]	@ (8005658 <main+0x26c>)
 800550a:	f000 fb75 	bl	8005bf8 <PID_Inc_Init>

  //PWM 999
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800550e:	2100      	movs	r1, #0
 8005510:	4852      	ldr	r0, [pc, #328]	@ (800565c <main+0x270>)
 8005512:	f003 fae3 	bl	8008adc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8005516:	2104      	movs	r1, #4
 8005518:	4850      	ldr	r0, [pc, #320]	@ (800565c <main+0x270>)
 800551a:	f003 fadf 	bl	8008adc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800551e:	2108      	movs	r1, #8
 8005520:	484e      	ldr	r0, [pc, #312]	@ (800565c <main+0x270>)
 8005522:	f003 fadb 	bl	8008adc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8005526:	210c      	movs	r1, #12
 8005528:	484c      	ldr	r0, [pc, #304]	@ (800565c <main+0x270>)
 800552a:	f003 fad7 	bl	8008adc <HAL_TIM_PWM_Start>


  HAL_TIM_Base_Start_IT(&htim4);
 800552e:	484c      	ldr	r0, [pc, #304]	@ (8005660 <main+0x274>)
 8005530:	f003 fa1c 	bl	800896c <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //()
	  MPU6050_DMP_Get_Date(&roll, &pitch, &yaw);
 8005534:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8005538:	f102 0214 	add.w	r2, r2, #20
 800553c:	f507 5180 	add.w	r1, r7, #4096	@ 0x1000
 8005540:	f101 0110 	add.w	r1, r1, #16
 8005544:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8005548:	f103 0318 	add.w	r3, r3, #24
 800554c:	4618      	mov	r0, r3
 800554e:	f7fc f9e7 	bl	8001920 <MPU6050_DMP_Get_Date>

	    // 
	    roll_isr = roll;
 8005552:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8005556:	f103 0318 	add.w	r3, r3, #24
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a41      	ldr	r2, [pc, #260]	@ (8005664 <main+0x278>)
 800555e:	6013      	str	r3, [r2, #0]
	    pitch_isr = pitch;
 8005560:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8005564:	f103 0310 	add.w	r3, r3, #16
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a3f      	ldr	r2, [pc, #252]	@ (8005668 <main+0x27c>)
 800556c:	6013      	str	r3, [r2, #0]
	    yaw_isr = yaw;
 800556e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8005572:	f103 0314 	add.w	r3, r3, #20
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a3c      	ldr	r2, [pc, #240]	@ (800566c <main+0x280>)
 800557a:	6013      	str	r3, [r2, #0]

	    sensor_data_ready = 1;  // 
 800557c:	4b3c      	ldr	r3, [pc, #240]	@ (8005670 <main+0x284>)
 800557e:	2201      	movs	r2, #1
 8005580:	701a      	strb	r2, [r3, #0]

#if 1		//Vofa+.   				if 0     if 1
	    sprintf(message, "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\n",gyro_x_isr, gyro_y_isr, gyro_z_isr, pitch, roll, yaw);
 8005582:	4b3c      	ldr	r3, [pc, #240]	@ (8005674 <main+0x288>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f7fa ffba 	bl	8000500 <__aeabi_f2d>
 800558c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005590:	4b39      	ldr	r3, [pc, #228]	@ (8005678 <main+0x28c>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4618      	mov	r0, r3
 8005596:	f7fa ffb3 	bl	8000500 <__aeabi_f2d>
 800559a:	4604      	mov	r4, r0
 800559c:	460d      	mov	r5, r1
 800559e:	4b37      	ldr	r3, [pc, #220]	@ (800567c <main+0x290>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7fa ffac 	bl	8000500 <__aeabi_f2d>
 80055a8:	4680      	mov	r8, r0
 80055aa:	4689      	mov	r9, r1
 80055ac:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80055b0:	f103 0310 	add.w	r3, r3, #16
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fa ffa2 	bl	8000500 <__aeabi_f2d>
 80055bc:	4682      	mov	sl, r0
 80055be:	468b      	mov	fp, r1
 80055c0:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80055c4:	f103 0318 	add.w	r3, r3, #24
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fa ff98 	bl	8000500 <__aeabi_f2d>
 80055d0:	e9c7 0100 	strd	r0, r1, [r7]
 80055d4:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80055d8:	f103 0314 	add.w	r3, r3, #20
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fa ff8e 	bl	8000500 <__aeabi_f2d>
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	f107 0020 	add.w	r0, r7, #32
 80055ec:	3810      	subs	r0, #16
 80055ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80055f2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80055f6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80055fa:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80055fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005602:	e9cd 4500 	strd	r4, r5, [sp]
 8005606:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800560a:	491d      	ldr	r1, [pc, #116]	@ (8005680 <main+0x294>)
 800560c:	f005 fdb6 	bl	800b17c <siprintf>
	    HAL_UART_Transmit_IT(&huart2, (uint8_t*)message, strlen(message));
 8005610:	f107 0320 	add.w	r3, r7, #32
 8005614:	3b10      	subs	r3, #16
 8005616:	4618      	mov	r0, r3
 8005618:	f7fa fe06 	bl	8000228 <strlen>
 800561c:	4603      	mov	r3, r0
 800561e:	b29a      	uxth	r2, r3
 8005620:	f107 0320 	add.w	r3, r7, #32
 8005624:	3b10      	subs	r3, #16
 8005626:	4619      	mov	r1, r3
 8005628:	4816      	ldr	r0, [pc, #88]	@ (8005684 <main+0x298>)
 800562a:	f004 f969 	bl	8009900 <HAL_UART_Transmit_IT>
	  MPU6050_DMP_Get_Date(&roll, &pitch, &yaw);
 800562e:	bf00      	nop
 8005630:	e780      	b.n	8005534 <main+0x148>
 8005632:	bf00      	nop
 8005634:	c0690000 	.word	0xc0690000
 8005638:	40690000 	.word	0x40690000
 800563c:	20000328 	.word	0x20000328
 8005640:	20000378 	.word	0x20000378
 8005644:	200003c8 	.word	0x200003c8
 8005648:	c0590000 	.word	0xc0590000
 800564c:	40590000 	.word	0x40590000
 8005650:	20000418 	.word	0x20000418
 8005654:	20000478 	.word	0x20000478
 8005658:	200004d8 	.word	0x200004d8
 800565c:	2000054c 	.word	0x2000054c
 8005660:	20000594 	.word	0x20000594
 8005664:	20000308 	.word	0x20000308
 8005668:	2000030c 	.word	0x2000030c
 800566c:	20000310 	.word	0x20000310
 8005670:	20000320 	.word	0x20000320
 8005674:	20000314 	.word	0x20000314
 8005678:	20000318 	.word	0x20000318
 800567c:	2000031c 	.word	0x2000031c
 8005680:	0800f52c 	.word	0x0800f52c
 8005684:	20000624 	.word	0x20000624

08005688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b090      	sub	sp, #64	@ 0x40
 800568c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800568e:	f107 0318 	add.w	r3, r7, #24
 8005692:	2228      	movs	r2, #40	@ 0x28
 8005694:	2100      	movs	r1, #0
 8005696:	4618      	mov	r0, r3
 8005698:	f005 fde5 	bl	800b266 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800569c:	1d3b      	adds	r3, r7, #4
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	605a      	str	r2, [r3, #4]
 80056a4:	609a      	str	r2, [r3, #8]
 80056a6:	60da      	str	r2, [r3, #12]
 80056a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80056aa:	2301      	movs	r3, #1
 80056ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80056b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80056b4:	2300      	movs	r3, #0
 80056b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80056b8:	2301      	movs	r3, #1
 80056ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056bc:	2302      	movs	r3, #2
 80056be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80056c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80056c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80056c6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80056ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80056cc:	f107 0318 	add.w	r3, r7, #24
 80056d0:	4618      	mov	r0, r3
 80056d2:	f002 fceb 	bl	80080ac <HAL_RCC_OscConfig>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80056dc:	f000 fa84 	bl	8005be8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80056e0:	230f      	movs	r3, #15
 80056e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80056e4:	2302      	movs	r3, #2
 80056e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80056ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80056f2:	2300      	movs	r3, #0
 80056f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80056f6:	1d3b      	adds	r3, r7, #4
 80056f8:	2102      	movs	r1, #2
 80056fa:	4618      	mov	r0, r3
 80056fc:	f002 ff58 	bl	80085b0 <HAL_RCC_ClockConfig>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8005706:	f000 fa6f 	bl	8005be8 <Error_Handler>
  }
}
 800570a:	bf00      	nop
 800570c:	3740      	adds	r7, #64	@ 0x40
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	0000      	movs	r0, r0
 8005714:	0000      	movs	r0, r0
	...

08005718 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

//PID1ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8005718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571c:	b0c5      	sub	sp, #276	@ 0x114
 800571e:	af1c      	add	r7, sp, #112	@ 0x70
 8005720:	66f8      	str	r0, [r7, #108]	@ 0x6c

    if (htim->Instance == TIM4)  // PID
 8005722:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a16      	ldr	r2, [pc, #88]	@ (8005780 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8005728:	4293      	cmp	r3, r2
 800572a:	f040 8254 	bne.w	8005bd6 <HAL_TIM_PeriodElapsedCallback+0x4be>
    {
        static uint32_t pid_counter = 0;
        static uint32_t safety_timer = 0;      // 
        static uint8_t safety_triggered = 0;   // 
        pid_counter++;
 800572e:	4b15      	ldr	r3, [pc, #84]	@ (8005784 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3301      	adds	r3, #1
 8005734:	4a13      	ldr	r2, [pc, #76]	@ (8005784 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8005736:	6013      	str	r3, [r2, #0]

        // 1ms
          safety_timer++;
 8005738:	4b13      	ldr	r3, [pc, #76]	@ (8005788 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	3301      	adds	r3, #1
 800573e:	4a12      	ldr	r2, [pc, #72]	@ (8005788 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8005740:	6013      	str	r3, [r2, #0]

          // 4
          if (safety_timer >= 8000) {  // 4000 * 1ms = 4
 8005742:	4b11      	ldr	r3, [pc, #68]	@ (8005788 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800574a:	d302      	bcc.n	8005752 <HAL_TIM_PeriodElapsedCallback+0x3a>
              safety_triggered = 1;
 800574c:	4b0f      	ldr	r3, [pc, #60]	@ (800578c <HAL_TIM_PeriodElapsedCallback+0x74>)
 800574e:	2201      	movs	r2, #1
 8005750:	701a      	strb	r2, [r3, #0]
          }

          // 
          if (safety_triggered) {
 8005752:	4b0e      	ldr	r3, [pc, #56]	@ (800578c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d01c      	beq.n	8005794 <HAL_TIM_PeriodElapsedCallback+0x7c>
              // 
              __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800575a:	4b0d      	ldr	r3, [pc, #52]	@ (8005790 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2200      	movs	r2, #0
 8005760:	635a      	str	r2, [r3, #52]	@ 0x34
              __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8005762:	4b0b      	ldr	r3, [pc, #44]	@ (8005790 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2200      	movs	r2, #0
 8005768:	639a      	str	r2, [r3, #56]	@ 0x38
              __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 800576a:	4b09      	ldr	r3, [pc, #36]	@ (8005790 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2200      	movs	r2, #0
 8005770:	63da      	str	r2, [r3, #60]	@ 0x3c
              __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8005772:	4b07      	ldr	r3, [pc, #28]	@ (8005790 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2200      	movs	r2, #0
 8005778:	641a      	str	r2, [r3, #64]	@ 0x40

              //  - 
              while(1) {}
 800577a:	bf00      	nop
 800577c:	e7fd      	b.n	800577a <HAL_TIM_PeriodElapsedCallback+0x62>
 800577e:	bf00      	nop
 8005780:	40000800 	.word	0x40000800
 8005784:	20000538 	.word	0x20000538
 8005788:	2000053c 	.word	0x2000053c
 800578c:	20000540 	.word	0x20000540
 8005790:	2000054c 	.word	0x2000054c
          }


        // 
        if (sensor_data_ready && !safety_triggered)
 8005794:	4bbc      	ldr	r3, [pc, #752]	@ (8005a88 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	f000 821b 	beq.w	8005bd6 <HAL_TIM_PeriodElapsedCallback+0x4be>
 80057a0:	4bba      	ldr	r3, [pc, #744]	@ (8005a8c <HAL_TIM_PeriodElapsedCallback+0x374>)
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f040 8216 	bne.w	8005bd6 <HAL_TIM_PeriodElapsedCallback+0x4be>
        {
            // 
            sensor_data_ready = 0;
 80057aa:	4bb7      	ldr	r3, [pc, #732]	@ (8005a88 <HAL_TIM_PeriodElapsedCallback+0x370>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	701a      	strb	r2, [r3, #0]

            /*========== PID ==========*/

            // PID -  2025.11.8
            //5
            MPU6050_Get_Gyro(&gyro_x_isr, &gyro_y_isr, &gyro_z_isr);
 80057b0:	4ab7      	ldr	r2, [pc, #732]	@ (8005a90 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80057b2:	49b8      	ldr	r1, [pc, #736]	@ (8005a94 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80057b4:	48b8      	ldr	r0, [pc, #736]	@ (8005a98 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80057b6:	f7fc fa03 	bl	8001bc0 <MPU6050_Get_Gyro>
            /*MPU6050_Get_Accel(&accel_x_isr, &accel_y_isr, &accel_z_isr);*/

            pid_stateInc_GyroX.target = -pid_state_pitch.output;  //  -> X
 80057ba:	4bb8      	ldr	r3, [pc, #736]	@ (8005a9c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80057bc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80057c0:	4692      	mov	sl, r2
 80057c2:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80057c6:	4bb6      	ldr	r3, [pc, #728]	@ (8005aa0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80057c8:	e9c3 ab00 	strd	sl, fp, [r3]
            pid_stateInc_GyroY.target = -pid_state_roll.output;   //  -> Y
 80057cc:	4bb5      	ldr	r3, [pc, #724]	@ (8005aa4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80057ce:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80057d2:	4690      	mov	r8, r2
 80057d4:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 80057d8:	4bb3      	ldr	r3, [pc, #716]	@ (8005aa8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80057da:	e9c3 8900 	strd	r8, r9, [r3]
            pid_stateInc_GyroZ.target = -pid_state_yaw.output;
 80057de:	4bb3      	ldr	r3, [pc, #716]	@ (8005aac <HAL_TIM_PeriodElapsedCallback+0x394>)
 80057e0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80057e4:	4614      	mov	r4, r2
 80057e6:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80057ea:	4bb1      	ldr	r3, [pc, #708]	@ (8005ab0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80057ec:	e9c3 4500 	strd	r4, r5, [r3]

            float gyro_x_calib = gyro_x_isr + GX0_OFFSET;
 80057f0:	4ba9      	ldr	r3, [pc, #676]	@ (8005a98 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7fa fe83 	bl	8000500 <__aeabi_f2d>
 80057fa:	a39f      	add	r3, pc, #636	@ (adr r3, 8005a78 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80057fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005800:	f7fa fd1e 	bl	8000240 <__aeabi_dsub>
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4610      	mov	r0, r2
 800580a:	4619      	mov	r1, r3
 800580c:	f7fb f9c8 	bl	8000ba0 <__aeabi_d2f>
 8005810:	4603      	mov	r3, r0
 8005812:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            float gyro_y_calib = gyro_y_isr + GY0_OFFSET;
 8005816:	4b9f      	ldr	r3, [pc, #636]	@ (8005a94 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4618      	mov	r0, r3
 800581c:	f7fa fe70 	bl	8000500 <__aeabi_f2d>
 8005820:	a397      	add	r3, pc, #604	@ (adr r3, 8005a80 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	f7fa fd0b 	bl	8000240 <__aeabi_dsub>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	4610      	mov	r0, r2
 8005830:	4619      	mov	r1, r3
 8005832:	f7fb f9b5 	bl	8000ba0 <__aeabi_d2f>
 8005836:	4603      	mov	r3, r0
 8005838:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
            float gyro_z_calib = gyro_z_isr + GZ0_OFFSET;
 800583c:	4b94      	ldr	r3, [pc, #592]	@ (8005a90 <HAL_TIM_PeriodElapsedCallback+0x378>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005844:	4618      	mov	r0, r3
 8005846:	f7fb f9ff 	bl	8000c48 <__aeabi_fsub>
 800584a:	4603      	mov	r3, r0
 800584c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

            pid_stateInc_GyroX.actual = gyro_x_calib;
 8005850:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8005854:	f7fa fe54 	bl	8000500 <__aeabi_f2d>
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4990      	ldr	r1, [pc, #576]	@ (8005aa0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800585e:	e9c1 2302 	strd	r2, r3, [r1, #8]
            pid_stateInc_GyroY.actual = gyro_y_calib;
 8005862:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8005866:	f7fa fe4b 	bl	8000500 <__aeabi_f2d>
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	498e      	ldr	r1, [pc, #568]	@ (8005aa8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8005870:	e9c1 2302 	strd	r2, r3, [r1, #8]
            pid_stateInc_GyroZ.actual = gyro_z_calib;
 8005874:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005878:	f7fa fe42 	bl	8000500 <__aeabi_f2d>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	498b      	ldr	r1, [pc, #556]	@ (8005ab0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8005882:	e9c1 2302 	strd	r2, r3, [r1, #8]

            pid_stateInc_GyroX = PID_Inc_Iterate(pid_KGain_GyroX, pid_stateInc_GyroX);
 8005886:	4b86      	ldr	r3, [pc, #536]	@ (8005aa0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8005888:	607b      	str	r3, [r7, #4]
 800588a:	f107 0608 	add.w	r6, r7, #8
 800588e:	4c89      	ldr	r4, [pc, #548]	@ (8005ab4 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8005890:	4a83      	ldr	r2, [pc, #524]	@ (8005aa0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8005892:	ab04      	add	r3, sp, #16
 8005894:	4611      	mov	r1, r2
 8005896:	2260      	movs	r2, #96	@ 0x60
 8005898:	4618      	mov	r0, r3
 800589a:	f005 fd72 	bl	800b382 <memcpy>
 800589e:	466d      	mov	r5, sp
 80058a0:	f104 0308 	add.w	r3, r4, #8
 80058a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80058a6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80058aa:	e894 000c 	ldmia.w	r4, {r2, r3}
 80058ae:	4630      	mov	r0, r6
 80058b0:	f000 f9fe 	bl	8005cb0 <PID_Inc_Iterate>
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f107 0308 	add.w	r3, r7, #8
 80058ba:	2260      	movs	r2, #96	@ 0x60
 80058bc:	4619      	mov	r1, r3
 80058be:	f005 fd60 	bl	800b382 <memcpy>
            pid_stateInc_GyroY = PID_Inc_Iterate(pid_KGain_GyroY, pid_stateInc_GyroY);
 80058c2:	4b79      	ldr	r3, [pc, #484]	@ (8005aa8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80058c4:	607b      	str	r3, [r7, #4]
 80058c6:	f107 0608 	add.w	r6, r7, #8
 80058ca:	4c7b      	ldr	r4, [pc, #492]	@ (8005ab8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80058cc:	4a76      	ldr	r2, [pc, #472]	@ (8005aa8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80058ce:	ab04      	add	r3, sp, #16
 80058d0:	4611      	mov	r1, r2
 80058d2:	2260      	movs	r2, #96	@ 0x60
 80058d4:	4618      	mov	r0, r3
 80058d6:	f005 fd54 	bl	800b382 <memcpy>
 80058da:	466d      	mov	r5, sp
 80058dc:	f104 0308 	add.w	r3, r4, #8
 80058e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80058e2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80058e6:	e894 000c 	ldmia.w	r4, {r2, r3}
 80058ea:	4630      	mov	r0, r6
 80058ec:	f000 f9e0 	bl	8005cb0 <PID_Inc_Iterate>
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f107 0308 	add.w	r3, r7, #8
 80058f6:	2260      	movs	r2, #96	@ 0x60
 80058f8:	4619      	mov	r1, r3
 80058fa:	f005 fd42 	bl	800b382 <memcpy>
            pid_stateInc_GyroZ = PID_Inc_Iterate(pid_KGain_GyroZ, pid_stateInc_GyroZ);
 80058fe:	4b6c      	ldr	r3, [pc, #432]	@ (8005ab0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8005900:	607b      	str	r3, [r7, #4]
 8005902:	f107 0608 	add.w	r6, r7, #8
 8005906:	4c6d      	ldr	r4, [pc, #436]	@ (8005abc <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8005908:	4a69      	ldr	r2, [pc, #420]	@ (8005ab0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 800590a:	ab04      	add	r3, sp, #16
 800590c:	4611      	mov	r1, r2
 800590e:	2260      	movs	r2, #96	@ 0x60
 8005910:	4618      	mov	r0, r3
 8005912:	f005 fd36 	bl	800b382 <memcpy>
 8005916:	466d      	mov	r5, sp
 8005918:	f104 0308 	add.w	r3, r4, #8
 800591c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800591e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005922:	e894 000c 	ldmia.w	r4, {r2, r3}
 8005926:	4630      	mov	r0, r6
 8005928:	f000 f9c2 	bl	8005cb0 <PID_Inc_Iterate>
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f107 0308 	add.w	r3, r7, #8
 8005932:	2260      	movs	r2, #96	@ 0x60
 8005934:	4619      	mov	r1, r3
 8005936:	f005 fd24 	bl	800b382 <memcpy>

            // PID -   pid5
            static uint32_t pid_angle_count = 0;
            static uint32_t pid_angle_FD = 5;
            pid_angle_count++;
 800593a:	4b61      	ldr	r3, [pc, #388]	@ (8005ac0 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	3301      	adds	r3, #1
 8005940:	4a5f      	ldr	r2, [pc, #380]	@ (8005ac0 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8005942:	6013      	str	r3, [r2, #0]
            if((pid_angle_count % pid_angle_FD) == 0){
 8005944:	4b5e      	ldr	r3, [pc, #376]	@ (8005ac0 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a5e      	ldr	r2, [pc, #376]	@ (8005ac4 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 800594a:	6812      	ldr	r2, [r2, #0]
 800594c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005950:	fb01 f202 	mul.w	r2, r1, r2
 8005954:	1a9b      	subs	r3, r3, r2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d16d      	bne.n	8005a36 <HAL_TIM_PeriodElapsedCallback+0x31e>
    			pid_state_roll.target = 1;
 800595a:	4952      	ldr	r1, [pc, #328]	@ (8005aa4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	4b59      	ldr	r3, [pc, #356]	@ (8005ac8 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8005962:	e9c1 2300 	strd	r2, r3, [r1]
    			pid_state_pitch.target = 5;
 8005966:	494d      	ldr	r1, [pc, #308]	@ (8005a9c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	4b57      	ldr	r3, [pc, #348]	@ (8005acc <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 800596e:	e9c1 2300 	strd	r2, r3, [r1]

                float roll_calib = roll_isr + RY0_OFFSET;
 8005972:	4b57      	ldr	r3, [pc, #348]	@ (8005ad0 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f04f 0100 	mov.w	r1, #0
 800597a:	4618      	mov	r0, r3
 800597c:	f7fb f966 	bl	8000c4c <__addsf3>
 8005980:	4603      	mov	r3, r0
 8005982:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    			float pitch_calib = pitch_isr + PX0_OFFSET;
 8005986:	4b53      	ldr	r3, [pc, #332]	@ (8005ad4 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f04f 0100 	mov.w	r1, #0
 800598e:	4618      	mov	r0, r3
 8005990:	f7fb f95c 	bl	8000c4c <__addsf3>
 8005994:	4603      	mov	r3, r0
 8005996:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                pid_state_roll.actual = roll_calib;
 800599a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800599e:	f7fa fdaf 	bl	8000500 <__aeabi_f2d>
 80059a2:	4602      	mov	r2, r0
 80059a4:	460b      	mov	r3, r1
 80059a6:	493f      	ldr	r1, [pc, #252]	@ (8005aa4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80059a8:	e9c1 2302 	strd	r2, r3, [r1, #8]
                pid_state_pitch.actual = pitch_calib;
 80059ac:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80059b0:	f7fa fda6 	bl	8000500 <__aeabi_f2d>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	4938      	ldr	r1, [pc, #224]	@ (8005a9c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80059ba:	e9c1 2302 	strd	r2, r3, [r1, #8]

                pid_state_roll = PID_Iterate(pid_KGain_roll, pid_state_roll);
 80059be:	4b39      	ldr	r3, [pc, #228]	@ (8005aa4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80059c0:	607b      	str	r3, [r7, #4]
 80059c2:	f107 0608 	add.w	r6, r7, #8
 80059c6:	4c44      	ldr	r4, [pc, #272]	@ (8005ad8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 80059c8:	4a36      	ldr	r2, [pc, #216]	@ (8005aa4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80059ca:	ab04      	add	r3, sp, #16
 80059cc:	4611      	mov	r1, r2
 80059ce:	2250      	movs	r2, #80	@ 0x50
 80059d0:	4618      	mov	r0, r3
 80059d2:	f005 fcd6 	bl	800b382 <memcpy>
 80059d6:	466d      	mov	r5, sp
 80059d8:	f104 0308 	add.w	r3, r4, #8
 80059dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80059de:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80059e2:	e894 000c 	ldmia.w	r4, {r2, r3}
 80059e6:	4630      	mov	r0, r6
 80059e8:	f000 fa62 	bl	8005eb0 <PID_Iterate>
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f107 0308 	add.w	r3, r7, #8
 80059f2:	2250      	movs	r2, #80	@ 0x50
 80059f4:	4619      	mov	r1, r3
 80059f6:	f005 fcc4 	bl	800b382 <memcpy>
                pid_state_pitch = PID_Iterate(pid_KGain_pitch, pid_state_pitch);
 80059fa:	4b28      	ldr	r3, [pc, #160]	@ (8005a9c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80059fc:	607b      	str	r3, [r7, #4]
 80059fe:	f107 0608 	add.w	r6, r7, #8
 8005a02:	4c36      	ldr	r4, [pc, #216]	@ (8005adc <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8005a04:	4a25      	ldr	r2, [pc, #148]	@ (8005a9c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8005a06:	ab04      	add	r3, sp, #16
 8005a08:	4611      	mov	r1, r2
 8005a0a:	2250      	movs	r2, #80	@ 0x50
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f005 fcb8 	bl	800b382 <memcpy>
 8005a12:	466d      	mov	r5, sp
 8005a14:	f104 0308 	add.w	r3, r4, #8
 8005a18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a1a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005a1e:	e894 000c 	ldmia.w	r4, {r2, r3}
 8005a22:	4630      	mov	r0, r6
 8005a24:	f000 fa44 	bl	8005eb0 <PID_Iterate>
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f107 0308 	add.w	r3, r7, #8
 8005a2e:	2250      	movs	r2, #80	@ 0x50
 8005a30:	4619      	mov	r1, r3
 8005a32:	f005 fca6 	bl	800b382 <memcpy>
      	   * 					|
      	   * 		PWM UAVF22
      	   * */

            /*========== PWM ==========*/
            int PID_GyroX_OUT = (int)pid_stateInc_GyroX.output;
 8005a36:	4b1a      	ldr	r3, [pc, #104]	@ (8005aa0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8005a38:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005a3c:	4610      	mov	r0, r2
 8005a3e:	4619      	mov	r1, r3
 8005a40:	f7fb f866 	bl	8000b10 <__aeabi_d2iz>
 8005a44:	4603      	mov	r3, r0
 8005a46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            int PID_GyroY_OUT = (int)pid_stateInc_GyroY.output;
 8005a4a:	4b17      	ldr	r3, [pc, #92]	@ (8005aa8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8005a4c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005a50:	4610      	mov	r0, r2
 8005a52:	4619      	mov	r1, r3
 8005a54:	f7fb f85c 	bl	8000b10 <__aeabi_d2iz>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
            int	PID_GyroZ_OUT = (int)pid_stateInc_GyroZ.output;
 8005a5c:	4b14      	ldr	r3, [pc, #80]	@ (8005ab0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8005a5e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8005a62:	4610      	mov	r0, r2
 8005a64:	4619      	mov	r1, r3
 8005a66:	f7fb f853 	bl	8000b10 <__aeabi_d2iz>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	67bb      	str	r3, [r7, #120]	@ 0x78

            // PWM
            uint16_t base_pwm_value = 710;
 8005a6e:	f240 23c6 	movw	r3, #710	@ 0x2c6
 8005a72:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 8005a76:	e033      	b.n	8005ae0 <HAL_TIM_PeriodElapsedCallback+0x3c8>
 8005a78:	1b71758e 	.word	0x1b71758e
 8005a7c:	3ff7e00d 	.word	0x3ff7e00d
 8005a80:	a9fbe76d 	.word	0xa9fbe76d
 8005a84:	3fe5d2f1 	.word	0x3fe5d2f1
 8005a88:	20000320 	.word	0x20000320
 8005a8c:	20000540 	.word	0x20000540
 8005a90:	2000031c 	.word	0x2000031c
 8005a94:	20000318 	.word	0x20000318
 8005a98:	20000314 	.word	0x20000314
 8005a9c:	20000378 	.word	0x20000378
 8005aa0:	20000418 	.word	0x20000418
 8005aa4:	20000328 	.word	0x20000328
 8005aa8:	20000478 	.word	0x20000478
 8005aac:	200003c8 	.word	0x200003c8
 8005ab0:	200004d8 	.word	0x200004d8
 8005ab4:	20000068 	.word	0x20000068
 8005ab8:	20000080 	.word	0x20000080
 8005abc:	20000098 	.word	0x20000098
 8005ac0:	20000544 	.word	0x20000544
 8005ac4:	200000b0 	.word	0x200000b0
 8005ac8:	3ff00000 	.word	0x3ff00000
 8005acc:	40140000 	.word	0x40140000
 8005ad0:	20000308 	.word	0x20000308
 8005ad4:	2000030c 	.word	0x2000030c
 8005ad8:	20000038 	.word	0x20000038
 8005adc:	20000050 	.word	0x20000050

            //PWMXYZPID
            uint16_t PWM_FL = base_pwm_value + PID_GyroX_OUT + PID_GyroY_OUT + PID_GyroZ_OUT;
 8005ae0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8005aea:	4413      	add	r3, r2
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	4413      	add	r3, r2
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	4413      	add	r3, r2
 8005afc:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
            uint16_t PWM_FR = base_pwm_value + PID_GyroX_OUT - PID_GyroY_OUT - PID_GyroZ_OUT;
 8005b00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8005b0a:	4413      	add	r3, r2
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            uint16_t PWM_BL = base_pwm_value - PID_GyroX_OUT + PID_GyroY_OUT - PID_GyroZ_OUT;
 8005b20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	4413      	add	r3, r2
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
            uint16_t PWM_BR = base_pwm_value - PID_GyroX_OUT - PID_GyroY_OUT + PID_GyroZ_OUT;
 8005b40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	b29a      	uxth	r2, r3
 8005b56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98

            // PWM
            if(PWM_FL > 1000) PWM_FL = 999;
 8005b60:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8005b64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b68:	d903      	bls.n	8005b72 <HAL_TIM_PeriodElapsedCallback+0x45a>
 8005b6a:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8005b6e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
            if(PWM_FL < 0) PWM_FL = 0;
            if(PWM_FR > 1000) PWM_FR = 999;
 8005b72:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005b76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b7a:	d903      	bls.n	8005b84 <HAL_TIM_PeriodElapsedCallback+0x46c>
 8005b7c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8005b80:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            if(PWM_FR < 0) PWM_FR = 0;
            if(PWM_BL > 1000) PWM_BL = 999;
 8005b84:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8005b88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b8c:	d903      	bls.n	8005b96 <HAL_TIM_PeriodElapsedCallback+0x47e>
 8005b8e:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8005b92:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
            if(PWM_BL < 0) PWM_BL = 0;
            if(PWM_BR > 1000) PWM_BR = 999;
 8005b96:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8005b9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b9e:	d903      	bls.n	8005ba8 <HAL_TIM_PeriodElapsedCallback+0x490>
 8005ba0:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8005ba4:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
            if(PWM_BR < 0) PWM_BR = 0;

            // PWM
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_FL);
 8005ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8005be0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8005bb0:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWM_FR);
 8005bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 8005bba:	639a      	str	r2, [r3, #56]	@ 0x38
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, PWM_BR);
 8005bbc:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f8b7 2098 	ldrh.w	r2, [r7, #152]	@ 0x98
 8005bc4:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, PWM_BL);
 8005bc6:	4b06      	ldr	r3, [pc, #24]	@ (8005be0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8005bce:	641a      	str	r2, [r3, #64]	@ 0x40

            pid_calc_done = 1;  // 
 8005bd0:	4b04      	ldr	r3, [pc, #16]	@ (8005be4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	701a      	strb	r2, [r3, #0]


        }

    }
}
 8005bd6:	bf00      	nop
 8005bd8:	37a4      	adds	r7, #164	@ 0xa4
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be0:	2000054c 	.word	0x2000054c
 8005be4:	20000321 	.word	0x20000321

08005be8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005bec:	b672      	cpsid	i
}
 8005bee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005bf0:	bf00      	nop
 8005bf2:	e7fd      	b.n	8005bf0 <Error_Handler+0x8>
 8005bf4:	0000      	movs	r0, r0
	...

08005bf8 <PID_Inc_Init>:
 * PIDu(k) = Kp*[e(k)-e(k-1)] + Ki*e(k) + Kd*[e(k)-2e(k-1)+e(k-2)]
 */
#include "pid_incremental.h"

//PID
void PID_Inc_Init(PID_State_Inc *state, double target, double output_max, double output_min){
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	e9c7 2300 	strd	r2, r3, [r7]

	//(*state).target  PID_State
	state->target		= target;
 8005c04:	68f9      	ldr	r1, [r7, #12]
 8005c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c0a:	e9c1 2300 	strd	r2, r3, [r1]
	state->actual		= 0.0;
 8005c0e:	68f9      	ldr	r1, [r7, #12]
 8005c10:	f04f 0200 	mov.w	r2, #0
 8005c14:	f04f 0300 	mov.w	r3, #0
 8005c18:	e9c1 2302 	strd	r2, r3, [r1, #8]

	state->error		= 0.0;
 8005c1c:	68f9      	ldr	r1, [r7, #12]
 8005c1e:	f04f 0200 	mov.w	r2, #0
 8005c22:	f04f 0300 	mov.w	r3, #0
 8005c26:	e9c1 2304 	strd	r2, r3, [r1, #16]
	state->prev_error	= 0.0;
 8005c2a:	68f9      	ldr	r1, [r7, #12]
 8005c2c:	f04f 0200 	mov.w	r2, #0
 8005c30:	f04f 0300 	mov.w	r3, #0
 8005c34:	e9c1 2306 	strd	r2, r3, [r1, #24]
	state->prev_prev_error = 0.0;	//
 8005c38:	68f9      	ldr	r1, [r7, #12]
 8005c3a:	f04f 0200 	mov.w	r2, #0
 8005c3e:	f04f 0300 	mov.w	r3, #0
 8005c42:	e9c1 2308 	strd	r2, r3, [r1, #32]
	state->integral		= 0.0;
 8005c46:	68f9      	ldr	r1, [r7, #12]
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	f04f 0300 	mov.w	r3, #0
 8005c50:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	state->derivative	= 0.0;
 8005c54:	68f9      	ldr	r1, [r7, #12]
 8005c56:	f04f 0200 	mov.w	r2, #0
 8005c5a:	f04f 0300 	mov.w	r3, #0
 8005c5e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	state->output		= 0.0;
 8005c62:	68f9      	ldr	r1, [r7, #12]
 8005c64:	f04f 0200 	mov.w	r2, #0
 8005c68:	f04f 0300 	mov.w	r3, #0
 8005c6c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	state->prev_output	= 0.0;		//
 8005c70:	68f9      	ldr	r1, [r7, #12]
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	f04f 0300 	mov.w	r3, #0
 8005c7a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	state->time_delta	= 0.01;
 8005c7e:	68f9      	ldr	r1, [r7, #12]
 8005c80:	a309      	add	r3, pc, #36	@ (adr r3, 8005ca8 <PID_Inc_Init+0xb0>)
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	//
	state->output_max	= output_max;
 8005c8a:	68f9      	ldr	r1, [r7, #12]
 8005c8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c90:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	state->output_min	= output_min;
 8005c94:	68f9      	ldr	r1, [r7, #12]
 8005c96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c9a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

}
 8005c9e:	bf00      	nop
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bc80      	pop	{r7}
 8005ca6:	4770      	bx	lr
 8005ca8:	47ae147b 	.word	0x47ae147b
 8005cac:	3f847ae1 	.word	0x3f847ae1

08005cb0 <PID_Inc_Iterate>:

//PID(Iterate)
PID_State_Inc PID_Inc_Iterate(PID_KpidGain_Inc KpidGain, PID_State_Inc state){
 8005cb0:	b082      	sub	sp, #8
 8005cb2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005cc0:	e881 000c 	stmia.w	r1, {r2, r3}

	//
	state.prev_prev_error = state.prev_error;	// = 
 8005cc4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005cc8:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	state.prev_error = state.error;				// = 
 8005ccc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005cd0:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	//
	state.error = state.target - state.actual;
 8005cd4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8005cd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005cdc:	f7fa fab0 	bl	8000240 <__aeabi_dsub>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

	//PID
	//u(k) = Kp*[e(k)-e(k-1)] + Ki*T*e(k) + (Kd/T)*[e(k)-2e(k-1)+e(k-2)]
	double delta_output = KpidGain.Kp * (state.error - state.prev_error)
 8005ce8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005cec:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8005cf0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005cf4:	f7fa faa4 	bl	8000240 <__aeabi_dsub>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4629      	mov	r1, r5
 8005d00:	f7fa fc56 	bl	80005b0 <__aeabi_dmul>
 8005d04:	4602      	mov	r2, r0
 8005d06:	460b      	mov	r3, r1
 8005d08:	4614      	mov	r4, r2
 8005d0a:	461d      	mov	r5, r3
						+ KpidGain.Ki * state.time_delta * state.error
 8005d0c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005d10:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8005d14:	f7fa fc4c 	bl	80005b0 <__aeabi_dmul>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	4619      	mov	r1, r3
 8005d20:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005d24:	f7fa fc44 	bl	80005b0 <__aeabi_dmul>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	4629      	mov	r1, r5
 8005d30:	f7fa fa88 	bl	8000244 <__adddf3>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4690      	mov	r8, r2
 8005d3a:	4699      	mov	r9, r3
						+ (KpidGain.Kd / state.time_delta) * (state.error - 2 * state.prev_error + state.prev_prev_error);
 8005d3c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8005d40:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8005d44:	f7fa fd5e 	bl	8000804 <__aeabi_ddiv>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4692      	mov	sl, r2
 8005d4e:	469b      	mov	fp, r3
 8005d50:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8005d54:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8005d58:	4602      	mov	r2, r0
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	f7fa fa72 	bl	8000244 <__adddf3>
 8005d60:	4602      	mov	r2, r0
 8005d62:	460b      	mov	r3, r1
 8005d64:	4620      	mov	r0, r4
 8005d66:	4629      	mov	r1, r5
 8005d68:	f7fa fa6a 	bl	8000240 <__aeabi_dsub>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4610      	mov	r0, r2
 8005d72:	4619      	mov	r1, r3
 8005d74:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8005d78:	f7fa fa64 	bl	8000244 <__adddf3>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4650      	mov	r0, sl
 8005d82:	4659      	mov	r1, fp
 8005d84:	f7fa fc14 	bl	80005b0 <__aeabi_dmul>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	460b      	mov	r3, r1
	double delta_output = KpidGain.Kp * (state.error - state.prev_error)
 8005d8c:	4640      	mov	r0, r8
 8005d8e:	4649      	mov	r1, r9
 8005d90:	f7fa fa58 	bl	8000244 <__adddf3>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	e9c7 2302 	strd	r2, r3, [r7, #8]

	// =  + 
	state.prev_output = state.output;	//
 8005d9c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8005da0:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	state.output = state.prev_output + delta_output;
 8005da4:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8005da8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dac:	f7fa fa4a 	bl	8000244 <__adddf3>
 8005db0:	4602      	mov	r2, r0
 8005db2:	460b      	mov	r3, r1
 8005db4:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80

	//main
	if(state.output > state.output_max) state.output = state.output_max;
 8005db8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dbc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8005dc0:	f7fa fe86 	bl	8000ad0 <__aeabi_dcmpgt>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <PID_Inc_Iterate+0x122>
 8005dca:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8005dce:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
	if(state.output < state.output_min) state.output = state.output_min;
 8005dd2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dd6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8005dda:	f7fa fe5b 	bl	8000a94 <__aeabi_dcmplt>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <PID_Inc_Iterate+0x13c>
 8005de4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8005de8:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80

	return state;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005df4:	2260      	movs	r2, #96	@ 0x60
 8005df6:	4619      	mov	r1, r3
 8005df8:	f005 fac3 	bl	800b382 <memcpy>

}
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e06:	b002      	add	sp, #8
 8005e08:	4770      	bx	lr
 8005e0a:	0000      	movs	r0, r0
 8005e0c:	0000      	movs	r0, r0
	...

08005e10 <PID_Init>:
 */

#include "pid_study.h"

//PID
void PID_Init(PID_State *state, double target, double output_max, double output_min){
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	e9c7 2300 	strd	r2, r3, [r7]

	//(*state).target  PID_State
	state->target		= target;
 8005e1c:	68f9      	ldr	r1, [r7, #12]
 8005e1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e22:	e9c1 2300 	strd	r2, r3, [r1]
	state->actual		= 0.0;
 8005e26:	68f9      	ldr	r1, [r7, #12]
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	e9c1 2302 	strd	r2, r3, [r1, #8]

	state->error		= 0.0;
 8005e34:	68f9      	ldr	r1, [r7, #12]
 8005e36:	f04f 0200 	mov.w	r2, #0
 8005e3a:	f04f 0300 	mov.w	r3, #0
 8005e3e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	state->prev_error	= 0.0;
 8005e42:	68f9      	ldr	r1, [r7, #12]
 8005e44:	f04f 0200 	mov.w	r2, #0
 8005e48:	f04f 0300 	mov.w	r3, #0
 8005e4c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	state->integral		= 0.0;
 8005e50:	68f9      	ldr	r1, [r7, #12]
 8005e52:	f04f 0200 	mov.w	r2, #0
 8005e56:	f04f 0300 	mov.w	r3, #0
 8005e5a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	state->derivative	= 0.0;
 8005e5e:	68f9      	ldr	r1, [r7, #12]
 8005e60:	f04f 0200 	mov.w	r2, #0
 8005e64:	f04f 0300 	mov.w	r3, #0
 8005e68:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	state->output		= 0.0;
 8005e6c:	68f9      	ldr	r1, [r7, #12]
 8005e6e:	f04f 0200 	mov.w	r2, #0
 8005e72:	f04f 0300 	mov.w	r3, #0
 8005e76:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

	state->time_delta	= 0.01;
 8005e7a:	68f9      	ldr	r1, [r7, #12]
 8005e7c:	a30a      	add	r3, pc, #40	@ (adr r3, 8005ea8 <PID_Init+0x98>)
 8005e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e82:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	//
	state->output_max	= output_max;
 8005e86:	68f9      	ldr	r1, [r7, #12]
 8005e88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e8c:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	state->output_min	= output_min;
 8005e90:	68f9      	ldr	r1, [r7, #12]
 8005e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e96:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

}
 8005e9a:	bf00      	nop
 8005e9c:	3714      	adds	r7, #20
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bc80      	pop	{r7}
 8005ea2:	4770      	bx	lr
 8005ea4:	f3af 8000 	nop.w
 8005ea8:	47ae147b 	.word	0x47ae147b
 8005eac:	3f847ae1 	.word	0x3f847ae1

08005eb0 <PID_Iterate>:


//PID(Iterate)
PID_State PID_Iterate(PID_KpidGain KpidGain, PID_State state){
 8005eb0:	b082      	sub	sp, #8
 8005eb2:	b5b0      	push	{r4, r5, r7, lr}
 8005eb4:	b082      	sub	sp, #8
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
 8005eba:	f107 0118 	add.w	r1, r7, #24
 8005ebe:	e881 000c 	stmia.w	r1, {r2, r3}

	state.prev_error = state.error;
 8005ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ec6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	//0-(-30)
	state.error = state.target - state.actual;								//P
 8005eca:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005ece:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ed2:	f7fa f9b5 	bl	8000240 <__aeabi_dsub>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

	state.integral += (state.error * state.time_delta);						//I
 8005ede:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8005ee2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8005ee6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8005eea:	f7fa fb61 	bl	80005b0 <__aeabi_dmul>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	4620      	mov	r0, r4
 8005ef4:	4629      	mov	r1, r5
 8005ef6:	f7fa f9a5 	bl	8000244 <__adddf3>
 8005efa:	4602      	mov	r2, r0
 8005efc:	460b      	mov	r3, r1
 8005efe:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	state.derivative = (state.error - state.prev_error) / state.time_delta;	//D
 8005f02:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8005f06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f0a:	f7fa f999 	bl	8000240 <__aeabi_dsub>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	4610      	mov	r0, r2
 8005f14:	4619      	mov	r1, r3
 8005f16:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8005f1a:	f7fa fc73 	bl	8000804 <__aeabi_ddiv>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	460b      	mov	r3, r1
 8005f22:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	//state.time_deltadt
	//PID10msdt=10msdt()

	//u(t) = Kp*e(t) + Ki*e(t)dt + Kd*de(t)/dt)
	state.output =  (KpidGain.Kp * state.error)
 8005f26:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005f2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f2e:	f7fa fb3f 	bl	80005b0 <__aeabi_dmul>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	4614      	mov	r4, r2
 8005f38:	461d      	mov	r5, r3
								 + (KpidGain.Ki * state.integral)
 8005f3a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005f3e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005f42:	f7fa fb35 	bl	80005b0 <__aeabi_dmul>
 8005f46:	4602      	mov	r2, r0
 8005f48:	460b      	mov	r3, r1
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	f7fa f979 	bl	8000244 <__adddf3>
 8005f52:	4602      	mov	r2, r0
 8005f54:	460b      	mov	r3, r1
 8005f56:	4614      	mov	r4, r2
 8005f58:	461d      	mov	r5, r3
								 + (KpidGain.Kd * state.derivative);
 8005f5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005f5e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f62:	f7fa fb25 	bl	80005b0 <__aeabi_dmul>
 8005f66:	4602      	mov	r2, r0
 8005f68:	460b      	mov	r3, r1
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	f7fa f969 	bl	8000244 <__adddf3>
 8005f72:	4602      	mov	r2, r0
 8005f74:	460b      	mov	r3, r1
	state.output =  (KpidGain.Kp * state.error)
 8005f76:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60

	//main
	if(state.output > state.output_max) state.output = state.output_max;
 8005f7a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8005f7e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005f82:	f7fa fda5 	bl	8000ad0 <__aeabi_dcmpgt>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d003      	beq.n	8005f94 <PID_Iterate+0xe4>
 8005f8c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005f90:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	if(state.output < state.output_min) state.output = state.output_min;
 8005f94:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8005f98:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005f9c:	f7fa fd7a 	bl	8000a94 <__aeabi_dcmplt>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <PID_Iterate+0xfe>
 8005fa6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005faa:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60


	return state;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005fb6:	2250      	movs	r2, #80	@ 0x50
 8005fb8:	4619      	mov	r1, r3
 8005fba:	f005 f9e2 	bl	800b382 <memcpy>
}
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8005fc8:	b002      	add	sp, #8
 8005fca:	4770      	bx	lr

08005fcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005fd2:	4b15      	ldr	r3, [pc, #84]	@ (8006028 <HAL_MspInit+0x5c>)
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	4a14      	ldr	r2, [pc, #80]	@ (8006028 <HAL_MspInit+0x5c>)
 8005fd8:	f043 0301 	orr.w	r3, r3, #1
 8005fdc:	6193      	str	r3, [r2, #24]
 8005fde:	4b12      	ldr	r3, [pc, #72]	@ (8006028 <HAL_MspInit+0x5c>)
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	60bb      	str	r3, [r7, #8]
 8005fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005fea:	4b0f      	ldr	r3, [pc, #60]	@ (8006028 <HAL_MspInit+0x5c>)
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	4a0e      	ldr	r2, [pc, #56]	@ (8006028 <HAL_MspInit+0x5c>)
 8005ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ff4:	61d3      	str	r3, [r2, #28]
 8005ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8006028 <HAL_MspInit+0x5c>)
 8005ff8:	69db      	ldr	r3, [r3, #28]
 8005ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ffe:	607b      	str	r3, [r7, #4]
 8006000:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006002:	4b0a      	ldr	r3, [pc, #40]	@ (800602c <HAL_MspInit+0x60>)
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	60fb      	str	r3, [r7, #12]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800600e:	60fb      	str	r3, [r7, #12]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006016:	60fb      	str	r3, [r7, #12]
 8006018:	4a04      	ldr	r2, [pc, #16]	@ (800602c <HAL_MspInit+0x60>)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800601e:	bf00      	nop
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	bc80      	pop	{r7}
 8006026:	4770      	bx	lr
 8006028:	40021000 	.word	0x40021000
 800602c:	40010000 	.word	0x40010000

08006030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006030:	b480      	push	{r7}
 8006032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <NMI_Handler+0x4>

08006038 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800603c:	bf00      	nop
 800603e:	e7fd      	b.n	800603c <HardFault_Handler+0x4>

08006040 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006040:	b480      	push	{r7}
 8006042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006044:	bf00      	nop
 8006046:	e7fd      	b.n	8006044 <MemManage_Handler+0x4>

08006048 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006048:	b480      	push	{r7}
 800604a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800604c:	bf00      	nop
 800604e:	e7fd      	b.n	800604c <BusFault_Handler+0x4>

08006050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <UsageFault_Handler+0x4>

08006058 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006058:	b480      	push	{r7}
 800605a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800605c:	bf00      	nop
 800605e:	46bd      	mov	sp, r7
 8006060:	bc80      	pop	{r7}
 8006062:	4770      	bx	lr

08006064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006064:	b480      	push	{r7}
 8006066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006068:	bf00      	nop
 800606a:	46bd      	mov	sp, r7
 800606c:	bc80      	pop	{r7}
 800606e:	4770      	bx	lr

08006070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006074:	bf00      	nop
 8006076:	46bd      	mov	sp, r7
 8006078:	bc80      	pop	{r7}
 800607a:	4770      	bx	lr

0800607c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006080:	f000 fb8a 	bl	8006798 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006084:	bf00      	nop
 8006086:	bd80      	pop	{r7, pc}

08006088 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800608c:	4802      	ldr	r0, [pc, #8]	@ (8006098 <TIM4_IRQHandler+0x10>)
 800608e:	f002 fddf 	bl	8008c50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006092:	bf00      	nop
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	20000594 	.word	0x20000594

0800609c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80060a0:	4802      	ldr	r0, [pc, #8]	@ (80060ac <USART2_IRQHandler+0x10>)
 80060a2:	f003 fc63 	bl	800996c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80060a6:	bf00      	nop
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20000624 	.word	0x20000624

080060b0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80060b4:	4802      	ldr	r0, [pc, #8]	@ (80060c0 <TIM6_IRQHandler+0x10>)
 80060b6:	f002 fdcb 	bl	8008c50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80060ba:	bf00      	nop
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	200005dc 	.word	0x200005dc

080060c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
  return 1;
 80060c8:	2301      	movs	r3, #1
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bc80      	pop	{r7}
 80060d0:	4770      	bx	lr

080060d2 <_kill>:

int _kill(int pid, int sig)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b082      	sub	sp, #8
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80060dc:	f005 f916 	bl	800b30c <__errno>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2216      	movs	r2, #22
 80060e4:	601a      	str	r2, [r3, #0]
  return -1;
 80060e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3708      	adds	r7, #8
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}

080060f2 <_exit>:

void _exit (int status)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b082      	sub	sp, #8
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80060fa:	f04f 31ff 	mov.w	r1, #4294967295
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7ff ffe7 	bl	80060d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006104:	bf00      	nop
 8006106:	e7fd      	b.n	8006104 <_exit+0x12>

08006108 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b086      	sub	sp, #24
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006114:	2300      	movs	r3, #0
 8006116:	617b      	str	r3, [r7, #20]
 8006118:	e00a      	b.n	8006130 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800611a:	f3af 8000 	nop.w
 800611e:	4601      	mov	r1, r0
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	60ba      	str	r2, [r7, #8]
 8006126:	b2ca      	uxtb	r2, r1
 8006128:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	3301      	adds	r3, #1
 800612e:	617b      	str	r3, [r7, #20]
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	429a      	cmp	r2, r3
 8006136:	dbf0      	blt.n	800611a <_read+0x12>
  }

  return len;
 8006138:	687b      	ldr	r3, [r7, #4]
}
 800613a:	4618      	mov	r0, r3
 800613c:	3718      	adds	r7, #24
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b086      	sub	sp, #24
 8006146:	af00      	add	r7, sp, #0
 8006148:	60f8      	str	r0, [r7, #12]
 800614a:	60b9      	str	r1, [r7, #8]
 800614c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800614e:	2300      	movs	r3, #0
 8006150:	617b      	str	r3, [r7, #20]
 8006152:	e009      	b.n	8006168 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	60ba      	str	r2, [r7, #8]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	4618      	mov	r0, r3
 800615e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	3301      	adds	r3, #1
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	697a      	ldr	r2, [r7, #20]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	429a      	cmp	r2, r3
 800616e:	dbf1      	blt.n	8006154 <_write+0x12>
  }
  return len;
 8006170:	687b      	ldr	r3, [r7, #4]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3718      	adds	r7, #24
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}

0800617a <_close>:

int _close(int file)
{
 800617a:	b480      	push	{r7}
 800617c:	b083      	sub	sp, #12
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006186:	4618      	mov	r0, r3
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr

08006190 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80061a0:	605a      	str	r2, [r3, #4]
  return 0;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <_isatty>:

int _isatty(int file)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80061b6:	2301      	movs	r3, #1
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	bc80      	pop	{r7}
 80061c0:	4770      	bx	lr

080061c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b085      	sub	sp, #20
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	60f8      	str	r0, [r7, #12]
 80061ca:	60b9      	str	r1, [r7, #8]
 80061cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bc80      	pop	{r7}
 80061d8:	4770      	bx	lr
	...

080061dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80061e4:	4a14      	ldr	r2, [pc, #80]	@ (8006238 <_sbrk+0x5c>)
 80061e6:	4b15      	ldr	r3, [pc, #84]	@ (800623c <_sbrk+0x60>)
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80061f0:	4b13      	ldr	r3, [pc, #76]	@ (8006240 <_sbrk+0x64>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d102      	bne.n	80061fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80061f8:	4b11      	ldr	r3, [pc, #68]	@ (8006240 <_sbrk+0x64>)
 80061fa:	4a12      	ldr	r2, [pc, #72]	@ (8006244 <_sbrk+0x68>)
 80061fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80061fe:	4b10      	ldr	r3, [pc, #64]	@ (8006240 <_sbrk+0x64>)
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4413      	add	r3, r2
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	429a      	cmp	r2, r3
 800620a:	d207      	bcs.n	800621c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800620c:	f005 f87e 	bl	800b30c <__errno>
 8006210:	4603      	mov	r3, r0
 8006212:	220c      	movs	r2, #12
 8006214:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006216:	f04f 33ff 	mov.w	r3, #4294967295
 800621a:	e009      	b.n	8006230 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800621c:	4b08      	ldr	r3, [pc, #32]	@ (8006240 <_sbrk+0x64>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006222:	4b07      	ldr	r3, [pc, #28]	@ (8006240 <_sbrk+0x64>)
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4413      	add	r3, r2
 800622a:	4a05      	ldr	r2, [pc, #20]	@ (8006240 <_sbrk+0x64>)
 800622c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800622e:	68fb      	ldr	r3, [r7, #12]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3718      	adds	r7, #24
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	2000c000 	.word	0x2000c000
 800623c:	00000400 	.word	0x00000400
 8006240:	20000548 	.word	0x20000548
 8006244:	200007c0 	.word	0x200007c0

08006248 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006248:	b480      	push	{r7}
 800624a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800624c:	bf00      	nop
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08e      	sub	sp, #56	@ 0x38
 8006258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800625a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800625e:	2200      	movs	r2, #0
 8006260:	601a      	str	r2, [r3, #0]
 8006262:	605a      	str	r2, [r3, #4]
 8006264:	609a      	str	r2, [r3, #8]
 8006266:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006268:	f107 0320 	add.w	r3, r7, #32
 800626c:	2200      	movs	r2, #0
 800626e:	601a      	str	r2, [r3, #0]
 8006270:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006272:	1d3b      	adds	r3, r7, #4
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	605a      	str	r2, [r3, #4]
 800627a:	609a      	str	r2, [r3, #8]
 800627c:	60da      	str	r2, [r3, #12]
 800627e:	611a      	str	r2, [r3, #16]
 8006280:	615a      	str	r2, [r3, #20]
 8006282:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006284:	4b3d      	ldr	r3, [pc, #244]	@ (800637c <MX_TIM3_Init+0x128>)
 8006286:	4a3e      	ldr	r2, [pc, #248]	@ (8006380 <MX_TIM3_Init+0x12c>)
 8006288:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6-1;
 800628a:	4b3c      	ldr	r3, [pc, #240]	@ (800637c <MX_TIM3_Init+0x128>)
 800628c:	2205      	movs	r2, #5
 800628e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006290:	4b3a      	ldr	r3, [pc, #232]	@ (800637c <MX_TIM3_Init+0x128>)
 8006292:	2200      	movs	r2, #0
 8006294:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8006296:	4b39      	ldr	r3, [pc, #228]	@ (800637c <MX_TIM3_Init+0x128>)
 8006298:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800629c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800629e:	4b37      	ldr	r3, [pc, #220]	@ (800637c <MX_TIM3_Init+0x128>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062a4:	4b35      	ldr	r3, [pc, #212]	@ (800637c <MX_TIM3_Init+0x128>)
 80062a6:	2200      	movs	r2, #0
 80062a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80062aa:	4834      	ldr	r0, [pc, #208]	@ (800637c <MX_TIM3_Init+0x128>)
 80062ac:	f002 fb0e 	bl	80088cc <HAL_TIM_Base_Init>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80062b6:	f7ff fc97 	bl	8005be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80062ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80062be:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80062c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80062c4:	4619      	mov	r1, r3
 80062c6:	482d      	ldr	r0, [pc, #180]	@ (800637c <MX_TIM3_Init+0x128>)
 80062c8:	f002 fe74 	bl	8008fb4 <HAL_TIM_ConfigClockSource>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80062d2:	f7ff fc89 	bl	8005be8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80062d6:	4829      	ldr	r0, [pc, #164]	@ (800637c <MX_TIM3_Init+0x128>)
 80062d8:	f002 fba8 	bl	8008a2c <HAL_TIM_PWM_Init>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80062e2:	f7ff fc81 	bl	8005be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062e6:	2300      	movs	r3, #0
 80062e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062ea:	2300      	movs	r3, #0
 80062ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80062ee:	f107 0320 	add.w	r3, r7, #32
 80062f2:	4619      	mov	r1, r3
 80062f4:	4821      	ldr	r0, [pc, #132]	@ (800637c <MX_TIM3_Init+0x128>)
 80062f6:	f003 fa35 	bl	8009764 <HAL_TIMEx_MasterConfigSynchronization>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8006300:	f7ff fc72 	bl	8005be8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006304:	2360      	movs	r3, #96	@ 0x60
 8006306:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800630c:	2300      	movs	r3, #0
 800630e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006310:	2300      	movs	r3, #0
 8006312:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006314:	1d3b      	adds	r3, r7, #4
 8006316:	2200      	movs	r2, #0
 8006318:	4619      	mov	r1, r3
 800631a:	4818      	ldr	r0, [pc, #96]	@ (800637c <MX_TIM3_Init+0x128>)
 800631c:	f002 fd88 	bl	8008e30 <HAL_TIM_PWM_ConfigChannel>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8006326:	f7ff fc5f 	bl	8005be8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800632a:	1d3b      	adds	r3, r7, #4
 800632c:	2204      	movs	r2, #4
 800632e:	4619      	mov	r1, r3
 8006330:	4812      	ldr	r0, [pc, #72]	@ (800637c <MX_TIM3_Init+0x128>)
 8006332:	f002 fd7d 	bl	8008e30 <HAL_TIM_PWM_ConfigChannel>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800633c:	f7ff fc54 	bl	8005be8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006340:	1d3b      	adds	r3, r7, #4
 8006342:	2208      	movs	r2, #8
 8006344:	4619      	mov	r1, r3
 8006346:	480d      	ldr	r0, [pc, #52]	@ (800637c <MX_TIM3_Init+0x128>)
 8006348:	f002 fd72 	bl	8008e30 <HAL_TIM_PWM_ConfigChannel>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d001      	beq.n	8006356 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8006352:	f7ff fc49 	bl	8005be8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006356:	1d3b      	adds	r3, r7, #4
 8006358:	220c      	movs	r2, #12
 800635a:	4619      	mov	r1, r3
 800635c:	4807      	ldr	r0, [pc, #28]	@ (800637c <MX_TIM3_Init+0x128>)
 800635e:	f002 fd67 	bl	8008e30 <HAL_TIM_PWM_ConfigChannel>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8006368:	f7ff fc3e 	bl	8005be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800636c:	4803      	ldr	r0, [pc, #12]	@ (800637c <MX_TIM3_Init+0x128>)
 800636e:	f000 f8e3 	bl	8006538 <HAL_TIM_MspPostInit>

}
 8006372:	bf00      	nop
 8006374:	3738      	adds	r7, #56	@ 0x38
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	2000054c 	.word	0x2000054c
 8006380:	40000400 	.word	0x40000400

08006384 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800638a:	f107 0308 	add.w	r3, r7, #8
 800638e:	2200      	movs	r2, #0
 8006390:	601a      	str	r2, [r3, #0]
 8006392:	605a      	str	r2, [r3, #4]
 8006394:	609a      	str	r2, [r3, #8]
 8006396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006398:	463b      	mov	r3, r7
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]
 800639e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80063a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063a2:	4a1e      	ldr	r2, [pc, #120]	@ (800641c <MX_TIM4_Init+0x98>)
 80063a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 720-1;
 80063a6:	4b1c      	ldr	r3, [pc, #112]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063a8:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80063ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80063b4:	4b18      	ldr	r3, [pc, #96]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063b6:	2263      	movs	r2, #99	@ 0x63
 80063b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063ba:	4b17      	ldr	r3, [pc, #92]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063bc:	2200      	movs	r2, #0
 80063be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063c0:	4b15      	ldr	r3, [pc, #84]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063c2:	2200      	movs	r2, #0
 80063c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80063c6:	4814      	ldr	r0, [pc, #80]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063c8:	f002 fa80 	bl	80088cc <HAL_TIM_Base_Init>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d001      	beq.n	80063d6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80063d2:	f7ff fc09 	bl	8005be8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80063dc:	f107 0308 	add.w	r3, r7, #8
 80063e0:	4619      	mov	r1, r3
 80063e2:	480d      	ldr	r0, [pc, #52]	@ (8006418 <MX_TIM4_Init+0x94>)
 80063e4:	f002 fde6 	bl	8008fb4 <HAL_TIM_ConfigClockSource>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d001      	beq.n	80063f2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80063ee:	f7ff fbfb 	bl	8005be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063f2:	2300      	movs	r3, #0
 80063f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063f6:	2300      	movs	r3, #0
 80063f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80063fa:	463b      	mov	r3, r7
 80063fc:	4619      	mov	r1, r3
 80063fe:	4806      	ldr	r0, [pc, #24]	@ (8006418 <MX_TIM4_Init+0x94>)
 8006400:	f003 f9b0 	bl	8009764 <HAL_TIMEx_MasterConfigSynchronization>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800640a:	f7ff fbed 	bl	8005be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800640e:	bf00      	nop
 8006410:	3718      	adds	r7, #24
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000594 	.word	0x20000594
 800641c:	40000800 	.word	0x40000800

08006420 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006426:	463b      	mov	r3, r7
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
 800642c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800642e:	4b15      	ldr	r3, [pc, #84]	@ (8006484 <MX_TIM6_Init+0x64>)
 8006430:	4a15      	ldr	r2, [pc, #84]	@ (8006488 <MX_TIM6_Init+0x68>)
 8006432:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8006434:	4b13      	ldr	r3, [pc, #76]	@ (8006484 <MX_TIM6_Init+0x64>)
 8006436:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800643a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800643c:	4b11      	ldr	r3, [pc, #68]	@ (8006484 <MX_TIM6_Init+0x64>)
 800643e:	2200      	movs	r2, #0
 8006440:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8006442:	4b10      	ldr	r3, [pc, #64]	@ (8006484 <MX_TIM6_Init+0x64>)
 8006444:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006448:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800644a:	4b0e      	ldr	r3, [pc, #56]	@ (8006484 <MX_TIM6_Init+0x64>)
 800644c:	2200      	movs	r2, #0
 800644e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006450:	480c      	ldr	r0, [pc, #48]	@ (8006484 <MX_TIM6_Init+0x64>)
 8006452:	f002 fa3b 	bl	80088cc <HAL_TIM_Base_Init>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800645c:	f7ff fbc4 	bl	8005be8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006460:	2300      	movs	r3, #0
 8006462:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006464:	2300      	movs	r3, #0
 8006466:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006468:	463b      	mov	r3, r7
 800646a:	4619      	mov	r1, r3
 800646c:	4805      	ldr	r0, [pc, #20]	@ (8006484 <MX_TIM6_Init+0x64>)
 800646e:	f003 f979 	bl	8009764 <HAL_TIMEx_MasterConfigSynchronization>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d001      	beq.n	800647c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8006478:	f7ff fbb6 	bl	8005be8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800647c:	bf00      	nop
 800647e:	3708      	adds	r7, #8
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	200005dc 	.word	0x200005dc
 8006488:	40001000 	.word	0x40001000

0800648c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a23      	ldr	r2, [pc, #140]	@ (8006528 <HAL_TIM_Base_MspInit+0x9c>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d10c      	bne.n	80064b8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800649e:	4b23      	ldr	r3, [pc, #140]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	4a22      	ldr	r2, [pc, #136]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064a4:	f043 0302 	orr.w	r3, r3, #2
 80064a8:	61d3      	str	r3, [r2, #28]
 80064aa:	4b20      	ldr	r3, [pc, #128]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064ac:	69db      	ldr	r3, [r3, #28]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	617b      	str	r3, [r7, #20]
 80064b4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80064b6:	e032      	b.n	800651e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM4)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a1c      	ldr	r2, [pc, #112]	@ (8006530 <HAL_TIM_Base_MspInit+0xa4>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d114      	bne.n	80064ec <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80064c2:	4b1a      	ldr	r3, [pc, #104]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	4a19      	ldr	r2, [pc, #100]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064c8:	f043 0304 	orr.w	r3, r3, #4
 80064cc:	61d3      	str	r3, [r2, #28]
 80064ce:	4b17      	ldr	r3, [pc, #92]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064d0:	69db      	ldr	r3, [r3, #28]
 80064d2:	f003 0304 	and.w	r3, r3, #4
 80064d6:	613b      	str	r3, [r7, #16]
 80064d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80064da:	2200      	movs	r2, #0
 80064dc:	2100      	movs	r1, #0
 80064de:	201e      	movs	r0, #30
 80064e0:	f000 fa71 	bl	80069c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80064e4:	201e      	movs	r0, #30
 80064e6:	f000 fa8a 	bl	80069fe <HAL_NVIC_EnableIRQ>
}
 80064ea:	e018      	b.n	800651e <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a10      	ldr	r2, [pc, #64]	@ (8006534 <HAL_TIM_Base_MspInit+0xa8>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d113      	bne.n	800651e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80064f6:	4b0d      	ldr	r3, [pc, #52]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	4a0c      	ldr	r2, [pc, #48]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 80064fc:	f043 0310 	orr.w	r3, r3, #16
 8006500:	61d3      	str	r3, [r2, #28]
 8006502:	4b0a      	ldr	r3, [pc, #40]	@ (800652c <HAL_TIM_Base_MspInit+0xa0>)
 8006504:	69db      	ldr	r3, [r3, #28]
 8006506:	f003 0310 	and.w	r3, r3, #16
 800650a:	60fb      	str	r3, [r7, #12]
 800650c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800650e:	2200      	movs	r2, #0
 8006510:	2100      	movs	r1, #0
 8006512:	2036      	movs	r0, #54	@ 0x36
 8006514:	f000 fa57 	bl	80069c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8006518:	2036      	movs	r0, #54	@ 0x36
 800651a:	f000 fa70 	bl	80069fe <HAL_NVIC_EnableIRQ>
}
 800651e:	bf00      	nop
 8006520:	3718      	adds	r7, #24
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	40000400 	.word	0x40000400
 800652c:	40021000 	.word	0x40021000
 8006530:	40000800 	.word	0x40000800
 8006534:	40001000 	.word	0x40001000

08006538 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b088      	sub	sp, #32
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006540:	f107 030c 	add.w	r3, r7, #12
 8006544:	2200      	movs	r2, #0
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	605a      	str	r2, [r3, #4]
 800654a:	609a      	str	r2, [r3, #8]
 800654c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a19      	ldr	r2, [pc, #100]	@ (80065b8 <HAL_TIM_MspPostInit+0x80>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d12a      	bne.n	80065ae <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006558:	4b18      	ldr	r3, [pc, #96]	@ (80065bc <HAL_TIM_MspPostInit+0x84>)
 800655a:	699b      	ldr	r3, [r3, #24]
 800655c:	4a17      	ldr	r2, [pc, #92]	@ (80065bc <HAL_TIM_MspPostInit+0x84>)
 800655e:	f043 0310 	orr.w	r3, r3, #16
 8006562:	6193      	str	r3, [r2, #24]
 8006564:	4b15      	ldr	r3, [pc, #84]	@ (80065bc <HAL_TIM_MspPostInit+0x84>)
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	f003 0310 	and.w	r3, r3, #16
 800656c:	60bb      	str	r3, [r7, #8]
 800656e:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8006570:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8006574:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006576:	2302      	movs	r3, #2
 8006578:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800657a:	2302      	movs	r3, #2
 800657c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800657e:	f107 030c 	add.w	r3, r7, #12
 8006582:	4619      	mov	r1, r3
 8006584:	480e      	ldr	r0, [pc, #56]	@ (80065c0 <HAL_TIM_MspPostInit+0x88>)
 8006586:	f000 fb97 	bl	8006cb8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 800658a:	4b0e      	ldr	r3, [pc, #56]	@ (80065c4 <HAL_TIM_MspPostInit+0x8c>)
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	61fb      	str	r3, [r7, #28]
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006596:	61fb      	str	r3, [r7, #28]
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800659e:	61fb      	str	r3, [r7, #28]
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80065a6:	61fb      	str	r3, [r7, #28]
 80065a8:	4a06      	ldr	r2, [pc, #24]	@ (80065c4 <HAL_TIM_MspPostInit+0x8c>)
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80065ae:	bf00      	nop
 80065b0:	3720      	adds	r7, #32
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	40000400 	.word	0x40000400
 80065bc:	40021000 	.word	0x40021000
 80065c0:	40011000 	.word	0x40011000
 80065c4:	40010000 	.word	0x40010000

080065c8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80065cc:	4b11      	ldr	r3, [pc, #68]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065ce:	4a12      	ldr	r2, [pc, #72]	@ (8006618 <MX_USART2_UART_Init+0x50>)
 80065d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80065d2:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80065d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80065da:	4b0e      	ldr	r3, [pc, #56]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065dc:	2200      	movs	r2, #0
 80065de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80065e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80065e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80065ec:	4b09      	ldr	r3, [pc, #36]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065ee:	220c      	movs	r2, #12
 80065f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065f2:	4b08      	ldr	r3, [pc, #32]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065f4:	2200      	movs	r2, #0
 80065f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80065f8:	4b06      	ldr	r3, [pc, #24]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 80065fa:	2200      	movs	r2, #0
 80065fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80065fe:	4805      	ldr	r0, [pc, #20]	@ (8006614 <MX_USART2_UART_Init+0x4c>)
 8006600:	f003 f92e 	bl	8009860 <HAL_UART_Init>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800660a:	f7ff faed 	bl	8005be8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800660e:	bf00      	nop
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	20000624 	.word	0x20000624
 8006618:	40004400 	.word	0x40004400

0800661c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b088      	sub	sp, #32
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006624:	f107 0310 	add.w	r3, r7, #16
 8006628:	2200      	movs	r2, #0
 800662a:	601a      	str	r2, [r3, #0]
 800662c:	605a      	str	r2, [r3, #4]
 800662e:	609a      	str	r2, [r3, #8]
 8006630:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a1f      	ldr	r2, [pc, #124]	@ (80066b4 <HAL_UART_MspInit+0x98>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d137      	bne.n	80066ac <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800663c:	4b1e      	ldr	r3, [pc, #120]	@ (80066b8 <HAL_UART_MspInit+0x9c>)
 800663e:	69db      	ldr	r3, [r3, #28]
 8006640:	4a1d      	ldr	r2, [pc, #116]	@ (80066b8 <HAL_UART_MspInit+0x9c>)
 8006642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006646:	61d3      	str	r3, [r2, #28]
 8006648:	4b1b      	ldr	r3, [pc, #108]	@ (80066b8 <HAL_UART_MspInit+0x9c>)
 800664a:	69db      	ldr	r3, [r3, #28]
 800664c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006650:	60fb      	str	r3, [r7, #12]
 8006652:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006654:	4b18      	ldr	r3, [pc, #96]	@ (80066b8 <HAL_UART_MspInit+0x9c>)
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	4a17      	ldr	r2, [pc, #92]	@ (80066b8 <HAL_UART_MspInit+0x9c>)
 800665a:	f043 0304 	orr.w	r3, r3, #4
 800665e:	6193      	str	r3, [r2, #24]
 8006660:	4b15      	ldr	r3, [pc, #84]	@ (80066b8 <HAL_UART_MspInit+0x9c>)
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	f003 0304 	and.w	r3, r3, #4
 8006668:	60bb      	str	r3, [r7, #8]
 800666a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800666c:	2304      	movs	r3, #4
 800666e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006670:	2302      	movs	r3, #2
 8006672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006674:	2303      	movs	r3, #3
 8006676:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006678:	f107 0310 	add.w	r3, r7, #16
 800667c:	4619      	mov	r1, r3
 800667e:	480f      	ldr	r0, [pc, #60]	@ (80066bc <HAL_UART_MspInit+0xa0>)
 8006680:	f000 fb1a 	bl	8006cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006684:	2308      	movs	r3, #8
 8006686:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006688:	2300      	movs	r3, #0
 800668a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800668c:	2300      	movs	r3, #0
 800668e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006690:	f107 0310 	add.w	r3, r7, #16
 8006694:	4619      	mov	r1, r3
 8006696:	4809      	ldr	r0, [pc, #36]	@ (80066bc <HAL_UART_MspInit+0xa0>)
 8006698:	f000 fb0e 	bl	8006cb8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800669c:	2200      	movs	r2, #0
 800669e:	2101      	movs	r1, #1
 80066a0:	2026      	movs	r0, #38	@ 0x26
 80066a2:	f000 f990 	bl	80069c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80066a6:	2026      	movs	r0, #38	@ 0x26
 80066a8:	f000 f9a9 	bl	80069fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80066ac:	bf00      	nop
 80066ae:	3720      	adds	r7, #32
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	40004400 	.word	0x40004400
 80066b8:	40021000 	.word	0x40021000
 80066bc:	40010800 	.word	0x40010800

080066c0 <Reset_Handler>:
 80066c0:	f7ff fdc2 	bl	8006248 <SystemInit>
 80066c4:	480b      	ldr	r0, [pc, #44]	@ (80066f4 <LoopFillZerobss+0xe>)
 80066c6:	490c      	ldr	r1, [pc, #48]	@ (80066f8 <LoopFillZerobss+0x12>)
 80066c8:	4a0c      	ldr	r2, [pc, #48]	@ (80066fc <LoopFillZerobss+0x16>)
 80066ca:	2300      	movs	r3, #0
 80066cc:	e002      	b.n	80066d4 <LoopCopyDataInit>

080066ce <CopyDataInit>:
 80066ce:	58d4      	ldr	r4, [r2, r3]
 80066d0:	50c4      	str	r4, [r0, r3]
 80066d2:	3304      	adds	r3, #4

080066d4 <LoopCopyDataInit>:
 80066d4:	18c4      	adds	r4, r0, r3
 80066d6:	428c      	cmp	r4, r1
 80066d8:	d3f9      	bcc.n	80066ce <CopyDataInit>
 80066da:	4a09      	ldr	r2, [pc, #36]	@ (8006700 <LoopFillZerobss+0x1a>)
 80066dc:	4c09      	ldr	r4, [pc, #36]	@ (8006704 <LoopFillZerobss+0x1e>)
 80066de:	2300      	movs	r3, #0
 80066e0:	e001      	b.n	80066e6 <LoopFillZerobss>

080066e2 <FillZerobss>:
 80066e2:	6013      	str	r3, [r2, #0]
 80066e4:	3204      	adds	r2, #4

080066e6 <LoopFillZerobss>:
 80066e6:	42a2      	cmp	r2, r4
 80066e8:	d3fb      	bcc.n	80066e2 <FillZerobss>
 80066ea:	f004 fe15 	bl	800b318 <__libc_init_array>
 80066ee:	f7fe fe7d 	bl	80053ec <main>
 80066f2:	4770      	bx	lr
 80066f4:	20000000 	.word	0x20000000
 80066f8:	20000288 	.word	0x20000288
 80066fc:	08010680 	.word	0x08010680
 8006700:	20000288 	.word	0x20000288
 8006704:	200007bc 	.word	0x200007bc

08006708 <ADC1_2_IRQHandler>:
 8006708:	e7fe      	b.n	8006708 <ADC1_2_IRQHandler>
	...

0800670c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006710:	4b08      	ldr	r3, [pc, #32]	@ (8006734 <HAL_Init+0x28>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a07      	ldr	r2, [pc, #28]	@ (8006734 <HAL_Init+0x28>)
 8006716:	f043 0310 	orr.w	r3, r3, #16
 800671a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800671c:	2003      	movs	r0, #3
 800671e:	f000 f947 	bl	80069b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006722:	200f      	movs	r0, #15
 8006724:	f000 f808 	bl	8006738 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006728:	f7ff fc50 	bl	8005fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop
 8006734:	40022000 	.word	0x40022000

08006738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006740:	4b12      	ldr	r3, [pc, #72]	@ (800678c <HAL_InitTick+0x54>)
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	4b12      	ldr	r3, [pc, #72]	@ (8006790 <HAL_InitTick+0x58>)
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	4619      	mov	r1, r3
 800674a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800674e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006752:	fbb2 f3f3 	udiv	r3, r2, r3
 8006756:	4618      	mov	r0, r3
 8006758:	f000 f95f 	bl	8006a1a <HAL_SYSTICK_Config>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e00e      	b.n	8006784 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2b0f      	cmp	r3, #15
 800676a:	d80a      	bhi.n	8006782 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800676c:	2200      	movs	r2, #0
 800676e:	6879      	ldr	r1, [r7, #4]
 8006770:	f04f 30ff 	mov.w	r0, #4294967295
 8006774:	f000 f927 	bl	80069c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006778:	4a06      	ldr	r2, [pc, #24]	@ (8006794 <HAL_InitTick+0x5c>)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800677e:	2300      	movs	r3, #0
 8006780:	e000      	b.n	8006784 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	200000b4 	.word	0x200000b4
 8006790:	200000bc 	.word	0x200000bc
 8006794:	200000b8 	.word	0x200000b8

08006798 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006798:	b480      	push	{r7}
 800679a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800679c:	4b05      	ldr	r3, [pc, #20]	@ (80067b4 <HAL_IncTick+0x1c>)
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	461a      	mov	r2, r3
 80067a2:	4b05      	ldr	r3, [pc, #20]	@ (80067b8 <HAL_IncTick+0x20>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4413      	add	r3, r2
 80067a8:	4a03      	ldr	r2, [pc, #12]	@ (80067b8 <HAL_IncTick+0x20>)
 80067aa:	6013      	str	r3, [r2, #0]
}
 80067ac:	bf00      	nop
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bc80      	pop	{r7}
 80067b2:	4770      	bx	lr
 80067b4:	200000bc 	.word	0x200000bc
 80067b8:	2000066c 	.word	0x2000066c

080067bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80067bc:	b480      	push	{r7}
 80067be:	af00      	add	r7, sp, #0
  return uwTick;
 80067c0:	4b02      	ldr	r3, [pc, #8]	@ (80067cc <HAL_GetTick+0x10>)
 80067c2:	681b      	ldr	r3, [r3, #0]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bc80      	pop	{r7}
 80067ca:	4770      	bx	lr
 80067cc:	2000066c 	.word	0x2000066c

080067d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80067d8:	f7ff fff0 	bl	80067bc <HAL_GetTick>
 80067dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e8:	d005      	beq.n	80067f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80067ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006814 <HAL_Delay+0x44>)
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	4413      	add	r3, r2
 80067f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80067f6:	bf00      	nop
 80067f8:	f7ff ffe0 	bl	80067bc <HAL_GetTick>
 80067fc:	4602      	mov	r2, r0
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	429a      	cmp	r2, r3
 8006806:	d8f7      	bhi.n	80067f8 <HAL_Delay+0x28>
  {
  }
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	200000bc 	.word	0x200000bc

08006818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f003 0307 	and.w	r3, r3, #7
 8006826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006828:	4b0c      	ldr	r3, [pc, #48]	@ (800685c <__NVIC_SetPriorityGrouping+0x44>)
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800682e:	68ba      	ldr	r2, [r7, #8]
 8006830:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006834:	4013      	ands	r3, r2
 8006836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006840:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006844:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800684a:	4a04      	ldr	r2, [pc, #16]	@ (800685c <__NVIC_SetPriorityGrouping+0x44>)
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	60d3      	str	r3, [r2, #12]
}
 8006850:	bf00      	nop
 8006852:	3714      	adds	r7, #20
 8006854:	46bd      	mov	sp, r7
 8006856:	bc80      	pop	{r7}
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	e000ed00 	.word	0xe000ed00

08006860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006860:	b480      	push	{r7}
 8006862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006864:	4b04      	ldr	r3, [pc, #16]	@ (8006878 <__NVIC_GetPriorityGrouping+0x18>)
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	0a1b      	lsrs	r3, r3, #8
 800686a:	f003 0307 	and.w	r3, r3, #7
}
 800686e:	4618      	mov	r0, r3
 8006870:	46bd      	mov	sp, r7
 8006872:	bc80      	pop	{r7}
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	e000ed00 	.word	0xe000ed00

0800687c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	4603      	mov	r3, r0
 8006884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688a:	2b00      	cmp	r3, #0
 800688c:	db0b      	blt.n	80068a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800688e:	79fb      	ldrb	r3, [r7, #7]
 8006890:	f003 021f 	and.w	r2, r3, #31
 8006894:	4906      	ldr	r1, [pc, #24]	@ (80068b0 <__NVIC_EnableIRQ+0x34>)
 8006896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800689a:	095b      	lsrs	r3, r3, #5
 800689c:	2001      	movs	r0, #1
 800689e:	fa00 f202 	lsl.w	r2, r0, r2
 80068a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bc80      	pop	{r7}
 80068ae:	4770      	bx	lr
 80068b0:	e000e100 	.word	0xe000e100

080068b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	4603      	mov	r3, r0
 80068bc:	6039      	str	r1, [r7, #0]
 80068be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	db0a      	blt.n	80068de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	490c      	ldr	r1, [pc, #48]	@ (8006900 <__NVIC_SetPriority+0x4c>)
 80068ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068d2:	0112      	lsls	r2, r2, #4
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	440b      	add	r3, r1
 80068d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80068dc:	e00a      	b.n	80068f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	4908      	ldr	r1, [pc, #32]	@ (8006904 <__NVIC_SetPriority+0x50>)
 80068e4:	79fb      	ldrb	r3, [r7, #7]
 80068e6:	f003 030f 	and.w	r3, r3, #15
 80068ea:	3b04      	subs	r3, #4
 80068ec:	0112      	lsls	r2, r2, #4
 80068ee:	b2d2      	uxtb	r2, r2
 80068f0:	440b      	add	r3, r1
 80068f2:	761a      	strb	r2, [r3, #24]
}
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bc80      	pop	{r7}
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	e000e100 	.word	0xe000e100
 8006904:	e000ed00 	.word	0xe000ed00

08006908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006908:	b480      	push	{r7}
 800690a:	b089      	sub	sp, #36	@ 0x24
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f003 0307 	and.w	r3, r3, #7
 800691a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	f1c3 0307 	rsb	r3, r3, #7
 8006922:	2b04      	cmp	r3, #4
 8006924:	bf28      	it	cs
 8006926:	2304      	movcs	r3, #4
 8006928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	3304      	adds	r3, #4
 800692e:	2b06      	cmp	r3, #6
 8006930:	d902      	bls.n	8006938 <NVIC_EncodePriority+0x30>
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	3b03      	subs	r3, #3
 8006936:	e000      	b.n	800693a <NVIC_EncodePriority+0x32>
 8006938:	2300      	movs	r3, #0
 800693a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800693c:	f04f 32ff 	mov.w	r2, #4294967295
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	fa02 f303 	lsl.w	r3, r2, r3
 8006946:	43da      	mvns	r2, r3
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	401a      	ands	r2, r3
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006950:	f04f 31ff 	mov.w	r1, #4294967295
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	fa01 f303 	lsl.w	r3, r1, r3
 800695a:	43d9      	mvns	r1, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006960:	4313      	orrs	r3, r2
         );
}
 8006962:	4618      	mov	r0, r3
 8006964:	3724      	adds	r7, #36	@ 0x24
 8006966:	46bd      	mov	sp, r7
 8006968:	bc80      	pop	{r7}
 800696a:	4770      	bx	lr

0800696c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	3b01      	subs	r3, #1
 8006978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800697c:	d301      	bcc.n	8006982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800697e:	2301      	movs	r3, #1
 8006980:	e00f      	b.n	80069a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006982:	4a0a      	ldr	r2, [pc, #40]	@ (80069ac <SysTick_Config+0x40>)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	3b01      	subs	r3, #1
 8006988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800698a:	210f      	movs	r1, #15
 800698c:	f04f 30ff 	mov.w	r0, #4294967295
 8006990:	f7ff ff90 	bl	80068b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006994:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <SysTick_Config+0x40>)
 8006996:	2200      	movs	r2, #0
 8006998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800699a:	4b04      	ldr	r3, [pc, #16]	@ (80069ac <SysTick_Config+0x40>)
 800699c:	2207      	movs	r2, #7
 800699e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3708      	adds	r7, #8
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	e000e010 	.word	0xe000e010

080069b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7ff ff2d 	bl	8006818 <__NVIC_SetPriorityGrouping>
}
 80069be:	bf00      	nop
 80069c0:	3708      	adds	r7, #8
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}

080069c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80069c6:	b580      	push	{r7, lr}
 80069c8:	b086      	sub	sp, #24
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	4603      	mov	r3, r0
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	607a      	str	r2, [r7, #4]
 80069d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80069d8:	f7ff ff42 	bl	8006860 <__NVIC_GetPriorityGrouping>
 80069dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	68b9      	ldr	r1, [r7, #8]
 80069e2:	6978      	ldr	r0, [r7, #20]
 80069e4:	f7ff ff90 	bl	8006908 <NVIC_EncodePriority>
 80069e8:	4602      	mov	r2, r0
 80069ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069ee:	4611      	mov	r1, r2
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7ff ff5f 	bl	80068b4 <__NVIC_SetPriority>
}
 80069f6:	bf00      	nop
 80069f8:	3718      	adds	r7, #24
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069fe:	b580      	push	{r7, lr}
 8006a00:	b082      	sub	sp, #8
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	4603      	mov	r3, r0
 8006a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff ff35 	bl	800687c <__NVIC_EnableIRQ>
}
 8006a12:	bf00      	nop
 8006a14:	3708      	adds	r7, #8
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b082      	sub	sp, #8
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f7ff ffa2 	bl	800696c <SysTick_Config>
 8006a28:	4603      	mov	r3, r0
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3708      	adds	r7, #8
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}

08006a32 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b02      	cmp	r3, #2
 8006a48:	d008      	beq.n	8006a5c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2204      	movs	r2, #4
 8006a4e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e020      	b.n	8006a9e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 020e 	bic.w	r2, r2, #14
 8006a6a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0201 	bic.w	r2, r2, #1
 8006a7a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a84:	2101      	movs	r1, #1
 8006a86:	fa01 f202 	lsl.w	r2, r1, r2
 8006a8a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3714      	adds	r7, #20
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bc80      	pop	{r7}
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b02      	cmp	r3, #2
 8006abe:	d005      	beq.n	8006acc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2204      	movs	r2, #4
 8006ac4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	73fb      	strb	r3, [r7, #15]
 8006aca:	e0d6      	b.n	8006c7a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f022 020e 	bic.w	r2, r2, #14
 8006ada:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f022 0201 	bic.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	461a      	mov	r2, r3
 8006af2:	4b64      	ldr	r3, [pc, #400]	@ (8006c84 <HAL_DMA_Abort_IT+0x1dc>)
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d958      	bls.n	8006baa <HAL_DMA_Abort_IT+0x102>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a62      	ldr	r2, [pc, #392]	@ (8006c88 <HAL_DMA_Abort_IT+0x1e0>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d04f      	beq.n	8006ba2 <HAL_DMA_Abort_IT+0xfa>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a61      	ldr	r2, [pc, #388]	@ (8006c8c <HAL_DMA_Abort_IT+0x1e4>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d048      	beq.n	8006b9e <HAL_DMA_Abort_IT+0xf6>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a5f      	ldr	r2, [pc, #380]	@ (8006c90 <HAL_DMA_Abort_IT+0x1e8>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d040      	beq.n	8006b98 <HAL_DMA_Abort_IT+0xf0>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a5e      	ldr	r2, [pc, #376]	@ (8006c94 <HAL_DMA_Abort_IT+0x1ec>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d038      	beq.n	8006b92 <HAL_DMA_Abort_IT+0xea>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a5c      	ldr	r2, [pc, #368]	@ (8006c98 <HAL_DMA_Abort_IT+0x1f0>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d030      	beq.n	8006b8c <HAL_DMA_Abort_IT+0xe4>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a5b      	ldr	r2, [pc, #364]	@ (8006c9c <HAL_DMA_Abort_IT+0x1f4>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d028      	beq.n	8006b86 <HAL_DMA_Abort_IT+0xde>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a52      	ldr	r2, [pc, #328]	@ (8006c84 <HAL_DMA_Abort_IT+0x1dc>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d020      	beq.n	8006b80 <HAL_DMA_Abort_IT+0xd8>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a57      	ldr	r2, [pc, #348]	@ (8006ca0 <HAL_DMA_Abort_IT+0x1f8>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d019      	beq.n	8006b7c <HAL_DMA_Abort_IT+0xd4>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a55      	ldr	r2, [pc, #340]	@ (8006ca4 <HAL_DMA_Abort_IT+0x1fc>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d012      	beq.n	8006b78 <HAL_DMA_Abort_IT+0xd0>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a54      	ldr	r2, [pc, #336]	@ (8006ca8 <HAL_DMA_Abort_IT+0x200>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d00a      	beq.n	8006b72 <HAL_DMA_Abort_IT+0xca>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a52      	ldr	r2, [pc, #328]	@ (8006cac <HAL_DMA_Abort_IT+0x204>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d102      	bne.n	8006b6c <HAL_DMA_Abort_IT+0xc4>
 8006b66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b6a:	e01b      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006b70:	e018      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b76:	e015      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b78:	2310      	movs	r3, #16
 8006b7a:	e013      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e011      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b84:	e00e      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b86:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006b8a:	e00b      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006b90:	e008      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b96:	e005      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b9c:	e002      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006b9e:	2310      	movs	r3, #16
 8006ba0:	e000      	b.n	8006ba4 <HAL_DMA_Abort_IT+0xfc>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	4a42      	ldr	r2, [pc, #264]	@ (8006cb0 <HAL_DMA_Abort_IT+0x208>)
 8006ba6:	6053      	str	r3, [r2, #4]
 8006ba8:	e057      	b.n	8006c5a <HAL_DMA_Abort_IT+0x1b2>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a36      	ldr	r2, [pc, #216]	@ (8006c88 <HAL_DMA_Abort_IT+0x1e0>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d04f      	beq.n	8006c54 <HAL_DMA_Abort_IT+0x1ac>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a34      	ldr	r2, [pc, #208]	@ (8006c8c <HAL_DMA_Abort_IT+0x1e4>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d048      	beq.n	8006c50 <HAL_DMA_Abort_IT+0x1a8>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a33      	ldr	r2, [pc, #204]	@ (8006c90 <HAL_DMA_Abort_IT+0x1e8>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d040      	beq.n	8006c4a <HAL_DMA_Abort_IT+0x1a2>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a31      	ldr	r2, [pc, #196]	@ (8006c94 <HAL_DMA_Abort_IT+0x1ec>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d038      	beq.n	8006c44 <HAL_DMA_Abort_IT+0x19c>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a30      	ldr	r2, [pc, #192]	@ (8006c98 <HAL_DMA_Abort_IT+0x1f0>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d030      	beq.n	8006c3e <HAL_DMA_Abort_IT+0x196>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a2e      	ldr	r2, [pc, #184]	@ (8006c9c <HAL_DMA_Abort_IT+0x1f4>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d028      	beq.n	8006c38 <HAL_DMA_Abort_IT+0x190>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a26      	ldr	r2, [pc, #152]	@ (8006c84 <HAL_DMA_Abort_IT+0x1dc>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d020      	beq.n	8006c32 <HAL_DMA_Abort_IT+0x18a>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a2a      	ldr	r2, [pc, #168]	@ (8006ca0 <HAL_DMA_Abort_IT+0x1f8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d019      	beq.n	8006c2e <HAL_DMA_Abort_IT+0x186>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a29      	ldr	r2, [pc, #164]	@ (8006ca4 <HAL_DMA_Abort_IT+0x1fc>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d012      	beq.n	8006c2a <HAL_DMA_Abort_IT+0x182>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a27      	ldr	r2, [pc, #156]	@ (8006ca8 <HAL_DMA_Abort_IT+0x200>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d00a      	beq.n	8006c24 <HAL_DMA_Abort_IT+0x17c>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a26      	ldr	r2, [pc, #152]	@ (8006cac <HAL_DMA_Abort_IT+0x204>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d102      	bne.n	8006c1e <HAL_DMA_Abort_IT+0x176>
 8006c18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c1c:	e01b      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006c22:	e018      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c28:	e015      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c2a:	2310      	movs	r3, #16
 8006c2c:	e013      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e011      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c32:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c36:	e00e      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c38:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006c3c:	e00b      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006c42:	e008      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c48:	e005      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c4e:	e002      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c50:	2310      	movs	r3, #16
 8006c52:	e000      	b.n	8006c56 <HAL_DMA_Abort_IT+0x1ae>
 8006c54:	2301      	movs	r3, #1
 8006c56:	4a17      	ldr	r2, [pc, #92]	@ (8006cb4 <HAL_DMA_Abort_IT+0x20c>)
 8006c58:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d003      	beq.n	8006c7a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	4798      	blx	r3
    } 
  }
  return status;
 8006c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	40020080 	.word	0x40020080
 8006c88:	40020008 	.word	0x40020008
 8006c8c:	4002001c 	.word	0x4002001c
 8006c90:	40020030 	.word	0x40020030
 8006c94:	40020044 	.word	0x40020044
 8006c98:	40020058 	.word	0x40020058
 8006c9c:	4002006c 	.word	0x4002006c
 8006ca0:	40020408 	.word	0x40020408
 8006ca4:	4002041c 	.word	0x4002041c
 8006ca8:	40020430 	.word	0x40020430
 8006cac:	40020444 	.word	0x40020444
 8006cb0:	40020400 	.word	0x40020400
 8006cb4:	40020000 	.word	0x40020000

08006cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b08b      	sub	sp, #44	@ 0x2c
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006cca:	e179      	b.n	8006fc0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006ccc:	2201      	movs	r2, #1
 8006cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69fa      	ldr	r2, [r7, #28]
 8006cdc:	4013      	ands	r3, r2
 8006cde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006ce0:	69ba      	ldr	r2, [r7, #24]
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	f040 8168 	bne.w	8006fba <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	4a96      	ldr	r2, [pc, #600]	@ (8006f48 <HAL_GPIO_Init+0x290>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d05e      	beq.n	8006db2 <HAL_GPIO_Init+0xfa>
 8006cf4:	4a94      	ldr	r2, [pc, #592]	@ (8006f48 <HAL_GPIO_Init+0x290>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d875      	bhi.n	8006de6 <HAL_GPIO_Init+0x12e>
 8006cfa:	4a94      	ldr	r2, [pc, #592]	@ (8006f4c <HAL_GPIO_Init+0x294>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d058      	beq.n	8006db2 <HAL_GPIO_Init+0xfa>
 8006d00:	4a92      	ldr	r2, [pc, #584]	@ (8006f4c <HAL_GPIO_Init+0x294>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d86f      	bhi.n	8006de6 <HAL_GPIO_Init+0x12e>
 8006d06:	4a92      	ldr	r2, [pc, #584]	@ (8006f50 <HAL_GPIO_Init+0x298>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d052      	beq.n	8006db2 <HAL_GPIO_Init+0xfa>
 8006d0c:	4a90      	ldr	r2, [pc, #576]	@ (8006f50 <HAL_GPIO_Init+0x298>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d869      	bhi.n	8006de6 <HAL_GPIO_Init+0x12e>
 8006d12:	4a90      	ldr	r2, [pc, #576]	@ (8006f54 <HAL_GPIO_Init+0x29c>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d04c      	beq.n	8006db2 <HAL_GPIO_Init+0xfa>
 8006d18:	4a8e      	ldr	r2, [pc, #568]	@ (8006f54 <HAL_GPIO_Init+0x29c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d863      	bhi.n	8006de6 <HAL_GPIO_Init+0x12e>
 8006d1e:	4a8e      	ldr	r2, [pc, #568]	@ (8006f58 <HAL_GPIO_Init+0x2a0>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d046      	beq.n	8006db2 <HAL_GPIO_Init+0xfa>
 8006d24:	4a8c      	ldr	r2, [pc, #560]	@ (8006f58 <HAL_GPIO_Init+0x2a0>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d85d      	bhi.n	8006de6 <HAL_GPIO_Init+0x12e>
 8006d2a:	2b12      	cmp	r3, #18
 8006d2c:	d82a      	bhi.n	8006d84 <HAL_GPIO_Init+0xcc>
 8006d2e:	2b12      	cmp	r3, #18
 8006d30:	d859      	bhi.n	8006de6 <HAL_GPIO_Init+0x12e>
 8006d32:	a201      	add	r2, pc, #4	@ (adr r2, 8006d38 <HAL_GPIO_Init+0x80>)
 8006d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d38:	08006db3 	.word	0x08006db3
 8006d3c:	08006d8d 	.word	0x08006d8d
 8006d40:	08006d9f 	.word	0x08006d9f
 8006d44:	08006de1 	.word	0x08006de1
 8006d48:	08006de7 	.word	0x08006de7
 8006d4c:	08006de7 	.word	0x08006de7
 8006d50:	08006de7 	.word	0x08006de7
 8006d54:	08006de7 	.word	0x08006de7
 8006d58:	08006de7 	.word	0x08006de7
 8006d5c:	08006de7 	.word	0x08006de7
 8006d60:	08006de7 	.word	0x08006de7
 8006d64:	08006de7 	.word	0x08006de7
 8006d68:	08006de7 	.word	0x08006de7
 8006d6c:	08006de7 	.word	0x08006de7
 8006d70:	08006de7 	.word	0x08006de7
 8006d74:	08006de7 	.word	0x08006de7
 8006d78:	08006de7 	.word	0x08006de7
 8006d7c:	08006d95 	.word	0x08006d95
 8006d80:	08006da9 	.word	0x08006da9
 8006d84:	4a75      	ldr	r2, [pc, #468]	@ (8006f5c <HAL_GPIO_Init+0x2a4>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d013      	beq.n	8006db2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006d8a:	e02c      	b.n	8006de6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	623b      	str	r3, [r7, #32]
          break;
 8006d92:	e029      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	3304      	adds	r3, #4
 8006d9a:	623b      	str	r3, [r7, #32]
          break;
 8006d9c:	e024      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	3308      	adds	r3, #8
 8006da4:	623b      	str	r3, [r7, #32]
          break;
 8006da6:	e01f      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	330c      	adds	r3, #12
 8006dae:	623b      	str	r3, [r7, #32]
          break;
 8006db0:	e01a      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d102      	bne.n	8006dc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006dba:	2304      	movs	r3, #4
 8006dbc:	623b      	str	r3, [r7, #32]
          break;
 8006dbe:	e013      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d105      	bne.n	8006dd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006dc8:	2308      	movs	r3, #8
 8006dca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	69fa      	ldr	r2, [r7, #28]
 8006dd0:	611a      	str	r2, [r3, #16]
          break;
 8006dd2:	e009      	b.n	8006de8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006dd4:	2308      	movs	r3, #8
 8006dd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	69fa      	ldr	r2, [r7, #28]
 8006ddc:	615a      	str	r2, [r3, #20]
          break;
 8006dde:	e003      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006de0:	2300      	movs	r3, #0
 8006de2:	623b      	str	r3, [r7, #32]
          break;
 8006de4:	e000      	b.n	8006de8 <HAL_GPIO_Init+0x130>
          break;
 8006de6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	2bff      	cmp	r3, #255	@ 0xff
 8006dec:	d801      	bhi.n	8006df2 <HAL_GPIO_Init+0x13a>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	e001      	b.n	8006df6 <HAL_GPIO_Init+0x13e>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	3304      	adds	r3, #4
 8006df6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	2bff      	cmp	r3, #255	@ 0xff
 8006dfc:	d802      	bhi.n	8006e04 <HAL_GPIO_Init+0x14c>
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	e002      	b.n	8006e0a <HAL_GPIO_Init+0x152>
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	3b08      	subs	r3, #8
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	210f      	movs	r1, #15
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	fa01 f303 	lsl.w	r3, r1, r3
 8006e18:	43db      	mvns	r3, r3
 8006e1a:	401a      	ands	r2, r3
 8006e1c:	6a39      	ldr	r1, [r7, #32]
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	fa01 f303 	lsl.w	r3, r1, r3
 8006e24:	431a      	orrs	r2, r3
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 80c1 	beq.w	8006fba <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006e38:	4b49      	ldr	r3, [pc, #292]	@ (8006f60 <HAL_GPIO_Init+0x2a8>)
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	4a48      	ldr	r2, [pc, #288]	@ (8006f60 <HAL_GPIO_Init+0x2a8>)
 8006e3e:	f043 0301 	orr.w	r3, r3, #1
 8006e42:	6193      	str	r3, [r2, #24]
 8006e44:	4b46      	ldr	r3, [pc, #280]	@ (8006f60 <HAL_GPIO_Init+0x2a8>)
 8006e46:	699b      	ldr	r3, [r3, #24]
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	60bb      	str	r3, [r7, #8]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006e50:	4a44      	ldr	r2, [pc, #272]	@ (8006f64 <HAL_GPIO_Init+0x2ac>)
 8006e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e54:	089b      	lsrs	r3, r3, #2
 8006e56:	3302      	adds	r3, #2
 8006e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e60:	f003 0303 	and.w	r3, r3, #3
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	220f      	movs	r2, #15
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	4013      	ands	r3, r2
 8006e72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a3c      	ldr	r2, [pc, #240]	@ (8006f68 <HAL_GPIO_Init+0x2b0>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d01f      	beq.n	8006ebc <HAL_GPIO_Init+0x204>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a3b      	ldr	r2, [pc, #236]	@ (8006f6c <HAL_GPIO_Init+0x2b4>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d019      	beq.n	8006eb8 <HAL_GPIO_Init+0x200>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a3a      	ldr	r2, [pc, #232]	@ (8006f70 <HAL_GPIO_Init+0x2b8>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d013      	beq.n	8006eb4 <HAL_GPIO_Init+0x1fc>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a39      	ldr	r2, [pc, #228]	@ (8006f74 <HAL_GPIO_Init+0x2bc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00d      	beq.n	8006eb0 <HAL_GPIO_Init+0x1f8>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a38      	ldr	r2, [pc, #224]	@ (8006f78 <HAL_GPIO_Init+0x2c0>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d007      	beq.n	8006eac <HAL_GPIO_Init+0x1f4>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a37      	ldr	r2, [pc, #220]	@ (8006f7c <HAL_GPIO_Init+0x2c4>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d101      	bne.n	8006ea8 <HAL_GPIO_Init+0x1f0>
 8006ea4:	2305      	movs	r3, #5
 8006ea6:	e00a      	b.n	8006ebe <HAL_GPIO_Init+0x206>
 8006ea8:	2306      	movs	r3, #6
 8006eaa:	e008      	b.n	8006ebe <HAL_GPIO_Init+0x206>
 8006eac:	2304      	movs	r3, #4
 8006eae:	e006      	b.n	8006ebe <HAL_GPIO_Init+0x206>
 8006eb0:	2303      	movs	r3, #3
 8006eb2:	e004      	b.n	8006ebe <HAL_GPIO_Init+0x206>
 8006eb4:	2302      	movs	r3, #2
 8006eb6:	e002      	b.n	8006ebe <HAL_GPIO_Init+0x206>
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e000      	b.n	8006ebe <HAL_GPIO_Init+0x206>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ec0:	f002 0203 	and.w	r2, r2, #3
 8006ec4:	0092      	lsls	r2, r2, #2
 8006ec6:	4093      	lsls	r3, r2
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006ece:	4925      	ldr	r1, [pc, #148]	@ (8006f64 <HAL_GPIO_Init+0x2ac>)
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed2:	089b      	lsrs	r3, r3, #2
 8006ed4:	3302      	adds	r3, #2
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d006      	beq.n	8006ef6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006ee8:	4b25      	ldr	r3, [pc, #148]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006eea:	689a      	ldr	r2, [r3, #8]
 8006eec:	4924      	ldr	r1, [pc, #144]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	608b      	str	r3, [r1, #8]
 8006ef4:	e006      	b.n	8006f04 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006ef6:	4b22      	ldr	r3, [pc, #136]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006ef8:	689a      	ldr	r2, [r3, #8]
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	43db      	mvns	r3, r3
 8006efe:	4920      	ldr	r1, [pc, #128]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d006      	beq.n	8006f1e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006f10:	4b1b      	ldr	r3, [pc, #108]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f12:	68da      	ldr	r2, [r3, #12]
 8006f14:	491a      	ldr	r1, [pc, #104]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	60cb      	str	r3, [r1, #12]
 8006f1c:	e006      	b.n	8006f2c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006f1e:	4b18      	ldr	r3, [pc, #96]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f20:	68da      	ldr	r2, [r3, #12]
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	43db      	mvns	r3, r3
 8006f26:	4916      	ldr	r1, [pc, #88]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f28:	4013      	ands	r3, r2
 8006f2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d025      	beq.n	8006f84 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006f38:	4b11      	ldr	r3, [pc, #68]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f3a:	685a      	ldr	r2, [r3, #4]
 8006f3c:	4910      	ldr	r1, [pc, #64]	@ (8006f80 <HAL_GPIO_Init+0x2c8>)
 8006f3e:	69bb      	ldr	r3, [r7, #24]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	604b      	str	r3, [r1, #4]
 8006f44:	e025      	b.n	8006f92 <HAL_GPIO_Init+0x2da>
 8006f46:	bf00      	nop
 8006f48:	10320000 	.word	0x10320000
 8006f4c:	10310000 	.word	0x10310000
 8006f50:	10220000 	.word	0x10220000
 8006f54:	10210000 	.word	0x10210000
 8006f58:	10120000 	.word	0x10120000
 8006f5c:	10110000 	.word	0x10110000
 8006f60:	40021000 	.word	0x40021000
 8006f64:	40010000 	.word	0x40010000
 8006f68:	40010800 	.word	0x40010800
 8006f6c:	40010c00 	.word	0x40010c00
 8006f70:	40011000 	.word	0x40011000
 8006f74:	40011400 	.word	0x40011400
 8006f78:	40011800 	.word	0x40011800
 8006f7c:	40011c00 	.word	0x40011c00
 8006f80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006f84:	4b15      	ldr	r3, [pc, #84]	@ (8006fdc <HAL_GPIO_Init+0x324>)
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	43db      	mvns	r3, r3
 8006f8c:	4913      	ldr	r1, [pc, #76]	@ (8006fdc <HAL_GPIO_Init+0x324>)
 8006f8e:	4013      	ands	r3, r2
 8006f90:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d006      	beq.n	8006fac <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8006fdc <HAL_GPIO_Init+0x324>)
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	490e      	ldr	r1, [pc, #56]	@ (8006fdc <HAL_GPIO_Init+0x324>)
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	600b      	str	r3, [r1, #0]
 8006faa:	e006      	b.n	8006fba <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006fac:	4b0b      	ldr	r3, [pc, #44]	@ (8006fdc <HAL_GPIO_Init+0x324>)
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	43db      	mvns	r3, r3
 8006fb4:	4909      	ldr	r1, [pc, #36]	@ (8006fdc <HAL_GPIO_Init+0x324>)
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f47f ae7e 	bne.w	8006ccc <HAL_GPIO_Init+0x14>
  }
}
 8006fd0:	bf00      	nop
 8006fd2:	bf00      	nop
 8006fd4:	372c      	adds	r7, #44	@ 0x2c
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bc80      	pop	{r7}
 8006fda:	4770      	bx	lr
 8006fdc:	40010400 	.word	0x40010400

08006fe0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e12b      	b.n	800724a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d106      	bne.n	800700c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fa fe94 	bl	8001d34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2224      	movs	r2, #36	@ 0x24
 8007010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f022 0201 	bic.w	r2, r2, #1
 8007022:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007032:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007042:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007044:	f001 fbfc 	bl	8008840 <HAL_RCC_GetPCLK1Freq>
 8007048:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	4a81      	ldr	r2, [pc, #516]	@ (8007254 <HAL_I2C_Init+0x274>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d807      	bhi.n	8007064 <HAL_I2C_Init+0x84>
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	4a80      	ldr	r2, [pc, #512]	@ (8007258 <HAL_I2C_Init+0x278>)
 8007058:	4293      	cmp	r3, r2
 800705a:	bf94      	ite	ls
 800705c:	2301      	movls	r3, #1
 800705e:	2300      	movhi	r3, #0
 8007060:	b2db      	uxtb	r3, r3
 8007062:	e006      	b.n	8007072 <HAL_I2C_Init+0x92>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4a7d      	ldr	r2, [pc, #500]	@ (800725c <HAL_I2C_Init+0x27c>)
 8007068:	4293      	cmp	r3, r2
 800706a:	bf94      	ite	ls
 800706c:	2301      	movls	r3, #1
 800706e:	2300      	movhi	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e0e7      	b.n	800724a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	4a78      	ldr	r2, [pc, #480]	@ (8007260 <HAL_I2C_Init+0x280>)
 800707e:	fba2 2303 	umull	r2, r3, r2, r3
 8007082:	0c9b      	lsrs	r3, r3, #18
 8007084:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	68ba      	ldr	r2, [r7, #8]
 8007096:	430a      	orrs	r2, r1
 8007098:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	4a6a      	ldr	r2, [pc, #424]	@ (8007254 <HAL_I2C_Init+0x274>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d802      	bhi.n	80070b4 <HAL_I2C_Init+0xd4>
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	3301      	adds	r3, #1
 80070b2:	e009      	b.n	80070c8 <HAL_I2C_Init+0xe8>
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
 80070be:	4a69      	ldr	r2, [pc, #420]	@ (8007264 <HAL_I2C_Init+0x284>)
 80070c0:	fba2 2303 	umull	r2, r3, r2, r3
 80070c4:	099b      	lsrs	r3, r3, #6
 80070c6:	3301      	adds	r3, #1
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	6812      	ldr	r2, [r2, #0]
 80070cc:	430b      	orrs	r3, r1
 80070ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80070da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	495c      	ldr	r1, [pc, #368]	@ (8007254 <HAL_I2C_Init+0x274>)
 80070e4:	428b      	cmp	r3, r1
 80070e6:	d819      	bhi.n	800711c <HAL_I2C_Init+0x13c>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	1e59      	subs	r1, r3, #1
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	005b      	lsls	r3, r3, #1
 80070f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80070f6:	1c59      	adds	r1, r3, #1
 80070f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80070fc:	400b      	ands	r3, r1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00a      	beq.n	8007118 <HAL_I2C_Init+0x138>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	1e59      	subs	r1, r3, #1
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	005b      	lsls	r3, r3, #1
 800710c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007110:	3301      	adds	r3, #1
 8007112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007116:	e051      	b.n	80071bc <HAL_I2C_Init+0x1dc>
 8007118:	2304      	movs	r3, #4
 800711a:	e04f      	b.n	80071bc <HAL_I2C_Init+0x1dc>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d111      	bne.n	8007148 <HAL_I2C_Init+0x168>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	1e58      	subs	r0, r3, #1
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6859      	ldr	r1, [r3, #4]
 800712c:	460b      	mov	r3, r1
 800712e:	005b      	lsls	r3, r3, #1
 8007130:	440b      	add	r3, r1
 8007132:	fbb0 f3f3 	udiv	r3, r0, r3
 8007136:	3301      	adds	r3, #1
 8007138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800713c:	2b00      	cmp	r3, #0
 800713e:	bf0c      	ite	eq
 8007140:	2301      	moveq	r3, #1
 8007142:	2300      	movne	r3, #0
 8007144:	b2db      	uxtb	r3, r3
 8007146:	e012      	b.n	800716e <HAL_I2C_Init+0x18e>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	1e58      	subs	r0, r3, #1
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6859      	ldr	r1, [r3, #4]
 8007150:	460b      	mov	r3, r1
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	440b      	add	r3, r1
 8007156:	0099      	lsls	r1, r3, #2
 8007158:	440b      	add	r3, r1
 800715a:	fbb0 f3f3 	udiv	r3, r0, r3
 800715e:	3301      	adds	r3, #1
 8007160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007164:	2b00      	cmp	r3, #0
 8007166:	bf0c      	ite	eq
 8007168:	2301      	moveq	r3, #1
 800716a:	2300      	movne	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <HAL_I2C_Init+0x196>
 8007172:	2301      	movs	r3, #1
 8007174:	e022      	b.n	80071bc <HAL_I2C_Init+0x1dc>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d10e      	bne.n	800719c <HAL_I2C_Init+0x1bc>
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	1e58      	subs	r0, r3, #1
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6859      	ldr	r1, [r3, #4]
 8007186:	460b      	mov	r3, r1
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	440b      	add	r3, r1
 800718c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007190:	3301      	adds	r3, #1
 8007192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007196:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800719a:	e00f      	b.n	80071bc <HAL_I2C_Init+0x1dc>
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	1e58      	subs	r0, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6859      	ldr	r1, [r3, #4]
 80071a4:	460b      	mov	r3, r1
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	440b      	add	r3, r1
 80071aa:	0099      	lsls	r1, r3, #2
 80071ac:	440b      	add	r3, r1
 80071ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80071b2:	3301      	adds	r3, #1
 80071b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071bc:	6879      	ldr	r1, [r7, #4]
 80071be:	6809      	ldr	r1, [r1, #0]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	69da      	ldr	r2, [r3, #28]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	431a      	orrs	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	430a      	orrs	r2, r1
 80071de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80071ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	6911      	ldr	r1, [r2, #16]
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	68d2      	ldr	r2, [r2, #12]
 80071f6:	4311      	orrs	r1, r2
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6812      	ldr	r2, [r2, #0]
 80071fc:	430b      	orrs	r3, r1
 80071fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	695a      	ldr	r2, [r3, #20]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	699b      	ldr	r3, [r3, #24]
 8007212:	431a      	orrs	r2, r3
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	430a      	orrs	r2, r1
 800721a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f042 0201 	orr.w	r2, r2, #1
 800722a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2220      	movs	r2, #32
 8007236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3710      	adds	r7, #16
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	000186a0 	.word	0x000186a0
 8007258:	001e847f 	.word	0x001e847f
 800725c:	003d08ff 	.word	0x003d08ff
 8007260:	431bde83 	.word	0x431bde83
 8007264:	10624dd3 	.word	0x10624dd3

08007268 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b088      	sub	sp, #32
 800726c:	af02      	add	r7, sp, #8
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	4608      	mov	r0, r1
 8007272:	4611      	mov	r1, r2
 8007274:	461a      	mov	r2, r3
 8007276:	4603      	mov	r3, r0
 8007278:	817b      	strh	r3, [r7, #10]
 800727a:	460b      	mov	r3, r1
 800727c:	813b      	strh	r3, [r7, #8]
 800727e:	4613      	mov	r3, r2
 8007280:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007282:	f7ff fa9b 	bl	80067bc <HAL_GetTick>
 8007286:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800728e:	b2db      	uxtb	r3, r3
 8007290:	2b20      	cmp	r3, #32
 8007292:	f040 80d9 	bne.w	8007448 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	2319      	movs	r3, #25
 800729c:	2201      	movs	r2, #1
 800729e:	496d      	ldr	r1, [pc, #436]	@ (8007454 <HAL_I2C_Mem_Write+0x1ec>)
 80072a0:	68f8      	ldr	r0, [r7, #12]
 80072a2:	f000 fccd 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d001      	beq.n	80072b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80072ac:	2302      	movs	r3, #2
 80072ae:	e0cc      	b.n	800744a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d101      	bne.n	80072be <HAL_I2C_Mem_Write+0x56>
 80072ba:	2302      	movs	r3, #2
 80072bc:	e0c5      	b.n	800744a <HAL_I2C_Mem_Write+0x1e2>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d007      	beq.n	80072e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f042 0201 	orr.w	r2, r2, #1
 80072e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2221      	movs	r2, #33	@ 0x21
 80072f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2240      	movs	r2, #64	@ 0x40
 8007300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	6a3a      	ldr	r2, [r7, #32]
 800730e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007314:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800731a:	b29a      	uxth	r2, r3
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	4a4d      	ldr	r2, [pc, #308]	@ (8007458 <HAL_I2C_Mem_Write+0x1f0>)
 8007324:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007326:	88f8      	ldrh	r0, [r7, #6]
 8007328:	893a      	ldrh	r2, [r7, #8]
 800732a:	8979      	ldrh	r1, [r7, #10]
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	9301      	str	r3, [sp, #4]
 8007330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	4603      	mov	r3, r0
 8007336:	68f8      	ldr	r0, [r7, #12]
 8007338:	f000 fb04 	bl	8007944 <I2C_RequestMemoryWrite>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d052      	beq.n	80073e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e081      	b.n	800744a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007346:	697a      	ldr	r2, [r7, #20]
 8007348:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800734a:	68f8      	ldr	r0, [r7, #12]
 800734c:	f000 fd92 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00d      	beq.n	8007372 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735a:	2b04      	cmp	r3, #4
 800735c:	d107      	bne.n	800736e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800736c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e06b      	b.n	800744a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007376:	781a      	ldrb	r2, [r3, #0]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007382:	1c5a      	adds	r2, r3, #1
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800738c:	3b01      	subs	r3, #1
 800738e:	b29a      	uxth	r2, r3
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007398:	b29b      	uxth	r3, r3
 800739a:	3b01      	subs	r3, #1
 800739c:	b29a      	uxth	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	695b      	ldr	r3, [r3, #20]
 80073a8:	f003 0304 	and.w	r3, r3, #4
 80073ac:	2b04      	cmp	r3, #4
 80073ae:	d11b      	bne.n	80073e8 <HAL_I2C_Mem_Write+0x180>
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d017      	beq.n	80073e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073bc:	781a      	ldrb	r2, [r3, #0]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073d2:	3b01      	subs	r3, #1
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073de:	b29b      	uxth	r3, r3
 80073e0:	3b01      	subs	r3, #1
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d1aa      	bne.n	8007346 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073f0:	697a      	ldr	r2, [r7, #20]
 80073f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073f4:	68f8      	ldr	r0, [r7, #12]
 80073f6:	f000 fd85 	bl	8007f04 <I2C_WaitOnBTFFlagUntilTimeout>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d00d      	beq.n	800741c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007404:	2b04      	cmp	r3, #4
 8007406:	d107      	bne.n	8007418 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007416:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	e016      	b.n	800744a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800742a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2220      	movs	r2, #32
 8007430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	e000      	b.n	800744a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007448:	2302      	movs	r3, #2
  }
}
 800744a:	4618      	mov	r0, r3
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	00100002 	.word	0x00100002
 8007458:	ffff0000 	.word	0xffff0000

0800745c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b08c      	sub	sp, #48	@ 0x30
 8007460:	af02      	add	r7, sp, #8
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	4608      	mov	r0, r1
 8007466:	4611      	mov	r1, r2
 8007468:	461a      	mov	r2, r3
 800746a:	4603      	mov	r3, r0
 800746c:	817b      	strh	r3, [r7, #10]
 800746e:	460b      	mov	r3, r1
 8007470:	813b      	strh	r3, [r7, #8]
 8007472:	4613      	mov	r3, r2
 8007474:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007476:	2300      	movs	r3, #0
 8007478:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800747a:	f7ff f99f 	bl	80067bc <HAL_GetTick>
 800747e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007486:	b2db      	uxtb	r3, r3
 8007488:	2b20      	cmp	r3, #32
 800748a:	f040 8250 	bne.w	800792e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800748e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	2319      	movs	r3, #25
 8007494:	2201      	movs	r2, #1
 8007496:	4982      	ldr	r1, [pc, #520]	@ (80076a0 <HAL_I2C_Mem_Read+0x244>)
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 fbd1 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80074a4:	2302      	movs	r3, #2
 80074a6:	e243      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d101      	bne.n	80074b6 <HAL_I2C_Mem_Read+0x5a>
 80074b2:	2302      	movs	r3, #2
 80074b4:	e23c      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d007      	beq.n	80074dc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f042 0201 	orr.w	r2, r2, #1
 80074da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80074ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2222      	movs	r2, #34	@ 0x22
 80074f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2240      	movs	r2, #64	@ 0x40
 80074f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2200      	movs	r2, #0
 8007500:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007506:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800750c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007512:	b29a      	uxth	r2, r3
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	4a62      	ldr	r2, [pc, #392]	@ (80076a4 <HAL_I2C_Mem_Read+0x248>)
 800751c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800751e:	88f8      	ldrh	r0, [r7, #6]
 8007520:	893a      	ldrh	r2, [r7, #8]
 8007522:	8979      	ldrh	r1, [r7, #10]
 8007524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007526:	9301      	str	r3, [sp, #4]
 8007528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	4603      	mov	r3, r0
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f000 fa9e 	bl	8007a70 <I2C_RequestMemoryRead>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d001      	beq.n	800753e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	e1f8      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007542:	2b00      	cmp	r3, #0
 8007544:	d113      	bne.n	800756e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007546:	2300      	movs	r3, #0
 8007548:	61fb      	str	r3, [r7, #28]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	61fb      	str	r3, [r7, #28]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	61fb      	str	r3, [r7, #28]
 800755a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800756a:	601a      	str	r2, [r3, #0]
 800756c:	e1cc      	b.n	8007908 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007572:	2b01      	cmp	r3, #1
 8007574:	d11e      	bne.n	80075b4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007584:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007586:	b672      	cpsid	i
}
 8007588:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800758a:	2300      	movs	r3, #0
 800758c:	61bb      	str	r3, [r7, #24]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	61bb      	str	r3, [r7, #24]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699b      	ldr	r3, [r3, #24]
 800759c:	61bb      	str	r3, [r7, #24]
 800759e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80075b0:	b662      	cpsie	i
}
 80075b2:	e035      	b.n	8007620 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d11e      	bne.n	80075fa <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80075cc:	b672      	cpsid	i
}
 80075ce:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075d0:	2300      	movs	r3, #0
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	617b      	str	r3, [r7, #20]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	699b      	ldr	r3, [r3, #24]
 80075e2:	617b      	str	r3, [r7, #20]
 80075e4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80075f6:	b662      	cpsie	i
}
 80075f8:	e012      	b.n	8007620 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007608:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800760a:	2300      	movs	r3, #0
 800760c:	613b      	str	r3, [r7, #16]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	695b      	ldr	r3, [r3, #20]
 8007614:	613b      	str	r3, [r7, #16]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	613b      	str	r3, [r7, #16]
 800761e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007620:	e172      	b.n	8007908 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007626:	2b03      	cmp	r3, #3
 8007628:	f200 811f 	bhi.w	800786a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007630:	2b01      	cmp	r3, #1
 8007632:	d123      	bne.n	800767c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007636:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	f000 fcab 	bl	8007f94 <I2C_WaitOnRXNEFlagUntilTimeout>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d001      	beq.n	8007648 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	e173      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	691a      	ldr	r2, [r3, #16]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007652:	b2d2      	uxtb	r2, r2
 8007654:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007664:	3b01      	subs	r3, #1
 8007666:	b29a      	uxth	r2, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007670:	b29b      	uxth	r3, r3
 8007672:	3b01      	subs	r3, #1
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800767a:	e145      	b.n	8007908 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007680:	2b02      	cmp	r3, #2
 8007682:	d152      	bne.n	800772a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007686:	9300      	str	r3, [sp, #0]
 8007688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768a:	2200      	movs	r2, #0
 800768c:	4906      	ldr	r1, [pc, #24]	@ (80076a8 <HAL_I2C_Mem_Read+0x24c>)
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f000 fad6 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d008      	beq.n	80076ac <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	e148      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
 800769e:	bf00      	nop
 80076a0:	00100002 	.word	0x00100002
 80076a4:	ffff0000 	.word	0xffff0000
 80076a8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80076ac:	b672      	cpsid	i
}
 80076ae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	691a      	ldr	r2, [r3, #16]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ca:	b2d2      	uxtb	r2, r2
 80076cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d2:	1c5a      	adds	r2, r3, #1
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076dc:	3b01      	subs	r3, #1
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076e8:	b29b      	uxth	r3, r3
 80076ea:	3b01      	subs	r3, #1
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80076f2:	b662      	cpsie	i
}
 80076f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	691a      	ldr	r2, [r3, #16]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007700:	b2d2      	uxtb	r2, r2
 8007702:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007708:	1c5a      	adds	r2, r3, #1
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007712:	3b01      	subs	r3, #1
 8007714:	b29a      	uxth	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800771e:	b29b      	uxth	r3, r3
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007728:	e0ee      	b.n	8007908 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800772a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772c:	9300      	str	r3, [sp, #0]
 800772e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007730:	2200      	movs	r2, #0
 8007732:	4981      	ldr	r1, [pc, #516]	@ (8007938 <HAL_I2C_Mem_Read+0x4dc>)
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f000 fa83 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e0f5      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007752:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007754:	b672      	cpsid	i
}
 8007756:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	691a      	ldr	r2, [r3, #16]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007762:	b2d2      	uxtb	r2, r2
 8007764:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776a:	1c5a      	adds	r2, r3, #1
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007774:	3b01      	subs	r3, #1
 8007776:	b29a      	uxth	r2, r3
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007780:	b29b      	uxth	r3, r3
 8007782:	3b01      	subs	r3, #1
 8007784:	b29a      	uxth	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800778a:	4b6c      	ldr	r3, [pc, #432]	@ (800793c <HAL_I2C_Mem_Read+0x4e0>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	08db      	lsrs	r3, r3, #3
 8007790:	4a6b      	ldr	r2, [pc, #428]	@ (8007940 <HAL_I2C_Mem_Read+0x4e4>)
 8007792:	fba2 2303 	umull	r2, r3, r2, r3
 8007796:	0a1a      	lsrs	r2, r3, #8
 8007798:	4613      	mov	r3, r2
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4413      	add	r3, r2
 800779e:	00da      	lsls	r2, r3, #3
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	3b01      	subs	r3, #1
 80077a8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d118      	bne.n	80077e2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2220      	movs	r2, #32
 80077ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ca:	f043 0220 	orr.w	r2, r3, #32
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80077d2:	b662      	cpsie	i
}
 80077d4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e0a6      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	695b      	ldr	r3, [r3, #20]
 80077e8:	f003 0304 	and.w	r3, r3, #4
 80077ec:	2b04      	cmp	r3, #4
 80077ee:	d1d9      	bne.n	80077a4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	691a      	ldr	r2, [r3, #16]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800780a:	b2d2      	uxtb	r2, r2
 800780c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007812:	1c5a      	adds	r2, r3, #1
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800781c:	3b01      	subs	r3, #1
 800781e:	b29a      	uxth	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007828:	b29b      	uxth	r3, r3
 800782a:	3b01      	subs	r3, #1
 800782c:	b29a      	uxth	r2, r3
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007832:	b662      	cpsie	i
}
 8007834:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	691a      	ldr	r2, [r3, #16]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007840:	b2d2      	uxtb	r2, r2
 8007842:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007848:	1c5a      	adds	r2, r3, #1
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007852:	3b01      	subs	r3, #1
 8007854:	b29a      	uxth	r2, r3
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800785e:	b29b      	uxth	r3, r3
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007868:	e04e      	b.n	8007908 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800786a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800786c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 fb90 	bl	8007f94 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e058      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	691a      	ldr	r2, [r3, #16]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007888:	b2d2      	uxtb	r2, r2
 800788a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007890:	1c5a      	adds	r2, r3, #1
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800789a:	3b01      	subs	r3, #1
 800789c:	b29a      	uxth	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	3b01      	subs	r3, #1
 80078aa:	b29a      	uxth	r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	f003 0304 	and.w	r3, r3, #4
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	d124      	bne.n	8007908 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d107      	bne.n	80078d6 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078d4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	691a      	ldr	r2, [r3, #16]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e0:	b2d2      	uxtb	r2, r2
 80078e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e8:	1c5a      	adds	r2, r3, #1
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078f2:	3b01      	subs	r3, #1
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078fe:	b29b      	uxth	r3, r3
 8007900:	3b01      	subs	r3, #1
 8007902:	b29a      	uxth	r2, r3
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800790c:	2b00      	cmp	r3, #0
 800790e:	f47f ae88 	bne.w	8007622 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2220      	movs	r2, #32
 8007916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800792a:	2300      	movs	r3, #0
 800792c:	e000      	b.n	8007930 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800792e:	2302      	movs	r3, #2
  }
}
 8007930:	4618      	mov	r0, r3
 8007932:	3728      	adds	r7, #40	@ 0x28
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}
 8007938:	00010004 	.word	0x00010004
 800793c:	200000b4 	.word	0x200000b4
 8007940:	14f8b589 	.word	0x14f8b589

08007944 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b088      	sub	sp, #32
 8007948:	af02      	add	r7, sp, #8
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	4608      	mov	r0, r1
 800794e:	4611      	mov	r1, r2
 8007950:	461a      	mov	r2, r3
 8007952:	4603      	mov	r3, r0
 8007954:	817b      	strh	r3, [r7, #10]
 8007956:	460b      	mov	r3, r1
 8007958:	813b      	strh	r3, [r7, #8]
 800795a:	4613      	mov	r3, r2
 800795c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800796c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800796e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	2200      	movs	r2, #0
 8007976:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800797a:	68f8      	ldr	r0, [r7, #12]
 800797c:	f000 f960 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00d      	beq.n	80079a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007990:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007994:	d103      	bne.n	800799e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800799c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e05f      	b.n	8007a62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80079a2:	897b      	ldrh	r3, [r7, #10]
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	461a      	mov	r2, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80079b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	6a3a      	ldr	r2, [r7, #32]
 80079b6:	492d      	ldr	r1, [pc, #180]	@ (8007a6c <I2C_RequestMemoryWrite+0x128>)
 80079b8:	68f8      	ldr	r0, [r7, #12]
 80079ba:	f000 f9bb 	bl	8007d34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d001      	beq.n	80079c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	e04c      	b.n	8007a62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079c8:	2300      	movs	r3, #0
 80079ca:	617b      	str	r3, [r7, #20]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	617b      	str	r3, [r7, #20]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	617b      	str	r3, [r7, #20]
 80079dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079e0:	6a39      	ldr	r1, [r7, #32]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f000 fa46 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00d      	beq.n	8007a0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079f2:	2b04      	cmp	r3, #4
 80079f4:	d107      	bne.n	8007a06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e02b      	b.n	8007a62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a0a:	88fb      	ldrh	r3, [r7, #6]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d105      	bne.n	8007a1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a10:	893b      	ldrh	r3, [r7, #8]
 8007a12:	b2da      	uxtb	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	611a      	str	r2, [r3, #16]
 8007a1a:	e021      	b.n	8007a60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a1c:	893b      	ldrh	r3, [r7, #8]
 8007a1e:	0a1b      	lsrs	r3, r3, #8
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	b2da      	uxtb	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a2c:	6a39      	ldr	r1, [r7, #32]
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f000 fa20 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00d      	beq.n	8007a56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3e:	2b04      	cmp	r3, #4
 8007a40:	d107      	bne.n	8007a52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e005      	b.n	8007a62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a56:	893b      	ldrh	r3, [r7, #8]
 8007a58:	b2da      	uxtb	r2, r3
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3718      	adds	r7, #24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop
 8007a6c:	00010002 	.word	0x00010002

08007a70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b088      	sub	sp, #32
 8007a74:	af02      	add	r7, sp, #8
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	4608      	mov	r0, r1
 8007a7a:	4611      	mov	r1, r2
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4603      	mov	r3, r0
 8007a80:	817b      	strh	r3, [r7, #10]
 8007a82:	460b      	mov	r3, r1
 8007a84:	813b      	strh	r3, [r7, #8]
 8007a86:	4613      	mov	r3, r2
 8007a88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007a98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007aa8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 f8c2 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00d      	beq.n	8007ade <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ad0:	d103      	bne.n	8007ada <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ad8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e0aa      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007ade:	897b      	ldrh	r3, [r7, #10]
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007aec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af0:	6a3a      	ldr	r2, [r7, #32]
 8007af2:	4952      	ldr	r1, [pc, #328]	@ (8007c3c <I2C_RequestMemoryRead+0x1cc>)
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f000 f91d 	bl	8007d34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e097      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b04:	2300      	movs	r3, #0
 8007b06:	617b      	str	r3, [r7, #20]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	617b      	str	r3, [r7, #20]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	617b      	str	r3, [r7, #20]
 8007b18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b1c:	6a39      	ldr	r1, [r7, #32]
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 f9a8 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00d      	beq.n	8007b46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b2e:	2b04      	cmp	r3, #4
 8007b30:	d107      	bne.n	8007b42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e076      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007b46:	88fb      	ldrh	r3, [r7, #6]
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d105      	bne.n	8007b58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007b4c:	893b      	ldrh	r3, [r7, #8]
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	611a      	str	r2, [r3, #16]
 8007b56:	e021      	b.n	8007b9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007b58:	893b      	ldrh	r3, [r7, #8]
 8007b5a:	0a1b      	lsrs	r3, r3, #8
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b68:	6a39      	ldr	r1, [r7, #32]
 8007b6a:	68f8      	ldr	r0, [r7, #12]
 8007b6c:	f000 f982 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00d      	beq.n	8007b92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b7a:	2b04      	cmp	r3, #4
 8007b7c:	d107      	bne.n	8007b8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e050      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007b92:	893b      	ldrh	r3, [r7, #8]
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b9e:	6a39      	ldr	r1, [r7, #32]
 8007ba0:	68f8      	ldr	r0, [r7, #12]
 8007ba2:	f000 f967 	bl	8007e74 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00d      	beq.n	8007bc8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	d107      	bne.n	8007bc4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bc2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e035      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	6a3b      	ldr	r3, [r7, #32]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007be4:	68f8      	ldr	r0, [r7, #12]
 8007be6:	f000 f82b 	bl	8007c40 <I2C_WaitOnFlagUntilTimeout>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d00d      	beq.n	8007c0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bfe:	d103      	bne.n	8007c08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	e013      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007c0c:	897b      	ldrh	r3, [r7, #10]
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	f043 0301 	orr.w	r3, r3, #1
 8007c14:	b2da      	uxtb	r2, r3
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1e:	6a3a      	ldr	r2, [r7, #32]
 8007c20:	4906      	ldr	r1, [pc, #24]	@ (8007c3c <I2C_RequestMemoryRead+0x1cc>)
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f000 f886 	bl	8007d34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d001      	beq.n	8007c32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e000      	b.n	8007c34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3718      	adds	r7, #24
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	00010002 	.word	0x00010002

08007c40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	603b      	str	r3, [r7, #0]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007c50:	e048      	b.n	8007ce4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c58:	d044      	beq.n	8007ce4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c5a:	f7fe fdaf 	bl	80067bc <HAL_GetTick>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	683a      	ldr	r2, [r7, #0]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d302      	bcc.n	8007c70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d139      	bne.n	8007ce4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	0c1b      	lsrs	r3, r3, #16
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d10d      	bne.n	8007c96 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	43da      	mvns	r2, r3
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	4013      	ands	r3, r2
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	bf0c      	ite	eq
 8007c8c:	2301      	moveq	r3, #1
 8007c8e:	2300      	movne	r3, #0
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	461a      	mov	r2, r3
 8007c94:	e00c      	b.n	8007cb0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	43da      	mvns	r2, r3
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	4013      	ands	r3, r2
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	bf0c      	ite	eq
 8007ca8:	2301      	moveq	r3, #1
 8007caa:	2300      	movne	r3, #0
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	461a      	mov	r2, r3
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d116      	bne.n	8007ce4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd0:	f043 0220 	orr.w	r2, r3, #32
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e023      	b.n	8007d2c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	0c1b      	lsrs	r3, r3, #16
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d10d      	bne.n	8007d0a <I2C_WaitOnFlagUntilTimeout+0xca>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	695b      	ldr	r3, [r3, #20]
 8007cf4:	43da      	mvns	r2, r3
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	bf0c      	ite	eq
 8007d00:	2301      	moveq	r3, #1
 8007d02:	2300      	movne	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	461a      	mov	r2, r3
 8007d08:	e00c      	b.n	8007d24 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	699b      	ldr	r3, [r3, #24]
 8007d10:	43da      	mvns	r2, r3
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	4013      	ands	r3, r2
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	bf0c      	ite	eq
 8007d1c:	2301      	moveq	r3, #1
 8007d1e:	2300      	movne	r3, #0
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	461a      	mov	r2, r3
 8007d24:	79fb      	ldrb	r3, [r7, #7]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d093      	beq.n	8007c52 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	607a      	str	r2, [r7, #4]
 8007d40:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007d42:	e071      	b.n	8007e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d52:	d123      	bne.n	8007d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d62:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007d6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2220      	movs	r2, #32
 8007d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d88:	f043 0204 	orr.w	r2, r3, #4
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e067      	b.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da2:	d041      	beq.n	8007e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007da4:	f7fe fd0a 	bl	80067bc <HAL_GetTick>
 8007da8:	4602      	mov	r2, r0
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d302      	bcc.n	8007dba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d136      	bne.n	8007e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	0c1b      	lsrs	r3, r3, #16
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d10c      	bne.n	8007dde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	695b      	ldr	r3, [r3, #20]
 8007dca:	43da      	mvns	r2, r3
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	4013      	ands	r3, r2
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	bf14      	ite	ne
 8007dd6:	2301      	movne	r3, #1
 8007dd8:	2300      	moveq	r3, #0
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	e00b      	b.n	8007df6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	43da      	mvns	r2, r3
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	4013      	ands	r3, r2
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bf14      	ite	ne
 8007df0:	2301      	movne	r3, #1
 8007df2:	2300      	moveq	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d016      	beq.n	8007e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e14:	f043 0220 	orr.w	r2, r3, #32
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	e021      	b.n	8007e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	0c1b      	lsrs	r3, r3, #16
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d10c      	bne.n	8007e4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	695b      	ldr	r3, [r3, #20]
 8007e38:	43da      	mvns	r2, r3
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	bf14      	ite	ne
 8007e44:	2301      	movne	r3, #1
 8007e46:	2300      	moveq	r3, #0
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	e00b      	b.n	8007e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	43da      	mvns	r2, r3
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	4013      	ands	r3, r2
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	bf14      	ite	ne
 8007e5e:	2301      	movne	r3, #1
 8007e60:	2300      	moveq	r3, #0
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	f47f af6d 	bne.w	8007d44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007e80:	e034      	b.n	8007eec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f000 f8e3 	bl	800804e <I2C_IsAcknowledgeFailed>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e034      	b.n	8007efc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e98:	d028      	beq.n	8007eec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e9a:	f7fe fc8f 	bl	80067bc <HAL_GetTick>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d302      	bcc.n	8007eb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d11d      	bne.n	8007eec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eba:	2b80      	cmp	r3, #128	@ 0x80
 8007ebc:	d016      	beq.n	8007eec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed8:	f043 0220 	orr.w	r2, r3, #32
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e007      	b.n	8007efc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ef6:	2b80      	cmp	r3, #128	@ 0x80
 8007ef8:	d1c3      	bne.n	8007e82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3710      	adds	r7, #16
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f10:	e034      	b.n	8007f7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	f000 f89b 	bl	800804e <I2C_IsAcknowledgeFailed>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d001      	beq.n	8007f22 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e034      	b.n	8007f8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f28:	d028      	beq.n	8007f7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f2a:	f7fe fc47 	bl	80067bc <HAL_GetTick>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d302      	bcc.n	8007f40 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d11d      	bne.n	8007f7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	f003 0304 	and.w	r3, r3, #4
 8007f4a:	2b04      	cmp	r3, #4
 8007f4c:	d016      	beq.n	8007f7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2220      	movs	r2, #32
 8007f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f68:	f043 0220 	orr.w	r2, r3, #32
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e007      	b.n	8007f8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	f003 0304 	and.w	r3, r3, #4
 8007f86:	2b04      	cmp	r3, #4
 8007f88:	d1c3      	bne.n	8007f12 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3710      	adds	r7, #16
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007fa0:	e049      	b.n	8008036 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	f003 0310 	and.w	r3, r3, #16
 8007fac:	2b10      	cmp	r3, #16
 8007fae:	d119      	bne.n	8007fe4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f06f 0210 	mvn.w	r2, #16
 8007fb8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	2220      	movs	r2, #32
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e030      	b.n	8008046 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fe4:	f7fe fbea 	bl	80067bc <HAL_GetTick>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d302      	bcc.n	8007ffa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d11d      	bne.n	8008036 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	695b      	ldr	r3, [r3, #20]
 8008000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008004:	2b40      	cmp	r3, #64	@ 0x40
 8008006:	d016      	beq.n	8008036 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2220      	movs	r2, #32
 8008012:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008022:	f043 0220 	orr.w	r2, r3, #32
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e007      	b.n	8008046 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	695b      	ldr	r3, [r3, #20]
 800803c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008040:	2b40      	cmp	r3, #64	@ 0x40
 8008042:	d1ae      	bne.n	8007fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800804e:	b480      	push	{r7}
 8008050:	b083      	sub	sp, #12
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	695b      	ldr	r3, [r3, #20]
 800805c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008064:	d11b      	bne.n	800809e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800806e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2220      	movs	r2, #32
 800807a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808a:	f043 0204 	orr.w	r2, r3, #4
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e000      	b.n	80080a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bc80      	pop	{r7}
 80080a8:	4770      	bx	lr
	...

080080ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e272      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f000 8087 	beq.w	80081da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80080cc:	4b92      	ldr	r3, [pc, #584]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	f003 030c 	and.w	r3, r3, #12
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d00c      	beq.n	80080f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80080d8:	4b8f      	ldr	r3, [pc, #572]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	f003 030c 	and.w	r3, r3, #12
 80080e0:	2b08      	cmp	r3, #8
 80080e2:	d112      	bne.n	800810a <HAL_RCC_OscConfig+0x5e>
 80080e4:	4b8c      	ldr	r3, [pc, #560]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080f0:	d10b      	bne.n	800810a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080f2:	4b89      	ldr	r3, [pc, #548]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d06c      	beq.n	80081d8 <HAL_RCC_OscConfig+0x12c>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d168      	bne.n	80081d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e24c      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008112:	d106      	bne.n	8008122 <HAL_RCC_OscConfig+0x76>
 8008114:	4b80      	ldr	r3, [pc, #512]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a7f      	ldr	r2, [pc, #508]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800811a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800811e:	6013      	str	r3, [r2, #0]
 8008120:	e02e      	b.n	8008180 <HAL_RCC_OscConfig+0xd4>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d10c      	bne.n	8008144 <HAL_RCC_OscConfig+0x98>
 800812a:	4b7b      	ldr	r3, [pc, #492]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a7a      	ldr	r2, [pc, #488]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008134:	6013      	str	r3, [r2, #0]
 8008136:	4b78      	ldr	r3, [pc, #480]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a77      	ldr	r2, [pc, #476]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800813c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008140:	6013      	str	r3, [r2, #0]
 8008142:	e01d      	b.n	8008180 <HAL_RCC_OscConfig+0xd4>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800814c:	d10c      	bne.n	8008168 <HAL_RCC_OscConfig+0xbc>
 800814e:	4b72      	ldr	r3, [pc, #456]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a71      	ldr	r2, [pc, #452]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008154:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008158:	6013      	str	r3, [r2, #0]
 800815a:	4b6f      	ldr	r3, [pc, #444]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a6e      	ldr	r2, [pc, #440]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008164:	6013      	str	r3, [r2, #0]
 8008166:	e00b      	b.n	8008180 <HAL_RCC_OscConfig+0xd4>
 8008168:	4b6b      	ldr	r3, [pc, #428]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a6a      	ldr	r2, [pc, #424]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800816e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008172:	6013      	str	r3, [r2, #0]
 8008174:	4b68      	ldr	r3, [pc, #416]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a67      	ldr	r2, [pc, #412]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800817a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800817e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d013      	beq.n	80081b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008188:	f7fe fb18 	bl	80067bc <HAL_GetTick>
 800818c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800818e:	e008      	b.n	80081a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008190:	f7fe fb14 	bl	80067bc <HAL_GetTick>
 8008194:	4602      	mov	r2, r0
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	1ad3      	subs	r3, r2, r3
 800819a:	2b64      	cmp	r3, #100	@ 0x64
 800819c:	d901      	bls.n	80081a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800819e:	2303      	movs	r3, #3
 80081a0:	e200      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081a2:	4b5d      	ldr	r3, [pc, #372]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d0f0      	beq.n	8008190 <HAL_RCC_OscConfig+0xe4>
 80081ae:	e014      	b.n	80081da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081b0:	f7fe fb04 	bl	80067bc <HAL_GetTick>
 80081b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081b6:	e008      	b.n	80081ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081b8:	f7fe fb00 	bl	80067bc <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b64      	cmp	r3, #100	@ 0x64
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e1ec      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ca:	4b53      	ldr	r3, [pc, #332]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1f0      	bne.n	80081b8 <HAL_RCC_OscConfig+0x10c>
 80081d6:	e000      	b.n	80081da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0302 	and.w	r3, r3, #2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d063      	beq.n	80082ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80081e6:	4b4c      	ldr	r3, [pc, #304]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f003 030c 	and.w	r3, r3, #12
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00b      	beq.n	800820a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80081f2:	4b49      	ldr	r3, [pc, #292]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f003 030c 	and.w	r3, r3, #12
 80081fa:	2b08      	cmp	r3, #8
 80081fc:	d11c      	bne.n	8008238 <HAL_RCC_OscConfig+0x18c>
 80081fe:	4b46      	ldr	r3, [pc, #280]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d116      	bne.n	8008238 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800820a:	4b43      	ldr	r3, [pc, #268]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f003 0302 	and.w	r3, r3, #2
 8008212:	2b00      	cmp	r3, #0
 8008214:	d005      	beq.n	8008222 <HAL_RCC_OscConfig+0x176>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	2b01      	cmp	r3, #1
 800821c:	d001      	beq.n	8008222 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e1c0      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008222:	4b3d      	ldr	r3, [pc, #244]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	00db      	lsls	r3, r3, #3
 8008230:	4939      	ldr	r1, [pc, #228]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008232:	4313      	orrs	r3, r2
 8008234:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008236:	e03a      	b.n	80082ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d020      	beq.n	8008282 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008240:	4b36      	ldr	r3, [pc, #216]	@ (800831c <HAL_RCC_OscConfig+0x270>)
 8008242:	2201      	movs	r2, #1
 8008244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008246:	f7fe fab9 	bl	80067bc <HAL_GetTick>
 800824a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800824c:	e008      	b.n	8008260 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800824e:	f7fe fab5 	bl	80067bc <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	2b02      	cmp	r3, #2
 800825a:	d901      	bls.n	8008260 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e1a1      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008260:	4b2d      	ldr	r3, [pc, #180]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f003 0302 	and.w	r3, r3, #2
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0f0      	beq.n	800824e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800826c:	4b2a      	ldr	r3, [pc, #168]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	695b      	ldr	r3, [r3, #20]
 8008278:	00db      	lsls	r3, r3, #3
 800827a:	4927      	ldr	r1, [pc, #156]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 800827c:	4313      	orrs	r3, r2
 800827e:	600b      	str	r3, [r1, #0]
 8008280:	e015      	b.n	80082ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008282:	4b26      	ldr	r3, [pc, #152]	@ (800831c <HAL_RCC_OscConfig+0x270>)
 8008284:	2200      	movs	r2, #0
 8008286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008288:	f7fe fa98 	bl	80067bc <HAL_GetTick>
 800828c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800828e:	e008      	b.n	80082a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008290:	f7fe fa94 	bl	80067bc <HAL_GetTick>
 8008294:	4602      	mov	r2, r0
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	2b02      	cmp	r3, #2
 800829c:	d901      	bls.n	80082a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800829e:	2303      	movs	r3, #3
 80082a0:	e180      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082a2:	4b1d      	ldr	r3, [pc, #116]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 0302 	and.w	r3, r3, #2
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d1f0      	bne.n	8008290 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 0308 	and.w	r3, r3, #8
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d03a      	beq.n	8008330 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	699b      	ldr	r3, [r3, #24]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d019      	beq.n	80082f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082c2:	4b17      	ldr	r3, [pc, #92]	@ (8008320 <HAL_RCC_OscConfig+0x274>)
 80082c4:	2201      	movs	r2, #1
 80082c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082c8:	f7fe fa78 	bl	80067bc <HAL_GetTick>
 80082cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082ce:	e008      	b.n	80082e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082d0:	f7fe fa74 	bl	80067bc <HAL_GetTick>
 80082d4:	4602      	mov	r2, r0
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d901      	bls.n	80082e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e160      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008318 <HAL_RCC_OscConfig+0x26c>)
 80082e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082e6:	f003 0302 	and.w	r3, r3, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0f0      	beq.n	80082d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80082ee:	2001      	movs	r0, #1
 80082f0:	f000 face 	bl	8008890 <RCC_Delay>
 80082f4:	e01c      	b.n	8008330 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008320 <HAL_RCC_OscConfig+0x274>)
 80082f8:	2200      	movs	r2, #0
 80082fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082fc:	f7fe fa5e 	bl	80067bc <HAL_GetTick>
 8008300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008302:	e00f      	b.n	8008324 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008304:	f7fe fa5a 	bl	80067bc <HAL_GetTick>
 8008308:	4602      	mov	r2, r0
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	2b02      	cmp	r3, #2
 8008310:	d908      	bls.n	8008324 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e146      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
 8008316:	bf00      	nop
 8008318:	40021000 	.word	0x40021000
 800831c:	42420000 	.word	0x42420000
 8008320:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008324:	4b92      	ldr	r3, [pc, #584]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008328:	f003 0302 	and.w	r3, r3, #2
 800832c:	2b00      	cmp	r3, #0
 800832e:	d1e9      	bne.n	8008304 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f003 0304 	and.w	r3, r3, #4
 8008338:	2b00      	cmp	r3, #0
 800833a:	f000 80a6 	beq.w	800848a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800833e:	2300      	movs	r3, #0
 8008340:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008342:	4b8b      	ldr	r3, [pc, #556]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008344:	69db      	ldr	r3, [r3, #28]
 8008346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800834a:	2b00      	cmp	r3, #0
 800834c:	d10d      	bne.n	800836a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800834e:	4b88      	ldr	r3, [pc, #544]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008350:	69db      	ldr	r3, [r3, #28]
 8008352:	4a87      	ldr	r2, [pc, #540]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008358:	61d3      	str	r3, [r2, #28]
 800835a:	4b85      	ldr	r3, [pc, #532]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008362:	60bb      	str	r3, [r7, #8]
 8008364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008366:	2301      	movs	r3, #1
 8008368:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800836a:	4b82      	ldr	r3, [pc, #520]	@ (8008574 <HAL_RCC_OscConfig+0x4c8>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008372:	2b00      	cmp	r3, #0
 8008374:	d118      	bne.n	80083a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008376:	4b7f      	ldr	r3, [pc, #508]	@ (8008574 <HAL_RCC_OscConfig+0x4c8>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a7e      	ldr	r2, [pc, #504]	@ (8008574 <HAL_RCC_OscConfig+0x4c8>)
 800837c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008382:	f7fe fa1b 	bl	80067bc <HAL_GetTick>
 8008386:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008388:	e008      	b.n	800839c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800838a:	f7fe fa17 	bl	80067bc <HAL_GetTick>
 800838e:	4602      	mov	r2, r0
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	2b64      	cmp	r3, #100	@ 0x64
 8008396:	d901      	bls.n	800839c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008398:	2303      	movs	r3, #3
 800839a:	e103      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800839c:	4b75      	ldr	r3, [pc, #468]	@ (8008574 <HAL_RCC_OscConfig+0x4c8>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d0f0      	beq.n	800838a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d106      	bne.n	80083be <HAL_RCC_OscConfig+0x312>
 80083b0:	4b6f      	ldr	r3, [pc, #444]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083b2:	6a1b      	ldr	r3, [r3, #32]
 80083b4:	4a6e      	ldr	r2, [pc, #440]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083b6:	f043 0301 	orr.w	r3, r3, #1
 80083ba:	6213      	str	r3, [r2, #32]
 80083bc:	e02d      	b.n	800841a <HAL_RCC_OscConfig+0x36e>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d10c      	bne.n	80083e0 <HAL_RCC_OscConfig+0x334>
 80083c6:	4b6a      	ldr	r3, [pc, #424]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	4a69      	ldr	r2, [pc, #420]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083cc:	f023 0301 	bic.w	r3, r3, #1
 80083d0:	6213      	str	r3, [r2, #32]
 80083d2:	4b67      	ldr	r3, [pc, #412]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083d4:	6a1b      	ldr	r3, [r3, #32]
 80083d6:	4a66      	ldr	r2, [pc, #408]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083d8:	f023 0304 	bic.w	r3, r3, #4
 80083dc:	6213      	str	r3, [r2, #32]
 80083de:	e01c      	b.n	800841a <HAL_RCC_OscConfig+0x36e>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	2b05      	cmp	r3, #5
 80083e6:	d10c      	bne.n	8008402 <HAL_RCC_OscConfig+0x356>
 80083e8:	4b61      	ldr	r3, [pc, #388]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083ea:	6a1b      	ldr	r3, [r3, #32]
 80083ec:	4a60      	ldr	r2, [pc, #384]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083ee:	f043 0304 	orr.w	r3, r3, #4
 80083f2:	6213      	str	r3, [r2, #32]
 80083f4:	4b5e      	ldr	r3, [pc, #376]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083f6:	6a1b      	ldr	r3, [r3, #32]
 80083f8:	4a5d      	ldr	r2, [pc, #372]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80083fa:	f043 0301 	orr.w	r3, r3, #1
 80083fe:	6213      	str	r3, [r2, #32]
 8008400:	e00b      	b.n	800841a <HAL_RCC_OscConfig+0x36e>
 8008402:	4b5b      	ldr	r3, [pc, #364]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008404:	6a1b      	ldr	r3, [r3, #32]
 8008406:	4a5a      	ldr	r2, [pc, #360]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008408:	f023 0301 	bic.w	r3, r3, #1
 800840c:	6213      	str	r3, [r2, #32]
 800840e:	4b58      	ldr	r3, [pc, #352]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	4a57      	ldr	r2, [pc, #348]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008414:	f023 0304 	bic.w	r3, r3, #4
 8008418:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d015      	beq.n	800844e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008422:	f7fe f9cb 	bl	80067bc <HAL_GetTick>
 8008426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008428:	e00a      	b.n	8008440 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800842a:	f7fe f9c7 	bl	80067bc <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008438:	4293      	cmp	r3, r2
 800843a:	d901      	bls.n	8008440 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800843c:	2303      	movs	r3, #3
 800843e:	e0b1      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008440:	4b4b      	ldr	r3, [pc, #300]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008442:	6a1b      	ldr	r3, [r3, #32]
 8008444:	f003 0302 	and.w	r3, r3, #2
 8008448:	2b00      	cmp	r3, #0
 800844a:	d0ee      	beq.n	800842a <HAL_RCC_OscConfig+0x37e>
 800844c:	e014      	b.n	8008478 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800844e:	f7fe f9b5 	bl	80067bc <HAL_GetTick>
 8008452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008454:	e00a      	b.n	800846c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008456:	f7fe f9b1 	bl	80067bc <HAL_GetTick>
 800845a:	4602      	mov	r2, r0
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	1ad3      	subs	r3, r2, r3
 8008460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008464:	4293      	cmp	r3, r2
 8008466:	d901      	bls.n	800846c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008468:	2303      	movs	r3, #3
 800846a:	e09b      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800846c:	4b40      	ldr	r3, [pc, #256]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	f003 0302 	and.w	r3, r3, #2
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1ee      	bne.n	8008456 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008478:	7dfb      	ldrb	r3, [r7, #23]
 800847a:	2b01      	cmp	r3, #1
 800847c:	d105      	bne.n	800848a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800847e:	4b3c      	ldr	r3, [pc, #240]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008480:	69db      	ldr	r3, [r3, #28]
 8008482:	4a3b      	ldr	r2, [pc, #236]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008484:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008488:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	2b00      	cmp	r3, #0
 8008490:	f000 8087 	beq.w	80085a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008494:	4b36      	ldr	r3, [pc, #216]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f003 030c 	and.w	r3, r3, #12
 800849c:	2b08      	cmp	r3, #8
 800849e:	d061      	beq.n	8008564 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	69db      	ldr	r3, [r3, #28]
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	d146      	bne.n	8008536 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084a8:	4b33      	ldr	r3, [pc, #204]	@ (8008578 <HAL_RCC_OscConfig+0x4cc>)
 80084aa:	2200      	movs	r2, #0
 80084ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084ae:	f7fe f985 	bl	80067bc <HAL_GetTick>
 80084b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80084b4:	e008      	b.n	80084c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084b6:	f7fe f981 	bl	80067bc <HAL_GetTick>
 80084ba:	4602      	mov	r2, r0
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	1ad3      	subs	r3, r2, r3
 80084c0:	2b02      	cmp	r3, #2
 80084c2:	d901      	bls.n	80084c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e06d      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80084c8:	4b29      	ldr	r3, [pc, #164]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1f0      	bne.n	80084b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084dc:	d108      	bne.n	80084f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80084de:	4b24      	ldr	r3, [pc, #144]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	4921      	ldr	r1, [pc, #132]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80084ec:	4313      	orrs	r3, r2
 80084ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084f0:	4b1f      	ldr	r3, [pc, #124]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a19      	ldr	r1, [r3, #32]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008500:	430b      	orrs	r3, r1
 8008502:	491b      	ldr	r1, [pc, #108]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008504:	4313      	orrs	r3, r2
 8008506:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008508:	4b1b      	ldr	r3, [pc, #108]	@ (8008578 <HAL_RCC_OscConfig+0x4cc>)
 800850a:	2201      	movs	r2, #1
 800850c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800850e:	f7fe f955 	bl	80067bc <HAL_GetTick>
 8008512:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008514:	e008      	b.n	8008528 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008516:	f7fe f951 	bl	80067bc <HAL_GetTick>
 800851a:	4602      	mov	r2, r0
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	2b02      	cmp	r3, #2
 8008522:	d901      	bls.n	8008528 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e03d      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008528:	4b11      	ldr	r3, [pc, #68]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d0f0      	beq.n	8008516 <HAL_RCC_OscConfig+0x46a>
 8008534:	e035      	b.n	80085a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008536:	4b10      	ldr	r3, [pc, #64]	@ (8008578 <HAL_RCC_OscConfig+0x4cc>)
 8008538:	2200      	movs	r2, #0
 800853a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800853c:	f7fe f93e 	bl	80067bc <HAL_GetTick>
 8008540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008542:	e008      	b.n	8008556 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008544:	f7fe f93a 	bl	80067bc <HAL_GetTick>
 8008548:	4602      	mov	r2, r0
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	1ad3      	subs	r3, r2, r3
 800854e:	2b02      	cmp	r3, #2
 8008550:	d901      	bls.n	8008556 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008552:	2303      	movs	r3, #3
 8008554:	e026      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008556:	4b06      	ldr	r3, [pc, #24]	@ (8008570 <HAL_RCC_OscConfig+0x4c4>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d1f0      	bne.n	8008544 <HAL_RCC_OscConfig+0x498>
 8008562:	e01e      	b.n	80085a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	69db      	ldr	r3, [r3, #28]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d107      	bne.n	800857c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e019      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
 8008570:	40021000 	.word	0x40021000
 8008574:	40007000 	.word	0x40007000
 8008578:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800857c:	4b0b      	ldr	r3, [pc, #44]	@ (80085ac <HAL_RCC_OscConfig+0x500>)
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a1b      	ldr	r3, [r3, #32]
 800858c:	429a      	cmp	r2, r3
 800858e:	d106      	bne.n	800859e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800859a:	429a      	cmp	r2, r3
 800859c:	d001      	beq.n	80085a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	40021000 	.word	0x40021000

080085b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d101      	bne.n	80085c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085c0:	2301      	movs	r3, #1
 80085c2:	e0d0      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80085c4:	4b6a      	ldr	r3, [pc, #424]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f003 0307 	and.w	r3, r3, #7
 80085cc:	683a      	ldr	r2, [r7, #0]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d910      	bls.n	80085f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085d2:	4b67      	ldr	r3, [pc, #412]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f023 0207 	bic.w	r2, r3, #7
 80085da:	4965      	ldr	r1, [pc, #404]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	4313      	orrs	r3, r2
 80085e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80085e2:	4b63      	ldr	r3, [pc, #396]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0307 	and.w	r3, r3, #7
 80085ea:	683a      	ldr	r2, [r7, #0]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d001      	beq.n	80085f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e0b8      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f003 0302 	and.w	r3, r3, #2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d020      	beq.n	8008642 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0304 	and.w	r3, r3, #4
 8008608:	2b00      	cmp	r3, #0
 800860a:	d005      	beq.n	8008618 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800860c:	4b59      	ldr	r3, [pc, #356]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	4a58      	ldr	r2, [pc, #352]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008612:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008616:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0308 	and.w	r3, r3, #8
 8008620:	2b00      	cmp	r3, #0
 8008622:	d005      	beq.n	8008630 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008624:	4b53      	ldr	r3, [pc, #332]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	4a52      	ldr	r2, [pc, #328]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800862a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800862e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008630:	4b50      	ldr	r3, [pc, #320]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	494d      	ldr	r1, [pc, #308]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800863e:	4313      	orrs	r3, r2
 8008640:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f003 0301 	and.w	r3, r3, #1
 800864a:	2b00      	cmp	r3, #0
 800864c:	d040      	beq.n	80086d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	2b01      	cmp	r3, #1
 8008654:	d107      	bne.n	8008666 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008656:	4b47      	ldr	r3, [pc, #284]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800865e:	2b00      	cmp	r3, #0
 8008660:	d115      	bne.n	800868e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e07f      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	2b02      	cmp	r3, #2
 800866c:	d107      	bne.n	800867e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800866e:	4b41      	ldr	r3, [pc, #260]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d109      	bne.n	800868e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	e073      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800867e:	4b3d      	ldr	r3, [pc, #244]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 0302 	and.w	r3, r3, #2
 8008686:	2b00      	cmp	r3, #0
 8008688:	d101      	bne.n	800868e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	e06b      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800868e:	4b39      	ldr	r3, [pc, #228]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	f023 0203 	bic.w	r2, r3, #3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	4936      	ldr	r1, [pc, #216]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800869c:	4313      	orrs	r3, r2
 800869e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80086a0:	f7fe f88c 	bl	80067bc <HAL_GetTick>
 80086a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086a6:	e00a      	b.n	80086be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086a8:	f7fe f888 	bl	80067bc <HAL_GetTick>
 80086ac:	4602      	mov	r2, r0
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	1ad3      	subs	r3, r2, r3
 80086b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d901      	bls.n	80086be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80086ba:	2303      	movs	r3, #3
 80086bc:	e053      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086be:	4b2d      	ldr	r3, [pc, #180]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	f003 020c 	and.w	r2, r3, #12
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	429a      	cmp	r2, r3
 80086ce:	d1eb      	bne.n	80086a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80086d0:	4b27      	ldr	r3, [pc, #156]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 0307 	and.w	r3, r3, #7
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d210      	bcs.n	8008700 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086de:	4b24      	ldr	r3, [pc, #144]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f023 0207 	bic.w	r2, r3, #7
 80086e6:	4922      	ldr	r1, [pc, #136]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80086ee:	4b20      	ldr	r3, [pc, #128]	@ (8008770 <HAL_RCC_ClockConfig+0x1c0>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0307 	and.w	r3, r3, #7
 80086f6:	683a      	ldr	r2, [r7, #0]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d001      	beq.n	8008700 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80086fc:	2301      	movs	r3, #1
 80086fe:	e032      	b.n	8008766 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f003 0304 	and.w	r3, r3, #4
 8008708:	2b00      	cmp	r3, #0
 800870a:	d008      	beq.n	800871e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800870c:	4b19      	ldr	r3, [pc, #100]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	68db      	ldr	r3, [r3, #12]
 8008718:	4916      	ldr	r1, [pc, #88]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800871a:	4313      	orrs	r3, r2
 800871c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f003 0308 	and.w	r3, r3, #8
 8008726:	2b00      	cmp	r3, #0
 8008728:	d009      	beq.n	800873e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800872a:	4b12      	ldr	r3, [pc, #72]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	00db      	lsls	r3, r3, #3
 8008738:	490e      	ldr	r1, [pc, #56]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 800873a:	4313      	orrs	r3, r2
 800873c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800873e:	f000 f821 	bl	8008784 <HAL_RCC_GetSysClockFreq>
 8008742:	4602      	mov	r2, r0
 8008744:	4b0b      	ldr	r3, [pc, #44]	@ (8008774 <HAL_RCC_ClockConfig+0x1c4>)
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	091b      	lsrs	r3, r3, #4
 800874a:	f003 030f 	and.w	r3, r3, #15
 800874e:	490a      	ldr	r1, [pc, #40]	@ (8008778 <HAL_RCC_ClockConfig+0x1c8>)
 8008750:	5ccb      	ldrb	r3, [r1, r3]
 8008752:	fa22 f303 	lsr.w	r3, r2, r3
 8008756:	4a09      	ldr	r2, [pc, #36]	@ (800877c <HAL_RCC_ClockConfig+0x1cc>)
 8008758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800875a:	4b09      	ldr	r3, [pc, #36]	@ (8008780 <HAL_RCC_ClockConfig+0x1d0>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4618      	mov	r0, r3
 8008760:	f7fd ffea 	bl	8006738 <HAL_InitTick>

  return HAL_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	40022000 	.word	0x40022000
 8008774:	40021000 	.word	0x40021000
 8008778:	08010198 	.word	0x08010198
 800877c:	200000b4 	.word	0x200000b4
 8008780:	200000b8 	.word	0x200000b8

08008784 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008784:	b480      	push	{r7}
 8008786:	b087      	sub	sp, #28
 8008788:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800878a:	2300      	movs	r3, #0
 800878c:	60fb      	str	r3, [r7, #12]
 800878e:	2300      	movs	r3, #0
 8008790:	60bb      	str	r3, [r7, #8]
 8008792:	2300      	movs	r3, #0
 8008794:	617b      	str	r3, [r7, #20]
 8008796:	2300      	movs	r3, #0
 8008798:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800879a:	2300      	movs	r3, #0
 800879c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800879e:	4b1e      	ldr	r3, [pc, #120]	@ (8008818 <HAL_RCC_GetSysClockFreq+0x94>)
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f003 030c 	and.w	r3, r3, #12
 80087aa:	2b04      	cmp	r3, #4
 80087ac:	d002      	beq.n	80087b4 <HAL_RCC_GetSysClockFreq+0x30>
 80087ae:	2b08      	cmp	r3, #8
 80087b0:	d003      	beq.n	80087ba <HAL_RCC_GetSysClockFreq+0x36>
 80087b2:	e027      	b.n	8008804 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80087b4:	4b19      	ldr	r3, [pc, #100]	@ (800881c <HAL_RCC_GetSysClockFreq+0x98>)
 80087b6:	613b      	str	r3, [r7, #16]
      break;
 80087b8:	e027      	b.n	800880a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	0c9b      	lsrs	r3, r3, #18
 80087be:	f003 030f 	and.w	r3, r3, #15
 80087c2:	4a17      	ldr	r2, [pc, #92]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x9c>)
 80087c4:	5cd3      	ldrb	r3, [r2, r3]
 80087c6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d010      	beq.n	80087f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80087d2:	4b11      	ldr	r3, [pc, #68]	@ (8008818 <HAL_RCC_GetSysClockFreq+0x94>)
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	0c5b      	lsrs	r3, r3, #17
 80087d8:	f003 0301 	and.w	r3, r3, #1
 80087dc:	4a11      	ldr	r2, [pc, #68]	@ (8008824 <HAL_RCC_GetSysClockFreq+0xa0>)
 80087de:	5cd3      	ldrb	r3, [r2, r3]
 80087e0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	4a0d      	ldr	r2, [pc, #52]	@ (800881c <HAL_RCC_GetSysClockFreq+0x98>)
 80087e6:	fb03 f202 	mul.w	r2, r3, r2
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f0:	617b      	str	r3, [r7, #20]
 80087f2:	e004      	b.n	80087fe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008828 <HAL_RCC_GetSysClockFreq+0xa4>)
 80087f8:	fb02 f303 	mul.w	r3, r2, r3
 80087fc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	613b      	str	r3, [r7, #16]
      break;
 8008802:	e002      	b.n	800880a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008804:	4b05      	ldr	r3, [pc, #20]	@ (800881c <HAL_RCC_GetSysClockFreq+0x98>)
 8008806:	613b      	str	r3, [r7, #16]
      break;
 8008808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800880a:	693b      	ldr	r3, [r7, #16]
}
 800880c:	4618      	mov	r0, r3
 800880e:	371c      	adds	r7, #28
 8008810:	46bd      	mov	sp, r7
 8008812:	bc80      	pop	{r7}
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	40021000 	.word	0x40021000
 800881c:	007a1200 	.word	0x007a1200
 8008820:	080101b0 	.word	0x080101b0
 8008824:	080101c0 	.word	0x080101c0
 8008828:	003d0900 	.word	0x003d0900

0800882c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800882c:	b480      	push	{r7}
 800882e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008830:	4b02      	ldr	r3, [pc, #8]	@ (800883c <HAL_RCC_GetHCLKFreq+0x10>)
 8008832:	681b      	ldr	r3, [r3, #0]
}
 8008834:	4618      	mov	r0, r3
 8008836:	46bd      	mov	sp, r7
 8008838:	bc80      	pop	{r7}
 800883a:	4770      	bx	lr
 800883c:	200000b4 	.word	0x200000b4

08008840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008844:	f7ff fff2 	bl	800882c <HAL_RCC_GetHCLKFreq>
 8008848:	4602      	mov	r2, r0
 800884a:	4b05      	ldr	r3, [pc, #20]	@ (8008860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	0a1b      	lsrs	r3, r3, #8
 8008850:	f003 0307 	and.w	r3, r3, #7
 8008854:	4903      	ldr	r1, [pc, #12]	@ (8008864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008856:	5ccb      	ldrb	r3, [r1, r3]
 8008858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800885c:	4618      	mov	r0, r3
 800885e:	bd80      	pop	{r7, pc}
 8008860:	40021000 	.word	0x40021000
 8008864:	080101a8 	.word	0x080101a8

08008868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800886c:	f7ff ffde 	bl	800882c <HAL_RCC_GetHCLKFreq>
 8008870:	4602      	mov	r2, r0
 8008872:	4b05      	ldr	r3, [pc, #20]	@ (8008888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	0adb      	lsrs	r3, r3, #11
 8008878:	f003 0307 	and.w	r3, r3, #7
 800887c:	4903      	ldr	r1, [pc, #12]	@ (800888c <HAL_RCC_GetPCLK2Freq+0x24>)
 800887e:	5ccb      	ldrb	r3, [r1, r3]
 8008880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008884:	4618      	mov	r0, r3
 8008886:	bd80      	pop	{r7, pc}
 8008888:	40021000 	.word	0x40021000
 800888c:	080101a8 	.word	0x080101a8

08008890 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008890:	b480      	push	{r7}
 8008892:	b085      	sub	sp, #20
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008898:	4b0a      	ldr	r3, [pc, #40]	@ (80088c4 <RCC_Delay+0x34>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a0a      	ldr	r2, [pc, #40]	@ (80088c8 <RCC_Delay+0x38>)
 800889e:	fba2 2303 	umull	r2, r3, r2, r3
 80088a2:	0a5b      	lsrs	r3, r3, #9
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	fb02 f303 	mul.w	r3, r2, r3
 80088aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80088ac:	bf00      	nop
  }
  while (Delay --);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	1e5a      	subs	r2, r3, #1
 80088b2:	60fa      	str	r2, [r7, #12]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1f9      	bne.n	80088ac <RCC_Delay+0x1c>
}
 80088b8:	bf00      	nop
 80088ba:	bf00      	nop
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	bc80      	pop	{r7}
 80088c2:	4770      	bx	lr
 80088c4:	200000b4 	.word	0x200000b4
 80088c8:	10624dd3 	.word	0x10624dd3

080088cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d101      	bne.n	80088de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e041      	b.n	8008962 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088e4:	b2db      	uxtb	r3, r3
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d106      	bne.n	80088f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7fd fdca 	bl	800648c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2202      	movs	r2, #2
 80088fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	3304      	adds	r3, #4
 8008908:	4619      	mov	r1, r3
 800890a:	4610      	mov	r0, r2
 800890c:	f000 fc3e 	bl	800918c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2201      	movs	r2, #1
 800891c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2201      	movs	r2, #1
 800893c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2201      	movs	r2, #1
 800895c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	3708      	adds	r7, #8
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
	...

0800896c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800897a:	b2db      	uxtb	r3, r3
 800897c:	2b01      	cmp	r3, #1
 800897e:	d001      	beq.n	8008984 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e044      	b.n	8008a0e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	68da      	ldr	r2, [r3, #12]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f042 0201 	orr.w	r2, r2, #1
 800899a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008a18 <HAL_TIM_Base_Start_IT+0xac>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d018      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0x6c>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a1c      	ldr	r2, [pc, #112]	@ (8008a1c <HAL_TIM_Base_Start_IT+0xb0>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d013      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0x6c>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089b8:	d00e      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0x6c>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4a18      	ldr	r2, [pc, #96]	@ (8008a20 <HAL_TIM_Base_Start_IT+0xb4>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d009      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0x6c>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a16      	ldr	r2, [pc, #88]	@ (8008a24 <HAL_TIM_Base_Start_IT+0xb8>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d004      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0x6c>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	4a15      	ldr	r2, [pc, #84]	@ (8008a28 <HAL_TIM_Base_Start_IT+0xbc>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d111      	bne.n	80089fc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	f003 0307 	and.w	r3, r3, #7
 80089e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2b06      	cmp	r3, #6
 80089e8:	d010      	beq.n	8008a0c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f042 0201 	orr.w	r2, r2, #1
 80089f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089fa:	e007      	b.n	8008a0c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f042 0201 	orr.w	r2, r2, #1
 8008a0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3714      	adds	r7, #20
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bc80      	pop	{r7}
 8008a16:	4770      	bx	lr
 8008a18:	40012c00 	.word	0x40012c00
 8008a1c:	40013400 	.word	0x40013400
 8008a20:	40000400 	.word	0x40000400
 8008a24:	40000800 	.word	0x40000800
 8008a28:	40000c00 	.word	0x40000c00

08008a2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b082      	sub	sp, #8
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e041      	b.n	8008ac2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d106      	bne.n	8008a58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f839 	bl	8008aca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2202      	movs	r2, #2
 8008a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	3304      	adds	r3, #4
 8008a68:	4619      	mov	r1, r3
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	f000 fb8e 	bl	800918c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3708      	adds	r7, #8
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008aca:	b480      	push	{r7}
 8008acc:	b083      	sub	sp, #12
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bc80      	pop	{r7}
 8008ada:	4770      	bx	lr

08008adc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d109      	bne.n	8008b00 <HAL_TIM_PWM_Start+0x24>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	bf14      	ite	ne
 8008af8:	2301      	movne	r3, #1
 8008afa:	2300      	moveq	r3, #0
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	e022      	b.n	8008b46 <HAL_TIM_PWM_Start+0x6a>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	2b04      	cmp	r3, #4
 8008b04:	d109      	bne.n	8008b1a <HAL_TIM_PWM_Start+0x3e>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	bf14      	ite	ne
 8008b12:	2301      	movne	r3, #1
 8008b14:	2300      	moveq	r3, #0
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	e015      	b.n	8008b46 <HAL_TIM_PWM_Start+0x6a>
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	2b08      	cmp	r3, #8
 8008b1e:	d109      	bne.n	8008b34 <HAL_TIM_PWM_Start+0x58>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	bf14      	ite	ne
 8008b2c:	2301      	movne	r3, #1
 8008b2e:	2300      	moveq	r3, #0
 8008b30:	b2db      	uxtb	r3, r3
 8008b32:	e008      	b.n	8008b46 <HAL_TIM_PWM_Start+0x6a>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	bf14      	ite	ne
 8008b40:	2301      	movne	r3, #1
 8008b42:	2300      	moveq	r3, #0
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d001      	beq.n	8008b4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e072      	b.n	8008c34 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d104      	bne.n	8008b5e <HAL_TIM_PWM_Start+0x82>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2202      	movs	r2, #2
 8008b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b5c:	e013      	b.n	8008b86 <HAL_TIM_PWM_Start+0xaa>
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2b04      	cmp	r3, #4
 8008b62:	d104      	bne.n	8008b6e <HAL_TIM_PWM_Start+0x92>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2202      	movs	r2, #2
 8008b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b6c:	e00b      	b.n	8008b86 <HAL_TIM_PWM_Start+0xaa>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	2b08      	cmp	r3, #8
 8008b72:	d104      	bne.n	8008b7e <HAL_TIM_PWM_Start+0xa2>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2202      	movs	r2, #2
 8008b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b7c:	e003      	b.n	8008b86 <HAL_TIM_PWM_Start+0xaa>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2202      	movs	r2, #2
 8008b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	6839      	ldr	r1, [r7, #0]
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f000 fdc4 	bl	800971c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a28      	ldr	r2, [pc, #160]	@ (8008c3c <HAL_TIM_PWM_Start+0x160>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d004      	beq.n	8008ba8 <HAL_TIM_PWM_Start+0xcc>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a27      	ldr	r2, [pc, #156]	@ (8008c40 <HAL_TIM_PWM_Start+0x164>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d101      	bne.n	8008bac <HAL_TIM_PWM_Start+0xd0>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e000      	b.n	8008bae <HAL_TIM_PWM_Start+0xd2>
 8008bac:	2300      	movs	r3, #0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d007      	beq.n	8008bc2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8008c3c <HAL_TIM_PWM_Start+0x160>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d018      	beq.n	8008bfe <HAL_TIM_PWM_Start+0x122>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8008c40 <HAL_TIM_PWM_Start+0x164>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d013      	beq.n	8008bfe <HAL_TIM_PWM_Start+0x122>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bde:	d00e      	beq.n	8008bfe <HAL_TIM_PWM_Start+0x122>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a17      	ldr	r2, [pc, #92]	@ (8008c44 <HAL_TIM_PWM_Start+0x168>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d009      	beq.n	8008bfe <HAL_TIM_PWM_Start+0x122>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a16      	ldr	r2, [pc, #88]	@ (8008c48 <HAL_TIM_PWM_Start+0x16c>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d004      	beq.n	8008bfe <HAL_TIM_PWM_Start+0x122>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a14      	ldr	r2, [pc, #80]	@ (8008c4c <HAL_TIM_PWM_Start+0x170>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d111      	bne.n	8008c22 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f003 0307 	and.w	r3, r3, #7
 8008c08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2b06      	cmp	r3, #6
 8008c0e:	d010      	beq.n	8008c32 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681a      	ldr	r2, [r3, #0]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f042 0201 	orr.w	r2, r2, #1
 8008c1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c20:	e007      	b.n	8008c32 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f042 0201 	orr.w	r2, r2, #1
 8008c30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	40012c00 	.word	0x40012c00
 8008c40:	40013400 	.word	0x40013400
 8008c44:	40000400 	.word	0x40000400
 8008c48:	40000800 	.word	0x40000800
 8008c4c:	40000c00 	.word	0x40000c00

08008c50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b084      	sub	sp, #16
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68db      	ldr	r3, [r3, #12]
 8008c5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d020      	beq.n	8008cb4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	f003 0302 	and.w	r3, r3, #2
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d01b      	beq.n	8008cb4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f06f 0202 	mvn.w	r2, #2
 8008c84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2201      	movs	r2, #1
 8008c8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	f003 0303 	and.w	r3, r3, #3
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d003      	beq.n	8008ca2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 fa5a 	bl	8009154 <HAL_TIM_IC_CaptureCallback>
 8008ca0:	e005      	b.n	8008cae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fa4d 	bl	8009142 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fa5c 	bl	8009166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	f003 0304 	and.w	r3, r3, #4
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d020      	beq.n	8008d00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	f003 0304 	and.w	r3, r3, #4
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d01b      	beq.n	8008d00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f06f 0204 	mvn.w	r2, #4
 8008cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2202      	movs	r2, #2
 8008cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	699b      	ldr	r3, [r3, #24]
 8008cde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d003      	beq.n	8008cee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fa34 	bl	8009154 <HAL_TIM_IC_CaptureCallback>
 8008cec:	e005      	b.n	8008cfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fa27 	bl	8009142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 fa36 	bl	8009166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	f003 0308 	and.w	r3, r3, #8
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d020      	beq.n	8008d4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f003 0308 	and.w	r3, r3, #8
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d01b      	beq.n	8008d4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f06f 0208 	mvn.w	r2, #8
 8008d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2204      	movs	r2, #4
 8008d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	69db      	ldr	r3, [r3, #28]
 8008d2a:	f003 0303 	and.w	r3, r3, #3
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d003      	beq.n	8008d3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 fa0e 	bl	8009154 <HAL_TIM_IC_CaptureCallback>
 8008d38:	e005      	b.n	8008d46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fa01 	bl	8009142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fa10 	bl	8009166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	f003 0310 	and.w	r3, r3, #16
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d020      	beq.n	8008d98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f003 0310 	and.w	r3, r3, #16
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d01b      	beq.n	8008d98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f06f 0210 	mvn.w	r2, #16
 8008d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2208      	movs	r2, #8
 8008d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	69db      	ldr	r3, [r3, #28]
 8008d76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d003      	beq.n	8008d86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f9e8 	bl	8009154 <HAL_TIM_IC_CaptureCallback>
 8008d84:	e005      	b.n	8008d92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f000 f9db 	bl	8009142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f9ea 	bl	8009166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	f003 0301 	and.w	r3, r3, #1
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00c      	beq.n	8008dbc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d007      	beq.n	8008dbc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f06f 0201 	mvn.w	r2, #1
 8008db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f7fc fcae 	bl	8005718 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00c      	beq.n	8008de0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d007      	beq.n	8008de0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fd37 	bl	800984e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00c      	beq.n	8008e04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d007      	beq.n	8008e04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f9ba 	bl	8009178 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f003 0320 	and.w	r3, r3, #32
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00c      	beq.n	8008e28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f003 0320 	and.w	r3, r3, #32
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d007      	beq.n	8008e28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f06f 0220 	mvn.w	r2, #32
 8008e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 fd0a 	bl	800983c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e28:	bf00      	nop
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d101      	bne.n	8008e4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	e0ae      	b.n	8008fac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2201      	movs	r2, #1
 8008e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2b0c      	cmp	r3, #12
 8008e5a:	f200 809f 	bhi.w	8008f9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e64:	08008e99 	.word	0x08008e99
 8008e68:	08008f9d 	.word	0x08008f9d
 8008e6c:	08008f9d 	.word	0x08008f9d
 8008e70:	08008f9d 	.word	0x08008f9d
 8008e74:	08008ed9 	.word	0x08008ed9
 8008e78:	08008f9d 	.word	0x08008f9d
 8008e7c:	08008f9d 	.word	0x08008f9d
 8008e80:	08008f9d 	.word	0x08008f9d
 8008e84:	08008f1b 	.word	0x08008f1b
 8008e88:	08008f9d 	.word	0x08008f9d
 8008e8c:	08008f9d 	.word	0x08008f9d
 8008e90:	08008f9d 	.word	0x08008f9d
 8008e94:	08008f5b 	.word	0x08008f5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68b9      	ldr	r1, [r7, #8]
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f000 f9fa 	bl	8009298 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	699a      	ldr	r2, [r3, #24]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f042 0208 	orr.w	r2, r2, #8
 8008eb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	699a      	ldr	r2, [r3, #24]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 0204 	bic.w	r2, r2, #4
 8008ec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	6999      	ldr	r1, [r3, #24]
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	691a      	ldr	r2, [r3, #16]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	430a      	orrs	r2, r1
 8008ed4:	619a      	str	r2, [r3, #24]
      break;
 8008ed6:	e064      	b.n	8008fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68b9      	ldr	r1, [r7, #8]
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f000 fa4a 	bl	8009378 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	699a      	ldr	r2, [r3, #24]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ef2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	699a      	ldr	r2, [r3, #24]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	6999      	ldr	r1, [r3, #24]
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	021a      	lsls	r2, r3, #8
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	430a      	orrs	r2, r1
 8008f16:	619a      	str	r2, [r3, #24]
      break;
 8008f18:	e043      	b.n	8008fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68b9      	ldr	r1, [r7, #8]
 8008f20:	4618      	mov	r0, r3
 8008f22:	f000 fa9d 	bl	8009460 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	69da      	ldr	r2, [r3, #28]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f042 0208 	orr.w	r2, r2, #8
 8008f34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	69da      	ldr	r2, [r3, #28]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f022 0204 	bic.w	r2, r2, #4
 8008f44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	69d9      	ldr	r1, [r3, #28]
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	691a      	ldr	r2, [r3, #16]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	430a      	orrs	r2, r1
 8008f56:	61da      	str	r2, [r3, #28]
      break;
 8008f58:	e023      	b.n	8008fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	68b9      	ldr	r1, [r7, #8]
 8008f60:	4618      	mov	r0, r3
 8008f62:	f000 faf1 	bl	8009548 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	69da      	ldr	r2, [r3, #28]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69da      	ldr	r2, [r3, #28]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	69d9      	ldr	r1, [r3, #28]
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	021a      	lsls	r2, r3, #8
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	430a      	orrs	r2, r1
 8008f98:	61da      	str	r2, [r3, #28]
      break;
 8008f9a:	e002      	b.n	8008fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	75fb      	strb	r3, [r7, #23]
      break;
 8008fa0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3718      	adds	r7, #24
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b084      	sub	sp, #16
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_TIM_ConfigClockSource+0x1c>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e0b4      	b.n	800913a <HAL_TIM_ConfigClockSource+0x186>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2202      	movs	r2, #2
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008ff6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009008:	d03e      	beq.n	8009088 <HAL_TIM_ConfigClockSource+0xd4>
 800900a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800900e:	f200 8087 	bhi.w	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009016:	f000 8086 	beq.w	8009126 <HAL_TIM_ConfigClockSource+0x172>
 800901a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800901e:	d87f      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009020:	2b70      	cmp	r3, #112	@ 0x70
 8009022:	d01a      	beq.n	800905a <HAL_TIM_ConfigClockSource+0xa6>
 8009024:	2b70      	cmp	r3, #112	@ 0x70
 8009026:	d87b      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009028:	2b60      	cmp	r3, #96	@ 0x60
 800902a:	d050      	beq.n	80090ce <HAL_TIM_ConfigClockSource+0x11a>
 800902c:	2b60      	cmp	r3, #96	@ 0x60
 800902e:	d877      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009030:	2b50      	cmp	r3, #80	@ 0x50
 8009032:	d03c      	beq.n	80090ae <HAL_TIM_ConfigClockSource+0xfa>
 8009034:	2b50      	cmp	r3, #80	@ 0x50
 8009036:	d873      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009038:	2b40      	cmp	r3, #64	@ 0x40
 800903a:	d058      	beq.n	80090ee <HAL_TIM_ConfigClockSource+0x13a>
 800903c:	2b40      	cmp	r3, #64	@ 0x40
 800903e:	d86f      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009040:	2b30      	cmp	r3, #48	@ 0x30
 8009042:	d064      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 8009044:	2b30      	cmp	r3, #48	@ 0x30
 8009046:	d86b      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009048:	2b20      	cmp	r3, #32
 800904a:	d060      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 800904c:	2b20      	cmp	r3, #32
 800904e:	d867      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009050:	2b00      	cmp	r3, #0
 8009052:	d05c      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 8009054:	2b10      	cmp	r3, #16
 8009056:	d05a      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 8009058:	e062      	b.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800906a:	f000 fb38 	bl	80096de <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800907c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	609a      	str	r2, [r3, #8]
      break;
 8009086:	e04f      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009098:	f000 fb21 	bl	80096de <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	689a      	ldr	r2, [r3, #8]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80090aa:	609a      	str	r2, [r3, #8]
      break;
 80090ac:	e03c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ba:	461a      	mov	r2, r3
 80090bc:	f000 fa98 	bl	80095f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2150      	movs	r1, #80	@ 0x50
 80090c6:	4618      	mov	r0, r3
 80090c8:	f000 faef 	bl	80096aa <TIM_ITRx_SetConfig>
      break;
 80090cc:	e02c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80090da:	461a      	mov	r2, r3
 80090dc:	f000 fab6 	bl	800964c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2160      	movs	r1, #96	@ 0x60
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 fadf 	bl	80096aa <TIM_ITRx_SetConfig>
      break;
 80090ec:	e01c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090fa:	461a      	mov	r2, r3
 80090fc:	f000 fa78 	bl	80095f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2140      	movs	r1, #64	@ 0x40
 8009106:	4618      	mov	r0, r3
 8009108:	f000 facf 	bl	80096aa <TIM_ITRx_SetConfig>
      break;
 800910c:	e00c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4619      	mov	r1, r3
 8009118:	4610      	mov	r0, r2
 800911a:	f000 fac6 	bl	80096aa <TIM_ITRx_SetConfig>
      break;
 800911e:	e003      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	73fb      	strb	r3, [r7, #15]
      break;
 8009124:	e000      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009126:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2201      	movs	r2, #1
 800912c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009142:	b480      	push	{r7}
 8009144:	b083      	sub	sp, #12
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800914a:	bf00      	nop
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	bc80      	pop	{r7}
 8009152:	4770      	bx	lr

08009154 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	bc80      	pop	{r7}
 8009164:	4770      	bx	lr

08009166 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009166:	b480      	push	{r7}
 8009168:	b083      	sub	sp, #12
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800916e:	bf00      	nop
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	bc80      	pop	{r7}
 8009176:	4770      	bx	lr

08009178 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	bc80      	pop	{r7}
 8009188:	4770      	bx	lr
	...

0800918c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800918c:	b480      	push	{r7}
 800918e:	b085      	sub	sp, #20
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	4a39      	ldr	r2, [pc, #228]	@ (8009284 <TIM_Base_SetConfig+0xf8>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d013      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	4a38      	ldr	r2, [pc, #224]	@ (8009288 <TIM_Base_SetConfig+0xfc>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d00f      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091b2:	d00b      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a35      	ldr	r2, [pc, #212]	@ (800928c <TIM_Base_SetConfig+0x100>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d007      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4a34      	ldr	r2, [pc, #208]	@ (8009290 <TIM_Base_SetConfig+0x104>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d003      	beq.n	80091cc <TIM_Base_SetConfig+0x40>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	4a33      	ldr	r2, [pc, #204]	@ (8009294 <TIM_Base_SetConfig+0x108>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d108      	bne.n	80091de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	4313      	orrs	r3, r2
 80091dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a28      	ldr	r2, [pc, #160]	@ (8009284 <TIM_Base_SetConfig+0xf8>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d013      	beq.n	800920e <TIM_Base_SetConfig+0x82>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a27      	ldr	r2, [pc, #156]	@ (8009288 <TIM_Base_SetConfig+0xfc>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d00f      	beq.n	800920e <TIM_Base_SetConfig+0x82>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091f4:	d00b      	beq.n	800920e <TIM_Base_SetConfig+0x82>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a24      	ldr	r2, [pc, #144]	@ (800928c <TIM_Base_SetConfig+0x100>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d007      	beq.n	800920e <TIM_Base_SetConfig+0x82>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a23      	ldr	r2, [pc, #140]	@ (8009290 <TIM_Base_SetConfig+0x104>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d003      	beq.n	800920e <TIM_Base_SetConfig+0x82>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4a22      	ldr	r2, [pc, #136]	@ (8009294 <TIM_Base_SetConfig+0x108>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d108      	bne.n	8009220 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009214:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	4313      	orrs	r3, r2
 800921e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	695b      	ldr	r3, [r3, #20]
 800922a:	4313      	orrs	r3, r2
 800922c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	68fa      	ldr	r2, [r7, #12]
 8009232:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	689a      	ldr	r2, [r3, #8]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a0f      	ldr	r2, [pc, #60]	@ (8009284 <TIM_Base_SetConfig+0xf8>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d003      	beq.n	8009254 <TIM_Base_SetConfig+0xc8>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	4a0e      	ldr	r2, [pc, #56]	@ (8009288 <TIM_Base_SetConfig+0xfc>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d103      	bne.n	800925c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	691a      	ldr	r2, [r3, #16]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2201      	movs	r2, #1
 8009260:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	2b00      	cmp	r3, #0
 800926c:	d005      	beq.n	800927a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	f023 0201 	bic.w	r2, r3, #1
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	611a      	str	r2, [r3, #16]
  }
}
 800927a:	bf00      	nop
 800927c:	3714      	adds	r7, #20
 800927e:	46bd      	mov	sp, r7
 8009280:	bc80      	pop	{r7}
 8009282:	4770      	bx	lr
 8009284:	40012c00 	.word	0x40012c00
 8009288:	40013400 	.word	0x40013400
 800928c:	40000400 	.word	0x40000400
 8009290:	40000800 	.word	0x40000800
 8009294:	40000c00 	.word	0x40000c00

08009298 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009298:	b480      	push	{r7}
 800929a:	b087      	sub	sp, #28
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6a1b      	ldr	r3, [r3, #32]
 80092a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a1b      	ldr	r3, [r3, #32]
 80092ac:	f023 0201 	bic.w	r2, r3, #1
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	699b      	ldr	r3, [r3, #24]
 80092be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 0303 	bic.w	r3, r3, #3
 80092ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f023 0302 	bic.w	r3, r3, #2
 80092e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	697a      	ldr	r2, [r7, #20]
 80092e8:	4313      	orrs	r3, r2
 80092ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a20      	ldr	r2, [pc, #128]	@ (8009370 <TIM_OC1_SetConfig+0xd8>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d003      	beq.n	80092fc <TIM_OC1_SetConfig+0x64>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009374 <TIM_OC1_SetConfig+0xdc>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d10c      	bne.n	8009316 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	f023 0308 	bic.w	r3, r3, #8
 8009302:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	697a      	ldr	r2, [r7, #20]
 800930a:	4313      	orrs	r3, r2
 800930c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	f023 0304 	bic.w	r3, r3, #4
 8009314:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	4a15      	ldr	r2, [pc, #84]	@ (8009370 <TIM_OC1_SetConfig+0xd8>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d003      	beq.n	8009326 <TIM_OC1_SetConfig+0x8e>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a14      	ldr	r2, [pc, #80]	@ (8009374 <TIM_OC1_SetConfig+0xdc>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d111      	bne.n	800934a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800932c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	693a      	ldr	r2, [r7, #16]
 800933c:	4313      	orrs	r3, r2
 800933e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	699b      	ldr	r3, [r3, #24]
 8009344:	693a      	ldr	r2, [r7, #16]
 8009346:	4313      	orrs	r3, r2
 8009348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	693a      	ldr	r2, [r7, #16]
 800934e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	68fa      	ldr	r2, [r7, #12]
 8009354:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	697a      	ldr	r2, [r7, #20]
 8009362:	621a      	str	r2, [r3, #32]
}
 8009364:	bf00      	nop
 8009366:	371c      	adds	r7, #28
 8009368:	46bd      	mov	sp, r7
 800936a:	bc80      	pop	{r7}
 800936c:	4770      	bx	lr
 800936e:	bf00      	nop
 8009370:	40012c00 	.word	0x40012c00
 8009374:	40013400 	.word	0x40013400

08009378 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009378:	b480      	push	{r7}
 800937a:	b087      	sub	sp, #28
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6a1b      	ldr	r3, [r3, #32]
 8009386:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6a1b      	ldr	r3, [r3, #32]
 800938c:	f023 0210 	bic.w	r2, r3, #16
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	021b      	lsls	r3, r3, #8
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	f023 0320 	bic.w	r3, r3, #32
 80093c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	011b      	lsls	r3, r3, #4
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	4313      	orrs	r3, r2
 80093ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a21      	ldr	r2, [pc, #132]	@ (8009458 <TIM_OC2_SetConfig+0xe0>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d003      	beq.n	80093e0 <TIM_OC2_SetConfig+0x68>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a20      	ldr	r2, [pc, #128]	@ (800945c <TIM_OC2_SetConfig+0xe4>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d10d      	bne.n	80093fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	011b      	lsls	r3, r3, #4
 80093ee:	697a      	ldr	r2, [r7, #20]
 80093f0:	4313      	orrs	r3, r2
 80093f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4a16      	ldr	r2, [pc, #88]	@ (8009458 <TIM_OC2_SetConfig+0xe0>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d003      	beq.n	800940c <TIM_OC2_SetConfig+0x94>
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	4a15      	ldr	r2, [pc, #84]	@ (800945c <TIM_OC2_SetConfig+0xe4>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d113      	bne.n	8009434 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009412:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800941a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	695b      	ldr	r3, [r3, #20]
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	693a      	ldr	r2, [r7, #16]
 8009424:	4313      	orrs	r3, r2
 8009426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	693a      	ldr	r2, [r7, #16]
 8009430:	4313      	orrs	r3, r2
 8009432:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	68fa      	ldr	r2, [r7, #12]
 800943e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	697a      	ldr	r2, [r7, #20]
 800944c:	621a      	str	r2, [r3, #32]
}
 800944e:	bf00      	nop
 8009450:	371c      	adds	r7, #28
 8009452:	46bd      	mov	sp, r7
 8009454:	bc80      	pop	{r7}
 8009456:	4770      	bx	lr
 8009458:	40012c00 	.word	0x40012c00
 800945c:	40013400 	.word	0x40013400

08009460 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009460:	b480      	push	{r7}
 8009462:	b087      	sub	sp, #28
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6a1b      	ldr	r3, [r3, #32]
 800946e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6a1b      	ldr	r3, [r3, #32]
 8009474:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	69db      	ldr	r3, [r3, #28]
 8009486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800948e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f023 0303 	bic.w	r3, r3, #3
 8009496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	4313      	orrs	r3, r2
 80094a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80094a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	689b      	ldr	r3, [r3, #8]
 80094ae:	021b      	lsls	r3, r3, #8
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	4a21      	ldr	r2, [pc, #132]	@ (8009540 <TIM_OC3_SetConfig+0xe0>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d003      	beq.n	80094c6 <TIM_OC3_SetConfig+0x66>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	4a20      	ldr	r2, [pc, #128]	@ (8009544 <TIM_OC3_SetConfig+0xe4>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d10d      	bne.n	80094e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80094cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	021b      	lsls	r3, r3, #8
 80094d4:	697a      	ldr	r2, [r7, #20]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80094e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a16      	ldr	r2, [pc, #88]	@ (8009540 <TIM_OC3_SetConfig+0xe0>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d003      	beq.n	80094f2 <TIM_OC3_SetConfig+0x92>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a15      	ldr	r2, [pc, #84]	@ (8009544 <TIM_OC3_SetConfig+0xe4>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d113      	bne.n	800951a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80094f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	011b      	lsls	r3, r3, #4
 8009508:	693a      	ldr	r2, [r7, #16]
 800950a:	4313      	orrs	r3, r2
 800950c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	011b      	lsls	r3, r3, #4
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	4313      	orrs	r3, r2
 8009518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	693a      	ldr	r2, [r7, #16]
 800951e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	68fa      	ldr	r2, [r7, #12]
 8009524:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	685a      	ldr	r2, [r3, #4]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	697a      	ldr	r2, [r7, #20]
 8009532:	621a      	str	r2, [r3, #32]
}
 8009534:	bf00      	nop
 8009536:	371c      	adds	r7, #28
 8009538:	46bd      	mov	sp, r7
 800953a:	bc80      	pop	{r7}
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	40012c00 	.word	0x40012c00
 8009544:	40013400 	.word	0x40013400

08009548 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009548:	b480      	push	{r7}
 800954a:	b087      	sub	sp, #28
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6a1b      	ldr	r3, [r3, #32]
 8009556:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a1b      	ldr	r3, [r3, #32]
 800955c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	69db      	ldr	r3, [r3, #28]
 800956e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800957e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	021b      	lsls	r3, r3, #8
 8009586:	68fa      	ldr	r2, [r7, #12]
 8009588:	4313      	orrs	r3, r2
 800958a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009592:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	031b      	lsls	r3, r3, #12
 800959a:	693a      	ldr	r2, [r7, #16]
 800959c:	4313      	orrs	r3, r2
 800959e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a11      	ldr	r2, [pc, #68]	@ (80095e8 <TIM_OC4_SetConfig+0xa0>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d003      	beq.n	80095b0 <TIM_OC4_SetConfig+0x68>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a10      	ldr	r2, [pc, #64]	@ (80095ec <TIM_OC4_SetConfig+0xa4>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d109      	bne.n	80095c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	019b      	lsls	r3, r3, #6
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	685a      	ldr	r2, [r3, #4]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	693a      	ldr	r2, [r7, #16]
 80095dc:	621a      	str	r2, [r3, #32]
}
 80095de:	bf00      	nop
 80095e0:	371c      	adds	r7, #28
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bc80      	pop	{r7}
 80095e6:	4770      	bx	lr
 80095e8:	40012c00 	.word	0x40012c00
 80095ec:	40013400 	.word	0x40013400

080095f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b087      	sub	sp, #28
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6a1b      	ldr	r3, [r3, #32]
 8009600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6a1b      	ldr	r3, [r3, #32]
 8009606:	f023 0201 	bic.w	r2, r3, #1
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	699b      	ldr	r3, [r3, #24]
 8009612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800961a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	011b      	lsls	r3, r3, #4
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	4313      	orrs	r3, r2
 8009624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	f023 030a 	bic.w	r3, r3, #10
 800962c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800962e:	697a      	ldr	r2, [r7, #20]
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	4313      	orrs	r3, r2
 8009634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	693a      	ldr	r2, [r7, #16]
 800963a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	697a      	ldr	r2, [r7, #20]
 8009640:	621a      	str	r2, [r3, #32]
}
 8009642:	bf00      	nop
 8009644:	371c      	adds	r7, #28
 8009646:	46bd      	mov	sp, r7
 8009648:	bc80      	pop	{r7}
 800964a:	4770      	bx	lr

0800964c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800964c:	b480      	push	{r7}
 800964e:	b087      	sub	sp, #28
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6a1b      	ldr	r3, [r3, #32]
 800965c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	6a1b      	ldr	r3, [r3, #32]
 8009662:	f023 0210 	bic.w	r2, r3, #16
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	031b      	lsls	r3, r3, #12
 800967c:	693a      	ldr	r2, [r7, #16]
 800967e:	4313      	orrs	r3, r2
 8009680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009688:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	011b      	lsls	r3, r3, #4
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	4313      	orrs	r3, r2
 8009692:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	693a      	ldr	r2, [r7, #16]
 8009698:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	697a      	ldr	r2, [r7, #20]
 800969e:	621a      	str	r2, [r3, #32]
}
 80096a0:	bf00      	nop
 80096a2:	371c      	adds	r7, #28
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bc80      	pop	{r7}
 80096a8:	4770      	bx	lr

080096aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096aa:	b480      	push	{r7}
 80096ac:	b085      	sub	sp, #20
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
 80096b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	4313      	orrs	r3, r2
 80096c8:	f043 0307 	orr.w	r3, r3, #7
 80096cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	609a      	str	r2, [r3, #8]
}
 80096d4:	bf00      	nop
 80096d6:	3714      	adds	r7, #20
 80096d8:	46bd      	mov	sp, r7
 80096da:	bc80      	pop	{r7}
 80096dc:	4770      	bx	lr

080096de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80096de:	b480      	push	{r7}
 80096e0:	b087      	sub	sp, #28
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	60f8      	str	r0, [r7, #12]
 80096e6:	60b9      	str	r1, [r7, #8]
 80096e8:	607a      	str	r2, [r7, #4]
 80096ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80096f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	021a      	lsls	r2, r3, #8
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	431a      	orrs	r2, r3
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	4313      	orrs	r3, r2
 8009706:	697a      	ldr	r2, [r7, #20]
 8009708:	4313      	orrs	r3, r2
 800970a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	697a      	ldr	r2, [r7, #20]
 8009710:	609a      	str	r2, [r3, #8]
}
 8009712:	bf00      	nop
 8009714:	371c      	adds	r7, #28
 8009716:	46bd      	mov	sp, r7
 8009718:	bc80      	pop	{r7}
 800971a:	4770      	bx	lr

0800971c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800971c:	b480      	push	{r7}
 800971e:	b087      	sub	sp, #28
 8009720:	af00      	add	r7, sp, #0
 8009722:	60f8      	str	r0, [r7, #12]
 8009724:	60b9      	str	r1, [r7, #8]
 8009726:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	f003 031f 	and.w	r3, r3, #31
 800972e:	2201      	movs	r2, #1
 8009730:	fa02 f303 	lsl.w	r3, r2, r3
 8009734:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6a1a      	ldr	r2, [r3, #32]
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	43db      	mvns	r3, r3
 800973e:	401a      	ands	r2, r3
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6a1a      	ldr	r2, [r3, #32]
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	f003 031f 	and.w	r3, r3, #31
 800974e:	6879      	ldr	r1, [r7, #4]
 8009750:	fa01 f303 	lsl.w	r3, r1, r3
 8009754:	431a      	orrs	r2, r3
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	621a      	str	r2, [r3, #32]
}
 800975a:	bf00      	nop
 800975c:	371c      	adds	r7, #28
 800975e:	46bd      	mov	sp, r7
 8009760:	bc80      	pop	{r7}
 8009762:	4770      	bx	lr

08009764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009774:	2b01      	cmp	r3, #1
 8009776:	d101      	bne.n	800977c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009778:	2302      	movs	r3, #2
 800977a:	e050      	b.n	800981e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2202      	movs	r2, #2
 8009788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009828 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d018      	beq.n	80097f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a19      	ldr	r2, [pc, #100]	@ (800982c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d013      	beq.n	80097f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097d2:	d00e      	beq.n	80097f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a15      	ldr	r2, [pc, #84]	@ (8009830 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d009      	beq.n	80097f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a14      	ldr	r2, [pc, #80]	@ (8009834 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d004      	beq.n	80097f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a12      	ldr	r2, [pc, #72]	@ (8009838 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d10c      	bne.n	800980c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	68ba      	ldr	r2, [r7, #8]
 8009800:	4313      	orrs	r3, r2
 8009802:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68ba      	ldr	r2, [r7, #8]
 800980a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2201      	movs	r2, #1
 8009810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	3714      	adds	r7, #20
 8009822:	46bd      	mov	sp, r7
 8009824:	bc80      	pop	{r7}
 8009826:	4770      	bx	lr
 8009828:	40012c00 	.word	0x40012c00
 800982c:	40013400 	.word	0x40013400
 8009830:	40000400 	.word	0x40000400
 8009834:	40000800 	.word	0x40000800
 8009838:	40000c00 	.word	0x40000c00

0800983c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	bc80      	pop	{r7}
 800984c:	4770      	bx	lr

0800984e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800984e:	b480      	push	{r7}
 8009850:	b083      	sub	sp, #12
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009856:	bf00      	nop
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	bc80      	pop	{r7}
 800985e:	4770      	bx	lr

08009860 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d101      	bne.n	8009872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e042      	b.n	80098f8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009878:	b2db      	uxtb	r3, r3
 800987a:	2b00      	cmp	r3, #0
 800987c:	d106      	bne.n	800988c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f7fc fec8 	bl	800661c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2224      	movs	r2, #36	@ 0x24
 8009890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	68da      	ldr	r2, [r3, #12]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80098a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 fcb5 	bl	800a214 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	691a      	ldr	r2, [r3, #16]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80098b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	695a      	ldr	r2, [r3, #20]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80098c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68da      	ldr	r2, [r3, #12]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80098d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2220      	movs	r2, #32
 80098e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2220      	movs	r2, #32
 80098ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2200      	movs	r2, #0
 80098f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80098f6:	2300      	movs	r3, #0
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3708      	adds	r7, #8
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}

08009900 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	4613      	mov	r3, r2
 800990c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009914:	b2db      	uxtb	r3, r3
 8009916:	2b20      	cmp	r3, #32
 8009918:	d121      	bne.n	800995e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d002      	beq.n	8009926 <HAL_UART_Transmit_IT+0x26>
 8009920:	88fb      	ldrh	r3, [r7, #6]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d101      	bne.n	800992a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8009926:	2301      	movs	r3, #1
 8009928:	e01a      	b.n	8009960 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	68ba      	ldr	r2, [r7, #8]
 800992e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	88fa      	ldrh	r2, [r7, #6]
 8009934:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	88fa      	ldrh	r2, [r7, #6]
 800993a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2200      	movs	r2, #0
 8009940:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2221      	movs	r2, #33	@ 0x21
 8009946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	68da      	ldr	r2, [r3, #12]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009958:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800995a:	2300      	movs	r3, #0
 800995c:	e000      	b.n	8009960 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800995e:	2302      	movs	r3, #2
  }
}
 8009960:	4618      	mov	r0, r3
 8009962:	3714      	adds	r7, #20
 8009964:	46bd      	mov	sp, r7
 8009966:	bc80      	pop	{r7}
 8009968:	4770      	bx	lr
	...

0800996c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b0ba      	sub	sp, #232	@ 0xe8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	695b      	ldr	r3, [r3, #20]
 800998e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009992:	2300      	movs	r3, #0
 8009994:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009998:	2300      	movs	r3, #0
 800999a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800999e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099a2:	f003 030f 	and.w	r3, r3, #15
 80099a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80099aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d10f      	bne.n	80099d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80099b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099b6:	f003 0320 	and.w	r3, r3, #32
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d009      	beq.n	80099d2 <HAL_UART_IRQHandler+0x66>
 80099be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099c2:	f003 0320 	and.w	r3, r3, #32
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d003      	beq.n	80099d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fb63 	bl	800a096 <UART_Receive_IT>
      return;
 80099d0:	e25b      	b.n	8009e8a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80099d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 80de 	beq.w	8009b98 <HAL_UART_IRQHandler+0x22c>
 80099dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099e0:	f003 0301 	and.w	r3, r3, #1
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d106      	bne.n	80099f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80099e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 80d1 	beq.w	8009b98 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80099f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00b      	beq.n	8009a1a <HAL_UART_IRQHandler+0xae>
 8009a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d005      	beq.n	8009a1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a12:	f043 0201 	orr.w	r2, r3, #1
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a1e:	f003 0304 	and.w	r3, r3, #4
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00b      	beq.n	8009a3e <HAL_UART_IRQHandler+0xd2>
 8009a26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d005      	beq.n	8009a3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a36:	f043 0202 	orr.w	r2, r3, #2
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a42:	f003 0302 	and.w	r3, r3, #2
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00b      	beq.n	8009a62 <HAL_UART_IRQHandler+0xf6>
 8009a4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a4e:	f003 0301 	and.w	r3, r3, #1
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d005      	beq.n	8009a62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a5a:	f043 0204 	orr.w	r2, r3, #4
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a66:	f003 0308 	and.w	r3, r3, #8
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d011      	beq.n	8009a92 <HAL_UART_IRQHandler+0x126>
 8009a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a72:	f003 0320 	and.w	r3, r3, #32
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d105      	bne.n	8009a86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009a7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a7e:	f003 0301 	and.w	r3, r3, #1
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d005      	beq.n	8009a92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a8a:	f043 0208 	orr.w	r2, r3, #8
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f000 81f2 	beq.w	8009e80 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009aa0:	f003 0320 	and.w	r3, r3, #32
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d008      	beq.n	8009aba <HAL_UART_IRQHandler+0x14e>
 8009aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aac:	f003 0320 	and.w	r3, r3, #32
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d002      	beq.n	8009aba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 faee 	bl	800a096 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	695b      	ldr	r3, [r3, #20]
 8009ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	bf14      	ite	ne
 8009ac8:	2301      	movne	r3, #1
 8009aca:	2300      	moveq	r3, #0
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ad6:	f003 0308 	and.w	r3, r3, #8
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d103      	bne.n	8009ae6 <HAL_UART_IRQHandler+0x17a>
 8009ade:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d04f      	beq.n	8009b86 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f9f8 	bl	8009edc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	695b      	ldr	r3, [r3, #20]
 8009af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d041      	beq.n	8009b7e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	3314      	adds	r3, #20
 8009b00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b08:	e853 3f00 	ldrex	r3, [r3]
 8009b0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009b10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009b14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	3314      	adds	r3, #20
 8009b22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009b26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009b2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009b32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009b36:	e841 2300 	strex	r3, r2, [r1]
 8009b3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009b3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1d9      	bne.n	8009afa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d013      	beq.n	8009b76 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b52:	4a7e      	ldr	r2, [pc, #504]	@ (8009d4c <HAL_UART_IRQHandler+0x3e0>)
 8009b54:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7fc ffa4 	bl	8006aa8 <HAL_DMA_Abort_IT>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d016      	beq.n	8009b94 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b6c:	687a      	ldr	r2, [r7, #4]
 8009b6e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009b70:	4610      	mov	r0, r2
 8009b72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b74:	e00e      	b.n	8009b94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 f99c 	bl	8009eb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b7c:	e00a      	b.n	8009b94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 f998 	bl	8009eb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b84:	e006      	b.n	8009b94 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f994 	bl	8009eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009b92:	e175      	b.n	8009e80 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b94:	bf00      	nop
    return;
 8009b96:	e173      	b.n	8009e80 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	f040 814f 	bne.w	8009e40 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ba6:	f003 0310 	and.w	r3, r3, #16
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f000 8148 	beq.w	8009e40 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bb4:	f003 0310 	and.w	r3, r3, #16
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	f000 8141 	beq.w	8009e40 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	60bb      	str	r3, [r7, #8]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	60bb      	str	r3, [r7, #8]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	60bb      	str	r3, [r7, #8]
 8009bd2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	695b      	ldr	r3, [r3, #20]
 8009bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	f000 80b6 	beq.w	8009d50 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009bf0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	f000 8145 	beq.w	8009e84 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009bfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c02:	429a      	cmp	r2, r3
 8009c04:	f080 813e 	bcs.w	8009e84 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c0e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c14:	699b      	ldr	r3, [r3, #24]
 8009c16:	2b20      	cmp	r3, #32
 8009c18:	f000 8088 	beq.w	8009d2c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	330c      	adds	r3, #12
 8009c22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009c2a:	e853 3f00 	ldrex	r3, [r3]
 8009c2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009c32:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c3a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	330c      	adds	r3, #12
 8009c44:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009c48:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c50:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009c54:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009c58:	e841 2300 	strex	r3, r2, [r1]
 8009c5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1d9      	bne.n	8009c1c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	3314      	adds	r3, #20
 8009c6e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c72:	e853 3f00 	ldrex	r3, [r3]
 8009c76:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009c78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c7a:	f023 0301 	bic.w	r3, r3, #1
 8009c7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	3314      	adds	r3, #20
 8009c88:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009c8c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009c90:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c92:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009c94:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009c98:	e841 2300 	strex	r3, r2, [r1]
 8009c9c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009c9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d1e1      	bne.n	8009c68 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	3314      	adds	r3, #20
 8009caa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cae:	e853 3f00 	ldrex	r3, [r3]
 8009cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009cb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	3314      	adds	r3, #20
 8009cc4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009cc8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009cca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ccc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009cce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009cd0:	e841 2300 	strex	r3, r2, [r1]
 8009cd4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009cd6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1e3      	bne.n	8009ca4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2220      	movs	r2, #32
 8009ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	330c      	adds	r3, #12
 8009cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cf4:	e853 3f00 	ldrex	r3, [r3]
 8009cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009cfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cfc:	f023 0310 	bic.w	r3, r3, #16
 8009d00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	330c      	adds	r3, #12
 8009d0a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009d0e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009d10:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d16:	e841 2300 	strex	r3, r2, [r1]
 8009d1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1e3      	bne.n	8009cea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fc fe83 	bl	8006a32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2202      	movs	r2, #2
 8009d30:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	4619      	mov	r1, r3
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 f8bf 	bl	8009ec6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009d48:	e09c      	b.n	8009e84 <HAL_UART_IRQHandler+0x518>
 8009d4a:	bf00      	nop
 8009d4c:	08009fa1 	.word	0x08009fa1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d58:	b29b      	uxth	r3, r3
 8009d5a:	1ad3      	subs	r3, r2, r3
 8009d5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d64:	b29b      	uxth	r3, r3
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	f000 808e 	beq.w	8009e88 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009d6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f000 8089 	beq.w	8009e88 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	330c      	adds	r3, #12
 8009d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d80:	e853 3f00 	ldrex	r3, [r3]
 8009d84:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d8c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	330c      	adds	r3, #12
 8009d96:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009d9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009da0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e3      	bne.n	8009d76 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	3314      	adds	r3, #20
 8009db4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db8:	e853 3f00 	ldrex	r3, [r3]
 8009dbc:	623b      	str	r3, [r7, #32]
   return(result);
 8009dbe:	6a3b      	ldr	r3, [r7, #32]
 8009dc0:	f023 0301 	bic.w	r3, r3, #1
 8009dc4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	3314      	adds	r3, #20
 8009dce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009dd2:	633a      	str	r2, [r7, #48]	@ 0x30
 8009dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009dd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1e3      	bne.n	8009dae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2220      	movs	r2, #32
 8009dea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	330c      	adds	r3, #12
 8009dfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	e853 3f00 	ldrex	r3, [r3]
 8009e02:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f023 0310 	bic.w	r3, r3, #16
 8009e0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	330c      	adds	r3, #12
 8009e14:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009e18:	61fa      	str	r2, [r7, #28]
 8009e1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1c:	69b9      	ldr	r1, [r7, #24]
 8009e1e:	69fa      	ldr	r2, [r7, #28]
 8009e20:	e841 2300 	strex	r3, r2, [r1]
 8009e24:	617b      	str	r3, [r7, #20]
   return(result);
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1e3      	bne.n	8009df4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2202      	movs	r2, #2
 8009e30:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e36:	4619      	mov	r1, r3
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f844 	bl	8009ec6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e3e:	e023      	b.n	8009e88 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d009      	beq.n	8009e60 <HAL_UART_IRQHandler+0x4f4>
 8009e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d003      	beq.n	8009e60 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 f8b5 	bl	8009fc8 <UART_Transmit_IT>
    return;
 8009e5e:	e014      	b.n	8009e8a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00e      	beq.n	8009e8a <HAL_UART_IRQHandler+0x51e>
 8009e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d008      	beq.n	8009e8a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 f8f4 	bl	800a066 <UART_EndTransmit_IT>
    return;
 8009e7e:	e004      	b.n	8009e8a <HAL_UART_IRQHandler+0x51e>
    return;
 8009e80:	bf00      	nop
 8009e82:	e002      	b.n	8009e8a <HAL_UART_IRQHandler+0x51e>
      return;
 8009e84:	bf00      	nop
 8009e86:	e000      	b.n	8009e8a <HAL_UART_IRQHandler+0x51e>
      return;
 8009e88:	bf00      	nop
  }
}
 8009e8a:	37e8      	adds	r7, #232	@ 0xe8
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009e98:	bf00      	nop
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bc80      	pop	{r7}
 8009ea0:	4770      	bx	lr

08009ea2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ea2:	b480      	push	{r7}
 8009ea4:	b083      	sub	sp, #12
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009eaa:	bf00      	nop
 8009eac:	370c      	adds	r7, #12
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bc80      	pop	{r7}
 8009eb2:	4770      	bx	lr

08009eb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009ebc:	bf00      	nop
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bc80      	pop	{r7}
 8009ec4:	4770      	bx	lr

08009ec6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ec6:	b480      	push	{r7}
 8009ec8:	b083      	sub	sp, #12
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
 8009ece:	460b      	mov	r3, r1
 8009ed0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ed2:	bf00      	nop
 8009ed4:	370c      	adds	r7, #12
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bc80      	pop	{r7}
 8009eda:	4770      	bx	lr

08009edc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b095      	sub	sp, #84	@ 0x54
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	330c      	adds	r3, #12
 8009eea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eee:	e853 3f00 	ldrex	r3, [r3]
 8009ef2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	330c      	adds	r3, #12
 8009f02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009f04:	643a      	str	r2, [r7, #64]	@ 0x40
 8009f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f0c:	e841 2300 	strex	r3, r2, [r1]
 8009f10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d1e5      	bne.n	8009ee4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	3314      	adds	r3, #20
 8009f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f20:	6a3b      	ldr	r3, [r7, #32]
 8009f22:	e853 3f00 	ldrex	r3, [r3]
 8009f26:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	f023 0301 	bic.w	r3, r3, #1
 8009f2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	3314      	adds	r3, #20
 8009f36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009f3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f40:	e841 2300 	strex	r3, r2, [r1]
 8009f44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d1e5      	bne.n	8009f18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d119      	bne.n	8009f88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	330c      	adds	r3, #12
 8009f5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	e853 3f00 	ldrex	r3, [r3]
 8009f62:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	f023 0310 	bic.w	r3, r3, #16
 8009f6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	330c      	adds	r3, #12
 8009f72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f74:	61ba      	str	r2, [r7, #24]
 8009f76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f78:	6979      	ldr	r1, [r7, #20]
 8009f7a:	69ba      	ldr	r2, [r7, #24]
 8009f7c:	e841 2300 	strex	r3, r2, [r1]
 8009f80:	613b      	str	r3, [r7, #16]
   return(result);
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d1e5      	bne.n	8009f54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2220      	movs	r2, #32
 8009f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2200      	movs	r2, #0
 8009f94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009f96:	bf00      	nop
 8009f98:	3754      	adds	r7, #84	@ 0x54
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bc80      	pop	{r7}
 8009f9e:	4770      	bx	lr

08009fa0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f7ff ff7a 	bl	8009eb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fc0:	bf00      	nop
 8009fc2:	3710      	adds	r7, #16
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b085      	sub	sp, #20
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	2b21      	cmp	r3, #33	@ 0x21
 8009fda:	d13e      	bne.n	800a05a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fe4:	d114      	bne.n	800a010 <UART_Transmit_IT+0x48>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d110      	bne.n	800a010 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6a1b      	ldr	r3, [r3, #32]
 8009ff2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	881b      	ldrh	r3, [r3, #0]
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a002:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6a1b      	ldr	r3, [r3, #32]
 800a008:	1c9a      	adds	r2, r3, #2
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	621a      	str	r2, [r3, #32]
 800a00e:	e008      	b.n	800a022 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6a1b      	ldr	r3, [r3, #32]
 800a014:	1c59      	adds	r1, r3, #1
 800a016:	687a      	ldr	r2, [r7, #4]
 800a018:	6211      	str	r1, [r2, #32]
 800a01a:	781a      	ldrb	r2, [r3, #0]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a026:	b29b      	uxth	r3, r3
 800a028:	3b01      	subs	r3, #1
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	4619      	mov	r1, r3
 800a030:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10f      	bne.n	800a056 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	68da      	ldr	r2, [r3, #12]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a044:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	68da      	ldr	r2, [r3, #12]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a054:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a056:	2300      	movs	r3, #0
 800a058:	e000      	b.n	800a05c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a05a:	2302      	movs	r3, #2
  }
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3714      	adds	r7, #20
 800a060:	46bd      	mov	sp, r7
 800a062:	bc80      	pop	{r7}
 800a064:	4770      	bx	lr

0800a066 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a066:	b580      	push	{r7, lr}
 800a068:	b082      	sub	sp, #8
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68da      	ldr	r2, [r3, #12]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a07c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2220      	movs	r2, #32
 800a082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f7ff ff02 	bl	8009e90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3708      	adds	r7, #8
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}

0800a096 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a096:	b580      	push	{r7, lr}
 800a098:	b08c      	sub	sp, #48	@ 0x30
 800a09a:	af00      	add	r7, sp, #0
 800a09c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	2b22      	cmp	r3, #34	@ 0x22
 800a0a8:	f040 80ae 	bne.w	800a208 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	689b      	ldr	r3, [r3, #8]
 800a0b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0b4:	d117      	bne.n	800a0e6 <UART_Receive_IT+0x50>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	691b      	ldr	r3, [r3, #16]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d113      	bne.n	800a0e6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0d4:	b29a      	uxth	r2, r3
 800a0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0de:	1c9a      	adds	r2, r3, #2
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	629a      	str	r2, [r3, #40]	@ 0x28
 800a0e4:	e026      	b.n	800a134 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0f8:	d007      	beq.n	800a10a <UART_Receive_IT+0x74>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d10a      	bne.n	800a118 <UART_Receive_IT+0x82>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	691b      	ldr	r3, [r3, #16]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d106      	bne.n	800a118 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	b2da      	uxtb	r2, r3
 800a112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a114:	701a      	strb	r2, [r3, #0]
 800a116:	e008      	b.n	800a12a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	b2db      	uxtb	r3, r3
 800a120:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a124:	b2da      	uxtb	r2, r3
 800a126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a128:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12e:	1c5a      	adds	r2, r3, #1
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a138:	b29b      	uxth	r3, r3
 800a13a:	3b01      	subs	r3, #1
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	687a      	ldr	r2, [r7, #4]
 800a140:	4619      	mov	r1, r3
 800a142:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a144:	2b00      	cmp	r3, #0
 800a146:	d15d      	bne.n	800a204 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	68da      	ldr	r2, [r3, #12]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f022 0220 	bic.w	r2, r2, #32
 800a156:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	68da      	ldr	r2, [r3, #12]
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a166:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	695a      	ldr	r2, [r3, #20]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f022 0201 	bic.w	r2, r2, #1
 800a176:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2220      	movs	r2, #32
 800a17c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a18a:	2b01      	cmp	r3, #1
 800a18c:	d135      	bne.n	800a1fa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	330c      	adds	r3, #12
 800a19a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	e853 3f00 	ldrex	r3, [r3]
 800a1a2:	613b      	str	r3, [r7, #16]
   return(result);
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	f023 0310 	bic.w	r3, r3, #16
 800a1aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	330c      	adds	r3, #12
 800a1b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1b4:	623a      	str	r2, [r7, #32]
 800a1b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b8:	69f9      	ldr	r1, [r7, #28]
 800a1ba:	6a3a      	ldr	r2, [r7, #32]
 800a1bc:	e841 2300 	strex	r3, r2, [r1]
 800a1c0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1c2:	69bb      	ldr	r3, [r7, #24]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d1e5      	bne.n	800a194 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f003 0310 	and.w	r3, r3, #16
 800a1d2:	2b10      	cmp	r3, #16
 800a1d4:	d10a      	bne.n	800a1ec <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	60fb      	str	r3, [r7, #12]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	60fb      	str	r3, [r7, #12]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	60fb      	str	r3, [r7, #12]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f7ff fe67 	bl	8009ec6 <HAL_UARTEx_RxEventCallback>
 800a1f8:	e002      	b.n	800a200 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7ff fe51 	bl	8009ea2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a200:	2300      	movs	r3, #0
 800a202:	e002      	b.n	800a20a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a204:	2300      	movs	r3, #0
 800a206:	e000      	b.n	800a20a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a208:	2302      	movs	r3, #2
  }
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3730      	adds	r7, #48	@ 0x30
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
	...

0800a214 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	691b      	ldr	r3, [r3, #16]
 800a222:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	68da      	ldr	r2, [r3, #12]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	430a      	orrs	r2, r1
 800a230:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	689a      	ldr	r2, [r3, #8]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	431a      	orrs	r2, r3
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	695b      	ldr	r3, [r3, #20]
 800a240:	4313      	orrs	r3, r2
 800a242:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800a24e:	f023 030c 	bic.w	r3, r3, #12
 800a252:	687a      	ldr	r2, [r7, #4]
 800a254:	6812      	ldr	r2, [r2, #0]
 800a256:	68b9      	ldr	r1, [r7, #8]
 800a258:	430b      	orrs	r3, r1
 800a25a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	695b      	ldr	r3, [r3, #20]
 800a262:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	699a      	ldr	r2, [r3, #24]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	430a      	orrs	r2, r1
 800a270:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a2c      	ldr	r2, [pc, #176]	@ (800a328 <UART_SetConfig+0x114>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d103      	bne.n	800a284 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a27c:	f7fe faf4 	bl	8008868 <HAL_RCC_GetPCLK2Freq>
 800a280:	60f8      	str	r0, [r7, #12]
 800a282:	e002      	b.n	800a28a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a284:	f7fe fadc 	bl	8008840 <HAL_RCC_GetPCLK1Freq>
 800a288:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a28a:	68fa      	ldr	r2, [r7, #12]
 800a28c:	4613      	mov	r3, r2
 800a28e:	009b      	lsls	r3, r3, #2
 800a290:	4413      	add	r3, r2
 800a292:	009a      	lsls	r2, r3, #2
 800a294:	441a      	add	r2, r3
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	009b      	lsls	r3, r3, #2
 800a29c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2a0:	4a22      	ldr	r2, [pc, #136]	@ (800a32c <UART_SetConfig+0x118>)
 800a2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a2a6:	095b      	lsrs	r3, r3, #5
 800a2a8:	0119      	lsls	r1, r3, #4
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	4413      	add	r3, r2
 800a2b2:	009a      	lsls	r2, r3, #2
 800a2b4:	441a      	add	r2, r3
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2c0:	4b1a      	ldr	r3, [pc, #104]	@ (800a32c <UART_SetConfig+0x118>)
 800a2c2:	fba3 0302 	umull	r0, r3, r3, r2
 800a2c6:	095b      	lsrs	r3, r3, #5
 800a2c8:	2064      	movs	r0, #100	@ 0x64
 800a2ca:	fb00 f303 	mul.w	r3, r0, r3
 800a2ce:	1ad3      	subs	r3, r2, r3
 800a2d0:	011b      	lsls	r3, r3, #4
 800a2d2:	3332      	adds	r3, #50	@ 0x32
 800a2d4:	4a15      	ldr	r2, [pc, #84]	@ (800a32c <UART_SetConfig+0x118>)
 800a2d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a2da:	095b      	lsrs	r3, r3, #5
 800a2dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a2e0:	4419      	add	r1, r3
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	4613      	mov	r3, r2
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	4413      	add	r3, r2
 800a2ea:	009a      	lsls	r2, r3, #2
 800a2ec:	441a      	add	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a32c <UART_SetConfig+0x118>)
 800a2fa:	fba3 0302 	umull	r0, r3, r3, r2
 800a2fe:	095b      	lsrs	r3, r3, #5
 800a300:	2064      	movs	r0, #100	@ 0x64
 800a302:	fb00 f303 	mul.w	r3, r0, r3
 800a306:	1ad3      	subs	r3, r2, r3
 800a308:	011b      	lsls	r3, r3, #4
 800a30a:	3332      	adds	r3, #50	@ 0x32
 800a30c:	4a07      	ldr	r2, [pc, #28]	@ (800a32c <UART_SetConfig+0x118>)
 800a30e:	fba2 2303 	umull	r2, r3, r2, r3
 800a312:	095b      	lsrs	r3, r3, #5
 800a314:	f003 020f 	and.w	r2, r3, #15
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	440a      	add	r2, r1
 800a31e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a320:	bf00      	nop
 800a322:	3710      	adds	r7, #16
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}
 800a328:	40013800 	.word	0x40013800
 800a32c:	51eb851f 	.word	0x51eb851f

0800a330 <__cvt>:
 800a330:	2b00      	cmp	r3, #0
 800a332:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a336:	461d      	mov	r5, r3
 800a338:	bfbb      	ittet	lt
 800a33a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800a33e:	461d      	movlt	r5, r3
 800a340:	2300      	movge	r3, #0
 800a342:	232d      	movlt	r3, #45	@ 0x2d
 800a344:	b088      	sub	sp, #32
 800a346:	4614      	mov	r4, r2
 800a348:	bfb8      	it	lt
 800a34a:	4614      	movlt	r4, r2
 800a34c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a34e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800a350:	7013      	strb	r3, [r2, #0]
 800a352:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a354:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800a358:	f023 0820 	bic.w	r8, r3, #32
 800a35c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a360:	d005      	beq.n	800a36e <__cvt+0x3e>
 800a362:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a366:	d100      	bne.n	800a36a <__cvt+0x3a>
 800a368:	3601      	adds	r6, #1
 800a36a:	2302      	movs	r3, #2
 800a36c:	e000      	b.n	800a370 <__cvt+0x40>
 800a36e:	2303      	movs	r3, #3
 800a370:	aa07      	add	r2, sp, #28
 800a372:	9204      	str	r2, [sp, #16]
 800a374:	aa06      	add	r2, sp, #24
 800a376:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a37a:	e9cd 3600 	strd	r3, r6, [sp]
 800a37e:	4622      	mov	r2, r4
 800a380:	462b      	mov	r3, r5
 800a382:	f001 f899 	bl	800b4b8 <_dtoa_r>
 800a386:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a38a:	4607      	mov	r7, r0
 800a38c:	d119      	bne.n	800a3c2 <__cvt+0x92>
 800a38e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a390:	07db      	lsls	r3, r3, #31
 800a392:	d50e      	bpl.n	800a3b2 <__cvt+0x82>
 800a394:	eb00 0906 	add.w	r9, r0, r6
 800a398:	2200      	movs	r2, #0
 800a39a:	2300      	movs	r3, #0
 800a39c:	4620      	mov	r0, r4
 800a39e:	4629      	mov	r1, r5
 800a3a0:	f7f6 fb6e 	bl	8000a80 <__aeabi_dcmpeq>
 800a3a4:	b108      	cbz	r0, 800a3aa <__cvt+0x7a>
 800a3a6:	f8cd 901c 	str.w	r9, [sp, #28]
 800a3aa:	2230      	movs	r2, #48	@ 0x30
 800a3ac:	9b07      	ldr	r3, [sp, #28]
 800a3ae:	454b      	cmp	r3, r9
 800a3b0:	d31e      	bcc.n	800a3f0 <__cvt+0xc0>
 800a3b2:	4638      	mov	r0, r7
 800a3b4:	9b07      	ldr	r3, [sp, #28]
 800a3b6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a3b8:	1bdb      	subs	r3, r3, r7
 800a3ba:	6013      	str	r3, [r2, #0]
 800a3bc:	b008      	add	sp, #32
 800a3be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3c2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3c6:	eb00 0906 	add.w	r9, r0, r6
 800a3ca:	d1e5      	bne.n	800a398 <__cvt+0x68>
 800a3cc:	7803      	ldrb	r3, [r0, #0]
 800a3ce:	2b30      	cmp	r3, #48	@ 0x30
 800a3d0:	d10a      	bne.n	800a3e8 <__cvt+0xb8>
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	4629      	mov	r1, r5
 800a3da:	f7f6 fb51 	bl	8000a80 <__aeabi_dcmpeq>
 800a3de:	b918      	cbnz	r0, 800a3e8 <__cvt+0xb8>
 800a3e0:	f1c6 0601 	rsb	r6, r6, #1
 800a3e4:	f8ca 6000 	str.w	r6, [sl]
 800a3e8:	f8da 3000 	ldr.w	r3, [sl]
 800a3ec:	4499      	add	r9, r3
 800a3ee:	e7d3      	b.n	800a398 <__cvt+0x68>
 800a3f0:	1c59      	adds	r1, r3, #1
 800a3f2:	9107      	str	r1, [sp, #28]
 800a3f4:	701a      	strb	r2, [r3, #0]
 800a3f6:	e7d9      	b.n	800a3ac <__cvt+0x7c>

0800a3f8 <__exponent>:
 800a3f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3fa:	2900      	cmp	r1, #0
 800a3fc:	bfb6      	itet	lt
 800a3fe:	232d      	movlt	r3, #45	@ 0x2d
 800a400:	232b      	movge	r3, #43	@ 0x2b
 800a402:	4249      	neglt	r1, r1
 800a404:	2909      	cmp	r1, #9
 800a406:	7002      	strb	r2, [r0, #0]
 800a408:	7043      	strb	r3, [r0, #1]
 800a40a:	dd29      	ble.n	800a460 <__exponent+0x68>
 800a40c:	f10d 0307 	add.w	r3, sp, #7
 800a410:	461d      	mov	r5, r3
 800a412:	270a      	movs	r7, #10
 800a414:	fbb1 f6f7 	udiv	r6, r1, r7
 800a418:	461a      	mov	r2, r3
 800a41a:	fb07 1416 	mls	r4, r7, r6, r1
 800a41e:	3430      	adds	r4, #48	@ 0x30
 800a420:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a424:	460c      	mov	r4, r1
 800a426:	2c63      	cmp	r4, #99	@ 0x63
 800a428:	4631      	mov	r1, r6
 800a42a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a42e:	dcf1      	bgt.n	800a414 <__exponent+0x1c>
 800a430:	3130      	adds	r1, #48	@ 0x30
 800a432:	1e94      	subs	r4, r2, #2
 800a434:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a438:	4623      	mov	r3, r4
 800a43a:	1c41      	adds	r1, r0, #1
 800a43c:	42ab      	cmp	r3, r5
 800a43e:	d30a      	bcc.n	800a456 <__exponent+0x5e>
 800a440:	f10d 0309 	add.w	r3, sp, #9
 800a444:	1a9b      	subs	r3, r3, r2
 800a446:	42ac      	cmp	r4, r5
 800a448:	bf88      	it	hi
 800a44a:	2300      	movhi	r3, #0
 800a44c:	3302      	adds	r3, #2
 800a44e:	4403      	add	r3, r0
 800a450:	1a18      	subs	r0, r3, r0
 800a452:	b003      	add	sp, #12
 800a454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a456:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a45a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a45e:	e7ed      	b.n	800a43c <__exponent+0x44>
 800a460:	2330      	movs	r3, #48	@ 0x30
 800a462:	3130      	adds	r1, #48	@ 0x30
 800a464:	7083      	strb	r3, [r0, #2]
 800a466:	70c1      	strb	r1, [r0, #3]
 800a468:	1d03      	adds	r3, r0, #4
 800a46a:	e7f1      	b.n	800a450 <__exponent+0x58>

0800a46c <_printf_float>:
 800a46c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a470:	b091      	sub	sp, #68	@ 0x44
 800a472:	460c      	mov	r4, r1
 800a474:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800a478:	4616      	mov	r6, r2
 800a47a:	461f      	mov	r7, r3
 800a47c:	4605      	mov	r5, r0
 800a47e:	f000 fefb 	bl	800b278 <_localeconv_r>
 800a482:	6803      	ldr	r3, [r0, #0]
 800a484:	4618      	mov	r0, r3
 800a486:	9308      	str	r3, [sp, #32]
 800a488:	f7f5 fece 	bl	8000228 <strlen>
 800a48c:	2300      	movs	r3, #0
 800a48e:	930e      	str	r3, [sp, #56]	@ 0x38
 800a490:	f8d8 3000 	ldr.w	r3, [r8]
 800a494:	9009      	str	r0, [sp, #36]	@ 0x24
 800a496:	3307      	adds	r3, #7
 800a498:	f023 0307 	bic.w	r3, r3, #7
 800a49c:	f103 0208 	add.w	r2, r3, #8
 800a4a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a4a4:	f8d4 b000 	ldr.w	fp, [r4]
 800a4a8:	f8c8 2000 	str.w	r2, [r8]
 800a4ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a4b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a4b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a4b6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a4ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a4be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a4c6:	4b9c      	ldr	r3, [pc, #624]	@ (800a738 <_printf_float+0x2cc>)
 800a4c8:	f7f6 fb0c 	bl	8000ae4 <__aeabi_dcmpun>
 800a4cc:	bb70      	cbnz	r0, 800a52c <_printf_float+0xc0>
 800a4ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d6:	4b98      	ldr	r3, [pc, #608]	@ (800a738 <_printf_float+0x2cc>)
 800a4d8:	f7f6 fae6 	bl	8000aa8 <__aeabi_dcmple>
 800a4dc:	bb30      	cbnz	r0, 800a52c <_printf_float+0xc0>
 800a4de:	2200      	movs	r2, #0
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	4640      	mov	r0, r8
 800a4e4:	4649      	mov	r1, r9
 800a4e6:	f7f6 fad5 	bl	8000a94 <__aeabi_dcmplt>
 800a4ea:	b110      	cbz	r0, 800a4f2 <_printf_float+0x86>
 800a4ec:	232d      	movs	r3, #45	@ 0x2d
 800a4ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4f2:	4a92      	ldr	r2, [pc, #584]	@ (800a73c <_printf_float+0x2d0>)
 800a4f4:	4b92      	ldr	r3, [pc, #584]	@ (800a740 <_printf_float+0x2d4>)
 800a4f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4fa:	bf8c      	ite	hi
 800a4fc:	4690      	movhi	r8, r2
 800a4fe:	4698      	movls	r8, r3
 800a500:	2303      	movs	r3, #3
 800a502:	f04f 0900 	mov.w	r9, #0
 800a506:	6123      	str	r3, [r4, #16]
 800a508:	f02b 0304 	bic.w	r3, fp, #4
 800a50c:	6023      	str	r3, [r4, #0]
 800a50e:	4633      	mov	r3, r6
 800a510:	4621      	mov	r1, r4
 800a512:	4628      	mov	r0, r5
 800a514:	9700      	str	r7, [sp, #0]
 800a516:	aa0f      	add	r2, sp, #60	@ 0x3c
 800a518:	f000 f9d4 	bl	800a8c4 <_printf_common>
 800a51c:	3001      	adds	r0, #1
 800a51e:	f040 8090 	bne.w	800a642 <_printf_float+0x1d6>
 800a522:	f04f 30ff 	mov.w	r0, #4294967295
 800a526:	b011      	add	sp, #68	@ 0x44
 800a528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52c:	4642      	mov	r2, r8
 800a52e:	464b      	mov	r3, r9
 800a530:	4640      	mov	r0, r8
 800a532:	4649      	mov	r1, r9
 800a534:	f7f6 fad6 	bl	8000ae4 <__aeabi_dcmpun>
 800a538:	b148      	cbz	r0, 800a54e <_printf_float+0xe2>
 800a53a:	464b      	mov	r3, r9
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	bfb8      	it	lt
 800a540:	232d      	movlt	r3, #45	@ 0x2d
 800a542:	4a80      	ldr	r2, [pc, #512]	@ (800a744 <_printf_float+0x2d8>)
 800a544:	bfb8      	it	lt
 800a546:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a54a:	4b7f      	ldr	r3, [pc, #508]	@ (800a748 <_printf_float+0x2dc>)
 800a54c:	e7d3      	b.n	800a4f6 <_printf_float+0x8a>
 800a54e:	6863      	ldr	r3, [r4, #4]
 800a550:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800a554:	1c5a      	adds	r2, r3, #1
 800a556:	d13f      	bne.n	800a5d8 <_printf_float+0x16c>
 800a558:	2306      	movs	r3, #6
 800a55a:	6063      	str	r3, [r4, #4]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800a562:	6023      	str	r3, [r4, #0]
 800a564:	9206      	str	r2, [sp, #24]
 800a566:	aa0e      	add	r2, sp, #56	@ 0x38
 800a568:	e9cd a204 	strd	sl, r2, [sp, #16]
 800a56c:	aa0d      	add	r2, sp, #52	@ 0x34
 800a56e:	9203      	str	r2, [sp, #12]
 800a570:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800a574:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a578:	6863      	ldr	r3, [r4, #4]
 800a57a:	4642      	mov	r2, r8
 800a57c:	9300      	str	r3, [sp, #0]
 800a57e:	4628      	mov	r0, r5
 800a580:	464b      	mov	r3, r9
 800a582:	910a      	str	r1, [sp, #40]	@ 0x28
 800a584:	f7ff fed4 	bl	800a330 <__cvt>
 800a588:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a58a:	4680      	mov	r8, r0
 800a58c:	2947      	cmp	r1, #71	@ 0x47
 800a58e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a590:	d128      	bne.n	800a5e4 <_printf_float+0x178>
 800a592:	1cc8      	adds	r0, r1, #3
 800a594:	db02      	blt.n	800a59c <_printf_float+0x130>
 800a596:	6863      	ldr	r3, [r4, #4]
 800a598:	4299      	cmp	r1, r3
 800a59a:	dd40      	ble.n	800a61e <_printf_float+0x1b2>
 800a59c:	f1aa 0a02 	sub.w	sl, sl, #2
 800a5a0:	fa5f fa8a 	uxtb.w	sl, sl
 800a5a4:	4652      	mov	r2, sl
 800a5a6:	3901      	subs	r1, #1
 800a5a8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a5ac:	910d      	str	r1, [sp, #52]	@ 0x34
 800a5ae:	f7ff ff23 	bl	800a3f8 <__exponent>
 800a5b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5b4:	4681      	mov	r9, r0
 800a5b6:	1813      	adds	r3, r2, r0
 800a5b8:	2a01      	cmp	r2, #1
 800a5ba:	6123      	str	r3, [r4, #16]
 800a5bc:	dc02      	bgt.n	800a5c4 <_printf_float+0x158>
 800a5be:	6822      	ldr	r2, [r4, #0]
 800a5c0:	07d2      	lsls	r2, r2, #31
 800a5c2:	d501      	bpl.n	800a5c8 <_printf_float+0x15c>
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	6123      	str	r3, [r4, #16]
 800a5c8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d09e      	beq.n	800a50e <_printf_float+0xa2>
 800a5d0:	232d      	movs	r3, #45	@ 0x2d
 800a5d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5d6:	e79a      	b.n	800a50e <_printf_float+0xa2>
 800a5d8:	2947      	cmp	r1, #71	@ 0x47
 800a5da:	d1bf      	bne.n	800a55c <_printf_float+0xf0>
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1bd      	bne.n	800a55c <_printf_float+0xf0>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e7ba      	b.n	800a55a <_printf_float+0xee>
 800a5e4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5e8:	d9dc      	bls.n	800a5a4 <_printf_float+0x138>
 800a5ea:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5ee:	d118      	bne.n	800a622 <_printf_float+0x1b6>
 800a5f0:	2900      	cmp	r1, #0
 800a5f2:	6863      	ldr	r3, [r4, #4]
 800a5f4:	dd0b      	ble.n	800a60e <_printf_float+0x1a2>
 800a5f6:	6121      	str	r1, [r4, #16]
 800a5f8:	b913      	cbnz	r3, 800a600 <_printf_float+0x194>
 800a5fa:	6822      	ldr	r2, [r4, #0]
 800a5fc:	07d0      	lsls	r0, r2, #31
 800a5fe:	d502      	bpl.n	800a606 <_printf_float+0x19a>
 800a600:	3301      	adds	r3, #1
 800a602:	440b      	add	r3, r1
 800a604:	6123      	str	r3, [r4, #16]
 800a606:	f04f 0900 	mov.w	r9, #0
 800a60a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a60c:	e7dc      	b.n	800a5c8 <_printf_float+0x15c>
 800a60e:	b913      	cbnz	r3, 800a616 <_printf_float+0x1aa>
 800a610:	6822      	ldr	r2, [r4, #0]
 800a612:	07d2      	lsls	r2, r2, #31
 800a614:	d501      	bpl.n	800a61a <_printf_float+0x1ae>
 800a616:	3302      	adds	r3, #2
 800a618:	e7f4      	b.n	800a604 <_printf_float+0x198>
 800a61a:	2301      	movs	r3, #1
 800a61c:	e7f2      	b.n	800a604 <_printf_float+0x198>
 800a61e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a622:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a624:	4299      	cmp	r1, r3
 800a626:	db05      	blt.n	800a634 <_printf_float+0x1c8>
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	6121      	str	r1, [r4, #16]
 800a62c:	07d8      	lsls	r0, r3, #31
 800a62e:	d5ea      	bpl.n	800a606 <_printf_float+0x19a>
 800a630:	1c4b      	adds	r3, r1, #1
 800a632:	e7e7      	b.n	800a604 <_printf_float+0x198>
 800a634:	2900      	cmp	r1, #0
 800a636:	bfcc      	ite	gt
 800a638:	2201      	movgt	r2, #1
 800a63a:	f1c1 0202 	rsble	r2, r1, #2
 800a63e:	4413      	add	r3, r2
 800a640:	e7e0      	b.n	800a604 <_printf_float+0x198>
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	055a      	lsls	r2, r3, #21
 800a646:	d407      	bmi.n	800a658 <_printf_float+0x1ec>
 800a648:	6923      	ldr	r3, [r4, #16]
 800a64a:	4642      	mov	r2, r8
 800a64c:	4631      	mov	r1, r6
 800a64e:	4628      	mov	r0, r5
 800a650:	47b8      	blx	r7
 800a652:	3001      	adds	r0, #1
 800a654:	d12b      	bne.n	800a6ae <_printf_float+0x242>
 800a656:	e764      	b.n	800a522 <_printf_float+0xb6>
 800a658:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a65c:	f240 80dc 	bls.w	800a818 <_printf_float+0x3ac>
 800a660:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a664:	2200      	movs	r2, #0
 800a666:	2300      	movs	r3, #0
 800a668:	f7f6 fa0a 	bl	8000a80 <__aeabi_dcmpeq>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	d033      	beq.n	800a6d8 <_printf_float+0x26c>
 800a670:	2301      	movs	r3, #1
 800a672:	4631      	mov	r1, r6
 800a674:	4628      	mov	r0, r5
 800a676:	4a35      	ldr	r2, [pc, #212]	@ (800a74c <_printf_float+0x2e0>)
 800a678:	47b8      	blx	r7
 800a67a:	3001      	adds	r0, #1
 800a67c:	f43f af51 	beq.w	800a522 <_printf_float+0xb6>
 800a680:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800a684:	4543      	cmp	r3, r8
 800a686:	db02      	blt.n	800a68e <_printf_float+0x222>
 800a688:	6823      	ldr	r3, [r4, #0]
 800a68a:	07d8      	lsls	r0, r3, #31
 800a68c:	d50f      	bpl.n	800a6ae <_printf_float+0x242>
 800a68e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a692:	4631      	mov	r1, r6
 800a694:	4628      	mov	r0, r5
 800a696:	47b8      	blx	r7
 800a698:	3001      	adds	r0, #1
 800a69a:	f43f af42 	beq.w	800a522 <_printf_float+0xb6>
 800a69e:	f04f 0900 	mov.w	r9, #0
 800a6a2:	f108 38ff 	add.w	r8, r8, #4294967295
 800a6a6:	f104 0a1a 	add.w	sl, r4, #26
 800a6aa:	45c8      	cmp	r8, r9
 800a6ac:	dc09      	bgt.n	800a6c2 <_printf_float+0x256>
 800a6ae:	6823      	ldr	r3, [r4, #0]
 800a6b0:	079b      	lsls	r3, r3, #30
 800a6b2:	f100 8102 	bmi.w	800a8ba <_printf_float+0x44e>
 800a6b6:	68e0      	ldr	r0, [r4, #12]
 800a6b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6ba:	4298      	cmp	r0, r3
 800a6bc:	bfb8      	it	lt
 800a6be:	4618      	movlt	r0, r3
 800a6c0:	e731      	b.n	800a526 <_printf_float+0xba>
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	4652      	mov	r2, sl
 800a6c6:	4631      	mov	r1, r6
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	47b8      	blx	r7
 800a6cc:	3001      	adds	r0, #1
 800a6ce:	f43f af28 	beq.w	800a522 <_printf_float+0xb6>
 800a6d2:	f109 0901 	add.w	r9, r9, #1
 800a6d6:	e7e8      	b.n	800a6aa <_printf_float+0x23e>
 800a6d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	dc38      	bgt.n	800a750 <_printf_float+0x2e4>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	4631      	mov	r1, r6
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	4a19      	ldr	r2, [pc, #100]	@ (800a74c <_printf_float+0x2e0>)
 800a6e6:	47b8      	blx	r7
 800a6e8:	3001      	adds	r0, #1
 800a6ea:	f43f af1a 	beq.w	800a522 <_printf_float+0xb6>
 800a6ee:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800a6f2:	ea59 0303 	orrs.w	r3, r9, r3
 800a6f6:	d102      	bne.n	800a6fe <_printf_float+0x292>
 800a6f8:	6823      	ldr	r3, [r4, #0]
 800a6fa:	07d9      	lsls	r1, r3, #31
 800a6fc:	d5d7      	bpl.n	800a6ae <_printf_float+0x242>
 800a6fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a702:	4631      	mov	r1, r6
 800a704:	4628      	mov	r0, r5
 800a706:	47b8      	blx	r7
 800a708:	3001      	adds	r0, #1
 800a70a:	f43f af0a 	beq.w	800a522 <_printf_float+0xb6>
 800a70e:	f04f 0a00 	mov.w	sl, #0
 800a712:	f104 0b1a 	add.w	fp, r4, #26
 800a716:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a718:	425b      	negs	r3, r3
 800a71a:	4553      	cmp	r3, sl
 800a71c:	dc01      	bgt.n	800a722 <_printf_float+0x2b6>
 800a71e:	464b      	mov	r3, r9
 800a720:	e793      	b.n	800a64a <_printf_float+0x1de>
 800a722:	2301      	movs	r3, #1
 800a724:	465a      	mov	r2, fp
 800a726:	4631      	mov	r1, r6
 800a728:	4628      	mov	r0, r5
 800a72a:	47b8      	blx	r7
 800a72c:	3001      	adds	r0, #1
 800a72e:	f43f aef8 	beq.w	800a522 <_printf_float+0xb6>
 800a732:	f10a 0a01 	add.w	sl, sl, #1
 800a736:	e7ee      	b.n	800a716 <_printf_float+0x2aa>
 800a738:	7fefffff 	.word	0x7fefffff
 800a73c:	080101c6 	.word	0x080101c6
 800a740:	080101c2 	.word	0x080101c2
 800a744:	080101ce 	.word	0x080101ce
 800a748:	080101ca 	.word	0x080101ca
 800a74c:	080101d2 	.word	0x080101d2
 800a750:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a752:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a756:	4553      	cmp	r3, sl
 800a758:	bfa8      	it	ge
 800a75a:	4653      	movge	r3, sl
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	4699      	mov	r9, r3
 800a760:	dc36      	bgt.n	800a7d0 <_printf_float+0x364>
 800a762:	f04f 0b00 	mov.w	fp, #0
 800a766:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a76a:	f104 021a 	add.w	r2, r4, #26
 800a76e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a770:	930a      	str	r3, [sp, #40]	@ 0x28
 800a772:	eba3 0309 	sub.w	r3, r3, r9
 800a776:	455b      	cmp	r3, fp
 800a778:	dc31      	bgt.n	800a7de <_printf_float+0x372>
 800a77a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a77c:	459a      	cmp	sl, r3
 800a77e:	dc3a      	bgt.n	800a7f6 <_printf_float+0x38a>
 800a780:	6823      	ldr	r3, [r4, #0]
 800a782:	07da      	lsls	r2, r3, #31
 800a784:	d437      	bmi.n	800a7f6 <_printf_float+0x38a>
 800a786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a788:	ebaa 0903 	sub.w	r9, sl, r3
 800a78c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a78e:	ebaa 0303 	sub.w	r3, sl, r3
 800a792:	4599      	cmp	r9, r3
 800a794:	bfa8      	it	ge
 800a796:	4699      	movge	r9, r3
 800a798:	f1b9 0f00 	cmp.w	r9, #0
 800a79c:	dc33      	bgt.n	800a806 <_printf_float+0x39a>
 800a79e:	f04f 0800 	mov.w	r8, #0
 800a7a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a7a6:	f104 0b1a 	add.w	fp, r4, #26
 800a7aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7ac:	ebaa 0303 	sub.w	r3, sl, r3
 800a7b0:	eba3 0309 	sub.w	r3, r3, r9
 800a7b4:	4543      	cmp	r3, r8
 800a7b6:	f77f af7a 	ble.w	800a6ae <_printf_float+0x242>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	465a      	mov	r2, fp
 800a7be:	4631      	mov	r1, r6
 800a7c0:	4628      	mov	r0, r5
 800a7c2:	47b8      	blx	r7
 800a7c4:	3001      	adds	r0, #1
 800a7c6:	f43f aeac 	beq.w	800a522 <_printf_float+0xb6>
 800a7ca:	f108 0801 	add.w	r8, r8, #1
 800a7ce:	e7ec      	b.n	800a7aa <_printf_float+0x33e>
 800a7d0:	4642      	mov	r2, r8
 800a7d2:	4631      	mov	r1, r6
 800a7d4:	4628      	mov	r0, r5
 800a7d6:	47b8      	blx	r7
 800a7d8:	3001      	adds	r0, #1
 800a7da:	d1c2      	bne.n	800a762 <_printf_float+0x2f6>
 800a7dc:	e6a1      	b.n	800a522 <_printf_float+0xb6>
 800a7de:	2301      	movs	r3, #1
 800a7e0:	4631      	mov	r1, r6
 800a7e2:	4628      	mov	r0, r5
 800a7e4:	920a      	str	r2, [sp, #40]	@ 0x28
 800a7e6:	47b8      	blx	r7
 800a7e8:	3001      	adds	r0, #1
 800a7ea:	f43f ae9a 	beq.w	800a522 <_printf_float+0xb6>
 800a7ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7f0:	f10b 0b01 	add.w	fp, fp, #1
 800a7f4:	e7bb      	b.n	800a76e <_printf_float+0x302>
 800a7f6:	4631      	mov	r1, r6
 800a7f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	47b8      	blx	r7
 800a800:	3001      	adds	r0, #1
 800a802:	d1c0      	bne.n	800a786 <_printf_float+0x31a>
 800a804:	e68d      	b.n	800a522 <_printf_float+0xb6>
 800a806:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a808:	464b      	mov	r3, r9
 800a80a:	4631      	mov	r1, r6
 800a80c:	4628      	mov	r0, r5
 800a80e:	4442      	add	r2, r8
 800a810:	47b8      	blx	r7
 800a812:	3001      	adds	r0, #1
 800a814:	d1c3      	bne.n	800a79e <_printf_float+0x332>
 800a816:	e684      	b.n	800a522 <_printf_float+0xb6>
 800a818:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800a81c:	f1ba 0f01 	cmp.w	sl, #1
 800a820:	dc01      	bgt.n	800a826 <_printf_float+0x3ba>
 800a822:	07db      	lsls	r3, r3, #31
 800a824:	d536      	bpl.n	800a894 <_printf_float+0x428>
 800a826:	2301      	movs	r3, #1
 800a828:	4642      	mov	r2, r8
 800a82a:	4631      	mov	r1, r6
 800a82c:	4628      	mov	r0, r5
 800a82e:	47b8      	blx	r7
 800a830:	3001      	adds	r0, #1
 800a832:	f43f ae76 	beq.w	800a522 <_printf_float+0xb6>
 800a836:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a83a:	4631      	mov	r1, r6
 800a83c:	4628      	mov	r0, r5
 800a83e:	47b8      	blx	r7
 800a840:	3001      	adds	r0, #1
 800a842:	f43f ae6e 	beq.w	800a522 <_printf_float+0xb6>
 800a846:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a84a:	2200      	movs	r2, #0
 800a84c:	2300      	movs	r3, #0
 800a84e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a852:	f7f6 f915 	bl	8000a80 <__aeabi_dcmpeq>
 800a856:	b9c0      	cbnz	r0, 800a88a <_printf_float+0x41e>
 800a858:	4653      	mov	r3, sl
 800a85a:	f108 0201 	add.w	r2, r8, #1
 800a85e:	4631      	mov	r1, r6
 800a860:	4628      	mov	r0, r5
 800a862:	47b8      	blx	r7
 800a864:	3001      	adds	r0, #1
 800a866:	d10c      	bne.n	800a882 <_printf_float+0x416>
 800a868:	e65b      	b.n	800a522 <_printf_float+0xb6>
 800a86a:	2301      	movs	r3, #1
 800a86c:	465a      	mov	r2, fp
 800a86e:	4631      	mov	r1, r6
 800a870:	4628      	mov	r0, r5
 800a872:	47b8      	blx	r7
 800a874:	3001      	adds	r0, #1
 800a876:	f43f ae54 	beq.w	800a522 <_printf_float+0xb6>
 800a87a:	f108 0801 	add.w	r8, r8, #1
 800a87e:	45d0      	cmp	r8, sl
 800a880:	dbf3      	blt.n	800a86a <_printf_float+0x3fe>
 800a882:	464b      	mov	r3, r9
 800a884:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a888:	e6e0      	b.n	800a64c <_printf_float+0x1e0>
 800a88a:	f04f 0800 	mov.w	r8, #0
 800a88e:	f104 0b1a 	add.w	fp, r4, #26
 800a892:	e7f4      	b.n	800a87e <_printf_float+0x412>
 800a894:	2301      	movs	r3, #1
 800a896:	4642      	mov	r2, r8
 800a898:	e7e1      	b.n	800a85e <_printf_float+0x3f2>
 800a89a:	2301      	movs	r3, #1
 800a89c:	464a      	mov	r2, r9
 800a89e:	4631      	mov	r1, r6
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	47b8      	blx	r7
 800a8a4:	3001      	adds	r0, #1
 800a8a6:	f43f ae3c 	beq.w	800a522 <_printf_float+0xb6>
 800a8aa:	f108 0801 	add.w	r8, r8, #1
 800a8ae:	68e3      	ldr	r3, [r4, #12]
 800a8b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a8b2:	1a5b      	subs	r3, r3, r1
 800a8b4:	4543      	cmp	r3, r8
 800a8b6:	dcf0      	bgt.n	800a89a <_printf_float+0x42e>
 800a8b8:	e6fd      	b.n	800a6b6 <_printf_float+0x24a>
 800a8ba:	f04f 0800 	mov.w	r8, #0
 800a8be:	f104 0919 	add.w	r9, r4, #25
 800a8c2:	e7f4      	b.n	800a8ae <_printf_float+0x442>

0800a8c4 <_printf_common>:
 800a8c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c8:	4616      	mov	r6, r2
 800a8ca:	4698      	mov	r8, r3
 800a8cc:	688a      	ldr	r2, [r1, #8]
 800a8ce:	690b      	ldr	r3, [r1, #16]
 800a8d0:	4607      	mov	r7, r0
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	bfb8      	it	lt
 800a8d6:	4613      	movlt	r3, r2
 800a8d8:	6033      	str	r3, [r6, #0]
 800a8da:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8de:	460c      	mov	r4, r1
 800a8e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8e4:	b10a      	cbz	r2, 800a8ea <_printf_common+0x26>
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	6033      	str	r3, [r6, #0]
 800a8ea:	6823      	ldr	r3, [r4, #0]
 800a8ec:	0699      	lsls	r1, r3, #26
 800a8ee:	bf42      	ittt	mi
 800a8f0:	6833      	ldrmi	r3, [r6, #0]
 800a8f2:	3302      	addmi	r3, #2
 800a8f4:	6033      	strmi	r3, [r6, #0]
 800a8f6:	6825      	ldr	r5, [r4, #0]
 800a8f8:	f015 0506 	ands.w	r5, r5, #6
 800a8fc:	d106      	bne.n	800a90c <_printf_common+0x48>
 800a8fe:	f104 0a19 	add.w	sl, r4, #25
 800a902:	68e3      	ldr	r3, [r4, #12]
 800a904:	6832      	ldr	r2, [r6, #0]
 800a906:	1a9b      	subs	r3, r3, r2
 800a908:	42ab      	cmp	r3, r5
 800a90a:	dc2b      	bgt.n	800a964 <_printf_common+0xa0>
 800a90c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a910:	6822      	ldr	r2, [r4, #0]
 800a912:	3b00      	subs	r3, #0
 800a914:	bf18      	it	ne
 800a916:	2301      	movne	r3, #1
 800a918:	0692      	lsls	r2, r2, #26
 800a91a:	d430      	bmi.n	800a97e <_printf_common+0xba>
 800a91c:	4641      	mov	r1, r8
 800a91e:	4638      	mov	r0, r7
 800a920:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a924:	47c8      	blx	r9
 800a926:	3001      	adds	r0, #1
 800a928:	d023      	beq.n	800a972 <_printf_common+0xae>
 800a92a:	6823      	ldr	r3, [r4, #0]
 800a92c:	6922      	ldr	r2, [r4, #16]
 800a92e:	f003 0306 	and.w	r3, r3, #6
 800a932:	2b04      	cmp	r3, #4
 800a934:	bf14      	ite	ne
 800a936:	2500      	movne	r5, #0
 800a938:	6833      	ldreq	r3, [r6, #0]
 800a93a:	f04f 0600 	mov.w	r6, #0
 800a93e:	bf08      	it	eq
 800a940:	68e5      	ldreq	r5, [r4, #12]
 800a942:	f104 041a 	add.w	r4, r4, #26
 800a946:	bf08      	it	eq
 800a948:	1aed      	subeq	r5, r5, r3
 800a94a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a94e:	bf08      	it	eq
 800a950:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a954:	4293      	cmp	r3, r2
 800a956:	bfc4      	itt	gt
 800a958:	1a9b      	subgt	r3, r3, r2
 800a95a:	18ed      	addgt	r5, r5, r3
 800a95c:	42b5      	cmp	r5, r6
 800a95e:	d11a      	bne.n	800a996 <_printf_common+0xd2>
 800a960:	2000      	movs	r0, #0
 800a962:	e008      	b.n	800a976 <_printf_common+0xb2>
 800a964:	2301      	movs	r3, #1
 800a966:	4652      	mov	r2, sl
 800a968:	4641      	mov	r1, r8
 800a96a:	4638      	mov	r0, r7
 800a96c:	47c8      	blx	r9
 800a96e:	3001      	adds	r0, #1
 800a970:	d103      	bne.n	800a97a <_printf_common+0xb6>
 800a972:	f04f 30ff 	mov.w	r0, #4294967295
 800a976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a97a:	3501      	adds	r5, #1
 800a97c:	e7c1      	b.n	800a902 <_printf_common+0x3e>
 800a97e:	2030      	movs	r0, #48	@ 0x30
 800a980:	18e1      	adds	r1, r4, r3
 800a982:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a986:	1c5a      	adds	r2, r3, #1
 800a988:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a98c:	4422      	add	r2, r4
 800a98e:	3302      	adds	r3, #2
 800a990:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a994:	e7c2      	b.n	800a91c <_printf_common+0x58>
 800a996:	2301      	movs	r3, #1
 800a998:	4622      	mov	r2, r4
 800a99a:	4641      	mov	r1, r8
 800a99c:	4638      	mov	r0, r7
 800a99e:	47c8      	blx	r9
 800a9a0:	3001      	adds	r0, #1
 800a9a2:	d0e6      	beq.n	800a972 <_printf_common+0xae>
 800a9a4:	3601      	adds	r6, #1
 800a9a6:	e7d9      	b.n	800a95c <_printf_common+0x98>

0800a9a8 <_printf_i>:
 800a9a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9ac:	7e0f      	ldrb	r7, [r1, #24]
 800a9ae:	4691      	mov	r9, r2
 800a9b0:	2f78      	cmp	r7, #120	@ 0x78
 800a9b2:	4680      	mov	r8, r0
 800a9b4:	460c      	mov	r4, r1
 800a9b6:	469a      	mov	sl, r3
 800a9b8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a9ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a9be:	d807      	bhi.n	800a9d0 <_printf_i+0x28>
 800a9c0:	2f62      	cmp	r7, #98	@ 0x62
 800a9c2:	d80a      	bhi.n	800a9da <_printf_i+0x32>
 800a9c4:	2f00      	cmp	r7, #0
 800a9c6:	f000 80d1 	beq.w	800ab6c <_printf_i+0x1c4>
 800a9ca:	2f58      	cmp	r7, #88	@ 0x58
 800a9cc:	f000 80b8 	beq.w	800ab40 <_printf_i+0x198>
 800a9d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9d8:	e03a      	b.n	800aa50 <_printf_i+0xa8>
 800a9da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9de:	2b15      	cmp	r3, #21
 800a9e0:	d8f6      	bhi.n	800a9d0 <_printf_i+0x28>
 800a9e2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9e8 <_printf_i+0x40>)
 800a9e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9e8:	0800aa41 	.word	0x0800aa41
 800a9ec:	0800aa55 	.word	0x0800aa55
 800a9f0:	0800a9d1 	.word	0x0800a9d1
 800a9f4:	0800a9d1 	.word	0x0800a9d1
 800a9f8:	0800a9d1 	.word	0x0800a9d1
 800a9fc:	0800a9d1 	.word	0x0800a9d1
 800aa00:	0800aa55 	.word	0x0800aa55
 800aa04:	0800a9d1 	.word	0x0800a9d1
 800aa08:	0800a9d1 	.word	0x0800a9d1
 800aa0c:	0800a9d1 	.word	0x0800a9d1
 800aa10:	0800a9d1 	.word	0x0800a9d1
 800aa14:	0800ab53 	.word	0x0800ab53
 800aa18:	0800aa7f 	.word	0x0800aa7f
 800aa1c:	0800ab0d 	.word	0x0800ab0d
 800aa20:	0800a9d1 	.word	0x0800a9d1
 800aa24:	0800a9d1 	.word	0x0800a9d1
 800aa28:	0800ab75 	.word	0x0800ab75
 800aa2c:	0800a9d1 	.word	0x0800a9d1
 800aa30:	0800aa7f 	.word	0x0800aa7f
 800aa34:	0800a9d1 	.word	0x0800a9d1
 800aa38:	0800a9d1 	.word	0x0800a9d1
 800aa3c:	0800ab15 	.word	0x0800ab15
 800aa40:	6833      	ldr	r3, [r6, #0]
 800aa42:	1d1a      	adds	r2, r3, #4
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	6032      	str	r2, [r6, #0]
 800aa48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa50:	2301      	movs	r3, #1
 800aa52:	e09c      	b.n	800ab8e <_printf_i+0x1e6>
 800aa54:	6833      	ldr	r3, [r6, #0]
 800aa56:	6820      	ldr	r0, [r4, #0]
 800aa58:	1d19      	adds	r1, r3, #4
 800aa5a:	6031      	str	r1, [r6, #0]
 800aa5c:	0606      	lsls	r6, r0, #24
 800aa5e:	d501      	bpl.n	800aa64 <_printf_i+0xbc>
 800aa60:	681d      	ldr	r5, [r3, #0]
 800aa62:	e003      	b.n	800aa6c <_printf_i+0xc4>
 800aa64:	0645      	lsls	r5, r0, #25
 800aa66:	d5fb      	bpl.n	800aa60 <_printf_i+0xb8>
 800aa68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa6c:	2d00      	cmp	r5, #0
 800aa6e:	da03      	bge.n	800aa78 <_printf_i+0xd0>
 800aa70:	232d      	movs	r3, #45	@ 0x2d
 800aa72:	426d      	negs	r5, r5
 800aa74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa78:	230a      	movs	r3, #10
 800aa7a:	4858      	ldr	r0, [pc, #352]	@ (800abdc <_printf_i+0x234>)
 800aa7c:	e011      	b.n	800aaa2 <_printf_i+0xfa>
 800aa7e:	6821      	ldr	r1, [r4, #0]
 800aa80:	6833      	ldr	r3, [r6, #0]
 800aa82:	0608      	lsls	r0, r1, #24
 800aa84:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa88:	d402      	bmi.n	800aa90 <_printf_i+0xe8>
 800aa8a:	0649      	lsls	r1, r1, #25
 800aa8c:	bf48      	it	mi
 800aa8e:	b2ad      	uxthmi	r5, r5
 800aa90:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa92:	6033      	str	r3, [r6, #0]
 800aa94:	bf14      	ite	ne
 800aa96:	230a      	movne	r3, #10
 800aa98:	2308      	moveq	r3, #8
 800aa9a:	4850      	ldr	r0, [pc, #320]	@ (800abdc <_printf_i+0x234>)
 800aa9c:	2100      	movs	r1, #0
 800aa9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aaa2:	6866      	ldr	r6, [r4, #4]
 800aaa4:	2e00      	cmp	r6, #0
 800aaa6:	60a6      	str	r6, [r4, #8]
 800aaa8:	db05      	blt.n	800aab6 <_printf_i+0x10e>
 800aaaa:	6821      	ldr	r1, [r4, #0]
 800aaac:	432e      	orrs	r6, r5
 800aaae:	f021 0104 	bic.w	r1, r1, #4
 800aab2:	6021      	str	r1, [r4, #0]
 800aab4:	d04b      	beq.n	800ab4e <_printf_i+0x1a6>
 800aab6:	4616      	mov	r6, r2
 800aab8:	fbb5 f1f3 	udiv	r1, r5, r3
 800aabc:	fb03 5711 	mls	r7, r3, r1, r5
 800aac0:	5dc7      	ldrb	r7, [r0, r7]
 800aac2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aac6:	462f      	mov	r7, r5
 800aac8:	42bb      	cmp	r3, r7
 800aaca:	460d      	mov	r5, r1
 800aacc:	d9f4      	bls.n	800aab8 <_printf_i+0x110>
 800aace:	2b08      	cmp	r3, #8
 800aad0:	d10b      	bne.n	800aaea <_printf_i+0x142>
 800aad2:	6823      	ldr	r3, [r4, #0]
 800aad4:	07df      	lsls	r7, r3, #31
 800aad6:	d508      	bpl.n	800aaea <_printf_i+0x142>
 800aad8:	6923      	ldr	r3, [r4, #16]
 800aada:	6861      	ldr	r1, [r4, #4]
 800aadc:	4299      	cmp	r1, r3
 800aade:	bfde      	ittt	le
 800aae0:	2330      	movle	r3, #48	@ 0x30
 800aae2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aae6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aaea:	1b92      	subs	r2, r2, r6
 800aaec:	6122      	str	r2, [r4, #16]
 800aaee:	464b      	mov	r3, r9
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	4640      	mov	r0, r8
 800aaf4:	f8cd a000 	str.w	sl, [sp]
 800aaf8:	aa03      	add	r2, sp, #12
 800aafa:	f7ff fee3 	bl	800a8c4 <_printf_common>
 800aafe:	3001      	adds	r0, #1
 800ab00:	d14a      	bne.n	800ab98 <_printf_i+0x1f0>
 800ab02:	f04f 30ff 	mov.w	r0, #4294967295
 800ab06:	b004      	add	sp, #16
 800ab08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab0c:	6823      	ldr	r3, [r4, #0]
 800ab0e:	f043 0320 	orr.w	r3, r3, #32
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	2778      	movs	r7, #120	@ 0x78
 800ab16:	4832      	ldr	r0, [pc, #200]	@ (800abe0 <_printf_i+0x238>)
 800ab18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ab1c:	6823      	ldr	r3, [r4, #0]
 800ab1e:	6831      	ldr	r1, [r6, #0]
 800ab20:	061f      	lsls	r7, r3, #24
 800ab22:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab26:	d402      	bmi.n	800ab2e <_printf_i+0x186>
 800ab28:	065f      	lsls	r7, r3, #25
 800ab2a:	bf48      	it	mi
 800ab2c:	b2ad      	uxthmi	r5, r5
 800ab2e:	6031      	str	r1, [r6, #0]
 800ab30:	07d9      	lsls	r1, r3, #31
 800ab32:	bf44      	itt	mi
 800ab34:	f043 0320 	orrmi.w	r3, r3, #32
 800ab38:	6023      	strmi	r3, [r4, #0]
 800ab3a:	b11d      	cbz	r5, 800ab44 <_printf_i+0x19c>
 800ab3c:	2310      	movs	r3, #16
 800ab3e:	e7ad      	b.n	800aa9c <_printf_i+0xf4>
 800ab40:	4826      	ldr	r0, [pc, #152]	@ (800abdc <_printf_i+0x234>)
 800ab42:	e7e9      	b.n	800ab18 <_printf_i+0x170>
 800ab44:	6823      	ldr	r3, [r4, #0]
 800ab46:	f023 0320 	bic.w	r3, r3, #32
 800ab4a:	6023      	str	r3, [r4, #0]
 800ab4c:	e7f6      	b.n	800ab3c <_printf_i+0x194>
 800ab4e:	4616      	mov	r6, r2
 800ab50:	e7bd      	b.n	800aace <_printf_i+0x126>
 800ab52:	6833      	ldr	r3, [r6, #0]
 800ab54:	6825      	ldr	r5, [r4, #0]
 800ab56:	1d18      	adds	r0, r3, #4
 800ab58:	6961      	ldr	r1, [r4, #20]
 800ab5a:	6030      	str	r0, [r6, #0]
 800ab5c:	062e      	lsls	r6, r5, #24
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	d501      	bpl.n	800ab66 <_printf_i+0x1be>
 800ab62:	6019      	str	r1, [r3, #0]
 800ab64:	e002      	b.n	800ab6c <_printf_i+0x1c4>
 800ab66:	0668      	lsls	r0, r5, #25
 800ab68:	d5fb      	bpl.n	800ab62 <_printf_i+0x1ba>
 800ab6a:	8019      	strh	r1, [r3, #0]
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	4616      	mov	r6, r2
 800ab70:	6123      	str	r3, [r4, #16]
 800ab72:	e7bc      	b.n	800aaee <_printf_i+0x146>
 800ab74:	6833      	ldr	r3, [r6, #0]
 800ab76:	2100      	movs	r1, #0
 800ab78:	1d1a      	adds	r2, r3, #4
 800ab7a:	6032      	str	r2, [r6, #0]
 800ab7c:	681e      	ldr	r6, [r3, #0]
 800ab7e:	6862      	ldr	r2, [r4, #4]
 800ab80:	4630      	mov	r0, r6
 800ab82:	f000 fbf0 	bl	800b366 <memchr>
 800ab86:	b108      	cbz	r0, 800ab8c <_printf_i+0x1e4>
 800ab88:	1b80      	subs	r0, r0, r6
 800ab8a:	6060      	str	r0, [r4, #4]
 800ab8c:	6863      	ldr	r3, [r4, #4]
 800ab8e:	6123      	str	r3, [r4, #16]
 800ab90:	2300      	movs	r3, #0
 800ab92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab96:	e7aa      	b.n	800aaee <_printf_i+0x146>
 800ab98:	4632      	mov	r2, r6
 800ab9a:	4649      	mov	r1, r9
 800ab9c:	4640      	mov	r0, r8
 800ab9e:	6923      	ldr	r3, [r4, #16]
 800aba0:	47d0      	blx	sl
 800aba2:	3001      	adds	r0, #1
 800aba4:	d0ad      	beq.n	800ab02 <_printf_i+0x15a>
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	079b      	lsls	r3, r3, #30
 800abaa:	d413      	bmi.n	800abd4 <_printf_i+0x22c>
 800abac:	68e0      	ldr	r0, [r4, #12]
 800abae:	9b03      	ldr	r3, [sp, #12]
 800abb0:	4298      	cmp	r0, r3
 800abb2:	bfb8      	it	lt
 800abb4:	4618      	movlt	r0, r3
 800abb6:	e7a6      	b.n	800ab06 <_printf_i+0x15e>
 800abb8:	2301      	movs	r3, #1
 800abba:	4632      	mov	r2, r6
 800abbc:	4649      	mov	r1, r9
 800abbe:	4640      	mov	r0, r8
 800abc0:	47d0      	blx	sl
 800abc2:	3001      	adds	r0, #1
 800abc4:	d09d      	beq.n	800ab02 <_printf_i+0x15a>
 800abc6:	3501      	adds	r5, #1
 800abc8:	68e3      	ldr	r3, [r4, #12]
 800abca:	9903      	ldr	r1, [sp, #12]
 800abcc:	1a5b      	subs	r3, r3, r1
 800abce:	42ab      	cmp	r3, r5
 800abd0:	dcf2      	bgt.n	800abb8 <_printf_i+0x210>
 800abd2:	e7eb      	b.n	800abac <_printf_i+0x204>
 800abd4:	2500      	movs	r5, #0
 800abd6:	f104 0619 	add.w	r6, r4, #25
 800abda:	e7f5      	b.n	800abc8 <_printf_i+0x220>
 800abdc:	080101d4 	.word	0x080101d4
 800abe0:	080101e5 	.word	0x080101e5

0800abe4 <_scanf_float>:
 800abe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe8:	b087      	sub	sp, #28
 800abea:	9303      	str	r3, [sp, #12]
 800abec:	688b      	ldr	r3, [r1, #8]
 800abee:	4691      	mov	r9, r2
 800abf0:	1e5a      	subs	r2, r3, #1
 800abf2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800abf6:	bf82      	ittt	hi
 800abf8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800abfc:	eb03 0b05 	addhi.w	fp, r3, r5
 800ac00:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ac04:	460a      	mov	r2, r1
 800ac06:	f04f 0500 	mov.w	r5, #0
 800ac0a:	bf88      	it	hi
 800ac0c:	608b      	strhi	r3, [r1, #8]
 800ac0e:	680b      	ldr	r3, [r1, #0]
 800ac10:	4680      	mov	r8, r0
 800ac12:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ac16:	f842 3b1c 	str.w	r3, [r2], #28
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	bf98      	it	ls
 800ac1e:	f04f 0b00 	movls.w	fp, #0
 800ac22:	4616      	mov	r6, r2
 800ac24:	46aa      	mov	sl, r5
 800ac26:	462f      	mov	r7, r5
 800ac28:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ac2c:	9201      	str	r2, [sp, #4]
 800ac2e:	9502      	str	r5, [sp, #8]
 800ac30:	68a2      	ldr	r2, [r4, #8]
 800ac32:	b15a      	cbz	r2, 800ac4c <_scanf_float+0x68>
 800ac34:	f8d9 3000 	ldr.w	r3, [r9]
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2b4e      	cmp	r3, #78	@ 0x4e
 800ac3c:	d862      	bhi.n	800ad04 <_scanf_float+0x120>
 800ac3e:	2b40      	cmp	r3, #64	@ 0x40
 800ac40:	d83a      	bhi.n	800acb8 <_scanf_float+0xd4>
 800ac42:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ac46:	b2c8      	uxtb	r0, r1
 800ac48:	280e      	cmp	r0, #14
 800ac4a:	d938      	bls.n	800acbe <_scanf_float+0xda>
 800ac4c:	b11f      	cbz	r7, 800ac56 <_scanf_float+0x72>
 800ac4e:	6823      	ldr	r3, [r4, #0]
 800ac50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac54:	6023      	str	r3, [r4, #0]
 800ac56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac5a:	f1ba 0f01 	cmp.w	sl, #1
 800ac5e:	f200 8114 	bhi.w	800ae8a <_scanf_float+0x2a6>
 800ac62:	9b01      	ldr	r3, [sp, #4]
 800ac64:	429e      	cmp	r6, r3
 800ac66:	f200 8105 	bhi.w	800ae74 <_scanf_float+0x290>
 800ac6a:	2001      	movs	r0, #1
 800ac6c:	b007      	add	sp, #28
 800ac6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac72:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ac76:	2a0d      	cmp	r2, #13
 800ac78:	d8e8      	bhi.n	800ac4c <_scanf_float+0x68>
 800ac7a:	a101      	add	r1, pc, #4	@ (adr r1, 800ac80 <_scanf_float+0x9c>)
 800ac7c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ac80:	0800adc9 	.word	0x0800adc9
 800ac84:	0800ac4d 	.word	0x0800ac4d
 800ac88:	0800ac4d 	.word	0x0800ac4d
 800ac8c:	0800ac4d 	.word	0x0800ac4d
 800ac90:	0800ae25 	.word	0x0800ae25
 800ac94:	0800adff 	.word	0x0800adff
 800ac98:	0800ac4d 	.word	0x0800ac4d
 800ac9c:	0800ac4d 	.word	0x0800ac4d
 800aca0:	0800add7 	.word	0x0800add7
 800aca4:	0800ac4d 	.word	0x0800ac4d
 800aca8:	0800ac4d 	.word	0x0800ac4d
 800acac:	0800ac4d 	.word	0x0800ac4d
 800acb0:	0800ac4d 	.word	0x0800ac4d
 800acb4:	0800ad93 	.word	0x0800ad93
 800acb8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800acbc:	e7db      	b.n	800ac76 <_scanf_float+0x92>
 800acbe:	290e      	cmp	r1, #14
 800acc0:	d8c4      	bhi.n	800ac4c <_scanf_float+0x68>
 800acc2:	a001      	add	r0, pc, #4	@ (adr r0, 800acc8 <_scanf_float+0xe4>)
 800acc4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800acc8:	0800ad83 	.word	0x0800ad83
 800accc:	0800ac4d 	.word	0x0800ac4d
 800acd0:	0800ad83 	.word	0x0800ad83
 800acd4:	0800ae13 	.word	0x0800ae13
 800acd8:	0800ac4d 	.word	0x0800ac4d
 800acdc:	0800ad25 	.word	0x0800ad25
 800ace0:	0800ad69 	.word	0x0800ad69
 800ace4:	0800ad69 	.word	0x0800ad69
 800ace8:	0800ad69 	.word	0x0800ad69
 800acec:	0800ad69 	.word	0x0800ad69
 800acf0:	0800ad69 	.word	0x0800ad69
 800acf4:	0800ad69 	.word	0x0800ad69
 800acf8:	0800ad69 	.word	0x0800ad69
 800acfc:	0800ad69 	.word	0x0800ad69
 800ad00:	0800ad69 	.word	0x0800ad69
 800ad04:	2b6e      	cmp	r3, #110	@ 0x6e
 800ad06:	d809      	bhi.n	800ad1c <_scanf_float+0x138>
 800ad08:	2b60      	cmp	r3, #96	@ 0x60
 800ad0a:	d8b2      	bhi.n	800ac72 <_scanf_float+0x8e>
 800ad0c:	2b54      	cmp	r3, #84	@ 0x54
 800ad0e:	d07b      	beq.n	800ae08 <_scanf_float+0x224>
 800ad10:	2b59      	cmp	r3, #89	@ 0x59
 800ad12:	d19b      	bne.n	800ac4c <_scanf_float+0x68>
 800ad14:	2d07      	cmp	r5, #7
 800ad16:	d199      	bne.n	800ac4c <_scanf_float+0x68>
 800ad18:	2508      	movs	r5, #8
 800ad1a:	e02f      	b.n	800ad7c <_scanf_float+0x198>
 800ad1c:	2b74      	cmp	r3, #116	@ 0x74
 800ad1e:	d073      	beq.n	800ae08 <_scanf_float+0x224>
 800ad20:	2b79      	cmp	r3, #121	@ 0x79
 800ad22:	e7f6      	b.n	800ad12 <_scanf_float+0x12e>
 800ad24:	6821      	ldr	r1, [r4, #0]
 800ad26:	05c8      	lsls	r0, r1, #23
 800ad28:	d51e      	bpl.n	800ad68 <_scanf_float+0x184>
 800ad2a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ad2e:	6021      	str	r1, [r4, #0]
 800ad30:	3701      	adds	r7, #1
 800ad32:	f1bb 0f00 	cmp.w	fp, #0
 800ad36:	d003      	beq.n	800ad40 <_scanf_float+0x15c>
 800ad38:	3201      	adds	r2, #1
 800ad3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad3e:	60a2      	str	r2, [r4, #8]
 800ad40:	68a3      	ldr	r3, [r4, #8]
 800ad42:	3b01      	subs	r3, #1
 800ad44:	60a3      	str	r3, [r4, #8]
 800ad46:	6923      	ldr	r3, [r4, #16]
 800ad48:	3301      	adds	r3, #1
 800ad4a:	6123      	str	r3, [r4, #16]
 800ad4c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ad50:	3b01      	subs	r3, #1
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	f8c9 3004 	str.w	r3, [r9, #4]
 800ad58:	f340 8083 	ble.w	800ae62 <_scanf_float+0x27e>
 800ad5c:	f8d9 3000 	ldr.w	r3, [r9]
 800ad60:	3301      	adds	r3, #1
 800ad62:	f8c9 3000 	str.w	r3, [r9]
 800ad66:	e763      	b.n	800ac30 <_scanf_float+0x4c>
 800ad68:	eb1a 0105 	adds.w	r1, sl, r5
 800ad6c:	f47f af6e 	bne.w	800ac4c <_scanf_float+0x68>
 800ad70:	460d      	mov	r5, r1
 800ad72:	468a      	mov	sl, r1
 800ad74:	6822      	ldr	r2, [r4, #0]
 800ad76:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ad7a:	6022      	str	r2, [r4, #0]
 800ad7c:	f806 3b01 	strb.w	r3, [r6], #1
 800ad80:	e7de      	b.n	800ad40 <_scanf_float+0x15c>
 800ad82:	6822      	ldr	r2, [r4, #0]
 800ad84:	0610      	lsls	r0, r2, #24
 800ad86:	f57f af61 	bpl.w	800ac4c <_scanf_float+0x68>
 800ad8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ad8e:	6022      	str	r2, [r4, #0]
 800ad90:	e7f4      	b.n	800ad7c <_scanf_float+0x198>
 800ad92:	f1ba 0f00 	cmp.w	sl, #0
 800ad96:	d10c      	bne.n	800adb2 <_scanf_float+0x1ce>
 800ad98:	b977      	cbnz	r7, 800adb8 <_scanf_float+0x1d4>
 800ad9a:	6822      	ldr	r2, [r4, #0]
 800ad9c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ada0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ada4:	d108      	bne.n	800adb8 <_scanf_float+0x1d4>
 800ada6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800adaa:	f04f 0a01 	mov.w	sl, #1
 800adae:	6022      	str	r2, [r4, #0]
 800adb0:	e7e4      	b.n	800ad7c <_scanf_float+0x198>
 800adb2:	f1ba 0f02 	cmp.w	sl, #2
 800adb6:	d051      	beq.n	800ae5c <_scanf_float+0x278>
 800adb8:	2d01      	cmp	r5, #1
 800adba:	d002      	beq.n	800adc2 <_scanf_float+0x1de>
 800adbc:	2d04      	cmp	r5, #4
 800adbe:	f47f af45 	bne.w	800ac4c <_scanf_float+0x68>
 800adc2:	3501      	adds	r5, #1
 800adc4:	b2ed      	uxtb	r5, r5
 800adc6:	e7d9      	b.n	800ad7c <_scanf_float+0x198>
 800adc8:	f1ba 0f01 	cmp.w	sl, #1
 800adcc:	f47f af3e 	bne.w	800ac4c <_scanf_float+0x68>
 800add0:	f04f 0a02 	mov.w	sl, #2
 800add4:	e7d2      	b.n	800ad7c <_scanf_float+0x198>
 800add6:	b975      	cbnz	r5, 800adf6 <_scanf_float+0x212>
 800add8:	2f00      	cmp	r7, #0
 800adda:	f47f af38 	bne.w	800ac4e <_scanf_float+0x6a>
 800adde:	6822      	ldr	r2, [r4, #0]
 800ade0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ade4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ade8:	f040 80ff 	bne.w	800afea <_scanf_float+0x406>
 800adec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800adf0:	2501      	movs	r5, #1
 800adf2:	6022      	str	r2, [r4, #0]
 800adf4:	e7c2      	b.n	800ad7c <_scanf_float+0x198>
 800adf6:	2d03      	cmp	r5, #3
 800adf8:	d0e3      	beq.n	800adc2 <_scanf_float+0x1de>
 800adfa:	2d05      	cmp	r5, #5
 800adfc:	e7df      	b.n	800adbe <_scanf_float+0x1da>
 800adfe:	2d02      	cmp	r5, #2
 800ae00:	f47f af24 	bne.w	800ac4c <_scanf_float+0x68>
 800ae04:	2503      	movs	r5, #3
 800ae06:	e7b9      	b.n	800ad7c <_scanf_float+0x198>
 800ae08:	2d06      	cmp	r5, #6
 800ae0a:	f47f af1f 	bne.w	800ac4c <_scanf_float+0x68>
 800ae0e:	2507      	movs	r5, #7
 800ae10:	e7b4      	b.n	800ad7c <_scanf_float+0x198>
 800ae12:	6822      	ldr	r2, [r4, #0]
 800ae14:	0591      	lsls	r1, r2, #22
 800ae16:	f57f af19 	bpl.w	800ac4c <_scanf_float+0x68>
 800ae1a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ae1e:	6022      	str	r2, [r4, #0]
 800ae20:	9702      	str	r7, [sp, #8]
 800ae22:	e7ab      	b.n	800ad7c <_scanf_float+0x198>
 800ae24:	6822      	ldr	r2, [r4, #0]
 800ae26:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ae2a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ae2e:	d005      	beq.n	800ae3c <_scanf_float+0x258>
 800ae30:	0550      	lsls	r0, r2, #21
 800ae32:	f57f af0b 	bpl.w	800ac4c <_scanf_float+0x68>
 800ae36:	2f00      	cmp	r7, #0
 800ae38:	f000 80d7 	beq.w	800afea <_scanf_float+0x406>
 800ae3c:	0591      	lsls	r1, r2, #22
 800ae3e:	bf58      	it	pl
 800ae40:	9902      	ldrpl	r1, [sp, #8]
 800ae42:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ae46:	bf58      	it	pl
 800ae48:	1a79      	subpl	r1, r7, r1
 800ae4a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ae4e:	f04f 0700 	mov.w	r7, #0
 800ae52:	bf58      	it	pl
 800ae54:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ae58:	6022      	str	r2, [r4, #0]
 800ae5a:	e78f      	b.n	800ad7c <_scanf_float+0x198>
 800ae5c:	f04f 0a03 	mov.w	sl, #3
 800ae60:	e78c      	b.n	800ad7c <_scanf_float+0x198>
 800ae62:	4649      	mov	r1, r9
 800ae64:	4640      	mov	r0, r8
 800ae66:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ae6a:	4798      	blx	r3
 800ae6c:	2800      	cmp	r0, #0
 800ae6e:	f43f aedf 	beq.w	800ac30 <_scanf_float+0x4c>
 800ae72:	e6eb      	b.n	800ac4c <_scanf_float+0x68>
 800ae74:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae78:	464a      	mov	r2, r9
 800ae7a:	4640      	mov	r0, r8
 800ae7c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ae80:	4798      	blx	r3
 800ae82:	6923      	ldr	r3, [r4, #16]
 800ae84:	3b01      	subs	r3, #1
 800ae86:	6123      	str	r3, [r4, #16]
 800ae88:	e6eb      	b.n	800ac62 <_scanf_float+0x7e>
 800ae8a:	1e6b      	subs	r3, r5, #1
 800ae8c:	2b06      	cmp	r3, #6
 800ae8e:	d824      	bhi.n	800aeda <_scanf_float+0x2f6>
 800ae90:	2d02      	cmp	r5, #2
 800ae92:	d836      	bhi.n	800af02 <_scanf_float+0x31e>
 800ae94:	9b01      	ldr	r3, [sp, #4]
 800ae96:	429e      	cmp	r6, r3
 800ae98:	f67f aee7 	bls.w	800ac6a <_scanf_float+0x86>
 800ae9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aea0:	464a      	mov	r2, r9
 800aea2:	4640      	mov	r0, r8
 800aea4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aea8:	4798      	blx	r3
 800aeaa:	6923      	ldr	r3, [r4, #16]
 800aeac:	3b01      	subs	r3, #1
 800aeae:	6123      	str	r3, [r4, #16]
 800aeb0:	e7f0      	b.n	800ae94 <_scanf_float+0x2b0>
 800aeb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aeb6:	464a      	mov	r2, r9
 800aeb8:	4640      	mov	r0, r8
 800aeba:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800aebe:	4798      	blx	r3
 800aec0:	6923      	ldr	r3, [r4, #16]
 800aec2:	3b01      	subs	r3, #1
 800aec4:	6123      	str	r3, [r4, #16]
 800aec6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aeca:	fa5f fa8a 	uxtb.w	sl, sl
 800aece:	f1ba 0f02 	cmp.w	sl, #2
 800aed2:	d1ee      	bne.n	800aeb2 <_scanf_float+0x2ce>
 800aed4:	3d03      	subs	r5, #3
 800aed6:	b2ed      	uxtb	r5, r5
 800aed8:	1b76      	subs	r6, r6, r5
 800aeda:	6823      	ldr	r3, [r4, #0]
 800aedc:	05da      	lsls	r2, r3, #23
 800aede:	d530      	bpl.n	800af42 <_scanf_float+0x35e>
 800aee0:	055b      	lsls	r3, r3, #21
 800aee2:	d511      	bpl.n	800af08 <_scanf_float+0x324>
 800aee4:	9b01      	ldr	r3, [sp, #4]
 800aee6:	429e      	cmp	r6, r3
 800aee8:	f67f aebf 	bls.w	800ac6a <_scanf_float+0x86>
 800aeec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aef0:	464a      	mov	r2, r9
 800aef2:	4640      	mov	r0, r8
 800aef4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aef8:	4798      	blx	r3
 800aefa:	6923      	ldr	r3, [r4, #16]
 800aefc:	3b01      	subs	r3, #1
 800aefe:	6123      	str	r3, [r4, #16]
 800af00:	e7f0      	b.n	800aee4 <_scanf_float+0x300>
 800af02:	46aa      	mov	sl, r5
 800af04:	46b3      	mov	fp, r6
 800af06:	e7de      	b.n	800aec6 <_scanf_float+0x2e2>
 800af08:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800af0c:	6923      	ldr	r3, [r4, #16]
 800af0e:	2965      	cmp	r1, #101	@ 0x65
 800af10:	f103 33ff 	add.w	r3, r3, #4294967295
 800af14:	f106 35ff 	add.w	r5, r6, #4294967295
 800af18:	6123      	str	r3, [r4, #16]
 800af1a:	d00c      	beq.n	800af36 <_scanf_float+0x352>
 800af1c:	2945      	cmp	r1, #69	@ 0x45
 800af1e:	d00a      	beq.n	800af36 <_scanf_float+0x352>
 800af20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800af24:	464a      	mov	r2, r9
 800af26:	4640      	mov	r0, r8
 800af28:	4798      	blx	r3
 800af2a:	6923      	ldr	r3, [r4, #16]
 800af2c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800af30:	3b01      	subs	r3, #1
 800af32:	1eb5      	subs	r5, r6, #2
 800af34:	6123      	str	r3, [r4, #16]
 800af36:	464a      	mov	r2, r9
 800af38:	4640      	mov	r0, r8
 800af3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800af3e:	4798      	blx	r3
 800af40:	462e      	mov	r6, r5
 800af42:	6822      	ldr	r2, [r4, #0]
 800af44:	f012 0210 	ands.w	r2, r2, #16
 800af48:	d001      	beq.n	800af4e <_scanf_float+0x36a>
 800af4a:	2000      	movs	r0, #0
 800af4c:	e68e      	b.n	800ac6c <_scanf_float+0x88>
 800af4e:	7032      	strb	r2, [r6, #0]
 800af50:	6823      	ldr	r3, [r4, #0]
 800af52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800af56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af5a:	d125      	bne.n	800afa8 <_scanf_float+0x3c4>
 800af5c:	9b02      	ldr	r3, [sp, #8]
 800af5e:	429f      	cmp	r7, r3
 800af60:	d00a      	beq.n	800af78 <_scanf_float+0x394>
 800af62:	1bda      	subs	r2, r3, r7
 800af64:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800af68:	429e      	cmp	r6, r3
 800af6a:	bf28      	it	cs
 800af6c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800af70:	4630      	mov	r0, r6
 800af72:	491f      	ldr	r1, [pc, #124]	@ (800aff0 <_scanf_float+0x40c>)
 800af74:	f000 f902 	bl	800b17c <siprintf>
 800af78:	2200      	movs	r2, #0
 800af7a:	4640      	mov	r0, r8
 800af7c:	9901      	ldr	r1, [sp, #4]
 800af7e:	f002 fc07 	bl	800d790 <_strtod_r>
 800af82:	9b03      	ldr	r3, [sp, #12]
 800af84:	6825      	ldr	r5, [r4, #0]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	f015 0f02 	tst.w	r5, #2
 800af8c:	4606      	mov	r6, r0
 800af8e:	460f      	mov	r7, r1
 800af90:	f103 0204 	add.w	r2, r3, #4
 800af94:	d015      	beq.n	800afc2 <_scanf_float+0x3de>
 800af96:	9903      	ldr	r1, [sp, #12]
 800af98:	600a      	str	r2, [r1, #0]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	e9c3 6700 	strd	r6, r7, [r3]
 800afa0:	68e3      	ldr	r3, [r4, #12]
 800afa2:	3301      	adds	r3, #1
 800afa4:	60e3      	str	r3, [r4, #12]
 800afa6:	e7d0      	b.n	800af4a <_scanf_float+0x366>
 800afa8:	9b04      	ldr	r3, [sp, #16]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d0e4      	beq.n	800af78 <_scanf_float+0x394>
 800afae:	9905      	ldr	r1, [sp, #20]
 800afb0:	230a      	movs	r3, #10
 800afb2:	4640      	mov	r0, r8
 800afb4:	3101      	adds	r1, #1
 800afb6:	f002 fc6b 	bl	800d890 <_strtol_r>
 800afba:	9b04      	ldr	r3, [sp, #16]
 800afbc:	9e05      	ldr	r6, [sp, #20]
 800afbe:	1ac2      	subs	r2, r0, r3
 800afc0:	e7d0      	b.n	800af64 <_scanf_float+0x380>
 800afc2:	076d      	lsls	r5, r5, #29
 800afc4:	d4e7      	bmi.n	800af96 <_scanf_float+0x3b2>
 800afc6:	9d03      	ldr	r5, [sp, #12]
 800afc8:	602a      	str	r2, [r5, #0]
 800afca:	681d      	ldr	r5, [r3, #0]
 800afcc:	4602      	mov	r2, r0
 800afce:	460b      	mov	r3, r1
 800afd0:	f7f5 fd88 	bl	8000ae4 <__aeabi_dcmpun>
 800afd4:	b120      	cbz	r0, 800afe0 <_scanf_float+0x3fc>
 800afd6:	4807      	ldr	r0, [pc, #28]	@ (800aff4 <_scanf_float+0x410>)
 800afd8:	f000 f9e2 	bl	800b3a0 <nanf>
 800afdc:	6028      	str	r0, [r5, #0]
 800afde:	e7df      	b.n	800afa0 <_scanf_float+0x3bc>
 800afe0:	4630      	mov	r0, r6
 800afe2:	4639      	mov	r1, r7
 800afe4:	f7f5 fddc 	bl	8000ba0 <__aeabi_d2f>
 800afe8:	e7f8      	b.n	800afdc <_scanf_float+0x3f8>
 800afea:	2700      	movs	r7, #0
 800afec:	e633      	b.n	800ac56 <_scanf_float+0x72>
 800afee:	bf00      	nop
 800aff0:	080101f6 	.word	0x080101f6
 800aff4:	08010337 	.word	0x08010337

0800aff8 <std>:
 800aff8:	2300      	movs	r3, #0
 800affa:	b510      	push	{r4, lr}
 800affc:	4604      	mov	r4, r0
 800affe:	e9c0 3300 	strd	r3, r3, [r0]
 800b002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b006:	6083      	str	r3, [r0, #8]
 800b008:	8181      	strh	r1, [r0, #12]
 800b00a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b00c:	81c2      	strh	r2, [r0, #14]
 800b00e:	6183      	str	r3, [r0, #24]
 800b010:	4619      	mov	r1, r3
 800b012:	2208      	movs	r2, #8
 800b014:	305c      	adds	r0, #92	@ 0x5c
 800b016:	f000 f926 	bl	800b266 <memset>
 800b01a:	4b0d      	ldr	r3, [pc, #52]	@ (800b050 <std+0x58>)
 800b01c:	6224      	str	r4, [r4, #32]
 800b01e:	6263      	str	r3, [r4, #36]	@ 0x24
 800b020:	4b0c      	ldr	r3, [pc, #48]	@ (800b054 <std+0x5c>)
 800b022:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b024:	4b0c      	ldr	r3, [pc, #48]	@ (800b058 <std+0x60>)
 800b026:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b028:	4b0c      	ldr	r3, [pc, #48]	@ (800b05c <std+0x64>)
 800b02a:	6323      	str	r3, [r4, #48]	@ 0x30
 800b02c:	4b0c      	ldr	r3, [pc, #48]	@ (800b060 <std+0x68>)
 800b02e:	429c      	cmp	r4, r3
 800b030:	d006      	beq.n	800b040 <std+0x48>
 800b032:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b036:	4294      	cmp	r4, r2
 800b038:	d002      	beq.n	800b040 <std+0x48>
 800b03a:	33d0      	adds	r3, #208	@ 0xd0
 800b03c:	429c      	cmp	r4, r3
 800b03e:	d105      	bne.n	800b04c <std+0x54>
 800b040:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b048:	f000 b98a 	b.w	800b360 <__retarget_lock_init_recursive>
 800b04c:	bd10      	pop	{r4, pc}
 800b04e:	bf00      	nop
 800b050:	0800b1c1 	.word	0x0800b1c1
 800b054:	0800b1e3 	.word	0x0800b1e3
 800b058:	0800b21b 	.word	0x0800b21b
 800b05c:	0800b23f 	.word	0x0800b23f
 800b060:	20000670 	.word	0x20000670

0800b064 <stdio_exit_handler>:
 800b064:	4a02      	ldr	r2, [pc, #8]	@ (800b070 <stdio_exit_handler+0xc>)
 800b066:	4903      	ldr	r1, [pc, #12]	@ (800b074 <stdio_exit_handler+0x10>)
 800b068:	4803      	ldr	r0, [pc, #12]	@ (800b078 <stdio_exit_handler+0x14>)
 800b06a:	f000 b869 	b.w	800b140 <_fwalk_sglue>
 800b06e:	bf00      	nop
 800b070:	200000c0 	.word	0x200000c0
 800b074:	0800dc45 	.word	0x0800dc45
 800b078:	200000d0 	.word	0x200000d0

0800b07c <cleanup_stdio>:
 800b07c:	6841      	ldr	r1, [r0, #4]
 800b07e:	4b0c      	ldr	r3, [pc, #48]	@ (800b0b0 <cleanup_stdio+0x34>)
 800b080:	b510      	push	{r4, lr}
 800b082:	4299      	cmp	r1, r3
 800b084:	4604      	mov	r4, r0
 800b086:	d001      	beq.n	800b08c <cleanup_stdio+0x10>
 800b088:	f002 fddc 	bl	800dc44 <_fflush_r>
 800b08c:	68a1      	ldr	r1, [r4, #8]
 800b08e:	4b09      	ldr	r3, [pc, #36]	@ (800b0b4 <cleanup_stdio+0x38>)
 800b090:	4299      	cmp	r1, r3
 800b092:	d002      	beq.n	800b09a <cleanup_stdio+0x1e>
 800b094:	4620      	mov	r0, r4
 800b096:	f002 fdd5 	bl	800dc44 <_fflush_r>
 800b09a:	68e1      	ldr	r1, [r4, #12]
 800b09c:	4b06      	ldr	r3, [pc, #24]	@ (800b0b8 <cleanup_stdio+0x3c>)
 800b09e:	4299      	cmp	r1, r3
 800b0a0:	d004      	beq.n	800b0ac <cleanup_stdio+0x30>
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0a8:	f002 bdcc 	b.w	800dc44 <_fflush_r>
 800b0ac:	bd10      	pop	{r4, pc}
 800b0ae:	bf00      	nop
 800b0b0:	20000670 	.word	0x20000670
 800b0b4:	200006d8 	.word	0x200006d8
 800b0b8:	20000740 	.word	0x20000740

0800b0bc <global_stdio_init.part.0>:
 800b0bc:	b510      	push	{r4, lr}
 800b0be:	4b0b      	ldr	r3, [pc, #44]	@ (800b0ec <global_stdio_init.part.0+0x30>)
 800b0c0:	4c0b      	ldr	r4, [pc, #44]	@ (800b0f0 <global_stdio_init.part.0+0x34>)
 800b0c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b0f4 <global_stdio_init.part.0+0x38>)
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	601a      	str	r2, [r3, #0]
 800b0c8:	2104      	movs	r1, #4
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	f7ff ff94 	bl	800aff8 <std>
 800b0d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	2109      	movs	r1, #9
 800b0d8:	f7ff ff8e 	bl	800aff8 <std>
 800b0dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b0e0:	2202      	movs	r2, #2
 800b0e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0e6:	2112      	movs	r1, #18
 800b0e8:	f7ff bf86 	b.w	800aff8 <std>
 800b0ec:	200007a8 	.word	0x200007a8
 800b0f0:	20000670 	.word	0x20000670
 800b0f4:	0800b065 	.word	0x0800b065

0800b0f8 <__sfp_lock_acquire>:
 800b0f8:	4801      	ldr	r0, [pc, #4]	@ (800b100 <__sfp_lock_acquire+0x8>)
 800b0fa:	f000 b932 	b.w	800b362 <__retarget_lock_acquire_recursive>
 800b0fe:	bf00      	nop
 800b100:	200007b1 	.word	0x200007b1

0800b104 <__sfp_lock_release>:
 800b104:	4801      	ldr	r0, [pc, #4]	@ (800b10c <__sfp_lock_release+0x8>)
 800b106:	f000 b92d 	b.w	800b364 <__retarget_lock_release_recursive>
 800b10a:	bf00      	nop
 800b10c:	200007b1 	.word	0x200007b1

0800b110 <__sinit>:
 800b110:	b510      	push	{r4, lr}
 800b112:	4604      	mov	r4, r0
 800b114:	f7ff fff0 	bl	800b0f8 <__sfp_lock_acquire>
 800b118:	6a23      	ldr	r3, [r4, #32]
 800b11a:	b11b      	cbz	r3, 800b124 <__sinit+0x14>
 800b11c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b120:	f7ff bff0 	b.w	800b104 <__sfp_lock_release>
 800b124:	4b04      	ldr	r3, [pc, #16]	@ (800b138 <__sinit+0x28>)
 800b126:	6223      	str	r3, [r4, #32]
 800b128:	4b04      	ldr	r3, [pc, #16]	@ (800b13c <__sinit+0x2c>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d1f5      	bne.n	800b11c <__sinit+0xc>
 800b130:	f7ff ffc4 	bl	800b0bc <global_stdio_init.part.0>
 800b134:	e7f2      	b.n	800b11c <__sinit+0xc>
 800b136:	bf00      	nop
 800b138:	0800b07d 	.word	0x0800b07d
 800b13c:	200007a8 	.word	0x200007a8

0800b140 <_fwalk_sglue>:
 800b140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b144:	4607      	mov	r7, r0
 800b146:	4688      	mov	r8, r1
 800b148:	4614      	mov	r4, r2
 800b14a:	2600      	movs	r6, #0
 800b14c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b150:	f1b9 0901 	subs.w	r9, r9, #1
 800b154:	d505      	bpl.n	800b162 <_fwalk_sglue+0x22>
 800b156:	6824      	ldr	r4, [r4, #0]
 800b158:	2c00      	cmp	r4, #0
 800b15a:	d1f7      	bne.n	800b14c <_fwalk_sglue+0xc>
 800b15c:	4630      	mov	r0, r6
 800b15e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b162:	89ab      	ldrh	r3, [r5, #12]
 800b164:	2b01      	cmp	r3, #1
 800b166:	d907      	bls.n	800b178 <_fwalk_sglue+0x38>
 800b168:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b16c:	3301      	adds	r3, #1
 800b16e:	d003      	beq.n	800b178 <_fwalk_sglue+0x38>
 800b170:	4629      	mov	r1, r5
 800b172:	4638      	mov	r0, r7
 800b174:	47c0      	blx	r8
 800b176:	4306      	orrs	r6, r0
 800b178:	3568      	adds	r5, #104	@ 0x68
 800b17a:	e7e9      	b.n	800b150 <_fwalk_sglue+0x10>

0800b17c <siprintf>:
 800b17c:	b40e      	push	{r1, r2, r3}
 800b17e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b182:	b510      	push	{r4, lr}
 800b184:	2400      	movs	r4, #0
 800b186:	b09d      	sub	sp, #116	@ 0x74
 800b188:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b18a:	9002      	str	r0, [sp, #8]
 800b18c:	9006      	str	r0, [sp, #24]
 800b18e:	9107      	str	r1, [sp, #28]
 800b190:	9104      	str	r1, [sp, #16]
 800b192:	4809      	ldr	r0, [pc, #36]	@ (800b1b8 <siprintf+0x3c>)
 800b194:	4909      	ldr	r1, [pc, #36]	@ (800b1bc <siprintf+0x40>)
 800b196:	f853 2b04 	ldr.w	r2, [r3], #4
 800b19a:	9105      	str	r1, [sp, #20]
 800b19c:	6800      	ldr	r0, [r0, #0]
 800b19e:	a902      	add	r1, sp, #8
 800b1a0:	9301      	str	r3, [sp, #4]
 800b1a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b1a4:	f002 fbd2 	bl	800d94c <_svfiprintf_r>
 800b1a8:	9b02      	ldr	r3, [sp, #8]
 800b1aa:	701c      	strb	r4, [r3, #0]
 800b1ac:	b01d      	add	sp, #116	@ 0x74
 800b1ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1b2:	b003      	add	sp, #12
 800b1b4:	4770      	bx	lr
 800b1b6:	bf00      	nop
 800b1b8:	200000cc 	.word	0x200000cc
 800b1bc:	ffff0208 	.word	0xffff0208

0800b1c0 <__sread>:
 800b1c0:	b510      	push	{r4, lr}
 800b1c2:	460c      	mov	r4, r1
 800b1c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1c8:	f000 f87c 	bl	800b2c4 <_read_r>
 800b1cc:	2800      	cmp	r0, #0
 800b1ce:	bfab      	itete	ge
 800b1d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b1d2:	89a3      	ldrhlt	r3, [r4, #12]
 800b1d4:	181b      	addge	r3, r3, r0
 800b1d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b1da:	bfac      	ite	ge
 800b1dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b1de:	81a3      	strhlt	r3, [r4, #12]
 800b1e0:	bd10      	pop	{r4, pc}

0800b1e2 <__swrite>:
 800b1e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1e6:	461f      	mov	r7, r3
 800b1e8:	898b      	ldrh	r3, [r1, #12]
 800b1ea:	4605      	mov	r5, r0
 800b1ec:	05db      	lsls	r3, r3, #23
 800b1ee:	460c      	mov	r4, r1
 800b1f0:	4616      	mov	r6, r2
 800b1f2:	d505      	bpl.n	800b200 <__swrite+0x1e>
 800b1f4:	2302      	movs	r3, #2
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1fc:	f000 f850 	bl	800b2a0 <_lseek_r>
 800b200:	89a3      	ldrh	r3, [r4, #12]
 800b202:	4632      	mov	r2, r6
 800b204:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b208:	81a3      	strh	r3, [r4, #12]
 800b20a:	4628      	mov	r0, r5
 800b20c:	463b      	mov	r3, r7
 800b20e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b216:	f000 b867 	b.w	800b2e8 <_write_r>

0800b21a <__sseek>:
 800b21a:	b510      	push	{r4, lr}
 800b21c:	460c      	mov	r4, r1
 800b21e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b222:	f000 f83d 	bl	800b2a0 <_lseek_r>
 800b226:	1c43      	adds	r3, r0, #1
 800b228:	89a3      	ldrh	r3, [r4, #12]
 800b22a:	bf15      	itete	ne
 800b22c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b22e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b232:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b236:	81a3      	strheq	r3, [r4, #12]
 800b238:	bf18      	it	ne
 800b23a:	81a3      	strhne	r3, [r4, #12]
 800b23c:	bd10      	pop	{r4, pc}

0800b23e <__sclose>:
 800b23e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b242:	f000 b81d 	b.w	800b280 <_close_r>

0800b246 <memcmp>:
 800b246:	b510      	push	{r4, lr}
 800b248:	3901      	subs	r1, #1
 800b24a:	4402      	add	r2, r0
 800b24c:	4290      	cmp	r0, r2
 800b24e:	d101      	bne.n	800b254 <memcmp+0xe>
 800b250:	2000      	movs	r0, #0
 800b252:	e005      	b.n	800b260 <memcmp+0x1a>
 800b254:	7803      	ldrb	r3, [r0, #0]
 800b256:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b25a:	42a3      	cmp	r3, r4
 800b25c:	d001      	beq.n	800b262 <memcmp+0x1c>
 800b25e:	1b18      	subs	r0, r3, r4
 800b260:	bd10      	pop	{r4, pc}
 800b262:	3001      	adds	r0, #1
 800b264:	e7f2      	b.n	800b24c <memcmp+0x6>

0800b266 <memset>:
 800b266:	4603      	mov	r3, r0
 800b268:	4402      	add	r2, r0
 800b26a:	4293      	cmp	r3, r2
 800b26c:	d100      	bne.n	800b270 <memset+0xa>
 800b26e:	4770      	bx	lr
 800b270:	f803 1b01 	strb.w	r1, [r3], #1
 800b274:	e7f9      	b.n	800b26a <memset+0x4>
	...

0800b278 <_localeconv_r>:
 800b278:	4800      	ldr	r0, [pc, #0]	@ (800b27c <_localeconv_r+0x4>)
 800b27a:	4770      	bx	lr
 800b27c:	2000020c 	.word	0x2000020c

0800b280 <_close_r>:
 800b280:	b538      	push	{r3, r4, r5, lr}
 800b282:	2300      	movs	r3, #0
 800b284:	4d05      	ldr	r5, [pc, #20]	@ (800b29c <_close_r+0x1c>)
 800b286:	4604      	mov	r4, r0
 800b288:	4608      	mov	r0, r1
 800b28a:	602b      	str	r3, [r5, #0]
 800b28c:	f7fa ff75 	bl	800617a <_close>
 800b290:	1c43      	adds	r3, r0, #1
 800b292:	d102      	bne.n	800b29a <_close_r+0x1a>
 800b294:	682b      	ldr	r3, [r5, #0]
 800b296:	b103      	cbz	r3, 800b29a <_close_r+0x1a>
 800b298:	6023      	str	r3, [r4, #0]
 800b29a:	bd38      	pop	{r3, r4, r5, pc}
 800b29c:	200007ac 	.word	0x200007ac

0800b2a0 <_lseek_r>:
 800b2a0:	b538      	push	{r3, r4, r5, lr}
 800b2a2:	4604      	mov	r4, r0
 800b2a4:	4608      	mov	r0, r1
 800b2a6:	4611      	mov	r1, r2
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4d05      	ldr	r5, [pc, #20]	@ (800b2c0 <_lseek_r+0x20>)
 800b2ac:	602a      	str	r2, [r5, #0]
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	f7fa ff87 	bl	80061c2 <_lseek>
 800b2b4:	1c43      	adds	r3, r0, #1
 800b2b6:	d102      	bne.n	800b2be <_lseek_r+0x1e>
 800b2b8:	682b      	ldr	r3, [r5, #0]
 800b2ba:	b103      	cbz	r3, 800b2be <_lseek_r+0x1e>
 800b2bc:	6023      	str	r3, [r4, #0]
 800b2be:	bd38      	pop	{r3, r4, r5, pc}
 800b2c0:	200007ac 	.word	0x200007ac

0800b2c4 <_read_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4604      	mov	r4, r0
 800b2c8:	4608      	mov	r0, r1
 800b2ca:	4611      	mov	r1, r2
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	4d05      	ldr	r5, [pc, #20]	@ (800b2e4 <_read_r+0x20>)
 800b2d0:	602a      	str	r2, [r5, #0]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	f7fa ff18 	bl	8006108 <_read>
 800b2d8:	1c43      	adds	r3, r0, #1
 800b2da:	d102      	bne.n	800b2e2 <_read_r+0x1e>
 800b2dc:	682b      	ldr	r3, [r5, #0]
 800b2de:	b103      	cbz	r3, 800b2e2 <_read_r+0x1e>
 800b2e0:	6023      	str	r3, [r4, #0]
 800b2e2:	bd38      	pop	{r3, r4, r5, pc}
 800b2e4:	200007ac 	.word	0x200007ac

0800b2e8 <_write_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	4611      	mov	r1, r2
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	4d05      	ldr	r5, [pc, #20]	@ (800b308 <_write_r+0x20>)
 800b2f4:	602a      	str	r2, [r5, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	f7fa ff23 	bl	8006142 <_write>
 800b2fc:	1c43      	adds	r3, r0, #1
 800b2fe:	d102      	bne.n	800b306 <_write_r+0x1e>
 800b300:	682b      	ldr	r3, [r5, #0]
 800b302:	b103      	cbz	r3, 800b306 <_write_r+0x1e>
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	bd38      	pop	{r3, r4, r5, pc}
 800b308:	200007ac 	.word	0x200007ac

0800b30c <__errno>:
 800b30c:	4b01      	ldr	r3, [pc, #4]	@ (800b314 <__errno+0x8>)
 800b30e:	6818      	ldr	r0, [r3, #0]
 800b310:	4770      	bx	lr
 800b312:	bf00      	nop
 800b314:	200000cc 	.word	0x200000cc

0800b318 <__libc_init_array>:
 800b318:	b570      	push	{r4, r5, r6, lr}
 800b31a:	2600      	movs	r6, #0
 800b31c:	4d0c      	ldr	r5, [pc, #48]	@ (800b350 <__libc_init_array+0x38>)
 800b31e:	4c0d      	ldr	r4, [pc, #52]	@ (800b354 <__libc_init_array+0x3c>)
 800b320:	1b64      	subs	r4, r4, r5
 800b322:	10a4      	asrs	r4, r4, #2
 800b324:	42a6      	cmp	r6, r4
 800b326:	d109      	bne.n	800b33c <__libc_init_array+0x24>
 800b328:	f004 f8cc 	bl	800f4c4 <_init>
 800b32c:	2600      	movs	r6, #0
 800b32e:	4d0a      	ldr	r5, [pc, #40]	@ (800b358 <__libc_init_array+0x40>)
 800b330:	4c0a      	ldr	r4, [pc, #40]	@ (800b35c <__libc_init_array+0x44>)
 800b332:	1b64      	subs	r4, r4, r5
 800b334:	10a4      	asrs	r4, r4, #2
 800b336:	42a6      	cmp	r6, r4
 800b338:	d105      	bne.n	800b346 <__libc_init_array+0x2e>
 800b33a:	bd70      	pop	{r4, r5, r6, pc}
 800b33c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b340:	4798      	blx	r3
 800b342:	3601      	adds	r6, #1
 800b344:	e7ee      	b.n	800b324 <__libc_init_array+0xc>
 800b346:	f855 3b04 	ldr.w	r3, [r5], #4
 800b34a:	4798      	blx	r3
 800b34c:	3601      	adds	r6, #1
 800b34e:	e7f2      	b.n	800b336 <__libc_init_array+0x1e>
 800b350:	08010678 	.word	0x08010678
 800b354:	08010678 	.word	0x08010678
 800b358:	08010678 	.word	0x08010678
 800b35c:	0801067c 	.word	0x0801067c

0800b360 <__retarget_lock_init_recursive>:
 800b360:	4770      	bx	lr

0800b362 <__retarget_lock_acquire_recursive>:
 800b362:	4770      	bx	lr

0800b364 <__retarget_lock_release_recursive>:
 800b364:	4770      	bx	lr

0800b366 <memchr>:
 800b366:	4603      	mov	r3, r0
 800b368:	b510      	push	{r4, lr}
 800b36a:	b2c9      	uxtb	r1, r1
 800b36c:	4402      	add	r2, r0
 800b36e:	4293      	cmp	r3, r2
 800b370:	4618      	mov	r0, r3
 800b372:	d101      	bne.n	800b378 <memchr+0x12>
 800b374:	2000      	movs	r0, #0
 800b376:	e003      	b.n	800b380 <memchr+0x1a>
 800b378:	7804      	ldrb	r4, [r0, #0]
 800b37a:	3301      	adds	r3, #1
 800b37c:	428c      	cmp	r4, r1
 800b37e:	d1f6      	bne.n	800b36e <memchr+0x8>
 800b380:	bd10      	pop	{r4, pc}

0800b382 <memcpy>:
 800b382:	440a      	add	r2, r1
 800b384:	4291      	cmp	r1, r2
 800b386:	f100 33ff 	add.w	r3, r0, #4294967295
 800b38a:	d100      	bne.n	800b38e <memcpy+0xc>
 800b38c:	4770      	bx	lr
 800b38e:	b510      	push	{r4, lr}
 800b390:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b394:	4291      	cmp	r1, r2
 800b396:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b39a:	d1f9      	bne.n	800b390 <memcpy+0xe>
 800b39c:	bd10      	pop	{r4, pc}
	...

0800b3a0 <nanf>:
 800b3a0:	4800      	ldr	r0, [pc, #0]	@ (800b3a4 <nanf+0x4>)
 800b3a2:	4770      	bx	lr
 800b3a4:	7fc00000 	.word	0x7fc00000

0800b3a8 <quorem>:
 800b3a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ac:	6903      	ldr	r3, [r0, #16]
 800b3ae:	690c      	ldr	r4, [r1, #16]
 800b3b0:	4607      	mov	r7, r0
 800b3b2:	42a3      	cmp	r3, r4
 800b3b4:	db7e      	blt.n	800b4b4 <quorem+0x10c>
 800b3b6:	3c01      	subs	r4, #1
 800b3b8:	00a3      	lsls	r3, r4, #2
 800b3ba:	f100 0514 	add.w	r5, r0, #20
 800b3be:	f101 0814 	add.w	r8, r1, #20
 800b3c2:	9300      	str	r3, [sp, #0]
 800b3c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3c8:	9301      	str	r3, [sp, #4]
 800b3ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3d2:	3301      	adds	r3, #1
 800b3d4:	429a      	cmp	r2, r3
 800b3d6:	fbb2 f6f3 	udiv	r6, r2, r3
 800b3da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b3de:	d32e      	bcc.n	800b43e <quorem+0x96>
 800b3e0:	f04f 0a00 	mov.w	sl, #0
 800b3e4:	46c4      	mov	ip, r8
 800b3e6:	46ae      	mov	lr, r5
 800b3e8:	46d3      	mov	fp, sl
 800b3ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3ee:	b298      	uxth	r0, r3
 800b3f0:	fb06 a000 	mla	r0, r6, r0, sl
 800b3f4:	0c1b      	lsrs	r3, r3, #16
 800b3f6:	0c02      	lsrs	r2, r0, #16
 800b3f8:	fb06 2303 	mla	r3, r6, r3, r2
 800b3fc:	f8de 2000 	ldr.w	r2, [lr]
 800b400:	b280      	uxth	r0, r0
 800b402:	b292      	uxth	r2, r2
 800b404:	1a12      	subs	r2, r2, r0
 800b406:	445a      	add	r2, fp
 800b408:	f8de 0000 	ldr.w	r0, [lr]
 800b40c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b410:	b29b      	uxth	r3, r3
 800b412:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b416:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b41a:	b292      	uxth	r2, r2
 800b41c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b420:	45e1      	cmp	r9, ip
 800b422:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b426:	f84e 2b04 	str.w	r2, [lr], #4
 800b42a:	d2de      	bcs.n	800b3ea <quorem+0x42>
 800b42c:	9b00      	ldr	r3, [sp, #0]
 800b42e:	58eb      	ldr	r3, [r5, r3]
 800b430:	b92b      	cbnz	r3, 800b43e <quorem+0x96>
 800b432:	9b01      	ldr	r3, [sp, #4]
 800b434:	3b04      	subs	r3, #4
 800b436:	429d      	cmp	r5, r3
 800b438:	461a      	mov	r2, r3
 800b43a:	d32f      	bcc.n	800b49c <quorem+0xf4>
 800b43c:	613c      	str	r4, [r7, #16]
 800b43e:	4638      	mov	r0, r7
 800b440:	f001 f9c8 	bl	800c7d4 <__mcmp>
 800b444:	2800      	cmp	r0, #0
 800b446:	db25      	blt.n	800b494 <quorem+0xec>
 800b448:	4629      	mov	r1, r5
 800b44a:	2000      	movs	r0, #0
 800b44c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b450:	f8d1 c000 	ldr.w	ip, [r1]
 800b454:	fa1f fe82 	uxth.w	lr, r2
 800b458:	fa1f f38c 	uxth.w	r3, ip
 800b45c:	eba3 030e 	sub.w	r3, r3, lr
 800b460:	4403      	add	r3, r0
 800b462:	0c12      	lsrs	r2, r2, #16
 800b464:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b468:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b472:	45c1      	cmp	r9, r8
 800b474:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b478:	f841 3b04 	str.w	r3, [r1], #4
 800b47c:	d2e6      	bcs.n	800b44c <quorem+0xa4>
 800b47e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b482:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b486:	b922      	cbnz	r2, 800b492 <quorem+0xea>
 800b488:	3b04      	subs	r3, #4
 800b48a:	429d      	cmp	r5, r3
 800b48c:	461a      	mov	r2, r3
 800b48e:	d30b      	bcc.n	800b4a8 <quorem+0x100>
 800b490:	613c      	str	r4, [r7, #16]
 800b492:	3601      	adds	r6, #1
 800b494:	4630      	mov	r0, r6
 800b496:	b003      	add	sp, #12
 800b498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b49c:	6812      	ldr	r2, [r2, #0]
 800b49e:	3b04      	subs	r3, #4
 800b4a0:	2a00      	cmp	r2, #0
 800b4a2:	d1cb      	bne.n	800b43c <quorem+0x94>
 800b4a4:	3c01      	subs	r4, #1
 800b4a6:	e7c6      	b.n	800b436 <quorem+0x8e>
 800b4a8:	6812      	ldr	r2, [r2, #0]
 800b4aa:	3b04      	subs	r3, #4
 800b4ac:	2a00      	cmp	r2, #0
 800b4ae:	d1ef      	bne.n	800b490 <quorem+0xe8>
 800b4b0:	3c01      	subs	r4, #1
 800b4b2:	e7ea      	b.n	800b48a <quorem+0xe2>
 800b4b4:	2000      	movs	r0, #0
 800b4b6:	e7ee      	b.n	800b496 <quorem+0xee>

0800b4b8 <_dtoa_r>:
 800b4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4bc:	4614      	mov	r4, r2
 800b4be:	461d      	mov	r5, r3
 800b4c0:	69c7      	ldr	r7, [r0, #28]
 800b4c2:	b097      	sub	sp, #92	@ 0x5c
 800b4c4:	4681      	mov	r9, r0
 800b4c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800b4ca:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800b4cc:	b97f      	cbnz	r7, 800b4ee <_dtoa_r+0x36>
 800b4ce:	2010      	movs	r0, #16
 800b4d0:	f000 fe0e 	bl	800c0f0 <malloc>
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	f8c9 001c 	str.w	r0, [r9, #28]
 800b4da:	b920      	cbnz	r0, 800b4e6 <_dtoa_r+0x2e>
 800b4dc:	21ef      	movs	r1, #239	@ 0xef
 800b4de:	4bac      	ldr	r3, [pc, #688]	@ (800b790 <_dtoa_r+0x2d8>)
 800b4e0:	48ac      	ldr	r0, [pc, #688]	@ (800b794 <_dtoa_r+0x2dc>)
 800b4e2:	f002 fc19 	bl	800dd18 <__assert_func>
 800b4e6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b4ea:	6007      	str	r7, [r0, #0]
 800b4ec:	60c7      	str	r7, [r0, #12]
 800b4ee:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4f2:	6819      	ldr	r1, [r3, #0]
 800b4f4:	b159      	cbz	r1, 800b50e <_dtoa_r+0x56>
 800b4f6:	685a      	ldr	r2, [r3, #4]
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	4093      	lsls	r3, r2
 800b4fc:	604a      	str	r2, [r1, #4]
 800b4fe:	608b      	str	r3, [r1, #8]
 800b500:	4648      	mov	r0, r9
 800b502:	f000 feeb 	bl	800c2dc <_Bfree>
 800b506:	2200      	movs	r2, #0
 800b508:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b50c:	601a      	str	r2, [r3, #0]
 800b50e:	1e2b      	subs	r3, r5, #0
 800b510:	bfaf      	iteee	ge
 800b512:	2300      	movge	r3, #0
 800b514:	2201      	movlt	r2, #1
 800b516:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b51a:	9307      	strlt	r3, [sp, #28]
 800b51c:	bfa8      	it	ge
 800b51e:	6033      	strge	r3, [r6, #0]
 800b520:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b524:	4b9c      	ldr	r3, [pc, #624]	@ (800b798 <_dtoa_r+0x2e0>)
 800b526:	bfb8      	it	lt
 800b528:	6032      	strlt	r2, [r6, #0]
 800b52a:	ea33 0308 	bics.w	r3, r3, r8
 800b52e:	d112      	bne.n	800b556 <_dtoa_r+0x9e>
 800b530:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b534:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b536:	6013      	str	r3, [r2, #0]
 800b538:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b53c:	4323      	orrs	r3, r4
 800b53e:	f000 855e 	beq.w	800bffe <_dtoa_r+0xb46>
 800b542:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b544:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b79c <_dtoa_r+0x2e4>
 800b548:	2b00      	cmp	r3, #0
 800b54a:	f000 8560 	beq.w	800c00e <_dtoa_r+0xb56>
 800b54e:	f10a 0303 	add.w	r3, sl, #3
 800b552:	f000 bd5a 	b.w	800c00a <_dtoa_r+0xb52>
 800b556:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b55a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b55e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b562:	2200      	movs	r2, #0
 800b564:	2300      	movs	r3, #0
 800b566:	f7f5 fa8b 	bl	8000a80 <__aeabi_dcmpeq>
 800b56a:	4607      	mov	r7, r0
 800b56c:	b158      	cbz	r0, 800b586 <_dtoa_r+0xce>
 800b56e:	2301      	movs	r3, #1
 800b570:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b572:	6013      	str	r3, [r2, #0]
 800b574:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b576:	b113      	cbz	r3, 800b57e <_dtoa_r+0xc6>
 800b578:	4b89      	ldr	r3, [pc, #548]	@ (800b7a0 <_dtoa_r+0x2e8>)
 800b57a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b57c:	6013      	str	r3, [r2, #0]
 800b57e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b7a4 <_dtoa_r+0x2ec>
 800b582:	f000 bd44 	b.w	800c00e <_dtoa_r+0xb56>
 800b586:	ab14      	add	r3, sp, #80	@ 0x50
 800b588:	9301      	str	r3, [sp, #4]
 800b58a:	ab15      	add	r3, sp, #84	@ 0x54
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	4648      	mov	r0, r9
 800b590:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b594:	f001 fa36 	bl	800ca04 <__d2b>
 800b598:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b59c:	9003      	str	r0, [sp, #12]
 800b59e:	2e00      	cmp	r6, #0
 800b5a0:	d078      	beq.n	800b694 <_dtoa_r+0x1dc>
 800b5a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5a8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b5ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5b0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b5b4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b5b8:	9712      	str	r7, [sp, #72]	@ 0x48
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	2200      	movs	r2, #0
 800b5be:	4b7a      	ldr	r3, [pc, #488]	@ (800b7a8 <_dtoa_r+0x2f0>)
 800b5c0:	f7f4 fe3e 	bl	8000240 <__aeabi_dsub>
 800b5c4:	a36c      	add	r3, pc, #432	@ (adr r3, 800b778 <_dtoa_r+0x2c0>)
 800b5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ca:	f7f4 fff1 	bl	80005b0 <__aeabi_dmul>
 800b5ce:	a36c      	add	r3, pc, #432	@ (adr r3, 800b780 <_dtoa_r+0x2c8>)
 800b5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d4:	f7f4 fe36 	bl	8000244 <__adddf3>
 800b5d8:	4604      	mov	r4, r0
 800b5da:	4630      	mov	r0, r6
 800b5dc:	460d      	mov	r5, r1
 800b5de:	f7f4 ff7d 	bl	80004dc <__aeabi_i2d>
 800b5e2:	a369      	add	r3, pc, #420	@ (adr r3, 800b788 <_dtoa_r+0x2d0>)
 800b5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e8:	f7f4 ffe2 	bl	80005b0 <__aeabi_dmul>
 800b5ec:	4602      	mov	r2, r0
 800b5ee:	460b      	mov	r3, r1
 800b5f0:	4620      	mov	r0, r4
 800b5f2:	4629      	mov	r1, r5
 800b5f4:	f7f4 fe26 	bl	8000244 <__adddf3>
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	460d      	mov	r5, r1
 800b5fc:	f7f5 fa88 	bl	8000b10 <__aeabi_d2iz>
 800b600:	2200      	movs	r2, #0
 800b602:	4607      	mov	r7, r0
 800b604:	2300      	movs	r3, #0
 800b606:	4620      	mov	r0, r4
 800b608:	4629      	mov	r1, r5
 800b60a:	f7f5 fa43 	bl	8000a94 <__aeabi_dcmplt>
 800b60e:	b140      	cbz	r0, 800b622 <_dtoa_r+0x16a>
 800b610:	4638      	mov	r0, r7
 800b612:	f7f4 ff63 	bl	80004dc <__aeabi_i2d>
 800b616:	4622      	mov	r2, r4
 800b618:	462b      	mov	r3, r5
 800b61a:	f7f5 fa31 	bl	8000a80 <__aeabi_dcmpeq>
 800b61e:	b900      	cbnz	r0, 800b622 <_dtoa_r+0x16a>
 800b620:	3f01      	subs	r7, #1
 800b622:	2f16      	cmp	r7, #22
 800b624:	d854      	bhi.n	800b6d0 <_dtoa_r+0x218>
 800b626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b62a:	4b60      	ldr	r3, [pc, #384]	@ (800b7ac <_dtoa_r+0x2f4>)
 800b62c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b634:	f7f5 fa2e 	bl	8000a94 <__aeabi_dcmplt>
 800b638:	2800      	cmp	r0, #0
 800b63a:	d04b      	beq.n	800b6d4 <_dtoa_r+0x21c>
 800b63c:	2300      	movs	r3, #0
 800b63e:	3f01      	subs	r7, #1
 800b640:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b642:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b644:	1b9b      	subs	r3, r3, r6
 800b646:	1e5a      	subs	r2, r3, #1
 800b648:	bf49      	itett	mi
 800b64a:	f1c3 0301 	rsbmi	r3, r3, #1
 800b64e:	2300      	movpl	r3, #0
 800b650:	9304      	strmi	r3, [sp, #16]
 800b652:	2300      	movmi	r3, #0
 800b654:	9209      	str	r2, [sp, #36]	@ 0x24
 800b656:	bf54      	ite	pl
 800b658:	9304      	strpl	r3, [sp, #16]
 800b65a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800b65c:	2f00      	cmp	r7, #0
 800b65e:	db3b      	blt.n	800b6d8 <_dtoa_r+0x220>
 800b660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b662:	970e      	str	r7, [sp, #56]	@ 0x38
 800b664:	443b      	add	r3, r7
 800b666:	9309      	str	r3, [sp, #36]	@ 0x24
 800b668:	2300      	movs	r3, #0
 800b66a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b66c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b66e:	2b09      	cmp	r3, #9
 800b670:	d865      	bhi.n	800b73e <_dtoa_r+0x286>
 800b672:	2b05      	cmp	r3, #5
 800b674:	bfc4      	itt	gt
 800b676:	3b04      	subgt	r3, #4
 800b678:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b67a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b67c:	bfc8      	it	gt
 800b67e:	2400      	movgt	r4, #0
 800b680:	f1a3 0302 	sub.w	r3, r3, #2
 800b684:	bfd8      	it	le
 800b686:	2401      	movle	r4, #1
 800b688:	2b03      	cmp	r3, #3
 800b68a:	d864      	bhi.n	800b756 <_dtoa_r+0x29e>
 800b68c:	e8df f003 	tbb	[pc, r3]
 800b690:	2c385553 	.word	0x2c385553
 800b694:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b698:	441e      	add	r6, r3
 800b69a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b69e:	2b20      	cmp	r3, #32
 800b6a0:	bfc1      	itttt	gt
 800b6a2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b6a6:	fa08 f803 	lslgt.w	r8, r8, r3
 800b6aa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b6ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b6b2:	bfd6      	itet	le
 800b6b4:	f1c3 0320 	rsble	r3, r3, #32
 800b6b8:	ea48 0003 	orrgt.w	r0, r8, r3
 800b6bc:	fa04 f003 	lslle.w	r0, r4, r3
 800b6c0:	f7f4 fefc 	bl	80004bc <__aeabi_ui2d>
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b6ca:	3e01      	subs	r6, #1
 800b6cc:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6ce:	e774      	b.n	800b5ba <_dtoa_r+0x102>
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	e7b5      	b.n	800b640 <_dtoa_r+0x188>
 800b6d4:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b6d6:	e7b4      	b.n	800b642 <_dtoa_r+0x18a>
 800b6d8:	9b04      	ldr	r3, [sp, #16]
 800b6da:	1bdb      	subs	r3, r3, r7
 800b6dc:	9304      	str	r3, [sp, #16]
 800b6de:	427b      	negs	r3, r7
 800b6e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b6e6:	e7c1      	b.n	800b66c <_dtoa_r+0x1b4>
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b6ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6ee:	eb07 0b03 	add.w	fp, r7, r3
 800b6f2:	f10b 0301 	add.w	r3, fp, #1
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	9308      	str	r3, [sp, #32]
 800b6fa:	bfb8      	it	lt
 800b6fc:	2301      	movlt	r3, #1
 800b6fe:	e006      	b.n	800b70e <_dtoa_r+0x256>
 800b700:	2301      	movs	r3, #1
 800b702:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b704:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b706:	2b00      	cmp	r3, #0
 800b708:	dd28      	ble.n	800b75c <_dtoa_r+0x2a4>
 800b70a:	469b      	mov	fp, r3
 800b70c:	9308      	str	r3, [sp, #32]
 800b70e:	2100      	movs	r1, #0
 800b710:	2204      	movs	r2, #4
 800b712:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b716:	f102 0514 	add.w	r5, r2, #20
 800b71a:	429d      	cmp	r5, r3
 800b71c:	d926      	bls.n	800b76c <_dtoa_r+0x2b4>
 800b71e:	6041      	str	r1, [r0, #4]
 800b720:	4648      	mov	r0, r9
 800b722:	f000 fd9b 	bl	800c25c <_Balloc>
 800b726:	4682      	mov	sl, r0
 800b728:	2800      	cmp	r0, #0
 800b72a:	d143      	bne.n	800b7b4 <_dtoa_r+0x2fc>
 800b72c:	4602      	mov	r2, r0
 800b72e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b732:	4b1f      	ldr	r3, [pc, #124]	@ (800b7b0 <_dtoa_r+0x2f8>)
 800b734:	e6d4      	b.n	800b4e0 <_dtoa_r+0x28>
 800b736:	2300      	movs	r3, #0
 800b738:	e7e3      	b.n	800b702 <_dtoa_r+0x24a>
 800b73a:	2300      	movs	r3, #0
 800b73c:	e7d5      	b.n	800b6ea <_dtoa_r+0x232>
 800b73e:	2401      	movs	r4, #1
 800b740:	2300      	movs	r3, #0
 800b742:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b744:	9320      	str	r3, [sp, #128]	@ 0x80
 800b746:	f04f 3bff 	mov.w	fp, #4294967295
 800b74a:	2200      	movs	r2, #0
 800b74c:	2312      	movs	r3, #18
 800b74e:	f8cd b020 	str.w	fp, [sp, #32]
 800b752:	9221      	str	r2, [sp, #132]	@ 0x84
 800b754:	e7db      	b.n	800b70e <_dtoa_r+0x256>
 800b756:	2301      	movs	r3, #1
 800b758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b75a:	e7f4      	b.n	800b746 <_dtoa_r+0x28e>
 800b75c:	f04f 0b01 	mov.w	fp, #1
 800b760:	465b      	mov	r3, fp
 800b762:	f8cd b020 	str.w	fp, [sp, #32]
 800b766:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800b76a:	e7d0      	b.n	800b70e <_dtoa_r+0x256>
 800b76c:	3101      	adds	r1, #1
 800b76e:	0052      	lsls	r2, r2, #1
 800b770:	e7d1      	b.n	800b716 <_dtoa_r+0x25e>
 800b772:	bf00      	nop
 800b774:	f3af 8000 	nop.w
 800b778:	636f4361 	.word	0x636f4361
 800b77c:	3fd287a7 	.word	0x3fd287a7
 800b780:	8b60c8b3 	.word	0x8b60c8b3
 800b784:	3fc68a28 	.word	0x3fc68a28
 800b788:	509f79fb 	.word	0x509f79fb
 800b78c:	3fd34413 	.word	0x3fd34413
 800b790:	08010208 	.word	0x08010208
 800b794:	0801021f 	.word	0x0801021f
 800b798:	7ff00000 	.word	0x7ff00000
 800b79c:	08010204 	.word	0x08010204
 800b7a0:	080101d3 	.word	0x080101d3
 800b7a4:	080101d2 	.word	0x080101d2
 800b7a8:	3ff80000 	.word	0x3ff80000
 800b7ac:	080103d0 	.word	0x080103d0
 800b7b0:	08010277 	.word	0x08010277
 800b7b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b7b8:	6018      	str	r0, [r3, #0]
 800b7ba:	9b08      	ldr	r3, [sp, #32]
 800b7bc:	2b0e      	cmp	r3, #14
 800b7be:	f200 80a1 	bhi.w	800b904 <_dtoa_r+0x44c>
 800b7c2:	2c00      	cmp	r4, #0
 800b7c4:	f000 809e 	beq.w	800b904 <_dtoa_r+0x44c>
 800b7c8:	2f00      	cmp	r7, #0
 800b7ca:	dd33      	ble.n	800b834 <_dtoa_r+0x37c>
 800b7cc:	4b9c      	ldr	r3, [pc, #624]	@ (800ba40 <_dtoa_r+0x588>)
 800b7ce:	f007 020f 	and.w	r2, r7, #15
 800b7d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7d6:	05f8      	lsls	r0, r7, #23
 800b7d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b7dc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800b7e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b7e4:	d516      	bpl.n	800b814 <_dtoa_r+0x35c>
 800b7e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7ea:	4b96      	ldr	r3, [pc, #600]	@ (800ba44 <_dtoa_r+0x58c>)
 800b7ec:	2603      	movs	r6, #3
 800b7ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7f2:	f7f5 f807 	bl	8000804 <__aeabi_ddiv>
 800b7f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b7fa:	f004 040f 	and.w	r4, r4, #15
 800b7fe:	4d91      	ldr	r5, [pc, #580]	@ (800ba44 <_dtoa_r+0x58c>)
 800b800:	b954      	cbnz	r4, 800b818 <_dtoa_r+0x360>
 800b802:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b806:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b80a:	f7f4 fffb 	bl	8000804 <__aeabi_ddiv>
 800b80e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b812:	e028      	b.n	800b866 <_dtoa_r+0x3ae>
 800b814:	2602      	movs	r6, #2
 800b816:	e7f2      	b.n	800b7fe <_dtoa_r+0x346>
 800b818:	07e1      	lsls	r1, r4, #31
 800b81a:	d508      	bpl.n	800b82e <_dtoa_r+0x376>
 800b81c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b820:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b824:	f7f4 fec4 	bl	80005b0 <__aeabi_dmul>
 800b828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b82c:	3601      	adds	r6, #1
 800b82e:	1064      	asrs	r4, r4, #1
 800b830:	3508      	adds	r5, #8
 800b832:	e7e5      	b.n	800b800 <_dtoa_r+0x348>
 800b834:	f000 80af 	beq.w	800b996 <_dtoa_r+0x4de>
 800b838:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b83c:	427c      	negs	r4, r7
 800b83e:	4b80      	ldr	r3, [pc, #512]	@ (800ba40 <_dtoa_r+0x588>)
 800b840:	f004 020f 	and.w	r2, r4, #15
 800b844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b84c:	f7f4 feb0 	bl	80005b0 <__aeabi_dmul>
 800b850:	2602      	movs	r6, #2
 800b852:	2300      	movs	r3, #0
 800b854:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b858:	4d7a      	ldr	r5, [pc, #488]	@ (800ba44 <_dtoa_r+0x58c>)
 800b85a:	1124      	asrs	r4, r4, #4
 800b85c:	2c00      	cmp	r4, #0
 800b85e:	f040 808f 	bne.w	800b980 <_dtoa_r+0x4c8>
 800b862:	2b00      	cmp	r3, #0
 800b864:	d1d3      	bne.n	800b80e <_dtoa_r+0x356>
 800b866:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b86a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	f000 8094 	beq.w	800b99a <_dtoa_r+0x4e2>
 800b872:	2200      	movs	r2, #0
 800b874:	4620      	mov	r0, r4
 800b876:	4629      	mov	r1, r5
 800b878:	4b73      	ldr	r3, [pc, #460]	@ (800ba48 <_dtoa_r+0x590>)
 800b87a:	f7f5 f90b 	bl	8000a94 <__aeabi_dcmplt>
 800b87e:	2800      	cmp	r0, #0
 800b880:	f000 808b 	beq.w	800b99a <_dtoa_r+0x4e2>
 800b884:	9b08      	ldr	r3, [sp, #32]
 800b886:	2b00      	cmp	r3, #0
 800b888:	f000 8087 	beq.w	800b99a <_dtoa_r+0x4e2>
 800b88c:	f1bb 0f00 	cmp.w	fp, #0
 800b890:	dd34      	ble.n	800b8fc <_dtoa_r+0x444>
 800b892:	4620      	mov	r0, r4
 800b894:	2200      	movs	r2, #0
 800b896:	4629      	mov	r1, r5
 800b898:	4b6c      	ldr	r3, [pc, #432]	@ (800ba4c <_dtoa_r+0x594>)
 800b89a:	f7f4 fe89 	bl	80005b0 <__aeabi_dmul>
 800b89e:	465c      	mov	r4, fp
 800b8a0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b8a4:	f107 38ff 	add.w	r8, r7, #4294967295
 800b8a8:	3601      	adds	r6, #1
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f7f4 fe16 	bl	80004dc <__aeabi_i2d>
 800b8b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8b4:	f7f4 fe7c 	bl	80005b0 <__aeabi_dmul>
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	4b65      	ldr	r3, [pc, #404]	@ (800ba50 <_dtoa_r+0x598>)
 800b8bc:	f7f4 fcc2 	bl	8000244 <__adddf3>
 800b8c0:	4605      	mov	r5, r0
 800b8c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b8c6:	2c00      	cmp	r4, #0
 800b8c8:	d16a      	bne.n	800b9a0 <_dtoa_r+0x4e8>
 800b8ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	4b60      	ldr	r3, [pc, #384]	@ (800ba54 <_dtoa_r+0x59c>)
 800b8d2:	f7f4 fcb5 	bl	8000240 <__aeabi_dsub>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	460b      	mov	r3, r1
 800b8da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b8de:	462a      	mov	r2, r5
 800b8e0:	4633      	mov	r3, r6
 800b8e2:	f7f5 f8f5 	bl	8000ad0 <__aeabi_dcmpgt>
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	f040 8298 	bne.w	800be1c <_dtoa_r+0x964>
 800b8ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8f0:	462a      	mov	r2, r5
 800b8f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b8f6:	f7f5 f8cd 	bl	8000a94 <__aeabi_dcmplt>
 800b8fa:	bb38      	cbnz	r0, 800b94c <_dtoa_r+0x494>
 800b8fc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b900:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b904:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b906:	2b00      	cmp	r3, #0
 800b908:	f2c0 8157 	blt.w	800bbba <_dtoa_r+0x702>
 800b90c:	2f0e      	cmp	r7, #14
 800b90e:	f300 8154 	bgt.w	800bbba <_dtoa_r+0x702>
 800b912:	4b4b      	ldr	r3, [pc, #300]	@ (800ba40 <_dtoa_r+0x588>)
 800b914:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b918:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b91c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b920:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b922:	2b00      	cmp	r3, #0
 800b924:	f280 80e5 	bge.w	800baf2 <_dtoa_r+0x63a>
 800b928:	9b08      	ldr	r3, [sp, #32]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	f300 80e1 	bgt.w	800baf2 <_dtoa_r+0x63a>
 800b930:	d10c      	bne.n	800b94c <_dtoa_r+0x494>
 800b932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b936:	2200      	movs	r2, #0
 800b938:	4b46      	ldr	r3, [pc, #280]	@ (800ba54 <_dtoa_r+0x59c>)
 800b93a:	f7f4 fe39 	bl	80005b0 <__aeabi_dmul>
 800b93e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b942:	f7f5 f8bb 	bl	8000abc <__aeabi_dcmpge>
 800b946:	2800      	cmp	r0, #0
 800b948:	f000 8266 	beq.w	800be18 <_dtoa_r+0x960>
 800b94c:	2400      	movs	r4, #0
 800b94e:	4625      	mov	r5, r4
 800b950:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b952:	4656      	mov	r6, sl
 800b954:	ea6f 0803 	mvn.w	r8, r3
 800b958:	2700      	movs	r7, #0
 800b95a:	4621      	mov	r1, r4
 800b95c:	4648      	mov	r0, r9
 800b95e:	f000 fcbd 	bl	800c2dc <_Bfree>
 800b962:	2d00      	cmp	r5, #0
 800b964:	f000 80bd 	beq.w	800bae2 <_dtoa_r+0x62a>
 800b968:	b12f      	cbz	r7, 800b976 <_dtoa_r+0x4be>
 800b96a:	42af      	cmp	r7, r5
 800b96c:	d003      	beq.n	800b976 <_dtoa_r+0x4be>
 800b96e:	4639      	mov	r1, r7
 800b970:	4648      	mov	r0, r9
 800b972:	f000 fcb3 	bl	800c2dc <_Bfree>
 800b976:	4629      	mov	r1, r5
 800b978:	4648      	mov	r0, r9
 800b97a:	f000 fcaf 	bl	800c2dc <_Bfree>
 800b97e:	e0b0      	b.n	800bae2 <_dtoa_r+0x62a>
 800b980:	07e2      	lsls	r2, r4, #31
 800b982:	d505      	bpl.n	800b990 <_dtoa_r+0x4d8>
 800b984:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b988:	f7f4 fe12 	bl	80005b0 <__aeabi_dmul>
 800b98c:	2301      	movs	r3, #1
 800b98e:	3601      	adds	r6, #1
 800b990:	1064      	asrs	r4, r4, #1
 800b992:	3508      	adds	r5, #8
 800b994:	e762      	b.n	800b85c <_dtoa_r+0x3a4>
 800b996:	2602      	movs	r6, #2
 800b998:	e765      	b.n	800b866 <_dtoa_r+0x3ae>
 800b99a:	46b8      	mov	r8, r7
 800b99c:	9c08      	ldr	r4, [sp, #32]
 800b99e:	e784      	b.n	800b8aa <_dtoa_r+0x3f2>
 800b9a0:	4b27      	ldr	r3, [pc, #156]	@ (800ba40 <_dtoa_r+0x588>)
 800b9a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b9a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b9a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b9ac:	4454      	add	r4, sl
 800b9ae:	2900      	cmp	r1, #0
 800b9b0:	d054      	beq.n	800ba5c <_dtoa_r+0x5a4>
 800b9b2:	2000      	movs	r0, #0
 800b9b4:	4928      	ldr	r1, [pc, #160]	@ (800ba58 <_dtoa_r+0x5a0>)
 800b9b6:	f7f4 ff25 	bl	8000804 <__aeabi_ddiv>
 800b9ba:	4633      	mov	r3, r6
 800b9bc:	462a      	mov	r2, r5
 800b9be:	f7f4 fc3f 	bl	8000240 <__aeabi_dsub>
 800b9c2:	4656      	mov	r6, sl
 800b9c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b9c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9cc:	f7f5 f8a0 	bl	8000b10 <__aeabi_d2iz>
 800b9d0:	4605      	mov	r5, r0
 800b9d2:	f7f4 fd83 	bl	80004dc <__aeabi_i2d>
 800b9d6:	4602      	mov	r2, r0
 800b9d8:	460b      	mov	r3, r1
 800b9da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9de:	f7f4 fc2f 	bl	8000240 <__aeabi_dsub>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	3530      	adds	r5, #48	@ 0x30
 800b9e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b9ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b9f0:	f806 5b01 	strb.w	r5, [r6], #1
 800b9f4:	f7f5 f84e 	bl	8000a94 <__aeabi_dcmplt>
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	d172      	bne.n	800bae2 <_dtoa_r+0x62a>
 800b9fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ba00:	2000      	movs	r0, #0
 800ba02:	4911      	ldr	r1, [pc, #68]	@ (800ba48 <_dtoa_r+0x590>)
 800ba04:	f7f4 fc1c 	bl	8000240 <__aeabi_dsub>
 800ba08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ba0c:	f7f5 f842 	bl	8000a94 <__aeabi_dcmplt>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	f040 80b4 	bne.w	800bb7e <_dtoa_r+0x6c6>
 800ba16:	42a6      	cmp	r6, r4
 800ba18:	f43f af70 	beq.w	800b8fc <_dtoa_r+0x444>
 800ba1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ba20:	2200      	movs	r2, #0
 800ba22:	4b0a      	ldr	r3, [pc, #40]	@ (800ba4c <_dtoa_r+0x594>)
 800ba24:	f7f4 fdc4 	bl	80005b0 <__aeabi_dmul>
 800ba28:	2200      	movs	r2, #0
 800ba2a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ba2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba32:	4b06      	ldr	r3, [pc, #24]	@ (800ba4c <_dtoa_r+0x594>)
 800ba34:	f7f4 fdbc 	bl	80005b0 <__aeabi_dmul>
 800ba38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba3c:	e7c4      	b.n	800b9c8 <_dtoa_r+0x510>
 800ba3e:	bf00      	nop
 800ba40:	080103d0 	.word	0x080103d0
 800ba44:	080103a8 	.word	0x080103a8
 800ba48:	3ff00000 	.word	0x3ff00000
 800ba4c:	40240000 	.word	0x40240000
 800ba50:	401c0000 	.word	0x401c0000
 800ba54:	40140000 	.word	0x40140000
 800ba58:	3fe00000 	.word	0x3fe00000
 800ba5c:	4631      	mov	r1, r6
 800ba5e:	4628      	mov	r0, r5
 800ba60:	f7f4 fda6 	bl	80005b0 <__aeabi_dmul>
 800ba64:	4656      	mov	r6, sl
 800ba66:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ba6a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba70:	f7f5 f84e 	bl	8000b10 <__aeabi_d2iz>
 800ba74:	4605      	mov	r5, r0
 800ba76:	f7f4 fd31 	bl	80004dc <__aeabi_i2d>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba82:	f7f4 fbdd 	bl	8000240 <__aeabi_dsub>
 800ba86:	4602      	mov	r2, r0
 800ba88:	460b      	mov	r3, r1
 800ba8a:	3530      	adds	r5, #48	@ 0x30
 800ba8c:	f806 5b01 	strb.w	r5, [r6], #1
 800ba90:	42a6      	cmp	r6, r4
 800ba92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ba96:	f04f 0200 	mov.w	r2, #0
 800ba9a:	d124      	bne.n	800bae6 <_dtoa_r+0x62e>
 800ba9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800baa0:	4bae      	ldr	r3, [pc, #696]	@ (800bd5c <_dtoa_r+0x8a4>)
 800baa2:	f7f4 fbcf 	bl	8000244 <__adddf3>
 800baa6:	4602      	mov	r2, r0
 800baa8:	460b      	mov	r3, r1
 800baaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baae:	f7f5 f80f 	bl	8000ad0 <__aeabi_dcmpgt>
 800bab2:	2800      	cmp	r0, #0
 800bab4:	d163      	bne.n	800bb7e <_dtoa_r+0x6c6>
 800bab6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800baba:	2000      	movs	r0, #0
 800babc:	49a7      	ldr	r1, [pc, #668]	@ (800bd5c <_dtoa_r+0x8a4>)
 800babe:	f7f4 fbbf 	bl	8000240 <__aeabi_dsub>
 800bac2:	4602      	mov	r2, r0
 800bac4:	460b      	mov	r3, r1
 800bac6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baca:	f7f4 ffe3 	bl	8000a94 <__aeabi_dcmplt>
 800bace:	2800      	cmp	r0, #0
 800bad0:	f43f af14 	beq.w	800b8fc <_dtoa_r+0x444>
 800bad4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bad6:	1e73      	subs	r3, r6, #1
 800bad8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bada:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bade:	2b30      	cmp	r3, #48	@ 0x30
 800bae0:	d0f8      	beq.n	800bad4 <_dtoa_r+0x61c>
 800bae2:	4647      	mov	r7, r8
 800bae4:	e03b      	b.n	800bb5e <_dtoa_r+0x6a6>
 800bae6:	4b9e      	ldr	r3, [pc, #632]	@ (800bd60 <_dtoa_r+0x8a8>)
 800bae8:	f7f4 fd62 	bl	80005b0 <__aeabi_dmul>
 800baec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800baf0:	e7bc      	b.n	800ba6c <_dtoa_r+0x5b4>
 800baf2:	4656      	mov	r6, sl
 800baf4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800baf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bafc:	4620      	mov	r0, r4
 800bafe:	4629      	mov	r1, r5
 800bb00:	f7f4 fe80 	bl	8000804 <__aeabi_ddiv>
 800bb04:	f7f5 f804 	bl	8000b10 <__aeabi_d2iz>
 800bb08:	4680      	mov	r8, r0
 800bb0a:	f7f4 fce7 	bl	80004dc <__aeabi_i2d>
 800bb0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb12:	f7f4 fd4d 	bl	80005b0 <__aeabi_dmul>
 800bb16:	4602      	mov	r2, r0
 800bb18:	460b      	mov	r3, r1
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	4629      	mov	r1, r5
 800bb1e:	f7f4 fb8f 	bl	8000240 <__aeabi_dsub>
 800bb22:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bb26:	9d08      	ldr	r5, [sp, #32]
 800bb28:	f806 4b01 	strb.w	r4, [r6], #1
 800bb2c:	eba6 040a 	sub.w	r4, r6, sl
 800bb30:	42a5      	cmp	r5, r4
 800bb32:	4602      	mov	r2, r0
 800bb34:	460b      	mov	r3, r1
 800bb36:	d133      	bne.n	800bba0 <_dtoa_r+0x6e8>
 800bb38:	f7f4 fb84 	bl	8000244 <__adddf3>
 800bb3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb40:	4604      	mov	r4, r0
 800bb42:	460d      	mov	r5, r1
 800bb44:	f7f4 ffc4 	bl	8000ad0 <__aeabi_dcmpgt>
 800bb48:	b9c0      	cbnz	r0, 800bb7c <_dtoa_r+0x6c4>
 800bb4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb4e:	4620      	mov	r0, r4
 800bb50:	4629      	mov	r1, r5
 800bb52:	f7f4 ff95 	bl	8000a80 <__aeabi_dcmpeq>
 800bb56:	b110      	cbz	r0, 800bb5e <_dtoa_r+0x6a6>
 800bb58:	f018 0f01 	tst.w	r8, #1
 800bb5c:	d10e      	bne.n	800bb7c <_dtoa_r+0x6c4>
 800bb5e:	4648      	mov	r0, r9
 800bb60:	9903      	ldr	r1, [sp, #12]
 800bb62:	f000 fbbb 	bl	800c2dc <_Bfree>
 800bb66:	2300      	movs	r3, #0
 800bb68:	7033      	strb	r3, [r6, #0]
 800bb6a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bb6c:	3701      	adds	r7, #1
 800bb6e:	601f      	str	r7, [r3, #0]
 800bb70:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	f000 824b 	beq.w	800c00e <_dtoa_r+0xb56>
 800bb78:	601e      	str	r6, [r3, #0]
 800bb7a:	e248      	b.n	800c00e <_dtoa_r+0xb56>
 800bb7c:	46b8      	mov	r8, r7
 800bb7e:	4633      	mov	r3, r6
 800bb80:	461e      	mov	r6, r3
 800bb82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb86:	2a39      	cmp	r2, #57	@ 0x39
 800bb88:	d106      	bne.n	800bb98 <_dtoa_r+0x6e0>
 800bb8a:	459a      	cmp	sl, r3
 800bb8c:	d1f8      	bne.n	800bb80 <_dtoa_r+0x6c8>
 800bb8e:	2230      	movs	r2, #48	@ 0x30
 800bb90:	f108 0801 	add.w	r8, r8, #1
 800bb94:	f88a 2000 	strb.w	r2, [sl]
 800bb98:	781a      	ldrb	r2, [r3, #0]
 800bb9a:	3201      	adds	r2, #1
 800bb9c:	701a      	strb	r2, [r3, #0]
 800bb9e:	e7a0      	b.n	800bae2 <_dtoa_r+0x62a>
 800bba0:	2200      	movs	r2, #0
 800bba2:	4b6f      	ldr	r3, [pc, #444]	@ (800bd60 <_dtoa_r+0x8a8>)
 800bba4:	f7f4 fd04 	bl	80005b0 <__aeabi_dmul>
 800bba8:	2200      	movs	r2, #0
 800bbaa:	2300      	movs	r3, #0
 800bbac:	4604      	mov	r4, r0
 800bbae:	460d      	mov	r5, r1
 800bbb0:	f7f4 ff66 	bl	8000a80 <__aeabi_dcmpeq>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	d09f      	beq.n	800baf8 <_dtoa_r+0x640>
 800bbb8:	e7d1      	b.n	800bb5e <_dtoa_r+0x6a6>
 800bbba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bbbc:	2a00      	cmp	r2, #0
 800bbbe:	f000 80ea 	beq.w	800bd96 <_dtoa_r+0x8de>
 800bbc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bbc4:	2a01      	cmp	r2, #1
 800bbc6:	f300 80cd 	bgt.w	800bd64 <_dtoa_r+0x8ac>
 800bbca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbcc:	2a00      	cmp	r2, #0
 800bbce:	f000 80c1 	beq.w	800bd54 <_dtoa_r+0x89c>
 800bbd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bbd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bbd8:	9e04      	ldr	r6, [sp, #16]
 800bbda:	9a04      	ldr	r2, [sp, #16]
 800bbdc:	2101      	movs	r1, #1
 800bbde:	441a      	add	r2, r3
 800bbe0:	9204      	str	r2, [sp, #16]
 800bbe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbe4:	4648      	mov	r0, r9
 800bbe6:	441a      	add	r2, r3
 800bbe8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bbea:	f000 fc75 	bl	800c4d8 <__i2b>
 800bbee:	4605      	mov	r5, r0
 800bbf0:	b166      	cbz	r6, 800bc0c <_dtoa_r+0x754>
 800bbf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	dd09      	ble.n	800bc0c <_dtoa_r+0x754>
 800bbf8:	42b3      	cmp	r3, r6
 800bbfa:	bfa8      	it	ge
 800bbfc:	4633      	movge	r3, r6
 800bbfe:	9a04      	ldr	r2, [sp, #16]
 800bc00:	1af6      	subs	r6, r6, r3
 800bc02:	1ad2      	subs	r2, r2, r3
 800bc04:	9204      	str	r2, [sp, #16]
 800bc06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc08:	1ad3      	subs	r3, r2, r3
 800bc0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc0e:	b30b      	cbz	r3, 800bc54 <_dtoa_r+0x79c>
 800bc10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	f000 80c6 	beq.w	800bda4 <_dtoa_r+0x8ec>
 800bc18:	2c00      	cmp	r4, #0
 800bc1a:	f000 80c0 	beq.w	800bd9e <_dtoa_r+0x8e6>
 800bc1e:	4629      	mov	r1, r5
 800bc20:	4622      	mov	r2, r4
 800bc22:	4648      	mov	r0, r9
 800bc24:	f000 fd10 	bl	800c648 <__pow5mult>
 800bc28:	9a03      	ldr	r2, [sp, #12]
 800bc2a:	4601      	mov	r1, r0
 800bc2c:	4605      	mov	r5, r0
 800bc2e:	4648      	mov	r0, r9
 800bc30:	f000 fc68 	bl	800c504 <__multiply>
 800bc34:	9903      	ldr	r1, [sp, #12]
 800bc36:	4680      	mov	r8, r0
 800bc38:	4648      	mov	r0, r9
 800bc3a:	f000 fb4f 	bl	800c2dc <_Bfree>
 800bc3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc40:	1b1b      	subs	r3, r3, r4
 800bc42:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc44:	f000 80b1 	beq.w	800bdaa <_dtoa_r+0x8f2>
 800bc48:	4641      	mov	r1, r8
 800bc4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc4c:	4648      	mov	r0, r9
 800bc4e:	f000 fcfb 	bl	800c648 <__pow5mult>
 800bc52:	9003      	str	r0, [sp, #12]
 800bc54:	2101      	movs	r1, #1
 800bc56:	4648      	mov	r0, r9
 800bc58:	f000 fc3e 	bl	800c4d8 <__i2b>
 800bc5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc5e:	4604      	mov	r4, r0
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	f000 81d8 	beq.w	800c016 <_dtoa_r+0xb5e>
 800bc66:	461a      	mov	r2, r3
 800bc68:	4601      	mov	r1, r0
 800bc6a:	4648      	mov	r0, r9
 800bc6c:	f000 fcec 	bl	800c648 <__pow5mult>
 800bc70:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bc72:	4604      	mov	r4, r0
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	f300 809f 	bgt.w	800bdb8 <_dtoa_r+0x900>
 800bc7a:	9b06      	ldr	r3, [sp, #24]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f040 8097 	bne.w	800bdb0 <_dtoa_r+0x8f8>
 800bc82:	9b07      	ldr	r3, [sp, #28]
 800bc84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	f040 8093 	bne.w	800bdb4 <_dtoa_r+0x8fc>
 800bc8e:	9b07      	ldr	r3, [sp, #28]
 800bc90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc94:	0d1b      	lsrs	r3, r3, #20
 800bc96:	051b      	lsls	r3, r3, #20
 800bc98:	b133      	cbz	r3, 800bca8 <_dtoa_r+0x7f0>
 800bc9a:	9b04      	ldr	r3, [sp, #16]
 800bc9c:	3301      	adds	r3, #1
 800bc9e:	9304      	str	r3, [sp, #16]
 800bca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bca2:	3301      	adds	r3, #1
 800bca4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bca6:	2301      	movs	r3, #1
 800bca8:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f000 81b8 	beq.w	800c022 <_dtoa_r+0xb6a>
 800bcb2:	6923      	ldr	r3, [r4, #16]
 800bcb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bcb8:	6918      	ldr	r0, [r3, #16]
 800bcba:	f000 fbc1 	bl	800c440 <__hi0bits>
 800bcbe:	f1c0 0020 	rsb	r0, r0, #32
 800bcc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcc4:	4418      	add	r0, r3
 800bcc6:	f010 001f 	ands.w	r0, r0, #31
 800bcca:	f000 8082 	beq.w	800bdd2 <_dtoa_r+0x91a>
 800bcce:	f1c0 0320 	rsb	r3, r0, #32
 800bcd2:	2b04      	cmp	r3, #4
 800bcd4:	dd73      	ble.n	800bdbe <_dtoa_r+0x906>
 800bcd6:	9b04      	ldr	r3, [sp, #16]
 800bcd8:	f1c0 001c 	rsb	r0, r0, #28
 800bcdc:	4403      	add	r3, r0
 800bcde:	9304      	str	r3, [sp, #16]
 800bce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bce2:	4406      	add	r6, r0
 800bce4:	4403      	add	r3, r0
 800bce6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bce8:	9b04      	ldr	r3, [sp, #16]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	dd05      	ble.n	800bcfa <_dtoa_r+0x842>
 800bcee:	461a      	mov	r2, r3
 800bcf0:	4648      	mov	r0, r9
 800bcf2:	9903      	ldr	r1, [sp, #12]
 800bcf4:	f000 fd02 	bl	800c6fc <__lshift>
 800bcf8:	9003      	str	r0, [sp, #12]
 800bcfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	dd05      	ble.n	800bd0c <_dtoa_r+0x854>
 800bd00:	4621      	mov	r1, r4
 800bd02:	461a      	mov	r2, r3
 800bd04:	4648      	mov	r0, r9
 800bd06:	f000 fcf9 	bl	800c6fc <__lshift>
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d061      	beq.n	800bdd6 <_dtoa_r+0x91e>
 800bd12:	4621      	mov	r1, r4
 800bd14:	9803      	ldr	r0, [sp, #12]
 800bd16:	f000 fd5d 	bl	800c7d4 <__mcmp>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	da5b      	bge.n	800bdd6 <_dtoa_r+0x91e>
 800bd1e:	2300      	movs	r3, #0
 800bd20:	220a      	movs	r2, #10
 800bd22:	4648      	mov	r0, r9
 800bd24:	9903      	ldr	r1, [sp, #12]
 800bd26:	f000 fafb 	bl	800c320 <__multadd>
 800bd2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd2c:	f107 38ff 	add.w	r8, r7, #4294967295
 800bd30:	9003      	str	r0, [sp, #12]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	f000 8177 	beq.w	800c026 <_dtoa_r+0xb6e>
 800bd38:	4629      	mov	r1, r5
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	220a      	movs	r2, #10
 800bd3e:	4648      	mov	r0, r9
 800bd40:	f000 faee 	bl	800c320 <__multadd>
 800bd44:	f1bb 0f00 	cmp.w	fp, #0
 800bd48:	4605      	mov	r5, r0
 800bd4a:	dc6f      	bgt.n	800be2c <_dtoa_r+0x974>
 800bd4c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	dc49      	bgt.n	800bde6 <_dtoa_r+0x92e>
 800bd52:	e06b      	b.n	800be2c <_dtoa_r+0x974>
 800bd54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd5a:	e73c      	b.n	800bbd6 <_dtoa_r+0x71e>
 800bd5c:	3fe00000 	.word	0x3fe00000
 800bd60:	40240000 	.word	0x40240000
 800bd64:	9b08      	ldr	r3, [sp, #32]
 800bd66:	1e5c      	subs	r4, r3, #1
 800bd68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd6a:	42a3      	cmp	r3, r4
 800bd6c:	db09      	blt.n	800bd82 <_dtoa_r+0x8ca>
 800bd6e:	1b1c      	subs	r4, r3, r4
 800bd70:	9b08      	ldr	r3, [sp, #32]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	f6bf af30 	bge.w	800bbd8 <_dtoa_r+0x720>
 800bd78:	9b04      	ldr	r3, [sp, #16]
 800bd7a:	9a08      	ldr	r2, [sp, #32]
 800bd7c:	1a9e      	subs	r6, r3, r2
 800bd7e:	2300      	movs	r3, #0
 800bd80:	e72b      	b.n	800bbda <_dtoa_r+0x722>
 800bd82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd86:	1ae3      	subs	r3, r4, r3
 800bd88:	441a      	add	r2, r3
 800bd8a:	940a      	str	r4, [sp, #40]	@ 0x28
 800bd8c:	9e04      	ldr	r6, [sp, #16]
 800bd8e:	2400      	movs	r4, #0
 800bd90:	9b08      	ldr	r3, [sp, #32]
 800bd92:	920e      	str	r2, [sp, #56]	@ 0x38
 800bd94:	e721      	b.n	800bbda <_dtoa_r+0x722>
 800bd96:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bd98:	9e04      	ldr	r6, [sp, #16]
 800bd9a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bd9c:	e728      	b.n	800bbf0 <_dtoa_r+0x738>
 800bd9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bda2:	e751      	b.n	800bc48 <_dtoa_r+0x790>
 800bda4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bda6:	9903      	ldr	r1, [sp, #12]
 800bda8:	e750      	b.n	800bc4c <_dtoa_r+0x794>
 800bdaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdae:	e751      	b.n	800bc54 <_dtoa_r+0x79c>
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	e779      	b.n	800bca8 <_dtoa_r+0x7f0>
 800bdb4:	9b06      	ldr	r3, [sp, #24]
 800bdb6:	e777      	b.n	800bca8 <_dtoa_r+0x7f0>
 800bdb8:	2300      	movs	r3, #0
 800bdba:	930a      	str	r3, [sp, #40]	@ 0x28
 800bdbc:	e779      	b.n	800bcb2 <_dtoa_r+0x7fa>
 800bdbe:	d093      	beq.n	800bce8 <_dtoa_r+0x830>
 800bdc0:	9a04      	ldr	r2, [sp, #16]
 800bdc2:	331c      	adds	r3, #28
 800bdc4:	441a      	add	r2, r3
 800bdc6:	9204      	str	r2, [sp, #16]
 800bdc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdca:	441e      	add	r6, r3
 800bdcc:	441a      	add	r2, r3
 800bdce:	9209      	str	r2, [sp, #36]	@ 0x24
 800bdd0:	e78a      	b.n	800bce8 <_dtoa_r+0x830>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	e7f4      	b.n	800bdc0 <_dtoa_r+0x908>
 800bdd6:	9b08      	ldr	r3, [sp, #32]
 800bdd8:	46b8      	mov	r8, r7
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	dc20      	bgt.n	800be20 <_dtoa_r+0x968>
 800bdde:	469b      	mov	fp, r3
 800bde0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bde2:	2b02      	cmp	r3, #2
 800bde4:	dd1e      	ble.n	800be24 <_dtoa_r+0x96c>
 800bde6:	f1bb 0f00 	cmp.w	fp, #0
 800bdea:	f47f adb1 	bne.w	800b950 <_dtoa_r+0x498>
 800bdee:	4621      	mov	r1, r4
 800bdf0:	465b      	mov	r3, fp
 800bdf2:	2205      	movs	r2, #5
 800bdf4:	4648      	mov	r0, r9
 800bdf6:	f000 fa93 	bl	800c320 <__multadd>
 800bdfa:	4601      	mov	r1, r0
 800bdfc:	4604      	mov	r4, r0
 800bdfe:	9803      	ldr	r0, [sp, #12]
 800be00:	f000 fce8 	bl	800c7d4 <__mcmp>
 800be04:	2800      	cmp	r0, #0
 800be06:	f77f ada3 	ble.w	800b950 <_dtoa_r+0x498>
 800be0a:	4656      	mov	r6, sl
 800be0c:	2331      	movs	r3, #49	@ 0x31
 800be0e:	f108 0801 	add.w	r8, r8, #1
 800be12:	f806 3b01 	strb.w	r3, [r6], #1
 800be16:	e59f      	b.n	800b958 <_dtoa_r+0x4a0>
 800be18:	46b8      	mov	r8, r7
 800be1a:	9c08      	ldr	r4, [sp, #32]
 800be1c:	4625      	mov	r5, r4
 800be1e:	e7f4      	b.n	800be0a <_dtoa_r+0x952>
 800be20:	f8dd b020 	ldr.w	fp, [sp, #32]
 800be24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be26:	2b00      	cmp	r3, #0
 800be28:	f000 8101 	beq.w	800c02e <_dtoa_r+0xb76>
 800be2c:	2e00      	cmp	r6, #0
 800be2e:	dd05      	ble.n	800be3c <_dtoa_r+0x984>
 800be30:	4629      	mov	r1, r5
 800be32:	4632      	mov	r2, r6
 800be34:	4648      	mov	r0, r9
 800be36:	f000 fc61 	bl	800c6fc <__lshift>
 800be3a:	4605      	mov	r5, r0
 800be3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d05c      	beq.n	800befc <_dtoa_r+0xa44>
 800be42:	4648      	mov	r0, r9
 800be44:	6869      	ldr	r1, [r5, #4]
 800be46:	f000 fa09 	bl	800c25c <_Balloc>
 800be4a:	4606      	mov	r6, r0
 800be4c:	b928      	cbnz	r0, 800be5a <_dtoa_r+0x9a2>
 800be4e:	4602      	mov	r2, r0
 800be50:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be54:	4b80      	ldr	r3, [pc, #512]	@ (800c058 <_dtoa_r+0xba0>)
 800be56:	f7ff bb43 	b.w	800b4e0 <_dtoa_r+0x28>
 800be5a:	692a      	ldr	r2, [r5, #16]
 800be5c:	f105 010c 	add.w	r1, r5, #12
 800be60:	3202      	adds	r2, #2
 800be62:	0092      	lsls	r2, r2, #2
 800be64:	300c      	adds	r0, #12
 800be66:	f7ff fa8c 	bl	800b382 <memcpy>
 800be6a:	2201      	movs	r2, #1
 800be6c:	4631      	mov	r1, r6
 800be6e:	4648      	mov	r0, r9
 800be70:	f000 fc44 	bl	800c6fc <__lshift>
 800be74:	462f      	mov	r7, r5
 800be76:	4605      	mov	r5, r0
 800be78:	f10a 0301 	add.w	r3, sl, #1
 800be7c:	9304      	str	r3, [sp, #16]
 800be7e:	eb0a 030b 	add.w	r3, sl, fp
 800be82:	930a      	str	r3, [sp, #40]	@ 0x28
 800be84:	9b06      	ldr	r3, [sp, #24]
 800be86:	f003 0301 	and.w	r3, r3, #1
 800be8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800be8c:	9b04      	ldr	r3, [sp, #16]
 800be8e:	4621      	mov	r1, r4
 800be90:	9803      	ldr	r0, [sp, #12]
 800be92:	f103 3bff 	add.w	fp, r3, #4294967295
 800be96:	f7ff fa87 	bl	800b3a8 <quorem>
 800be9a:	4603      	mov	r3, r0
 800be9c:	4639      	mov	r1, r7
 800be9e:	3330      	adds	r3, #48	@ 0x30
 800bea0:	9006      	str	r0, [sp, #24]
 800bea2:	9803      	ldr	r0, [sp, #12]
 800bea4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bea6:	f000 fc95 	bl	800c7d4 <__mcmp>
 800beaa:	462a      	mov	r2, r5
 800beac:	9008      	str	r0, [sp, #32]
 800beae:	4621      	mov	r1, r4
 800beb0:	4648      	mov	r0, r9
 800beb2:	f000 fcab 	bl	800c80c <__mdiff>
 800beb6:	68c2      	ldr	r2, [r0, #12]
 800beb8:	4606      	mov	r6, r0
 800beba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bebc:	bb02      	cbnz	r2, 800bf00 <_dtoa_r+0xa48>
 800bebe:	4601      	mov	r1, r0
 800bec0:	9803      	ldr	r0, [sp, #12]
 800bec2:	f000 fc87 	bl	800c7d4 <__mcmp>
 800bec6:	4602      	mov	r2, r0
 800bec8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800beca:	4631      	mov	r1, r6
 800becc:	4648      	mov	r0, r9
 800bece:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800bed2:	f000 fa03 	bl	800c2dc <_Bfree>
 800bed6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bed8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800beda:	9e04      	ldr	r6, [sp, #16]
 800bedc:	ea42 0103 	orr.w	r1, r2, r3
 800bee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bee2:	4319      	orrs	r1, r3
 800bee4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bee6:	d10d      	bne.n	800bf04 <_dtoa_r+0xa4c>
 800bee8:	2b39      	cmp	r3, #57	@ 0x39
 800beea:	d027      	beq.n	800bf3c <_dtoa_r+0xa84>
 800beec:	9a08      	ldr	r2, [sp, #32]
 800beee:	2a00      	cmp	r2, #0
 800bef0:	dd01      	ble.n	800bef6 <_dtoa_r+0xa3e>
 800bef2:	9b06      	ldr	r3, [sp, #24]
 800bef4:	3331      	adds	r3, #49	@ 0x31
 800bef6:	f88b 3000 	strb.w	r3, [fp]
 800befa:	e52e      	b.n	800b95a <_dtoa_r+0x4a2>
 800befc:	4628      	mov	r0, r5
 800befe:	e7b9      	b.n	800be74 <_dtoa_r+0x9bc>
 800bf00:	2201      	movs	r2, #1
 800bf02:	e7e2      	b.n	800beca <_dtoa_r+0xa12>
 800bf04:	9908      	ldr	r1, [sp, #32]
 800bf06:	2900      	cmp	r1, #0
 800bf08:	db04      	blt.n	800bf14 <_dtoa_r+0xa5c>
 800bf0a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800bf0c:	4301      	orrs	r1, r0
 800bf0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf10:	4301      	orrs	r1, r0
 800bf12:	d120      	bne.n	800bf56 <_dtoa_r+0xa9e>
 800bf14:	2a00      	cmp	r2, #0
 800bf16:	ddee      	ble.n	800bef6 <_dtoa_r+0xa3e>
 800bf18:	2201      	movs	r2, #1
 800bf1a:	9903      	ldr	r1, [sp, #12]
 800bf1c:	4648      	mov	r0, r9
 800bf1e:	9304      	str	r3, [sp, #16]
 800bf20:	f000 fbec 	bl	800c6fc <__lshift>
 800bf24:	4621      	mov	r1, r4
 800bf26:	9003      	str	r0, [sp, #12]
 800bf28:	f000 fc54 	bl	800c7d4 <__mcmp>
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	9b04      	ldr	r3, [sp, #16]
 800bf30:	dc02      	bgt.n	800bf38 <_dtoa_r+0xa80>
 800bf32:	d1e0      	bne.n	800bef6 <_dtoa_r+0xa3e>
 800bf34:	07da      	lsls	r2, r3, #31
 800bf36:	d5de      	bpl.n	800bef6 <_dtoa_r+0xa3e>
 800bf38:	2b39      	cmp	r3, #57	@ 0x39
 800bf3a:	d1da      	bne.n	800bef2 <_dtoa_r+0xa3a>
 800bf3c:	2339      	movs	r3, #57	@ 0x39
 800bf3e:	f88b 3000 	strb.w	r3, [fp]
 800bf42:	4633      	mov	r3, r6
 800bf44:	461e      	mov	r6, r3
 800bf46:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf4a:	3b01      	subs	r3, #1
 800bf4c:	2a39      	cmp	r2, #57	@ 0x39
 800bf4e:	d04e      	beq.n	800bfee <_dtoa_r+0xb36>
 800bf50:	3201      	adds	r2, #1
 800bf52:	701a      	strb	r2, [r3, #0]
 800bf54:	e501      	b.n	800b95a <_dtoa_r+0x4a2>
 800bf56:	2a00      	cmp	r2, #0
 800bf58:	dd03      	ble.n	800bf62 <_dtoa_r+0xaaa>
 800bf5a:	2b39      	cmp	r3, #57	@ 0x39
 800bf5c:	d0ee      	beq.n	800bf3c <_dtoa_r+0xa84>
 800bf5e:	3301      	adds	r3, #1
 800bf60:	e7c9      	b.n	800bef6 <_dtoa_r+0xa3e>
 800bf62:	9a04      	ldr	r2, [sp, #16]
 800bf64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bf66:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf6a:	428a      	cmp	r2, r1
 800bf6c:	d028      	beq.n	800bfc0 <_dtoa_r+0xb08>
 800bf6e:	2300      	movs	r3, #0
 800bf70:	220a      	movs	r2, #10
 800bf72:	9903      	ldr	r1, [sp, #12]
 800bf74:	4648      	mov	r0, r9
 800bf76:	f000 f9d3 	bl	800c320 <__multadd>
 800bf7a:	42af      	cmp	r7, r5
 800bf7c:	9003      	str	r0, [sp, #12]
 800bf7e:	f04f 0300 	mov.w	r3, #0
 800bf82:	f04f 020a 	mov.w	r2, #10
 800bf86:	4639      	mov	r1, r7
 800bf88:	4648      	mov	r0, r9
 800bf8a:	d107      	bne.n	800bf9c <_dtoa_r+0xae4>
 800bf8c:	f000 f9c8 	bl	800c320 <__multadd>
 800bf90:	4607      	mov	r7, r0
 800bf92:	4605      	mov	r5, r0
 800bf94:	9b04      	ldr	r3, [sp, #16]
 800bf96:	3301      	adds	r3, #1
 800bf98:	9304      	str	r3, [sp, #16]
 800bf9a:	e777      	b.n	800be8c <_dtoa_r+0x9d4>
 800bf9c:	f000 f9c0 	bl	800c320 <__multadd>
 800bfa0:	4629      	mov	r1, r5
 800bfa2:	4607      	mov	r7, r0
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	220a      	movs	r2, #10
 800bfa8:	4648      	mov	r0, r9
 800bfaa:	f000 f9b9 	bl	800c320 <__multadd>
 800bfae:	4605      	mov	r5, r0
 800bfb0:	e7f0      	b.n	800bf94 <_dtoa_r+0xadc>
 800bfb2:	f1bb 0f00 	cmp.w	fp, #0
 800bfb6:	bfcc      	ite	gt
 800bfb8:	465e      	movgt	r6, fp
 800bfba:	2601      	movle	r6, #1
 800bfbc:	2700      	movs	r7, #0
 800bfbe:	4456      	add	r6, sl
 800bfc0:	2201      	movs	r2, #1
 800bfc2:	9903      	ldr	r1, [sp, #12]
 800bfc4:	4648      	mov	r0, r9
 800bfc6:	9304      	str	r3, [sp, #16]
 800bfc8:	f000 fb98 	bl	800c6fc <__lshift>
 800bfcc:	4621      	mov	r1, r4
 800bfce:	9003      	str	r0, [sp, #12]
 800bfd0:	f000 fc00 	bl	800c7d4 <__mcmp>
 800bfd4:	2800      	cmp	r0, #0
 800bfd6:	dcb4      	bgt.n	800bf42 <_dtoa_r+0xa8a>
 800bfd8:	d102      	bne.n	800bfe0 <_dtoa_r+0xb28>
 800bfda:	9b04      	ldr	r3, [sp, #16]
 800bfdc:	07db      	lsls	r3, r3, #31
 800bfde:	d4b0      	bmi.n	800bf42 <_dtoa_r+0xa8a>
 800bfe0:	4633      	mov	r3, r6
 800bfe2:	461e      	mov	r6, r3
 800bfe4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfe8:	2a30      	cmp	r2, #48	@ 0x30
 800bfea:	d0fa      	beq.n	800bfe2 <_dtoa_r+0xb2a>
 800bfec:	e4b5      	b.n	800b95a <_dtoa_r+0x4a2>
 800bfee:	459a      	cmp	sl, r3
 800bff0:	d1a8      	bne.n	800bf44 <_dtoa_r+0xa8c>
 800bff2:	2331      	movs	r3, #49	@ 0x31
 800bff4:	f108 0801 	add.w	r8, r8, #1
 800bff8:	f88a 3000 	strb.w	r3, [sl]
 800bffc:	e4ad      	b.n	800b95a <_dtoa_r+0x4a2>
 800bffe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c000:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c05c <_dtoa_r+0xba4>
 800c004:	b11b      	cbz	r3, 800c00e <_dtoa_r+0xb56>
 800c006:	f10a 0308 	add.w	r3, sl, #8
 800c00a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c00c:	6013      	str	r3, [r2, #0]
 800c00e:	4650      	mov	r0, sl
 800c010:	b017      	add	sp, #92	@ 0x5c
 800c012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c016:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c018:	2b01      	cmp	r3, #1
 800c01a:	f77f ae2e 	ble.w	800bc7a <_dtoa_r+0x7c2>
 800c01e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c020:	930a      	str	r3, [sp, #40]	@ 0x28
 800c022:	2001      	movs	r0, #1
 800c024:	e64d      	b.n	800bcc2 <_dtoa_r+0x80a>
 800c026:	f1bb 0f00 	cmp.w	fp, #0
 800c02a:	f77f aed9 	ble.w	800bde0 <_dtoa_r+0x928>
 800c02e:	4656      	mov	r6, sl
 800c030:	4621      	mov	r1, r4
 800c032:	9803      	ldr	r0, [sp, #12]
 800c034:	f7ff f9b8 	bl	800b3a8 <quorem>
 800c038:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c03c:	f806 3b01 	strb.w	r3, [r6], #1
 800c040:	eba6 020a 	sub.w	r2, r6, sl
 800c044:	4593      	cmp	fp, r2
 800c046:	ddb4      	ble.n	800bfb2 <_dtoa_r+0xafa>
 800c048:	2300      	movs	r3, #0
 800c04a:	220a      	movs	r2, #10
 800c04c:	4648      	mov	r0, r9
 800c04e:	9903      	ldr	r1, [sp, #12]
 800c050:	f000 f966 	bl	800c320 <__multadd>
 800c054:	9003      	str	r0, [sp, #12]
 800c056:	e7eb      	b.n	800c030 <_dtoa_r+0xb78>
 800c058:	08010277 	.word	0x08010277
 800c05c:	080101fb 	.word	0x080101fb

0800c060 <_free_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	4605      	mov	r5, r0
 800c064:	2900      	cmp	r1, #0
 800c066:	d040      	beq.n	800c0ea <_free_r+0x8a>
 800c068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c06c:	1f0c      	subs	r4, r1, #4
 800c06e:	2b00      	cmp	r3, #0
 800c070:	bfb8      	it	lt
 800c072:	18e4      	addlt	r4, r4, r3
 800c074:	f000 f8e6 	bl	800c244 <__malloc_lock>
 800c078:	4a1c      	ldr	r2, [pc, #112]	@ (800c0ec <_free_r+0x8c>)
 800c07a:	6813      	ldr	r3, [r2, #0]
 800c07c:	b933      	cbnz	r3, 800c08c <_free_r+0x2c>
 800c07e:	6063      	str	r3, [r4, #4]
 800c080:	6014      	str	r4, [r2, #0]
 800c082:	4628      	mov	r0, r5
 800c084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c088:	f000 b8e2 	b.w	800c250 <__malloc_unlock>
 800c08c:	42a3      	cmp	r3, r4
 800c08e:	d908      	bls.n	800c0a2 <_free_r+0x42>
 800c090:	6820      	ldr	r0, [r4, #0]
 800c092:	1821      	adds	r1, r4, r0
 800c094:	428b      	cmp	r3, r1
 800c096:	bf01      	itttt	eq
 800c098:	6819      	ldreq	r1, [r3, #0]
 800c09a:	685b      	ldreq	r3, [r3, #4]
 800c09c:	1809      	addeq	r1, r1, r0
 800c09e:	6021      	streq	r1, [r4, #0]
 800c0a0:	e7ed      	b.n	800c07e <_free_r+0x1e>
 800c0a2:	461a      	mov	r2, r3
 800c0a4:	685b      	ldr	r3, [r3, #4]
 800c0a6:	b10b      	cbz	r3, 800c0ac <_free_r+0x4c>
 800c0a8:	42a3      	cmp	r3, r4
 800c0aa:	d9fa      	bls.n	800c0a2 <_free_r+0x42>
 800c0ac:	6811      	ldr	r1, [r2, #0]
 800c0ae:	1850      	adds	r0, r2, r1
 800c0b0:	42a0      	cmp	r0, r4
 800c0b2:	d10b      	bne.n	800c0cc <_free_r+0x6c>
 800c0b4:	6820      	ldr	r0, [r4, #0]
 800c0b6:	4401      	add	r1, r0
 800c0b8:	1850      	adds	r0, r2, r1
 800c0ba:	4283      	cmp	r3, r0
 800c0bc:	6011      	str	r1, [r2, #0]
 800c0be:	d1e0      	bne.n	800c082 <_free_r+0x22>
 800c0c0:	6818      	ldr	r0, [r3, #0]
 800c0c2:	685b      	ldr	r3, [r3, #4]
 800c0c4:	4408      	add	r0, r1
 800c0c6:	6010      	str	r0, [r2, #0]
 800c0c8:	6053      	str	r3, [r2, #4]
 800c0ca:	e7da      	b.n	800c082 <_free_r+0x22>
 800c0cc:	d902      	bls.n	800c0d4 <_free_r+0x74>
 800c0ce:	230c      	movs	r3, #12
 800c0d0:	602b      	str	r3, [r5, #0]
 800c0d2:	e7d6      	b.n	800c082 <_free_r+0x22>
 800c0d4:	6820      	ldr	r0, [r4, #0]
 800c0d6:	1821      	adds	r1, r4, r0
 800c0d8:	428b      	cmp	r3, r1
 800c0da:	bf01      	itttt	eq
 800c0dc:	6819      	ldreq	r1, [r3, #0]
 800c0de:	685b      	ldreq	r3, [r3, #4]
 800c0e0:	1809      	addeq	r1, r1, r0
 800c0e2:	6021      	streq	r1, [r4, #0]
 800c0e4:	6063      	str	r3, [r4, #4]
 800c0e6:	6054      	str	r4, [r2, #4]
 800c0e8:	e7cb      	b.n	800c082 <_free_r+0x22>
 800c0ea:	bd38      	pop	{r3, r4, r5, pc}
 800c0ec:	200007b8 	.word	0x200007b8

0800c0f0 <malloc>:
 800c0f0:	4b02      	ldr	r3, [pc, #8]	@ (800c0fc <malloc+0xc>)
 800c0f2:	4601      	mov	r1, r0
 800c0f4:	6818      	ldr	r0, [r3, #0]
 800c0f6:	f000 b825 	b.w	800c144 <_malloc_r>
 800c0fa:	bf00      	nop
 800c0fc:	200000cc 	.word	0x200000cc

0800c100 <sbrk_aligned>:
 800c100:	b570      	push	{r4, r5, r6, lr}
 800c102:	4e0f      	ldr	r6, [pc, #60]	@ (800c140 <sbrk_aligned+0x40>)
 800c104:	460c      	mov	r4, r1
 800c106:	6831      	ldr	r1, [r6, #0]
 800c108:	4605      	mov	r5, r0
 800c10a:	b911      	cbnz	r1, 800c112 <sbrk_aligned+0x12>
 800c10c:	f001 fdee 	bl	800dcec <_sbrk_r>
 800c110:	6030      	str	r0, [r6, #0]
 800c112:	4621      	mov	r1, r4
 800c114:	4628      	mov	r0, r5
 800c116:	f001 fde9 	bl	800dcec <_sbrk_r>
 800c11a:	1c43      	adds	r3, r0, #1
 800c11c:	d103      	bne.n	800c126 <sbrk_aligned+0x26>
 800c11e:	f04f 34ff 	mov.w	r4, #4294967295
 800c122:	4620      	mov	r0, r4
 800c124:	bd70      	pop	{r4, r5, r6, pc}
 800c126:	1cc4      	adds	r4, r0, #3
 800c128:	f024 0403 	bic.w	r4, r4, #3
 800c12c:	42a0      	cmp	r0, r4
 800c12e:	d0f8      	beq.n	800c122 <sbrk_aligned+0x22>
 800c130:	1a21      	subs	r1, r4, r0
 800c132:	4628      	mov	r0, r5
 800c134:	f001 fdda 	bl	800dcec <_sbrk_r>
 800c138:	3001      	adds	r0, #1
 800c13a:	d1f2      	bne.n	800c122 <sbrk_aligned+0x22>
 800c13c:	e7ef      	b.n	800c11e <sbrk_aligned+0x1e>
 800c13e:	bf00      	nop
 800c140:	200007b4 	.word	0x200007b4

0800c144 <_malloc_r>:
 800c144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c148:	1ccd      	adds	r5, r1, #3
 800c14a:	f025 0503 	bic.w	r5, r5, #3
 800c14e:	3508      	adds	r5, #8
 800c150:	2d0c      	cmp	r5, #12
 800c152:	bf38      	it	cc
 800c154:	250c      	movcc	r5, #12
 800c156:	2d00      	cmp	r5, #0
 800c158:	4606      	mov	r6, r0
 800c15a:	db01      	blt.n	800c160 <_malloc_r+0x1c>
 800c15c:	42a9      	cmp	r1, r5
 800c15e:	d904      	bls.n	800c16a <_malloc_r+0x26>
 800c160:	230c      	movs	r3, #12
 800c162:	6033      	str	r3, [r6, #0]
 800c164:	2000      	movs	r0, #0
 800c166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c16a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c240 <_malloc_r+0xfc>
 800c16e:	f000 f869 	bl	800c244 <__malloc_lock>
 800c172:	f8d8 3000 	ldr.w	r3, [r8]
 800c176:	461c      	mov	r4, r3
 800c178:	bb44      	cbnz	r4, 800c1cc <_malloc_r+0x88>
 800c17a:	4629      	mov	r1, r5
 800c17c:	4630      	mov	r0, r6
 800c17e:	f7ff ffbf 	bl	800c100 <sbrk_aligned>
 800c182:	1c43      	adds	r3, r0, #1
 800c184:	4604      	mov	r4, r0
 800c186:	d158      	bne.n	800c23a <_malloc_r+0xf6>
 800c188:	f8d8 4000 	ldr.w	r4, [r8]
 800c18c:	4627      	mov	r7, r4
 800c18e:	2f00      	cmp	r7, #0
 800c190:	d143      	bne.n	800c21a <_malloc_r+0xd6>
 800c192:	2c00      	cmp	r4, #0
 800c194:	d04b      	beq.n	800c22e <_malloc_r+0xea>
 800c196:	6823      	ldr	r3, [r4, #0]
 800c198:	4639      	mov	r1, r7
 800c19a:	4630      	mov	r0, r6
 800c19c:	eb04 0903 	add.w	r9, r4, r3
 800c1a0:	f001 fda4 	bl	800dcec <_sbrk_r>
 800c1a4:	4581      	cmp	r9, r0
 800c1a6:	d142      	bne.n	800c22e <_malloc_r+0xea>
 800c1a8:	6821      	ldr	r1, [r4, #0]
 800c1aa:	4630      	mov	r0, r6
 800c1ac:	1a6d      	subs	r5, r5, r1
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	f7ff ffa6 	bl	800c100 <sbrk_aligned>
 800c1b4:	3001      	adds	r0, #1
 800c1b6:	d03a      	beq.n	800c22e <_malloc_r+0xea>
 800c1b8:	6823      	ldr	r3, [r4, #0]
 800c1ba:	442b      	add	r3, r5
 800c1bc:	6023      	str	r3, [r4, #0]
 800c1be:	f8d8 3000 	ldr.w	r3, [r8]
 800c1c2:	685a      	ldr	r2, [r3, #4]
 800c1c4:	bb62      	cbnz	r2, 800c220 <_malloc_r+0xdc>
 800c1c6:	f8c8 7000 	str.w	r7, [r8]
 800c1ca:	e00f      	b.n	800c1ec <_malloc_r+0xa8>
 800c1cc:	6822      	ldr	r2, [r4, #0]
 800c1ce:	1b52      	subs	r2, r2, r5
 800c1d0:	d420      	bmi.n	800c214 <_malloc_r+0xd0>
 800c1d2:	2a0b      	cmp	r2, #11
 800c1d4:	d917      	bls.n	800c206 <_malloc_r+0xc2>
 800c1d6:	1961      	adds	r1, r4, r5
 800c1d8:	42a3      	cmp	r3, r4
 800c1da:	6025      	str	r5, [r4, #0]
 800c1dc:	bf18      	it	ne
 800c1de:	6059      	strne	r1, [r3, #4]
 800c1e0:	6863      	ldr	r3, [r4, #4]
 800c1e2:	bf08      	it	eq
 800c1e4:	f8c8 1000 	streq.w	r1, [r8]
 800c1e8:	5162      	str	r2, [r4, r5]
 800c1ea:	604b      	str	r3, [r1, #4]
 800c1ec:	4630      	mov	r0, r6
 800c1ee:	f000 f82f 	bl	800c250 <__malloc_unlock>
 800c1f2:	f104 000b 	add.w	r0, r4, #11
 800c1f6:	1d23      	adds	r3, r4, #4
 800c1f8:	f020 0007 	bic.w	r0, r0, #7
 800c1fc:	1ac2      	subs	r2, r0, r3
 800c1fe:	bf1c      	itt	ne
 800c200:	1a1b      	subne	r3, r3, r0
 800c202:	50a3      	strne	r3, [r4, r2]
 800c204:	e7af      	b.n	800c166 <_malloc_r+0x22>
 800c206:	6862      	ldr	r2, [r4, #4]
 800c208:	42a3      	cmp	r3, r4
 800c20a:	bf0c      	ite	eq
 800c20c:	f8c8 2000 	streq.w	r2, [r8]
 800c210:	605a      	strne	r2, [r3, #4]
 800c212:	e7eb      	b.n	800c1ec <_malloc_r+0xa8>
 800c214:	4623      	mov	r3, r4
 800c216:	6864      	ldr	r4, [r4, #4]
 800c218:	e7ae      	b.n	800c178 <_malloc_r+0x34>
 800c21a:	463c      	mov	r4, r7
 800c21c:	687f      	ldr	r7, [r7, #4]
 800c21e:	e7b6      	b.n	800c18e <_malloc_r+0x4a>
 800c220:	461a      	mov	r2, r3
 800c222:	685b      	ldr	r3, [r3, #4]
 800c224:	42a3      	cmp	r3, r4
 800c226:	d1fb      	bne.n	800c220 <_malloc_r+0xdc>
 800c228:	2300      	movs	r3, #0
 800c22a:	6053      	str	r3, [r2, #4]
 800c22c:	e7de      	b.n	800c1ec <_malloc_r+0xa8>
 800c22e:	230c      	movs	r3, #12
 800c230:	4630      	mov	r0, r6
 800c232:	6033      	str	r3, [r6, #0]
 800c234:	f000 f80c 	bl	800c250 <__malloc_unlock>
 800c238:	e794      	b.n	800c164 <_malloc_r+0x20>
 800c23a:	6005      	str	r5, [r0, #0]
 800c23c:	e7d6      	b.n	800c1ec <_malloc_r+0xa8>
 800c23e:	bf00      	nop
 800c240:	200007b8 	.word	0x200007b8

0800c244 <__malloc_lock>:
 800c244:	4801      	ldr	r0, [pc, #4]	@ (800c24c <__malloc_lock+0x8>)
 800c246:	f7ff b88c 	b.w	800b362 <__retarget_lock_acquire_recursive>
 800c24a:	bf00      	nop
 800c24c:	200007b0 	.word	0x200007b0

0800c250 <__malloc_unlock>:
 800c250:	4801      	ldr	r0, [pc, #4]	@ (800c258 <__malloc_unlock+0x8>)
 800c252:	f7ff b887 	b.w	800b364 <__retarget_lock_release_recursive>
 800c256:	bf00      	nop
 800c258:	200007b0 	.word	0x200007b0

0800c25c <_Balloc>:
 800c25c:	b570      	push	{r4, r5, r6, lr}
 800c25e:	69c6      	ldr	r6, [r0, #28]
 800c260:	4604      	mov	r4, r0
 800c262:	460d      	mov	r5, r1
 800c264:	b976      	cbnz	r6, 800c284 <_Balloc+0x28>
 800c266:	2010      	movs	r0, #16
 800c268:	f7ff ff42 	bl	800c0f0 <malloc>
 800c26c:	4602      	mov	r2, r0
 800c26e:	61e0      	str	r0, [r4, #28]
 800c270:	b920      	cbnz	r0, 800c27c <_Balloc+0x20>
 800c272:	216b      	movs	r1, #107	@ 0x6b
 800c274:	4b17      	ldr	r3, [pc, #92]	@ (800c2d4 <_Balloc+0x78>)
 800c276:	4818      	ldr	r0, [pc, #96]	@ (800c2d8 <_Balloc+0x7c>)
 800c278:	f001 fd4e 	bl	800dd18 <__assert_func>
 800c27c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c280:	6006      	str	r6, [r0, #0]
 800c282:	60c6      	str	r6, [r0, #12]
 800c284:	69e6      	ldr	r6, [r4, #28]
 800c286:	68f3      	ldr	r3, [r6, #12]
 800c288:	b183      	cbz	r3, 800c2ac <_Balloc+0x50>
 800c28a:	69e3      	ldr	r3, [r4, #28]
 800c28c:	68db      	ldr	r3, [r3, #12]
 800c28e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c292:	b9b8      	cbnz	r0, 800c2c4 <_Balloc+0x68>
 800c294:	2101      	movs	r1, #1
 800c296:	fa01 f605 	lsl.w	r6, r1, r5
 800c29a:	1d72      	adds	r2, r6, #5
 800c29c:	4620      	mov	r0, r4
 800c29e:	0092      	lsls	r2, r2, #2
 800c2a0:	f001 fd58 	bl	800dd54 <_calloc_r>
 800c2a4:	b160      	cbz	r0, 800c2c0 <_Balloc+0x64>
 800c2a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c2aa:	e00e      	b.n	800c2ca <_Balloc+0x6e>
 800c2ac:	2221      	movs	r2, #33	@ 0x21
 800c2ae:	2104      	movs	r1, #4
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	f001 fd4f 	bl	800dd54 <_calloc_r>
 800c2b6:	69e3      	ldr	r3, [r4, #28]
 800c2b8:	60f0      	str	r0, [r6, #12]
 800c2ba:	68db      	ldr	r3, [r3, #12]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d1e4      	bne.n	800c28a <_Balloc+0x2e>
 800c2c0:	2000      	movs	r0, #0
 800c2c2:	bd70      	pop	{r4, r5, r6, pc}
 800c2c4:	6802      	ldr	r2, [r0, #0]
 800c2c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2d0:	e7f7      	b.n	800c2c2 <_Balloc+0x66>
 800c2d2:	bf00      	nop
 800c2d4:	08010208 	.word	0x08010208
 800c2d8:	08010288 	.word	0x08010288

0800c2dc <_Bfree>:
 800c2dc:	b570      	push	{r4, r5, r6, lr}
 800c2de:	69c6      	ldr	r6, [r0, #28]
 800c2e0:	4605      	mov	r5, r0
 800c2e2:	460c      	mov	r4, r1
 800c2e4:	b976      	cbnz	r6, 800c304 <_Bfree+0x28>
 800c2e6:	2010      	movs	r0, #16
 800c2e8:	f7ff ff02 	bl	800c0f0 <malloc>
 800c2ec:	4602      	mov	r2, r0
 800c2ee:	61e8      	str	r0, [r5, #28]
 800c2f0:	b920      	cbnz	r0, 800c2fc <_Bfree+0x20>
 800c2f2:	218f      	movs	r1, #143	@ 0x8f
 800c2f4:	4b08      	ldr	r3, [pc, #32]	@ (800c318 <_Bfree+0x3c>)
 800c2f6:	4809      	ldr	r0, [pc, #36]	@ (800c31c <_Bfree+0x40>)
 800c2f8:	f001 fd0e 	bl	800dd18 <__assert_func>
 800c2fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c300:	6006      	str	r6, [r0, #0]
 800c302:	60c6      	str	r6, [r0, #12]
 800c304:	b13c      	cbz	r4, 800c316 <_Bfree+0x3a>
 800c306:	69eb      	ldr	r3, [r5, #28]
 800c308:	6862      	ldr	r2, [r4, #4]
 800c30a:	68db      	ldr	r3, [r3, #12]
 800c30c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c310:	6021      	str	r1, [r4, #0]
 800c312:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c316:	bd70      	pop	{r4, r5, r6, pc}
 800c318:	08010208 	.word	0x08010208
 800c31c:	08010288 	.word	0x08010288

0800c320 <__multadd>:
 800c320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c324:	4607      	mov	r7, r0
 800c326:	460c      	mov	r4, r1
 800c328:	461e      	mov	r6, r3
 800c32a:	2000      	movs	r0, #0
 800c32c:	690d      	ldr	r5, [r1, #16]
 800c32e:	f101 0c14 	add.w	ip, r1, #20
 800c332:	f8dc 3000 	ldr.w	r3, [ip]
 800c336:	3001      	adds	r0, #1
 800c338:	b299      	uxth	r1, r3
 800c33a:	fb02 6101 	mla	r1, r2, r1, r6
 800c33e:	0c1e      	lsrs	r6, r3, #16
 800c340:	0c0b      	lsrs	r3, r1, #16
 800c342:	fb02 3306 	mla	r3, r2, r6, r3
 800c346:	b289      	uxth	r1, r1
 800c348:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c34c:	4285      	cmp	r5, r0
 800c34e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c352:	f84c 1b04 	str.w	r1, [ip], #4
 800c356:	dcec      	bgt.n	800c332 <__multadd+0x12>
 800c358:	b30e      	cbz	r6, 800c39e <__multadd+0x7e>
 800c35a:	68a3      	ldr	r3, [r4, #8]
 800c35c:	42ab      	cmp	r3, r5
 800c35e:	dc19      	bgt.n	800c394 <__multadd+0x74>
 800c360:	6861      	ldr	r1, [r4, #4]
 800c362:	4638      	mov	r0, r7
 800c364:	3101      	adds	r1, #1
 800c366:	f7ff ff79 	bl	800c25c <_Balloc>
 800c36a:	4680      	mov	r8, r0
 800c36c:	b928      	cbnz	r0, 800c37a <__multadd+0x5a>
 800c36e:	4602      	mov	r2, r0
 800c370:	21ba      	movs	r1, #186	@ 0xba
 800c372:	4b0c      	ldr	r3, [pc, #48]	@ (800c3a4 <__multadd+0x84>)
 800c374:	480c      	ldr	r0, [pc, #48]	@ (800c3a8 <__multadd+0x88>)
 800c376:	f001 fccf 	bl	800dd18 <__assert_func>
 800c37a:	6922      	ldr	r2, [r4, #16]
 800c37c:	f104 010c 	add.w	r1, r4, #12
 800c380:	3202      	adds	r2, #2
 800c382:	0092      	lsls	r2, r2, #2
 800c384:	300c      	adds	r0, #12
 800c386:	f7fe fffc 	bl	800b382 <memcpy>
 800c38a:	4621      	mov	r1, r4
 800c38c:	4638      	mov	r0, r7
 800c38e:	f7ff ffa5 	bl	800c2dc <_Bfree>
 800c392:	4644      	mov	r4, r8
 800c394:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c398:	3501      	adds	r5, #1
 800c39a:	615e      	str	r6, [r3, #20]
 800c39c:	6125      	str	r5, [r4, #16]
 800c39e:	4620      	mov	r0, r4
 800c3a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3a4:	08010277 	.word	0x08010277
 800c3a8:	08010288 	.word	0x08010288

0800c3ac <__s2b>:
 800c3ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3b0:	4615      	mov	r5, r2
 800c3b2:	2209      	movs	r2, #9
 800c3b4:	461f      	mov	r7, r3
 800c3b6:	3308      	adds	r3, #8
 800c3b8:	460c      	mov	r4, r1
 800c3ba:	fb93 f3f2 	sdiv	r3, r3, r2
 800c3be:	4606      	mov	r6, r0
 800c3c0:	2201      	movs	r2, #1
 800c3c2:	2100      	movs	r1, #0
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	db09      	blt.n	800c3dc <__s2b+0x30>
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	f7ff ff47 	bl	800c25c <_Balloc>
 800c3ce:	b940      	cbnz	r0, 800c3e2 <__s2b+0x36>
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	21d3      	movs	r1, #211	@ 0xd3
 800c3d4:	4b18      	ldr	r3, [pc, #96]	@ (800c438 <__s2b+0x8c>)
 800c3d6:	4819      	ldr	r0, [pc, #100]	@ (800c43c <__s2b+0x90>)
 800c3d8:	f001 fc9e 	bl	800dd18 <__assert_func>
 800c3dc:	0052      	lsls	r2, r2, #1
 800c3de:	3101      	adds	r1, #1
 800c3e0:	e7f0      	b.n	800c3c4 <__s2b+0x18>
 800c3e2:	9b08      	ldr	r3, [sp, #32]
 800c3e4:	2d09      	cmp	r5, #9
 800c3e6:	6143      	str	r3, [r0, #20]
 800c3e8:	f04f 0301 	mov.w	r3, #1
 800c3ec:	6103      	str	r3, [r0, #16]
 800c3ee:	dd16      	ble.n	800c41e <__s2b+0x72>
 800c3f0:	f104 0909 	add.w	r9, r4, #9
 800c3f4:	46c8      	mov	r8, r9
 800c3f6:	442c      	add	r4, r5
 800c3f8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c3fc:	4601      	mov	r1, r0
 800c3fe:	220a      	movs	r2, #10
 800c400:	4630      	mov	r0, r6
 800c402:	3b30      	subs	r3, #48	@ 0x30
 800c404:	f7ff ff8c 	bl	800c320 <__multadd>
 800c408:	45a0      	cmp	r8, r4
 800c40a:	d1f5      	bne.n	800c3f8 <__s2b+0x4c>
 800c40c:	f1a5 0408 	sub.w	r4, r5, #8
 800c410:	444c      	add	r4, r9
 800c412:	1b2d      	subs	r5, r5, r4
 800c414:	1963      	adds	r3, r4, r5
 800c416:	42bb      	cmp	r3, r7
 800c418:	db04      	blt.n	800c424 <__s2b+0x78>
 800c41a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c41e:	2509      	movs	r5, #9
 800c420:	340a      	adds	r4, #10
 800c422:	e7f6      	b.n	800c412 <__s2b+0x66>
 800c424:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c428:	4601      	mov	r1, r0
 800c42a:	220a      	movs	r2, #10
 800c42c:	4630      	mov	r0, r6
 800c42e:	3b30      	subs	r3, #48	@ 0x30
 800c430:	f7ff ff76 	bl	800c320 <__multadd>
 800c434:	e7ee      	b.n	800c414 <__s2b+0x68>
 800c436:	bf00      	nop
 800c438:	08010277 	.word	0x08010277
 800c43c:	08010288 	.word	0x08010288

0800c440 <__hi0bits>:
 800c440:	4603      	mov	r3, r0
 800c442:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c446:	bf3a      	itte	cc
 800c448:	0403      	lslcc	r3, r0, #16
 800c44a:	2010      	movcc	r0, #16
 800c44c:	2000      	movcs	r0, #0
 800c44e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c452:	bf3c      	itt	cc
 800c454:	021b      	lslcc	r3, r3, #8
 800c456:	3008      	addcc	r0, #8
 800c458:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c45c:	bf3c      	itt	cc
 800c45e:	011b      	lslcc	r3, r3, #4
 800c460:	3004      	addcc	r0, #4
 800c462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c466:	bf3c      	itt	cc
 800c468:	009b      	lslcc	r3, r3, #2
 800c46a:	3002      	addcc	r0, #2
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	db05      	blt.n	800c47c <__hi0bits+0x3c>
 800c470:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c474:	f100 0001 	add.w	r0, r0, #1
 800c478:	bf08      	it	eq
 800c47a:	2020      	moveq	r0, #32
 800c47c:	4770      	bx	lr

0800c47e <__lo0bits>:
 800c47e:	6803      	ldr	r3, [r0, #0]
 800c480:	4602      	mov	r2, r0
 800c482:	f013 0007 	ands.w	r0, r3, #7
 800c486:	d00b      	beq.n	800c4a0 <__lo0bits+0x22>
 800c488:	07d9      	lsls	r1, r3, #31
 800c48a:	d421      	bmi.n	800c4d0 <__lo0bits+0x52>
 800c48c:	0798      	lsls	r0, r3, #30
 800c48e:	bf49      	itett	mi
 800c490:	085b      	lsrmi	r3, r3, #1
 800c492:	089b      	lsrpl	r3, r3, #2
 800c494:	2001      	movmi	r0, #1
 800c496:	6013      	strmi	r3, [r2, #0]
 800c498:	bf5c      	itt	pl
 800c49a:	2002      	movpl	r0, #2
 800c49c:	6013      	strpl	r3, [r2, #0]
 800c49e:	4770      	bx	lr
 800c4a0:	b299      	uxth	r1, r3
 800c4a2:	b909      	cbnz	r1, 800c4a8 <__lo0bits+0x2a>
 800c4a4:	2010      	movs	r0, #16
 800c4a6:	0c1b      	lsrs	r3, r3, #16
 800c4a8:	b2d9      	uxtb	r1, r3
 800c4aa:	b909      	cbnz	r1, 800c4b0 <__lo0bits+0x32>
 800c4ac:	3008      	adds	r0, #8
 800c4ae:	0a1b      	lsrs	r3, r3, #8
 800c4b0:	0719      	lsls	r1, r3, #28
 800c4b2:	bf04      	itt	eq
 800c4b4:	091b      	lsreq	r3, r3, #4
 800c4b6:	3004      	addeq	r0, #4
 800c4b8:	0799      	lsls	r1, r3, #30
 800c4ba:	bf04      	itt	eq
 800c4bc:	089b      	lsreq	r3, r3, #2
 800c4be:	3002      	addeq	r0, #2
 800c4c0:	07d9      	lsls	r1, r3, #31
 800c4c2:	d403      	bmi.n	800c4cc <__lo0bits+0x4e>
 800c4c4:	085b      	lsrs	r3, r3, #1
 800c4c6:	f100 0001 	add.w	r0, r0, #1
 800c4ca:	d003      	beq.n	800c4d4 <__lo0bits+0x56>
 800c4cc:	6013      	str	r3, [r2, #0]
 800c4ce:	4770      	bx	lr
 800c4d0:	2000      	movs	r0, #0
 800c4d2:	4770      	bx	lr
 800c4d4:	2020      	movs	r0, #32
 800c4d6:	4770      	bx	lr

0800c4d8 <__i2b>:
 800c4d8:	b510      	push	{r4, lr}
 800c4da:	460c      	mov	r4, r1
 800c4dc:	2101      	movs	r1, #1
 800c4de:	f7ff febd 	bl	800c25c <_Balloc>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	b928      	cbnz	r0, 800c4f2 <__i2b+0x1a>
 800c4e6:	f240 1145 	movw	r1, #325	@ 0x145
 800c4ea:	4b04      	ldr	r3, [pc, #16]	@ (800c4fc <__i2b+0x24>)
 800c4ec:	4804      	ldr	r0, [pc, #16]	@ (800c500 <__i2b+0x28>)
 800c4ee:	f001 fc13 	bl	800dd18 <__assert_func>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	6144      	str	r4, [r0, #20]
 800c4f6:	6103      	str	r3, [r0, #16]
 800c4f8:	bd10      	pop	{r4, pc}
 800c4fa:	bf00      	nop
 800c4fc:	08010277 	.word	0x08010277
 800c500:	08010288 	.word	0x08010288

0800c504 <__multiply>:
 800c504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c508:	4617      	mov	r7, r2
 800c50a:	690a      	ldr	r2, [r1, #16]
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	4689      	mov	r9, r1
 800c510:	429a      	cmp	r2, r3
 800c512:	bfa2      	ittt	ge
 800c514:	463b      	movge	r3, r7
 800c516:	460f      	movge	r7, r1
 800c518:	4699      	movge	r9, r3
 800c51a:	693d      	ldr	r5, [r7, #16]
 800c51c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	6879      	ldr	r1, [r7, #4]
 800c524:	eb05 060a 	add.w	r6, r5, sl
 800c528:	42b3      	cmp	r3, r6
 800c52a:	b085      	sub	sp, #20
 800c52c:	bfb8      	it	lt
 800c52e:	3101      	addlt	r1, #1
 800c530:	f7ff fe94 	bl	800c25c <_Balloc>
 800c534:	b930      	cbnz	r0, 800c544 <__multiply+0x40>
 800c536:	4602      	mov	r2, r0
 800c538:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c53c:	4b40      	ldr	r3, [pc, #256]	@ (800c640 <__multiply+0x13c>)
 800c53e:	4841      	ldr	r0, [pc, #260]	@ (800c644 <__multiply+0x140>)
 800c540:	f001 fbea 	bl	800dd18 <__assert_func>
 800c544:	f100 0414 	add.w	r4, r0, #20
 800c548:	4623      	mov	r3, r4
 800c54a:	2200      	movs	r2, #0
 800c54c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c550:	4573      	cmp	r3, lr
 800c552:	d320      	bcc.n	800c596 <__multiply+0x92>
 800c554:	f107 0814 	add.w	r8, r7, #20
 800c558:	f109 0114 	add.w	r1, r9, #20
 800c55c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c560:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c564:	9302      	str	r3, [sp, #8]
 800c566:	1beb      	subs	r3, r5, r7
 800c568:	3b15      	subs	r3, #21
 800c56a:	f023 0303 	bic.w	r3, r3, #3
 800c56e:	3304      	adds	r3, #4
 800c570:	3715      	adds	r7, #21
 800c572:	42bd      	cmp	r5, r7
 800c574:	bf38      	it	cc
 800c576:	2304      	movcc	r3, #4
 800c578:	9301      	str	r3, [sp, #4]
 800c57a:	9b02      	ldr	r3, [sp, #8]
 800c57c:	9103      	str	r1, [sp, #12]
 800c57e:	428b      	cmp	r3, r1
 800c580:	d80c      	bhi.n	800c59c <__multiply+0x98>
 800c582:	2e00      	cmp	r6, #0
 800c584:	dd03      	ble.n	800c58e <__multiply+0x8a>
 800c586:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d055      	beq.n	800c63a <__multiply+0x136>
 800c58e:	6106      	str	r6, [r0, #16]
 800c590:	b005      	add	sp, #20
 800c592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c596:	f843 2b04 	str.w	r2, [r3], #4
 800c59a:	e7d9      	b.n	800c550 <__multiply+0x4c>
 800c59c:	f8b1 a000 	ldrh.w	sl, [r1]
 800c5a0:	f1ba 0f00 	cmp.w	sl, #0
 800c5a4:	d01f      	beq.n	800c5e6 <__multiply+0xe2>
 800c5a6:	46c4      	mov	ip, r8
 800c5a8:	46a1      	mov	r9, r4
 800c5aa:	2700      	movs	r7, #0
 800c5ac:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c5b0:	f8d9 3000 	ldr.w	r3, [r9]
 800c5b4:	fa1f fb82 	uxth.w	fp, r2
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	fb0a 330b 	mla	r3, sl, fp, r3
 800c5be:	443b      	add	r3, r7
 800c5c0:	f8d9 7000 	ldr.w	r7, [r9]
 800c5c4:	0c12      	lsrs	r2, r2, #16
 800c5c6:	0c3f      	lsrs	r7, r7, #16
 800c5c8:	fb0a 7202 	mla	r2, sl, r2, r7
 800c5cc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5d6:	4565      	cmp	r5, ip
 800c5d8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c5dc:	f849 3b04 	str.w	r3, [r9], #4
 800c5e0:	d8e4      	bhi.n	800c5ac <__multiply+0xa8>
 800c5e2:	9b01      	ldr	r3, [sp, #4]
 800c5e4:	50e7      	str	r7, [r4, r3]
 800c5e6:	9b03      	ldr	r3, [sp, #12]
 800c5e8:	3104      	adds	r1, #4
 800c5ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c5ee:	f1b9 0f00 	cmp.w	r9, #0
 800c5f2:	d020      	beq.n	800c636 <__multiply+0x132>
 800c5f4:	4647      	mov	r7, r8
 800c5f6:	46a4      	mov	ip, r4
 800c5f8:	f04f 0a00 	mov.w	sl, #0
 800c5fc:	6823      	ldr	r3, [r4, #0]
 800c5fe:	f8b7 b000 	ldrh.w	fp, [r7]
 800c602:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c606:	b29b      	uxth	r3, r3
 800c608:	fb09 220b 	mla	r2, r9, fp, r2
 800c60c:	4452      	add	r2, sl
 800c60e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c612:	f84c 3b04 	str.w	r3, [ip], #4
 800c616:	f857 3b04 	ldr.w	r3, [r7], #4
 800c61a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c61e:	f8bc 3000 	ldrh.w	r3, [ip]
 800c622:	42bd      	cmp	r5, r7
 800c624:	fb09 330a 	mla	r3, r9, sl, r3
 800c628:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c62c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c630:	d8e5      	bhi.n	800c5fe <__multiply+0xfa>
 800c632:	9a01      	ldr	r2, [sp, #4]
 800c634:	50a3      	str	r3, [r4, r2]
 800c636:	3404      	adds	r4, #4
 800c638:	e79f      	b.n	800c57a <__multiply+0x76>
 800c63a:	3e01      	subs	r6, #1
 800c63c:	e7a1      	b.n	800c582 <__multiply+0x7e>
 800c63e:	bf00      	nop
 800c640:	08010277 	.word	0x08010277
 800c644:	08010288 	.word	0x08010288

0800c648 <__pow5mult>:
 800c648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c64c:	4615      	mov	r5, r2
 800c64e:	f012 0203 	ands.w	r2, r2, #3
 800c652:	4607      	mov	r7, r0
 800c654:	460e      	mov	r6, r1
 800c656:	d007      	beq.n	800c668 <__pow5mult+0x20>
 800c658:	4c25      	ldr	r4, [pc, #148]	@ (800c6f0 <__pow5mult+0xa8>)
 800c65a:	3a01      	subs	r2, #1
 800c65c:	2300      	movs	r3, #0
 800c65e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c662:	f7ff fe5d 	bl	800c320 <__multadd>
 800c666:	4606      	mov	r6, r0
 800c668:	10ad      	asrs	r5, r5, #2
 800c66a:	d03d      	beq.n	800c6e8 <__pow5mult+0xa0>
 800c66c:	69fc      	ldr	r4, [r7, #28]
 800c66e:	b97c      	cbnz	r4, 800c690 <__pow5mult+0x48>
 800c670:	2010      	movs	r0, #16
 800c672:	f7ff fd3d 	bl	800c0f0 <malloc>
 800c676:	4602      	mov	r2, r0
 800c678:	61f8      	str	r0, [r7, #28]
 800c67a:	b928      	cbnz	r0, 800c688 <__pow5mult+0x40>
 800c67c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c680:	4b1c      	ldr	r3, [pc, #112]	@ (800c6f4 <__pow5mult+0xac>)
 800c682:	481d      	ldr	r0, [pc, #116]	@ (800c6f8 <__pow5mult+0xb0>)
 800c684:	f001 fb48 	bl	800dd18 <__assert_func>
 800c688:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c68c:	6004      	str	r4, [r0, #0]
 800c68e:	60c4      	str	r4, [r0, #12]
 800c690:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c694:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c698:	b94c      	cbnz	r4, 800c6ae <__pow5mult+0x66>
 800c69a:	f240 2171 	movw	r1, #625	@ 0x271
 800c69e:	4638      	mov	r0, r7
 800c6a0:	f7ff ff1a 	bl	800c4d8 <__i2b>
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	4604      	mov	r4, r0
 800c6a8:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6ac:	6003      	str	r3, [r0, #0]
 800c6ae:	f04f 0900 	mov.w	r9, #0
 800c6b2:	07eb      	lsls	r3, r5, #31
 800c6b4:	d50a      	bpl.n	800c6cc <__pow5mult+0x84>
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	4622      	mov	r2, r4
 800c6ba:	4638      	mov	r0, r7
 800c6bc:	f7ff ff22 	bl	800c504 <__multiply>
 800c6c0:	4680      	mov	r8, r0
 800c6c2:	4631      	mov	r1, r6
 800c6c4:	4638      	mov	r0, r7
 800c6c6:	f7ff fe09 	bl	800c2dc <_Bfree>
 800c6ca:	4646      	mov	r6, r8
 800c6cc:	106d      	asrs	r5, r5, #1
 800c6ce:	d00b      	beq.n	800c6e8 <__pow5mult+0xa0>
 800c6d0:	6820      	ldr	r0, [r4, #0]
 800c6d2:	b938      	cbnz	r0, 800c6e4 <__pow5mult+0x9c>
 800c6d4:	4622      	mov	r2, r4
 800c6d6:	4621      	mov	r1, r4
 800c6d8:	4638      	mov	r0, r7
 800c6da:	f7ff ff13 	bl	800c504 <__multiply>
 800c6de:	6020      	str	r0, [r4, #0]
 800c6e0:	f8c0 9000 	str.w	r9, [r0]
 800c6e4:	4604      	mov	r4, r0
 800c6e6:	e7e4      	b.n	800c6b2 <__pow5mult+0x6a>
 800c6e8:	4630      	mov	r0, r6
 800c6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ee:	bf00      	nop
 800c6f0:	08010398 	.word	0x08010398
 800c6f4:	08010208 	.word	0x08010208
 800c6f8:	08010288 	.word	0x08010288

0800c6fc <__lshift>:
 800c6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c700:	460c      	mov	r4, r1
 800c702:	4607      	mov	r7, r0
 800c704:	4691      	mov	r9, r2
 800c706:	6923      	ldr	r3, [r4, #16]
 800c708:	6849      	ldr	r1, [r1, #4]
 800c70a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c70e:	68a3      	ldr	r3, [r4, #8]
 800c710:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c714:	f108 0601 	add.w	r6, r8, #1
 800c718:	42b3      	cmp	r3, r6
 800c71a:	db0b      	blt.n	800c734 <__lshift+0x38>
 800c71c:	4638      	mov	r0, r7
 800c71e:	f7ff fd9d 	bl	800c25c <_Balloc>
 800c722:	4605      	mov	r5, r0
 800c724:	b948      	cbnz	r0, 800c73a <__lshift+0x3e>
 800c726:	4602      	mov	r2, r0
 800c728:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c72c:	4b27      	ldr	r3, [pc, #156]	@ (800c7cc <__lshift+0xd0>)
 800c72e:	4828      	ldr	r0, [pc, #160]	@ (800c7d0 <__lshift+0xd4>)
 800c730:	f001 faf2 	bl	800dd18 <__assert_func>
 800c734:	3101      	adds	r1, #1
 800c736:	005b      	lsls	r3, r3, #1
 800c738:	e7ee      	b.n	800c718 <__lshift+0x1c>
 800c73a:	2300      	movs	r3, #0
 800c73c:	f100 0114 	add.w	r1, r0, #20
 800c740:	f100 0210 	add.w	r2, r0, #16
 800c744:	4618      	mov	r0, r3
 800c746:	4553      	cmp	r3, sl
 800c748:	db33      	blt.n	800c7b2 <__lshift+0xb6>
 800c74a:	6920      	ldr	r0, [r4, #16]
 800c74c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c750:	f104 0314 	add.w	r3, r4, #20
 800c754:	f019 091f 	ands.w	r9, r9, #31
 800c758:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c75c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c760:	d02b      	beq.n	800c7ba <__lshift+0xbe>
 800c762:	468a      	mov	sl, r1
 800c764:	2200      	movs	r2, #0
 800c766:	f1c9 0e20 	rsb	lr, r9, #32
 800c76a:	6818      	ldr	r0, [r3, #0]
 800c76c:	fa00 f009 	lsl.w	r0, r0, r9
 800c770:	4310      	orrs	r0, r2
 800c772:	f84a 0b04 	str.w	r0, [sl], #4
 800c776:	f853 2b04 	ldr.w	r2, [r3], #4
 800c77a:	459c      	cmp	ip, r3
 800c77c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c780:	d8f3      	bhi.n	800c76a <__lshift+0x6e>
 800c782:	ebac 0304 	sub.w	r3, ip, r4
 800c786:	3b15      	subs	r3, #21
 800c788:	f023 0303 	bic.w	r3, r3, #3
 800c78c:	3304      	adds	r3, #4
 800c78e:	f104 0015 	add.w	r0, r4, #21
 800c792:	4560      	cmp	r0, ip
 800c794:	bf88      	it	hi
 800c796:	2304      	movhi	r3, #4
 800c798:	50ca      	str	r2, [r1, r3]
 800c79a:	b10a      	cbz	r2, 800c7a0 <__lshift+0xa4>
 800c79c:	f108 0602 	add.w	r6, r8, #2
 800c7a0:	3e01      	subs	r6, #1
 800c7a2:	4638      	mov	r0, r7
 800c7a4:	4621      	mov	r1, r4
 800c7a6:	612e      	str	r6, [r5, #16]
 800c7a8:	f7ff fd98 	bl	800c2dc <_Bfree>
 800c7ac:	4628      	mov	r0, r5
 800c7ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	e7c5      	b.n	800c746 <__lshift+0x4a>
 800c7ba:	3904      	subs	r1, #4
 800c7bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7c0:	459c      	cmp	ip, r3
 800c7c2:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7c6:	d8f9      	bhi.n	800c7bc <__lshift+0xc0>
 800c7c8:	e7ea      	b.n	800c7a0 <__lshift+0xa4>
 800c7ca:	bf00      	nop
 800c7cc:	08010277 	.word	0x08010277
 800c7d0:	08010288 	.word	0x08010288

0800c7d4 <__mcmp>:
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	690a      	ldr	r2, [r1, #16]
 800c7d8:	6900      	ldr	r0, [r0, #16]
 800c7da:	b530      	push	{r4, r5, lr}
 800c7dc:	1a80      	subs	r0, r0, r2
 800c7de:	d10e      	bne.n	800c7fe <__mcmp+0x2a>
 800c7e0:	3314      	adds	r3, #20
 800c7e2:	3114      	adds	r1, #20
 800c7e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c7e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c7ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c7f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c7f4:	4295      	cmp	r5, r2
 800c7f6:	d003      	beq.n	800c800 <__mcmp+0x2c>
 800c7f8:	d205      	bcs.n	800c806 <__mcmp+0x32>
 800c7fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c7fe:	bd30      	pop	{r4, r5, pc}
 800c800:	42a3      	cmp	r3, r4
 800c802:	d3f3      	bcc.n	800c7ec <__mcmp+0x18>
 800c804:	e7fb      	b.n	800c7fe <__mcmp+0x2a>
 800c806:	2001      	movs	r0, #1
 800c808:	e7f9      	b.n	800c7fe <__mcmp+0x2a>
	...

0800c80c <__mdiff>:
 800c80c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c810:	4689      	mov	r9, r1
 800c812:	4606      	mov	r6, r0
 800c814:	4611      	mov	r1, r2
 800c816:	4648      	mov	r0, r9
 800c818:	4614      	mov	r4, r2
 800c81a:	f7ff ffdb 	bl	800c7d4 <__mcmp>
 800c81e:	1e05      	subs	r5, r0, #0
 800c820:	d112      	bne.n	800c848 <__mdiff+0x3c>
 800c822:	4629      	mov	r1, r5
 800c824:	4630      	mov	r0, r6
 800c826:	f7ff fd19 	bl	800c25c <_Balloc>
 800c82a:	4602      	mov	r2, r0
 800c82c:	b928      	cbnz	r0, 800c83a <__mdiff+0x2e>
 800c82e:	f240 2137 	movw	r1, #567	@ 0x237
 800c832:	4b3e      	ldr	r3, [pc, #248]	@ (800c92c <__mdiff+0x120>)
 800c834:	483e      	ldr	r0, [pc, #248]	@ (800c930 <__mdiff+0x124>)
 800c836:	f001 fa6f 	bl	800dd18 <__assert_func>
 800c83a:	2301      	movs	r3, #1
 800c83c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c840:	4610      	mov	r0, r2
 800c842:	b003      	add	sp, #12
 800c844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c848:	bfbc      	itt	lt
 800c84a:	464b      	movlt	r3, r9
 800c84c:	46a1      	movlt	r9, r4
 800c84e:	4630      	mov	r0, r6
 800c850:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c854:	bfba      	itte	lt
 800c856:	461c      	movlt	r4, r3
 800c858:	2501      	movlt	r5, #1
 800c85a:	2500      	movge	r5, #0
 800c85c:	f7ff fcfe 	bl	800c25c <_Balloc>
 800c860:	4602      	mov	r2, r0
 800c862:	b918      	cbnz	r0, 800c86c <__mdiff+0x60>
 800c864:	f240 2145 	movw	r1, #581	@ 0x245
 800c868:	4b30      	ldr	r3, [pc, #192]	@ (800c92c <__mdiff+0x120>)
 800c86a:	e7e3      	b.n	800c834 <__mdiff+0x28>
 800c86c:	f100 0b14 	add.w	fp, r0, #20
 800c870:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c874:	f109 0310 	add.w	r3, r9, #16
 800c878:	60c5      	str	r5, [r0, #12]
 800c87a:	f04f 0c00 	mov.w	ip, #0
 800c87e:	f109 0514 	add.w	r5, r9, #20
 800c882:	46d9      	mov	r9, fp
 800c884:	6926      	ldr	r6, [r4, #16]
 800c886:	f104 0e14 	add.w	lr, r4, #20
 800c88a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c88e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c892:	9301      	str	r3, [sp, #4]
 800c894:	9b01      	ldr	r3, [sp, #4]
 800c896:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c89a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c89e:	b281      	uxth	r1, r0
 800c8a0:	9301      	str	r3, [sp, #4]
 800c8a2:	fa1f f38a 	uxth.w	r3, sl
 800c8a6:	1a5b      	subs	r3, r3, r1
 800c8a8:	0c00      	lsrs	r0, r0, #16
 800c8aa:	4463      	add	r3, ip
 800c8ac:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c8b0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c8ba:	4576      	cmp	r6, lr
 800c8bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c8c0:	f849 3b04 	str.w	r3, [r9], #4
 800c8c4:	d8e6      	bhi.n	800c894 <__mdiff+0x88>
 800c8c6:	1b33      	subs	r3, r6, r4
 800c8c8:	3b15      	subs	r3, #21
 800c8ca:	f023 0303 	bic.w	r3, r3, #3
 800c8ce:	3415      	adds	r4, #21
 800c8d0:	3304      	adds	r3, #4
 800c8d2:	42a6      	cmp	r6, r4
 800c8d4:	bf38      	it	cc
 800c8d6:	2304      	movcc	r3, #4
 800c8d8:	441d      	add	r5, r3
 800c8da:	445b      	add	r3, fp
 800c8dc:	461e      	mov	r6, r3
 800c8de:	462c      	mov	r4, r5
 800c8e0:	4544      	cmp	r4, r8
 800c8e2:	d30e      	bcc.n	800c902 <__mdiff+0xf6>
 800c8e4:	f108 0103 	add.w	r1, r8, #3
 800c8e8:	1b49      	subs	r1, r1, r5
 800c8ea:	f021 0103 	bic.w	r1, r1, #3
 800c8ee:	3d03      	subs	r5, #3
 800c8f0:	45a8      	cmp	r8, r5
 800c8f2:	bf38      	it	cc
 800c8f4:	2100      	movcc	r1, #0
 800c8f6:	440b      	add	r3, r1
 800c8f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c8fc:	b199      	cbz	r1, 800c926 <__mdiff+0x11a>
 800c8fe:	6117      	str	r7, [r2, #16]
 800c900:	e79e      	b.n	800c840 <__mdiff+0x34>
 800c902:	46e6      	mov	lr, ip
 800c904:	f854 1b04 	ldr.w	r1, [r4], #4
 800c908:	fa1f fc81 	uxth.w	ip, r1
 800c90c:	44f4      	add	ip, lr
 800c90e:	0c08      	lsrs	r0, r1, #16
 800c910:	4471      	add	r1, lr
 800c912:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c916:	b289      	uxth	r1, r1
 800c918:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c91c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c920:	f846 1b04 	str.w	r1, [r6], #4
 800c924:	e7dc      	b.n	800c8e0 <__mdiff+0xd4>
 800c926:	3f01      	subs	r7, #1
 800c928:	e7e6      	b.n	800c8f8 <__mdiff+0xec>
 800c92a:	bf00      	nop
 800c92c:	08010277 	.word	0x08010277
 800c930:	08010288 	.word	0x08010288

0800c934 <__ulp>:
 800c934:	4b0e      	ldr	r3, [pc, #56]	@ (800c970 <__ulp+0x3c>)
 800c936:	400b      	ands	r3, r1
 800c938:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	dc08      	bgt.n	800c952 <__ulp+0x1e>
 800c940:	425b      	negs	r3, r3
 800c942:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c946:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c94a:	da04      	bge.n	800c956 <__ulp+0x22>
 800c94c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c950:	4113      	asrs	r3, r2
 800c952:	2200      	movs	r2, #0
 800c954:	e008      	b.n	800c968 <__ulp+0x34>
 800c956:	f1a2 0314 	sub.w	r3, r2, #20
 800c95a:	2b1e      	cmp	r3, #30
 800c95c:	bfd6      	itet	le
 800c95e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c962:	2201      	movgt	r2, #1
 800c964:	40da      	lsrle	r2, r3
 800c966:	2300      	movs	r3, #0
 800c968:	4619      	mov	r1, r3
 800c96a:	4610      	mov	r0, r2
 800c96c:	4770      	bx	lr
 800c96e:	bf00      	nop
 800c970:	7ff00000 	.word	0x7ff00000

0800c974 <__b2d>:
 800c974:	6902      	ldr	r2, [r0, #16]
 800c976:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c978:	f100 0614 	add.w	r6, r0, #20
 800c97c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800c980:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800c984:	4f1e      	ldr	r7, [pc, #120]	@ (800ca00 <__b2d+0x8c>)
 800c986:	4620      	mov	r0, r4
 800c988:	f7ff fd5a 	bl	800c440 <__hi0bits>
 800c98c:	4603      	mov	r3, r0
 800c98e:	f1c0 0020 	rsb	r0, r0, #32
 800c992:	2b0a      	cmp	r3, #10
 800c994:	f1a2 0504 	sub.w	r5, r2, #4
 800c998:	6008      	str	r0, [r1, #0]
 800c99a:	dc12      	bgt.n	800c9c2 <__b2d+0x4e>
 800c99c:	42ae      	cmp	r6, r5
 800c99e:	bf2c      	ite	cs
 800c9a0:	2200      	movcs	r2, #0
 800c9a2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c9a6:	f1c3 0c0b 	rsb	ip, r3, #11
 800c9aa:	3315      	adds	r3, #21
 800c9ac:	fa24 fe0c 	lsr.w	lr, r4, ip
 800c9b0:	fa04 f303 	lsl.w	r3, r4, r3
 800c9b4:	fa22 f20c 	lsr.w	r2, r2, ip
 800c9b8:	ea4e 0107 	orr.w	r1, lr, r7
 800c9bc:	431a      	orrs	r2, r3
 800c9be:	4610      	mov	r0, r2
 800c9c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9c2:	42ae      	cmp	r6, r5
 800c9c4:	bf36      	itet	cc
 800c9c6:	f1a2 0508 	subcc.w	r5, r2, #8
 800c9ca:	2200      	movcs	r2, #0
 800c9cc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c9d0:	3b0b      	subs	r3, #11
 800c9d2:	d012      	beq.n	800c9fa <__b2d+0x86>
 800c9d4:	f1c3 0720 	rsb	r7, r3, #32
 800c9d8:	fa22 f107 	lsr.w	r1, r2, r7
 800c9dc:	409c      	lsls	r4, r3
 800c9de:	430c      	orrs	r4, r1
 800c9e0:	42b5      	cmp	r5, r6
 800c9e2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800c9e6:	bf94      	ite	ls
 800c9e8:	2400      	movls	r4, #0
 800c9ea:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800c9ee:	409a      	lsls	r2, r3
 800c9f0:	40fc      	lsrs	r4, r7
 800c9f2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c9f6:	4322      	orrs	r2, r4
 800c9f8:	e7e1      	b.n	800c9be <__b2d+0x4a>
 800c9fa:	ea44 0107 	orr.w	r1, r4, r7
 800c9fe:	e7de      	b.n	800c9be <__b2d+0x4a>
 800ca00:	3ff00000 	.word	0x3ff00000

0800ca04 <__d2b>:
 800ca04:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800ca08:	2101      	movs	r1, #1
 800ca0a:	4690      	mov	r8, r2
 800ca0c:	4699      	mov	r9, r3
 800ca0e:	9e08      	ldr	r6, [sp, #32]
 800ca10:	f7ff fc24 	bl	800c25c <_Balloc>
 800ca14:	4604      	mov	r4, r0
 800ca16:	b930      	cbnz	r0, 800ca26 <__d2b+0x22>
 800ca18:	4602      	mov	r2, r0
 800ca1a:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca1e:	4b23      	ldr	r3, [pc, #140]	@ (800caac <__d2b+0xa8>)
 800ca20:	4823      	ldr	r0, [pc, #140]	@ (800cab0 <__d2b+0xac>)
 800ca22:	f001 f979 	bl	800dd18 <__assert_func>
 800ca26:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca2a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca2e:	b10d      	cbz	r5, 800ca34 <__d2b+0x30>
 800ca30:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca34:	9301      	str	r3, [sp, #4]
 800ca36:	f1b8 0300 	subs.w	r3, r8, #0
 800ca3a:	d024      	beq.n	800ca86 <__d2b+0x82>
 800ca3c:	4668      	mov	r0, sp
 800ca3e:	9300      	str	r3, [sp, #0]
 800ca40:	f7ff fd1d 	bl	800c47e <__lo0bits>
 800ca44:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca48:	b1d8      	cbz	r0, 800ca82 <__d2b+0x7e>
 800ca4a:	f1c0 0320 	rsb	r3, r0, #32
 800ca4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ca52:	430b      	orrs	r3, r1
 800ca54:	40c2      	lsrs	r2, r0
 800ca56:	6163      	str	r3, [r4, #20]
 800ca58:	9201      	str	r2, [sp, #4]
 800ca5a:	9b01      	ldr	r3, [sp, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	bf0c      	ite	eq
 800ca60:	2201      	moveq	r2, #1
 800ca62:	2202      	movne	r2, #2
 800ca64:	61a3      	str	r3, [r4, #24]
 800ca66:	6122      	str	r2, [r4, #16]
 800ca68:	b1ad      	cbz	r5, 800ca96 <__d2b+0x92>
 800ca6a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ca6e:	4405      	add	r5, r0
 800ca70:	6035      	str	r5, [r6, #0]
 800ca72:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ca76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca78:	6018      	str	r0, [r3, #0]
 800ca7a:	4620      	mov	r0, r4
 800ca7c:	b002      	add	sp, #8
 800ca7e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ca82:	6161      	str	r1, [r4, #20]
 800ca84:	e7e9      	b.n	800ca5a <__d2b+0x56>
 800ca86:	a801      	add	r0, sp, #4
 800ca88:	f7ff fcf9 	bl	800c47e <__lo0bits>
 800ca8c:	9b01      	ldr	r3, [sp, #4]
 800ca8e:	2201      	movs	r2, #1
 800ca90:	6163      	str	r3, [r4, #20]
 800ca92:	3020      	adds	r0, #32
 800ca94:	e7e7      	b.n	800ca66 <__d2b+0x62>
 800ca96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ca9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca9e:	6030      	str	r0, [r6, #0]
 800caa0:	6918      	ldr	r0, [r3, #16]
 800caa2:	f7ff fccd 	bl	800c440 <__hi0bits>
 800caa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800caaa:	e7e4      	b.n	800ca76 <__d2b+0x72>
 800caac:	08010277 	.word	0x08010277
 800cab0:	08010288 	.word	0x08010288

0800cab4 <__ratio>:
 800cab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab8:	b085      	sub	sp, #20
 800caba:	e9cd 1000 	strd	r1, r0, [sp]
 800cabe:	a902      	add	r1, sp, #8
 800cac0:	f7ff ff58 	bl	800c974 <__b2d>
 800cac4:	468b      	mov	fp, r1
 800cac6:	4606      	mov	r6, r0
 800cac8:	460f      	mov	r7, r1
 800caca:	9800      	ldr	r0, [sp, #0]
 800cacc:	a903      	add	r1, sp, #12
 800cace:	f7ff ff51 	bl	800c974 <__b2d>
 800cad2:	460d      	mov	r5, r1
 800cad4:	9b01      	ldr	r3, [sp, #4]
 800cad6:	4689      	mov	r9, r1
 800cad8:	6919      	ldr	r1, [r3, #16]
 800cada:	9b00      	ldr	r3, [sp, #0]
 800cadc:	4604      	mov	r4, r0
 800cade:	691b      	ldr	r3, [r3, #16]
 800cae0:	4630      	mov	r0, r6
 800cae2:	1ac9      	subs	r1, r1, r3
 800cae4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cae8:	1a9b      	subs	r3, r3, r2
 800caea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800caee:	2b00      	cmp	r3, #0
 800caf0:	bfcd      	iteet	gt
 800caf2:	463a      	movgt	r2, r7
 800caf4:	462a      	movle	r2, r5
 800caf6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cafa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800cafe:	bfd8      	it	le
 800cb00:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cb04:	464b      	mov	r3, r9
 800cb06:	4622      	mov	r2, r4
 800cb08:	4659      	mov	r1, fp
 800cb0a:	f7f3 fe7b 	bl	8000804 <__aeabi_ddiv>
 800cb0e:	b005      	add	sp, #20
 800cb10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb14 <__copybits>:
 800cb14:	3901      	subs	r1, #1
 800cb16:	b570      	push	{r4, r5, r6, lr}
 800cb18:	1149      	asrs	r1, r1, #5
 800cb1a:	6914      	ldr	r4, [r2, #16]
 800cb1c:	3101      	adds	r1, #1
 800cb1e:	f102 0314 	add.w	r3, r2, #20
 800cb22:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb26:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb2a:	1f05      	subs	r5, r0, #4
 800cb2c:	42a3      	cmp	r3, r4
 800cb2e:	d30c      	bcc.n	800cb4a <__copybits+0x36>
 800cb30:	1aa3      	subs	r3, r4, r2
 800cb32:	3b11      	subs	r3, #17
 800cb34:	f023 0303 	bic.w	r3, r3, #3
 800cb38:	3211      	adds	r2, #17
 800cb3a:	42a2      	cmp	r2, r4
 800cb3c:	bf88      	it	hi
 800cb3e:	2300      	movhi	r3, #0
 800cb40:	4418      	add	r0, r3
 800cb42:	2300      	movs	r3, #0
 800cb44:	4288      	cmp	r0, r1
 800cb46:	d305      	bcc.n	800cb54 <__copybits+0x40>
 800cb48:	bd70      	pop	{r4, r5, r6, pc}
 800cb4a:	f853 6b04 	ldr.w	r6, [r3], #4
 800cb4e:	f845 6f04 	str.w	r6, [r5, #4]!
 800cb52:	e7eb      	b.n	800cb2c <__copybits+0x18>
 800cb54:	f840 3b04 	str.w	r3, [r0], #4
 800cb58:	e7f4      	b.n	800cb44 <__copybits+0x30>

0800cb5a <__any_on>:
 800cb5a:	f100 0214 	add.w	r2, r0, #20
 800cb5e:	6900      	ldr	r0, [r0, #16]
 800cb60:	114b      	asrs	r3, r1, #5
 800cb62:	4298      	cmp	r0, r3
 800cb64:	b510      	push	{r4, lr}
 800cb66:	db11      	blt.n	800cb8c <__any_on+0x32>
 800cb68:	dd0a      	ble.n	800cb80 <__any_on+0x26>
 800cb6a:	f011 011f 	ands.w	r1, r1, #31
 800cb6e:	d007      	beq.n	800cb80 <__any_on+0x26>
 800cb70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cb74:	fa24 f001 	lsr.w	r0, r4, r1
 800cb78:	fa00 f101 	lsl.w	r1, r0, r1
 800cb7c:	428c      	cmp	r4, r1
 800cb7e:	d10b      	bne.n	800cb98 <__any_on+0x3e>
 800cb80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cb84:	4293      	cmp	r3, r2
 800cb86:	d803      	bhi.n	800cb90 <__any_on+0x36>
 800cb88:	2000      	movs	r0, #0
 800cb8a:	bd10      	pop	{r4, pc}
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	e7f7      	b.n	800cb80 <__any_on+0x26>
 800cb90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb94:	2900      	cmp	r1, #0
 800cb96:	d0f5      	beq.n	800cb84 <__any_on+0x2a>
 800cb98:	2001      	movs	r0, #1
 800cb9a:	e7f6      	b.n	800cb8a <__any_on+0x30>

0800cb9c <sulp>:
 800cb9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cba0:	460f      	mov	r7, r1
 800cba2:	4690      	mov	r8, r2
 800cba4:	f7ff fec6 	bl	800c934 <__ulp>
 800cba8:	4604      	mov	r4, r0
 800cbaa:	460d      	mov	r5, r1
 800cbac:	f1b8 0f00 	cmp.w	r8, #0
 800cbb0:	d011      	beq.n	800cbd6 <sulp+0x3a>
 800cbb2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800cbb6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	dd0b      	ble.n	800cbd6 <sulp+0x3a>
 800cbbe:	2400      	movs	r4, #0
 800cbc0:	051b      	lsls	r3, r3, #20
 800cbc2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800cbc6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800cbca:	4622      	mov	r2, r4
 800cbcc:	462b      	mov	r3, r5
 800cbce:	f7f3 fcef 	bl	80005b0 <__aeabi_dmul>
 800cbd2:	4604      	mov	r4, r0
 800cbd4:	460d      	mov	r5, r1
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	4629      	mov	r1, r5
 800cbda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800cbe0 <_strtod_l>:
 800cbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe4:	b09f      	sub	sp, #124	@ 0x7c
 800cbe6:	9217      	str	r2, [sp, #92]	@ 0x5c
 800cbe8:	2200      	movs	r2, #0
 800cbea:	460c      	mov	r4, r1
 800cbec:	921a      	str	r2, [sp, #104]	@ 0x68
 800cbee:	f04f 0a00 	mov.w	sl, #0
 800cbf2:	f04f 0b00 	mov.w	fp, #0
 800cbf6:	460a      	mov	r2, r1
 800cbf8:	9005      	str	r0, [sp, #20]
 800cbfa:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbfc:	7811      	ldrb	r1, [r2, #0]
 800cbfe:	292b      	cmp	r1, #43	@ 0x2b
 800cc00:	d048      	beq.n	800cc94 <_strtod_l+0xb4>
 800cc02:	d836      	bhi.n	800cc72 <_strtod_l+0x92>
 800cc04:	290d      	cmp	r1, #13
 800cc06:	d830      	bhi.n	800cc6a <_strtod_l+0x8a>
 800cc08:	2908      	cmp	r1, #8
 800cc0a:	d830      	bhi.n	800cc6e <_strtod_l+0x8e>
 800cc0c:	2900      	cmp	r1, #0
 800cc0e:	d039      	beq.n	800cc84 <_strtod_l+0xa4>
 800cc10:	2200      	movs	r2, #0
 800cc12:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc14:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cc16:	782a      	ldrb	r2, [r5, #0]
 800cc18:	2a30      	cmp	r2, #48	@ 0x30
 800cc1a:	f040 80b0 	bne.w	800cd7e <_strtod_l+0x19e>
 800cc1e:	786a      	ldrb	r2, [r5, #1]
 800cc20:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc24:	2a58      	cmp	r2, #88	@ 0x58
 800cc26:	d16c      	bne.n	800cd02 <_strtod_l+0x122>
 800cc28:	9302      	str	r3, [sp, #8]
 800cc2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc2c:	4a8f      	ldr	r2, [pc, #572]	@ (800ce6c <_strtod_l+0x28c>)
 800cc2e:	9301      	str	r3, [sp, #4]
 800cc30:	ab1a      	add	r3, sp, #104	@ 0x68
 800cc32:	9300      	str	r3, [sp, #0]
 800cc34:	9805      	ldr	r0, [sp, #20]
 800cc36:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cc38:	a919      	add	r1, sp, #100	@ 0x64
 800cc3a:	f001 f907 	bl	800de4c <__gethex>
 800cc3e:	f010 060f 	ands.w	r6, r0, #15
 800cc42:	4604      	mov	r4, r0
 800cc44:	d005      	beq.n	800cc52 <_strtod_l+0x72>
 800cc46:	2e06      	cmp	r6, #6
 800cc48:	d126      	bne.n	800cc98 <_strtod_l+0xb8>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	3501      	adds	r5, #1
 800cc4e:	9519      	str	r5, [sp, #100]	@ 0x64
 800cc50:	930e      	str	r3, [sp, #56]	@ 0x38
 800cc52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f040 8582 	bne.w	800d75e <_strtod_l+0xb7e>
 800cc5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc5c:	b1bb      	cbz	r3, 800cc8e <_strtod_l+0xae>
 800cc5e:	4650      	mov	r0, sl
 800cc60:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800cc64:	b01f      	add	sp, #124	@ 0x7c
 800cc66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc6a:	2920      	cmp	r1, #32
 800cc6c:	d1d0      	bne.n	800cc10 <_strtod_l+0x30>
 800cc6e:	3201      	adds	r2, #1
 800cc70:	e7c3      	b.n	800cbfa <_strtod_l+0x1a>
 800cc72:	292d      	cmp	r1, #45	@ 0x2d
 800cc74:	d1cc      	bne.n	800cc10 <_strtod_l+0x30>
 800cc76:	2101      	movs	r1, #1
 800cc78:	910e      	str	r1, [sp, #56]	@ 0x38
 800cc7a:	1c51      	adds	r1, r2, #1
 800cc7c:	9119      	str	r1, [sp, #100]	@ 0x64
 800cc7e:	7852      	ldrb	r2, [r2, #1]
 800cc80:	2a00      	cmp	r2, #0
 800cc82:	d1c7      	bne.n	800cc14 <_strtod_l+0x34>
 800cc84:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc86:	9419      	str	r4, [sp, #100]	@ 0x64
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	f040 8566 	bne.w	800d75a <_strtod_l+0xb7a>
 800cc8e:	4650      	mov	r0, sl
 800cc90:	4659      	mov	r1, fp
 800cc92:	e7e7      	b.n	800cc64 <_strtod_l+0x84>
 800cc94:	2100      	movs	r1, #0
 800cc96:	e7ef      	b.n	800cc78 <_strtod_l+0x98>
 800cc98:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cc9a:	b13a      	cbz	r2, 800ccac <_strtod_l+0xcc>
 800cc9c:	2135      	movs	r1, #53	@ 0x35
 800cc9e:	a81c      	add	r0, sp, #112	@ 0x70
 800cca0:	f7ff ff38 	bl	800cb14 <__copybits>
 800cca4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cca6:	9805      	ldr	r0, [sp, #20]
 800cca8:	f7ff fb18 	bl	800c2dc <_Bfree>
 800ccac:	3e01      	subs	r6, #1
 800ccae:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ccb0:	2e04      	cmp	r6, #4
 800ccb2:	d806      	bhi.n	800ccc2 <_strtod_l+0xe2>
 800ccb4:	e8df f006 	tbb	[pc, r6]
 800ccb8:	201d0314 	.word	0x201d0314
 800ccbc:	14          	.byte	0x14
 800ccbd:	00          	.byte	0x00
 800ccbe:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ccc2:	05e1      	lsls	r1, r4, #23
 800ccc4:	bf48      	it	mi
 800ccc6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ccca:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ccce:	0d1b      	lsrs	r3, r3, #20
 800ccd0:	051b      	lsls	r3, r3, #20
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d1bd      	bne.n	800cc52 <_strtod_l+0x72>
 800ccd6:	f7fe fb19 	bl	800b30c <__errno>
 800ccda:	2322      	movs	r3, #34	@ 0x22
 800ccdc:	6003      	str	r3, [r0, #0]
 800ccde:	e7b8      	b.n	800cc52 <_strtod_l+0x72>
 800cce0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cce4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cce8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ccec:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ccf0:	e7e7      	b.n	800ccc2 <_strtod_l+0xe2>
 800ccf2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800ce70 <_strtod_l+0x290>
 800ccf6:	e7e4      	b.n	800ccc2 <_strtod_l+0xe2>
 800ccf8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ccfc:	f04f 3aff 	mov.w	sl, #4294967295
 800cd00:	e7df      	b.n	800ccc2 <_strtod_l+0xe2>
 800cd02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd04:	1c5a      	adds	r2, r3, #1
 800cd06:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd08:	785b      	ldrb	r3, [r3, #1]
 800cd0a:	2b30      	cmp	r3, #48	@ 0x30
 800cd0c:	d0f9      	beq.n	800cd02 <_strtod_l+0x122>
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d09f      	beq.n	800cc52 <_strtod_l+0x72>
 800cd12:	2301      	movs	r3, #1
 800cd14:	2700      	movs	r7, #0
 800cd16:	220a      	movs	r2, #10
 800cd18:	46b9      	mov	r9, r7
 800cd1a:	9308      	str	r3, [sp, #32]
 800cd1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd1e:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cd20:	930c      	str	r3, [sp, #48]	@ 0x30
 800cd22:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cd24:	7805      	ldrb	r5, [r0, #0]
 800cd26:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cd2a:	b2d9      	uxtb	r1, r3
 800cd2c:	2909      	cmp	r1, #9
 800cd2e:	d928      	bls.n	800cd82 <_strtod_l+0x1a2>
 800cd30:	2201      	movs	r2, #1
 800cd32:	4950      	ldr	r1, [pc, #320]	@ (800ce74 <_strtod_l+0x294>)
 800cd34:	f000 ffc8 	bl	800dcc8 <strncmp>
 800cd38:	2800      	cmp	r0, #0
 800cd3a:	d032      	beq.n	800cda2 <_strtod_l+0x1c2>
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	462a      	mov	r2, r5
 800cd40:	4603      	mov	r3, r0
 800cd42:	464d      	mov	r5, r9
 800cd44:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd46:	2a65      	cmp	r2, #101	@ 0x65
 800cd48:	d001      	beq.n	800cd4e <_strtod_l+0x16e>
 800cd4a:	2a45      	cmp	r2, #69	@ 0x45
 800cd4c:	d114      	bne.n	800cd78 <_strtod_l+0x198>
 800cd4e:	b91d      	cbnz	r5, 800cd58 <_strtod_l+0x178>
 800cd50:	9a08      	ldr	r2, [sp, #32]
 800cd52:	4302      	orrs	r2, r0
 800cd54:	d096      	beq.n	800cc84 <_strtod_l+0xa4>
 800cd56:	2500      	movs	r5, #0
 800cd58:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cd5a:	1c62      	adds	r2, r4, #1
 800cd5c:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd5e:	7862      	ldrb	r2, [r4, #1]
 800cd60:	2a2b      	cmp	r2, #43	@ 0x2b
 800cd62:	d07a      	beq.n	800ce5a <_strtod_l+0x27a>
 800cd64:	2a2d      	cmp	r2, #45	@ 0x2d
 800cd66:	d07e      	beq.n	800ce66 <_strtod_l+0x286>
 800cd68:	f04f 0c00 	mov.w	ip, #0
 800cd6c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cd70:	2909      	cmp	r1, #9
 800cd72:	f240 8085 	bls.w	800ce80 <_strtod_l+0x2a0>
 800cd76:	9419      	str	r4, [sp, #100]	@ 0x64
 800cd78:	f04f 0800 	mov.w	r8, #0
 800cd7c:	e0a5      	b.n	800ceca <_strtod_l+0x2ea>
 800cd7e:	2300      	movs	r3, #0
 800cd80:	e7c8      	b.n	800cd14 <_strtod_l+0x134>
 800cd82:	f1b9 0f08 	cmp.w	r9, #8
 800cd86:	bfd8      	it	le
 800cd88:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cd8a:	f100 0001 	add.w	r0, r0, #1
 800cd8e:	bfd6      	itet	le
 800cd90:	fb02 3301 	mlale	r3, r2, r1, r3
 800cd94:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cd98:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cd9a:	f109 0901 	add.w	r9, r9, #1
 800cd9e:	9019      	str	r0, [sp, #100]	@ 0x64
 800cda0:	e7bf      	b.n	800cd22 <_strtod_l+0x142>
 800cda2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cda4:	1c5a      	adds	r2, r3, #1
 800cda6:	9219      	str	r2, [sp, #100]	@ 0x64
 800cda8:	785a      	ldrb	r2, [r3, #1]
 800cdaa:	f1b9 0f00 	cmp.w	r9, #0
 800cdae:	d03b      	beq.n	800ce28 <_strtod_l+0x248>
 800cdb0:	464d      	mov	r5, r9
 800cdb2:	900a      	str	r0, [sp, #40]	@ 0x28
 800cdb4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cdb8:	2b09      	cmp	r3, #9
 800cdba:	d912      	bls.n	800cde2 <_strtod_l+0x202>
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	e7c2      	b.n	800cd46 <_strtod_l+0x166>
 800cdc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdc2:	3001      	adds	r0, #1
 800cdc4:	1c5a      	adds	r2, r3, #1
 800cdc6:	9219      	str	r2, [sp, #100]	@ 0x64
 800cdc8:	785a      	ldrb	r2, [r3, #1]
 800cdca:	2a30      	cmp	r2, #48	@ 0x30
 800cdcc:	d0f8      	beq.n	800cdc0 <_strtod_l+0x1e0>
 800cdce:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cdd2:	2b08      	cmp	r3, #8
 800cdd4:	f200 84c8 	bhi.w	800d768 <_strtod_l+0xb88>
 800cdd8:	900a      	str	r0, [sp, #40]	@ 0x28
 800cdda:	2000      	movs	r0, #0
 800cddc:	4605      	mov	r5, r0
 800cdde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cde0:	930c      	str	r3, [sp, #48]	@ 0x30
 800cde2:	3a30      	subs	r2, #48	@ 0x30
 800cde4:	f100 0301 	add.w	r3, r0, #1
 800cde8:	d018      	beq.n	800ce1c <_strtod_l+0x23c>
 800cdea:	462e      	mov	r6, r5
 800cdec:	f04f 0e0a 	mov.w	lr, #10
 800cdf0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cdf2:	4419      	add	r1, r3
 800cdf4:	910a      	str	r1, [sp, #40]	@ 0x28
 800cdf6:	1c71      	adds	r1, r6, #1
 800cdf8:	eba1 0c05 	sub.w	ip, r1, r5
 800cdfc:	4563      	cmp	r3, ip
 800cdfe:	dc15      	bgt.n	800ce2c <_strtod_l+0x24c>
 800ce00:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ce04:	182b      	adds	r3, r5, r0
 800ce06:	2b08      	cmp	r3, #8
 800ce08:	f105 0501 	add.w	r5, r5, #1
 800ce0c:	4405      	add	r5, r0
 800ce0e:	dc1a      	bgt.n	800ce46 <_strtod_l+0x266>
 800ce10:	230a      	movs	r3, #10
 800ce12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce14:	fb03 2301 	mla	r3, r3, r1, r2
 800ce18:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce1e:	4618      	mov	r0, r3
 800ce20:	1c51      	adds	r1, r2, #1
 800ce22:	9119      	str	r1, [sp, #100]	@ 0x64
 800ce24:	7852      	ldrb	r2, [r2, #1]
 800ce26:	e7c5      	b.n	800cdb4 <_strtod_l+0x1d4>
 800ce28:	4648      	mov	r0, r9
 800ce2a:	e7ce      	b.n	800cdca <_strtod_l+0x1ea>
 800ce2c:	2e08      	cmp	r6, #8
 800ce2e:	dc05      	bgt.n	800ce3c <_strtod_l+0x25c>
 800ce30:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ce32:	fb0e f606 	mul.w	r6, lr, r6
 800ce36:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ce38:	460e      	mov	r6, r1
 800ce3a:	e7dc      	b.n	800cdf6 <_strtod_l+0x216>
 800ce3c:	2910      	cmp	r1, #16
 800ce3e:	bfd8      	it	le
 800ce40:	fb0e f707 	mulle.w	r7, lr, r7
 800ce44:	e7f8      	b.n	800ce38 <_strtod_l+0x258>
 800ce46:	2b0f      	cmp	r3, #15
 800ce48:	bfdc      	itt	le
 800ce4a:	230a      	movle	r3, #10
 800ce4c:	fb03 2707 	mlale	r7, r3, r7, r2
 800ce50:	e7e3      	b.n	800ce1a <_strtod_l+0x23a>
 800ce52:	2300      	movs	r3, #0
 800ce54:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce56:	2301      	movs	r3, #1
 800ce58:	e77a      	b.n	800cd50 <_strtod_l+0x170>
 800ce5a:	f04f 0c00 	mov.w	ip, #0
 800ce5e:	1ca2      	adds	r2, r4, #2
 800ce60:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce62:	78a2      	ldrb	r2, [r4, #2]
 800ce64:	e782      	b.n	800cd6c <_strtod_l+0x18c>
 800ce66:	f04f 0c01 	mov.w	ip, #1
 800ce6a:	e7f8      	b.n	800ce5e <_strtod_l+0x27e>
 800ce6c:	080104ac 	.word	0x080104ac
 800ce70:	7ff00000 	.word	0x7ff00000
 800ce74:	080102e1 	.word	0x080102e1
 800ce78:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce7a:	1c51      	adds	r1, r2, #1
 800ce7c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ce7e:	7852      	ldrb	r2, [r2, #1]
 800ce80:	2a30      	cmp	r2, #48	@ 0x30
 800ce82:	d0f9      	beq.n	800ce78 <_strtod_l+0x298>
 800ce84:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ce88:	2908      	cmp	r1, #8
 800ce8a:	f63f af75 	bhi.w	800cd78 <_strtod_l+0x198>
 800ce8e:	f04f 080a 	mov.w	r8, #10
 800ce92:	3a30      	subs	r2, #48	@ 0x30
 800ce94:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce98:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ce9a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce9c:	1c56      	adds	r6, r2, #1
 800ce9e:	9619      	str	r6, [sp, #100]	@ 0x64
 800cea0:	7852      	ldrb	r2, [r2, #1]
 800cea2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cea6:	f1be 0f09 	cmp.w	lr, #9
 800ceaa:	d939      	bls.n	800cf20 <_strtod_l+0x340>
 800ceac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ceae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ceb2:	1a76      	subs	r6, r6, r1
 800ceb4:	2e08      	cmp	r6, #8
 800ceb6:	dc03      	bgt.n	800cec0 <_strtod_l+0x2e0>
 800ceb8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ceba:	4588      	cmp	r8, r1
 800cebc:	bfa8      	it	ge
 800cebe:	4688      	movge	r8, r1
 800cec0:	f1bc 0f00 	cmp.w	ip, #0
 800cec4:	d001      	beq.n	800ceca <_strtod_l+0x2ea>
 800cec6:	f1c8 0800 	rsb	r8, r8, #0
 800ceca:	2d00      	cmp	r5, #0
 800cecc:	d14e      	bne.n	800cf6c <_strtod_l+0x38c>
 800cece:	9908      	ldr	r1, [sp, #32]
 800ced0:	4308      	orrs	r0, r1
 800ced2:	f47f aebe 	bne.w	800cc52 <_strtod_l+0x72>
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	f47f aed4 	bne.w	800cc84 <_strtod_l+0xa4>
 800cedc:	2a69      	cmp	r2, #105	@ 0x69
 800cede:	d028      	beq.n	800cf32 <_strtod_l+0x352>
 800cee0:	dc25      	bgt.n	800cf2e <_strtod_l+0x34e>
 800cee2:	2a49      	cmp	r2, #73	@ 0x49
 800cee4:	d025      	beq.n	800cf32 <_strtod_l+0x352>
 800cee6:	2a4e      	cmp	r2, #78	@ 0x4e
 800cee8:	f47f aecc 	bne.w	800cc84 <_strtod_l+0xa4>
 800ceec:	4999      	ldr	r1, [pc, #612]	@ (800d154 <_strtod_l+0x574>)
 800ceee:	a819      	add	r0, sp, #100	@ 0x64
 800cef0:	f001 f9ce 	bl	800e290 <__match>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	f43f aec5 	beq.w	800cc84 <_strtod_l+0xa4>
 800cefa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	2b28      	cmp	r3, #40	@ 0x28
 800cf00:	d12e      	bne.n	800cf60 <_strtod_l+0x380>
 800cf02:	4995      	ldr	r1, [pc, #596]	@ (800d158 <_strtod_l+0x578>)
 800cf04:	aa1c      	add	r2, sp, #112	@ 0x70
 800cf06:	a819      	add	r0, sp, #100	@ 0x64
 800cf08:	f001 f9d6 	bl	800e2b8 <__hexnan>
 800cf0c:	2805      	cmp	r0, #5
 800cf0e:	d127      	bne.n	800cf60 <_strtod_l+0x380>
 800cf10:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf12:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cf16:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cf1a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cf1e:	e698      	b.n	800cc52 <_strtod_l+0x72>
 800cf20:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf22:	fb08 2101 	mla	r1, r8, r1, r2
 800cf26:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cf2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf2c:	e7b5      	b.n	800ce9a <_strtod_l+0x2ba>
 800cf2e:	2a6e      	cmp	r2, #110	@ 0x6e
 800cf30:	e7da      	b.n	800cee8 <_strtod_l+0x308>
 800cf32:	498a      	ldr	r1, [pc, #552]	@ (800d15c <_strtod_l+0x57c>)
 800cf34:	a819      	add	r0, sp, #100	@ 0x64
 800cf36:	f001 f9ab 	bl	800e290 <__match>
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	f43f aea2 	beq.w	800cc84 <_strtod_l+0xa4>
 800cf40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf42:	4987      	ldr	r1, [pc, #540]	@ (800d160 <_strtod_l+0x580>)
 800cf44:	3b01      	subs	r3, #1
 800cf46:	a819      	add	r0, sp, #100	@ 0x64
 800cf48:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf4a:	f001 f9a1 	bl	800e290 <__match>
 800cf4e:	b910      	cbnz	r0, 800cf56 <_strtod_l+0x376>
 800cf50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf52:	3301      	adds	r3, #1
 800cf54:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf56:	f04f 0a00 	mov.w	sl, #0
 800cf5a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800d164 <_strtod_l+0x584>
 800cf5e:	e678      	b.n	800cc52 <_strtod_l+0x72>
 800cf60:	4881      	ldr	r0, [pc, #516]	@ (800d168 <_strtod_l+0x588>)
 800cf62:	f000 fed3 	bl	800dd0c <nan>
 800cf66:	4682      	mov	sl, r0
 800cf68:	468b      	mov	fp, r1
 800cf6a:	e672      	b.n	800cc52 <_strtod_l+0x72>
 800cf6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf6e:	f1b9 0f00 	cmp.w	r9, #0
 800cf72:	bf08      	it	eq
 800cf74:	46a9      	moveq	r9, r5
 800cf76:	eba8 0303 	sub.w	r3, r8, r3
 800cf7a:	2d10      	cmp	r5, #16
 800cf7c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cf7e:	462c      	mov	r4, r5
 800cf80:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf82:	bfa8      	it	ge
 800cf84:	2410      	movge	r4, #16
 800cf86:	f7f3 fa99 	bl	80004bc <__aeabi_ui2d>
 800cf8a:	2d09      	cmp	r5, #9
 800cf8c:	4682      	mov	sl, r0
 800cf8e:	468b      	mov	fp, r1
 800cf90:	dc11      	bgt.n	800cfb6 <_strtod_l+0x3d6>
 800cf92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	f43f ae5c 	beq.w	800cc52 <_strtod_l+0x72>
 800cf9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf9c:	dd76      	ble.n	800d08c <_strtod_l+0x4ac>
 800cf9e:	2b16      	cmp	r3, #22
 800cfa0:	dc5d      	bgt.n	800d05e <_strtod_l+0x47e>
 800cfa2:	4972      	ldr	r1, [pc, #456]	@ (800d16c <_strtod_l+0x58c>)
 800cfa4:	4652      	mov	r2, sl
 800cfa6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cfaa:	465b      	mov	r3, fp
 800cfac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfb0:	f7f3 fafe 	bl	80005b0 <__aeabi_dmul>
 800cfb4:	e7d7      	b.n	800cf66 <_strtod_l+0x386>
 800cfb6:	4b6d      	ldr	r3, [pc, #436]	@ (800d16c <_strtod_l+0x58c>)
 800cfb8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cfbc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cfc0:	f7f3 faf6 	bl	80005b0 <__aeabi_dmul>
 800cfc4:	4682      	mov	sl, r0
 800cfc6:	4638      	mov	r0, r7
 800cfc8:	468b      	mov	fp, r1
 800cfca:	f7f3 fa77 	bl	80004bc <__aeabi_ui2d>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	4650      	mov	r0, sl
 800cfd4:	4659      	mov	r1, fp
 800cfd6:	f7f3 f935 	bl	8000244 <__adddf3>
 800cfda:	2d0f      	cmp	r5, #15
 800cfdc:	4682      	mov	sl, r0
 800cfde:	468b      	mov	fp, r1
 800cfe0:	ddd7      	ble.n	800cf92 <_strtod_l+0x3b2>
 800cfe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe4:	1b2c      	subs	r4, r5, r4
 800cfe6:	441c      	add	r4, r3
 800cfe8:	2c00      	cmp	r4, #0
 800cfea:	f340 8093 	ble.w	800d114 <_strtod_l+0x534>
 800cfee:	f014 030f 	ands.w	r3, r4, #15
 800cff2:	d00a      	beq.n	800d00a <_strtod_l+0x42a>
 800cff4:	495d      	ldr	r1, [pc, #372]	@ (800d16c <_strtod_l+0x58c>)
 800cff6:	4652      	mov	r2, sl
 800cff8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cffc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d000:	465b      	mov	r3, fp
 800d002:	f7f3 fad5 	bl	80005b0 <__aeabi_dmul>
 800d006:	4682      	mov	sl, r0
 800d008:	468b      	mov	fp, r1
 800d00a:	f034 040f 	bics.w	r4, r4, #15
 800d00e:	d073      	beq.n	800d0f8 <_strtod_l+0x518>
 800d010:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d014:	dd49      	ble.n	800d0aa <_strtod_l+0x4ca>
 800d016:	2400      	movs	r4, #0
 800d018:	46a0      	mov	r8, r4
 800d01a:	46a1      	mov	r9, r4
 800d01c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d01e:	2322      	movs	r3, #34	@ 0x22
 800d020:	f04f 0a00 	mov.w	sl, #0
 800d024:	9a05      	ldr	r2, [sp, #20]
 800d026:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800d164 <_strtod_l+0x584>
 800d02a:	6013      	str	r3, [r2, #0]
 800d02c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f43f ae0f 	beq.w	800cc52 <_strtod_l+0x72>
 800d034:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d036:	9805      	ldr	r0, [sp, #20]
 800d038:	f7ff f950 	bl	800c2dc <_Bfree>
 800d03c:	4649      	mov	r1, r9
 800d03e:	9805      	ldr	r0, [sp, #20]
 800d040:	f7ff f94c 	bl	800c2dc <_Bfree>
 800d044:	4641      	mov	r1, r8
 800d046:	9805      	ldr	r0, [sp, #20]
 800d048:	f7ff f948 	bl	800c2dc <_Bfree>
 800d04c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d04e:	9805      	ldr	r0, [sp, #20]
 800d050:	f7ff f944 	bl	800c2dc <_Bfree>
 800d054:	4621      	mov	r1, r4
 800d056:	9805      	ldr	r0, [sp, #20]
 800d058:	f7ff f940 	bl	800c2dc <_Bfree>
 800d05c:	e5f9      	b.n	800cc52 <_strtod_l+0x72>
 800d05e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d060:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d064:	4293      	cmp	r3, r2
 800d066:	dbbc      	blt.n	800cfe2 <_strtod_l+0x402>
 800d068:	4c40      	ldr	r4, [pc, #256]	@ (800d16c <_strtod_l+0x58c>)
 800d06a:	f1c5 050f 	rsb	r5, r5, #15
 800d06e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d072:	4652      	mov	r2, sl
 800d074:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d078:	465b      	mov	r3, fp
 800d07a:	f7f3 fa99 	bl	80005b0 <__aeabi_dmul>
 800d07e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d080:	1b5d      	subs	r5, r3, r5
 800d082:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d086:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d08a:	e791      	b.n	800cfb0 <_strtod_l+0x3d0>
 800d08c:	3316      	adds	r3, #22
 800d08e:	dba8      	blt.n	800cfe2 <_strtod_l+0x402>
 800d090:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d092:	4650      	mov	r0, sl
 800d094:	eba3 0808 	sub.w	r8, r3, r8
 800d098:	4b34      	ldr	r3, [pc, #208]	@ (800d16c <_strtod_l+0x58c>)
 800d09a:	4659      	mov	r1, fp
 800d09c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d0a0:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d0a4:	f7f3 fbae 	bl	8000804 <__aeabi_ddiv>
 800d0a8:	e75d      	b.n	800cf66 <_strtod_l+0x386>
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	4650      	mov	r0, sl
 800d0ae:	4659      	mov	r1, fp
 800d0b0:	461e      	mov	r6, r3
 800d0b2:	4f2f      	ldr	r7, [pc, #188]	@ (800d170 <_strtod_l+0x590>)
 800d0b4:	1124      	asrs	r4, r4, #4
 800d0b6:	2c01      	cmp	r4, #1
 800d0b8:	dc21      	bgt.n	800d0fe <_strtod_l+0x51e>
 800d0ba:	b10b      	cbz	r3, 800d0c0 <_strtod_l+0x4e0>
 800d0bc:	4682      	mov	sl, r0
 800d0be:	468b      	mov	fp, r1
 800d0c0:	492b      	ldr	r1, [pc, #172]	@ (800d170 <_strtod_l+0x590>)
 800d0c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d0c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d0ca:	4652      	mov	r2, sl
 800d0cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0d0:	465b      	mov	r3, fp
 800d0d2:	f7f3 fa6d 	bl	80005b0 <__aeabi_dmul>
 800d0d6:	4b23      	ldr	r3, [pc, #140]	@ (800d164 <_strtod_l+0x584>)
 800d0d8:	460a      	mov	r2, r1
 800d0da:	400b      	ands	r3, r1
 800d0dc:	4925      	ldr	r1, [pc, #148]	@ (800d174 <_strtod_l+0x594>)
 800d0de:	4682      	mov	sl, r0
 800d0e0:	428b      	cmp	r3, r1
 800d0e2:	d898      	bhi.n	800d016 <_strtod_l+0x436>
 800d0e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d0e8:	428b      	cmp	r3, r1
 800d0ea:	bf86      	itte	hi
 800d0ec:	f04f 3aff 	movhi.w	sl, #4294967295
 800d0f0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800d178 <_strtod_l+0x598>
 800d0f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	9308      	str	r3, [sp, #32]
 800d0fc:	e076      	b.n	800d1ec <_strtod_l+0x60c>
 800d0fe:	07e2      	lsls	r2, r4, #31
 800d100:	d504      	bpl.n	800d10c <_strtod_l+0x52c>
 800d102:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d106:	f7f3 fa53 	bl	80005b0 <__aeabi_dmul>
 800d10a:	2301      	movs	r3, #1
 800d10c:	3601      	adds	r6, #1
 800d10e:	1064      	asrs	r4, r4, #1
 800d110:	3708      	adds	r7, #8
 800d112:	e7d0      	b.n	800d0b6 <_strtod_l+0x4d6>
 800d114:	d0f0      	beq.n	800d0f8 <_strtod_l+0x518>
 800d116:	4264      	negs	r4, r4
 800d118:	f014 020f 	ands.w	r2, r4, #15
 800d11c:	d00a      	beq.n	800d134 <_strtod_l+0x554>
 800d11e:	4b13      	ldr	r3, [pc, #76]	@ (800d16c <_strtod_l+0x58c>)
 800d120:	4650      	mov	r0, sl
 800d122:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d126:	4659      	mov	r1, fp
 800d128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d12c:	f7f3 fb6a 	bl	8000804 <__aeabi_ddiv>
 800d130:	4682      	mov	sl, r0
 800d132:	468b      	mov	fp, r1
 800d134:	1124      	asrs	r4, r4, #4
 800d136:	d0df      	beq.n	800d0f8 <_strtod_l+0x518>
 800d138:	2c1f      	cmp	r4, #31
 800d13a:	dd1f      	ble.n	800d17c <_strtod_l+0x59c>
 800d13c:	2400      	movs	r4, #0
 800d13e:	46a0      	mov	r8, r4
 800d140:	46a1      	mov	r9, r4
 800d142:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d144:	2322      	movs	r3, #34	@ 0x22
 800d146:	9a05      	ldr	r2, [sp, #20]
 800d148:	f04f 0a00 	mov.w	sl, #0
 800d14c:	f04f 0b00 	mov.w	fp, #0
 800d150:	6013      	str	r3, [r2, #0]
 800d152:	e76b      	b.n	800d02c <_strtod_l+0x44c>
 800d154:	080101cf 	.word	0x080101cf
 800d158:	08010498 	.word	0x08010498
 800d15c:	080101c7 	.word	0x080101c7
 800d160:	080101fe 	.word	0x080101fe
 800d164:	7ff00000 	.word	0x7ff00000
 800d168:	08010337 	.word	0x08010337
 800d16c:	080103d0 	.word	0x080103d0
 800d170:	080103a8 	.word	0x080103a8
 800d174:	7ca00000 	.word	0x7ca00000
 800d178:	7fefffff 	.word	0x7fefffff
 800d17c:	f014 0310 	ands.w	r3, r4, #16
 800d180:	bf18      	it	ne
 800d182:	236a      	movne	r3, #106	@ 0x6a
 800d184:	4650      	mov	r0, sl
 800d186:	9308      	str	r3, [sp, #32]
 800d188:	4659      	mov	r1, fp
 800d18a:	2300      	movs	r3, #0
 800d18c:	4e77      	ldr	r6, [pc, #476]	@ (800d36c <_strtod_l+0x78c>)
 800d18e:	07e7      	lsls	r7, r4, #31
 800d190:	d504      	bpl.n	800d19c <_strtod_l+0x5bc>
 800d192:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d196:	f7f3 fa0b 	bl	80005b0 <__aeabi_dmul>
 800d19a:	2301      	movs	r3, #1
 800d19c:	1064      	asrs	r4, r4, #1
 800d19e:	f106 0608 	add.w	r6, r6, #8
 800d1a2:	d1f4      	bne.n	800d18e <_strtod_l+0x5ae>
 800d1a4:	b10b      	cbz	r3, 800d1aa <_strtod_l+0x5ca>
 800d1a6:	4682      	mov	sl, r0
 800d1a8:	468b      	mov	fp, r1
 800d1aa:	9b08      	ldr	r3, [sp, #32]
 800d1ac:	b1b3      	cbz	r3, 800d1dc <_strtod_l+0x5fc>
 800d1ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d1b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	4659      	mov	r1, fp
 800d1ba:	dd0f      	ble.n	800d1dc <_strtod_l+0x5fc>
 800d1bc:	2b1f      	cmp	r3, #31
 800d1be:	dd58      	ble.n	800d272 <_strtod_l+0x692>
 800d1c0:	2b34      	cmp	r3, #52	@ 0x34
 800d1c2:	bfd8      	it	le
 800d1c4:	f04f 33ff 	movle.w	r3, #4294967295
 800d1c8:	f04f 0a00 	mov.w	sl, #0
 800d1cc:	bfcf      	iteee	gt
 800d1ce:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d1d2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d1d6:	4093      	lslle	r3, r2
 800d1d8:	ea03 0b01 	andle.w	fp, r3, r1
 800d1dc:	2200      	movs	r2, #0
 800d1de:	2300      	movs	r3, #0
 800d1e0:	4650      	mov	r0, sl
 800d1e2:	4659      	mov	r1, fp
 800d1e4:	f7f3 fc4c 	bl	8000a80 <__aeabi_dcmpeq>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	d1a7      	bne.n	800d13c <_strtod_l+0x55c>
 800d1ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1ee:	464a      	mov	r2, r9
 800d1f0:	9300      	str	r3, [sp, #0]
 800d1f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d1f4:	462b      	mov	r3, r5
 800d1f6:	9805      	ldr	r0, [sp, #20]
 800d1f8:	f7ff f8d8 	bl	800c3ac <__s2b>
 800d1fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d1fe:	2800      	cmp	r0, #0
 800d200:	f43f af09 	beq.w	800d016 <_strtod_l+0x436>
 800d204:	2400      	movs	r4, #0
 800d206:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d20a:	2a00      	cmp	r2, #0
 800d20c:	eba3 0308 	sub.w	r3, r3, r8
 800d210:	bfa8      	it	ge
 800d212:	2300      	movge	r3, #0
 800d214:	46a0      	mov	r8, r4
 800d216:	9312      	str	r3, [sp, #72]	@ 0x48
 800d218:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d21c:	9316      	str	r3, [sp, #88]	@ 0x58
 800d21e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d220:	9805      	ldr	r0, [sp, #20]
 800d222:	6859      	ldr	r1, [r3, #4]
 800d224:	f7ff f81a 	bl	800c25c <_Balloc>
 800d228:	4681      	mov	r9, r0
 800d22a:	2800      	cmp	r0, #0
 800d22c:	f43f aef7 	beq.w	800d01e <_strtod_l+0x43e>
 800d230:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d232:	300c      	adds	r0, #12
 800d234:	691a      	ldr	r2, [r3, #16]
 800d236:	f103 010c 	add.w	r1, r3, #12
 800d23a:	3202      	adds	r2, #2
 800d23c:	0092      	lsls	r2, r2, #2
 800d23e:	f7fe f8a0 	bl	800b382 <memcpy>
 800d242:	ab1c      	add	r3, sp, #112	@ 0x70
 800d244:	9301      	str	r3, [sp, #4]
 800d246:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d248:	9300      	str	r3, [sp, #0]
 800d24a:	4652      	mov	r2, sl
 800d24c:	465b      	mov	r3, fp
 800d24e:	9805      	ldr	r0, [sp, #20]
 800d250:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d254:	f7ff fbd6 	bl	800ca04 <__d2b>
 800d258:	901a      	str	r0, [sp, #104]	@ 0x68
 800d25a:	2800      	cmp	r0, #0
 800d25c:	f43f aedf 	beq.w	800d01e <_strtod_l+0x43e>
 800d260:	2101      	movs	r1, #1
 800d262:	9805      	ldr	r0, [sp, #20]
 800d264:	f7ff f938 	bl	800c4d8 <__i2b>
 800d268:	4680      	mov	r8, r0
 800d26a:	b948      	cbnz	r0, 800d280 <_strtod_l+0x6a0>
 800d26c:	f04f 0800 	mov.w	r8, #0
 800d270:	e6d5      	b.n	800d01e <_strtod_l+0x43e>
 800d272:	f04f 32ff 	mov.w	r2, #4294967295
 800d276:	fa02 f303 	lsl.w	r3, r2, r3
 800d27a:	ea03 0a0a 	and.w	sl, r3, sl
 800d27e:	e7ad      	b.n	800d1dc <_strtod_l+0x5fc>
 800d280:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d282:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d284:	2d00      	cmp	r5, #0
 800d286:	bfab      	itete	ge
 800d288:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d28a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d28c:	18ef      	addge	r7, r5, r3
 800d28e:	1b5e      	sublt	r6, r3, r5
 800d290:	9b08      	ldr	r3, [sp, #32]
 800d292:	bfa8      	it	ge
 800d294:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d296:	eba5 0503 	sub.w	r5, r5, r3
 800d29a:	4415      	add	r5, r2
 800d29c:	4b34      	ldr	r3, [pc, #208]	@ (800d370 <_strtod_l+0x790>)
 800d29e:	f105 35ff 	add.w	r5, r5, #4294967295
 800d2a2:	bfb8      	it	lt
 800d2a4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d2a6:	429d      	cmp	r5, r3
 800d2a8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d2ac:	da50      	bge.n	800d350 <_strtod_l+0x770>
 800d2ae:	1b5b      	subs	r3, r3, r5
 800d2b0:	2b1f      	cmp	r3, #31
 800d2b2:	f04f 0101 	mov.w	r1, #1
 800d2b6:	eba2 0203 	sub.w	r2, r2, r3
 800d2ba:	dc3d      	bgt.n	800d338 <_strtod_l+0x758>
 800d2bc:	fa01 f303 	lsl.w	r3, r1, r3
 800d2c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	9310      	str	r3, [sp, #64]	@ 0x40
 800d2c6:	18bd      	adds	r5, r7, r2
 800d2c8:	9b08      	ldr	r3, [sp, #32]
 800d2ca:	42af      	cmp	r7, r5
 800d2cc:	4416      	add	r6, r2
 800d2ce:	441e      	add	r6, r3
 800d2d0:	463b      	mov	r3, r7
 800d2d2:	bfa8      	it	ge
 800d2d4:	462b      	movge	r3, r5
 800d2d6:	42b3      	cmp	r3, r6
 800d2d8:	bfa8      	it	ge
 800d2da:	4633      	movge	r3, r6
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	bfc2      	ittt	gt
 800d2e0:	1aed      	subgt	r5, r5, r3
 800d2e2:	1af6      	subgt	r6, r6, r3
 800d2e4:	1aff      	subgt	r7, r7, r3
 800d2e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	dd16      	ble.n	800d31a <_strtod_l+0x73a>
 800d2ec:	4641      	mov	r1, r8
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	9805      	ldr	r0, [sp, #20]
 800d2f2:	f7ff f9a9 	bl	800c648 <__pow5mult>
 800d2f6:	4680      	mov	r8, r0
 800d2f8:	2800      	cmp	r0, #0
 800d2fa:	d0b7      	beq.n	800d26c <_strtod_l+0x68c>
 800d2fc:	4601      	mov	r1, r0
 800d2fe:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d300:	9805      	ldr	r0, [sp, #20]
 800d302:	f7ff f8ff 	bl	800c504 <__multiply>
 800d306:	900a      	str	r0, [sp, #40]	@ 0x28
 800d308:	2800      	cmp	r0, #0
 800d30a:	f43f ae88 	beq.w	800d01e <_strtod_l+0x43e>
 800d30e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d310:	9805      	ldr	r0, [sp, #20]
 800d312:	f7fe ffe3 	bl	800c2dc <_Bfree>
 800d316:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d318:	931a      	str	r3, [sp, #104]	@ 0x68
 800d31a:	2d00      	cmp	r5, #0
 800d31c:	dc1d      	bgt.n	800d35a <_strtod_l+0x77a>
 800d31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d320:	2b00      	cmp	r3, #0
 800d322:	dd27      	ble.n	800d374 <_strtod_l+0x794>
 800d324:	4649      	mov	r1, r9
 800d326:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d328:	9805      	ldr	r0, [sp, #20]
 800d32a:	f7ff f98d 	bl	800c648 <__pow5mult>
 800d32e:	4681      	mov	r9, r0
 800d330:	bb00      	cbnz	r0, 800d374 <_strtod_l+0x794>
 800d332:	f04f 0900 	mov.w	r9, #0
 800d336:	e672      	b.n	800d01e <_strtod_l+0x43e>
 800d338:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d33c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d340:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d344:	35e2      	adds	r5, #226	@ 0xe2
 800d346:	fa01 f305 	lsl.w	r3, r1, r5
 800d34a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d34c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d34e:	e7ba      	b.n	800d2c6 <_strtod_l+0x6e6>
 800d350:	2300      	movs	r3, #0
 800d352:	9310      	str	r3, [sp, #64]	@ 0x40
 800d354:	2301      	movs	r3, #1
 800d356:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d358:	e7b5      	b.n	800d2c6 <_strtod_l+0x6e6>
 800d35a:	462a      	mov	r2, r5
 800d35c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d35e:	9805      	ldr	r0, [sp, #20]
 800d360:	f7ff f9cc 	bl	800c6fc <__lshift>
 800d364:	901a      	str	r0, [sp, #104]	@ 0x68
 800d366:	2800      	cmp	r0, #0
 800d368:	d1d9      	bne.n	800d31e <_strtod_l+0x73e>
 800d36a:	e658      	b.n	800d01e <_strtod_l+0x43e>
 800d36c:	080104c0 	.word	0x080104c0
 800d370:	fffffc02 	.word	0xfffffc02
 800d374:	2e00      	cmp	r6, #0
 800d376:	dd07      	ble.n	800d388 <_strtod_l+0x7a8>
 800d378:	4649      	mov	r1, r9
 800d37a:	4632      	mov	r2, r6
 800d37c:	9805      	ldr	r0, [sp, #20]
 800d37e:	f7ff f9bd 	bl	800c6fc <__lshift>
 800d382:	4681      	mov	r9, r0
 800d384:	2800      	cmp	r0, #0
 800d386:	d0d4      	beq.n	800d332 <_strtod_l+0x752>
 800d388:	2f00      	cmp	r7, #0
 800d38a:	dd08      	ble.n	800d39e <_strtod_l+0x7be>
 800d38c:	4641      	mov	r1, r8
 800d38e:	463a      	mov	r2, r7
 800d390:	9805      	ldr	r0, [sp, #20]
 800d392:	f7ff f9b3 	bl	800c6fc <__lshift>
 800d396:	4680      	mov	r8, r0
 800d398:	2800      	cmp	r0, #0
 800d39a:	f43f ae40 	beq.w	800d01e <_strtod_l+0x43e>
 800d39e:	464a      	mov	r2, r9
 800d3a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d3a2:	9805      	ldr	r0, [sp, #20]
 800d3a4:	f7ff fa32 	bl	800c80c <__mdiff>
 800d3a8:	4604      	mov	r4, r0
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	f43f ae37 	beq.w	800d01e <_strtod_l+0x43e>
 800d3b0:	68c3      	ldr	r3, [r0, #12]
 800d3b2:	4641      	mov	r1, r8
 800d3b4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	60c3      	str	r3, [r0, #12]
 800d3ba:	f7ff fa0b 	bl	800c7d4 <__mcmp>
 800d3be:	2800      	cmp	r0, #0
 800d3c0:	da3d      	bge.n	800d43e <_strtod_l+0x85e>
 800d3c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3c4:	ea53 030a 	orrs.w	r3, r3, sl
 800d3c8:	d163      	bne.n	800d492 <_strtod_l+0x8b2>
 800d3ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d15f      	bne.n	800d492 <_strtod_l+0x8b2>
 800d3d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3d6:	0d1b      	lsrs	r3, r3, #20
 800d3d8:	051b      	lsls	r3, r3, #20
 800d3da:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d3de:	d958      	bls.n	800d492 <_strtod_l+0x8b2>
 800d3e0:	6963      	ldr	r3, [r4, #20]
 800d3e2:	b913      	cbnz	r3, 800d3ea <_strtod_l+0x80a>
 800d3e4:	6923      	ldr	r3, [r4, #16]
 800d3e6:	2b01      	cmp	r3, #1
 800d3e8:	dd53      	ble.n	800d492 <_strtod_l+0x8b2>
 800d3ea:	4621      	mov	r1, r4
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	9805      	ldr	r0, [sp, #20]
 800d3f0:	f7ff f984 	bl	800c6fc <__lshift>
 800d3f4:	4641      	mov	r1, r8
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	f7ff f9ec 	bl	800c7d4 <__mcmp>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	dd48      	ble.n	800d492 <_strtod_l+0x8b2>
 800d400:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d404:	9a08      	ldr	r2, [sp, #32]
 800d406:	0d1b      	lsrs	r3, r3, #20
 800d408:	051b      	lsls	r3, r3, #20
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	d062      	beq.n	800d4d4 <_strtod_l+0x8f4>
 800d40e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d412:	d85f      	bhi.n	800d4d4 <_strtod_l+0x8f4>
 800d414:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d418:	f67f ae94 	bls.w	800d144 <_strtod_l+0x564>
 800d41c:	4650      	mov	r0, sl
 800d41e:	4659      	mov	r1, fp
 800d420:	4ba3      	ldr	r3, [pc, #652]	@ (800d6b0 <_strtod_l+0xad0>)
 800d422:	2200      	movs	r2, #0
 800d424:	f7f3 f8c4 	bl	80005b0 <__aeabi_dmul>
 800d428:	4ba2      	ldr	r3, [pc, #648]	@ (800d6b4 <_strtod_l+0xad4>)
 800d42a:	4682      	mov	sl, r0
 800d42c:	400b      	ands	r3, r1
 800d42e:	468b      	mov	fp, r1
 800d430:	2b00      	cmp	r3, #0
 800d432:	f47f adff 	bne.w	800d034 <_strtod_l+0x454>
 800d436:	2322      	movs	r3, #34	@ 0x22
 800d438:	9a05      	ldr	r2, [sp, #20]
 800d43a:	6013      	str	r3, [r2, #0]
 800d43c:	e5fa      	b.n	800d034 <_strtod_l+0x454>
 800d43e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d442:	d165      	bne.n	800d510 <_strtod_l+0x930>
 800d444:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d446:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d44a:	b35a      	cbz	r2, 800d4a4 <_strtod_l+0x8c4>
 800d44c:	4a9a      	ldr	r2, [pc, #616]	@ (800d6b8 <_strtod_l+0xad8>)
 800d44e:	4293      	cmp	r3, r2
 800d450:	d12b      	bne.n	800d4aa <_strtod_l+0x8ca>
 800d452:	9b08      	ldr	r3, [sp, #32]
 800d454:	4651      	mov	r1, sl
 800d456:	b303      	cbz	r3, 800d49a <_strtod_l+0x8ba>
 800d458:	465a      	mov	r2, fp
 800d45a:	4b96      	ldr	r3, [pc, #600]	@ (800d6b4 <_strtod_l+0xad4>)
 800d45c:	4013      	ands	r3, r2
 800d45e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d462:	f04f 32ff 	mov.w	r2, #4294967295
 800d466:	d81b      	bhi.n	800d4a0 <_strtod_l+0x8c0>
 800d468:	0d1b      	lsrs	r3, r3, #20
 800d46a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d46e:	fa02 f303 	lsl.w	r3, r2, r3
 800d472:	4299      	cmp	r1, r3
 800d474:	d119      	bne.n	800d4aa <_strtod_l+0x8ca>
 800d476:	4b91      	ldr	r3, [pc, #580]	@ (800d6bc <_strtod_l+0xadc>)
 800d478:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d47a:	429a      	cmp	r2, r3
 800d47c:	d102      	bne.n	800d484 <_strtod_l+0x8a4>
 800d47e:	3101      	adds	r1, #1
 800d480:	f43f adcd 	beq.w	800d01e <_strtod_l+0x43e>
 800d484:	f04f 0a00 	mov.w	sl, #0
 800d488:	4b8a      	ldr	r3, [pc, #552]	@ (800d6b4 <_strtod_l+0xad4>)
 800d48a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d48c:	401a      	ands	r2, r3
 800d48e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d492:	9b08      	ldr	r3, [sp, #32]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d1c1      	bne.n	800d41c <_strtod_l+0x83c>
 800d498:	e5cc      	b.n	800d034 <_strtod_l+0x454>
 800d49a:	f04f 33ff 	mov.w	r3, #4294967295
 800d49e:	e7e8      	b.n	800d472 <_strtod_l+0x892>
 800d4a0:	4613      	mov	r3, r2
 800d4a2:	e7e6      	b.n	800d472 <_strtod_l+0x892>
 800d4a4:	ea53 030a 	orrs.w	r3, r3, sl
 800d4a8:	d0aa      	beq.n	800d400 <_strtod_l+0x820>
 800d4aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d4ac:	b1db      	cbz	r3, 800d4e6 <_strtod_l+0x906>
 800d4ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4b0:	4213      	tst	r3, r2
 800d4b2:	d0ee      	beq.n	800d492 <_strtod_l+0x8b2>
 800d4b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4b6:	4650      	mov	r0, sl
 800d4b8:	4659      	mov	r1, fp
 800d4ba:	9a08      	ldr	r2, [sp, #32]
 800d4bc:	b1bb      	cbz	r3, 800d4ee <_strtod_l+0x90e>
 800d4be:	f7ff fb6d 	bl	800cb9c <sulp>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4ca:	f7f2 febb 	bl	8000244 <__adddf3>
 800d4ce:	4682      	mov	sl, r0
 800d4d0:	468b      	mov	fp, r1
 800d4d2:	e7de      	b.n	800d492 <_strtod_l+0x8b2>
 800d4d4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d4d8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d4dc:	f04f 3aff 	mov.w	sl, #4294967295
 800d4e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d4e4:	e7d5      	b.n	800d492 <_strtod_l+0x8b2>
 800d4e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d4e8:	ea13 0f0a 	tst.w	r3, sl
 800d4ec:	e7e1      	b.n	800d4b2 <_strtod_l+0x8d2>
 800d4ee:	f7ff fb55 	bl	800cb9c <sulp>
 800d4f2:	4602      	mov	r2, r0
 800d4f4:	460b      	mov	r3, r1
 800d4f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4fa:	f7f2 fea1 	bl	8000240 <__aeabi_dsub>
 800d4fe:	2200      	movs	r2, #0
 800d500:	2300      	movs	r3, #0
 800d502:	4682      	mov	sl, r0
 800d504:	468b      	mov	fp, r1
 800d506:	f7f3 fabb 	bl	8000a80 <__aeabi_dcmpeq>
 800d50a:	2800      	cmp	r0, #0
 800d50c:	d0c1      	beq.n	800d492 <_strtod_l+0x8b2>
 800d50e:	e619      	b.n	800d144 <_strtod_l+0x564>
 800d510:	4641      	mov	r1, r8
 800d512:	4620      	mov	r0, r4
 800d514:	f7ff face 	bl	800cab4 <__ratio>
 800d518:	2200      	movs	r2, #0
 800d51a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d51e:	4606      	mov	r6, r0
 800d520:	460f      	mov	r7, r1
 800d522:	f7f3 fac1 	bl	8000aa8 <__aeabi_dcmple>
 800d526:	2800      	cmp	r0, #0
 800d528:	d06d      	beq.n	800d606 <_strtod_l+0xa26>
 800d52a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d178      	bne.n	800d622 <_strtod_l+0xa42>
 800d530:	f1ba 0f00 	cmp.w	sl, #0
 800d534:	d156      	bne.n	800d5e4 <_strtod_l+0xa04>
 800d536:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d538:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d158      	bne.n	800d5f2 <_strtod_l+0xa12>
 800d540:	2200      	movs	r2, #0
 800d542:	4630      	mov	r0, r6
 800d544:	4639      	mov	r1, r7
 800d546:	4b5e      	ldr	r3, [pc, #376]	@ (800d6c0 <_strtod_l+0xae0>)
 800d548:	f7f3 faa4 	bl	8000a94 <__aeabi_dcmplt>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	d157      	bne.n	800d600 <_strtod_l+0xa20>
 800d550:	4630      	mov	r0, r6
 800d552:	4639      	mov	r1, r7
 800d554:	2200      	movs	r2, #0
 800d556:	4b5b      	ldr	r3, [pc, #364]	@ (800d6c4 <_strtod_l+0xae4>)
 800d558:	f7f3 f82a 	bl	80005b0 <__aeabi_dmul>
 800d55c:	4606      	mov	r6, r0
 800d55e:	460f      	mov	r7, r1
 800d560:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d564:	9606      	str	r6, [sp, #24]
 800d566:	9307      	str	r3, [sp, #28]
 800d568:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d56c:	4d51      	ldr	r5, [pc, #324]	@ (800d6b4 <_strtod_l+0xad4>)
 800d56e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d572:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d574:	401d      	ands	r5, r3
 800d576:	4b54      	ldr	r3, [pc, #336]	@ (800d6c8 <_strtod_l+0xae8>)
 800d578:	429d      	cmp	r5, r3
 800d57a:	f040 80ab 	bne.w	800d6d4 <_strtod_l+0xaf4>
 800d57e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d580:	4650      	mov	r0, sl
 800d582:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d586:	4659      	mov	r1, fp
 800d588:	f7ff f9d4 	bl	800c934 <__ulp>
 800d58c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d590:	f7f3 f80e 	bl	80005b0 <__aeabi_dmul>
 800d594:	4652      	mov	r2, sl
 800d596:	465b      	mov	r3, fp
 800d598:	f7f2 fe54 	bl	8000244 <__adddf3>
 800d59c:	460b      	mov	r3, r1
 800d59e:	4945      	ldr	r1, [pc, #276]	@ (800d6b4 <_strtod_l+0xad4>)
 800d5a0:	4a4a      	ldr	r2, [pc, #296]	@ (800d6cc <_strtod_l+0xaec>)
 800d5a2:	4019      	ands	r1, r3
 800d5a4:	4291      	cmp	r1, r2
 800d5a6:	4682      	mov	sl, r0
 800d5a8:	d942      	bls.n	800d630 <_strtod_l+0xa50>
 800d5aa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5ac:	4b43      	ldr	r3, [pc, #268]	@ (800d6bc <_strtod_l+0xadc>)
 800d5ae:	429a      	cmp	r2, r3
 800d5b0:	d103      	bne.n	800d5ba <_strtod_l+0x9da>
 800d5b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d5b4:	3301      	adds	r3, #1
 800d5b6:	f43f ad32 	beq.w	800d01e <_strtod_l+0x43e>
 800d5ba:	f04f 3aff 	mov.w	sl, #4294967295
 800d5be:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800d6bc <_strtod_l+0xadc>
 800d5c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d5c4:	9805      	ldr	r0, [sp, #20]
 800d5c6:	f7fe fe89 	bl	800c2dc <_Bfree>
 800d5ca:	4649      	mov	r1, r9
 800d5cc:	9805      	ldr	r0, [sp, #20]
 800d5ce:	f7fe fe85 	bl	800c2dc <_Bfree>
 800d5d2:	4641      	mov	r1, r8
 800d5d4:	9805      	ldr	r0, [sp, #20]
 800d5d6:	f7fe fe81 	bl	800c2dc <_Bfree>
 800d5da:	4621      	mov	r1, r4
 800d5dc:	9805      	ldr	r0, [sp, #20]
 800d5de:	f7fe fe7d 	bl	800c2dc <_Bfree>
 800d5e2:	e61c      	b.n	800d21e <_strtod_l+0x63e>
 800d5e4:	f1ba 0f01 	cmp.w	sl, #1
 800d5e8:	d103      	bne.n	800d5f2 <_strtod_l+0xa12>
 800d5ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	f43f ada9 	beq.w	800d144 <_strtod_l+0x564>
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	4b36      	ldr	r3, [pc, #216]	@ (800d6d0 <_strtod_l+0xaf0>)
 800d5f6:	2600      	movs	r6, #0
 800d5f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d5fc:	4f30      	ldr	r7, [pc, #192]	@ (800d6c0 <_strtod_l+0xae0>)
 800d5fe:	e7b3      	b.n	800d568 <_strtod_l+0x988>
 800d600:	2600      	movs	r6, #0
 800d602:	4f30      	ldr	r7, [pc, #192]	@ (800d6c4 <_strtod_l+0xae4>)
 800d604:	e7ac      	b.n	800d560 <_strtod_l+0x980>
 800d606:	4630      	mov	r0, r6
 800d608:	4639      	mov	r1, r7
 800d60a:	4b2e      	ldr	r3, [pc, #184]	@ (800d6c4 <_strtod_l+0xae4>)
 800d60c:	2200      	movs	r2, #0
 800d60e:	f7f2 ffcf 	bl	80005b0 <__aeabi_dmul>
 800d612:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d614:	4606      	mov	r6, r0
 800d616:	460f      	mov	r7, r1
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d0a1      	beq.n	800d560 <_strtod_l+0x980>
 800d61c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d620:	e7a2      	b.n	800d568 <_strtod_l+0x988>
 800d622:	2200      	movs	r2, #0
 800d624:	4b26      	ldr	r3, [pc, #152]	@ (800d6c0 <_strtod_l+0xae0>)
 800d626:	4616      	mov	r6, r2
 800d628:	461f      	mov	r7, r3
 800d62a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d62e:	e79b      	b.n	800d568 <_strtod_l+0x988>
 800d630:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d634:	9b08      	ldr	r3, [sp, #32]
 800d636:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d1c1      	bne.n	800d5c2 <_strtod_l+0x9e2>
 800d63e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d642:	0d1b      	lsrs	r3, r3, #20
 800d644:	051b      	lsls	r3, r3, #20
 800d646:	429d      	cmp	r5, r3
 800d648:	d1bb      	bne.n	800d5c2 <_strtod_l+0x9e2>
 800d64a:	4630      	mov	r0, r6
 800d64c:	4639      	mov	r1, r7
 800d64e:	f7f3 fe61 	bl	8001314 <__aeabi_d2lz>
 800d652:	f7f2 ff7f 	bl	8000554 <__aeabi_l2d>
 800d656:	4602      	mov	r2, r0
 800d658:	460b      	mov	r3, r1
 800d65a:	4630      	mov	r0, r6
 800d65c:	4639      	mov	r1, r7
 800d65e:	f7f2 fdef 	bl	8000240 <__aeabi_dsub>
 800d662:	460b      	mov	r3, r1
 800d664:	4602      	mov	r2, r0
 800d666:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d66a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d66e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d670:	ea46 060a 	orr.w	r6, r6, sl
 800d674:	431e      	orrs	r6, r3
 800d676:	d06a      	beq.n	800d74e <_strtod_l+0xb6e>
 800d678:	a309      	add	r3, pc, #36	@ (adr r3, 800d6a0 <_strtod_l+0xac0>)
 800d67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d67e:	f7f3 fa09 	bl	8000a94 <__aeabi_dcmplt>
 800d682:	2800      	cmp	r0, #0
 800d684:	f47f acd6 	bne.w	800d034 <_strtod_l+0x454>
 800d688:	a307      	add	r3, pc, #28	@ (adr r3, 800d6a8 <_strtod_l+0xac8>)
 800d68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d68e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d692:	f7f3 fa1d 	bl	8000ad0 <__aeabi_dcmpgt>
 800d696:	2800      	cmp	r0, #0
 800d698:	d093      	beq.n	800d5c2 <_strtod_l+0x9e2>
 800d69a:	e4cb      	b.n	800d034 <_strtod_l+0x454>
 800d69c:	f3af 8000 	nop.w
 800d6a0:	94a03595 	.word	0x94a03595
 800d6a4:	3fdfffff 	.word	0x3fdfffff
 800d6a8:	35afe535 	.word	0x35afe535
 800d6ac:	3fe00000 	.word	0x3fe00000
 800d6b0:	39500000 	.word	0x39500000
 800d6b4:	7ff00000 	.word	0x7ff00000
 800d6b8:	000fffff 	.word	0x000fffff
 800d6bc:	7fefffff 	.word	0x7fefffff
 800d6c0:	3ff00000 	.word	0x3ff00000
 800d6c4:	3fe00000 	.word	0x3fe00000
 800d6c8:	7fe00000 	.word	0x7fe00000
 800d6cc:	7c9fffff 	.word	0x7c9fffff
 800d6d0:	bff00000 	.word	0xbff00000
 800d6d4:	9b08      	ldr	r3, [sp, #32]
 800d6d6:	b323      	cbz	r3, 800d722 <_strtod_l+0xb42>
 800d6d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d6dc:	d821      	bhi.n	800d722 <_strtod_l+0xb42>
 800d6de:	a328      	add	r3, pc, #160	@ (adr r3, 800d780 <_strtod_l+0xba0>)
 800d6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e4:	4630      	mov	r0, r6
 800d6e6:	4639      	mov	r1, r7
 800d6e8:	f7f3 f9de 	bl	8000aa8 <__aeabi_dcmple>
 800d6ec:	b1a0      	cbz	r0, 800d718 <_strtod_l+0xb38>
 800d6ee:	4639      	mov	r1, r7
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	f7f3 fa35 	bl	8000b60 <__aeabi_d2uiz>
 800d6f6:	2801      	cmp	r0, #1
 800d6f8:	bf38      	it	cc
 800d6fa:	2001      	movcc	r0, #1
 800d6fc:	f7f2 fede 	bl	80004bc <__aeabi_ui2d>
 800d700:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d702:	4606      	mov	r6, r0
 800d704:	460f      	mov	r7, r1
 800d706:	b9fb      	cbnz	r3, 800d748 <_strtod_l+0xb68>
 800d708:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d70c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d70e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d710:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d714:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d718:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d71a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d71e:	1b5b      	subs	r3, r3, r5
 800d720:	9311      	str	r3, [sp, #68]	@ 0x44
 800d722:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d726:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d72a:	f7ff f903 	bl	800c934 <__ulp>
 800d72e:	4602      	mov	r2, r0
 800d730:	460b      	mov	r3, r1
 800d732:	4650      	mov	r0, sl
 800d734:	4659      	mov	r1, fp
 800d736:	f7f2 ff3b 	bl	80005b0 <__aeabi_dmul>
 800d73a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d73e:	f7f2 fd81 	bl	8000244 <__adddf3>
 800d742:	4682      	mov	sl, r0
 800d744:	468b      	mov	fp, r1
 800d746:	e775      	b.n	800d634 <_strtod_l+0xa54>
 800d748:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d74c:	e7e0      	b.n	800d710 <_strtod_l+0xb30>
 800d74e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d788 <_strtod_l+0xba8>)
 800d750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d754:	f7f3 f99e 	bl	8000a94 <__aeabi_dcmplt>
 800d758:	e79d      	b.n	800d696 <_strtod_l+0xab6>
 800d75a:	2300      	movs	r3, #0
 800d75c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d75e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d760:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d762:	6013      	str	r3, [r2, #0]
 800d764:	f7ff ba79 	b.w	800cc5a <_strtod_l+0x7a>
 800d768:	2a65      	cmp	r2, #101	@ 0x65
 800d76a:	f43f ab72 	beq.w	800ce52 <_strtod_l+0x272>
 800d76e:	2a45      	cmp	r2, #69	@ 0x45
 800d770:	f43f ab6f 	beq.w	800ce52 <_strtod_l+0x272>
 800d774:	2301      	movs	r3, #1
 800d776:	f7ff bbaa 	b.w	800cece <_strtod_l+0x2ee>
 800d77a:	bf00      	nop
 800d77c:	f3af 8000 	nop.w
 800d780:	ffc00000 	.word	0xffc00000
 800d784:	41dfffff 	.word	0x41dfffff
 800d788:	94a03595 	.word	0x94a03595
 800d78c:	3fcfffff 	.word	0x3fcfffff

0800d790 <_strtod_r>:
 800d790:	4b01      	ldr	r3, [pc, #4]	@ (800d798 <_strtod_r+0x8>)
 800d792:	f7ff ba25 	b.w	800cbe0 <_strtod_l>
 800d796:	bf00      	nop
 800d798:	2000011c 	.word	0x2000011c

0800d79c <_strtol_l.isra.0>:
 800d79c:	2b24      	cmp	r3, #36	@ 0x24
 800d79e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a2:	4686      	mov	lr, r0
 800d7a4:	4690      	mov	r8, r2
 800d7a6:	d801      	bhi.n	800d7ac <_strtol_l.isra.0+0x10>
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d106      	bne.n	800d7ba <_strtol_l.isra.0+0x1e>
 800d7ac:	f7fd fdae 	bl	800b30c <__errno>
 800d7b0:	2316      	movs	r3, #22
 800d7b2:	6003      	str	r3, [r0, #0]
 800d7b4:	2000      	movs	r0, #0
 800d7b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ba:	460d      	mov	r5, r1
 800d7bc:	4833      	ldr	r0, [pc, #204]	@ (800d88c <_strtol_l.isra.0+0xf0>)
 800d7be:	462a      	mov	r2, r5
 800d7c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d7c4:	5d06      	ldrb	r6, [r0, r4]
 800d7c6:	f016 0608 	ands.w	r6, r6, #8
 800d7ca:	d1f8      	bne.n	800d7be <_strtol_l.isra.0+0x22>
 800d7cc:	2c2d      	cmp	r4, #45	@ 0x2d
 800d7ce:	d110      	bne.n	800d7f2 <_strtol_l.isra.0+0x56>
 800d7d0:	2601      	movs	r6, #1
 800d7d2:	782c      	ldrb	r4, [r5, #0]
 800d7d4:	1c95      	adds	r5, r2, #2
 800d7d6:	f033 0210 	bics.w	r2, r3, #16
 800d7da:	d115      	bne.n	800d808 <_strtol_l.isra.0+0x6c>
 800d7dc:	2c30      	cmp	r4, #48	@ 0x30
 800d7de:	d10d      	bne.n	800d7fc <_strtol_l.isra.0+0x60>
 800d7e0:	782a      	ldrb	r2, [r5, #0]
 800d7e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d7e6:	2a58      	cmp	r2, #88	@ 0x58
 800d7e8:	d108      	bne.n	800d7fc <_strtol_l.isra.0+0x60>
 800d7ea:	786c      	ldrb	r4, [r5, #1]
 800d7ec:	3502      	adds	r5, #2
 800d7ee:	2310      	movs	r3, #16
 800d7f0:	e00a      	b.n	800d808 <_strtol_l.isra.0+0x6c>
 800d7f2:	2c2b      	cmp	r4, #43	@ 0x2b
 800d7f4:	bf04      	itt	eq
 800d7f6:	782c      	ldrbeq	r4, [r5, #0]
 800d7f8:	1c95      	addeq	r5, r2, #2
 800d7fa:	e7ec      	b.n	800d7d6 <_strtol_l.isra.0+0x3a>
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d1f6      	bne.n	800d7ee <_strtol_l.isra.0+0x52>
 800d800:	2c30      	cmp	r4, #48	@ 0x30
 800d802:	bf14      	ite	ne
 800d804:	230a      	movne	r3, #10
 800d806:	2308      	moveq	r3, #8
 800d808:	2200      	movs	r2, #0
 800d80a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d80e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d812:	fbbc f9f3 	udiv	r9, ip, r3
 800d816:	4610      	mov	r0, r2
 800d818:	fb03 ca19 	mls	sl, r3, r9, ip
 800d81c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d820:	2f09      	cmp	r7, #9
 800d822:	d80f      	bhi.n	800d844 <_strtol_l.isra.0+0xa8>
 800d824:	463c      	mov	r4, r7
 800d826:	42a3      	cmp	r3, r4
 800d828:	dd1b      	ble.n	800d862 <_strtol_l.isra.0+0xc6>
 800d82a:	1c57      	adds	r7, r2, #1
 800d82c:	d007      	beq.n	800d83e <_strtol_l.isra.0+0xa2>
 800d82e:	4581      	cmp	r9, r0
 800d830:	d314      	bcc.n	800d85c <_strtol_l.isra.0+0xc0>
 800d832:	d101      	bne.n	800d838 <_strtol_l.isra.0+0x9c>
 800d834:	45a2      	cmp	sl, r4
 800d836:	db11      	blt.n	800d85c <_strtol_l.isra.0+0xc0>
 800d838:	2201      	movs	r2, #1
 800d83a:	fb00 4003 	mla	r0, r0, r3, r4
 800d83e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d842:	e7eb      	b.n	800d81c <_strtol_l.isra.0+0x80>
 800d844:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d848:	2f19      	cmp	r7, #25
 800d84a:	d801      	bhi.n	800d850 <_strtol_l.isra.0+0xb4>
 800d84c:	3c37      	subs	r4, #55	@ 0x37
 800d84e:	e7ea      	b.n	800d826 <_strtol_l.isra.0+0x8a>
 800d850:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d854:	2f19      	cmp	r7, #25
 800d856:	d804      	bhi.n	800d862 <_strtol_l.isra.0+0xc6>
 800d858:	3c57      	subs	r4, #87	@ 0x57
 800d85a:	e7e4      	b.n	800d826 <_strtol_l.isra.0+0x8a>
 800d85c:	f04f 32ff 	mov.w	r2, #4294967295
 800d860:	e7ed      	b.n	800d83e <_strtol_l.isra.0+0xa2>
 800d862:	1c53      	adds	r3, r2, #1
 800d864:	d108      	bne.n	800d878 <_strtol_l.isra.0+0xdc>
 800d866:	2322      	movs	r3, #34	@ 0x22
 800d868:	4660      	mov	r0, ip
 800d86a:	f8ce 3000 	str.w	r3, [lr]
 800d86e:	f1b8 0f00 	cmp.w	r8, #0
 800d872:	d0a0      	beq.n	800d7b6 <_strtol_l.isra.0+0x1a>
 800d874:	1e69      	subs	r1, r5, #1
 800d876:	e006      	b.n	800d886 <_strtol_l.isra.0+0xea>
 800d878:	b106      	cbz	r6, 800d87c <_strtol_l.isra.0+0xe0>
 800d87a:	4240      	negs	r0, r0
 800d87c:	f1b8 0f00 	cmp.w	r8, #0
 800d880:	d099      	beq.n	800d7b6 <_strtol_l.isra.0+0x1a>
 800d882:	2a00      	cmp	r2, #0
 800d884:	d1f6      	bne.n	800d874 <_strtol_l.isra.0+0xd8>
 800d886:	f8c8 1000 	str.w	r1, [r8]
 800d88a:	e794      	b.n	800d7b6 <_strtol_l.isra.0+0x1a>
 800d88c:	080104e9 	.word	0x080104e9

0800d890 <_strtol_r>:
 800d890:	f7ff bf84 	b.w	800d79c <_strtol_l.isra.0>

0800d894 <__ssputs_r>:
 800d894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d898:	461f      	mov	r7, r3
 800d89a:	688e      	ldr	r6, [r1, #8]
 800d89c:	4682      	mov	sl, r0
 800d89e:	42be      	cmp	r6, r7
 800d8a0:	460c      	mov	r4, r1
 800d8a2:	4690      	mov	r8, r2
 800d8a4:	680b      	ldr	r3, [r1, #0]
 800d8a6:	d82d      	bhi.n	800d904 <__ssputs_r+0x70>
 800d8a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d8b0:	d026      	beq.n	800d900 <__ssputs_r+0x6c>
 800d8b2:	6965      	ldr	r5, [r4, #20]
 800d8b4:	6909      	ldr	r1, [r1, #16]
 800d8b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8ba:	eba3 0901 	sub.w	r9, r3, r1
 800d8be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d8c2:	1c7b      	adds	r3, r7, #1
 800d8c4:	444b      	add	r3, r9
 800d8c6:	106d      	asrs	r5, r5, #1
 800d8c8:	429d      	cmp	r5, r3
 800d8ca:	bf38      	it	cc
 800d8cc:	461d      	movcc	r5, r3
 800d8ce:	0553      	lsls	r3, r2, #21
 800d8d0:	d527      	bpl.n	800d922 <__ssputs_r+0x8e>
 800d8d2:	4629      	mov	r1, r5
 800d8d4:	f7fe fc36 	bl	800c144 <_malloc_r>
 800d8d8:	4606      	mov	r6, r0
 800d8da:	b360      	cbz	r0, 800d936 <__ssputs_r+0xa2>
 800d8dc:	464a      	mov	r2, r9
 800d8de:	6921      	ldr	r1, [r4, #16]
 800d8e0:	f7fd fd4f 	bl	800b382 <memcpy>
 800d8e4:	89a3      	ldrh	r3, [r4, #12]
 800d8e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d8ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8ee:	81a3      	strh	r3, [r4, #12]
 800d8f0:	6126      	str	r6, [r4, #16]
 800d8f2:	444e      	add	r6, r9
 800d8f4:	6026      	str	r6, [r4, #0]
 800d8f6:	463e      	mov	r6, r7
 800d8f8:	6165      	str	r5, [r4, #20]
 800d8fa:	eba5 0509 	sub.w	r5, r5, r9
 800d8fe:	60a5      	str	r5, [r4, #8]
 800d900:	42be      	cmp	r6, r7
 800d902:	d900      	bls.n	800d906 <__ssputs_r+0x72>
 800d904:	463e      	mov	r6, r7
 800d906:	4632      	mov	r2, r6
 800d908:	4641      	mov	r1, r8
 800d90a:	6820      	ldr	r0, [r4, #0]
 800d90c:	f000 f9c2 	bl	800dc94 <memmove>
 800d910:	2000      	movs	r0, #0
 800d912:	68a3      	ldr	r3, [r4, #8]
 800d914:	1b9b      	subs	r3, r3, r6
 800d916:	60a3      	str	r3, [r4, #8]
 800d918:	6823      	ldr	r3, [r4, #0]
 800d91a:	4433      	add	r3, r6
 800d91c:	6023      	str	r3, [r4, #0]
 800d91e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d922:	462a      	mov	r2, r5
 800d924:	f000 fd75 	bl	800e412 <_realloc_r>
 800d928:	4606      	mov	r6, r0
 800d92a:	2800      	cmp	r0, #0
 800d92c:	d1e0      	bne.n	800d8f0 <__ssputs_r+0x5c>
 800d92e:	4650      	mov	r0, sl
 800d930:	6921      	ldr	r1, [r4, #16]
 800d932:	f7fe fb95 	bl	800c060 <_free_r>
 800d936:	230c      	movs	r3, #12
 800d938:	f8ca 3000 	str.w	r3, [sl]
 800d93c:	89a3      	ldrh	r3, [r4, #12]
 800d93e:	f04f 30ff 	mov.w	r0, #4294967295
 800d942:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d946:	81a3      	strh	r3, [r4, #12]
 800d948:	e7e9      	b.n	800d91e <__ssputs_r+0x8a>
	...

0800d94c <_svfiprintf_r>:
 800d94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d950:	4698      	mov	r8, r3
 800d952:	898b      	ldrh	r3, [r1, #12]
 800d954:	4607      	mov	r7, r0
 800d956:	061b      	lsls	r3, r3, #24
 800d958:	460d      	mov	r5, r1
 800d95a:	4614      	mov	r4, r2
 800d95c:	b09d      	sub	sp, #116	@ 0x74
 800d95e:	d510      	bpl.n	800d982 <_svfiprintf_r+0x36>
 800d960:	690b      	ldr	r3, [r1, #16]
 800d962:	b973      	cbnz	r3, 800d982 <_svfiprintf_r+0x36>
 800d964:	2140      	movs	r1, #64	@ 0x40
 800d966:	f7fe fbed 	bl	800c144 <_malloc_r>
 800d96a:	6028      	str	r0, [r5, #0]
 800d96c:	6128      	str	r0, [r5, #16]
 800d96e:	b930      	cbnz	r0, 800d97e <_svfiprintf_r+0x32>
 800d970:	230c      	movs	r3, #12
 800d972:	603b      	str	r3, [r7, #0]
 800d974:	f04f 30ff 	mov.w	r0, #4294967295
 800d978:	b01d      	add	sp, #116	@ 0x74
 800d97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97e:	2340      	movs	r3, #64	@ 0x40
 800d980:	616b      	str	r3, [r5, #20]
 800d982:	2300      	movs	r3, #0
 800d984:	9309      	str	r3, [sp, #36]	@ 0x24
 800d986:	2320      	movs	r3, #32
 800d988:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d98c:	2330      	movs	r3, #48	@ 0x30
 800d98e:	f04f 0901 	mov.w	r9, #1
 800d992:	f8cd 800c 	str.w	r8, [sp, #12]
 800d996:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800db30 <_svfiprintf_r+0x1e4>
 800d99a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d99e:	4623      	mov	r3, r4
 800d9a0:	469a      	mov	sl, r3
 800d9a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9a6:	b10a      	cbz	r2, 800d9ac <_svfiprintf_r+0x60>
 800d9a8:	2a25      	cmp	r2, #37	@ 0x25
 800d9aa:	d1f9      	bne.n	800d9a0 <_svfiprintf_r+0x54>
 800d9ac:	ebba 0b04 	subs.w	fp, sl, r4
 800d9b0:	d00b      	beq.n	800d9ca <_svfiprintf_r+0x7e>
 800d9b2:	465b      	mov	r3, fp
 800d9b4:	4622      	mov	r2, r4
 800d9b6:	4629      	mov	r1, r5
 800d9b8:	4638      	mov	r0, r7
 800d9ba:	f7ff ff6b 	bl	800d894 <__ssputs_r>
 800d9be:	3001      	adds	r0, #1
 800d9c0:	f000 80a7 	beq.w	800db12 <_svfiprintf_r+0x1c6>
 800d9c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9c6:	445a      	add	r2, fp
 800d9c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	f000 809f 	beq.w	800db12 <_svfiprintf_r+0x1c6>
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d9da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9de:	f10a 0a01 	add.w	sl, sl, #1
 800d9e2:	9304      	str	r3, [sp, #16]
 800d9e4:	9307      	str	r3, [sp, #28]
 800d9e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9ec:	4654      	mov	r4, sl
 800d9ee:	2205      	movs	r2, #5
 800d9f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9f4:	484e      	ldr	r0, [pc, #312]	@ (800db30 <_svfiprintf_r+0x1e4>)
 800d9f6:	f7fd fcb6 	bl	800b366 <memchr>
 800d9fa:	9a04      	ldr	r2, [sp, #16]
 800d9fc:	b9d8      	cbnz	r0, 800da36 <_svfiprintf_r+0xea>
 800d9fe:	06d0      	lsls	r0, r2, #27
 800da00:	bf44      	itt	mi
 800da02:	2320      	movmi	r3, #32
 800da04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da08:	0711      	lsls	r1, r2, #28
 800da0a:	bf44      	itt	mi
 800da0c:	232b      	movmi	r3, #43	@ 0x2b
 800da0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da12:	f89a 3000 	ldrb.w	r3, [sl]
 800da16:	2b2a      	cmp	r3, #42	@ 0x2a
 800da18:	d015      	beq.n	800da46 <_svfiprintf_r+0xfa>
 800da1a:	4654      	mov	r4, sl
 800da1c:	2000      	movs	r0, #0
 800da1e:	f04f 0c0a 	mov.w	ip, #10
 800da22:	9a07      	ldr	r2, [sp, #28]
 800da24:	4621      	mov	r1, r4
 800da26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da2a:	3b30      	subs	r3, #48	@ 0x30
 800da2c:	2b09      	cmp	r3, #9
 800da2e:	d94b      	bls.n	800dac8 <_svfiprintf_r+0x17c>
 800da30:	b1b0      	cbz	r0, 800da60 <_svfiprintf_r+0x114>
 800da32:	9207      	str	r2, [sp, #28]
 800da34:	e014      	b.n	800da60 <_svfiprintf_r+0x114>
 800da36:	eba0 0308 	sub.w	r3, r0, r8
 800da3a:	fa09 f303 	lsl.w	r3, r9, r3
 800da3e:	4313      	orrs	r3, r2
 800da40:	46a2      	mov	sl, r4
 800da42:	9304      	str	r3, [sp, #16]
 800da44:	e7d2      	b.n	800d9ec <_svfiprintf_r+0xa0>
 800da46:	9b03      	ldr	r3, [sp, #12]
 800da48:	1d19      	adds	r1, r3, #4
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	9103      	str	r1, [sp, #12]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	bfbb      	ittet	lt
 800da52:	425b      	neglt	r3, r3
 800da54:	f042 0202 	orrlt.w	r2, r2, #2
 800da58:	9307      	strge	r3, [sp, #28]
 800da5a:	9307      	strlt	r3, [sp, #28]
 800da5c:	bfb8      	it	lt
 800da5e:	9204      	strlt	r2, [sp, #16]
 800da60:	7823      	ldrb	r3, [r4, #0]
 800da62:	2b2e      	cmp	r3, #46	@ 0x2e
 800da64:	d10a      	bne.n	800da7c <_svfiprintf_r+0x130>
 800da66:	7863      	ldrb	r3, [r4, #1]
 800da68:	2b2a      	cmp	r3, #42	@ 0x2a
 800da6a:	d132      	bne.n	800dad2 <_svfiprintf_r+0x186>
 800da6c:	9b03      	ldr	r3, [sp, #12]
 800da6e:	3402      	adds	r4, #2
 800da70:	1d1a      	adds	r2, r3, #4
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	9203      	str	r2, [sp, #12]
 800da76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da7a:	9305      	str	r3, [sp, #20]
 800da7c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800db34 <_svfiprintf_r+0x1e8>
 800da80:	2203      	movs	r2, #3
 800da82:	4650      	mov	r0, sl
 800da84:	7821      	ldrb	r1, [r4, #0]
 800da86:	f7fd fc6e 	bl	800b366 <memchr>
 800da8a:	b138      	cbz	r0, 800da9c <_svfiprintf_r+0x150>
 800da8c:	2240      	movs	r2, #64	@ 0x40
 800da8e:	9b04      	ldr	r3, [sp, #16]
 800da90:	eba0 000a 	sub.w	r0, r0, sl
 800da94:	4082      	lsls	r2, r0
 800da96:	4313      	orrs	r3, r2
 800da98:	3401      	adds	r4, #1
 800da9a:	9304      	str	r3, [sp, #16]
 800da9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800daa0:	2206      	movs	r2, #6
 800daa2:	4825      	ldr	r0, [pc, #148]	@ (800db38 <_svfiprintf_r+0x1ec>)
 800daa4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800daa8:	f7fd fc5d 	bl	800b366 <memchr>
 800daac:	2800      	cmp	r0, #0
 800daae:	d036      	beq.n	800db1e <_svfiprintf_r+0x1d2>
 800dab0:	4b22      	ldr	r3, [pc, #136]	@ (800db3c <_svfiprintf_r+0x1f0>)
 800dab2:	bb1b      	cbnz	r3, 800dafc <_svfiprintf_r+0x1b0>
 800dab4:	9b03      	ldr	r3, [sp, #12]
 800dab6:	3307      	adds	r3, #7
 800dab8:	f023 0307 	bic.w	r3, r3, #7
 800dabc:	3308      	adds	r3, #8
 800dabe:	9303      	str	r3, [sp, #12]
 800dac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dac2:	4433      	add	r3, r6
 800dac4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dac6:	e76a      	b.n	800d99e <_svfiprintf_r+0x52>
 800dac8:	460c      	mov	r4, r1
 800daca:	2001      	movs	r0, #1
 800dacc:	fb0c 3202 	mla	r2, ip, r2, r3
 800dad0:	e7a8      	b.n	800da24 <_svfiprintf_r+0xd8>
 800dad2:	2300      	movs	r3, #0
 800dad4:	f04f 0c0a 	mov.w	ip, #10
 800dad8:	4619      	mov	r1, r3
 800dada:	3401      	adds	r4, #1
 800dadc:	9305      	str	r3, [sp, #20]
 800dade:	4620      	mov	r0, r4
 800dae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dae4:	3a30      	subs	r2, #48	@ 0x30
 800dae6:	2a09      	cmp	r2, #9
 800dae8:	d903      	bls.n	800daf2 <_svfiprintf_r+0x1a6>
 800daea:	2b00      	cmp	r3, #0
 800daec:	d0c6      	beq.n	800da7c <_svfiprintf_r+0x130>
 800daee:	9105      	str	r1, [sp, #20]
 800daf0:	e7c4      	b.n	800da7c <_svfiprintf_r+0x130>
 800daf2:	4604      	mov	r4, r0
 800daf4:	2301      	movs	r3, #1
 800daf6:	fb0c 2101 	mla	r1, ip, r1, r2
 800dafa:	e7f0      	b.n	800dade <_svfiprintf_r+0x192>
 800dafc:	ab03      	add	r3, sp, #12
 800dafe:	9300      	str	r3, [sp, #0]
 800db00:	462a      	mov	r2, r5
 800db02:	4638      	mov	r0, r7
 800db04:	4b0e      	ldr	r3, [pc, #56]	@ (800db40 <_svfiprintf_r+0x1f4>)
 800db06:	a904      	add	r1, sp, #16
 800db08:	f7fc fcb0 	bl	800a46c <_printf_float>
 800db0c:	1c42      	adds	r2, r0, #1
 800db0e:	4606      	mov	r6, r0
 800db10:	d1d6      	bne.n	800dac0 <_svfiprintf_r+0x174>
 800db12:	89ab      	ldrh	r3, [r5, #12]
 800db14:	065b      	lsls	r3, r3, #25
 800db16:	f53f af2d 	bmi.w	800d974 <_svfiprintf_r+0x28>
 800db1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db1c:	e72c      	b.n	800d978 <_svfiprintf_r+0x2c>
 800db1e:	ab03      	add	r3, sp, #12
 800db20:	9300      	str	r3, [sp, #0]
 800db22:	462a      	mov	r2, r5
 800db24:	4638      	mov	r0, r7
 800db26:	4b06      	ldr	r3, [pc, #24]	@ (800db40 <_svfiprintf_r+0x1f4>)
 800db28:	a904      	add	r1, sp, #16
 800db2a:	f7fc ff3d 	bl	800a9a8 <_printf_i>
 800db2e:	e7ed      	b.n	800db0c <_svfiprintf_r+0x1c0>
 800db30:	080102e3 	.word	0x080102e3
 800db34:	080102e9 	.word	0x080102e9
 800db38:	080102ed 	.word	0x080102ed
 800db3c:	0800a46d 	.word	0x0800a46d
 800db40:	0800d895 	.word	0x0800d895

0800db44 <__sflush_r>:
 800db44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db4a:	0716      	lsls	r6, r2, #28
 800db4c:	4605      	mov	r5, r0
 800db4e:	460c      	mov	r4, r1
 800db50:	d454      	bmi.n	800dbfc <__sflush_r+0xb8>
 800db52:	684b      	ldr	r3, [r1, #4]
 800db54:	2b00      	cmp	r3, #0
 800db56:	dc02      	bgt.n	800db5e <__sflush_r+0x1a>
 800db58:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	dd48      	ble.n	800dbf0 <__sflush_r+0xac>
 800db5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db60:	2e00      	cmp	r6, #0
 800db62:	d045      	beq.n	800dbf0 <__sflush_r+0xac>
 800db64:	2300      	movs	r3, #0
 800db66:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800db6a:	682f      	ldr	r7, [r5, #0]
 800db6c:	6a21      	ldr	r1, [r4, #32]
 800db6e:	602b      	str	r3, [r5, #0]
 800db70:	d030      	beq.n	800dbd4 <__sflush_r+0x90>
 800db72:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db74:	89a3      	ldrh	r3, [r4, #12]
 800db76:	0759      	lsls	r1, r3, #29
 800db78:	d505      	bpl.n	800db86 <__sflush_r+0x42>
 800db7a:	6863      	ldr	r3, [r4, #4]
 800db7c:	1ad2      	subs	r2, r2, r3
 800db7e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800db80:	b10b      	cbz	r3, 800db86 <__sflush_r+0x42>
 800db82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800db84:	1ad2      	subs	r2, r2, r3
 800db86:	2300      	movs	r3, #0
 800db88:	4628      	mov	r0, r5
 800db8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800db8c:	6a21      	ldr	r1, [r4, #32]
 800db8e:	47b0      	blx	r6
 800db90:	1c43      	adds	r3, r0, #1
 800db92:	89a3      	ldrh	r3, [r4, #12]
 800db94:	d106      	bne.n	800dba4 <__sflush_r+0x60>
 800db96:	6829      	ldr	r1, [r5, #0]
 800db98:	291d      	cmp	r1, #29
 800db9a:	d82b      	bhi.n	800dbf4 <__sflush_r+0xb0>
 800db9c:	4a28      	ldr	r2, [pc, #160]	@ (800dc40 <__sflush_r+0xfc>)
 800db9e:	40ca      	lsrs	r2, r1
 800dba0:	07d6      	lsls	r6, r2, #31
 800dba2:	d527      	bpl.n	800dbf4 <__sflush_r+0xb0>
 800dba4:	2200      	movs	r2, #0
 800dba6:	6062      	str	r2, [r4, #4]
 800dba8:	6922      	ldr	r2, [r4, #16]
 800dbaa:	04d9      	lsls	r1, r3, #19
 800dbac:	6022      	str	r2, [r4, #0]
 800dbae:	d504      	bpl.n	800dbba <__sflush_r+0x76>
 800dbb0:	1c42      	adds	r2, r0, #1
 800dbb2:	d101      	bne.n	800dbb8 <__sflush_r+0x74>
 800dbb4:	682b      	ldr	r3, [r5, #0]
 800dbb6:	b903      	cbnz	r3, 800dbba <__sflush_r+0x76>
 800dbb8:	6560      	str	r0, [r4, #84]	@ 0x54
 800dbba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbbc:	602f      	str	r7, [r5, #0]
 800dbbe:	b1b9      	cbz	r1, 800dbf0 <__sflush_r+0xac>
 800dbc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbc4:	4299      	cmp	r1, r3
 800dbc6:	d002      	beq.n	800dbce <__sflush_r+0x8a>
 800dbc8:	4628      	mov	r0, r5
 800dbca:	f7fe fa49 	bl	800c060 <_free_r>
 800dbce:	2300      	movs	r3, #0
 800dbd0:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbd2:	e00d      	b.n	800dbf0 <__sflush_r+0xac>
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	4628      	mov	r0, r5
 800dbd8:	47b0      	blx	r6
 800dbda:	4602      	mov	r2, r0
 800dbdc:	1c50      	adds	r0, r2, #1
 800dbde:	d1c9      	bne.n	800db74 <__sflush_r+0x30>
 800dbe0:	682b      	ldr	r3, [r5, #0]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d0c6      	beq.n	800db74 <__sflush_r+0x30>
 800dbe6:	2b1d      	cmp	r3, #29
 800dbe8:	d001      	beq.n	800dbee <__sflush_r+0xaa>
 800dbea:	2b16      	cmp	r3, #22
 800dbec:	d11d      	bne.n	800dc2a <__sflush_r+0xe6>
 800dbee:	602f      	str	r7, [r5, #0]
 800dbf0:	2000      	movs	r0, #0
 800dbf2:	e021      	b.n	800dc38 <__sflush_r+0xf4>
 800dbf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbf8:	b21b      	sxth	r3, r3
 800dbfa:	e01a      	b.n	800dc32 <__sflush_r+0xee>
 800dbfc:	690f      	ldr	r7, [r1, #16]
 800dbfe:	2f00      	cmp	r7, #0
 800dc00:	d0f6      	beq.n	800dbf0 <__sflush_r+0xac>
 800dc02:	0793      	lsls	r3, r2, #30
 800dc04:	bf18      	it	ne
 800dc06:	2300      	movne	r3, #0
 800dc08:	680e      	ldr	r6, [r1, #0]
 800dc0a:	bf08      	it	eq
 800dc0c:	694b      	ldreq	r3, [r1, #20]
 800dc0e:	1bf6      	subs	r6, r6, r7
 800dc10:	600f      	str	r7, [r1, #0]
 800dc12:	608b      	str	r3, [r1, #8]
 800dc14:	2e00      	cmp	r6, #0
 800dc16:	ddeb      	ble.n	800dbf0 <__sflush_r+0xac>
 800dc18:	4633      	mov	r3, r6
 800dc1a:	463a      	mov	r2, r7
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	6a21      	ldr	r1, [r4, #32]
 800dc20:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800dc24:	47e0      	blx	ip
 800dc26:	2800      	cmp	r0, #0
 800dc28:	dc07      	bgt.n	800dc3a <__sflush_r+0xf6>
 800dc2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc32:	f04f 30ff 	mov.w	r0, #4294967295
 800dc36:	81a3      	strh	r3, [r4, #12]
 800dc38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc3a:	4407      	add	r7, r0
 800dc3c:	1a36      	subs	r6, r6, r0
 800dc3e:	e7e9      	b.n	800dc14 <__sflush_r+0xd0>
 800dc40:	20400001 	.word	0x20400001

0800dc44 <_fflush_r>:
 800dc44:	b538      	push	{r3, r4, r5, lr}
 800dc46:	690b      	ldr	r3, [r1, #16]
 800dc48:	4605      	mov	r5, r0
 800dc4a:	460c      	mov	r4, r1
 800dc4c:	b913      	cbnz	r3, 800dc54 <_fflush_r+0x10>
 800dc4e:	2500      	movs	r5, #0
 800dc50:	4628      	mov	r0, r5
 800dc52:	bd38      	pop	{r3, r4, r5, pc}
 800dc54:	b118      	cbz	r0, 800dc5e <_fflush_r+0x1a>
 800dc56:	6a03      	ldr	r3, [r0, #32]
 800dc58:	b90b      	cbnz	r3, 800dc5e <_fflush_r+0x1a>
 800dc5a:	f7fd fa59 	bl	800b110 <__sinit>
 800dc5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d0f3      	beq.n	800dc4e <_fflush_r+0xa>
 800dc66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dc68:	07d0      	lsls	r0, r2, #31
 800dc6a:	d404      	bmi.n	800dc76 <_fflush_r+0x32>
 800dc6c:	0599      	lsls	r1, r3, #22
 800dc6e:	d402      	bmi.n	800dc76 <_fflush_r+0x32>
 800dc70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc72:	f7fd fb76 	bl	800b362 <__retarget_lock_acquire_recursive>
 800dc76:	4628      	mov	r0, r5
 800dc78:	4621      	mov	r1, r4
 800dc7a:	f7ff ff63 	bl	800db44 <__sflush_r>
 800dc7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc80:	4605      	mov	r5, r0
 800dc82:	07da      	lsls	r2, r3, #31
 800dc84:	d4e4      	bmi.n	800dc50 <_fflush_r+0xc>
 800dc86:	89a3      	ldrh	r3, [r4, #12]
 800dc88:	059b      	lsls	r3, r3, #22
 800dc8a:	d4e1      	bmi.n	800dc50 <_fflush_r+0xc>
 800dc8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc8e:	f7fd fb69 	bl	800b364 <__retarget_lock_release_recursive>
 800dc92:	e7dd      	b.n	800dc50 <_fflush_r+0xc>

0800dc94 <memmove>:
 800dc94:	4288      	cmp	r0, r1
 800dc96:	b510      	push	{r4, lr}
 800dc98:	eb01 0402 	add.w	r4, r1, r2
 800dc9c:	d902      	bls.n	800dca4 <memmove+0x10>
 800dc9e:	4284      	cmp	r4, r0
 800dca0:	4623      	mov	r3, r4
 800dca2:	d807      	bhi.n	800dcb4 <memmove+0x20>
 800dca4:	1e43      	subs	r3, r0, #1
 800dca6:	42a1      	cmp	r1, r4
 800dca8:	d008      	beq.n	800dcbc <memmove+0x28>
 800dcaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dcb2:	e7f8      	b.n	800dca6 <memmove+0x12>
 800dcb4:	4601      	mov	r1, r0
 800dcb6:	4402      	add	r2, r0
 800dcb8:	428a      	cmp	r2, r1
 800dcba:	d100      	bne.n	800dcbe <memmove+0x2a>
 800dcbc:	bd10      	pop	{r4, pc}
 800dcbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dcc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dcc6:	e7f7      	b.n	800dcb8 <memmove+0x24>

0800dcc8 <strncmp>:
 800dcc8:	b510      	push	{r4, lr}
 800dcca:	b16a      	cbz	r2, 800dce8 <strncmp+0x20>
 800dccc:	3901      	subs	r1, #1
 800dcce:	1884      	adds	r4, r0, r2
 800dcd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dcd4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dcd8:	429a      	cmp	r2, r3
 800dcda:	d103      	bne.n	800dce4 <strncmp+0x1c>
 800dcdc:	42a0      	cmp	r0, r4
 800dcde:	d001      	beq.n	800dce4 <strncmp+0x1c>
 800dce0:	2a00      	cmp	r2, #0
 800dce2:	d1f5      	bne.n	800dcd0 <strncmp+0x8>
 800dce4:	1ad0      	subs	r0, r2, r3
 800dce6:	bd10      	pop	{r4, pc}
 800dce8:	4610      	mov	r0, r2
 800dcea:	e7fc      	b.n	800dce6 <strncmp+0x1e>

0800dcec <_sbrk_r>:
 800dcec:	b538      	push	{r3, r4, r5, lr}
 800dcee:	2300      	movs	r3, #0
 800dcf0:	4d05      	ldr	r5, [pc, #20]	@ (800dd08 <_sbrk_r+0x1c>)
 800dcf2:	4604      	mov	r4, r0
 800dcf4:	4608      	mov	r0, r1
 800dcf6:	602b      	str	r3, [r5, #0]
 800dcf8:	f7f8 fa70 	bl	80061dc <_sbrk>
 800dcfc:	1c43      	adds	r3, r0, #1
 800dcfe:	d102      	bne.n	800dd06 <_sbrk_r+0x1a>
 800dd00:	682b      	ldr	r3, [r5, #0]
 800dd02:	b103      	cbz	r3, 800dd06 <_sbrk_r+0x1a>
 800dd04:	6023      	str	r3, [r4, #0]
 800dd06:	bd38      	pop	{r3, r4, r5, pc}
 800dd08:	200007ac 	.word	0x200007ac

0800dd0c <nan>:
 800dd0c:	2000      	movs	r0, #0
 800dd0e:	4901      	ldr	r1, [pc, #4]	@ (800dd14 <nan+0x8>)
 800dd10:	4770      	bx	lr
 800dd12:	bf00      	nop
 800dd14:	7ff80000 	.word	0x7ff80000

0800dd18 <__assert_func>:
 800dd18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd1a:	4614      	mov	r4, r2
 800dd1c:	461a      	mov	r2, r3
 800dd1e:	4b09      	ldr	r3, [pc, #36]	@ (800dd44 <__assert_func+0x2c>)
 800dd20:	4605      	mov	r5, r0
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	68d8      	ldr	r0, [r3, #12]
 800dd26:	b14c      	cbz	r4, 800dd3c <__assert_func+0x24>
 800dd28:	4b07      	ldr	r3, [pc, #28]	@ (800dd48 <__assert_func+0x30>)
 800dd2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd2e:	9100      	str	r1, [sp, #0]
 800dd30:	462b      	mov	r3, r5
 800dd32:	4906      	ldr	r1, [pc, #24]	@ (800dd4c <__assert_func+0x34>)
 800dd34:	f000 fba8 	bl	800e488 <fiprintf>
 800dd38:	f000 fbb8 	bl	800e4ac <abort>
 800dd3c:	4b04      	ldr	r3, [pc, #16]	@ (800dd50 <__assert_func+0x38>)
 800dd3e:	461c      	mov	r4, r3
 800dd40:	e7f3      	b.n	800dd2a <__assert_func+0x12>
 800dd42:	bf00      	nop
 800dd44:	200000cc 	.word	0x200000cc
 800dd48:	080102fc 	.word	0x080102fc
 800dd4c:	08010309 	.word	0x08010309
 800dd50:	08010337 	.word	0x08010337

0800dd54 <_calloc_r>:
 800dd54:	b570      	push	{r4, r5, r6, lr}
 800dd56:	fba1 5402 	umull	r5, r4, r1, r2
 800dd5a:	b934      	cbnz	r4, 800dd6a <_calloc_r+0x16>
 800dd5c:	4629      	mov	r1, r5
 800dd5e:	f7fe f9f1 	bl	800c144 <_malloc_r>
 800dd62:	4606      	mov	r6, r0
 800dd64:	b928      	cbnz	r0, 800dd72 <_calloc_r+0x1e>
 800dd66:	4630      	mov	r0, r6
 800dd68:	bd70      	pop	{r4, r5, r6, pc}
 800dd6a:	220c      	movs	r2, #12
 800dd6c:	2600      	movs	r6, #0
 800dd6e:	6002      	str	r2, [r0, #0]
 800dd70:	e7f9      	b.n	800dd66 <_calloc_r+0x12>
 800dd72:	462a      	mov	r2, r5
 800dd74:	4621      	mov	r1, r4
 800dd76:	f7fd fa76 	bl	800b266 <memset>
 800dd7a:	e7f4      	b.n	800dd66 <_calloc_r+0x12>

0800dd7c <rshift>:
 800dd7c:	6903      	ldr	r3, [r0, #16]
 800dd7e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd82:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dd86:	f100 0414 	add.w	r4, r0, #20
 800dd8a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dd8e:	dd46      	ble.n	800de1e <rshift+0xa2>
 800dd90:	f011 011f 	ands.w	r1, r1, #31
 800dd94:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dd98:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dd9c:	d10c      	bne.n	800ddb8 <rshift+0x3c>
 800dd9e:	4629      	mov	r1, r5
 800dda0:	f100 0710 	add.w	r7, r0, #16
 800dda4:	42b1      	cmp	r1, r6
 800dda6:	d335      	bcc.n	800de14 <rshift+0x98>
 800dda8:	1a9b      	subs	r3, r3, r2
 800ddaa:	009b      	lsls	r3, r3, #2
 800ddac:	1eea      	subs	r2, r5, #3
 800ddae:	4296      	cmp	r6, r2
 800ddb0:	bf38      	it	cc
 800ddb2:	2300      	movcc	r3, #0
 800ddb4:	4423      	add	r3, r4
 800ddb6:	e015      	b.n	800dde4 <rshift+0x68>
 800ddb8:	46a1      	mov	r9, r4
 800ddba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ddbe:	f1c1 0820 	rsb	r8, r1, #32
 800ddc2:	40cf      	lsrs	r7, r1
 800ddc4:	f105 0e04 	add.w	lr, r5, #4
 800ddc8:	4576      	cmp	r6, lr
 800ddca:	46f4      	mov	ip, lr
 800ddcc:	d816      	bhi.n	800ddfc <rshift+0x80>
 800ddce:	1a9a      	subs	r2, r3, r2
 800ddd0:	0092      	lsls	r2, r2, #2
 800ddd2:	3a04      	subs	r2, #4
 800ddd4:	3501      	adds	r5, #1
 800ddd6:	42ae      	cmp	r6, r5
 800ddd8:	bf38      	it	cc
 800ddda:	2200      	movcc	r2, #0
 800dddc:	18a3      	adds	r3, r4, r2
 800ddde:	50a7      	str	r7, [r4, r2]
 800dde0:	b107      	cbz	r7, 800dde4 <rshift+0x68>
 800dde2:	3304      	adds	r3, #4
 800dde4:	42a3      	cmp	r3, r4
 800dde6:	eba3 0204 	sub.w	r2, r3, r4
 800ddea:	bf08      	it	eq
 800ddec:	2300      	moveq	r3, #0
 800ddee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ddf2:	6102      	str	r2, [r0, #16]
 800ddf4:	bf08      	it	eq
 800ddf6:	6143      	streq	r3, [r0, #20]
 800ddf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddfc:	f8dc c000 	ldr.w	ip, [ip]
 800de00:	fa0c fc08 	lsl.w	ip, ip, r8
 800de04:	ea4c 0707 	orr.w	r7, ip, r7
 800de08:	f849 7b04 	str.w	r7, [r9], #4
 800de0c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800de10:	40cf      	lsrs	r7, r1
 800de12:	e7d9      	b.n	800ddc8 <rshift+0x4c>
 800de14:	f851 cb04 	ldr.w	ip, [r1], #4
 800de18:	f847 cf04 	str.w	ip, [r7, #4]!
 800de1c:	e7c2      	b.n	800dda4 <rshift+0x28>
 800de1e:	4623      	mov	r3, r4
 800de20:	e7e0      	b.n	800dde4 <rshift+0x68>

0800de22 <__hexdig_fun>:
 800de22:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800de26:	2b09      	cmp	r3, #9
 800de28:	d802      	bhi.n	800de30 <__hexdig_fun+0xe>
 800de2a:	3820      	subs	r0, #32
 800de2c:	b2c0      	uxtb	r0, r0
 800de2e:	4770      	bx	lr
 800de30:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800de34:	2b05      	cmp	r3, #5
 800de36:	d801      	bhi.n	800de3c <__hexdig_fun+0x1a>
 800de38:	3847      	subs	r0, #71	@ 0x47
 800de3a:	e7f7      	b.n	800de2c <__hexdig_fun+0xa>
 800de3c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800de40:	2b05      	cmp	r3, #5
 800de42:	d801      	bhi.n	800de48 <__hexdig_fun+0x26>
 800de44:	3827      	subs	r0, #39	@ 0x27
 800de46:	e7f1      	b.n	800de2c <__hexdig_fun+0xa>
 800de48:	2000      	movs	r0, #0
 800de4a:	4770      	bx	lr

0800de4c <__gethex>:
 800de4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de50:	468a      	mov	sl, r1
 800de52:	4690      	mov	r8, r2
 800de54:	b085      	sub	sp, #20
 800de56:	9302      	str	r3, [sp, #8]
 800de58:	680b      	ldr	r3, [r1, #0]
 800de5a:	9001      	str	r0, [sp, #4]
 800de5c:	1c9c      	adds	r4, r3, #2
 800de5e:	46a1      	mov	r9, r4
 800de60:	f814 0b01 	ldrb.w	r0, [r4], #1
 800de64:	2830      	cmp	r0, #48	@ 0x30
 800de66:	d0fa      	beq.n	800de5e <__gethex+0x12>
 800de68:	eba9 0303 	sub.w	r3, r9, r3
 800de6c:	f1a3 0b02 	sub.w	fp, r3, #2
 800de70:	f7ff ffd7 	bl	800de22 <__hexdig_fun>
 800de74:	4605      	mov	r5, r0
 800de76:	2800      	cmp	r0, #0
 800de78:	d168      	bne.n	800df4c <__gethex+0x100>
 800de7a:	2201      	movs	r2, #1
 800de7c:	4648      	mov	r0, r9
 800de7e:	499f      	ldr	r1, [pc, #636]	@ (800e0fc <__gethex+0x2b0>)
 800de80:	f7ff ff22 	bl	800dcc8 <strncmp>
 800de84:	4607      	mov	r7, r0
 800de86:	2800      	cmp	r0, #0
 800de88:	d167      	bne.n	800df5a <__gethex+0x10e>
 800de8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800de8e:	4626      	mov	r6, r4
 800de90:	f7ff ffc7 	bl	800de22 <__hexdig_fun>
 800de94:	2800      	cmp	r0, #0
 800de96:	d062      	beq.n	800df5e <__gethex+0x112>
 800de98:	4623      	mov	r3, r4
 800de9a:	7818      	ldrb	r0, [r3, #0]
 800de9c:	4699      	mov	r9, r3
 800de9e:	2830      	cmp	r0, #48	@ 0x30
 800dea0:	f103 0301 	add.w	r3, r3, #1
 800dea4:	d0f9      	beq.n	800de9a <__gethex+0x4e>
 800dea6:	f7ff ffbc 	bl	800de22 <__hexdig_fun>
 800deaa:	fab0 f580 	clz	r5, r0
 800deae:	f04f 0b01 	mov.w	fp, #1
 800deb2:	096d      	lsrs	r5, r5, #5
 800deb4:	464a      	mov	r2, r9
 800deb6:	4616      	mov	r6, r2
 800deb8:	7830      	ldrb	r0, [r6, #0]
 800deba:	3201      	adds	r2, #1
 800debc:	f7ff ffb1 	bl	800de22 <__hexdig_fun>
 800dec0:	2800      	cmp	r0, #0
 800dec2:	d1f8      	bne.n	800deb6 <__gethex+0x6a>
 800dec4:	2201      	movs	r2, #1
 800dec6:	4630      	mov	r0, r6
 800dec8:	498c      	ldr	r1, [pc, #560]	@ (800e0fc <__gethex+0x2b0>)
 800deca:	f7ff fefd 	bl	800dcc8 <strncmp>
 800dece:	2800      	cmp	r0, #0
 800ded0:	d13f      	bne.n	800df52 <__gethex+0x106>
 800ded2:	b944      	cbnz	r4, 800dee6 <__gethex+0x9a>
 800ded4:	1c74      	adds	r4, r6, #1
 800ded6:	4622      	mov	r2, r4
 800ded8:	4616      	mov	r6, r2
 800deda:	7830      	ldrb	r0, [r6, #0]
 800dedc:	3201      	adds	r2, #1
 800dede:	f7ff ffa0 	bl	800de22 <__hexdig_fun>
 800dee2:	2800      	cmp	r0, #0
 800dee4:	d1f8      	bne.n	800ded8 <__gethex+0x8c>
 800dee6:	1ba4      	subs	r4, r4, r6
 800dee8:	00a7      	lsls	r7, r4, #2
 800deea:	7833      	ldrb	r3, [r6, #0]
 800deec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800def0:	2b50      	cmp	r3, #80	@ 0x50
 800def2:	d13e      	bne.n	800df72 <__gethex+0x126>
 800def4:	7873      	ldrb	r3, [r6, #1]
 800def6:	2b2b      	cmp	r3, #43	@ 0x2b
 800def8:	d033      	beq.n	800df62 <__gethex+0x116>
 800defa:	2b2d      	cmp	r3, #45	@ 0x2d
 800defc:	d034      	beq.n	800df68 <__gethex+0x11c>
 800defe:	2400      	movs	r4, #0
 800df00:	1c71      	adds	r1, r6, #1
 800df02:	7808      	ldrb	r0, [r1, #0]
 800df04:	f7ff ff8d 	bl	800de22 <__hexdig_fun>
 800df08:	1e43      	subs	r3, r0, #1
 800df0a:	b2db      	uxtb	r3, r3
 800df0c:	2b18      	cmp	r3, #24
 800df0e:	d830      	bhi.n	800df72 <__gethex+0x126>
 800df10:	f1a0 0210 	sub.w	r2, r0, #16
 800df14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800df18:	f7ff ff83 	bl	800de22 <__hexdig_fun>
 800df1c:	f100 3cff 	add.w	ip, r0, #4294967295
 800df20:	fa5f fc8c 	uxtb.w	ip, ip
 800df24:	f1bc 0f18 	cmp.w	ip, #24
 800df28:	f04f 030a 	mov.w	r3, #10
 800df2c:	d91e      	bls.n	800df6c <__gethex+0x120>
 800df2e:	b104      	cbz	r4, 800df32 <__gethex+0xe6>
 800df30:	4252      	negs	r2, r2
 800df32:	4417      	add	r7, r2
 800df34:	f8ca 1000 	str.w	r1, [sl]
 800df38:	b1ed      	cbz	r5, 800df76 <__gethex+0x12a>
 800df3a:	f1bb 0f00 	cmp.w	fp, #0
 800df3e:	bf0c      	ite	eq
 800df40:	2506      	moveq	r5, #6
 800df42:	2500      	movne	r5, #0
 800df44:	4628      	mov	r0, r5
 800df46:	b005      	add	sp, #20
 800df48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df4c:	2500      	movs	r5, #0
 800df4e:	462c      	mov	r4, r5
 800df50:	e7b0      	b.n	800deb4 <__gethex+0x68>
 800df52:	2c00      	cmp	r4, #0
 800df54:	d1c7      	bne.n	800dee6 <__gethex+0x9a>
 800df56:	4627      	mov	r7, r4
 800df58:	e7c7      	b.n	800deea <__gethex+0x9e>
 800df5a:	464e      	mov	r6, r9
 800df5c:	462f      	mov	r7, r5
 800df5e:	2501      	movs	r5, #1
 800df60:	e7c3      	b.n	800deea <__gethex+0x9e>
 800df62:	2400      	movs	r4, #0
 800df64:	1cb1      	adds	r1, r6, #2
 800df66:	e7cc      	b.n	800df02 <__gethex+0xb6>
 800df68:	2401      	movs	r4, #1
 800df6a:	e7fb      	b.n	800df64 <__gethex+0x118>
 800df6c:	fb03 0002 	mla	r0, r3, r2, r0
 800df70:	e7ce      	b.n	800df10 <__gethex+0xc4>
 800df72:	4631      	mov	r1, r6
 800df74:	e7de      	b.n	800df34 <__gethex+0xe8>
 800df76:	4629      	mov	r1, r5
 800df78:	eba6 0309 	sub.w	r3, r6, r9
 800df7c:	3b01      	subs	r3, #1
 800df7e:	2b07      	cmp	r3, #7
 800df80:	dc0a      	bgt.n	800df98 <__gethex+0x14c>
 800df82:	9801      	ldr	r0, [sp, #4]
 800df84:	f7fe f96a 	bl	800c25c <_Balloc>
 800df88:	4604      	mov	r4, r0
 800df8a:	b940      	cbnz	r0, 800df9e <__gethex+0x152>
 800df8c:	4602      	mov	r2, r0
 800df8e:	21e4      	movs	r1, #228	@ 0xe4
 800df90:	4b5b      	ldr	r3, [pc, #364]	@ (800e100 <__gethex+0x2b4>)
 800df92:	485c      	ldr	r0, [pc, #368]	@ (800e104 <__gethex+0x2b8>)
 800df94:	f7ff fec0 	bl	800dd18 <__assert_func>
 800df98:	3101      	adds	r1, #1
 800df9a:	105b      	asrs	r3, r3, #1
 800df9c:	e7ef      	b.n	800df7e <__gethex+0x132>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	f100 0a14 	add.w	sl, r0, #20
 800dfa4:	4655      	mov	r5, sl
 800dfa6:	469b      	mov	fp, r3
 800dfa8:	45b1      	cmp	r9, r6
 800dfaa:	d337      	bcc.n	800e01c <__gethex+0x1d0>
 800dfac:	f845 bb04 	str.w	fp, [r5], #4
 800dfb0:	eba5 050a 	sub.w	r5, r5, sl
 800dfb4:	10ad      	asrs	r5, r5, #2
 800dfb6:	6125      	str	r5, [r4, #16]
 800dfb8:	4658      	mov	r0, fp
 800dfba:	f7fe fa41 	bl	800c440 <__hi0bits>
 800dfbe:	016d      	lsls	r5, r5, #5
 800dfc0:	f8d8 6000 	ldr.w	r6, [r8]
 800dfc4:	1a2d      	subs	r5, r5, r0
 800dfc6:	42b5      	cmp	r5, r6
 800dfc8:	dd54      	ble.n	800e074 <__gethex+0x228>
 800dfca:	1bad      	subs	r5, r5, r6
 800dfcc:	4629      	mov	r1, r5
 800dfce:	4620      	mov	r0, r4
 800dfd0:	f7fe fdc3 	bl	800cb5a <__any_on>
 800dfd4:	4681      	mov	r9, r0
 800dfd6:	b178      	cbz	r0, 800dff8 <__gethex+0x1ac>
 800dfd8:	f04f 0901 	mov.w	r9, #1
 800dfdc:	1e6b      	subs	r3, r5, #1
 800dfde:	1159      	asrs	r1, r3, #5
 800dfe0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dfe4:	f003 021f 	and.w	r2, r3, #31
 800dfe8:	fa09 f202 	lsl.w	r2, r9, r2
 800dfec:	420a      	tst	r2, r1
 800dfee:	d003      	beq.n	800dff8 <__gethex+0x1ac>
 800dff0:	454b      	cmp	r3, r9
 800dff2:	dc36      	bgt.n	800e062 <__gethex+0x216>
 800dff4:	f04f 0902 	mov.w	r9, #2
 800dff8:	4629      	mov	r1, r5
 800dffa:	4620      	mov	r0, r4
 800dffc:	f7ff febe 	bl	800dd7c <rshift>
 800e000:	442f      	add	r7, r5
 800e002:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e006:	42bb      	cmp	r3, r7
 800e008:	da42      	bge.n	800e090 <__gethex+0x244>
 800e00a:	4621      	mov	r1, r4
 800e00c:	9801      	ldr	r0, [sp, #4]
 800e00e:	f7fe f965 	bl	800c2dc <_Bfree>
 800e012:	2300      	movs	r3, #0
 800e014:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e016:	25a3      	movs	r5, #163	@ 0xa3
 800e018:	6013      	str	r3, [r2, #0]
 800e01a:	e793      	b.n	800df44 <__gethex+0xf8>
 800e01c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e020:	2a2e      	cmp	r2, #46	@ 0x2e
 800e022:	d012      	beq.n	800e04a <__gethex+0x1fe>
 800e024:	2b20      	cmp	r3, #32
 800e026:	d104      	bne.n	800e032 <__gethex+0x1e6>
 800e028:	f845 bb04 	str.w	fp, [r5], #4
 800e02c:	f04f 0b00 	mov.w	fp, #0
 800e030:	465b      	mov	r3, fp
 800e032:	7830      	ldrb	r0, [r6, #0]
 800e034:	9303      	str	r3, [sp, #12]
 800e036:	f7ff fef4 	bl	800de22 <__hexdig_fun>
 800e03a:	9b03      	ldr	r3, [sp, #12]
 800e03c:	f000 000f 	and.w	r0, r0, #15
 800e040:	4098      	lsls	r0, r3
 800e042:	ea4b 0b00 	orr.w	fp, fp, r0
 800e046:	3304      	adds	r3, #4
 800e048:	e7ae      	b.n	800dfa8 <__gethex+0x15c>
 800e04a:	45b1      	cmp	r9, r6
 800e04c:	d8ea      	bhi.n	800e024 <__gethex+0x1d8>
 800e04e:	2201      	movs	r2, #1
 800e050:	4630      	mov	r0, r6
 800e052:	492a      	ldr	r1, [pc, #168]	@ (800e0fc <__gethex+0x2b0>)
 800e054:	9303      	str	r3, [sp, #12]
 800e056:	f7ff fe37 	bl	800dcc8 <strncmp>
 800e05a:	9b03      	ldr	r3, [sp, #12]
 800e05c:	2800      	cmp	r0, #0
 800e05e:	d1e1      	bne.n	800e024 <__gethex+0x1d8>
 800e060:	e7a2      	b.n	800dfa8 <__gethex+0x15c>
 800e062:	4620      	mov	r0, r4
 800e064:	1ea9      	subs	r1, r5, #2
 800e066:	f7fe fd78 	bl	800cb5a <__any_on>
 800e06a:	2800      	cmp	r0, #0
 800e06c:	d0c2      	beq.n	800dff4 <__gethex+0x1a8>
 800e06e:	f04f 0903 	mov.w	r9, #3
 800e072:	e7c1      	b.n	800dff8 <__gethex+0x1ac>
 800e074:	da09      	bge.n	800e08a <__gethex+0x23e>
 800e076:	1b75      	subs	r5, r6, r5
 800e078:	4621      	mov	r1, r4
 800e07a:	462a      	mov	r2, r5
 800e07c:	9801      	ldr	r0, [sp, #4]
 800e07e:	f7fe fb3d 	bl	800c6fc <__lshift>
 800e082:	4604      	mov	r4, r0
 800e084:	1b7f      	subs	r7, r7, r5
 800e086:	f100 0a14 	add.w	sl, r0, #20
 800e08a:	f04f 0900 	mov.w	r9, #0
 800e08e:	e7b8      	b.n	800e002 <__gethex+0x1b6>
 800e090:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e094:	42bd      	cmp	r5, r7
 800e096:	dd6f      	ble.n	800e178 <__gethex+0x32c>
 800e098:	1bed      	subs	r5, r5, r7
 800e09a:	42ae      	cmp	r6, r5
 800e09c:	dc34      	bgt.n	800e108 <__gethex+0x2bc>
 800e09e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0a2:	2b02      	cmp	r3, #2
 800e0a4:	d022      	beq.n	800e0ec <__gethex+0x2a0>
 800e0a6:	2b03      	cmp	r3, #3
 800e0a8:	d024      	beq.n	800e0f4 <__gethex+0x2a8>
 800e0aa:	2b01      	cmp	r3, #1
 800e0ac:	d115      	bne.n	800e0da <__gethex+0x28e>
 800e0ae:	42ae      	cmp	r6, r5
 800e0b0:	d113      	bne.n	800e0da <__gethex+0x28e>
 800e0b2:	2e01      	cmp	r6, #1
 800e0b4:	d10b      	bne.n	800e0ce <__gethex+0x282>
 800e0b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e0ba:	9a02      	ldr	r2, [sp, #8]
 800e0bc:	2562      	movs	r5, #98	@ 0x62
 800e0be:	6013      	str	r3, [r2, #0]
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	6123      	str	r3, [r4, #16]
 800e0c4:	f8ca 3000 	str.w	r3, [sl]
 800e0c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0ca:	601c      	str	r4, [r3, #0]
 800e0cc:	e73a      	b.n	800df44 <__gethex+0xf8>
 800e0ce:	4620      	mov	r0, r4
 800e0d0:	1e71      	subs	r1, r6, #1
 800e0d2:	f7fe fd42 	bl	800cb5a <__any_on>
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	d1ed      	bne.n	800e0b6 <__gethex+0x26a>
 800e0da:	4621      	mov	r1, r4
 800e0dc:	9801      	ldr	r0, [sp, #4]
 800e0de:	f7fe f8fd 	bl	800c2dc <_Bfree>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e0e6:	2550      	movs	r5, #80	@ 0x50
 800e0e8:	6013      	str	r3, [r2, #0]
 800e0ea:	e72b      	b.n	800df44 <__gethex+0xf8>
 800e0ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d1f3      	bne.n	800e0da <__gethex+0x28e>
 800e0f2:	e7e0      	b.n	800e0b6 <__gethex+0x26a>
 800e0f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d1dd      	bne.n	800e0b6 <__gethex+0x26a>
 800e0fa:	e7ee      	b.n	800e0da <__gethex+0x28e>
 800e0fc:	080102e1 	.word	0x080102e1
 800e100:	08010277 	.word	0x08010277
 800e104:	08010338 	.word	0x08010338
 800e108:	1e6f      	subs	r7, r5, #1
 800e10a:	f1b9 0f00 	cmp.w	r9, #0
 800e10e:	d130      	bne.n	800e172 <__gethex+0x326>
 800e110:	b127      	cbz	r7, 800e11c <__gethex+0x2d0>
 800e112:	4639      	mov	r1, r7
 800e114:	4620      	mov	r0, r4
 800e116:	f7fe fd20 	bl	800cb5a <__any_on>
 800e11a:	4681      	mov	r9, r0
 800e11c:	2301      	movs	r3, #1
 800e11e:	4629      	mov	r1, r5
 800e120:	1b76      	subs	r6, r6, r5
 800e122:	2502      	movs	r5, #2
 800e124:	117a      	asrs	r2, r7, #5
 800e126:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e12a:	f007 071f 	and.w	r7, r7, #31
 800e12e:	40bb      	lsls	r3, r7
 800e130:	4213      	tst	r3, r2
 800e132:	4620      	mov	r0, r4
 800e134:	bf18      	it	ne
 800e136:	f049 0902 	orrne.w	r9, r9, #2
 800e13a:	f7ff fe1f 	bl	800dd7c <rshift>
 800e13e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e142:	f1b9 0f00 	cmp.w	r9, #0
 800e146:	d047      	beq.n	800e1d8 <__gethex+0x38c>
 800e148:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e14c:	2b02      	cmp	r3, #2
 800e14e:	d015      	beq.n	800e17c <__gethex+0x330>
 800e150:	2b03      	cmp	r3, #3
 800e152:	d017      	beq.n	800e184 <__gethex+0x338>
 800e154:	2b01      	cmp	r3, #1
 800e156:	d109      	bne.n	800e16c <__gethex+0x320>
 800e158:	f019 0f02 	tst.w	r9, #2
 800e15c:	d006      	beq.n	800e16c <__gethex+0x320>
 800e15e:	f8da 3000 	ldr.w	r3, [sl]
 800e162:	ea49 0903 	orr.w	r9, r9, r3
 800e166:	f019 0f01 	tst.w	r9, #1
 800e16a:	d10e      	bne.n	800e18a <__gethex+0x33e>
 800e16c:	f045 0510 	orr.w	r5, r5, #16
 800e170:	e032      	b.n	800e1d8 <__gethex+0x38c>
 800e172:	f04f 0901 	mov.w	r9, #1
 800e176:	e7d1      	b.n	800e11c <__gethex+0x2d0>
 800e178:	2501      	movs	r5, #1
 800e17a:	e7e2      	b.n	800e142 <__gethex+0x2f6>
 800e17c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e17e:	f1c3 0301 	rsb	r3, r3, #1
 800e182:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e186:	2b00      	cmp	r3, #0
 800e188:	d0f0      	beq.n	800e16c <__gethex+0x320>
 800e18a:	f04f 0c00 	mov.w	ip, #0
 800e18e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e192:	f104 0314 	add.w	r3, r4, #20
 800e196:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e19a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e19e:	4618      	mov	r0, r3
 800e1a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e1a8:	d01b      	beq.n	800e1e2 <__gethex+0x396>
 800e1aa:	3201      	adds	r2, #1
 800e1ac:	6002      	str	r2, [r0, #0]
 800e1ae:	2d02      	cmp	r5, #2
 800e1b0:	f104 0314 	add.w	r3, r4, #20
 800e1b4:	d13c      	bne.n	800e230 <__gethex+0x3e4>
 800e1b6:	f8d8 2000 	ldr.w	r2, [r8]
 800e1ba:	3a01      	subs	r2, #1
 800e1bc:	42b2      	cmp	r2, r6
 800e1be:	d109      	bne.n	800e1d4 <__gethex+0x388>
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	1171      	asrs	r1, r6, #5
 800e1c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e1c8:	f006 061f 	and.w	r6, r6, #31
 800e1cc:	fa02 f606 	lsl.w	r6, r2, r6
 800e1d0:	421e      	tst	r6, r3
 800e1d2:	d13a      	bne.n	800e24a <__gethex+0x3fe>
 800e1d4:	f045 0520 	orr.w	r5, r5, #32
 800e1d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1da:	601c      	str	r4, [r3, #0]
 800e1dc:	9b02      	ldr	r3, [sp, #8]
 800e1de:	601f      	str	r7, [r3, #0]
 800e1e0:	e6b0      	b.n	800df44 <__gethex+0xf8>
 800e1e2:	4299      	cmp	r1, r3
 800e1e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e1e8:	d8d9      	bhi.n	800e19e <__gethex+0x352>
 800e1ea:	68a3      	ldr	r3, [r4, #8]
 800e1ec:	459b      	cmp	fp, r3
 800e1ee:	db17      	blt.n	800e220 <__gethex+0x3d4>
 800e1f0:	6861      	ldr	r1, [r4, #4]
 800e1f2:	9801      	ldr	r0, [sp, #4]
 800e1f4:	3101      	adds	r1, #1
 800e1f6:	f7fe f831 	bl	800c25c <_Balloc>
 800e1fa:	4681      	mov	r9, r0
 800e1fc:	b918      	cbnz	r0, 800e206 <__gethex+0x3ba>
 800e1fe:	4602      	mov	r2, r0
 800e200:	2184      	movs	r1, #132	@ 0x84
 800e202:	4b19      	ldr	r3, [pc, #100]	@ (800e268 <__gethex+0x41c>)
 800e204:	e6c5      	b.n	800df92 <__gethex+0x146>
 800e206:	6922      	ldr	r2, [r4, #16]
 800e208:	f104 010c 	add.w	r1, r4, #12
 800e20c:	3202      	adds	r2, #2
 800e20e:	0092      	lsls	r2, r2, #2
 800e210:	300c      	adds	r0, #12
 800e212:	f7fd f8b6 	bl	800b382 <memcpy>
 800e216:	4621      	mov	r1, r4
 800e218:	9801      	ldr	r0, [sp, #4]
 800e21a:	f7fe f85f 	bl	800c2dc <_Bfree>
 800e21e:	464c      	mov	r4, r9
 800e220:	6923      	ldr	r3, [r4, #16]
 800e222:	1c5a      	adds	r2, r3, #1
 800e224:	6122      	str	r2, [r4, #16]
 800e226:	2201      	movs	r2, #1
 800e228:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e22c:	615a      	str	r2, [r3, #20]
 800e22e:	e7be      	b.n	800e1ae <__gethex+0x362>
 800e230:	6922      	ldr	r2, [r4, #16]
 800e232:	455a      	cmp	r2, fp
 800e234:	dd0b      	ble.n	800e24e <__gethex+0x402>
 800e236:	2101      	movs	r1, #1
 800e238:	4620      	mov	r0, r4
 800e23a:	f7ff fd9f 	bl	800dd7c <rshift>
 800e23e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e242:	3701      	adds	r7, #1
 800e244:	42bb      	cmp	r3, r7
 800e246:	f6ff aee0 	blt.w	800e00a <__gethex+0x1be>
 800e24a:	2501      	movs	r5, #1
 800e24c:	e7c2      	b.n	800e1d4 <__gethex+0x388>
 800e24e:	f016 061f 	ands.w	r6, r6, #31
 800e252:	d0fa      	beq.n	800e24a <__gethex+0x3fe>
 800e254:	4453      	add	r3, sl
 800e256:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e25a:	f7fe f8f1 	bl	800c440 <__hi0bits>
 800e25e:	f1c6 0620 	rsb	r6, r6, #32
 800e262:	42b0      	cmp	r0, r6
 800e264:	dbe7      	blt.n	800e236 <__gethex+0x3ea>
 800e266:	e7f0      	b.n	800e24a <__gethex+0x3fe>
 800e268:	08010277 	.word	0x08010277

0800e26c <L_shift>:
 800e26c:	f1c2 0208 	rsb	r2, r2, #8
 800e270:	0092      	lsls	r2, r2, #2
 800e272:	b570      	push	{r4, r5, r6, lr}
 800e274:	f1c2 0620 	rsb	r6, r2, #32
 800e278:	6843      	ldr	r3, [r0, #4]
 800e27a:	6804      	ldr	r4, [r0, #0]
 800e27c:	fa03 f506 	lsl.w	r5, r3, r6
 800e280:	432c      	orrs	r4, r5
 800e282:	40d3      	lsrs	r3, r2
 800e284:	6004      	str	r4, [r0, #0]
 800e286:	f840 3f04 	str.w	r3, [r0, #4]!
 800e28a:	4288      	cmp	r0, r1
 800e28c:	d3f4      	bcc.n	800e278 <L_shift+0xc>
 800e28e:	bd70      	pop	{r4, r5, r6, pc}

0800e290 <__match>:
 800e290:	b530      	push	{r4, r5, lr}
 800e292:	6803      	ldr	r3, [r0, #0]
 800e294:	3301      	adds	r3, #1
 800e296:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e29a:	b914      	cbnz	r4, 800e2a2 <__match+0x12>
 800e29c:	6003      	str	r3, [r0, #0]
 800e29e:	2001      	movs	r0, #1
 800e2a0:	bd30      	pop	{r4, r5, pc}
 800e2a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e2aa:	2d19      	cmp	r5, #25
 800e2ac:	bf98      	it	ls
 800e2ae:	3220      	addls	r2, #32
 800e2b0:	42a2      	cmp	r2, r4
 800e2b2:	d0f0      	beq.n	800e296 <__match+0x6>
 800e2b4:	2000      	movs	r0, #0
 800e2b6:	e7f3      	b.n	800e2a0 <__match+0x10>

0800e2b8 <__hexnan>:
 800e2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2bc:	2500      	movs	r5, #0
 800e2be:	680b      	ldr	r3, [r1, #0]
 800e2c0:	4682      	mov	sl, r0
 800e2c2:	115e      	asrs	r6, r3, #5
 800e2c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e2c8:	f013 031f 	ands.w	r3, r3, #31
 800e2cc:	bf18      	it	ne
 800e2ce:	3604      	addne	r6, #4
 800e2d0:	1f37      	subs	r7, r6, #4
 800e2d2:	4690      	mov	r8, r2
 800e2d4:	46b9      	mov	r9, r7
 800e2d6:	463c      	mov	r4, r7
 800e2d8:	46ab      	mov	fp, r5
 800e2da:	b087      	sub	sp, #28
 800e2dc:	6801      	ldr	r1, [r0, #0]
 800e2de:	9301      	str	r3, [sp, #4]
 800e2e0:	f846 5c04 	str.w	r5, [r6, #-4]
 800e2e4:	9502      	str	r5, [sp, #8]
 800e2e6:	784a      	ldrb	r2, [r1, #1]
 800e2e8:	1c4b      	adds	r3, r1, #1
 800e2ea:	9303      	str	r3, [sp, #12]
 800e2ec:	b342      	cbz	r2, 800e340 <__hexnan+0x88>
 800e2ee:	4610      	mov	r0, r2
 800e2f0:	9105      	str	r1, [sp, #20]
 800e2f2:	9204      	str	r2, [sp, #16]
 800e2f4:	f7ff fd95 	bl	800de22 <__hexdig_fun>
 800e2f8:	2800      	cmp	r0, #0
 800e2fa:	d151      	bne.n	800e3a0 <__hexnan+0xe8>
 800e2fc:	9a04      	ldr	r2, [sp, #16]
 800e2fe:	9905      	ldr	r1, [sp, #20]
 800e300:	2a20      	cmp	r2, #32
 800e302:	d818      	bhi.n	800e336 <__hexnan+0x7e>
 800e304:	9b02      	ldr	r3, [sp, #8]
 800e306:	459b      	cmp	fp, r3
 800e308:	dd13      	ble.n	800e332 <__hexnan+0x7a>
 800e30a:	454c      	cmp	r4, r9
 800e30c:	d206      	bcs.n	800e31c <__hexnan+0x64>
 800e30e:	2d07      	cmp	r5, #7
 800e310:	dc04      	bgt.n	800e31c <__hexnan+0x64>
 800e312:	462a      	mov	r2, r5
 800e314:	4649      	mov	r1, r9
 800e316:	4620      	mov	r0, r4
 800e318:	f7ff ffa8 	bl	800e26c <L_shift>
 800e31c:	4544      	cmp	r4, r8
 800e31e:	d952      	bls.n	800e3c6 <__hexnan+0x10e>
 800e320:	2300      	movs	r3, #0
 800e322:	f1a4 0904 	sub.w	r9, r4, #4
 800e326:	f844 3c04 	str.w	r3, [r4, #-4]
 800e32a:	461d      	mov	r5, r3
 800e32c:	464c      	mov	r4, r9
 800e32e:	f8cd b008 	str.w	fp, [sp, #8]
 800e332:	9903      	ldr	r1, [sp, #12]
 800e334:	e7d7      	b.n	800e2e6 <__hexnan+0x2e>
 800e336:	2a29      	cmp	r2, #41	@ 0x29
 800e338:	d157      	bne.n	800e3ea <__hexnan+0x132>
 800e33a:	3102      	adds	r1, #2
 800e33c:	f8ca 1000 	str.w	r1, [sl]
 800e340:	f1bb 0f00 	cmp.w	fp, #0
 800e344:	d051      	beq.n	800e3ea <__hexnan+0x132>
 800e346:	454c      	cmp	r4, r9
 800e348:	d206      	bcs.n	800e358 <__hexnan+0xa0>
 800e34a:	2d07      	cmp	r5, #7
 800e34c:	dc04      	bgt.n	800e358 <__hexnan+0xa0>
 800e34e:	462a      	mov	r2, r5
 800e350:	4649      	mov	r1, r9
 800e352:	4620      	mov	r0, r4
 800e354:	f7ff ff8a 	bl	800e26c <L_shift>
 800e358:	4544      	cmp	r4, r8
 800e35a:	d936      	bls.n	800e3ca <__hexnan+0x112>
 800e35c:	4623      	mov	r3, r4
 800e35e:	f1a8 0204 	sub.w	r2, r8, #4
 800e362:	f853 1b04 	ldr.w	r1, [r3], #4
 800e366:	429f      	cmp	r7, r3
 800e368:	f842 1f04 	str.w	r1, [r2, #4]!
 800e36c:	d2f9      	bcs.n	800e362 <__hexnan+0xaa>
 800e36e:	1b3b      	subs	r3, r7, r4
 800e370:	f023 0303 	bic.w	r3, r3, #3
 800e374:	3304      	adds	r3, #4
 800e376:	3401      	adds	r4, #1
 800e378:	3e03      	subs	r6, #3
 800e37a:	42b4      	cmp	r4, r6
 800e37c:	bf88      	it	hi
 800e37e:	2304      	movhi	r3, #4
 800e380:	2200      	movs	r2, #0
 800e382:	4443      	add	r3, r8
 800e384:	f843 2b04 	str.w	r2, [r3], #4
 800e388:	429f      	cmp	r7, r3
 800e38a:	d2fb      	bcs.n	800e384 <__hexnan+0xcc>
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	b91b      	cbnz	r3, 800e398 <__hexnan+0xe0>
 800e390:	4547      	cmp	r7, r8
 800e392:	d128      	bne.n	800e3e6 <__hexnan+0x12e>
 800e394:	2301      	movs	r3, #1
 800e396:	603b      	str	r3, [r7, #0]
 800e398:	2005      	movs	r0, #5
 800e39a:	b007      	add	sp, #28
 800e39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3a0:	3501      	adds	r5, #1
 800e3a2:	2d08      	cmp	r5, #8
 800e3a4:	f10b 0b01 	add.w	fp, fp, #1
 800e3a8:	dd06      	ble.n	800e3b8 <__hexnan+0x100>
 800e3aa:	4544      	cmp	r4, r8
 800e3ac:	d9c1      	bls.n	800e332 <__hexnan+0x7a>
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	2501      	movs	r5, #1
 800e3b2:	f844 3c04 	str.w	r3, [r4, #-4]
 800e3b6:	3c04      	subs	r4, #4
 800e3b8:	6822      	ldr	r2, [r4, #0]
 800e3ba:	f000 000f 	and.w	r0, r0, #15
 800e3be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e3c2:	6020      	str	r0, [r4, #0]
 800e3c4:	e7b5      	b.n	800e332 <__hexnan+0x7a>
 800e3c6:	2508      	movs	r5, #8
 800e3c8:	e7b3      	b.n	800e332 <__hexnan+0x7a>
 800e3ca:	9b01      	ldr	r3, [sp, #4]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d0dd      	beq.n	800e38c <__hexnan+0xd4>
 800e3d0:	f04f 32ff 	mov.w	r2, #4294967295
 800e3d4:	f1c3 0320 	rsb	r3, r3, #32
 800e3d8:	40da      	lsrs	r2, r3
 800e3da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e3de:	4013      	ands	r3, r2
 800e3e0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e3e4:	e7d2      	b.n	800e38c <__hexnan+0xd4>
 800e3e6:	3f04      	subs	r7, #4
 800e3e8:	e7d0      	b.n	800e38c <__hexnan+0xd4>
 800e3ea:	2004      	movs	r0, #4
 800e3ec:	e7d5      	b.n	800e39a <__hexnan+0xe2>

0800e3ee <__ascii_mbtowc>:
 800e3ee:	b082      	sub	sp, #8
 800e3f0:	b901      	cbnz	r1, 800e3f4 <__ascii_mbtowc+0x6>
 800e3f2:	a901      	add	r1, sp, #4
 800e3f4:	b142      	cbz	r2, 800e408 <__ascii_mbtowc+0x1a>
 800e3f6:	b14b      	cbz	r3, 800e40c <__ascii_mbtowc+0x1e>
 800e3f8:	7813      	ldrb	r3, [r2, #0]
 800e3fa:	600b      	str	r3, [r1, #0]
 800e3fc:	7812      	ldrb	r2, [r2, #0]
 800e3fe:	1e10      	subs	r0, r2, #0
 800e400:	bf18      	it	ne
 800e402:	2001      	movne	r0, #1
 800e404:	b002      	add	sp, #8
 800e406:	4770      	bx	lr
 800e408:	4610      	mov	r0, r2
 800e40a:	e7fb      	b.n	800e404 <__ascii_mbtowc+0x16>
 800e40c:	f06f 0001 	mvn.w	r0, #1
 800e410:	e7f8      	b.n	800e404 <__ascii_mbtowc+0x16>

0800e412 <_realloc_r>:
 800e412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e416:	4607      	mov	r7, r0
 800e418:	4614      	mov	r4, r2
 800e41a:	460d      	mov	r5, r1
 800e41c:	b921      	cbnz	r1, 800e428 <_realloc_r+0x16>
 800e41e:	4611      	mov	r1, r2
 800e420:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e424:	f7fd be8e 	b.w	800c144 <_malloc_r>
 800e428:	b92a      	cbnz	r2, 800e436 <_realloc_r+0x24>
 800e42a:	f7fd fe19 	bl	800c060 <_free_r>
 800e42e:	4625      	mov	r5, r4
 800e430:	4628      	mov	r0, r5
 800e432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e436:	f000 f840 	bl	800e4ba <_malloc_usable_size_r>
 800e43a:	4284      	cmp	r4, r0
 800e43c:	4606      	mov	r6, r0
 800e43e:	d802      	bhi.n	800e446 <_realloc_r+0x34>
 800e440:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e444:	d8f4      	bhi.n	800e430 <_realloc_r+0x1e>
 800e446:	4621      	mov	r1, r4
 800e448:	4638      	mov	r0, r7
 800e44a:	f7fd fe7b 	bl	800c144 <_malloc_r>
 800e44e:	4680      	mov	r8, r0
 800e450:	b908      	cbnz	r0, 800e456 <_realloc_r+0x44>
 800e452:	4645      	mov	r5, r8
 800e454:	e7ec      	b.n	800e430 <_realloc_r+0x1e>
 800e456:	42b4      	cmp	r4, r6
 800e458:	4622      	mov	r2, r4
 800e45a:	4629      	mov	r1, r5
 800e45c:	bf28      	it	cs
 800e45e:	4632      	movcs	r2, r6
 800e460:	f7fc ff8f 	bl	800b382 <memcpy>
 800e464:	4629      	mov	r1, r5
 800e466:	4638      	mov	r0, r7
 800e468:	f7fd fdfa 	bl	800c060 <_free_r>
 800e46c:	e7f1      	b.n	800e452 <_realloc_r+0x40>

0800e46e <__ascii_wctomb>:
 800e46e:	4603      	mov	r3, r0
 800e470:	4608      	mov	r0, r1
 800e472:	b141      	cbz	r1, 800e486 <__ascii_wctomb+0x18>
 800e474:	2aff      	cmp	r2, #255	@ 0xff
 800e476:	d904      	bls.n	800e482 <__ascii_wctomb+0x14>
 800e478:	228a      	movs	r2, #138	@ 0x8a
 800e47a:	f04f 30ff 	mov.w	r0, #4294967295
 800e47e:	601a      	str	r2, [r3, #0]
 800e480:	4770      	bx	lr
 800e482:	2001      	movs	r0, #1
 800e484:	700a      	strb	r2, [r1, #0]
 800e486:	4770      	bx	lr

0800e488 <fiprintf>:
 800e488:	b40e      	push	{r1, r2, r3}
 800e48a:	b503      	push	{r0, r1, lr}
 800e48c:	4601      	mov	r1, r0
 800e48e:	ab03      	add	r3, sp, #12
 800e490:	4805      	ldr	r0, [pc, #20]	@ (800e4a8 <fiprintf+0x20>)
 800e492:	f853 2b04 	ldr.w	r2, [r3], #4
 800e496:	6800      	ldr	r0, [r0, #0]
 800e498:	9301      	str	r3, [sp, #4]
 800e49a:	f000 f83d 	bl	800e518 <_vfiprintf_r>
 800e49e:	b002      	add	sp, #8
 800e4a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4a4:	b003      	add	sp, #12
 800e4a6:	4770      	bx	lr
 800e4a8:	200000cc 	.word	0x200000cc

0800e4ac <abort>:
 800e4ac:	2006      	movs	r0, #6
 800e4ae:	b508      	push	{r3, lr}
 800e4b0:	f000 fa06 	bl	800e8c0 <raise>
 800e4b4:	2001      	movs	r0, #1
 800e4b6:	f7f7 fe1c 	bl	80060f2 <_exit>

0800e4ba <_malloc_usable_size_r>:
 800e4ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4be:	1f18      	subs	r0, r3, #4
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	bfbc      	itt	lt
 800e4c4:	580b      	ldrlt	r3, [r1, r0]
 800e4c6:	18c0      	addlt	r0, r0, r3
 800e4c8:	4770      	bx	lr

0800e4ca <__sfputc_r>:
 800e4ca:	6893      	ldr	r3, [r2, #8]
 800e4cc:	b410      	push	{r4}
 800e4ce:	3b01      	subs	r3, #1
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	6093      	str	r3, [r2, #8]
 800e4d4:	da07      	bge.n	800e4e6 <__sfputc_r+0x1c>
 800e4d6:	6994      	ldr	r4, [r2, #24]
 800e4d8:	42a3      	cmp	r3, r4
 800e4da:	db01      	blt.n	800e4e0 <__sfputc_r+0x16>
 800e4dc:	290a      	cmp	r1, #10
 800e4de:	d102      	bne.n	800e4e6 <__sfputc_r+0x1c>
 800e4e0:	bc10      	pop	{r4}
 800e4e2:	f000 b931 	b.w	800e748 <__swbuf_r>
 800e4e6:	6813      	ldr	r3, [r2, #0]
 800e4e8:	1c58      	adds	r0, r3, #1
 800e4ea:	6010      	str	r0, [r2, #0]
 800e4ec:	7019      	strb	r1, [r3, #0]
 800e4ee:	4608      	mov	r0, r1
 800e4f0:	bc10      	pop	{r4}
 800e4f2:	4770      	bx	lr

0800e4f4 <__sfputs_r>:
 800e4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f6:	4606      	mov	r6, r0
 800e4f8:	460f      	mov	r7, r1
 800e4fa:	4614      	mov	r4, r2
 800e4fc:	18d5      	adds	r5, r2, r3
 800e4fe:	42ac      	cmp	r4, r5
 800e500:	d101      	bne.n	800e506 <__sfputs_r+0x12>
 800e502:	2000      	movs	r0, #0
 800e504:	e007      	b.n	800e516 <__sfputs_r+0x22>
 800e506:	463a      	mov	r2, r7
 800e508:	4630      	mov	r0, r6
 800e50a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e50e:	f7ff ffdc 	bl	800e4ca <__sfputc_r>
 800e512:	1c43      	adds	r3, r0, #1
 800e514:	d1f3      	bne.n	800e4fe <__sfputs_r+0xa>
 800e516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e518 <_vfiprintf_r>:
 800e518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e51c:	460d      	mov	r5, r1
 800e51e:	4614      	mov	r4, r2
 800e520:	4698      	mov	r8, r3
 800e522:	4606      	mov	r6, r0
 800e524:	b09d      	sub	sp, #116	@ 0x74
 800e526:	b118      	cbz	r0, 800e530 <_vfiprintf_r+0x18>
 800e528:	6a03      	ldr	r3, [r0, #32]
 800e52a:	b90b      	cbnz	r3, 800e530 <_vfiprintf_r+0x18>
 800e52c:	f7fc fdf0 	bl	800b110 <__sinit>
 800e530:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e532:	07d9      	lsls	r1, r3, #31
 800e534:	d405      	bmi.n	800e542 <_vfiprintf_r+0x2a>
 800e536:	89ab      	ldrh	r3, [r5, #12]
 800e538:	059a      	lsls	r2, r3, #22
 800e53a:	d402      	bmi.n	800e542 <_vfiprintf_r+0x2a>
 800e53c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e53e:	f7fc ff10 	bl	800b362 <__retarget_lock_acquire_recursive>
 800e542:	89ab      	ldrh	r3, [r5, #12]
 800e544:	071b      	lsls	r3, r3, #28
 800e546:	d501      	bpl.n	800e54c <_vfiprintf_r+0x34>
 800e548:	692b      	ldr	r3, [r5, #16]
 800e54a:	b99b      	cbnz	r3, 800e574 <_vfiprintf_r+0x5c>
 800e54c:	4629      	mov	r1, r5
 800e54e:	4630      	mov	r0, r6
 800e550:	f000 f938 	bl	800e7c4 <__swsetup_r>
 800e554:	b170      	cbz	r0, 800e574 <_vfiprintf_r+0x5c>
 800e556:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e558:	07dc      	lsls	r4, r3, #31
 800e55a:	d504      	bpl.n	800e566 <_vfiprintf_r+0x4e>
 800e55c:	f04f 30ff 	mov.w	r0, #4294967295
 800e560:	b01d      	add	sp, #116	@ 0x74
 800e562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e566:	89ab      	ldrh	r3, [r5, #12]
 800e568:	0598      	lsls	r0, r3, #22
 800e56a:	d4f7      	bmi.n	800e55c <_vfiprintf_r+0x44>
 800e56c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e56e:	f7fc fef9 	bl	800b364 <__retarget_lock_release_recursive>
 800e572:	e7f3      	b.n	800e55c <_vfiprintf_r+0x44>
 800e574:	2300      	movs	r3, #0
 800e576:	9309      	str	r3, [sp, #36]	@ 0x24
 800e578:	2320      	movs	r3, #32
 800e57a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e57e:	2330      	movs	r3, #48	@ 0x30
 800e580:	f04f 0901 	mov.w	r9, #1
 800e584:	f8cd 800c 	str.w	r8, [sp, #12]
 800e588:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e734 <_vfiprintf_r+0x21c>
 800e58c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e590:	4623      	mov	r3, r4
 800e592:	469a      	mov	sl, r3
 800e594:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e598:	b10a      	cbz	r2, 800e59e <_vfiprintf_r+0x86>
 800e59a:	2a25      	cmp	r2, #37	@ 0x25
 800e59c:	d1f9      	bne.n	800e592 <_vfiprintf_r+0x7a>
 800e59e:	ebba 0b04 	subs.w	fp, sl, r4
 800e5a2:	d00b      	beq.n	800e5bc <_vfiprintf_r+0xa4>
 800e5a4:	465b      	mov	r3, fp
 800e5a6:	4622      	mov	r2, r4
 800e5a8:	4629      	mov	r1, r5
 800e5aa:	4630      	mov	r0, r6
 800e5ac:	f7ff ffa2 	bl	800e4f4 <__sfputs_r>
 800e5b0:	3001      	adds	r0, #1
 800e5b2:	f000 80a7 	beq.w	800e704 <_vfiprintf_r+0x1ec>
 800e5b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5b8:	445a      	add	r2, fp
 800e5ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5bc:	f89a 3000 	ldrb.w	r3, [sl]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f000 809f 	beq.w	800e704 <_vfiprintf_r+0x1ec>
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800e5cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5d0:	f10a 0a01 	add.w	sl, sl, #1
 800e5d4:	9304      	str	r3, [sp, #16]
 800e5d6:	9307      	str	r3, [sp, #28]
 800e5d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5dc:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5de:	4654      	mov	r4, sl
 800e5e0:	2205      	movs	r2, #5
 800e5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5e6:	4853      	ldr	r0, [pc, #332]	@ (800e734 <_vfiprintf_r+0x21c>)
 800e5e8:	f7fc febd 	bl	800b366 <memchr>
 800e5ec:	9a04      	ldr	r2, [sp, #16]
 800e5ee:	b9d8      	cbnz	r0, 800e628 <_vfiprintf_r+0x110>
 800e5f0:	06d1      	lsls	r1, r2, #27
 800e5f2:	bf44      	itt	mi
 800e5f4:	2320      	movmi	r3, #32
 800e5f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5fa:	0713      	lsls	r3, r2, #28
 800e5fc:	bf44      	itt	mi
 800e5fe:	232b      	movmi	r3, #43	@ 0x2b
 800e600:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e604:	f89a 3000 	ldrb.w	r3, [sl]
 800e608:	2b2a      	cmp	r3, #42	@ 0x2a
 800e60a:	d015      	beq.n	800e638 <_vfiprintf_r+0x120>
 800e60c:	4654      	mov	r4, sl
 800e60e:	2000      	movs	r0, #0
 800e610:	f04f 0c0a 	mov.w	ip, #10
 800e614:	9a07      	ldr	r2, [sp, #28]
 800e616:	4621      	mov	r1, r4
 800e618:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e61c:	3b30      	subs	r3, #48	@ 0x30
 800e61e:	2b09      	cmp	r3, #9
 800e620:	d94b      	bls.n	800e6ba <_vfiprintf_r+0x1a2>
 800e622:	b1b0      	cbz	r0, 800e652 <_vfiprintf_r+0x13a>
 800e624:	9207      	str	r2, [sp, #28]
 800e626:	e014      	b.n	800e652 <_vfiprintf_r+0x13a>
 800e628:	eba0 0308 	sub.w	r3, r0, r8
 800e62c:	fa09 f303 	lsl.w	r3, r9, r3
 800e630:	4313      	orrs	r3, r2
 800e632:	46a2      	mov	sl, r4
 800e634:	9304      	str	r3, [sp, #16]
 800e636:	e7d2      	b.n	800e5de <_vfiprintf_r+0xc6>
 800e638:	9b03      	ldr	r3, [sp, #12]
 800e63a:	1d19      	adds	r1, r3, #4
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	9103      	str	r1, [sp, #12]
 800e640:	2b00      	cmp	r3, #0
 800e642:	bfbb      	ittet	lt
 800e644:	425b      	neglt	r3, r3
 800e646:	f042 0202 	orrlt.w	r2, r2, #2
 800e64a:	9307      	strge	r3, [sp, #28]
 800e64c:	9307      	strlt	r3, [sp, #28]
 800e64e:	bfb8      	it	lt
 800e650:	9204      	strlt	r2, [sp, #16]
 800e652:	7823      	ldrb	r3, [r4, #0]
 800e654:	2b2e      	cmp	r3, #46	@ 0x2e
 800e656:	d10a      	bne.n	800e66e <_vfiprintf_r+0x156>
 800e658:	7863      	ldrb	r3, [r4, #1]
 800e65a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e65c:	d132      	bne.n	800e6c4 <_vfiprintf_r+0x1ac>
 800e65e:	9b03      	ldr	r3, [sp, #12]
 800e660:	3402      	adds	r4, #2
 800e662:	1d1a      	adds	r2, r3, #4
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	9203      	str	r2, [sp, #12]
 800e668:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e66c:	9305      	str	r3, [sp, #20]
 800e66e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e738 <_vfiprintf_r+0x220>
 800e672:	2203      	movs	r2, #3
 800e674:	4650      	mov	r0, sl
 800e676:	7821      	ldrb	r1, [r4, #0]
 800e678:	f7fc fe75 	bl	800b366 <memchr>
 800e67c:	b138      	cbz	r0, 800e68e <_vfiprintf_r+0x176>
 800e67e:	2240      	movs	r2, #64	@ 0x40
 800e680:	9b04      	ldr	r3, [sp, #16]
 800e682:	eba0 000a 	sub.w	r0, r0, sl
 800e686:	4082      	lsls	r2, r0
 800e688:	4313      	orrs	r3, r2
 800e68a:	3401      	adds	r4, #1
 800e68c:	9304      	str	r3, [sp, #16]
 800e68e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e692:	2206      	movs	r2, #6
 800e694:	4829      	ldr	r0, [pc, #164]	@ (800e73c <_vfiprintf_r+0x224>)
 800e696:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e69a:	f7fc fe64 	bl	800b366 <memchr>
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	d03f      	beq.n	800e722 <_vfiprintf_r+0x20a>
 800e6a2:	4b27      	ldr	r3, [pc, #156]	@ (800e740 <_vfiprintf_r+0x228>)
 800e6a4:	bb1b      	cbnz	r3, 800e6ee <_vfiprintf_r+0x1d6>
 800e6a6:	9b03      	ldr	r3, [sp, #12]
 800e6a8:	3307      	adds	r3, #7
 800e6aa:	f023 0307 	bic.w	r3, r3, #7
 800e6ae:	3308      	adds	r3, #8
 800e6b0:	9303      	str	r3, [sp, #12]
 800e6b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6b4:	443b      	add	r3, r7
 800e6b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6b8:	e76a      	b.n	800e590 <_vfiprintf_r+0x78>
 800e6ba:	460c      	mov	r4, r1
 800e6bc:	2001      	movs	r0, #1
 800e6be:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6c2:	e7a8      	b.n	800e616 <_vfiprintf_r+0xfe>
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	f04f 0c0a 	mov.w	ip, #10
 800e6ca:	4619      	mov	r1, r3
 800e6cc:	3401      	adds	r4, #1
 800e6ce:	9305      	str	r3, [sp, #20]
 800e6d0:	4620      	mov	r0, r4
 800e6d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6d6:	3a30      	subs	r2, #48	@ 0x30
 800e6d8:	2a09      	cmp	r2, #9
 800e6da:	d903      	bls.n	800e6e4 <_vfiprintf_r+0x1cc>
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d0c6      	beq.n	800e66e <_vfiprintf_r+0x156>
 800e6e0:	9105      	str	r1, [sp, #20]
 800e6e2:	e7c4      	b.n	800e66e <_vfiprintf_r+0x156>
 800e6e4:	4604      	mov	r4, r0
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6ec:	e7f0      	b.n	800e6d0 <_vfiprintf_r+0x1b8>
 800e6ee:	ab03      	add	r3, sp, #12
 800e6f0:	9300      	str	r3, [sp, #0]
 800e6f2:	462a      	mov	r2, r5
 800e6f4:	4630      	mov	r0, r6
 800e6f6:	4b13      	ldr	r3, [pc, #76]	@ (800e744 <_vfiprintf_r+0x22c>)
 800e6f8:	a904      	add	r1, sp, #16
 800e6fa:	f7fb feb7 	bl	800a46c <_printf_float>
 800e6fe:	4607      	mov	r7, r0
 800e700:	1c78      	adds	r0, r7, #1
 800e702:	d1d6      	bne.n	800e6b2 <_vfiprintf_r+0x19a>
 800e704:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e706:	07d9      	lsls	r1, r3, #31
 800e708:	d405      	bmi.n	800e716 <_vfiprintf_r+0x1fe>
 800e70a:	89ab      	ldrh	r3, [r5, #12]
 800e70c:	059a      	lsls	r2, r3, #22
 800e70e:	d402      	bmi.n	800e716 <_vfiprintf_r+0x1fe>
 800e710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e712:	f7fc fe27 	bl	800b364 <__retarget_lock_release_recursive>
 800e716:	89ab      	ldrh	r3, [r5, #12]
 800e718:	065b      	lsls	r3, r3, #25
 800e71a:	f53f af1f 	bmi.w	800e55c <_vfiprintf_r+0x44>
 800e71e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e720:	e71e      	b.n	800e560 <_vfiprintf_r+0x48>
 800e722:	ab03      	add	r3, sp, #12
 800e724:	9300      	str	r3, [sp, #0]
 800e726:	462a      	mov	r2, r5
 800e728:	4630      	mov	r0, r6
 800e72a:	4b06      	ldr	r3, [pc, #24]	@ (800e744 <_vfiprintf_r+0x22c>)
 800e72c:	a904      	add	r1, sp, #16
 800e72e:	f7fc f93b 	bl	800a9a8 <_printf_i>
 800e732:	e7e4      	b.n	800e6fe <_vfiprintf_r+0x1e6>
 800e734:	080102e3 	.word	0x080102e3
 800e738:	080102e9 	.word	0x080102e9
 800e73c:	080102ed 	.word	0x080102ed
 800e740:	0800a46d 	.word	0x0800a46d
 800e744:	0800e4f5 	.word	0x0800e4f5

0800e748 <__swbuf_r>:
 800e748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e74a:	460e      	mov	r6, r1
 800e74c:	4614      	mov	r4, r2
 800e74e:	4605      	mov	r5, r0
 800e750:	b118      	cbz	r0, 800e75a <__swbuf_r+0x12>
 800e752:	6a03      	ldr	r3, [r0, #32]
 800e754:	b90b      	cbnz	r3, 800e75a <__swbuf_r+0x12>
 800e756:	f7fc fcdb 	bl	800b110 <__sinit>
 800e75a:	69a3      	ldr	r3, [r4, #24]
 800e75c:	60a3      	str	r3, [r4, #8]
 800e75e:	89a3      	ldrh	r3, [r4, #12]
 800e760:	071a      	lsls	r2, r3, #28
 800e762:	d501      	bpl.n	800e768 <__swbuf_r+0x20>
 800e764:	6923      	ldr	r3, [r4, #16]
 800e766:	b943      	cbnz	r3, 800e77a <__swbuf_r+0x32>
 800e768:	4621      	mov	r1, r4
 800e76a:	4628      	mov	r0, r5
 800e76c:	f000 f82a 	bl	800e7c4 <__swsetup_r>
 800e770:	b118      	cbz	r0, 800e77a <__swbuf_r+0x32>
 800e772:	f04f 37ff 	mov.w	r7, #4294967295
 800e776:	4638      	mov	r0, r7
 800e778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e77a:	6823      	ldr	r3, [r4, #0]
 800e77c:	6922      	ldr	r2, [r4, #16]
 800e77e:	b2f6      	uxtb	r6, r6
 800e780:	1a98      	subs	r0, r3, r2
 800e782:	6963      	ldr	r3, [r4, #20]
 800e784:	4637      	mov	r7, r6
 800e786:	4283      	cmp	r3, r0
 800e788:	dc05      	bgt.n	800e796 <__swbuf_r+0x4e>
 800e78a:	4621      	mov	r1, r4
 800e78c:	4628      	mov	r0, r5
 800e78e:	f7ff fa59 	bl	800dc44 <_fflush_r>
 800e792:	2800      	cmp	r0, #0
 800e794:	d1ed      	bne.n	800e772 <__swbuf_r+0x2a>
 800e796:	68a3      	ldr	r3, [r4, #8]
 800e798:	3b01      	subs	r3, #1
 800e79a:	60a3      	str	r3, [r4, #8]
 800e79c:	6823      	ldr	r3, [r4, #0]
 800e79e:	1c5a      	adds	r2, r3, #1
 800e7a0:	6022      	str	r2, [r4, #0]
 800e7a2:	701e      	strb	r6, [r3, #0]
 800e7a4:	6962      	ldr	r2, [r4, #20]
 800e7a6:	1c43      	adds	r3, r0, #1
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d004      	beq.n	800e7b6 <__swbuf_r+0x6e>
 800e7ac:	89a3      	ldrh	r3, [r4, #12]
 800e7ae:	07db      	lsls	r3, r3, #31
 800e7b0:	d5e1      	bpl.n	800e776 <__swbuf_r+0x2e>
 800e7b2:	2e0a      	cmp	r6, #10
 800e7b4:	d1df      	bne.n	800e776 <__swbuf_r+0x2e>
 800e7b6:	4621      	mov	r1, r4
 800e7b8:	4628      	mov	r0, r5
 800e7ba:	f7ff fa43 	bl	800dc44 <_fflush_r>
 800e7be:	2800      	cmp	r0, #0
 800e7c0:	d0d9      	beq.n	800e776 <__swbuf_r+0x2e>
 800e7c2:	e7d6      	b.n	800e772 <__swbuf_r+0x2a>

0800e7c4 <__swsetup_r>:
 800e7c4:	b538      	push	{r3, r4, r5, lr}
 800e7c6:	4b29      	ldr	r3, [pc, #164]	@ (800e86c <__swsetup_r+0xa8>)
 800e7c8:	4605      	mov	r5, r0
 800e7ca:	6818      	ldr	r0, [r3, #0]
 800e7cc:	460c      	mov	r4, r1
 800e7ce:	b118      	cbz	r0, 800e7d8 <__swsetup_r+0x14>
 800e7d0:	6a03      	ldr	r3, [r0, #32]
 800e7d2:	b90b      	cbnz	r3, 800e7d8 <__swsetup_r+0x14>
 800e7d4:	f7fc fc9c 	bl	800b110 <__sinit>
 800e7d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7dc:	0719      	lsls	r1, r3, #28
 800e7de:	d422      	bmi.n	800e826 <__swsetup_r+0x62>
 800e7e0:	06da      	lsls	r2, r3, #27
 800e7e2:	d407      	bmi.n	800e7f4 <__swsetup_r+0x30>
 800e7e4:	2209      	movs	r2, #9
 800e7e6:	602a      	str	r2, [r5, #0]
 800e7e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e7f0:	81a3      	strh	r3, [r4, #12]
 800e7f2:	e033      	b.n	800e85c <__swsetup_r+0x98>
 800e7f4:	0758      	lsls	r0, r3, #29
 800e7f6:	d512      	bpl.n	800e81e <__swsetup_r+0x5a>
 800e7f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7fa:	b141      	cbz	r1, 800e80e <__swsetup_r+0x4a>
 800e7fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e800:	4299      	cmp	r1, r3
 800e802:	d002      	beq.n	800e80a <__swsetup_r+0x46>
 800e804:	4628      	mov	r0, r5
 800e806:	f7fd fc2b 	bl	800c060 <_free_r>
 800e80a:	2300      	movs	r3, #0
 800e80c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e80e:	89a3      	ldrh	r3, [r4, #12]
 800e810:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e814:	81a3      	strh	r3, [r4, #12]
 800e816:	2300      	movs	r3, #0
 800e818:	6063      	str	r3, [r4, #4]
 800e81a:	6923      	ldr	r3, [r4, #16]
 800e81c:	6023      	str	r3, [r4, #0]
 800e81e:	89a3      	ldrh	r3, [r4, #12]
 800e820:	f043 0308 	orr.w	r3, r3, #8
 800e824:	81a3      	strh	r3, [r4, #12]
 800e826:	6923      	ldr	r3, [r4, #16]
 800e828:	b94b      	cbnz	r3, 800e83e <__swsetup_r+0x7a>
 800e82a:	89a3      	ldrh	r3, [r4, #12]
 800e82c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e830:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e834:	d003      	beq.n	800e83e <__swsetup_r+0x7a>
 800e836:	4621      	mov	r1, r4
 800e838:	4628      	mov	r0, r5
 800e83a:	f000 f882 	bl	800e942 <__smakebuf_r>
 800e83e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e842:	f013 0201 	ands.w	r2, r3, #1
 800e846:	d00a      	beq.n	800e85e <__swsetup_r+0x9a>
 800e848:	2200      	movs	r2, #0
 800e84a:	60a2      	str	r2, [r4, #8]
 800e84c:	6962      	ldr	r2, [r4, #20]
 800e84e:	4252      	negs	r2, r2
 800e850:	61a2      	str	r2, [r4, #24]
 800e852:	6922      	ldr	r2, [r4, #16]
 800e854:	b942      	cbnz	r2, 800e868 <__swsetup_r+0xa4>
 800e856:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e85a:	d1c5      	bne.n	800e7e8 <__swsetup_r+0x24>
 800e85c:	bd38      	pop	{r3, r4, r5, pc}
 800e85e:	0799      	lsls	r1, r3, #30
 800e860:	bf58      	it	pl
 800e862:	6962      	ldrpl	r2, [r4, #20]
 800e864:	60a2      	str	r2, [r4, #8]
 800e866:	e7f4      	b.n	800e852 <__swsetup_r+0x8e>
 800e868:	2000      	movs	r0, #0
 800e86a:	e7f7      	b.n	800e85c <__swsetup_r+0x98>
 800e86c:	200000cc 	.word	0x200000cc

0800e870 <_raise_r>:
 800e870:	291f      	cmp	r1, #31
 800e872:	b538      	push	{r3, r4, r5, lr}
 800e874:	4605      	mov	r5, r0
 800e876:	460c      	mov	r4, r1
 800e878:	d904      	bls.n	800e884 <_raise_r+0x14>
 800e87a:	2316      	movs	r3, #22
 800e87c:	6003      	str	r3, [r0, #0]
 800e87e:	f04f 30ff 	mov.w	r0, #4294967295
 800e882:	bd38      	pop	{r3, r4, r5, pc}
 800e884:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e886:	b112      	cbz	r2, 800e88e <_raise_r+0x1e>
 800e888:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e88c:	b94b      	cbnz	r3, 800e8a2 <_raise_r+0x32>
 800e88e:	4628      	mov	r0, r5
 800e890:	f000 f830 	bl	800e8f4 <_getpid_r>
 800e894:	4622      	mov	r2, r4
 800e896:	4601      	mov	r1, r0
 800e898:	4628      	mov	r0, r5
 800e89a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e89e:	f000 b817 	b.w	800e8d0 <_kill_r>
 800e8a2:	2b01      	cmp	r3, #1
 800e8a4:	d00a      	beq.n	800e8bc <_raise_r+0x4c>
 800e8a6:	1c59      	adds	r1, r3, #1
 800e8a8:	d103      	bne.n	800e8b2 <_raise_r+0x42>
 800e8aa:	2316      	movs	r3, #22
 800e8ac:	6003      	str	r3, [r0, #0]
 800e8ae:	2001      	movs	r0, #1
 800e8b0:	e7e7      	b.n	800e882 <_raise_r+0x12>
 800e8b2:	2100      	movs	r1, #0
 800e8b4:	4620      	mov	r0, r4
 800e8b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e8ba:	4798      	blx	r3
 800e8bc:	2000      	movs	r0, #0
 800e8be:	e7e0      	b.n	800e882 <_raise_r+0x12>

0800e8c0 <raise>:
 800e8c0:	4b02      	ldr	r3, [pc, #8]	@ (800e8cc <raise+0xc>)
 800e8c2:	4601      	mov	r1, r0
 800e8c4:	6818      	ldr	r0, [r3, #0]
 800e8c6:	f7ff bfd3 	b.w	800e870 <_raise_r>
 800e8ca:	bf00      	nop
 800e8cc:	200000cc 	.word	0x200000cc

0800e8d0 <_kill_r>:
 800e8d0:	b538      	push	{r3, r4, r5, lr}
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	4d06      	ldr	r5, [pc, #24]	@ (800e8f0 <_kill_r+0x20>)
 800e8d6:	4604      	mov	r4, r0
 800e8d8:	4608      	mov	r0, r1
 800e8da:	4611      	mov	r1, r2
 800e8dc:	602b      	str	r3, [r5, #0]
 800e8de:	f7f7 fbf8 	bl	80060d2 <_kill>
 800e8e2:	1c43      	adds	r3, r0, #1
 800e8e4:	d102      	bne.n	800e8ec <_kill_r+0x1c>
 800e8e6:	682b      	ldr	r3, [r5, #0]
 800e8e8:	b103      	cbz	r3, 800e8ec <_kill_r+0x1c>
 800e8ea:	6023      	str	r3, [r4, #0]
 800e8ec:	bd38      	pop	{r3, r4, r5, pc}
 800e8ee:	bf00      	nop
 800e8f0:	200007ac 	.word	0x200007ac

0800e8f4 <_getpid_r>:
 800e8f4:	f7f7 bbe6 	b.w	80060c4 <_getpid>

0800e8f8 <__swhatbuf_r>:
 800e8f8:	b570      	push	{r4, r5, r6, lr}
 800e8fa:	460c      	mov	r4, r1
 800e8fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e900:	4615      	mov	r5, r2
 800e902:	2900      	cmp	r1, #0
 800e904:	461e      	mov	r6, r3
 800e906:	b096      	sub	sp, #88	@ 0x58
 800e908:	da0c      	bge.n	800e924 <__swhatbuf_r+0x2c>
 800e90a:	89a3      	ldrh	r3, [r4, #12]
 800e90c:	2100      	movs	r1, #0
 800e90e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e912:	bf14      	ite	ne
 800e914:	2340      	movne	r3, #64	@ 0x40
 800e916:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e91a:	2000      	movs	r0, #0
 800e91c:	6031      	str	r1, [r6, #0]
 800e91e:	602b      	str	r3, [r5, #0]
 800e920:	b016      	add	sp, #88	@ 0x58
 800e922:	bd70      	pop	{r4, r5, r6, pc}
 800e924:	466a      	mov	r2, sp
 800e926:	f000 f849 	bl	800e9bc <_fstat_r>
 800e92a:	2800      	cmp	r0, #0
 800e92c:	dbed      	blt.n	800e90a <__swhatbuf_r+0x12>
 800e92e:	9901      	ldr	r1, [sp, #4]
 800e930:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e934:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e938:	4259      	negs	r1, r3
 800e93a:	4159      	adcs	r1, r3
 800e93c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e940:	e7eb      	b.n	800e91a <__swhatbuf_r+0x22>

0800e942 <__smakebuf_r>:
 800e942:	898b      	ldrh	r3, [r1, #12]
 800e944:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e946:	079d      	lsls	r5, r3, #30
 800e948:	4606      	mov	r6, r0
 800e94a:	460c      	mov	r4, r1
 800e94c:	d507      	bpl.n	800e95e <__smakebuf_r+0x1c>
 800e94e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e952:	6023      	str	r3, [r4, #0]
 800e954:	6123      	str	r3, [r4, #16]
 800e956:	2301      	movs	r3, #1
 800e958:	6163      	str	r3, [r4, #20]
 800e95a:	b003      	add	sp, #12
 800e95c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e95e:	466a      	mov	r2, sp
 800e960:	ab01      	add	r3, sp, #4
 800e962:	f7ff ffc9 	bl	800e8f8 <__swhatbuf_r>
 800e966:	9f00      	ldr	r7, [sp, #0]
 800e968:	4605      	mov	r5, r0
 800e96a:	4639      	mov	r1, r7
 800e96c:	4630      	mov	r0, r6
 800e96e:	f7fd fbe9 	bl	800c144 <_malloc_r>
 800e972:	b948      	cbnz	r0, 800e988 <__smakebuf_r+0x46>
 800e974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e978:	059a      	lsls	r2, r3, #22
 800e97a:	d4ee      	bmi.n	800e95a <__smakebuf_r+0x18>
 800e97c:	f023 0303 	bic.w	r3, r3, #3
 800e980:	f043 0302 	orr.w	r3, r3, #2
 800e984:	81a3      	strh	r3, [r4, #12]
 800e986:	e7e2      	b.n	800e94e <__smakebuf_r+0xc>
 800e988:	89a3      	ldrh	r3, [r4, #12]
 800e98a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e98e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e992:	81a3      	strh	r3, [r4, #12]
 800e994:	9b01      	ldr	r3, [sp, #4]
 800e996:	6020      	str	r0, [r4, #0]
 800e998:	b15b      	cbz	r3, 800e9b2 <__smakebuf_r+0x70>
 800e99a:	4630      	mov	r0, r6
 800e99c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9a0:	f000 f81e 	bl	800e9e0 <_isatty_r>
 800e9a4:	b128      	cbz	r0, 800e9b2 <__smakebuf_r+0x70>
 800e9a6:	89a3      	ldrh	r3, [r4, #12]
 800e9a8:	f023 0303 	bic.w	r3, r3, #3
 800e9ac:	f043 0301 	orr.w	r3, r3, #1
 800e9b0:	81a3      	strh	r3, [r4, #12]
 800e9b2:	89a3      	ldrh	r3, [r4, #12]
 800e9b4:	431d      	orrs	r5, r3
 800e9b6:	81a5      	strh	r5, [r4, #12]
 800e9b8:	e7cf      	b.n	800e95a <__smakebuf_r+0x18>
	...

0800e9bc <_fstat_r>:
 800e9bc:	b538      	push	{r3, r4, r5, lr}
 800e9be:	2300      	movs	r3, #0
 800e9c0:	4d06      	ldr	r5, [pc, #24]	@ (800e9dc <_fstat_r+0x20>)
 800e9c2:	4604      	mov	r4, r0
 800e9c4:	4608      	mov	r0, r1
 800e9c6:	4611      	mov	r1, r2
 800e9c8:	602b      	str	r3, [r5, #0]
 800e9ca:	f7f7 fbe1 	bl	8006190 <_fstat>
 800e9ce:	1c43      	adds	r3, r0, #1
 800e9d0:	d102      	bne.n	800e9d8 <_fstat_r+0x1c>
 800e9d2:	682b      	ldr	r3, [r5, #0]
 800e9d4:	b103      	cbz	r3, 800e9d8 <_fstat_r+0x1c>
 800e9d6:	6023      	str	r3, [r4, #0]
 800e9d8:	bd38      	pop	{r3, r4, r5, pc}
 800e9da:	bf00      	nop
 800e9dc:	200007ac 	.word	0x200007ac

0800e9e0 <_isatty_r>:
 800e9e0:	b538      	push	{r3, r4, r5, lr}
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	4d05      	ldr	r5, [pc, #20]	@ (800e9fc <_isatty_r+0x1c>)
 800e9e6:	4604      	mov	r4, r0
 800e9e8:	4608      	mov	r0, r1
 800e9ea:	602b      	str	r3, [r5, #0]
 800e9ec:	f7f7 fbdf 	bl	80061ae <_isatty>
 800e9f0:	1c43      	adds	r3, r0, #1
 800e9f2:	d102      	bne.n	800e9fa <_isatty_r+0x1a>
 800e9f4:	682b      	ldr	r3, [r5, #0]
 800e9f6:	b103      	cbz	r3, 800e9fa <_isatty_r+0x1a>
 800e9f8:	6023      	str	r3, [r4, #0]
 800e9fa:	bd38      	pop	{r3, r4, r5, pc}
 800e9fc:	200007ac 	.word	0x200007ac

0800ea00 <asin>:
 800ea00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea02:	4604      	mov	r4, r0
 800ea04:	460d      	mov	r5, r1
 800ea06:	f000 f82b 	bl	800ea60 <__ieee754_asin>
 800ea0a:	4622      	mov	r2, r4
 800ea0c:	4606      	mov	r6, r0
 800ea0e:	460f      	mov	r7, r1
 800ea10:	462b      	mov	r3, r5
 800ea12:	4620      	mov	r0, r4
 800ea14:	4629      	mov	r1, r5
 800ea16:	f7f2 f865 	bl	8000ae4 <__aeabi_dcmpun>
 800ea1a:	b988      	cbnz	r0, 800ea40 <asin+0x40>
 800ea1c:	4620      	mov	r0, r4
 800ea1e:	4629      	mov	r1, r5
 800ea20:	f000 f818 	bl	800ea54 <fabs>
 800ea24:	2200      	movs	r2, #0
 800ea26:	4b08      	ldr	r3, [pc, #32]	@ (800ea48 <asin+0x48>)
 800ea28:	f7f2 f852 	bl	8000ad0 <__aeabi_dcmpgt>
 800ea2c:	b140      	cbz	r0, 800ea40 <asin+0x40>
 800ea2e:	f7fc fc6d 	bl	800b30c <__errno>
 800ea32:	2321      	movs	r3, #33	@ 0x21
 800ea34:	6003      	str	r3, [r0, #0]
 800ea36:	4805      	ldr	r0, [pc, #20]	@ (800ea4c <asin+0x4c>)
 800ea38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ea3c:	f7ff b966 	b.w	800dd0c <nan>
 800ea40:	4630      	mov	r0, r6
 800ea42:	4639      	mov	r1, r7
 800ea44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea46:	bf00      	nop
 800ea48:	3ff00000 	.word	0x3ff00000
 800ea4c:	08010337 	.word	0x08010337

0800ea50 <atan2>:
 800ea50:	f000 ba02 	b.w	800ee58 <__ieee754_atan2>

0800ea54 <fabs>:
 800ea54:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ea58:	4619      	mov	r1, r3
 800ea5a:	4770      	bx	lr
 800ea5c:	0000      	movs	r0, r0
	...

0800ea60 <__ieee754_asin>:
 800ea60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea64:	4bc4      	ldr	r3, [pc, #784]	@ (800ed78 <__ieee754_asin+0x318>)
 800ea66:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800ea6a:	b087      	sub	sp, #28
 800ea6c:	429e      	cmp	r6, r3
 800ea6e:	4604      	mov	r4, r0
 800ea70:	460d      	mov	r5, r1
 800ea72:	9101      	str	r1, [sp, #4]
 800ea74:	d929      	bls.n	800eaca <__ieee754_asin+0x6a>
 800ea76:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800ea7a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800ea7e:	4306      	orrs	r6, r0
 800ea80:	d114      	bne.n	800eaac <__ieee754_asin+0x4c>
 800ea82:	a3a3      	add	r3, pc, #652	@ (adr r3, 800ed10 <__ieee754_asin+0x2b0>)
 800ea84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea88:	f7f1 fd92 	bl	80005b0 <__aeabi_dmul>
 800ea8c:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ed18 <__ieee754_asin+0x2b8>)
 800ea8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea92:	4606      	mov	r6, r0
 800ea94:	460f      	mov	r7, r1
 800ea96:	4620      	mov	r0, r4
 800ea98:	4629      	mov	r1, r5
 800ea9a:	f7f1 fd89 	bl	80005b0 <__aeabi_dmul>
 800ea9e:	4602      	mov	r2, r0
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	4630      	mov	r0, r6
 800eaa4:	4639      	mov	r1, r7
 800eaa6:	f7f1 fbcd 	bl	8000244 <__adddf3>
 800eaaa:	e007      	b.n	800eabc <__ieee754_asin+0x5c>
 800eaac:	4602      	mov	r2, r0
 800eaae:	460b      	mov	r3, r1
 800eab0:	f7f1 fbc6 	bl	8000240 <__aeabi_dsub>
 800eab4:	4602      	mov	r2, r0
 800eab6:	460b      	mov	r3, r1
 800eab8:	f7f1 fea4 	bl	8000804 <__aeabi_ddiv>
 800eabc:	4604      	mov	r4, r0
 800eabe:	460d      	mov	r5, r1
 800eac0:	4620      	mov	r0, r4
 800eac2:	4629      	mov	r1, r5
 800eac4:	b007      	add	sp, #28
 800eac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaca:	4bac      	ldr	r3, [pc, #688]	@ (800ed7c <__ieee754_asin+0x31c>)
 800eacc:	429e      	cmp	r6, r3
 800eace:	d80e      	bhi.n	800eaee <__ieee754_asin+0x8e>
 800ead0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800ead4:	f080 80ab 	bcs.w	800ec2e <__ieee754_asin+0x1ce>
 800ead8:	a391      	add	r3, pc, #580	@ (adr r3, 800ed20 <__ieee754_asin+0x2c0>)
 800eada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eade:	f7f1 fbb1 	bl	8000244 <__adddf3>
 800eae2:	2200      	movs	r2, #0
 800eae4:	4ba6      	ldr	r3, [pc, #664]	@ (800ed80 <__ieee754_asin+0x320>)
 800eae6:	f7f1 fff3 	bl	8000ad0 <__aeabi_dcmpgt>
 800eaea:	2800      	cmp	r0, #0
 800eaec:	d1e8      	bne.n	800eac0 <__ieee754_asin+0x60>
 800eaee:	4620      	mov	r0, r4
 800eaf0:	4629      	mov	r1, r5
 800eaf2:	f7ff ffaf 	bl	800ea54 <fabs>
 800eaf6:	4602      	mov	r2, r0
 800eaf8:	460b      	mov	r3, r1
 800eafa:	2000      	movs	r0, #0
 800eafc:	49a0      	ldr	r1, [pc, #640]	@ (800ed80 <__ieee754_asin+0x320>)
 800eafe:	f7f1 fb9f 	bl	8000240 <__aeabi_dsub>
 800eb02:	2200      	movs	r2, #0
 800eb04:	4b9f      	ldr	r3, [pc, #636]	@ (800ed84 <__ieee754_asin+0x324>)
 800eb06:	f7f1 fd53 	bl	80005b0 <__aeabi_dmul>
 800eb0a:	a387      	add	r3, pc, #540	@ (adr r3, 800ed28 <__ieee754_asin+0x2c8>)
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	4604      	mov	r4, r0
 800eb12:	460d      	mov	r5, r1
 800eb14:	f7f1 fd4c 	bl	80005b0 <__aeabi_dmul>
 800eb18:	a385      	add	r3, pc, #532	@ (adr r3, 800ed30 <__ieee754_asin+0x2d0>)
 800eb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1e:	f7f1 fb91 	bl	8000244 <__adddf3>
 800eb22:	4622      	mov	r2, r4
 800eb24:	462b      	mov	r3, r5
 800eb26:	f7f1 fd43 	bl	80005b0 <__aeabi_dmul>
 800eb2a:	a383      	add	r3, pc, #524	@ (adr r3, 800ed38 <__ieee754_asin+0x2d8>)
 800eb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb30:	f7f1 fb86 	bl	8000240 <__aeabi_dsub>
 800eb34:	4622      	mov	r2, r4
 800eb36:	462b      	mov	r3, r5
 800eb38:	f7f1 fd3a 	bl	80005b0 <__aeabi_dmul>
 800eb3c:	a380      	add	r3, pc, #512	@ (adr r3, 800ed40 <__ieee754_asin+0x2e0>)
 800eb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb42:	f7f1 fb7f 	bl	8000244 <__adddf3>
 800eb46:	4622      	mov	r2, r4
 800eb48:	462b      	mov	r3, r5
 800eb4a:	f7f1 fd31 	bl	80005b0 <__aeabi_dmul>
 800eb4e:	a37e      	add	r3, pc, #504	@ (adr r3, 800ed48 <__ieee754_asin+0x2e8>)
 800eb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb54:	f7f1 fb74 	bl	8000240 <__aeabi_dsub>
 800eb58:	4622      	mov	r2, r4
 800eb5a:	462b      	mov	r3, r5
 800eb5c:	f7f1 fd28 	bl	80005b0 <__aeabi_dmul>
 800eb60:	a37b      	add	r3, pc, #492	@ (adr r3, 800ed50 <__ieee754_asin+0x2f0>)
 800eb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb66:	f7f1 fb6d 	bl	8000244 <__adddf3>
 800eb6a:	4622      	mov	r2, r4
 800eb6c:	462b      	mov	r3, r5
 800eb6e:	f7f1 fd1f 	bl	80005b0 <__aeabi_dmul>
 800eb72:	a379      	add	r3, pc, #484	@ (adr r3, 800ed58 <__ieee754_asin+0x2f8>)
 800eb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb7c:	4620      	mov	r0, r4
 800eb7e:	4629      	mov	r1, r5
 800eb80:	f7f1 fd16 	bl	80005b0 <__aeabi_dmul>
 800eb84:	a376      	add	r3, pc, #472	@ (adr r3, 800ed60 <__ieee754_asin+0x300>)
 800eb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb8a:	f7f1 fb59 	bl	8000240 <__aeabi_dsub>
 800eb8e:	4622      	mov	r2, r4
 800eb90:	462b      	mov	r3, r5
 800eb92:	f7f1 fd0d 	bl	80005b0 <__aeabi_dmul>
 800eb96:	a374      	add	r3, pc, #464	@ (adr r3, 800ed68 <__ieee754_asin+0x308>)
 800eb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb9c:	f7f1 fb52 	bl	8000244 <__adddf3>
 800eba0:	4622      	mov	r2, r4
 800eba2:	462b      	mov	r3, r5
 800eba4:	f7f1 fd04 	bl	80005b0 <__aeabi_dmul>
 800eba8:	a371      	add	r3, pc, #452	@ (adr r3, 800ed70 <__ieee754_asin+0x310>)
 800ebaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebae:	f7f1 fb47 	bl	8000240 <__aeabi_dsub>
 800ebb2:	4622      	mov	r2, r4
 800ebb4:	462b      	mov	r3, r5
 800ebb6:	f7f1 fcfb 	bl	80005b0 <__aeabi_dmul>
 800ebba:	4b71      	ldr	r3, [pc, #452]	@ (800ed80 <__ieee754_asin+0x320>)
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	f7f1 fb41 	bl	8000244 <__adddf3>
 800ebc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ebc6:	4620      	mov	r0, r4
 800ebc8:	4629      	mov	r1, r5
 800ebca:	f000 fba9 	bl	800f320 <__ieee754_sqrt>
 800ebce:	4b6e      	ldr	r3, [pc, #440]	@ (800ed88 <__ieee754_asin+0x328>)
 800ebd0:	4682      	mov	sl, r0
 800ebd2:	429e      	cmp	r6, r3
 800ebd4:	468b      	mov	fp, r1
 800ebd6:	f240 80d9 	bls.w	800ed8c <__ieee754_asin+0x32c>
 800ebda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ebde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebe2:	f7f1 fe0f 	bl	8000804 <__aeabi_ddiv>
 800ebe6:	4652      	mov	r2, sl
 800ebe8:	465b      	mov	r3, fp
 800ebea:	f7f1 fce1 	bl	80005b0 <__aeabi_dmul>
 800ebee:	4652      	mov	r2, sl
 800ebf0:	465b      	mov	r3, fp
 800ebf2:	f7f1 fb27 	bl	8000244 <__adddf3>
 800ebf6:	4602      	mov	r2, r0
 800ebf8:	460b      	mov	r3, r1
 800ebfa:	f7f1 fb23 	bl	8000244 <__adddf3>
 800ebfe:	a346      	add	r3, pc, #280	@ (adr r3, 800ed18 <__ieee754_asin+0x2b8>)
 800ec00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec04:	f7f1 fb1c 	bl	8000240 <__aeabi_dsub>
 800ec08:	4602      	mov	r2, r0
 800ec0a:	460b      	mov	r3, r1
 800ec0c:	a140      	add	r1, pc, #256	@ (adr r1, 800ed10 <__ieee754_asin+0x2b0>)
 800ec0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec12:	f7f1 fb15 	bl	8000240 <__aeabi_dsub>
 800ec16:	9b01      	ldr	r3, [sp, #4]
 800ec18:	4604      	mov	r4, r0
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	bfdc      	itt	le
 800ec1e:	4602      	movle	r2, r0
 800ec20:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800ec24:	460d      	mov	r5, r1
 800ec26:	bfdc      	itt	le
 800ec28:	4614      	movle	r4, r2
 800ec2a:	461d      	movle	r5, r3
 800ec2c:	e748      	b.n	800eac0 <__ieee754_asin+0x60>
 800ec2e:	4602      	mov	r2, r0
 800ec30:	460b      	mov	r3, r1
 800ec32:	f7f1 fcbd 	bl	80005b0 <__aeabi_dmul>
 800ec36:	a33c      	add	r3, pc, #240	@ (adr r3, 800ed28 <__ieee754_asin+0x2c8>)
 800ec38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec3c:	4606      	mov	r6, r0
 800ec3e:	460f      	mov	r7, r1
 800ec40:	f7f1 fcb6 	bl	80005b0 <__aeabi_dmul>
 800ec44:	a33a      	add	r3, pc, #232	@ (adr r3, 800ed30 <__ieee754_asin+0x2d0>)
 800ec46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec4a:	f7f1 fafb 	bl	8000244 <__adddf3>
 800ec4e:	4632      	mov	r2, r6
 800ec50:	463b      	mov	r3, r7
 800ec52:	f7f1 fcad 	bl	80005b0 <__aeabi_dmul>
 800ec56:	a338      	add	r3, pc, #224	@ (adr r3, 800ed38 <__ieee754_asin+0x2d8>)
 800ec58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec5c:	f7f1 faf0 	bl	8000240 <__aeabi_dsub>
 800ec60:	4632      	mov	r2, r6
 800ec62:	463b      	mov	r3, r7
 800ec64:	f7f1 fca4 	bl	80005b0 <__aeabi_dmul>
 800ec68:	a335      	add	r3, pc, #212	@ (adr r3, 800ed40 <__ieee754_asin+0x2e0>)
 800ec6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec6e:	f7f1 fae9 	bl	8000244 <__adddf3>
 800ec72:	4632      	mov	r2, r6
 800ec74:	463b      	mov	r3, r7
 800ec76:	f7f1 fc9b 	bl	80005b0 <__aeabi_dmul>
 800ec7a:	a333      	add	r3, pc, #204	@ (adr r3, 800ed48 <__ieee754_asin+0x2e8>)
 800ec7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec80:	f7f1 fade 	bl	8000240 <__aeabi_dsub>
 800ec84:	4632      	mov	r2, r6
 800ec86:	463b      	mov	r3, r7
 800ec88:	f7f1 fc92 	bl	80005b0 <__aeabi_dmul>
 800ec8c:	a330      	add	r3, pc, #192	@ (adr r3, 800ed50 <__ieee754_asin+0x2f0>)
 800ec8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec92:	f7f1 fad7 	bl	8000244 <__adddf3>
 800ec96:	4632      	mov	r2, r6
 800ec98:	463b      	mov	r3, r7
 800ec9a:	f7f1 fc89 	bl	80005b0 <__aeabi_dmul>
 800ec9e:	a32e      	add	r3, pc, #184	@ (adr r3, 800ed58 <__ieee754_asin+0x2f8>)
 800eca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca4:	4680      	mov	r8, r0
 800eca6:	4689      	mov	r9, r1
 800eca8:	4630      	mov	r0, r6
 800ecaa:	4639      	mov	r1, r7
 800ecac:	f7f1 fc80 	bl	80005b0 <__aeabi_dmul>
 800ecb0:	a32b      	add	r3, pc, #172	@ (adr r3, 800ed60 <__ieee754_asin+0x300>)
 800ecb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb6:	f7f1 fac3 	bl	8000240 <__aeabi_dsub>
 800ecba:	4632      	mov	r2, r6
 800ecbc:	463b      	mov	r3, r7
 800ecbe:	f7f1 fc77 	bl	80005b0 <__aeabi_dmul>
 800ecc2:	a329      	add	r3, pc, #164	@ (adr r3, 800ed68 <__ieee754_asin+0x308>)
 800ecc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc8:	f7f1 fabc 	bl	8000244 <__adddf3>
 800eccc:	4632      	mov	r2, r6
 800ecce:	463b      	mov	r3, r7
 800ecd0:	f7f1 fc6e 	bl	80005b0 <__aeabi_dmul>
 800ecd4:	a326      	add	r3, pc, #152	@ (adr r3, 800ed70 <__ieee754_asin+0x310>)
 800ecd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecda:	f7f1 fab1 	bl	8000240 <__aeabi_dsub>
 800ecde:	4632      	mov	r2, r6
 800ece0:	463b      	mov	r3, r7
 800ece2:	f7f1 fc65 	bl	80005b0 <__aeabi_dmul>
 800ece6:	2200      	movs	r2, #0
 800ece8:	4b25      	ldr	r3, [pc, #148]	@ (800ed80 <__ieee754_asin+0x320>)
 800ecea:	f7f1 faab 	bl	8000244 <__adddf3>
 800ecee:	4602      	mov	r2, r0
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	4640      	mov	r0, r8
 800ecf4:	4649      	mov	r1, r9
 800ecf6:	f7f1 fd85 	bl	8000804 <__aeabi_ddiv>
 800ecfa:	4622      	mov	r2, r4
 800ecfc:	462b      	mov	r3, r5
 800ecfe:	f7f1 fc57 	bl	80005b0 <__aeabi_dmul>
 800ed02:	4602      	mov	r2, r0
 800ed04:	460b      	mov	r3, r1
 800ed06:	4620      	mov	r0, r4
 800ed08:	4629      	mov	r1, r5
 800ed0a:	e6cc      	b.n	800eaa6 <__ieee754_asin+0x46>
 800ed0c:	f3af 8000 	nop.w
 800ed10:	54442d18 	.word	0x54442d18
 800ed14:	3ff921fb 	.word	0x3ff921fb
 800ed18:	33145c07 	.word	0x33145c07
 800ed1c:	3c91a626 	.word	0x3c91a626
 800ed20:	8800759c 	.word	0x8800759c
 800ed24:	7e37e43c 	.word	0x7e37e43c
 800ed28:	0dfdf709 	.word	0x0dfdf709
 800ed2c:	3f023de1 	.word	0x3f023de1
 800ed30:	7501b288 	.word	0x7501b288
 800ed34:	3f49efe0 	.word	0x3f49efe0
 800ed38:	b5688f3b 	.word	0xb5688f3b
 800ed3c:	3fa48228 	.word	0x3fa48228
 800ed40:	0e884455 	.word	0x0e884455
 800ed44:	3fc9c155 	.word	0x3fc9c155
 800ed48:	03eb6f7d 	.word	0x03eb6f7d
 800ed4c:	3fd4d612 	.word	0x3fd4d612
 800ed50:	55555555 	.word	0x55555555
 800ed54:	3fc55555 	.word	0x3fc55555
 800ed58:	b12e9282 	.word	0xb12e9282
 800ed5c:	3fb3b8c5 	.word	0x3fb3b8c5
 800ed60:	1b8d0159 	.word	0x1b8d0159
 800ed64:	3fe6066c 	.word	0x3fe6066c
 800ed68:	9c598ac8 	.word	0x9c598ac8
 800ed6c:	40002ae5 	.word	0x40002ae5
 800ed70:	1c8a2d4b 	.word	0x1c8a2d4b
 800ed74:	40033a27 	.word	0x40033a27
 800ed78:	3fefffff 	.word	0x3fefffff
 800ed7c:	3fdfffff 	.word	0x3fdfffff
 800ed80:	3ff00000 	.word	0x3ff00000
 800ed84:	3fe00000 	.word	0x3fe00000
 800ed88:	3fef3332 	.word	0x3fef3332
 800ed8c:	4602      	mov	r2, r0
 800ed8e:	460b      	mov	r3, r1
 800ed90:	f7f1 fa58 	bl	8000244 <__adddf3>
 800ed94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ed98:	4606      	mov	r6, r0
 800ed9a:	460f      	mov	r7, r1
 800ed9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eda0:	f7f1 fd30 	bl	8000804 <__aeabi_ddiv>
 800eda4:	4602      	mov	r2, r0
 800eda6:	460b      	mov	r3, r1
 800eda8:	4630      	mov	r0, r6
 800edaa:	4639      	mov	r1, r7
 800edac:	f7f1 fc00 	bl	80005b0 <__aeabi_dmul>
 800edb0:	f04f 0800 	mov.w	r8, #0
 800edb4:	4606      	mov	r6, r0
 800edb6:	460f      	mov	r7, r1
 800edb8:	4642      	mov	r2, r8
 800edba:	465b      	mov	r3, fp
 800edbc:	4640      	mov	r0, r8
 800edbe:	4659      	mov	r1, fp
 800edc0:	f7f1 fbf6 	bl	80005b0 <__aeabi_dmul>
 800edc4:	4602      	mov	r2, r0
 800edc6:	460b      	mov	r3, r1
 800edc8:	4620      	mov	r0, r4
 800edca:	4629      	mov	r1, r5
 800edcc:	f7f1 fa38 	bl	8000240 <__aeabi_dsub>
 800edd0:	4642      	mov	r2, r8
 800edd2:	4604      	mov	r4, r0
 800edd4:	460d      	mov	r5, r1
 800edd6:	465b      	mov	r3, fp
 800edd8:	4650      	mov	r0, sl
 800edda:	4659      	mov	r1, fp
 800eddc:	f7f1 fa32 	bl	8000244 <__adddf3>
 800ede0:	4602      	mov	r2, r0
 800ede2:	460b      	mov	r3, r1
 800ede4:	4620      	mov	r0, r4
 800ede6:	4629      	mov	r1, r5
 800ede8:	f7f1 fd0c 	bl	8000804 <__aeabi_ddiv>
 800edec:	4602      	mov	r2, r0
 800edee:	460b      	mov	r3, r1
 800edf0:	f7f1 fa28 	bl	8000244 <__adddf3>
 800edf4:	4602      	mov	r2, r0
 800edf6:	460b      	mov	r3, r1
 800edf8:	a113      	add	r1, pc, #76	@ (adr r1, 800ee48 <__ieee754_asin+0x3e8>)
 800edfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edfe:	f7f1 fa1f 	bl	8000240 <__aeabi_dsub>
 800ee02:	4602      	mov	r2, r0
 800ee04:	460b      	mov	r3, r1
 800ee06:	4630      	mov	r0, r6
 800ee08:	4639      	mov	r1, r7
 800ee0a:	f7f1 fa19 	bl	8000240 <__aeabi_dsub>
 800ee0e:	4642      	mov	r2, r8
 800ee10:	4604      	mov	r4, r0
 800ee12:	460d      	mov	r5, r1
 800ee14:	465b      	mov	r3, fp
 800ee16:	4640      	mov	r0, r8
 800ee18:	4659      	mov	r1, fp
 800ee1a:	f7f1 fa13 	bl	8000244 <__adddf3>
 800ee1e:	4602      	mov	r2, r0
 800ee20:	460b      	mov	r3, r1
 800ee22:	a10b      	add	r1, pc, #44	@ (adr r1, 800ee50 <__ieee754_asin+0x3f0>)
 800ee24:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee28:	f7f1 fa0a 	bl	8000240 <__aeabi_dsub>
 800ee2c:	4602      	mov	r2, r0
 800ee2e:	460b      	mov	r3, r1
 800ee30:	4620      	mov	r0, r4
 800ee32:	4629      	mov	r1, r5
 800ee34:	f7f1 fa04 	bl	8000240 <__aeabi_dsub>
 800ee38:	4602      	mov	r2, r0
 800ee3a:	460b      	mov	r3, r1
 800ee3c:	a104      	add	r1, pc, #16	@ (adr r1, 800ee50 <__ieee754_asin+0x3f0>)
 800ee3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee42:	e6e6      	b.n	800ec12 <__ieee754_asin+0x1b2>
 800ee44:	f3af 8000 	nop.w
 800ee48:	33145c07 	.word	0x33145c07
 800ee4c:	3c91a626 	.word	0x3c91a626
 800ee50:	54442d18 	.word	0x54442d18
 800ee54:	3fe921fb 	.word	0x3fe921fb

0800ee58 <__ieee754_atan2>:
 800ee58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee5c:	4617      	mov	r7, r2
 800ee5e:	4690      	mov	r8, r2
 800ee60:	4699      	mov	r9, r3
 800ee62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ee66:	427b      	negs	r3, r7
 800ee68:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800eff0 <__ieee754_atan2+0x198>
 800ee6c:	433b      	orrs	r3, r7
 800ee6e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ee72:	4553      	cmp	r3, sl
 800ee74:	4604      	mov	r4, r0
 800ee76:	460d      	mov	r5, r1
 800ee78:	d809      	bhi.n	800ee8e <__ieee754_atan2+0x36>
 800ee7a:	4246      	negs	r6, r0
 800ee7c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ee80:	4306      	orrs	r6, r0
 800ee82:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800ee86:	4556      	cmp	r6, sl
 800ee88:	468e      	mov	lr, r1
 800ee8a:	4683      	mov	fp, r0
 800ee8c:	d908      	bls.n	800eea0 <__ieee754_atan2+0x48>
 800ee8e:	4642      	mov	r2, r8
 800ee90:	464b      	mov	r3, r9
 800ee92:	4620      	mov	r0, r4
 800ee94:	4629      	mov	r1, r5
 800ee96:	f7f1 f9d5 	bl	8000244 <__adddf3>
 800ee9a:	4604      	mov	r4, r0
 800ee9c:	460d      	mov	r5, r1
 800ee9e:	e016      	b.n	800eece <__ieee754_atan2+0x76>
 800eea0:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800eea4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800eea8:	433e      	orrs	r6, r7
 800eeaa:	d103      	bne.n	800eeb4 <__ieee754_atan2+0x5c>
 800eeac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeb0:	f000 b8a6 	b.w	800f000 <atan>
 800eeb4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800eeb8:	f006 0602 	and.w	r6, r6, #2
 800eebc:	ea53 0b0b 	orrs.w	fp, r3, fp
 800eec0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800eec4:	d107      	bne.n	800eed6 <__ieee754_atan2+0x7e>
 800eec6:	2e02      	cmp	r6, #2
 800eec8:	d064      	beq.n	800ef94 <__ieee754_atan2+0x13c>
 800eeca:	2e03      	cmp	r6, #3
 800eecc:	d066      	beq.n	800ef9c <__ieee754_atan2+0x144>
 800eece:	4620      	mov	r0, r4
 800eed0:	4629      	mov	r1, r5
 800eed2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eed6:	4317      	orrs	r7, r2
 800eed8:	d106      	bne.n	800eee8 <__ieee754_atan2+0x90>
 800eeda:	f1be 0f00 	cmp.w	lr, #0
 800eede:	db68      	blt.n	800efb2 <__ieee754_atan2+0x15a>
 800eee0:	a537      	add	r5, pc, #220	@ (adr r5, 800efc0 <__ieee754_atan2+0x168>)
 800eee2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800eee6:	e7f2      	b.n	800eece <__ieee754_atan2+0x76>
 800eee8:	4552      	cmp	r2, sl
 800eeea:	d10f      	bne.n	800ef0c <__ieee754_atan2+0xb4>
 800eeec:	4293      	cmp	r3, r2
 800eeee:	f106 36ff 	add.w	r6, r6, #4294967295
 800eef2:	d107      	bne.n	800ef04 <__ieee754_atan2+0xac>
 800eef4:	2e02      	cmp	r6, #2
 800eef6:	d855      	bhi.n	800efa4 <__ieee754_atan2+0x14c>
 800eef8:	4b3e      	ldr	r3, [pc, #248]	@ (800eff4 <__ieee754_atan2+0x19c>)
 800eefa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800eefe:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ef02:	e7e4      	b.n	800eece <__ieee754_atan2+0x76>
 800ef04:	2e02      	cmp	r6, #2
 800ef06:	d851      	bhi.n	800efac <__ieee754_atan2+0x154>
 800ef08:	4b3b      	ldr	r3, [pc, #236]	@ (800eff8 <__ieee754_atan2+0x1a0>)
 800ef0a:	e7f6      	b.n	800eefa <__ieee754_atan2+0xa2>
 800ef0c:	4553      	cmp	r3, sl
 800ef0e:	d0e4      	beq.n	800eeda <__ieee754_atan2+0x82>
 800ef10:	1a9b      	subs	r3, r3, r2
 800ef12:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800ef16:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ef1a:	da21      	bge.n	800ef60 <__ieee754_atan2+0x108>
 800ef1c:	f1b9 0f00 	cmp.w	r9, #0
 800ef20:	da01      	bge.n	800ef26 <__ieee754_atan2+0xce>
 800ef22:	323c      	adds	r2, #60	@ 0x3c
 800ef24:	db20      	blt.n	800ef68 <__ieee754_atan2+0x110>
 800ef26:	4642      	mov	r2, r8
 800ef28:	464b      	mov	r3, r9
 800ef2a:	4620      	mov	r0, r4
 800ef2c:	4629      	mov	r1, r5
 800ef2e:	f7f1 fc69 	bl	8000804 <__aeabi_ddiv>
 800ef32:	f7ff fd8f 	bl	800ea54 <fabs>
 800ef36:	f000 f863 	bl	800f000 <atan>
 800ef3a:	4604      	mov	r4, r0
 800ef3c:	460d      	mov	r5, r1
 800ef3e:	2e01      	cmp	r6, #1
 800ef40:	d015      	beq.n	800ef6e <__ieee754_atan2+0x116>
 800ef42:	2e02      	cmp	r6, #2
 800ef44:	d017      	beq.n	800ef76 <__ieee754_atan2+0x11e>
 800ef46:	2e00      	cmp	r6, #0
 800ef48:	d0c1      	beq.n	800eece <__ieee754_atan2+0x76>
 800ef4a:	a31f      	add	r3, pc, #124	@ (adr r3, 800efc8 <__ieee754_atan2+0x170>)
 800ef4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef50:	4620      	mov	r0, r4
 800ef52:	4629      	mov	r1, r5
 800ef54:	f7f1 f974 	bl	8000240 <__aeabi_dsub>
 800ef58:	a31d      	add	r3, pc, #116	@ (adr r3, 800efd0 <__ieee754_atan2+0x178>)
 800ef5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5e:	e016      	b.n	800ef8e <__ieee754_atan2+0x136>
 800ef60:	a517      	add	r5, pc, #92	@ (adr r5, 800efc0 <__ieee754_atan2+0x168>)
 800ef62:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ef66:	e7ea      	b.n	800ef3e <__ieee754_atan2+0xe6>
 800ef68:	2400      	movs	r4, #0
 800ef6a:	2500      	movs	r5, #0
 800ef6c:	e7e7      	b.n	800ef3e <__ieee754_atan2+0xe6>
 800ef6e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800ef72:	461d      	mov	r5, r3
 800ef74:	e7ab      	b.n	800eece <__ieee754_atan2+0x76>
 800ef76:	a314      	add	r3, pc, #80	@ (adr r3, 800efc8 <__ieee754_atan2+0x170>)
 800ef78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7c:	4620      	mov	r0, r4
 800ef7e:	4629      	mov	r1, r5
 800ef80:	f7f1 f95e 	bl	8000240 <__aeabi_dsub>
 800ef84:	4602      	mov	r2, r0
 800ef86:	460b      	mov	r3, r1
 800ef88:	a111      	add	r1, pc, #68	@ (adr r1, 800efd0 <__ieee754_atan2+0x178>)
 800ef8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef8e:	f7f1 f957 	bl	8000240 <__aeabi_dsub>
 800ef92:	e782      	b.n	800ee9a <__ieee754_atan2+0x42>
 800ef94:	a50e      	add	r5, pc, #56	@ (adr r5, 800efd0 <__ieee754_atan2+0x178>)
 800ef96:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ef9a:	e798      	b.n	800eece <__ieee754_atan2+0x76>
 800ef9c:	a50e      	add	r5, pc, #56	@ (adr r5, 800efd8 <__ieee754_atan2+0x180>)
 800ef9e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800efa2:	e794      	b.n	800eece <__ieee754_atan2+0x76>
 800efa4:	a50e      	add	r5, pc, #56	@ (adr r5, 800efe0 <__ieee754_atan2+0x188>)
 800efa6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800efaa:	e790      	b.n	800eece <__ieee754_atan2+0x76>
 800efac:	2400      	movs	r4, #0
 800efae:	2500      	movs	r5, #0
 800efb0:	e78d      	b.n	800eece <__ieee754_atan2+0x76>
 800efb2:	a50d      	add	r5, pc, #52	@ (adr r5, 800efe8 <__ieee754_atan2+0x190>)
 800efb4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800efb8:	e789      	b.n	800eece <__ieee754_atan2+0x76>
 800efba:	bf00      	nop
 800efbc:	f3af 8000 	nop.w
 800efc0:	54442d18 	.word	0x54442d18
 800efc4:	3ff921fb 	.word	0x3ff921fb
 800efc8:	33145c07 	.word	0x33145c07
 800efcc:	3ca1a626 	.word	0x3ca1a626
 800efd0:	54442d18 	.word	0x54442d18
 800efd4:	400921fb 	.word	0x400921fb
 800efd8:	54442d18 	.word	0x54442d18
 800efdc:	c00921fb 	.word	0xc00921fb
 800efe0:	54442d18 	.word	0x54442d18
 800efe4:	3fe921fb 	.word	0x3fe921fb
 800efe8:	54442d18 	.word	0x54442d18
 800efec:	bff921fb 	.word	0xbff921fb
 800eff0:	7ff00000 	.word	0x7ff00000
 800eff4:	08010608 	.word	0x08010608
 800eff8:	080105f0 	.word	0x080105f0
 800effc:	00000000 	.word	0x00000000

0800f000 <atan>:
 800f000:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f004:	4bbc      	ldr	r3, [pc, #752]	@ (800f2f8 <atan+0x2f8>)
 800f006:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800f00a:	429e      	cmp	r6, r3
 800f00c:	4604      	mov	r4, r0
 800f00e:	460d      	mov	r5, r1
 800f010:	468b      	mov	fp, r1
 800f012:	d918      	bls.n	800f046 <atan+0x46>
 800f014:	4bb9      	ldr	r3, [pc, #740]	@ (800f2fc <atan+0x2fc>)
 800f016:	429e      	cmp	r6, r3
 800f018:	d801      	bhi.n	800f01e <atan+0x1e>
 800f01a:	d109      	bne.n	800f030 <atan+0x30>
 800f01c:	b140      	cbz	r0, 800f030 <atan+0x30>
 800f01e:	4622      	mov	r2, r4
 800f020:	462b      	mov	r3, r5
 800f022:	4620      	mov	r0, r4
 800f024:	4629      	mov	r1, r5
 800f026:	f7f1 f90d 	bl	8000244 <__adddf3>
 800f02a:	4604      	mov	r4, r0
 800f02c:	460d      	mov	r5, r1
 800f02e:	e006      	b.n	800f03e <atan+0x3e>
 800f030:	f1bb 0f00 	cmp.w	fp, #0
 800f034:	f340 8123 	ble.w	800f27e <atan+0x27e>
 800f038:	a593      	add	r5, pc, #588	@ (adr r5, 800f288 <atan+0x288>)
 800f03a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f03e:	4620      	mov	r0, r4
 800f040:	4629      	mov	r1, r5
 800f042:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f046:	4bae      	ldr	r3, [pc, #696]	@ (800f300 <atan+0x300>)
 800f048:	429e      	cmp	r6, r3
 800f04a:	d811      	bhi.n	800f070 <atan+0x70>
 800f04c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800f050:	429e      	cmp	r6, r3
 800f052:	d80a      	bhi.n	800f06a <atan+0x6a>
 800f054:	a38e      	add	r3, pc, #568	@ (adr r3, 800f290 <atan+0x290>)
 800f056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f05a:	f7f1 f8f3 	bl	8000244 <__adddf3>
 800f05e:	2200      	movs	r2, #0
 800f060:	4ba8      	ldr	r3, [pc, #672]	@ (800f304 <atan+0x304>)
 800f062:	f7f1 fd35 	bl	8000ad0 <__aeabi_dcmpgt>
 800f066:	2800      	cmp	r0, #0
 800f068:	d1e9      	bne.n	800f03e <atan+0x3e>
 800f06a:	f04f 3aff 	mov.w	sl, #4294967295
 800f06e:	e027      	b.n	800f0c0 <atan+0xc0>
 800f070:	f7ff fcf0 	bl	800ea54 <fabs>
 800f074:	4ba4      	ldr	r3, [pc, #656]	@ (800f308 <atan+0x308>)
 800f076:	4604      	mov	r4, r0
 800f078:	429e      	cmp	r6, r3
 800f07a:	460d      	mov	r5, r1
 800f07c:	f200 80b8 	bhi.w	800f1f0 <atan+0x1f0>
 800f080:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800f084:	429e      	cmp	r6, r3
 800f086:	f200 809c 	bhi.w	800f1c2 <atan+0x1c2>
 800f08a:	4602      	mov	r2, r0
 800f08c:	460b      	mov	r3, r1
 800f08e:	f7f1 f8d9 	bl	8000244 <__adddf3>
 800f092:	2200      	movs	r2, #0
 800f094:	4b9b      	ldr	r3, [pc, #620]	@ (800f304 <atan+0x304>)
 800f096:	f7f1 f8d3 	bl	8000240 <__aeabi_dsub>
 800f09a:	2200      	movs	r2, #0
 800f09c:	4606      	mov	r6, r0
 800f09e:	460f      	mov	r7, r1
 800f0a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f0a4:	4620      	mov	r0, r4
 800f0a6:	4629      	mov	r1, r5
 800f0a8:	f7f1 f8cc 	bl	8000244 <__adddf3>
 800f0ac:	4602      	mov	r2, r0
 800f0ae:	460b      	mov	r3, r1
 800f0b0:	4630      	mov	r0, r6
 800f0b2:	4639      	mov	r1, r7
 800f0b4:	f7f1 fba6 	bl	8000804 <__aeabi_ddiv>
 800f0b8:	f04f 0a00 	mov.w	sl, #0
 800f0bc:	4604      	mov	r4, r0
 800f0be:	460d      	mov	r5, r1
 800f0c0:	4622      	mov	r2, r4
 800f0c2:	462b      	mov	r3, r5
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	4629      	mov	r1, r5
 800f0c8:	f7f1 fa72 	bl	80005b0 <__aeabi_dmul>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	4680      	mov	r8, r0
 800f0d2:	4689      	mov	r9, r1
 800f0d4:	f7f1 fa6c 	bl	80005b0 <__aeabi_dmul>
 800f0d8:	a36f      	add	r3, pc, #444	@ (adr r3, 800f298 <atan+0x298>)
 800f0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0de:	4606      	mov	r6, r0
 800f0e0:	460f      	mov	r7, r1
 800f0e2:	f7f1 fa65 	bl	80005b0 <__aeabi_dmul>
 800f0e6:	a36e      	add	r3, pc, #440	@ (adr r3, 800f2a0 <atan+0x2a0>)
 800f0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ec:	f7f1 f8aa 	bl	8000244 <__adddf3>
 800f0f0:	4632      	mov	r2, r6
 800f0f2:	463b      	mov	r3, r7
 800f0f4:	f7f1 fa5c 	bl	80005b0 <__aeabi_dmul>
 800f0f8:	a36b      	add	r3, pc, #428	@ (adr r3, 800f2a8 <atan+0x2a8>)
 800f0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fe:	f7f1 f8a1 	bl	8000244 <__adddf3>
 800f102:	4632      	mov	r2, r6
 800f104:	463b      	mov	r3, r7
 800f106:	f7f1 fa53 	bl	80005b0 <__aeabi_dmul>
 800f10a:	a369      	add	r3, pc, #420	@ (adr r3, 800f2b0 <atan+0x2b0>)
 800f10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f110:	f7f1 f898 	bl	8000244 <__adddf3>
 800f114:	4632      	mov	r2, r6
 800f116:	463b      	mov	r3, r7
 800f118:	f7f1 fa4a 	bl	80005b0 <__aeabi_dmul>
 800f11c:	a366      	add	r3, pc, #408	@ (adr r3, 800f2b8 <atan+0x2b8>)
 800f11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f122:	f7f1 f88f 	bl	8000244 <__adddf3>
 800f126:	4632      	mov	r2, r6
 800f128:	463b      	mov	r3, r7
 800f12a:	f7f1 fa41 	bl	80005b0 <__aeabi_dmul>
 800f12e:	a364      	add	r3, pc, #400	@ (adr r3, 800f2c0 <atan+0x2c0>)
 800f130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f134:	f7f1 f886 	bl	8000244 <__adddf3>
 800f138:	4642      	mov	r2, r8
 800f13a:	464b      	mov	r3, r9
 800f13c:	f7f1 fa38 	bl	80005b0 <__aeabi_dmul>
 800f140:	a361      	add	r3, pc, #388	@ (adr r3, 800f2c8 <atan+0x2c8>)
 800f142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f146:	4680      	mov	r8, r0
 800f148:	4689      	mov	r9, r1
 800f14a:	4630      	mov	r0, r6
 800f14c:	4639      	mov	r1, r7
 800f14e:	f7f1 fa2f 	bl	80005b0 <__aeabi_dmul>
 800f152:	a35f      	add	r3, pc, #380	@ (adr r3, 800f2d0 <atan+0x2d0>)
 800f154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f158:	f7f1 f872 	bl	8000240 <__aeabi_dsub>
 800f15c:	4632      	mov	r2, r6
 800f15e:	463b      	mov	r3, r7
 800f160:	f7f1 fa26 	bl	80005b0 <__aeabi_dmul>
 800f164:	a35c      	add	r3, pc, #368	@ (adr r3, 800f2d8 <atan+0x2d8>)
 800f166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16a:	f7f1 f869 	bl	8000240 <__aeabi_dsub>
 800f16e:	4632      	mov	r2, r6
 800f170:	463b      	mov	r3, r7
 800f172:	f7f1 fa1d 	bl	80005b0 <__aeabi_dmul>
 800f176:	a35a      	add	r3, pc, #360	@ (adr r3, 800f2e0 <atan+0x2e0>)
 800f178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17c:	f7f1 f860 	bl	8000240 <__aeabi_dsub>
 800f180:	4632      	mov	r2, r6
 800f182:	463b      	mov	r3, r7
 800f184:	f7f1 fa14 	bl	80005b0 <__aeabi_dmul>
 800f188:	a357      	add	r3, pc, #348	@ (adr r3, 800f2e8 <atan+0x2e8>)
 800f18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18e:	f7f1 f857 	bl	8000240 <__aeabi_dsub>
 800f192:	4632      	mov	r2, r6
 800f194:	463b      	mov	r3, r7
 800f196:	f7f1 fa0b 	bl	80005b0 <__aeabi_dmul>
 800f19a:	4602      	mov	r2, r0
 800f19c:	460b      	mov	r3, r1
 800f19e:	4640      	mov	r0, r8
 800f1a0:	4649      	mov	r1, r9
 800f1a2:	f7f1 f84f 	bl	8000244 <__adddf3>
 800f1a6:	4622      	mov	r2, r4
 800f1a8:	462b      	mov	r3, r5
 800f1aa:	f7f1 fa01 	bl	80005b0 <__aeabi_dmul>
 800f1ae:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	d144      	bne.n	800f242 <atan+0x242>
 800f1b8:	4620      	mov	r0, r4
 800f1ba:	4629      	mov	r1, r5
 800f1bc:	f7f1 f840 	bl	8000240 <__aeabi_dsub>
 800f1c0:	e733      	b.n	800f02a <atan+0x2a>
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	4b4f      	ldr	r3, [pc, #316]	@ (800f304 <atan+0x304>)
 800f1c6:	f7f1 f83b 	bl	8000240 <__aeabi_dsub>
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	4606      	mov	r6, r0
 800f1ce:	460f      	mov	r7, r1
 800f1d0:	4620      	mov	r0, r4
 800f1d2:	4629      	mov	r1, r5
 800f1d4:	4b4b      	ldr	r3, [pc, #300]	@ (800f304 <atan+0x304>)
 800f1d6:	f7f1 f835 	bl	8000244 <__adddf3>
 800f1da:	4602      	mov	r2, r0
 800f1dc:	460b      	mov	r3, r1
 800f1de:	4630      	mov	r0, r6
 800f1e0:	4639      	mov	r1, r7
 800f1e2:	f7f1 fb0f 	bl	8000804 <__aeabi_ddiv>
 800f1e6:	f04f 0a01 	mov.w	sl, #1
 800f1ea:	4604      	mov	r4, r0
 800f1ec:	460d      	mov	r5, r1
 800f1ee:	e767      	b.n	800f0c0 <atan+0xc0>
 800f1f0:	4b46      	ldr	r3, [pc, #280]	@ (800f30c <atan+0x30c>)
 800f1f2:	429e      	cmp	r6, r3
 800f1f4:	d21a      	bcs.n	800f22c <atan+0x22c>
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	4b45      	ldr	r3, [pc, #276]	@ (800f310 <atan+0x310>)
 800f1fa:	f7f1 f821 	bl	8000240 <__aeabi_dsub>
 800f1fe:	2200      	movs	r2, #0
 800f200:	4606      	mov	r6, r0
 800f202:	460f      	mov	r7, r1
 800f204:	4620      	mov	r0, r4
 800f206:	4629      	mov	r1, r5
 800f208:	4b41      	ldr	r3, [pc, #260]	@ (800f310 <atan+0x310>)
 800f20a:	f7f1 f9d1 	bl	80005b0 <__aeabi_dmul>
 800f20e:	2200      	movs	r2, #0
 800f210:	4b3c      	ldr	r3, [pc, #240]	@ (800f304 <atan+0x304>)
 800f212:	f7f1 f817 	bl	8000244 <__adddf3>
 800f216:	4602      	mov	r2, r0
 800f218:	460b      	mov	r3, r1
 800f21a:	4630      	mov	r0, r6
 800f21c:	4639      	mov	r1, r7
 800f21e:	f7f1 faf1 	bl	8000804 <__aeabi_ddiv>
 800f222:	f04f 0a02 	mov.w	sl, #2
 800f226:	4604      	mov	r4, r0
 800f228:	460d      	mov	r5, r1
 800f22a:	e749      	b.n	800f0c0 <atan+0xc0>
 800f22c:	4602      	mov	r2, r0
 800f22e:	460b      	mov	r3, r1
 800f230:	2000      	movs	r0, #0
 800f232:	4938      	ldr	r1, [pc, #224]	@ (800f314 <atan+0x314>)
 800f234:	f7f1 fae6 	bl	8000804 <__aeabi_ddiv>
 800f238:	f04f 0a03 	mov.w	sl, #3
 800f23c:	4604      	mov	r4, r0
 800f23e:	460d      	mov	r5, r1
 800f240:	e73e      	b.n	800f0c0 <atan+0xc0>
 800f242:	4b35      	ldr	r3, [pc, #212]	@ (800f318 <atan+0x318>)
 800f244:	4e35      	ldr	r6, [pc, #212]	@ (800f31c <atan+0x31c>)
 800f246:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24e:	f7f0 fff7 	bl	8000240 <__aeabi_dsub>
 800f252:	4622      	mov	r2, r4
 800f254:	462b      	mov	r3, r5
 800f256:	f7f0 fff3 	bl	8000240 <__aeabi_dsub>
 800f25a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f25e:	4602      	mov	r2, r0
 800f260:	460b      	mov	r3, r1
 800f262:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f266:	f7f0 ffeb 	bl	8000240 <__aeabi_dsub>
 800f26a:	f1bb 0f00 	cmp.w	fp, #0
 800f26e:	4604      	mov	r4, r0
 800f270:	460d      	mov	r5, r1
 800f272:	f6bf aee4 	bge.w	800f03e <atan+0x3e>
 800f276:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f27a:	461d      	mov	r5, r3
 800f27c:	e6df      	b.n	800f03e <atan+0x3e>
 800f27e:	a51c      	add	r5, pc, #112	@ (adr r5, 800f2f0 <atan+0x2f0>)
 800f280:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f284:	e6db      	b.n	800f03e <atan+0x3e>
 800f286:	bf00      	nop
 800f288:	54442d18 	.word	0x54442d18
 800f28c:	3ff921fb 	.word	0x3ff921fb
 800f290:	8800759c 	.word	0x8800759c
 800f294:	7e37e43c 	.word	0x7e37e43c
 800f298:	e322da11 	.word	0xe322da11
 800f29c:	3f90ad3a 	.word	0x3f90ad3a
 800f2a0:	24760deb 	.word	0x24760deb
 800f2a4:	3fa97b4b 	.word	0x3fa97b4b
 800f2a8:	a0d03d51 	.word	0xa0d03d51
 800f2ac:	3fb10d66 	.word	0x3fb10d66
 800f2b0:	c54c206e 	.word	0xc54c206e
 800f2b4:	3fb745cd 	.word	0x3fb745cd
 800f2b8:	920083ff 	.word	0x920083ff
 800f2bc:	3fc24924 	.word	0x3fc24924
 800f2c0:	5555550d 	.word	0x5555550d
 800f2c4:	3fd55555 	.word	0x3fd55555
 800f2c8:	2c6a6c2f 	.word	0x2c6a6c2f
 800f2cc:	bfa2b444 	.word	0xbfa2b444
 800f2d0:	52defd9a 	.word	0x52defd9a
 800f2d4:	3fadde2d 	.word	0x3fadde2d
 800f2d8:	af749a6d 	.word	0xaf749a6d
 800f2dc:	3fb3b0f2 	.word	0x3fb3b0f2
 800f2e0:	fe231671 	.word	0xfe231671
 800f2e4:	3fbc71c6 	.word	0x3fbc71c6
 800f2e8:	9998ebc4 	.word	0x9998ebc4
 800f2ec:	3fc99999 	.word	0x3fc99999
 800f2f0:	54442d18 	.word	0x54442d18
 800f2f4:	bff921fb 	.word	0xbff921fb
 800f2f8:	440fffff 	.word	0x440fffff
 800f2fc:	7ff00000 	.word	0x7ff00000
 800f300:	3fdbffff 	.word	0x3fdbffff
 800f304:	3ff00000 	.word	0x3ff00000
 800f308:	3ff2ffff 	.word	0x3ff2ffff
 800f30c:	40038000 	.word	0x40038000
 800f310:	3ff80000 	.word	0x3ff80000
 800f314:	bff00000 	.word	0xbff00000
 800f318:	08010620 	.word	0x08010620
 800f31c:	08010640 	.word	0x08010640

0800f320 <__ieee754_sqrt>:
 800f320:	4a65      	ldr	r2, [pc, #404]	@ (800f4b8 <__ieee754_sqrt+0x198>)
 800f322:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f326:	438a      	bics	r2, r1
 800f328:	4606      	mov	r6, r0
 800f32a:	460f      	mov	r7, r1
 800f32c:	460b      	mov	r3, r1
 800f32e:	4604      	mov	r4, r0
 800f330:	d10e      	bne.n	800f350 <__ieee754_sqrt+0x30>
 800f332:	4602      	mov	r2, r0
 800f334:	f7f1 f93c 	bl	80005b0 <__aeabi_dmul>
 800f338:	4602      	mov	r2, r0
 800f33a:	460b      	mov	r3, r1
 800f33c:	4630      	mov	r0, r6
 800f33e:	4639      	mov	r1, r7
 800f340:	f7f0 ff80 	bl	8000244 <__adddf3>
 800f344:	4606      	mov	r6, r0
 800f346:	460f      	mov	r7, r1
 800f348:	4630      	mov	r0, r6
 800f34a:	4639      	mov	r1, r7
 800f34c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f350:	2900      	cmp	r1, #0
 800f352:	dc0c      	bgt.n	800f36e <__ieee754_sqrt+0x4e>
 800f354:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800f358:	4302      	orrs	r2, r0
 800f35a:	d0f5      	beq.n	800f348 <__ieee754_sqrt+0x28>
 800f35c:	b189      	cbz	r1, 800f382 <__ieee754_sqrt+0x62>
 800f35e:	4602      	mov	r2, r0
 800f360:	f7f0 ff6e 	bl	8000240 <__aeabi_dsub>
 800f364:	4602      	mov	r2, r0
 800f366:	460b      	mov	r3, r1
 800f368:	f7f1 fa4c 	bl	8000804 <__aeabi_ddiv>
 800f36c:	e7ea      	b.n	800f344 <__ieee754_sqrt+0x24>
 800f36e:	150a      	asrs	r2, r1, #20
 800f370:	d115      	bne.n	800f39e <__ieee754_sqrt+0x7e>
 800f372:	2100      	movs	r1, #0
 800f374:	e009      	b.n	800f38a <__ieee754_sqrt+0x6a>
 800f376:	0ae3      	lsrs	r3, r4, #11
 800f378:	3a15      	subs	r2, #21
 800f37a:	0564      	lsls	r4, r4, #21
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d0fa      	beq.n	800f376 <__ieee754_sqrt+0x56>
 800f380:	e7f7      	b.n	800f372 <__ieee754_sqrt+0x52>
 800f382:	460a      	mov	r2, r1
 800f384:	e7fa      	b.n	800f37c <__ieee754_sqrt+0x5c>
 800f386:	005b      	lsls	r3, r3, #1
 800f388:	3101      	adds	r1, #1
 800f38a:	02d8      	lsls	r0, r3, #11
 800f38c:	d5fb      	bpl.n	800f386 <__ieee754_sqrt+0x66>
 800f38e:	1e48      	subs	r0, r1, #1
 800f390:	1a12      	subs	r2, r2, r0
 800f392:	f1c1 0020 	rsb	r0, r1, #32
 800f396:	fa24 f000 	lsr.w	r0, r4, r0
 800f39a:	4303      	orrs	r3, r0
 800f39c:	408c      	lsls	r4, r1
 800f39e:	2700      	movs	r7, #0
 800f3a0:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 800f3a4:	2116      	movs	r1, #22
 800f3a6:	07d2      	lsls	r2, r2, #31
 800f3a8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800f3ac:	463a      	mov	r2, r7
 800f3ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f3b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f3b6:	bf5c      	itt	pl
 800f3b8:	005b      	lslpl	r3, r3, #1
 800f3ba:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800f3be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f3c2:	bf58      	it	pl
 800f3c4:	0064      	lslpl	r4, r4, #1
 800f3c6:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f3ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f3ce:	0064      	lsls	r4, r4, #1
 800f3d0:	1815      	adds	r5, r2, r0
 800f3d2:	429d      	cmp	r5, r3
 800f3d4:	bfde      	ittt	le
 800f3d6:	182a      	addle	r2, r5, r0
 800f3d8:	1b5b      	suble	r3, r3, r5
 800f3da:	183f      	addle	r7, r7, r0
 800f3dc:	0fe5      	lsrs	r5, r4, #31
 800f3de:	3901      	subs	r1, #1
 800f3e0:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800f3e4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f3e8:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800f3ec:	d1f0      	bne.n	800f3d0 <__ieee754_sqrt+0xb0>
 800f3ee:	460d      	mov	r5, r1
 800f3f0:	2620      	movs	r6, #32
 800f3f2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	eb00 0c01 	add.w	ip, r0, r1
 800f3fc:	dc02      	bgt.n	800f404 <__ieee754_sqrt+0xe4>
 800f3fe:	d113      	bne.n	800f428 <__ieee754_sqrt+0x108>
 800f400:	45a4      	cmp	ip, r4
 800f402:	d811      	bhi.n	800f428 <__ieee754_sqrt+0x108>
 800f404:	f1bc 0f00 	cmp.w	ip, #0
 800f408:	eb0c 0100 	add.w	r1, ip, r0
 800f40c:	da3e      	bge.n	800f48c <__ieee754_sqrt+0x16c>
 800f40e:	2900      	cmp	r1, #0
 800f410:	db3c      	blt.n	800f48c <__ieee754_sqrt+0x16c>
 800f412:	f102 0e01 	add.w	lr, r2, #1
 800f416:	1a9b      	subs	r3, r3, r2
 800f418:	4672      	mov	r2, lr
 800f41a:	45a4      	cmp	ip, r4
 800f41c:	bf88      	it	hi
 800f41e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f422:	eba4 040c 	sub.w	r4, r4, ip
 800f426:	4405      	add	r5, r0
 800f428:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800f42c:	3e01      	subs	r6, #1
 800f42e:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800f432:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f436:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800f43a:	d1dc      	bne.n	800f3f6 <__ieee754_sqrt+0xd6>
 800f43c:	431c      	orrs	r4, r3
 800f43e:	d01a      	beq.n	800f476 <__ieee754_sqrt+0x156>
 800f440:	4c1e      	ldr	r4, [pc, #120]	@ (800f4bc <__ieee754_sqrt+0x19c>)
 800f442:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 800f4c0 <__ieee754_sqrt+0x1a0>
 800f446:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f44a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f44e:	f7f0 fef7 	bl	8000240 <__aeabi_dsub>
 800f452:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800f456:	4602      	mov	r2, r0
 800f458:	460b      	mov	r3, r1
 800f45a:	4650      	mov	r0, sl
 800f45c:	4659      	mov	r1, fp
 800f45e:	f7f1 fb23 	bl	8000aa8 <__aeabi_dcmple>
 800f462:	b140      	cbz	r0, 800f476 <__ieee754_sqrt+0x156>
 800f464:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f468:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f46c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800f470:	d10e      	bne.n	800f490 <__ieee754_sqrt+0x170>
 800f472:	4635      	mov	r5, r6
 800f474:	3701      	adds	r7, #1
 800f476:	107b      	asrs	r3, r7, #1
 800f478:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800f47c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800f480:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 800f484:	086b      	lsrs	r3, r5, #1
 800f486:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 800f48a:	e75b      	b.n	800f344 <__ieee754_sqrt+0x24>
 800f48c:	4696      	mov	lr, r2
 800f48e:	e7c2      	b.n	800f416 <__ieee754_sqrt+0xf6>
 800f490:	f7f0 fed8 	bl	8000244 <__adddf3>
 800f494:	e9d4 ab00 	ldrd	sl, fp, [r4]
 800f498:	4602      	mov	r2, r0
 800f49a:	460b      	mov	r3, r1
 800f49c:	4650      	mov	r0, sl
 800f49e:	4659      	mov	r1, fp
 800f4a0:	f7f1 faf8 	bl	8000a94 <__aeabi_dcmplt>
 800f4a4:	b120      	cbz	r0, 800f4b0 <__ieee754_sqrt+0x190>
 800f4a6:	1cab      	adds	r3, r5, #2
 800f4a8:	bf08      	it	eq
 800f4aa:	3701      	addeq	r7, #1
 800f4ac:	3502      	adds	r5, #2
 800f4ae:	e7e2      	b.n	800f476 <__ieee754_sqrt+0x156>
 800f4b0:	1c6b      	adds	r3, r5, #1
 800f4b2:	f023 0501 	bic.w	r5, r3, #1
 800f4b6:	e7de      	b.n	800f476 <__ieee754_sqrt+0x156>
 800f4b8:	7ff00000 	.word	0x7ff00000
 800f4bc:	08010668 	.word	0x08010668
 800f4c0:	08010660 	.word	0x08010660

0800f4c4 <_init>:
 800f4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4c6:	bf00      	nop
 800f4c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4ca:	bc08      	pop	{r3}
 800f4cc:	469e      	mov	lr, r3
 800f4ce:	4770      	bx	lr

0800f4d0 <_fini>:
 800f4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4d2:	bf00      	nop
 800f4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4d6:	bc08      	pop	{r3}
 800f4d8:	469e      	mov	lr, r3
 800f4da:	4770      	bx	lr
