$date
	Thu Oct 24 15:15:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module addition_tb $end
$var wire 1 ! carry_out $end
$var wire 4 " Sum [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % carry_in $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % carry_in $end
$var wire 5 ( full_sum [4:0] $end
$var wire 1 ! carry_out $end
$var wire 4 ) Sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 )
b11 (
b10 '
b1 &
0%
b10 $
b1 #
b11 "
0!
$end
#10
b0 "
b0 )
1!
b1 $
b1 '
b10000 (
b1111 #
b1111 &
#20
1%
b101 $
b101 '
b10000 (
b1010 #
b1010 &
#30
b1 "
b1 )
b1000 $
b1000 '
b10001 (
b1000 #
b1000 &
#40
0!
b0 $
b0 '
b1 (
b0 #
b0 &
#50
