
gorevyuku1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001079c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  08010940  08010940  00011940  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010eb8  08010eb8  000121e8  2**0
                  CONTENTS
  4 .ARM          00000008  08010eb8  08010eb8  00011eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ec0  08010ec0  000121e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ec0  08010ec0  00011ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ec4  08010ec4  00011ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08010ec8  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d8  200001e8  080110b0  000121e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bc0  080110b0  00012bc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d032  00000000  00000000  00012218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044bc  00000000  00000000  0002f24a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d0  00000000  00000000  00033708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001298  00000000  00000000  00034ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007971  00000000  00000000  00036170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022001  00000000  00000000  0003dae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a747e  00000000  00000000  0005fae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106f60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ca0  00000000  00000000  00106fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0010ec44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010924 	.word	0x08010924

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08010924 	.word	0x08010924

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <SubSys_Actuator_Servo_MoveTo>:
 * 		   The correct duty cycle range is between 2% and 12%.
 *
 * @param *dev, Connect struct parameter htim_X, tim_channel_in as given below
 * @param Angle The desired angle for the motor to turn.
 */
void SubSys_Actuator_Servo_MoveTo(Actuator_Servo_HandleTypeDef *dev, uint16_t Angle){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	807b      	strh	r3, [r7, #2]

	if(dev == &dev_Servo_Separation){
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a17      	ldr	r2, [pc, #92]	@ (8001060 <SubSys_Actuator_Servo_MoveTo+0x6c>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d110      	bne.n	800102a <SubSys_Actuator_Servo_MoveTo+0x36>
		dev->htim_X->Instance->CCR2 = (((Angle*100)/180)+20);
 8001008:	887b      	ldrh	r3, [r7, #2]
 800100a:	2264      	movs	r2, #100	@ 0x64
 800100c:	fb02 f303 	mul.w	r3, r2, r3
 8001010:	4a14      	ldr	r2, [pc, #80]	@ (8001064 <SubSys_Actuator_Servo_MoveTo+0x70>)
 8001012:	fb82 1203 	smull	r1, r2, r2, r3
 8001016:	441a      	add	r2, r3
 8001018:	11d2      	asrs	r2, r2, #7
 800101a:	17db      	asrs	r3, r3, #31
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	f103 0214 	add.w	r2, r3, #20
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(dev == &dev_Servo_ColorFilter){
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a0e      	ldr	r2, [pc, #56]	@ (8001068 <SubSys_Actuator_Servo_MoveTo+0x74>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d110      	bne.n	8001054 <SubSys_Actuator_Servo_MoveTo+0x60>
		dev->htim_X->Instance->CCR1 = (((Angle*100)/180)+20);
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	2264      	movs	r2, #100	@ 0x64
 8001036:	fb02 f303 	mul.w	r3, r2, r3
 800103a:	4a0a      	ldr	r2, [pc, #40]	@ (8001064 <SubSys_Actuator_Servo_MoveTo+0x70>)
 800103c:	fb82 1203 	smull	r1, r2, r2, r3
 8001040:	441a      	add	r2, r3
 8001042:	11d2      	asrs	r2, r2, #7
 8001044:	17db      	asrs	r3, r3, #31
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	f103 0214 	add.w	r2, r3, #20
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34
	}

}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	20000a24 	.word	0x20000a24
 8001064:	b60b60b7 	.word	0xb60b60b7
 8001068:	20000a2c 	.word	0x20000a2c

0800106c <PassiveBuzz_ON>:
 * @brief : Buzzer is set when the function is called(DutyCycle is configurated by the CCRx REG)
 * @param :  htim_X        : it's set by &htimX. X is the number of timers
 * @param :  PWM_Channel_X :  it's set by TIM_CHANNEL_X . X is the number of timer's channels
 * @retval: None
 */
void PassiveBuzz_ON(TIM_HandleTypeDef *htim_X, uint32_t PWM_Channel_X){
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]

	switch (PWM_Channel_X){
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2b0c      	cmp	r3, #12
 800107a:	d875      	bhi.n	8001168 <PassiveBuzz_ON+0xfc>
 800107c:	a201      	add	r2, pc, #4	@ (adr r2, 8001084 <PassiveBuzz_ON+0x18>)
 800107e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001082:	bf00      	nop
 8001084:	080010b9 	.word	0x080010b9
 8001088:	08001169 	.word	0x08001169
 800108c:	08001169 	.word	0x08001169
 8001090:	08001169 	.word	0x08001169
 8001094:	080010e5 	.word	0x080010e5
 8001098:	08001169 	.word	0x08001169
 800109c:	08001169 	.word	0x08001169
 80010a0:	08001169 	.word	0x08001169
 80010a4:	08001111 	.word	0x08001111
 80010a8:	08001169 	.word	0x08001169
 80010ac:	08001169 	.word	0x08001169
 80010b0:	08001169 	.word	0x08001169
 80010b4:	0800113d 	.word	0x0800113d

	case TIM_CHANNEL_1 :
		htim_X->Instance->CCR1 =  0.5 * (htim_X->Instance->ARR);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fa28 	bl	8000514 <__aeabi_ui2d>
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	4b29      	ldr	r3, [pc, #164]	@ (8001170 <PassiveBuzz_ON+0x104>)
 80010ca:	f7ff fa9d 	bl	8000608 <__aeabi_dmul>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681c      	ldr	r4, [r3, #0]
 80010da:	f7ff fd6d 	bl	8000bb8 <__aeabi_d2uiz>
 80010de:	4603      	mov	r3, r0
 80010e0:	6363      	str	r3, [r4, #52]	@ 0x34
	break;
 80010e2:	e041      	b.n	8001168 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_2 :
		htim_X->Instance->CCR2 =  0.5 * (htim_X->Instance->ARR);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa12 	bl	8000514 <__aeabi_ui2d>
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001170 <PassiveBuzz_ON+0x104>)
 80010f6:	f7ff fa87 	bl	8000608 <__aeabi_dmul>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681c      	ldr	r4, [r3, #0]
 8001106:	f7ff fd57 	bl	8000bb8 <__aeabi_d2uiz>
 800110a:	4603      	mov	r3, r0
 800110c:	63a3      	str	r3, [r4, #56]	@ 0x38
	break;
 800110e:	e02b      	b.n	8001168 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_3 :
		htim_X->Instance->CCR3 =  0.5 * (htim_X->Instance->ARR);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff f9fc 	bl	8000514 <__aeabi_ui2d>
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <PassiveBuzz_ON+0x104>)
 8001122:	f7ff fa71 	bl	8000608 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681c      	ldr	r4, [r3, #0]
 8001132:	f7ff fd41 	bl	8000bb8 <__aeabi_d2uiz>
 8001136:	4603      	mov	r3, r0
 8001138:	63e3      	str	r3, [r4, #60]	@ 0x3c
	break;
 800113a:	e015      	b.n	8001168 <PassiveBuzz_ON+0xfc>

	case TIM_CHANNEL_4 :
		htim_X->Instance->CCR4 =  0.5 * (htim_X->Instance->ARR);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f9e6 	bl	8000514 <__aeabi_ui2d>
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <PassiveBuzz_ON+0x104>)
 800114e:	f7ff fa5b 	bl	8000608 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4610      	mov	r0, r2
 8001158:	4619      	mov	r1, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681c      	ldr	r4, [r3, #0]
 800115e:	f7ff fd2b 	bl	8000bb8 <__aeabi_d2uiz>
 8001162:	4603      	mov	r3, r0
 8001164:	6423      	str	r3, [r4, #64]	@ 0x40
	break;
 8001166:	bf00      	nop
	}


}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bd90      	pop	{r4, r7, pc}
 8001170:	3fe00000 	.word	0x3fe00000

08001174 <SubSys_SatelliteMission_Continue>:

#include "SubSys_Payload_FlightStatus.h"


void SubSys_SatelliteMission_Continue(){
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0


	SubSys_Payload_MissionRetryLoop();
 8001178:	f000 f8a4 	bl	80012c4 <SubSys_Payload_MissionRetryLoop>

	/*! Model Satellite is on the ground*/
	if( ((-2 <= MS5611_VertSpeed) && (MS5611_VertSpeed <= 4)) && (SatelliteStatus == ReadyForLaunch) )
 800117c:	4b4a      	ldr	r3, [pc, #296]	@ (80012a8 <SubSys_SatelliteMission_Continue+0x134>)
 800117e:	edd3 7a00 	vldr	s15, [r3]
 8001182:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001186:	eef4 7ac7 	vcmpe.f32	s15, s14
 800118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118e:	db0f      	blt.n	80011b0 <SubSys_SatelliteMission_Continue+0x3c>
 8001190:	4b45      	ldr	r3, [pc, #276]	@ (80012a8 <SubSys_SatelliteMission_Continue+0x134>)
 8001192:	edd3 7a00 	vldr	s15, [r3]
 8001196:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800119a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800119e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a2:	d805      	bhi.n	80011b0 <SubSys_SatelliteMission_Continue+0x3c>
 80011a4:	4b41      	ldr	r3, [pc, #260]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <SubSys_SatelliteMission_Continue+0x3c>
	{
		__NOP();
 80011ac:	bf00      	nop
					PassiveBuzz_ON(&htim3, TIM_CHANNEL_1);		/*! The payload of the satellite has made contact with the ground */
				}

	     }

}
 80011ae:	e078      	b.n	80012a2 <SubSys_SatelliteMission_Continue+0x12e>
		SatelliteStatus = Ascent;
 80011b0:	4b3e      	ldr	r3, [pc, #248]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	701a      	strb	r2, [r3, #0]
				if( ((0 <= MS5611_VertSpeed) && (MS5611_VertSpeed <= 3))  && (SatelliteStatus == Ascent) )	//TODO: Euler angles will be added
 80011b6:	4b3c      	ldr	r3, [pc, #240]	@ (80012a8 <SubSys_SatelliteMission_Continue+0x134>)
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c4:	db10      	blt.n	80011e8 <SubSys_SatelliteMission_Continue+0x74>
 80011c6:	4b38      	ldr	r3, [pc, #224]	@ (80012a8 <SubSys_SatelliteMission_Continue+0x134>)
 80011c8:	edd3 7a00 	vldr	s15, [r3]
 80011cc:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80011d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d8:	d806      	bhi.n	80011e8 <SubSys_SatelliteMission_Continue+0x74>
 80011da:	4b34      	ldr	r3, [pc, #208]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d102      	bne.n	80011e8 <SubSys_SatelliteMission_Continue+0x74>
					SatelliteStatus = ModelSatelliteDescent;
 80011e2:	4b32      	ldr	r3, [pc, #200]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 80011e4:	2202      	movs	r2, #2
 80011e6:	701a      	strb	r2, [r3, #0]
				if( ((-14 <= MS5611_VertSpeed) && (MS5611_VertSpeed <= -12)) && (SatelliteStatus == ModelSatelliteDescent) )
 80011e8:	4b2f      	ldr	r3, [pc, #188]	@ (80012a8 <SubSys_SatelliteMission_Continue+0x134>)
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	eeba 7a0c 	vmov.f32	s14, #172	@ 0xc1600000 -14.0
 80011f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	db13      	blt.n	8001224 <SubSys_SatelliteMission_Continue+0xb0>
 80011fc:	4b2a      	ldr	r3, [pc, #168]	@ (80012a8 <SubSys_SatelliteMission_Continue+0x134>)
 80011fe:	edd3 7a00 	vldr	s15, [r3]
 8001202:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001206:	eef4 7ac7 	vcmpe.f32	s15, s14
 800120a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120e:	d809      	bhi.n	8001224 <SubSys_SatelliteMission_Continue+0xb0>
 8001210:	4b26      	ldr	r3, [pc, #152]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b02      	cmp	r3, #2
 8001216:	d105      	bne.n	8001224 <SubSys_SatelliteMission_Continue+0xb0>
					SatelliteStatus = Separation;
 8001218:	4b24      	ldr	r3, [pc, #144]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 800121a:	2203      	movs	r2, #3
 800121c:	701a      	strb	r2, [r3, #0]
					AutonomoSeparationStatus = Permission_OK;
 800121e:	4b24      	ldr	r3, [pc, #144]	@ (80012b0 <SubSys_SatelliteMission_Continue+0x13c>)
 8001220:	2201      	movs	r2, #1
 8001222:	701a      	strb	r2, [r3, #0]
				if( ((390 <= MS5611_Altitude) && (MS5611_Altitude <= 410)) && (AutonomoSeparationStatus = Permission_OK) && (SatelliteStatus == Separation) )
 8001224:	4b23      	ldr	r3, [pc, #140]	@ (80012b4 <SubSys_SatelliteMission_Continue+0x140>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80012b8 <SubSys_SatelliteMission_Continue+0x144>
 800122e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	db15      	blt.n	8001264 <SubSys_SatelliteMission_Continue+0xf0>
 8001238:	4b1e      	ldr	r3, [pc, #120]	@ (80012b4 <SubSys_SatelliteMission_Continue+0x140>)
 800123a:	edd3 7a00 	vldr	s15, [r3]
 800123e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80012bc <SubSys_SatelliteMission_Continue+0x148>
 8001242:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	d80b      	bhi.n	8001264 <SubSys_SatelliteMission_Continue+0xf0>
 800124c:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <SubSys_SatelliteMission_Continue+0x13c>)
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
 8001252:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b03      	cmp	r3, #3
 8001258:	d104      	bne.n	8001264 <SubSys_SatelliteMission_Continue+0xf0>
					SatelliteStatus = PayloadDescent;
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 800125c:	2204      	movs	r2, #4
 800125e:	701a      	strb	r2, [r3, #0]
					SubSys_SeparationMechanism_UnLock_PayloadFromCarrier();
 8001260:	f000 ffde 	bl	8002220 <SubSys_SeparationMechanism_UnLock_PayloadFromCarrier>
				if( ((0 <= MS5611_Altitude) && (MS5611_Altitude <= 2)) && (SatelliteStatus == PayloadDescent) )
 8001264:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <SubSys_SatelliteMission_Continue+0x140>)
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800126e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001272:	da00      	bge.n	8001276 <SubSys_SatelliteMission_Continue+0x102>
}
 8001274:	e015      	b.n	80012a2 <SubSys_SatelliteMission_Continue+0x12e>
				if( ((0 <= MS5611_Altitude) && (MS5611_Altitude <= 2)) && (SatelliteStatus == PayloadDescent) )
 8001276:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <SubSys_SatelliteMission_Continue+0x140>)
 8001278:	edd3 7a00 	vldr	s15, [r3]
 800127c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001288:	d900      	bls.n	800128c <SubSys_SatelliteMission_Continue+0x118>
}
 800128a:	e00a      	b.n	80012a2 <SubSys_SatelliteMission_Continue+0x12e>
				if( ((0 <= MS5611_Altitude) && (MS5611_Altitude <= 2)) && (SatelliteStatus == PayloadDescent) )
 800128c:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b04      	cmp	r3, #4
 8001292:	d106      	bne.n	80012a2 <SubSys_SatelliteMission_Continue+0x12e>
					SatelliteStatus = Recovery;
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <SubSys_SatelliteMission_Continue+0x138>)
 8001296:	2205      	movs	r2, #5
 8001298:	701a      	strb	r2, [r3, #0]
					PassiveBuzz_ON(&htim3, TIM_CHANNEL_1);		/*! The payload of the satellite has made contact with the ground */
 800129a:	2100      	movs	r1, #0
 800129c:	4808      	ldr	r0, [pc, #32]	@ (80012c0 <SubSys_SatelliteMission_Continue+0x14c>)
 800129e:	f7ff fee5 	bl	800106c <PassiveBuzz_ON>
}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200007d0 	.word	0x200007d0
 80012ac:	20000a34 	.word	0x20000a34
 80012b0:	20000a35 	.word	0x20000a35
 80012b4:	200007cc 	.word	0x200007cc
 80012b8:	43c30000 	.word	0x43c30000
 80012bc:	43cd0000 	.word	0x43cd0000
 80012c0:	2000063c 	.word	0x2000063c

080012c4 <SubSys_Payload_MissionRetryLoop>:

#include "SubSys_Payload_PeriodicReattempt.h"

void SubSys_Payload_MissionRetryLoop(){
 80012c4:	b598      	push	{r3, r4, r7, lr}
 80012c6:	af00      	add	r7, sp, #0

	/*! At the beginning of each loop, the system retrieves the last recorded milliseconds */
	SystemTick = HAL_GetTick();
 80012c8:	f002 fb42 	bl	8003950 <HAL_GetTick>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4a0d      	ldr	r2, [pc, #52]	@ (8001304 <SubSys_Payload_MissionRetryLoop+0x40>)
 80012d0:	6013      	str	r3, [r2, #0]
	* (P) = Pressure
	* (G) = G force
	* (V) = Vertical Speed
	* (H) = Vertical Height
	**/
	MS5611_Read_ActVal(&MS5611);
 80012d2:	480d      	ldr	r0, [pc, #52]	@ (8001308 <SubSys_Payload_MissionRetryLoop+0x44>)
 80012d4:	f000 fe9c 	bl	8002010 <MS5611_Read_ActVal>
	//SD_Write(SdDatasBuf, "SAT_PAY/STM32.TXT");

	/*! Transfer all necessary datas from Carrier to Payload of Satellite*/
	//SubSys_WirelessCom_Telemetry_Transfer_From_To(Sat_Payload, GroundStation, &dev_WirelessComApp);

	NumberOfTelePacket++;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <SubSys_Payload_MissionRetryLoop+0x48>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3301      	adds	r3, #1
 80012de:	4a0b      	ldr	r2, [pc, #44]	@ (800130c <SubSys_Payload_MissionRetryLoop+0x48>)
 80012e0:	6013      	str	r3, [r2, #0]

	/*! The system time is retrieved again and the loop waits until the elapsed time reaches 1000 milliseconds*/
	HAL_Delay(abs(1000 - (HAL_GetTick() - SystemTick)));
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <SubSys_Payload_MissionRetryLoop+0x40>)
 80012e4:	681c      	ldr	r4, [r3, #0]
 80012e6:	f002 fb33 	bl	8003950 <HAL_GetTick>
 80012ea:	4603      	mov	r3, r0
 80012ec:	1ae3      	subs	r3, r4, r3
 80012ee:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	bfb8      	it	lt
 80012f6:	425b      	neglt	r3, r3
 80012f8:	4618      	mov	r0, r3
 80012fa:	f002 fb35 	bl	8003968 <HAL_Delay>

}
 80012fe:	bf00      	nop
 8001300:	bd98      	pop	{r3, r4, r7, pc}
 8001302:	bf00      	nop
 8001304:	20000a38 	.word	0x20000a38
 8001308:	2000075c 	.word	0x2000075c
 800130c:	20000a3c 	.word	0x20000a3c

08001310 <GPS_Init>:

extern float GPS_Altitude;				/*! Vertical distance info of satellite beetween */
extern float GPS_Longitude;				/*! Location info of satellite on the earth 	 */
extern float GPS_Latitude;				/*! Location info of satellite on the earth 	 */
void GPS_Init()
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001314:	2201      	movs	r2, #1
 8001316:	4903      	ldr	r1, [pc, #12]	@ (8001324 <GPS_Init+0x14>)
 8001318:	4803      	ldr	r0, [pc, #12]	@ (8001328 <GPS_Init+0x18>)
 800131a:	f007 fcad 	bl	8008c78 <HAL_UART_Receive_IT>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000204 	.word	0x20000204
 8001328:	200006cc 	.word	0x200006cc

0800132c <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001330:	4b16      	ldr	r3, [pc, #88]	@ (800138c <GPS_UART_CallBack+0x60>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b0a      	cmp	r3, #10
 8001336:	d010      	beq.n	800135a <GPS_UART_CallBack+0x2e>
 8001338:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <GPS_UART_CallBack+0x64>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	b25b      	sxtb	r3, r3
 800133e:	2b00      	cmp	r3, #0
 8001340:	db0b      	blt.n	800135a <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <GPS_UART_CallBack+0x64>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	1c5a      	adds	r2, r3, #1
 8001348:	b2d1      	uxtb	r1, r2
 800134a:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <GPS_UART_CallBack+0x64>)
 800134c:	7011      	strb	r1, [r2, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <GPS_UART_CallBack+0x60>)
 8001352:	7819      	ldrb	r1, [r3, #0]
 8001354:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <GPS_UART_CallBack+0x68>)
 8001356:	5499      	strb	r1, [r3, r2]
 8001358:	e010      	b.n	800137c <GPS_UART_CallBack+0x50>
	} else {

		if(GPS_validate((char*) rx_buffer))
 800135a:	480e      	ldr	r0, [pc, #56]	@ (8001394 <GPS_UART_CallBack+0x68>)
 800135c:	f000 f81e 	bl	800139c <GPS_validate>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 8001366:	480b      	ldr	r0, [pc, #44]	@ (8001394 <GPS_UART_CallBack+0x68>)
 8001368:	f000 f87a 	bl	8001460 <GPS_parse>
		rx_index = 0;
 800136c:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <GPS_UART_CallBack+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001372:	2280      	movs	r2, #128	@ 0x80
 8001374:	2100      	movs	r1, #0
 8001376:	4807      	ldr	r0, [pc, #28]	@ (8001394 <GPS_UART_CallBack+0x68>)
 8001378:	f00b fa1a 	bl	800c7b0 <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 800137c:	2201      	movs	r2, #1
 800137e:	4903      	ldr	r1, [pc, #12]	@ (800138c <GPS_UART_CallBack+0x60>)
 8001380:	4805      	ldr	r0, [pc, #20]	@ (8001398 <GPS_UART_CallBack+0x6c>)
 8001382:	f007 fc79 	bl	8008c78 <HAL_UART_Receive_IT>
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000204 	.word	0x20000204
 8001390:	20000288 	.word	0x20000288
 8001394:	20000208 	.word	0x20000208
 8001398:	200006cc 	.word	0x200006cc

0800139c <GPS_validate>:


int GPS_validate(char *nmeastr){
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	687a      	ldr	r2, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b24      	cmp	r3, #36	@ 0x24
 80013b6:	d103      	bne.n	80013c0 <GPS_validate+0x24>
        i++;
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	3301      	adds	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80013be:	e00c      	b.n	80013da <GPS_validate+0x3e>
        return 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	e047      	b.n	8001454 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4053      	eors	r3, r2
 80013d2:	613b      	str	r3, [r7, #16]
        i++;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	3301      	adds	r3, #1
 80013d8:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	4413      	add	r3, r2
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d008      	beq.n	80013f8 <GPS_validate+0x5c>
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	4413      	add	r3, r2
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80013f0:	d002      	beq.n	80013f8 <GPS_validate+0x5c>
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	2b4a      	cmp	r3, #74	@ 0x4a
 80013f6:	dde5      	ble.n	80013c4 <GPS_validate+0x28>
    }

    if(i >= 75){
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2b4a      	cmp	r3, #74	@ 0x4a
 80013fc:	dd01      	ble.n	8001402 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80013fe:	2300      	movs	r3, #0
 8001400:	e028      	b.n	8001454 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b2a      	cmp	r3, #42	@ 0x2a
 800140c:	d119      	bne.n	8001442 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	3301      	adds	r3, #1
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	4413      	add	r3, r2
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3302      	adds	r3, #2
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	490a      	ldr	r1, [pc, #40]	@ (800145c <GPS_validate+0xc0>)
 8001432:	4618      	mov	r0, r3
 8001434:	f00b f898 	bl	800c568 <siprintf>
    return((checkcalcstr[0] == check[0])
 8001438:	7a3a      	ldrb	r2, [r7, #8]
 800143a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800143c:	429a      	cmp	r2, r3
 800143e:	d108      	bne.n	8001452 <GPS_validate+0xb6>
 8001440:	e001      	b.n	8001446 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001442:	2300      	movs	r3, #0
 8001444:	e006      	b.n	8001454 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001446:	7a7a      	ldrb	r2, [r7, #9]
 8001448:	7b7b      	ldrb	r3, [r7, #13]
 800144a:	429a      	cmp	r2, r3
 800144c:	d101      	bne.n	8001452 <GPS_validate+0xb6>
 800144e:	2301      	movs	r3, #1
 8001450:	e000      	b.n	8001454 <GPS_validate+0xb8>
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	08010940 	.word	0x08010940

08001460 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af08      	add	r7, sp, #32
 8001466:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001468:	2206      	movs	r2, #6
 800146a:	4950      	ldr	r1, [pc, #320]	@ (80015ac <GPS_parse+0x14c>)
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f00b f9b4 	bl	800c7da <strncmp>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d143      	bne.n	8001500 <GPS_parse+0xa0>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001478:	4b4d      	ldr	r3, [pc, #308]	@ (80015b0 <GPS_parse+0x150>)
 800147a:	9307      	str	r3, [sp, #28]
 800147c:	4b4d      	ldr	r3, [pc, #308]	@ (80015b4 <GPS_parse+0x154>)
 800147e:	9306      	str	r3, [sp, #24]
 8001480:	4b4d      	ldr	r3, [pc, #308]	@ (80015b8 <GPS_parse+0x158>)
 8001482:	9305      	str	r3, [sp, #20]
 8001484:	4b4d      	ldr	r3, [pc, #308]	@ (80015bc <GPS_parse+0x15c>)
 8001486:	9304      	str	r3, [sp, #16]
 8001488:	4b4d      	ldr	r3, [pc, #308]	@ (80015c0 <GPS_parse+0x160>)
 800148a:	9303      	str	r3, [sp, #12]
 800148c:	4b4d      	ldr	r3, [pc, #308]	@ (80015c4 <GPS_parse+0x164>)
 800148e:	9302      	str	r3, [sp, #8]
 8001490:	4b4d      	ldr	r3, [pc, #308]	@ (80015c8 <GPS_parse+0x168>)
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	4b4d      	ldr	r3, [pc, #308]	@ (80015cc <GPS_parse+0x16c>)
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	4b4d      	ldr	r3, [pc, #308]	@ (80015d0 <GPS_parse+0x170>)
 800149a:	4a4e      	ldr	r2, [pc, #312]	@ (80015d4 <GPS_parse+0x174>)
 800149c:	494e      	ldr	r1, [pc, #312]	@ (80015d8 <GPS_parse+0x178>)
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f00b f882 	bl	800c5a8 <siscanf>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	dd7c      	ble.n	80015a4 <GPS_parse+0x144>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80014aa:	4b4c      	ldr	r3, [pc, #304]	@ (80015dc <GPS_parse+0x17c>)
 80014ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80014b0:	4b4a      	ldr	r3, [pc, #296]	@ (80015dc <GPS_parse+0x17c>)
 80014b2:	7e1b      	ldrb	r3, [r3, #24]
 80014b4:	4618      	mov	r0, r3
 80014b6:	eeb0 0a67 	vmov.f32	s0, s15
 80014ba:	f000 f8b9 	bl	8001630 <GPS_nmea_to_dec>
 80014be:	eef0 7a40 	vmov.f32	s15, s0
 80014c2:	4b46      	ldr	r3, [pc, #280]	@ (80015dc <GPS_parse+0x17c>)
 80014c4:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80014c8:	4b44      	ldr	r3, [pc, #272]	@ (80015dc <GPS_parse+0x17c>)
 80014ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80014ce:	4b43      	ldr	r3, [pc, #268]	@ (80015dc <GPS_parse+0x17c>)
 80014d0:	7e5b      	ldrb	r3, [r3, #25]
 80014d2:	4618      	mov	r0, r3
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	f000 f8aa 	bl	8001630 <GPS_nmea_to_dec>
 80014dc:	eef0 7a40 	vmov.f32	s15, s0
 80014e0:	4b3e      	ldr	r3, [pc, #248]	@ (80015dc <GPS_parse+0x17c>)
 80014e2:	edc3 7a00 	vstr	s15, [r3]

    		GPS_Latitude = GPS.dec_latitude;
 80014e6:	4b3d      	ldr	r3, [pc, #244]	@ (80015dc <GPS_parse+0x17c>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	4a3d      	ldr	r2, [pc, #244]	@ (80015e0 <GPS_parse+0x180>)
 80014ec:	6013      	str	r3, [r2, #0]
    		GPS_Longitude = GPS.dec_longitude;
 80014ee:	4b3b      	ldr	r3, [pc, #236]	@ (80015dc <GPS_parse+0x17c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a3c      	ldr	r2, [pc, #240]	@ (80015e4 <GPS_parse+0x184>)
 80014f4:	6013      	str	r3, [r2, #0]
			GPS_Altitude = GPS.msl_altitude;
 80014f6:	4b39      	ldr	r3, [pc, #228]	@ (80015dc <GPS_parse+0x17c>)
 80014f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014fa:	4a3b      	ldr	r2, [pc, #236]	@ (80015e8 <GPS_parse+0x188>)
 80014fc:	6013      	str	r3, [r2, #0]
    		return;
 80014fe:	e051      	b.n	80015a4 <GPS_parse+0x144>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 8001500:	2206      	movs	r2, #6
 8001502:	493a      	ldr	r1, [pc, #232]	@ (80015ec <GPS_parse+0x18c>)
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f00b f968 	bl	800c7da <strncmp>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d114      	bne.n	800153a <GPS_parse+0xda>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001510:	4b37      	ldr	r3, [pc, #220]	@ (80015f0 <GPS_parse+0x190>)
 8001512:	9305      	str	r3, [sp, #20]
 8001514:	4b37      	ldr	r3, [pc, #220]	@ (80015f4 <GPS_parse+0x194>)
 8001516:	9304      	str	r3, [sp, #16]
 8001518:	4b37      	ldr	r3, [pc, #220]	@ (80015f8 <GPS_parse+0x198>)
 800151a:	9303      	str	r3, [sp, #12]
 800151c:	4b29      	ldr	r3, [pc, #164]	@ (80015c4 <GPS_parse+0x164>)
 800151e:	9302      	str	r3, [sp, #8]
 8001520:	4b29      	ldr	r3, [pc, #164]	@ (80015c8 <GPS_parse+0x168>)
 8001522:	9301      	str	r3, [sp, #4]
 8001524:	4b29      	ldr	r3, [pc, #164]	@ (80015cc <GPS_parse+0x16c>)
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	4b29      	ldr	r3, [pc, #164]	@ (80015d0 <GPS_parse+0x170>)
 800152a:	4a2a      	ldr	r2, [pc, #168]	@ (80015d4 <GPS_parse+0x174>)
 800152c:	4933      	ldr	r1, [pc, #204]	@ (80015fc <GPS_parse+0x19c>)
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f00b f83a 	bl	800c5a8 <siscanf>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	e034      	b.n	80015a4 <GPS_parse+0x144>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 800153a:	2206      	movs	r2, #6
 800153c:	4930      	ldr	r1, [pc, #192]	@ (8001600 <GPS_parse+0x1a0>)
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f00b f94b 	bl	800c7da <strncmp>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d110      	bne.n	800156c <GPS_parse+0x10c>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 800154a:	4b2e      	ldr	r3, [pc, #184]	@ (8001604 <GPS_parse+0x1a4>)
 800154c:	9303      	str	r3, [sp, #12]
 800154e:	4b21      	ldr	r3, [pc, #132]	@ (80015d4 <GPS_parse+0x174>)
 8001550:	9302      	str	r3, [sp, #8]
 8001552:	4b1c      	ldr	r3, [pc, #112]	@ (80015c4 <GPS_parse+0x164>)
 8001554:	9301      	str	r3, [sp, #4]
 8001556:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <GPS_parse+0x168>)
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	4b1c      	ldr	r3, [pc, #112]	@ (80015cc <GPS_parse+0x16c>)
 800155c:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <GPS_parse+0x170>)
 800155e:	492a      	ldr	r1, [pc, #168]	@ (8001608 <GPS_parse+0x1a8>)
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f00b f821 	bl	800c5a8 <siscanf>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	e01b      	b.n	80015a4 <GPS_parse+0x144>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 800156c:	2206      	movs	r2, #6
 800156e:	4927      	ldr	r1, [pc, #156]	@ (800160c <GPS_parse+0x1ac>)
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f00b f932 	bl	800c7da <strncmp>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d113      	bne.n	80015a4 <GPS_parse+0x144>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 800157c:	4b24      	ldr	r3, [pc, #144]	@ (8001610 <GPS_parse+0x1b0>)
 800157e:	9305      	str	r3, [sp, #20]
 8001580:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <GPS_parse+0x1b4>)
 8001582:	9304      	str	r3, [sp, #16]
 8001584:	4b24      	ldr	r3, [pc, #144]	@ (8001618 <GPS_parse+0x1b8>)
 8001586:	9303      	str	r3, [sp, #12]
 8001588:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <GPS_parse+0x198>)
 800158a:	9302      	str	r3, [sp, #8]
 800158c:	4b23      	ldr	r3, [pc, #140]	@ (800161c <GPS_parse+0x1bc>)
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	4b23      	ldr	r3, [pc, #140]	@ (8001620 <GPS_parse+0x1c0>)
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	4b23      	ldr	r3, [pc, #140]	@ (8001624 <GPS_parse+0x1c4>)
 8001596:	4a24      	ldr	r2, [pc, #144]	@ (8001628 <GPS_parse+0x1c8>)
 8001598:	4924      	ldr	r1, [pc, #144]	@ (800162c <GPS_parse+0x1cc>)
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f00b f804 	bl	800c5a8 <siscanf>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
            return;
    }
}
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	08010948 	.word	0x08010948
 80015b0:	200002b8 	.word	0x200002b8
 80015b4:	200002b4 	.word	0x200002b4
 80015b8:	200002b0 	.word	0x200002b0
 80015bc:	200002ac 	.word	0x200002ac
 80015c0:	200002a8 	.word	0x200002a8
 80015c4:	200002a5 	.word	0x200002a5
 80015c8:	20000298 	.word	0x20000298
 80015cc:	200002a4 	.word	0x200002a4
 80015d0:	2000029c 	.word	0x2000029c
 80015d4:	200002a0 	.word	0x200002a0
 80015d8:	08010950 	.word	0x08010950
 80015dc:	2000028c 	.word	0x2000028c
 80015e0:	200007e8 	.word	0x200007e8
 80015e4:	200007e4 	.word	0x200007e4
 80015e8:	200007e0 	.word	0x200007e0
 80015ec:	08010978 	.word	0x08010978
 80015f0:	200002c4 	.word	0x200002c4
 80015f4:	200002c0 	.word	0x200002c0
 80015f8:	200002bc 	.word	0x200002bc
 80015fc:	08010980 	.word	0x08010980
 8001600:	080109a0 	.word	0x080109a0
 8001604:	200002c8 	.word	0x200002c8
 8001608:	080109a8 	.word	0x080109a8
 800160c:	080109c4 	.word	0x080109c4
 8001610:	200002e0 	.word	0x200002e0
 8001614:	200002dc 	.word	0x200002dc
 8001618:	200002d9 	.word	0x200002d9
 800161c:	200002d8 	.word	0x200002d8
 8001620:	200002d4 	.word	0x200002d4
 8001624:	200002d0 	.word	0x200002d0
 8001628:	200002cc 	.word	0x200002cc
 800162c:	080109cc 	.word	0x080109cc

08001630 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	ed87 0a01 	vstr	s0, [r7, #4]
 800163a:	4603      	mov	r3, r0
 800163c:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 800163e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001642:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80016c4 <GPS_nmea_to_dec+0x94>
 8001646:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800164a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800164e:	ee17 3a90 	vmov	r3, s15
 8001652:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	2264      	movs	r2, #100	@ 0x64
 8001658:	fb02 f303 	mul.w	r3, r2, r3
 800165c:	ee07 3a90 	vmov	s15, r3
 8001660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001664:	ed97 7a01 	vldr	s14, [r7, #4]
 8001668:	ee77 7a67 	vsub.f32	s15, s14, s15
 800166c:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001670:	ed97 7a03 	vldr	s14, [r7, #12]
 8001674:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80016c8 <GPS_nmea_to_dec+0x98>
 8001678:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800167c:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	ee07 3a90 	vmov	s15, r3
 8001686:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800168a:	ed97 7a02 	vldr	s14, [r7, #8]
 800168e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001692:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	2b53      	cmp	r3, #83	@ 0x53
 800169a:	d002      	beq.n	80016a2 <GPS_nmea_to_dec+0x72>
 800169c:	78fb      	ldrb	r3, [r7, #3]
 800169e:	2b57      	cmp	r3, #87	@ 0x57
 80016a0:	d105      	bne.n	80016ae <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 80016a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80016a6:	eef1 7a67 	vneg.f32	s15, s15
 80016aa:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	ee07 3a90 	vmov	s15, r3
}
 80016b4:	eeb0 0a67 	vmov.f32	s0, s15
 80016b8:	371c      	adds	r7, #28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	42c80000 	.word	0x42c80000
 80016c8:	42700000 	.word	0x42700000

080016cc <MS5611_Init>:


/******************************************************************************
         			#### MS5611 FUNCTIONS ####
******************************************************************************/
MS5611_StatusTypeDef MS5611_Init(MS5611_HandleTypeDef *dev){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

	 MS5611_Reset(dev);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 f86d 	bl	80017b4 <MS5611_Reset>

	 if(HAL_I2C_IsDeviceReady(dev->i2c, dev->I2C_ADDRESS, 1, 1000) != HAL_OK){
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6818      	ldr	r0, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	8899      	ldrh	r1, [r3, #4]
 80016e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016e6:	2201      	movs	r2, #1
 80016e8:	f004 f800 	bl	80056ec <HAL_I2C_IsDeviceReady>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d000      	beq.n	80016f4 <MS5611_Init+0x28>

			__NOP();
 80016f2:	bf00      	nop

	 }

	MS5611_Get_CalibCoeff(dev);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 f877 	bl	80017e8 <MS5611_Get_CalibCoeff>

	/**
	 * It is calculated average vertical altitude for set to zero our actual altitude
	 */
	if(dev->Ref_Alt_Sel == 'm'){
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001700:	2b6d      	cmp	r3, #109	@ 0x6d
 8001702:	d10c      	bne.n	800171e <MS5611_Init+0x52>

		dev->FixedAltitude = 0.0; //We set zero at the first time because gets the real place altitude value
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	661a      	str	r2, [r3, #96]	@ 0x60

		dev->FixedAltitude = MS5611_Calc_TemporaryAltitude(dev);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f000 f817 	bl	8001740 <MS5611_Calc_TemporaryAltitude>
 8001712:	eef0 7a40 	vmov.f32	s15, s0
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 800171c:	e008      	b.n	8001730 <MS5611_Init+0x64>

		 }
		 else if(dev->Ref_Alt_Sel == 'M'){
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8001724:	2b4d      	cmp	r3, #77	@ 0x4d
 8001726:	d103      	bne.n	8001730 <MS5611_Init+0x64>

			 dev->FixedAltitude = 0.0;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	661a      	str	r2, [r3, #96]	@ 0x60

		 }
	/**
	 * In the beginning, variables that record the amounts of change are reset for security measures
	 */
	MS5611_ResetRef_DeltaVal(dev);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f000 fcd7 	bl	80020e4 <MS5611_ResetRef_DeltaVal>

	return MS5611_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <MS5611_Calc_TemporaryAltitude>:

float MS5611_Calc_TemporaryAltitude(MS5611_HandleTypeDef *dev){
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

	 float tempAltitude = 0;
 8001748:	f04f 0300 	mov.w	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]

	 for(int cnt = 0 ; cnt < 20 ; cnt++){
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	e01d      	b.n	8001790 <MS5611_Calc_TemporaryAltitude+0x50>

		 MS5611_Read_ActVal(dev);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 fc5b 	bl	8002010 <MS5611_Read_ActVal>
		 tempAltitude = (float)(tempAltitude + (float)(MS5611_Altitude * 0.05));
 800175a:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <MS5611_Calc_TemporaryAltitude+0x70>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe fefa 	bl	8000558 <__aeabi_f2d>
 8001764:	a310      	add	r3, pc, #64	@ (adr r3, 80017a8 <MS5611_Calc_TemporaryAltitude+0x68>)
 8001766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176a:	f7fe ff4d 	bl	8000608 <__aeabi_dmul>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4610      	mov	r0, r2
 8001774:	4619      	mov	r1, r3
 8001776:	f7ff fa3f 	bl	8000bf8 <__aeabi_d2f>
 800177a:	ee07 0a10 	vmov	s14, r0
 800177e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001782:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001786:	edc7 7a03 	vstr	s15, [r7, #12]
	 for(int cnt = 0 ; cnt < 20 ; cnt++){
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	3301      	adds	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	2b13      	cmp	r3, #19
 8001794:	ddde      	ble.n	8001754 <MS5611_Calc_TemporaryAltitude+0x14>

	  }

	 return tempAltitude;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	ee07 3a90 	vmov	s15, r3

}
 800179c:	eeb0 0a67 	vmov.f32	s0, s15
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	9999999a 	.word	0x9999999a
 80017ac:	3fa99999 	.word	0x3fa99999
 80017b0:	200007cc 	.word	0x200007cc

080017b4 <MS5611_Reset>:
void MS5611_Reset(MS5611_HandleTypeDef *dev){
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af04      	add	r7, sp, #16
 80017ba:	6078      	str	r0, [r7, #4]

	HAL_I2C_Mem_Write(dev->i2c, dev->I2C_ADDRESS, dev->I2C_ADDRESS, 1, &ResetCom, 1, 1000);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6818      	ldr	r0, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	8899      	ldrh	r1, [r3, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	889a      	ldrh	r2, [r3, #4]
 80017c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017cc:	9302      	str	r3, [sp, #8]
 80017ce:	2301      	movs	r3, #1
 80017d0:	9301      	str	r3, [sp, #4]
 80017d2:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <MS5611_Reset+0x30>)
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	2301      	movs	r3, #1
 80017d8:	f003 fe8e 	bl	80054f8 <HAL_I2C_Mem_Write>

}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000002 	.word	0x20000002

080017e8 <MS5611_Get_CalibCoeff>:


void MS5611_Get_CalibCoeff(MS5611_HandleTypeDef *dev){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08e      	sub	sp, #56	@ 0x38
 80017ec:	af02      	add	r7, sp, #8
 80017ee:	6078      	str	r0, [r7, #4]

	uint8_t CalibCoefAddrss[7] = {0xA2, //C1
 80017f0:	4a8c      	ldr	r2, [pc, #560]	@ (8001a24 <MS5611_Get_CalibCoeff+0x23c>)
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017fa:	6018      	str	r0, [r3, #0]
 80017fc:	3304      	adds	r3, #4
 80017fe:	8019      	strh	r1, [r3, #0]
 8001800:	3302      	adds	r3, #2
 8001802:	0c0a      	lsrs	r2, r1, #16
 8001804:	701a      	strb	r2, [r3, #0]
								  0xA8, //C4
								  0xAA, //C5
								  0xAC, //C6
								  0xAE}; /*! The last address is for CRC*/

	uint8_t TempryCalibCoefVal[2] = {0};	/*! Temporary buffer that gets two complement of each calibration coefficient*/
 8001806:	2300      	movs	r3, #0
 8001808:	83bb      	strh	r3, [r7, #28]
	uint8_t CalibCoefVal[14] = {0};			/*! Stable buffer that collects all complements of calibration coefficients*/
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	f107 0310 	add.w	r3, r7, #16
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]
 8001818:	811a      	strh	r2, [r3, #8]
	uint8_t cnt = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f



	for(cnt = 0; cnt <= 6 ; cnt++){
 8001820:	2300      	movs	r3, #0
 8001822:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001826:	e03b      	b.n	80018a0 <MS5611_Get_CalibCoeff+0xb8>

		HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &CalibCoefAddrss[cnt], 1, 1000);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6818      	ldr	r0, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	8899      	ldrh	r1, [r3, #4]
 8001830:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001834:	f107 0220 	add.w	r2, r7, #32
 8001838:	441a      	add	r2, r3
 800183a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	2301      	movs	r3, #1
 8001842:	f003 fb29 	bl	8004e98 <HAL_I2C_Master_Transmit>


				for(int cnt_2 = 0; cnt_2 <= 1 ; cnt_2++){
 8001846:	2300      	movs	r3, #0
 8001848:	62bb      	str	r3, [r7, #40]	@ 0x28
 800184a:	e010      	b.n	800186e <MS5611_Get_CalibCoeff+0x86>

					HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &TempryCalibCoefVal[cnt_2], 2, 1000);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	8899      	ldrh	r1, [r3, #4]
 8001854:	f107 021c 	add.w	r2, r7, #28
 8001858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800185a:	441a      	add	r2, r3
 800185c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	2302      	movs	r3, #2
 8001864:	f003 fc16 	bl	8005094 <HAL_I2C_Master_Receive>
				for(int cnt_2 = 0; cnt_2 <= 1 ; cnt_2++){
 8001868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186a:	3301      	adds	r3, #1
 800186c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800186e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001870:	2b01      	cmp	r3, #1
 8001872:	ddeb      	ble.n	800184c <MS5611_Get_CalibCoeff+0x64>

				}

		CalibCoefVal[(cnt*2)]   = TempryCalibCoefVal[0];
 8001874:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	7f3a      	ldrb	r2, [r7, #28]
 800187c:	3330      	adds	r3, #48	@ 0x30
 800187e:	443b      	add	r3, r7
 8001880:	f803 2c24 	strb.w	r2, [r3, #-36]
		CalibCoefVal[(cnt*2+1)] = TempryCalibCoefVal[1];
 8001884:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	3301      	adds	r3, #1
 800188c:	7f7a      	ldrb	r2, [r7, #29]
 800188e:	3330      	adds	r3, #48	@ 0x30
 8001890:	443b      	add	r3, r7
 8001892:	f803 2c24 	strb.w	r2, [r3, #-36]
	for(cnt = 0; cnt <= 6 ; cnt++){
 8001896:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800189a:	3301      	adds	r3, #1
 800189c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80018a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018a4:	2b06      	cmp	r3, #6
 80018a6:	d9bf      	bls.n	8001828 <MS5611_Get_CalibCoeff+0x40>

	}

	cnt = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	/*! Complements of each calibration coefficient consists MSB and LSB bits*/
	dev->Clb_Cf.C1  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2; // uint16_t <== |MSB_C1|LSB_C1|
 80018ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018b2:	3330      	adds	r3, #48	@ 0x30
 80018b4:	443b      	add	r3, r7
 80018b6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	b21a      	sxth	r2, r3
 80018be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018c2:	3301      	adds	r3, #1
 80018c4:	3330      	adds	r3, #48	@ 0x30
 80018c6:	443b      	add	r3, r7
 80018c8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018cc:	b21b      	sxth	r3, r3
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b21b      	sxth	r3, r3
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	80da      	strh	r2, [r3, #6]
 80018d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018dc:	3302      	adds	r3, #2
 80018de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C2  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 80018e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018e6:	3330      	adds	r3, #48	@ 0x30
 80018e8:	443b      	add	r3, r7
 80018ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018f6:	3301      	adds	r3, #1
 80018f8:	3330      	adds	r3, #48	@ 0x30
 80018fa:	443b      	add	r3, r7
 80018fc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001900:	b21b      	sxth	r3, r3
 8001902:	4313      	orrs	r3, r2
 8001904:	b21b      	sxth	r3, r3
 8001906:	b29a      	uxth	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	811a      	strh	r2, [r3, #8]
 800190c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001910:	3302      	adds	r3, #2
 8001912:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C3  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 8001916:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800191a:	3330      	adds	r3, #48	@ 0x30
 800191c:	443b      	add	r3, r7
 800191e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	b21a      	sxth	r2, r3
 8001926:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800192a:	3301      	adds	r3, #1
 800192c:	3330      	adds	r3, #48	@ 0x30
 800192e:	443b      	add	r3, r7
 8001930:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001934:	b21b      	sxth	r3, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	b21b      	sxth	r3, r3
 800193a:	b29a      	uxth	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	815a      	strh	r2, [r3, #10]
 8001940:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001944:	3302      	adds	r3, #2
 8001946:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C4  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 800194a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800194e:	3330      	adds	r3, #48	@ 0x30
 8001950:	443b      	add	r3, r7
 8001952:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001956:	021b      	lsls	r3, r3, #8
 8001958:	b21a      	sxth	r2, r3
 800195a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800195e:	3301      	adds	r3, #1
 8001960:	3330      	adds	r3, #48	@ 0x30
 8001962:	443b      	add	r3, r7
 8001964:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001968:	b21b      	sxth	r3, r3
 800196a:	4313      	orrs	r3, r2
 800196c:	b21b      	sxth	r3, r3
 800196e:	b29a      	uxth	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	819a      	strh	r2, [r3, #12]
 8001974:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001978:	3302      	adds	r3, #2
 800197a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C5  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 800197e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001982:	3330      	adds	r3, #48	@ 0x30
 8001984:	443b      	add	r3, r7
 8001986:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	b21a      	sxth	r2, r3
 800198e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001992:	3301      	adds	r3, #1
 8001994:	3330      	adds	r3, #48	@ 0x30
 8001996:	443b      	add	r3, r7
 8001998:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800199c:	b21b      	sxth	r3, r3
 800199e:	4313      	orrs	r3, r2
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	81da      	strh	r2, [r3, #14]
 80019a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019ac:	3302      	adds	r3, #2
 80019ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.C6  = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 80019b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019b6:	3330      	adds	r3, #48	@ 0x30
 80019b8:	443b      	add	r3, r7
 80019ba:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80019be:	021b      	lsls	r3, r3, #8
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019c6:	3301      	adds	r3, #1
 80019c8:	3330      	adds	r3, #48	@ 0x30
 80019ca:	443b      	add	r3, r7
 80019cc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80019d0:	b21b      	sxth	r3, r3
 80019d2:	4313      	orrs	r3, r2
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	821a      	strh	r2, [r3, #16]
 80019dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019e0:	3302      	adds	r3, #2
 80019e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	dev->Clb_Cf.crc = ((CalibCoefVal[cnt]<<8) | CalibCoefVal[cnt+1]); cnt+=2;
 80019e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019ea:	3330      	adds	r3, #48	@ 0x30
 80019ec:	443b      	add	r3, r7
 80019ee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80019f2:	021b      	lsls	r3, r3, #8
 80019f4:	b21a      	sxth	r2, r3
 80019f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019fa:	3301      	adds	r3, #1
 80019fc:	3330      	adds	r3, #48	@ 0x30
 80019fe:	443b      	add	r3, r7
 8001a00:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a04:	b21b      	sxth	r3, r3
 8001a06:	4313      	orrs	r3, r2
 8001a08:	b21b      	sxth	r3, r3
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	825a      	strh	r2, [r3, #18]
 8001a10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a14:	3302      	adds	r3, #2
 8001a16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

}
 8001a1a:	bf00      	nop
 8001a1c:	3730      	adds	r7, #48	@ 0x30
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	080109ec 	.word	0x080109ec

08001a28 <MS5611_ReadRaw_Press_Temp>:


void MS5611_ReadRaw_Press_Temp(MS5611_HandleTypeDef *dev){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af02      	add	r7, sp, #8
 8001a2e:	6078      	str	r0, [r7, #4]

	uint8_t RawDataD1[3]  = {0}; /*! D1 = Raw pressure value that will be compensated at other functions*/
 8001a30:	4b38      	ldr	r3, [pc, #224]	@ (8001b14 <MS5611_ReadRaw_Press_Temp+0xec>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	81bb      	strh	r3, [r7, #12]
 8001a36:	2300      	movs	r3, #0
 8001a38:	73bb      	strb	r3, [r7, #14]
	uint8_t RawDataD2[3]  = {0}; /*! D2 = Raw temperature value that will be compensated at other functions*/
 8001a3a:	4b36      	ldr	r3, [pc, #216]	@ (8001b14 <MS5611_ReadRaw_Press_Temp+0xec>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	813b      	strh	r3, [r7, #8]
 8001a40:	2300      	movs	r3, #0
 8001a42:	72bb      	strb	r3, [r7, #10]
	 *
	 * @Attention! you must wait minimum 15 milisecond after each i2c command because of clock line and calculation times.
	 */

	/*! Gets D1(Raw Pressure)*/
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &osrs_4096_D1, 1, 1000); //(1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6818      	ldr	r0, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	8899      	ldrh	r1, [r3, #4]
 8001a4c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2301      	movs	r3, #1
 8001a54:	4a30      	ldr	r2, [pc, #192]	@ (8001b18 <MS5611_ReadRaw_Press_Temp+0xf0>)
 8001a56:	f003 fa1f 	bl	8004e98 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001a5a:	2014      	movs	r0, #20
 8001a5c:	f001 ff84 	bl	8003968 <HAL_Delay>
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &adcReadCom , 1, 1000);	 //(2)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	8899      	ldrh	r1, [r3, #4]
 8001a68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a6c:	9300      	str	r3, [sp, #0]
 8001a6e:	2301      	movs	r3, #1
 8001a70:	4a2a      	ldr	r2, [pc, #168]	@ (8001b1c <MS5611_ReadRaw_Press_Temp+0xf4>)
 8001a72:	f003 fa11 	bl	8004e98 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001a76:	2014      	movs	r0, #20
 8001a78:	f001 ff76 	bl	8003968 <HAL_Delay>
	HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &RawDataD1[0], 3, 10000);	 //(3)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6818      	ldr	r0, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	8899      	ldrh	r1, [r3, #4]
 8001a84:	f107 020c 	add.w	r2, r7, #12
 8001a88:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	2303      	movs	r3, #3
 8001a90:	f003 fb00 	bl	8005094 <HAL_I2C_Master_Receive>
	dev->ClcPrms.D1 = (uint32_t)((RawDataD1[0]<<16) | (RawDataD1[1]<<8) | (RawDataD1[2]<<0)); // MSB|LSB|XLSB
 8001a94:	7b3b      	ldrb	r3, [r7, #12]
 8001a96:	041a      	lsls	r2, r3, #16
 8001a98:	7b7b      	ldrb	r3, [r7, #13]
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	7bba      	ldrb	r2, [r7, #14]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	615a      	str	r2, [r3, #20]

	/*! Gets D2(Raw Temperature)*/
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &osrs_4096_D2, 1, 1000); //(1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	8899      	ldrh	r1, [r3, #4]
 8001ab0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	4a19      	ldr	r2, [pc, #100]	@ (8001b20 <MS5611_ReadRaw_Press_Temp+0xf8>)
 8001aba:	f003 f9ed 	bl	8004e98 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001abe:	2014      	movs	r0, #20
 8001ac0:	f001 ff52 	bl	8003968 <HAL_Delay>
	HAL_I2C_Master_Transmit(dev->i2c, dev->I2C_ADDRESS, &adcReadCom , 1, 1000);  	 //(2)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6818      	ldr	r0, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	8899      	ldrh	r1, [r3, #4]
 8001acc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	4a11      	ldr	r2, [pc, #68]	@ (8001b1c <MS5611_ReadRaw_Press_Temp+0xf4>)
 8001ad6:	f003 f9df 	bl	8004e98 <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8001ada:	2014      	movs	r0, #20
 8001adc:	f001 ff44 	bl	8003968 <HAL_Delay>
	HAL_I2C_Master_Receive(dev->i2c, dev->I2C_ADDRESS, &RawDataD2[0], 3, 1000);  //(3)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	8899      	ldrh	r1, [r3, #4]
 8001ae8:	f107 0208 	add.w	r2, r7, #8
 8001aec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	2303      	movs	r3, #3
 8001af4:	f003 face 	bl	8005094 <HAL_I2C_Master_Receive>
	dev->ClcPrms.D2 = (uint32_t)((RawDataD2[0]<<16) | (RawDataD2[1]<<8) | (RawDataD2[2]<<0)); // MSB|LSB|XLSB
 8001af8:	7a3b      	ldrb	r3, [r7, #8]
 8001afa:	041a      	lsls	r2, r3, #16
 8001afc:	7a7b      	ldrb	r3, [r7, #9]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	4313      	orrs	r3, r2
 8001b02:	7aba      	ldrb	r2, [r7, #10]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	461a      	mov	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	619a      	str	r2, [r3, #24]

}
 8001b0c:	bf00      	nop
 8001b0e:	3710      	adds	r7, #16
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	080109f4 	.word	0x080109f4
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	200002e4 	.word	0x200002e4
 8001b20:	20000001 	.word	0x20000001

08001b24 <MS5611_FirstCalculateDatas>:


void MS5611_FirstCalculateDatas(MS5611_HandleTypeDef *dev){
 8001b24:	b5b0      	push	{r4, r5, r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

	/*! Calculate 1st order temperature and pressure  according to MS5611 1st order algorithm */
	dev->ClcPrms.dT   = dev->ClcPrms.D2 - dev->Clb_Cf.C5 * pow(2,8);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fcef 	bl	8000514 <__aeabi_ui2d>
 8001b36:	4604      	mov	r4, r0
 8001b38:	460d      	mov	r5, r1
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	89db      	ldrh	r3, [r3, #14]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fcf8 	bl	8000534 <__aeabi_i2d>
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	4b69      	ldr	r3, [pc, #420]	@ (8001cf0 <MS5611_FirstCalculateDatas+0x1cc>)
 8001b4a:	f7fe fd5d 	bl	8000608 <__aeabi_dmul>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4620      	mov	r0, r4
 8001b54:	4629      	mov	r1, r5
 8001b56:	f7fe fb9f 	bl	8000298 <__aeabi_dsub>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4619      	mov	r1, r3
 8001b62:	f7ff f849 	bl	8000bf8 <__aeabi_d2f>
 8001b66:	4602      	mov	r2, r0
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	61da      	str	r2, [r3, #28]
	dev->ClcPrms.OFF  = dev->Clb_Cf.C2 * pow(2,17) + (dev->Clb_Cf.C4 * dev->ClcPrms.dT) / pow(2,6);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	891b      	ldrh	r3, [r3, #8]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7fe fcdf 	bl	8000534 <__aeabi_i2d>
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001b7e:	f7fe fd43 	bl	8000608 <__aeabi_dmul>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4614      	mov	r4, r2
 8001b88:	461d      	mov	r5, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	899b      	ldrh	r3, [r3, #12]
 8001b8e:	ee07 3a90 	vmov	s15, r3
 8001b92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	edd3 7a07 	vldr	s15, [r3, #28]
 8001b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ba0:	ee17 0a90 	vmov	r0, s15
 8001ba4:	f7fe fcd8 	bl	8000558 <__aeabi_f2d>
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	4b51      	ldr	r3, [pc, #324]	@ (8001cf4 <MS5611_FirstCalculateDatas+0x1d0>)
 8001bae:	f7fe fe55 	bl	800085c <__aeabi_ddiv>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	4620      	mov	r0, r4
 8001bb8:	4629      	mov	r1, r5
 8001bba:	f7fe fb6f 	bl	800029c <__adddf3>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f7ff f817 	bl	8000bf8 <__aeabi_d2f>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	629a      	str	r2, [r3, #40]	@ 0x28
	dev->ClcPrms.SENS = dev->Clb_Cf.C1 * pow(2,16) + (dev->Clb_Cf.C3 * dev->ClcPrms.dT) / pow(2,7);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	88db      	ldrh	r3, [r3, #6]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fcad 	bl	8000534 <__aeabi_i2d>
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	4b46      	ldr	r3, [pc, #280]	@ (8001cf8 <MS5611_FirstCalculateDatas+0x1d4>)
 8001be0:	f7fe fd12 	bl	8000608 <__aeabi_dmul>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4614      	mov	r4, r2
 8001bea:	461d      	mov	r5, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	895b      	ldrh	r3, [r3, #10]
 8001bf0:	ee07 3a90 	vmov	s15, r3
 8001bf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	edd3 7a07 	vldr	s15, [r3, #28]
 8001bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c02:	ee17 0a90 	vmov	r0, s15
 8001c06:	f7fe fca7 	bl	8000558 <__aeabi_f2d>
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001cfc <MS5611_FirstCalculateDatas+0x1d8>)
 8001c10:	f7fe fe24 	bl	800085c <__aeabi_ddiv>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4620      	mov	r0, r4
 8001c1a:	4629      	mov	r1, r5
 8001c1c:	f7fe fb3e 	bl	800029c <__adddf3>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4610      	mov	r0, r2
 8001c26:	4619      	mov	r1, r3
 8001c28:	f7fe ffe6 	bl	8000bf8 <__aeabi_d2f>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	62da      	str	r2, [r3, #44]	@ 0x2c

	dev->ClcPrms.TEMP = 2000 + dev->ClcPrms.dT * dev->Clb_Cf.C6 / pow(2,23);								//Actual temperature data
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	ed93 7a07 	vldr	s14, [r3, #28]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	8a1b      	ldrh	r3, [r3, #16]
 8001c3c:	ee07 3a90 	vmov	s15, r3
 8001c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c48:	ee17 0a90 	vmov	r0, s15
 8001c4c:	f7fe fc84 	bl	8000558 <__aeabi_f2d>
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	4b2a      	ldr	r3, [pc, #168]	@ (8001d00 <MS5611_FirstCalculateDatas+0x1dc>)
 8001c56:	f7fe fe01 	bl	800085c <__aeabi_ddiv>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	4b27      	ldr	r3, [pc, #156]	@ (8001d04 <MS5611_FirstCalculateDatas+0x1e0>)
 8001c68:	f7fe fb18 	bl	800029c <__adddf3>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	4610      	mov	r0, r2
 8001c72:	4619      	mov	r1, r3
 8001c74:	f7fe ffc0 	bl	8000bf8 <__aeabi_d2f>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	621a      	str	r2, [r3, #32]
	dev->ClcPrms.P	  = ((dev->ClcPrms.D1 * dev->ClcPrms.SENS / pow(2,21) - dev->ClcPrms.OFF))/pow(2,15);	//Actual pressure data
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	ee07 3a90 	vmov	s15, r3
 8001c86:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c94:	ee17 0a90 	vmov	r0, s15
 8001c98:	f7fe fc5e 	bl	8000558 <__aeabi_f2d>
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MS5611_FirstCalculateDatas+0x1e4>)
 8001ca2:	f7fe fddb 	bl	800085c <__aeabi_ddiv>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	4614      	mov	r4, r2
 8001cac:	461d      	mov	r5, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc50 	bl	8000558 <__aeabi_f2d>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	4629      	mov	r1, r5
 8001cc0:	f7fe faea 	bl	8000298 <__aeabi_dsub>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4610      	mov	r0, r2
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f04f 0200 	mov.w	r2, #0
 8001cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001d0c <MS5611_FirstCalculateDatas+0x1e8>)
 8001cd2:	f7fe fdc3 	bl	800085c <__aeabi_ddiv>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7fe ff8b 	bl	8000bf8 <__aeabi_d2f>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	625a      	str	r2, [r3, #36]	@ 0x24

}
 8001ce8:	bf00      	nop
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bdb0      	pop	{r4, r5, r7, pc}
 8001cf0:	40700000 	.word	0x40700000
 8001cf4:	40500000 	.word	0x40500000
 8001cf8:	40f00000 	.word	0x40f00000
 8001cfc:	40600000 	.word	0x40600000
 8001d00:	41600000 	.word	0x41600000
 8001d04:	409f4000 	.word	0x409f4000
 8001d08:	41400000 	.word	0x41400000
 8001d0c:	40e00000 	.word	0x40e00000

08001d10 <MS5611_SecondCalculateDatas>:


void MS5611_SecondCalculateDatas(MS5611_HandleTypeDef *dev){
 8001d10:	b5b0      	push	{r4, r5, r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

	if(dev->ClcPrms.TEMP < 2000){
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d1e:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001f58 <MS5611_SecondCalculateDatas+0x248>
 8001d22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d2a:	f140 80e3 	bpl.w	8001ef4 <MS5611_SecondCalculateDatas+0x1e4>

			/*! Low Temperature */
			dev->ClcPrms.TEMP2 = (dev->ClcPrms.dT * dev->ClcPrms.dT) / pow(2,31);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	ed93 7a07 	vldr	s14, [r3, #28]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	edd3 7a07 	vldr	s15, [r3, #28]
 8001d3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3e:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001f5c <MS5611_SecondCalculateDatas+0x24c>
 8001d42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
			dev->ClcPrms.OFF2  = 5 * ((dev->ClcPrms.TEMP - 2000) * (dev->ClcPrms.TEMP - 2000)) / pow(2,1);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d52:	ed9f 7a81 	vldr	s14, [pc, #516]	@ 8001f58 <MS5611_SecondCalculateDatas+0x248>
 8001d56:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d60:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8001f58 <MS5611_SecondCalculateDatas+0x248>
 8001d64:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d6c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001d70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d74:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001d78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
			dev->ClcPrms.SENS2 = 5 * ((dev->ClcPrms.TEMP - 2000) * (dev->ClcPrms.TEMP - 2000)) / pow(2,2);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d88:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001f58 <MS5611_SecondCalculateDatas+0x248>
 8001d8c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d96:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8001f58 <MS5611_SecondCalculateDatas+0x248>
 8001d9a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001da2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001da6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001daa:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001dae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

					if(dev->ClcPrms.TEMP < -1500){
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	edd3 7a08 	vldr	s15, [r3, #32]
 8001dbe:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8001f60 <MS5611_SecondCalculateDatas+0x250>
 8001dc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dca:	d571      	bpl.n	8001eb0 <MS5611_SecondCalculateDatas+0x1a0>
						/*! Very Low Temperature */
						dev->ClcPrms.OFF2  = dev->ClcPrms.OFF2 + 7 * ((dev->ClcPrms.TEMP + 1500) * (dev->ClcPrms.TEMP + 1500));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	edd3 7a08 	vldr	s15, [r3, #32]
 8001dd8:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8001f64 <MS5611_SecondCalculateDatas+0x254>
 8001ddc:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001de6:	ed9f 6a5f 	vldr	s12, [pc, #380]	@ 8001f64 <MS5611_SecondCalculateDatas+0x254>
 8001dea:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001dee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df2:	eef1 6a0c 	vmov.f32	s13, #28	@ 0x40e00000  7.0
 8001df6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
						dev->ClcPrms.SENS2 = dev->ClcPrms.SENS2 + 11 * ((dev->ClcPrms.TEMP + 1500) * (dev->ClcPrms.TEMP + 1500)) / pow(2,1);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fba5 	bl	8000558 <__aeabi_f2d>
 8001e0e:	4604      	mov	r4, r0
 8001e10:	460d      	mov	r5, r1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e18:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001f64 <MS5611_SecondCalculateDatas+0x254>
 8001e1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e26:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001f64 <MS5611_SecondCalculateDatas+0x254>
 8001e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e32:	eeb2 7a06 	vmov.f32	s14, #38	@ 0x41300000  11.0
 8001e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e3a:	ee17 0a90 	vmov	r0, s15
 8001e3e:	f7fe fb8b 	bl	8000558 <__aeabi_f2d>
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e4a:	f7fe fd07 	bl	800085c <__aeabi_ddiv>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4620      	mov	r0, r4
 8001e54:	4629      	mov	r1, r5
 8001e56:	f7fe fa21 	bl	800029c <__adddf3>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4610      	mov	r0, r2
 8001e60:	4619      	mov	r1, r3
 8001e62:	f7fe fec9 	bl	8000bf8 <__aeabi_d2f>
 8001e66:	4602      	mov	r2, r0
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	635a      	str	r2, [r3, #52]	@ 0x34

						dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001e78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	edc3 7a08 	vstr	s15, [r3, #32]
						dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
						dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
			dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
			dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;

		}
}
 8001eae:	e04e      	b.n	8001f4e <MS5611_SecondCalculateDatas+0x23e>
						dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	ed93 7a08 	vldr	s14, [r3, #32]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	edc3 7a08 	vstr	s15, [r3, #32]
						dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001ed2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
						dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 8001ef2:	e02c      	b.n	8001f4e <MS5611_SecondCalculateDatas+0x23e>
			dev->ClcPrms.TEMP2 = 0;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	639a      	str	r2, [r3, #56]	@ 0x38
			dev->ClcPrms.OFF2  = 0;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f04f 0200 	mov.w	r2, #0
 8001f02:	631a      	str	r2, [r3, #48]	@ 0x30
			dev->ClcPrms.SENS2 = 0;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f04f 0200 	mov.w	r2, #0
 8001f0a:	635a      	str	r2, [r3, #52]	@ 0x34
			dev->ClcPrms.TEMP = dev->ClcPrms.TEMP - dev->ClcPrms.TEMP2;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	edc3 7a08 	vstr	s15, [r3, #32]
			dev->ClcPrms.OFF  = dev->ClcPrms.OFF - dev->ClcPrms.OFF2;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001f2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
			dev->ClcPrms.SENS = dev->ClcPrms.SENS - dev->ClcPrms.SENS2;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001f44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bdb0      	pop	{r4, r5, r7, pc}
 8001f56:	bf00      	nop
 8001f58:	44fa0000 	.word	0x44fa0000
 8001f5c:	4f000000 	.word	0x4f000000
 8001f60:	c4bb8000 	.word	0xc4bb8000
 8001f64:	44bb8000 	.word	0x44bb8000

08001f68 <MS5611_Calc_Altitude>:


float MS5611_Calc_Altitude(MS5611_HandleTypeDef *dev){
 8001f68:	b5b0      	push	{r4, r5, r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]

	return  ((SeaLevelTemp  / GradientTemp)
			* (1 - pow(((dev->ClcPrms.P/2) / SeaLevelPress),((GasCoefficient * GradientTemp)/GravityAccel)))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f76:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002008 <MS5611_Calc_Altitude+0xa0>
 8001f82:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f86:	ee16 0a90 	vmov	r0, s13
 8001f8a:	f7fe fae5 	bl	8000558 <__aeabi_f2d>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 8001ff8 <MS5611_Calc_Altitude+0x90>
 8001f96:	ec43 2b10 	vmov	d0, r2, r3
 8001f9a:	f00d fd63 	bl	800fa64 <pow>
 8001f9e:	ec53 2b10 	vmov	r2, r3, d0
 8001fa2:	f04f 0000 	mov.w	r0, #0
 8001fa6:	4919      	ldr	r1, [pc, #100]	@ (800200c <MS5611_Calc_Altitude+0xa4>)
 8001fa8:	f7fe f976 	bl	8000298 <__aeabi_dsub>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4610      	mov	r0, r2
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	a312      	add	r3, pc, #72	@ (adr r3, 8002000 <MS5611_Calc_Altitude+0x98>)
 8001fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fba:	f7fe fb25 	bl	8000608 <__aeabi_dmul>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4614      	mov	r4, r2
 8001fc4:	461d      	mov	r5, r3
			- dev->FixedAltitude) ;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe fac4 	bl	8000558 <__aeabi_f2d>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4620      	mov	r0, r4
 8001fd6:	4629      	mov	r1, r5
 8001fd8:	f7fe f95e 	bl	8000298 <__aeabi_dsub>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	f7fe fe08 	bl	8000bf8 <__aeabi_d2f>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	ee07 3a90 	vmov	s15, r3

}
 8001fee:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff8:	fd017917 	.word	0xfd017917
 8001ffc:	3fc85ace 	.word	0x3fc85ace
 8002000:	9d89d89d 	.word	0x9d89d89d
 8002004:	40e5a558 	.word	0x40e5a558
 8002008:	47c5e680 	.word	0x47c5e680
 800200c:	3ff00000 	.word	0x3ff00000

08002010 <MS5611_Read_ActVal>:


void MS5611_Read_ActVal(MS5611_HandleTypeDef *dev){
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

	/*! Read raw pressure and temperature MSB | LSB | XLSB values from the sensor*/
	MS5611_ReadRaw_Press_Temp(dev);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff fd05 	bl	8001a28 <MS5611_ReadRaw_Press_Temp>

	/*! Calculate 1st order temperature and pressure  according to MS5611 1st order algorithm */
	MS5611_FirstCalculateDatas(dev);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff fd80 	bl	8001b24 <MS5611_FirstCalculateDatas>

	/*! If it's needed, Calculate 2st order temperature and pressure  according to MS5611 2st order algorithm */
	MS5611_SecondCalculateDatas(dev);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff fe73 	bl	8001d10 <MS5611_SecondCalculateDatas>

	/*! Vertical Altitude is calculated by using pressure and some coefficients */
	MS5611_Altitude = MS5611_Calc_Altitude(dev);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ff9c 	bl	8001f68 <MS5611_Calc_Altitude>
 8002030:	eef0 7a40 	vmov.f32	s15, s0
 8002034:	4b24      	ldr	r3, [pc, #144]	@ (80020c8 <MS5611_Read_ActVal+0xb8>)
 8002036:	edc3 7a00 	vstr	s15, [r3]

	/*! Vertical Speed is calculated by using differential of locations */
	MS5611_Calc_VertSpd(dev, MS5611_Altitude, &MS5611_VertSpeed);
 800203a:	4b23      	ldr	r3, [pc, #140]	@ (80020c8 <MS5611_Read_ActVal+0xb8>)
 800203c:	edd3 7a00 	vldr	s15, [r3]
 8002040:	4922      	ldr	r1, [pc, #136]	@ (80020cc <MS5611_Read_ActVal+0xbc>)
 8002042:	eeb0 0a67 	vmov.f32	s0, s15
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f87a 	bl	8002140 <MS5611_Calc_VertSpd>

	/*! Vertical acceleration is calculated by using differential of speed */
	MS5611_Calc_VertAcc(dev, MS5611_VertSpeed, &MS5611_VertAcc);
 800204c:	4b1f      	ldr	r3, [pc, #124]	@ (80020cc <MS5611_Read_ActVal+0xbc>)
 800204e:	edd3 7a00 	vldr	s15, [r3]
 8002052:	491f      	ldr	r1, [pc, #124]	@ (80020d0 <MS5611_Read_ActVal+0xc0>)
 8002054:	eeb0 0a67 	vmov.f32	s0, s15
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f890 	bl	800217e <MS5611_Calc_VertAcc>

	/*! It's applied force on to the object that is given mass from the user */
	MS5611_Calc_gForce(dev, &MS5611_gForce, SatCar_Mass, MS5611_VertAcc);
 800205e:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <MS5611_Read_ActVal+0xc4>)
 8002060:	edd3 7a00 	vldr	s15, [r3]
 8002064:	4b1a      	ldr	r3, [pc, #104]	@ (80020d0 <MS5611_Read_ActVal+0xc0>)
 8002066:	ed93 7a00 	vldr	s14, [r3]
 800206a:	eef0 0a47 	vmov.f32	s1, s14
 800206e:	eeb0 0a67 	vmov.f32	s0, s15
 8002072:	4919      	ldr	r1, [pc, #100]	@ (80020d8 <MS5611_Read_ActVal+0xc8>)
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f000 f8a3 	bl	80021c0 <MS5611_Calc_gForce>

	/*! Pressure unit is mBar and Temperature unit is celcius degress*/
	MS5611_Press = dev->ClcPrms.P/2 ;			//@e.g :
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002080:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002084:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002088:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <MS5611_Read_ActVal+0xcc>)
 800208a:	edc3 7a00 	vstr	s15, [r3]
	MS5611_Temp  = dev->ClcPrms.TEMP * 0.01; 		//@e.g : 25.57 CelciusDegress
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa60 	bl	8000558 <__aeabi_f2d>
 8002098:	a309      	add	r3, pc, #36	@ (adr r3, 80020c0 <MS5611_Read_ActVal+0xb0>)
 800209a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209e:	f7fe fab3 	bl	8000608 <__aeabi_dmul>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4610      	mov	r0, r2
 80020a8:	4619      	mov	r1, r3
 80020aa:	f7fe fda5 	bl	8000bf8 <__aeabi_d2f>
 80020ae:	4603      	mov	r3, r0
 80020b0:	4a0b      	ldr	r2, [pc, #44]	@ (80020e0 <MS5611_Read_ActVal+0xd0>)
 80020b2:	6013      	str	r3, [r2, #0]

}
 80020b4:	bf00      	nop
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	f3af 8000 	nop.w
 80020c0:	47ae147b 	.word	0x47ae147b
 80020c4:	3f847ae1 	.word	0x3f847ae1
 80020c8:	200007cc 	.word	0x200007cc
 80020cc:	200007d0 	.word	0x200007d0
 80020d0:	200007d4 	.word	0x200007d4
 80020d4:	200007dc 	.word	0x200007dc
 80020d8:	200007d8 	.word	0x200007d8
 80020dc:	200007c4 	.word	0x200007c4
 80020e0:	200007c8 	.word	0x200007c8

080020e4 <MS5611_ResetRef_DeltaVal>:

void MS5611_ResetRef_DeltaVal(MS5611_HandleTypeDef *dev){
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]

	//At the beginning, reset the altitude values for the first and second conditions.
	dev->DeltaData.alt0 = 0.0;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	dev->DeltaData.alt1 = 0.0;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	641a      	str	r2, [r3, #64]	@ 0x40
	dev->DeltaData.holdAlt = 0.0;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	645a      	str	r2, [r3, #68]	@ 0x44

	//At the beginning, reset the speed values for the first and second conditions.
	dev->DeltaData.spd0 = 0.0;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	655a      	str	r2, [r3, #84]	@ 0x54
	dev->DeltaData.spd1 = 0.0;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	659a      	str	r2, [r3, #88]	@ 0x58
	dev->DeltaData.holdSpd = 0.0;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	65da      	str	r2, [r3, #92]	@ 0x5c

	//At the beginning, reset the acceleration values for the first and second conditions.
	dev->DeltaData.acc0 = 0.0;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f04f 0200 	mov.w	r2, #0
 8002122:	649a      	str	r2, [r3, #72]	@ 0x48
	dev->DeltaData.acc1 = 0.0;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	64da      	str	r2, [r3, #76]	@ 0x4c
	dev->DeltaData.holdAcc = 0.0;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	651a      	str	r2, [r3, #80]	@ 0x50

}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <MS5611_Calc_VertSpd>:


/*!Vertical Speed is calculated by using differential of locations "V = (X1 - X0) /1 second" */
void MS5611_Calc_VertSpd(MS5611_HandleTypeDef *dev, float MS5611_Altitude, float *MS5611_VertSpeed){
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	ed87 0a02 	vstr	s0, [r7, #8]
 800214c:	6079      	str	r1, [r7, #4]

	dev->DeltaData.alt1 = (MS5611_Altitude);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	641a      	str	r2, [r3, #64]	@ 0x40
	(*MS5611_VertSpeed) = (dev->DeltaData.alt1 - dev->DeltaData.alt0);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002160:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	edc3 7a00 	vstr	s15, [r3]
	dev->DeltaData.alt0 = dev->DeltaData.alt1;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 8002172:	bf00      	nop
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <MS5611_Calc_VertAcc>:

/*! Vertical acceleration is calculated by using differential of speed "a = (V1 - V0) / 1 second"  */
void MS5611_Calc_VertAcc(MS5611_HandleTypeDef *dev, float MS5611_VertSpeed,float *MS5611_VertAcc){
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	ed87 0a02 	vstr	s0, [r7, #8]
 800218a:	6079      	str	r1, [r7, #4]

	dev->DeltaData.spd1 = (MS5611_VertSpeed);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	659a      	str	r2, [r3, #88]	@ 0x58
	(*MS5611_VertAcc)	= (dev->DeltaData.spd1 - dev->DeltaData.spd0);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800219e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	edc3 7a00 	vstr	s15, [r3]
	dev->DeltaData.spd0 = dev->DeltaData.spd1;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	655a      	str	r2, [r3, #84]	@ 0x54

}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	0000      	movs	r0, r0
	...

080021c0 <MS5611_Calc_gForce>:

/*! It's applied force on to the object that is given mass from the user. =" gForce = ObjectMass * (VerticalAcceleration / 9.80) " */
void MS5611_Calc_gForce(MS5611_HandleTypeDef *dev, float *MS5611_gForce, float SatCar_Mass, float MS5611_VertAcc){
 80021c0:	b5b0      	push	{r4, r5, r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80021ce:	edc7 0a00 	vstr	s1, [r7]

	(*MS5611_gForce) = (((MS5611_VertAcc)/GravityAccel)*(SatCar_Mass));
 80021d2:	6838      	ldr	r0, [r7, #0]
 80021d4:	f7fe f9c0 	bl	8000558 <__aeabi_f2d>
 80021d8:	a30f      	add	r3, pc, #60	@ (adr r3, 8002218 <MS5611_Calc_gForce+0x58>)
 80021da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021de:	f7fe fb3d 	bl	800085c <__aeabi_ddiv>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4614      	mov	r4, r2
 80021e8:	461d      	mov	r5, r3
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7fe f9b4 	bl	8000558 <__aeabi_f2d>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4620      	mov	r0, r4
 80021f6:	4629      	mov	r1, r5
 80021f8:	f7fe fa06 	bl	8000608 <__aeabi_dmul>
 80021fc:	4602      	mov	r2, r0
 80021fe:	460b      	mov	r3, r1
 8002200:	4610      	mov	r0, r2
 8002202:	4619      	mov	r1, r3
 8002204:	f7fe fcf8 	bl	8000bf8 <__aeabi_d2f>
 8002208:	4602      	mov	r2, r0
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	601a      	str	r2, [r3, #0]

}
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bdb0      	pop	{r4, r5, r7, pc}
 8002216:	bf00      	nop
 8002218:	3f141206 	.word	0x3f141206
 800221c:	40239cc6 	.word	0x40239cc6

08002220 <SubSys_SeparationMechanism_UnLock_PayloadFromCarrier>:
void SubSys_SeparationMechanism_Lock_PayloadToCarrier(void){

	SubSys_Actuator_Servo_MoveTo(&dev_Servo_Separation,0);

}
void SubSys_SeparationMechanism_UnLock_PayloadFromCarrier(void){
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0

	SubSys_Actuator_Servo_MoveTo(&dev_Servo_Separation,90);
 8002224:	215a      	movs	r1, #90	@ 0x5a
 8002226:	4802      	ldr	r0, [pc, #8]	@ (8002230 <SubSys_SeparationMechanism_UnLock_PayloadFromCarrier+0x10>)
 8002228:	f7fe fee4 	bl	8000ff4 <SubSys_Actuator_Servo_MoveTo>

}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000a24 	.word	0x20000a24

08002234 <HAL_UART_RxCpltCallback>:
#include "SubSys_USART_ReceiveIT_CallBacks_Driver.h"

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]


	/*! which UART interface receive data?
	 * UART2 is for Wireless communication
	 */
	if(huart->Instance == USART2){
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a09      	ldr	r2, [pc, #36]	@ (8002268 <HAL_UART_RxCpltCallback+0x34>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d104      	bne.n	8002250 <HAL_UART_RxCpltCallback+0x1c>
		SubSys_WirelessCom_Telemetry_Receive_From_To(Sat_Carrier, Sat_Payload, &dev_WirelessComApp);
 8002246:	4a09      	ldr	r2, [pc, #36]	@ (800226c <HAL_UART_RxCpltCallback+0x38>)
 8002248:	2102      	movs	r1, #2
 800224a:	2001      	movs	r0, #1
 800224c:	f000 f86e 	bl	800232c <SubSys_WirelessCom_Telemetry_Receive_From_To>
	}

	/*!
	 * USART1 is for GPS
	 */
	if(huart->Instance == USART1){
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a06      	ldr	r2, [pc, #24]	@ (8002270 <HAL_UART_RxCpltCallback+0x3c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d101      	bne.n	800225e <HAL_UART_RxCpltCallback+0x2a>
		GPS_UART_CallBack();
 800225a:	f7ff f867 	bl	800132c <GPS_UART_CallBack>
	}


}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40004400 	.word	0x40004400
 800226c:	20000810 	.word	0x20000810
 8002270:	40011000 	.word	0x40011000

08002274 <SubSys_WirelessCom_Config_WORK_MODE>:
	}

}


void SubSys_WirelessCom_Config_WORK_MODE(SubSys_WirelesscomConfig_HandleTypeDef    *dev){
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

	switch(dev->Mode_SW){
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	7ddb      	ldrb	r3, [r3, #23]
 8002280:	2b03      	cmp	r3, #3
 8002282:	d84f      	bhi.n	8002324 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>
 8002284:	a201      	add	r2, pc, #4	@ (adr r2, 800228c <SubSys_WirelessCom_Config_WORK_MODE+0x18>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	0800229d 	.word	0x0800229d
 8002290:	080022bf 	.word	0x080022bf
 8002294:	080022e1 	.word	0x080022e1
 8002298:	08002303 	.word	0x08002303

		case NormalMode :	/*! UART and wireless channel are open, transparent transmission is on*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_RESET);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6858      	ldr	r0, [r3, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	8b5b      	ldrh	r3, [r3, #26]
 80022a4:	2200      	movs	r2, #0
 80022a6:	4619      	mov	r1, r3
 80022a8:	f002 fc98 	bl	8004bdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_RESET);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6858      	ldr	r0, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	8b1b      	ldrh	r3, [r3, #24]
 80022b4:	2200      	movs	r2, #0
 80022b6:	4619      	mov	r1, r3
 80022b8:	f002 fc90 	bl	8004bdc <HAL_GPIO_WritePin>
		break;
 80022bc:	e032      	b.n	8002324 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case WORsending :	/*! WOR Transmitter (it sends packet in every period)*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_RESET);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6858      	ldr	r0, [r3, #4]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	8b5b      	ldrh	r3, [r3, #26]
 80022c6:	2200      	movs	r2, #0
 80022c8:	4619      	mov	r1, r3
 80022ca:	f002 fc87 	bl	8004bdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_SET);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6858      	ldr	r0, [r3, #4]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	8b1b      	ldrh	r3, [r3, #24]
 80022d6:	2201      	movs	r2, #1
 80022d8:	4619      	mov	r1, r3
 80022da:	f002 fc7f 	bl	8004bdc <HAL_GPIO_WritePin>
		break;
 80022de:	e021      	b.n	8002324 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case WORreceiving :	/*! WOR Receiver (it sends packet in every period)*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_SET);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6858      	ldr	r0, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	8b5b      	ldrh	r3, [r3, #26]
 80022e8:	2201      	movs	r2, #1
 80022ea:	4619      	mov	r1, r3
 80022ec:	f002 fc76 	bl	8004bdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_RESET);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6858      	ldr	r0, [r3, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	8b1b      	ldrh	r3, [r3, #24]
 80022f8:	2200      	movs	r2, #0
 80022fa:	4619      	mov	r1, r3
 80022fc:	f002 fc6e 	bl	8004bdc <HAL_GPIO_WritePin>
		break;
 8002300:	e010      	b.n	8002324 <SubSys_WirelessCom_Config_WORK_MODE+0xb0>

		case DeepSleep :	/*! Module goes to sleep so provides you to configure settings*/
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M1, GPIO_PIN_SET);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6858      	ldr	r0, [r3, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	8b5b      	ldrh	r3, [r3, #26]
 800230a:	2201      	movs	r2, #1
 800230c:	4619      	mov	r1, r3
 800230e:	f002 fc65 	bl	8004bdc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(dev->interface.GPIOx, dev->LORA_PIN_M0, GPIO_PIN_SET);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6858      	ldr	r0, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	8b1b      	ldrh	r3, [r3, #24]
 800231a:	2201      	movs	r2, #1
 800231c:	4619      	mov	r1, r3
 800231e:	f002 fc5d 	bl	8004bdc <HAL_GPIO_WritePin>
		break;
 8002322:	bf00      	nop

	}

}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <SubSys_WirelessCom_Telemetry_Receive_From_To>:
			break;

		   }

}
void SubSys_WirelessCom_Telemetry_Receive_From_To(MissionUnit From_X, MissionUnit To_Y, SubSys_WirelessCom_APP_HandleTypeDef *dev_WirelessComApp){
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	603a      	str	r2, [r7, #0]
 8002336:	71fb      	strb	r3, [r7, #7]
 8002338:	460b      	mov	r3, r1
 800233a:	71bb      	strb	r3, [r7, #6]
					 * We need to parse the incoming array so that we can learn it.
					 * If the message packet contains the 'C' character, then this message belongs to the Carrier
					 * If the message packet contains the 'G' character, then this message belongs to the Ground Station*/

					/* The data sequence in the telemetry packet is as follows: <ADDH><ADDL><CHN><FromWhereCharacter><SatelliteDatas....>"*/
					if(dev_WirelessComApp->Buffer.Rx[0] == 'C')
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 8002342:	2b43      	cmp	r3, #67	@ 0x43
 8002344:	d11f      	bne.n	8002386 <SubSys_WirelessCom_Telemetry_Receive_From_To+0x5a>
					{
						extractValues_Carrier(dev_WirelessComApp->Buffer.Rx, value1, value2);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800234c:	4a30      	ldr	r2, [pc, #192]	@ (8002410 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xe4>)
 800234e:	4931      	ldr	r1, [pc, #196]	@ (8002414 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xe8>)
 8002350:	4618      	mov	r0, r3
 8002352:	f000 f86d 	bl	8002430 <extractValues_Carrier>

						CarrierPressure   = atof(value1);
 8002356:	482f      	ldr	r0, [pc, #188]	@ (8002414 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xe8>)
 8002358:	f008 fbbf 	bl	800aada <atof>
 800235c:	ec53 2b10 	vmov	r2, r3, d0
 8002360:	4610      	mov	r0, r2
 8002362:	4619      	mov	r1, r3
 8002364:	f7fe fc48 	bl	8000bf8 <__aeabi_d2f>
 8002368:	4603      	mov	r3, r0
 800236a:	4a2b      	ldr	r2, [pc, #172]	@ (8002418 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xec>)
 800236c:	6013      	str	r3, [r2, #0]
						CarrierVertHeight = atof(value2);
 800236e:	4828      	ldr	r0, [pc, #160]	@ (8002410 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xe4>)
 8002370:	f008 fbb3 	bl	800aada <atof>
 8002374:	ec53 2b10 	vmov	r2, r3, d0
 8002378:	4610      	mov	r0, r2
 800237a:	4619      	mov	r1, r3
 800237c:	f7fe fc3c 	bl	8000bf8 <__aeabi_d2f>
 8002380:	4603      	mov	r3, r0
 8002382:	4a26      	ldr	r2, [pc, #152]	@ (800241c <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf0>)
 8002384:	6013      	str	r3, [r2, #0]

					}

					if(dev_WirelessComApp->Buffer.Rx[0] == 'G')
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	f893 3190 	ldrb.w	r3, [r3, #400]	@ 0x190
 800238c:	2b47      	cmp	r3, #71	@ 0x47
 800238e:	d131      	bne.n	80023f4 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xc8>
						 *
						 *	"G<RHRH+><IOTdata>" or "G<RHRH-><IOTdata>"
						 */

						/*! RHRH data */
						command_RHRH[0] = dev_WirelessComApp->Buffer.Rx[2];
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	f893 2192 	ldrb.w	r2, [r3, #402]	@ 0x192
 8002396:	4b22      	ldr	r3, [pc, #136]	@ (8002420 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf4>)
 8002398:	701a      	strb	r2, [r3, #0]
						command_RHRH[1] = dev_WirelessComApp->Buffer.Rx[3];
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	f893 2193 	ldrb.w	r2, [r3, #403]	@ 0x193
 80023a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf4>)
 80023a2:	705a      	strb	r2, [r3, #1]
						command_RHRH[2] = dev_WirelessComApp->Buffer.Rx[4];
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	f893 2194 	ldrb.w	r2, [r3, #404]	@ 0x194
 80023aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002420 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf4>)
 80023ac:	709a      	strb	r2, [r3, #2]
						command_RHRH[3] = dev_WirelessComApp->Buffer.Rx[5];
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	f893 2195 	ldrb.w	r2, [r3, #405]	@ 0x195
 80023b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf4>)
 80023b6:	70da      	strb	r2, [r3, #3]

						/*! +,- ==> '+' symbol means that manual separation should be performed
						 *      ==> '-' symbol means that manual separation should not be performed
						 */
						ManuelSeparationCommand = dev_WirelessComApp->Buffer.Rx[6];
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
 80023be:	4b19      	ldr	r3, [pc, #100]	@ (8002424 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf8>)
 80023c0:	701a      	strb	r2, [r3, #0]

						if(ManuelSeparationCommand == '+'){
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xf8>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b2b      	cmp	r3, #43	@ 0x2b
 80023c8:	d101      	bne.n	80023ce <SubSys_WirelessCom_Telemetry_Receive_From_To+0xa2>

							SubSys_SeparationMechanism_UnLock_PayloadFromCarrier();
 80023ca:	f7ff ff29 	bl	8002220 <SubSys_SeparationMechanism_UnLock_PayloadFromCarrier>

						}

						extractValues_GroundStation(dev_WirelessComApp->Buffer.Rx, value3);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80023d4:	4914      	ldr	r1, [pc, #80]	@ (8002428 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xfc>)
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 f88e 	bl	80024f8 <extractValues_GroundStation>
						GroundStation_IOTTemparature = atof(value3);
 80023dc:	4812      	ldr	r0, [pc, #72]	@ (8002428 <SubSys_WirelessCom_Telemetry_Receive_From_To+0xfc>)
 80023de:	f008 fb7c 	bl	800aada <atof>
 80023e2:	ec53 2b10 	vmov	r2, r3, d0
 80023e6:	4610      	mov	r0, r2
 80023e8:	4619      	mov	r1, r3
 80023ea:	f7fe fc05 	bl	8000bf8 <__aeabi_d2f>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a0e      	ldr	r2, [pc, #56]	@ (800242c <SubSys_WirelessCom_Telemetry_Receive_From_To+0x100>)
 80023f2:	6013      	str	r3, [r2, #0]

					/*! Contanie to receive data from carrier unit or ground station.
					 *  Good news and bad news, all of them can be filled but the order of the data can be stuck
					 *  We'll see bro
					 */
					HAL_UART_Receive_IT(dev_WirelessComApp->huartX, (uint8_t *)dev_WirelessComApp->Buffer.Rx, sizeof(dev_WirelessComApp->Buffer.Rx));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	f8d3 0204 	ldr.w	r0, [r3, #516]	@ 0x204
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002400:	221e      	movs	r2, #30
 8002402:	4619      	mov	r1, r3
 8002404:	f006 fc38 	bl	8008c78 <HAL_UART_Receive_IT>

}
 8002408:	bf00      	nop
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	200002fc 	.word	0x200002fc
 8002414:	200002e8 	.word	0x200002e8
 8002418:	20000a40 	.word	0x20000a40
 800241c:	20000a44 	.word	0x20000a44
 8002420:	20000a4c 	.word	0x20000a4c
 8002424:	20000a36 	.word	0x20000a36
 8002428:	20000310 	.word	0x20000310
 800242c:	20000a48 	.word	0x20000a48

08002430 <extractValues_Carrier>:

#include "SubSys_WirelessCommunication_Telemetry_ExtractValue_Driver.h"

void extractValues_Carrier(const char* input, char* value1, char* value2){
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
    const char* start = strchr(input, '<');
 800243c:	213c      	movs	r1, #60	@ 0x3c
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f00a f9be 	bl	800c7c0 <strchr>
 8002444:	61f8      	str	r0, [r7, #28]
    if (start != NULL) {
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d04b      	beq.n	80024e4 <extractValues_Carrier+0xb4>
        start++;  // '<' karakterinin sonrasna ge
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	3301      	adds	r3, #1
 8002450:	61fb      	str	r3, [r7, #28]
        const char* end = strchr(start, '>');
 8002452:	213e      	movs	r1, #62	@ 0x3e
 8002454:	69f8      	ldr	r0, [r7, #28]
 8002456:	f00a f9b3 	bl	800c7c0 <strchr>
 800245a:	61b8      	str	r0, [r7, #24]
        if (end != NULL) {
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d039      	beq.n	80024d6 <extractValues_Carrier+0xa6>
            size_t length = end - start;  // lk '<' ve '>' arasndaki uzunluk
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	617b      	str	r3, [r7, #20]
            strncpy(value1, start, length);  // lk deeri kopyala
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	69f9      	ldr	r1, [r7, #28]
 800246e:	68b8      	ldr	r0, [r7, #8]
 8002470:	f00a f9c5 	bl	800c7fe <strncpy>
            value1[length] = '\0';  // Null karakter ekle
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	4413      	add	r3, r2
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]

            start = strchr(end + 1, '<');
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	3301      	adds	r3, #1
 8002482:	213c      	movs	r1, #60	@ 0x3c
 8002484:	4618      	mov	r0, r3
 8002486:	f00a f99b 	bl	800c7c0 <strchr>
 800248a:	61f8      	str	r0, [r7, #28]
            if (start != NULL) {
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d01d      	beq.n	80024ce <extractValues_Carrier+0x9e>
                start++;  // kinci '<' karakterinin sonrasna ge
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	3301      	adds	r3, #1
 8002496:	61fb      	str	r3, [r7, #28]
                end = strchr(start, '>');
 8002498:	213e      	movs	r1, #62	@ 0x3e
 800249a:	69f8      	ldr	r0, [r7, #28]
 800249c:	f00a f990 	bl	800c7c0 <strchr>
 80024a0:	61b8      	str	r0, [r7, #24]
                if (end != NULL) {
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d00e      	beq.n	80024c6 <extractValues_Carrier+0x96>
                    length = end - start;  // kinci '<' ve '>' arasndaki uzunluk
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	617b      	str	r3, [r7, #20]
                    strncpy(value2, start, length);  // kinci deeri kopyala
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	69f9      	ldr	r1, [r7, #28]
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f00a f9a2 	bl	800c7fe <strncpy>
                    value2[length] = '\0';  // Null karakter ekle
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	4413      	add	r3, r2
 80024c0:	2200      	movs	r2, #0
 80024c2:	701a      	strb	r2, [r3, #0]
    } else {
        value1[0] = '\0';  // lk '<' bulunamazsa bo string dndr
        value2[0] = '\0';  // kinci '<' ve '>' arasnda veri yoksa bo string dndr
    }

}
 80024c4:	e014      	b.n	80024f0 <extractValues_Carrier+0xc0>
                    value2[0] = '\0';  // kinci deer yoksa bo string dndr
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
}
 80024cc:	e010      	b.n	80024f0 <extractValues_Carrier+0xc0>
                value2[0] = '\0';  // kinci '<' bulunamazsa bo string dndr
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
}
 80024d4:	e00c      	b.n	80024f0 <extractValues_Carrier+0xc0>
            value1[0] = '\0';  // lk '>' bulunamazsa bo string dndr
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	2200      	movs	r2, #0
 80024da:	701a      	strb	r2, [r3, #0]
            value2[0] = '\0';  // kinci '<' ve '>' arasnda veri yoksa bo string dndr
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
}
 80024e2:	e005      	b.n	80024f0 <extractValues_Carrier+0xc0>
        value1[0] = '\0';  // lk '<' bulunamazsa bo string dndr
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]
        value2[0] = '\0';  // kinci '<' ve '>' arasnda veri yoksa bo string dndr
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
}
 80024f0:	bf00      	nop
 80024f2:	3720      	adds	r7, #32
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <extractValues_GroundStation>:

void extractValues_GroundStation(const char* input, char* value3){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
	 const char* start = strchr(input, '<');					/*! input dizisi iinde lk '<' karakterini bul ve adresini sakla*/
 8002502:	213c      	movs	r1, #60	@ 0x3c
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f00a f95b 	bl	800c7c0 <strchr>
 800250a:	6178      	str	r0, [r7, #20]
	 if (start != NULL) {										/*! Eer balang adresi NULL dan farklysa bu dizide veri var anlamna geliyor*/
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d018      	beq.n	8002544 <extractValues_GroundStation+0x4c>
		 start+=8;  											/*! '<' karakterinin sonrasna ge adresini +1byte arttrmay salyor  */
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	3308      	adds	r3, #8
 8002516:	617b      	str	r3, [r7, #20]
		 const char* end = strchr(start, '>');					/*! Start adresinden itibaren ilk '>' verisine ula ve onun adresini al */
 8002518:	213e      	movs	r1, #62	@ 0x3e
 800251a:	6978      	ldr	r0, [r7, #20]
 800251c:	f00a f950 	bl	800c7c0 <strchr>
 8002520:	6138      	str	r0, [r7, #16]
		 if (end != NULL) {										/*! Biti adresi de NULL karakterden farklysa burada da veri var		*/
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00d      	beq.n	8002544 <extractValues_GroundStation+0x4c>
			 size_t length = end - start;  						/*! lk '<' ve '>' arasndaki uzunluu al 1byte*length olmu olcak 		*/
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	60fb      	str	r3, [r7, #12]
			 strncpy(value3, start, length);  					/*! Start dizisinden Value3 dizisine lenght kadarn kopyala	*/
 8002530:	68fa      	ldr	r2, [r7, #12]
 8002532:	6979      	ldr	r1, [r7, #20]
 8002534:	6838      	ldr	r0, [r7, #0]
 8002536:	f00a f962 	bl	800c7fe <strncpy>
			 value3[length] = '\0';  							/*! Null karakter ekle dizinin sonuna										*/
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4413      	add	r3, r2
 8002540:	2200      	movs	r2, #0
 8002542:	701a      	strb	r2, [r3, #0]
		 }

	 }

}
 8002544:	bf00      	nop
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002550:	f001 f998 	bl	8003884 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002554:	f000 f864 	bl	8002620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002558:	f000 fbca 	bl	8002cf0 <MX_GPIO_Init>
  MX_DMA_Init();
 800255c:	f000 fba0 	bl	8002ca0 <MX_DMA_Init>
  MX_I2C1_Init();
 8002560:	f000 f918 	bl	8002794 <MX_I2C1_Init>
  MX_ADC1_Init();
 8002564:	f000 f8c4 	bl	80026f0 <MX_ADC1_Init>
  MX_TIM3_Init();
 8002568:	f000 fa9e 	bl	8002aa8 <MX_TIM3_Init>
  MX_SDIO_SD_Init();
 800256c:	f000 f99c 	bl	80028a8 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8002570:	f008 f81a 	bl	800a5a8 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8002574:	f000 fb40 	bl	8002bf8 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8002578:	f000 f93a 	bl	80027f0 <MX_I2C2_Init>
  MX_TIM1_Init();
 800257c:	f000 f9b6 	bl	80028ec <MX_TIM1_Init>
  MX_TIM2_Init();
 8002580:	f000 fa38 	bl	80029f4 <MX_TIM2_Init>
  MX_I2C3_Init();
 8002584:	f000 f962 	bl	800284c <MX_I2C3_Init>
  MX_USART2_UART_Init();
 8002588:	f000 fb60 	bl	8002c4c <MX_USART2_UART_Init>
  MX_TIM4_Init();
 800258c:	f000 fae6 	bl	8002b5c <MX_TIM4_Init>
  /******<<< SENSOR BATTERY INIT END <<<******/


  /******>>> SENSOR TPGVH INITIALIZATION BEGIN >>>******/
  	#ifdef SAT_PAYLOAD_SUBSYS_DRIVERS_SENSOR_TPGVH_H
  	MS5611.I2C_ADDRESS = MS5611_I2C_ADDRESS_H;
 8002590:	4b1c      	ldr	r3, [pc, #112]	@ (8002604 <main+0xb8>)
 8002592:	22ee      	movs	r2, #238	@ 0xee
 8002594:	809a      	strh	r2, [r3, #4]
  	MS5611.i2c = &hi2c1;
 8002596:	4b1b      	ldr	r3, [pc, #108]	@ (8002604 <main+0xb8>)
 8002598:	4a1b      	ldr	r2, [pc, #108]	@ (8002608 <main+0xbc>)
 800259a:	601a      	str	r2, [r3, #0]
  	MS5611.Ref_Alt_Sel = 'm';
 800259c:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <main+0xb8>)
 800259e:	226d      	movs	r2, #109	@ 0x6d
 80025a0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  	MS5611_Init(&MS5611);
 80025a4:	4817      	ldr	r0, [pc, #92]	@ (8002604 <main+0xb8>)
 80025a6:	f7ff f891 	bl	80016cc <MS5611_Init>
  /******<<< SD CARD INITIALIZATION END <<<******/


  /******>>> SENSOR GPS INITIALIZATION BEGIN >>>******/
	#ifdef SAT_PAYLOAD_SUBSYS_DRIVERS_SENSOR_GPS_H
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 80025aa:	2201      	movs	r2, #1
 80025ac:	2101      	movs	r1, #1
 80025ae:	4817      	ldr	r0, [pc, #92]	@ (800260c <main+0xc0>)
 80025b0:	f002 fb14 	bl	8004bdc <HAL_GPIO_WritePin>
	GPS_Init();
 80025b4:	f7fe feac 	bl	8001310 <GPS_Init>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80025b8:	2200      	movs	r2, #0
 80025ba:	2101      	movs	r1, #1
 80025bc:	4813      	ldr	r0, [pc, #76]	@ (800260c <main+0xc0>)
 80025be:	f002 fb0d 	bl	8004bdc <HAL_GPIO_WritePin>
	 SubSys_WirelessCom_Config_Init(&dev_WirelessComConfig);
	 #endif

	 #ifdef SAT_PAYLOAD_SUBSYS_DRIVERS_WIRELESSCOMMUNICATION_TELEMETRY_H
	 /*! Will be filled for your dev that use now*/
	 dev_WirelessComApp.huartX = &huart2;
 80025c2:	4b13      	ldr	r3, [pc, #76]	@ (8002610 <main+0xc4>)
 80025c4:	4a13      	ldr	r2, [pc, #76]	@ (8002614 <main+0xc8>)
 80025c6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	 dev_WirelessComConfig.Mode_SW = NormalMode; 		/*! UART and wireless channel are open, transparent transmission is on*/
 80025ca:	4b13      	ldr	r3, [pc, #76]	@ (8002618 <main+0xcc>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	75da      	strb	r2, [r3, #23]
	 SubSys_WirelessCom_Config_WORK_MODE(&dev_WirelessComConfig);
 80025d0:	4811      	ldr	r0, [pc, #68]	@ (8002618 <main+0xcc>)
 80025d2:	f7ff fe4f 	bl	8002274 <SubSys_WirelessCom_Config_WORK_MODE>

	 /*! Will be filled for the Ground Station(Target) Device */
	 dev_WirelessComApp.Target_ADDH = 0x20;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002610 <main+0xc4>)
 80025d8:	2220      	movs	r2, #32
 80025da:	f883 2210 	strb.w	r2, [r3, #528]	@ 0x210
	 dev_WirelessComApp.Target_ADDL = 0x23;
 80025de:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <main+0xc4>)
 80025e0:	2223      	movs	r2, #35	@ 0x23
 80025e2:	f883 2211 	strb.w	r2, [r3, #529]	@ 0x211
	 dev_WirelessComApp.Target_Ch   = 0x10;
 80025e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <main+0xc4>)
 80025e8:	2210      	movs	r2, #16
 80025ea:	f883 2212 	strb.w	r2, [r3, #530]	@ 0x212

	  /*! Interrupt is active for receiving wireless data
	   * You need to cast variable type from char to uint8_t because of the instruction of Uart Receive function*/
	  HAL_UART_Receive_IT(dev_WirelessComApp.huartX, (uint8_t *)dev_WirelessComApp.Buffer.Rx, sizeof(dev_WirelessComApp.Buffer.Rx));
 80025ee:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <main+0xc4>)
 80025f0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80025f4:	221e      	movs	r2, #30
 80025f6:	4909      	ldr	r1, [pc, #36]	@ (800261c <main+0xd0>)
 80025f8:	4618      	mov	r0, r3
 80025fa:	f006 fb3d 	bl	8008c78 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 SubSys_SatelliteMission_Continue();
 80025fe:	f7fe fdb9 	bl	8001174 <SubSys_SatelliteMission_Continue>
 8002602:	e7fc      	b.n	80025fe <main+0xb2>
 8002604:	2000075c 	.word	0x2000075c
 8002608:	2000036c 	.word	0x2000036c
 800260c:	40020800 	.word	0x40020800
 8002610:	20000810 	.word	0x20000810
 8002614:	20000714 	.word	0x20000714
 8002618:	200007ec 	.word	0x200007ec
 800261c:	200009a0 	.word	0x200009a0

08002620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b094      	sub	sp, #80	@ 0x50
 8002624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002626:	f107 0320 	add.w	r3, r7, #32
 800262a:	2230      	movs	r2, #48	@ 0x30
 800262c:	2100      	movs	r1, #0
 800262e:	4618      	mov	r0, r3
 8002630:	f00a f8be 	bl	800c7b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002634:	f107 030c 	add.w	r3, r7, #12
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002644:	2300      	movs	r3, #0
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	4b27      	ldr	r3, [pc, #156]	@ (80026e8 <SystemClock_Config+0xc8>)
 800264a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264c:	4a26      	ldr	r2, [pc, #152]	@ (80026e8 <SystemClock_Config+0xc8>)
 800264e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002652:	6413      	str	r3, [r2, #64]	@ 0x40
 8002654:	4b24      	ldr	r3, [pc, #144]	@ (80026e8 <SystemClock_Config+0xc8>)
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800265c:	60bb      	str	r3, [r7, #8]
 800265e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002660:	2300      	movs	r3, #0
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	4b21      	ldr	r3, [pc, #132]	@ (80026ec <SystemClock_Config+0xcc>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a20      	ldr	r2, [pc, #128]	@ (80026ec <SystemClock_Config+0xcc>)
 800266a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	4b1e      	ldr	r3, [pc, #120]	@ (80026ec <SystemClock_Config+0xcc>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002678:	607b      	str	r3, [r7, #4]
 800267a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800267c:	2302      	movs	r3, #2
 800267e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002680:	2301      	movs	r3, #1
 8002682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002684:	2310      	movs	r3, #16
 8002686:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002688:	2302      	movs	r3, #2
 800268a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800268c:	2300      	movs	r3, #0
 800268e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002690:	2308      	movs	r3, #8
 8002692:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002694:	2348      	movs	r3, #72	@ 0x48
 8002696:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002698:	2302      	movs	r3, #2
 800269a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800269c:	2303      	movs	r3, #3
 800269e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	4618      	mov	r0, r3
 80026a6:	f003 fd6b 	bl	8006180 <HAL_RCC_OscConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80026b0:	f000 fba0 	bl	8002df4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026b4:	230f      	movs	r3, #15
 80026b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026b8:	2302      	movs	r3, #2
 80026ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026c6:	2300      	movs	r3, #0
 80026c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026ca:	f107 030c 	add.w	r3, r7, #12
 80026ce:	2102      	movs	r1, #2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f003 ffcd 	bl	8006670 <HAL_RCC_ClockConfig>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80026dc:	f000 fb8a 	bl	8002df4 <Error_Handler>
  }
}
 80026e0:	bf00      	nop
 80026e2:	3750      	adds	r7, #80	@ 0x50
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40007000 	.word	0x40007000

080026f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026f6:	463b      	mov	r3, r7
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002702:	4b21      	ldr	r3, [pc, #132]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002704:	4a21      	ldr	r2, [pc, #132]	@ (800278c <MX_ADC1_Init+0x9c>)
 8002706:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002708:	4b1f      	ldr	r3, [pc, #124]	@ (8002788 <MX_ADC1_Init+0x98>)
 800270a:	2200      	movs	r2, #0
 800270c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800270e:	4b1e      	ldr	r3, [pc, #120]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002714:	4b1c      	ldr	r3, [pc, #112]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002716:	2200      	movs	r2, #0
 8002718:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800271a:	4b1b      	ldr	r3, [pc, #108]	@ (8002788 <MX_ADC1_Init+0x98>)
 800271c:	2201      	movs	r2, #1
 800271e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002720:	4b19      	ldr	r3, [pc, #100]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002728:	4b17      	ldr	r3, [pc, #92]	@ (8002788 <MX_ADC1_Init+0x98>)
 800272a:	2200      	movs	r2, #0
 800272c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800272e:	4b16      	ldr	r3, [pc, #88]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002730:	4a17      	ldr	r2, [pc, #92]	@ (8002790 <MX_ADC1_Init+0xa0>)
 8002732:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002734:	4b14      	ldr	r3, [pc, #80]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800273a:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <MX_ADC1_Init+0x98>)
 800273c:	2201      	movs	r2, #1
 800273e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002740:	4b11      	ldr	r3, [pc, #68]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002742:	2200      	movs	r2, #0
 8002744:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002748:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <MX_ADC1_Init+0x98>)
 800274a:	2201      	movs	r2, #1
 800274c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800274e:	480e      	ldr	r0, [pc, #56]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002750:	f001 f92e 	bl	80039b0 <HAL_ADC_Init>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800275a:	f000 fb4b 	bl	8002df4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800275e:	2300      	movs	r3, #0
 8002760:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002762:	2301      	movs	r3, #1
 8002764:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002766:	2300      	movs	r3, #0
 8002768:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800276a:	463b      	mov	r3, r7
 800276c:	4619      	mov	r1, r3
 800276e:	4806      	ldr	r0, [pc, #24]	@ (8002788 <MX_ADC1_Init+0x98>)
 8002770:	f001 f962 	bl	8003a38 <HAL_ADC_ConfigChannel>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800277a:	f000 fb3b 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000324 	.word	0x20000324
 800278c:	40012000 	.word	0x40012000
 8002790:	0f000001 	.word	0x0f000001

08002794 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002798:	4b12      	ldr	r3, [pc, #72]	@ (80027e4 <MX_I2C1_Init+0x50>)
 800279a:	4a13      	ldr	r2, [pc, #76]	@ (80027e8 <MX_I2C1_Init+0x54>)
 800279c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800279e:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027a0:	4a12      	ldr	r2, [pc, #72]	@ (80027ec <MX_I2C1_Init+0x58>)
 80027a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027a4:	4b0f      	ldr	r3, [pc, #60]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027aa:	4b0e      	ldr	r3, [pc, #56]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027b0:	4b0c      	ldr	r3, [pc, #48]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027b8:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027be:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027c4:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027ca:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027d0:	4804      	ldr	r0, [pc, #16]	@ (80027e4 <MX_I2C1_Init+0x50>)
 80027d2:	f002 fa1d 	bl	8004c10 <HAL_I2C_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80027dc:	f000 fb0a 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	2000036c 	.word	0x2000036c
 80027e8:	40005400 	.word	0x40005400
 80027ec:	000186a0 	.word	0x000186a0

080027f0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027f4:	4b12      	ldr	r3, [pc, #72]	@ (8002840 <MX_I2C2_Init+0x50>)
 80027f6:	4a13      	ldr	r2, [pc, #76]	@ (8002844 <MX_I2C2_Init+0x54>)
 80027f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80027fa:	4b11      	ldr	r3, [pc, #68]	@ (8002840 <MX_I2C2_Init+0x50>)
 80027fc:	4a12      	ldr	r2, [pc, #72]	@ (8002848 <MX_I2C2_Init+0x58>)
 80027fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002800:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <MX_I2C2_Init+0x50>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <MX_I2C2_Init+0x50>)
 8002808:	2200      	movs	r2, #0
 800280a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <MX_I2C2_Init+0x50>)
 800280e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002812:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002814:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <MX_I2C2_Init+0x50>)
 8002816:	2200      	movs	r2, #0
 8002818:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <MX_I2C2_Init+0x50>)
 800281c:	2200      	movs	r2, #0
 800281e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002820:	4b07      	ldr	r3, [pc, #28]	@ (8002840 <MX_I2C2_Init+0x50>)
 8002822:	2200      	movs	r2, #0
 8002824:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002826:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <MX_I2C2_Init+0x50>)
 8002828:	2200      	movs	r2, #0
 800282a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800282c:	4804      	ldr	r0, [pc, #16]	@ (8002840 <MX_I2C2_Init+0x50>)
 800282e:	f002 f9ef 	bl	8004c10 <HAL_I2C_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002838:	f000 fadc 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800283c:	bf00      	nop
 800283e:	bd80      	pop	{r7, pc}
 8002840:	200003c0 	.word	0x200003c0
 8002844:	40005800 	.word	0x40005800
 8002848:	000186a0 	.word	0x000186a0

0800284c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002850:	4b12      	ldr	r3, [pc, #72]	@ (800289c <MX_I2C3_Init+0x50>)
 8002852:	4a13      	ldr	r2, [pc, #76]	@ (80028a0 <MX_I2C3_Init+0x54>)
 8002854:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002856:	4b11      	ldr	r3, [pc, #68]	@ (800289c <MX_I2C3_Init+0x50>)
 8002858:	4a12      	ldr	r2, [pc, #72]	@ (80028a4 <MX_I2C3_Init+0x58>)
 800285a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800285c:	4b0f      	ldr	r3, [pc, #60]	@ (800289c <MX_I2C3_Init+0x50>)
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002862:	4b0e      	ldr	r3, [pc, #56]	@ (800289c <MX_I2C3_Init+0x50>)
 8002864:	2200      	movs	r2, #0
 8002866:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002868:	4b0c      	ldr	r3, [pc, #48]	@ (800289c <MX_I2C3_Init+0x50>)
 800286a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800286e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002870:	4b0a      	ldr	r3, [pc, #40]	@ (800289c <MX_I2C3_Init+0x50>)
 8002872:	2200      	movs	r2, #0
 8002874:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002876:	4b09      	ldr	r3, [pc, #36]	@ (800289c <MX_I2C3_Init+0x50>)
 8002878:	2200      	movs	r2, #0
 800287a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800287c:	4b07      	ldr	r3, [pc, #28]	@ (800289c <MX_I2C3_Init+0x50>)
 800287e:	2200      	movs	r2, #0
 8002880:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002882:	4b06      	ldr	r3, [pc, #24]	@ (800289c <MX_I2C3_Init+0x50>)
 8002884:	2200      	movs	r2, #0
 8002886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002888:	4804      	ldr	r0, [pc, #16]	@ (800289c <MX_I2C3_Init+0x50>)
 800288a:	f002 f9c1 	bl	8004c10 <HAL_I2C_Init>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002894:	f000 faae 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002898:	bf00      	nop
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20000414 	.word	0x20000414
 80028a0:	40005c00 	.word	0x40005c00
 80028a4:	000186a0 	.word	0x000186a0

080028a8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80028ac:	4b0d      	ldr	r3, [pc, #52]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028ae:	4a0e      	ldr	r2, [pc, #56]	@ (80028e8 <MX_SDIO_SD_Init+0x40>)
 80028b0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80028b2:	4b0c      	ldr	r3, [pc, #48]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80028b8:	4b0a      	ldr	r3, [pc, #40]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80028be:	4b09      	ldr	r3, [pc, #36]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 80028c4:	4b07      	ldr	r3, [pc, #28]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ca:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80028d2:	4b04      	ldr	r3, [pc, #16]	@ (80028e4 <MX_SDIO_SD_Init+0x3c>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000468 	.word	0x20000468
 80028e8:	40012c00 	.word	0x40012c00

080028ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b092      	sub	sp, #72	@ 0x48
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	611a      	str	r2, [r3, #16]
 800290c:	615a      	str	r2, [r3, #20]
 800290e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	2220      	movs	r2, #32
 8002914:	2100      	movs	r1, #0
 8002916:	4618      	mov	r0, r3
 8002918:	f009 ff4a 	bl	800c7b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800291c:	4b33      	ldr	r3, [pc, #204]	@ (80029ec <MX_TIM1_Init+0x100>)
 800291e:	4a34      	ldr	r2, [pc, #208]	@ (80029f0 <MX_TIM1_Init+0x104>)
 8002920:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1440-1;
 8002922:	4b32      	ldr	r3, [pc, #200]	@ (80029ec <MX_TIM1_Init+0x100>)
 8002924:	f240 529f 	movw	r2, #1439	@ 0x59f
 8002928:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800292a:	4b30      	ldr	r3, [pc, #192]	@ (80029ec <MX_TIM1_Init+0x100>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002930:	4b2e      	ldr	r3, [pc, #184]	@ (80029ec <MX_TIM1_Init+0x100>)
 8002932:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002936:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002938:	4b2c      	ldr	r3, [pc, #176]	@ (80029ec <MX_TIM1_Init+0x100>)
 800293a:	2200      	movs	r2, #0
 800293c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800293e:	4b2b      	ldr	r3, [pc, #172]	@ (80029ec <MX_TIM1_Init+0x100>)
 8002940:	2200      	movs	r2, #0
 8002942:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002944:	4b29      	ldr	r3, [pc, #164]	@ (80029ec <MX_TIM1_Init+0x100>)
 8002946:	2200      	movs	r2, #0
 8002948:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800294a:	4828      	ldr	r0, [pc, #160]	@ (80029ec <MX_TIM1_Init+0x100>)
 800294c:	f005 fbf9 	bl	8008142 <HAL_TIM_PWM_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002956:	f000 fa4d 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800295a:	2300      	movs	r3, #0
 800295c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800295e:	2300      	movs	r3, #0
 8002960:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002962:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002966:	4619      	mov	r1, r3
 8002968:	4820      	ldr	r0, [pc, #128]	@ (80029ec <MX_TIM1_Init+0x100>)
 800296a:	f006 f875 	bl	8008a58 <HAL_TIMEx_MasterConfigSynchronization>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8002974:	f000 fa3e 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002978:	2360      	movs	r3, #96	@ 0x60
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002980:	2300      	movs	r3, #0
 8002982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002984:	2300      	movs	r3, #0
 8002986:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002988:	2300      	movs	r3, #0
 800298a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800298c:	2300      	movs	r3, #0
 800298e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002990:	2300      	movs	r3, #0
 8002992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002998:	2204      	movs	r2, #4
 800299a:	4619      	mov	r1, r3
 800299c:	4813      	ldr	r0, [pc, #76]	@ (80029ec <MX_TIM1_Init+0x100>)
 800299e:	f005 fc1f 	bl	80081e0 <HAL_TIM_PWM_ConfigChannel>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80029a8:	f000 fa24 	bl	8002df4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80029b0:	2300      	movs	r3, #0
 80029b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80029c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80029ca:	1d3b      	adds	r3, r7, #4
 80029cc:	4619      	mov	r1, r3
 80029ce:	4807      	ldr	r0, [pc, #28]	@ (80029ec <MX_TIM1_Init+0x100>)
 80029d0:	f006 f8b0 	bl	8008b34 <HAL_TIMEx_ConfigBreakDeadTime>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 80029da:	f000 fa0b 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80029de:	4803      	ldr	r0, [pc, #12]	@ (80029ec <MX_TIM1_Init+0x100>)
 80029e0:	f000 fcda 	bl	8003398 <HAL_TIM_MspPostInit>

}
 80029e4:	bf00      	nop
 80029e6:	3748      	adds	r7, #72	@ 0x48
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	200005ac 	.word	0x200005ac
 80029f0:	40010000 	.word	0x40010000

080029f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08a      	sub	sp, #40	@ 0x28
 80029f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029fa:	f107 0320 	add.w	r3, r7, #32
 80029fe:	2200      	movs	r2, #0
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	605a      	str	r2, [r3, #4]
 8002a0c:	609a      	str	r2, [r3, #8]
 8002a0e:	60da      	str	r2, [r3, #12]
 8002a10:	611a      	str	r2, [r3, #16]
 8002a12:	615a      	str	r2, [r3, #20]
 8002a14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a16:	4b23      	ldr	r3, [pc, #140]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440-1;
 8002a1e:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a20:	f240 529f 	movw	r2, #1439	@ 0x59f
 8002a24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a26:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002a32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a34:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002a40:	4818      	ldr	r0, [pc, #96]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a42:	f005 fb7e 	bl	8008142 <HAL_TIM_PWM_Init>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002a4c:	f000 f9d2 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a50:	2300      	movs	r3, #0
 8002a52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a54:	2300      	movs	r3, #0
 8002a56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a58:	f107 0320 	add.w	r3, r7, #32
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4811      	ldr	r0, [pc, #68]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a60:	f005 fffa 	bl	8008a58 <HAL_TIMEx_MasterConfigSynchronization>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002a6a:	f000 f9c3 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a6e:	2360      	movs	r3, #96	@ 0x60
 8002a70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	2200      	movs	r2, #0
 8002a82:	4619      	mov	r1, r3
 8002a84:	4807      	ldr	r0, [pc, #28]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a86:	f005 fbab 	bl	80081e0 <HAL_TIM_PWM_ConfigChannel>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002a90:	f000 f9b0 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002a94:	4803      	ldr	r0, [pc, #12]	@ (8002aa4 <MX_TIM2_Init+0xb0>)
 8002a96:	f000 fc7f 	bl	8003398 <HAL_TIM_MspPostInit>

}
 8002a9a:	bf00      	nop
 8002a9c:	3728      	adds	r7, #40	@ 0x28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	200005f4 	.word	0x200005f4

08002aa8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08a      	sub	sp, #40	@ 0x28
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aae:	f107 0320 	add.w	r3, r7, #32
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ab8:	1d3b      	adds	r3, r7, #4
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	605a      	str	r2, [r3, #4]
 8002ac0:	609a      	str	r2, [r3, #8]
 8002ac2:	60da      	str	r2, [r3, #12]
 8002ac4:	611a      	str	r2, [r3, #16]
 8002ac6:	615a      	str	r2, [r3, #20]
 8002ac8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002aca:	4b22      	ldr	r3, [pc, #136]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002acc:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <MX_TIM3_Init+0xb0>)
 8002ace:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 263-1;
 8002ad0:	4b20      	ldr	r3, [pc, #128]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002ad2:	f44f 7283 	mov.w	r2, #262	@ 0x106
 8002ad6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002ade:	4b1d      	ldr	r3, [pc, #116]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002ae0:	2263      	movs	r2, #99	@ 0x63
 8002ae2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aea:	4b1a      	ldr	r3, [pc, #104]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002af0:	4818      	ldr	r0, [pc, #96]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002af2:	f005 fb26 	bl	8008142 <HAL_TIM_PWM_Init>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002afc:	f000 f97a 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b00:	2300      	movs	r3, #0
 8002b02:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b04:	2300      	movs	r3, #0
 8002b06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b08:	f107 0320 	add.w	r3, r7, #32
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4811      	ldr	r0, [pc, #68]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002b10:	f005 ffa2 	bl	8008a58 <HAL_TIMEx_MasterConfigSynchronization>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002b1a:	f000 f96b 	bl	8002df4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b1e:	2360      	movs	r3, #96	@ 0x60
 8002b20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b2e:	1d3b      	adds	r3, r7, #4
 8002b30:	2200      	movs	r2, #0
 8002b32:	4619      	mov	r1, r3
 8002b34:	4807      	ldr	r0, [pc, #28]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002b36:	f005 fb53 	bl	80081e0 <HAL_TIM_PWM_ConfigChannel>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002b40:	f000 f958 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002b44:	4803      	ldr	r0, [pc, #12]	@ (8002b54 <MX_TIM3_Init+0xac>)
 8002b46:	f000 fc27 	bl	8003398 <HAL_TIM_MspPostInit>

}
 8002b4a:	bf00      	nop
 8002b4c:	3728      	adds	r7, #40	@ 0x28
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	2000063c 	.word	0x2000063c
 8002b58:	40000400 	.word	0x40000400

08002b5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b62:	f107 0308 	add.w	r3, r7, #8
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b70:	463b      	mov	r3, r7
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002b78:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bf4 <MX_TIM4_Init+0x98>)
 8002b7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b84:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002b8a:	4b19      	ldr	r3, [pc, #100]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002b8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b92:	4b17      	ldr	r3, [pc, #92]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b98:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002b9e:	4814      	ldr	r0, [pc, #80]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002ba0:	f005 fa80 	bl	80080a4 <HAL_TIM_Base_Init>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002baa:	f000 f923 	bl	8002df4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002bb4:	f107 0308 	add.w	r3, r7, #8
 8002bb8:	4619      	mov	r1, r3
 8002bba:	480d      	ldr	r0, [pc, #52]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002bbc:	f005 fbd2 	bl	8008364 <HAL_TIM_ConfigClockSource>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002bc6:	f000 f915 	bl	8002df4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002bd2:	463b      	mov	r3, r7
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4806      	ldr	r0, [pc, #24]	@ (8002bf0 <MX_TIM4_Init+0x94>)
 8002bd8:	f005 ff3e 	bl	8008a58 <HAL_TIMEx_MasterConfigSynchronization>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002be2:	f000 f907 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002be6:	bf00      	nop
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	20000684 	.word	0x20000684
 8002bf4:	40000800 	.word	0x40000800

08002bf8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002bfe:	4a12      	ldr	r2, [pc, #72]	@ (8002c48 <MX_USART1_UART_Init+0x50>)
 8002c00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002c02:	4b10      	ldr	r3, [pc, #64]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002c08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c10:	4b0c      	ldr	r3, [pc, #48]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c1c:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c1e:	220c      	movs	r2, #12
 8002c20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c22:	4b08      	ldr	r3, [pc, #32]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c28:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c2e:	4805      	ldr	r0, [pc, #20]	@ (8002c44 <MX_USART1_UART_Init+0x4c>)
 8002c30:	f005 ffd2 	bl	8008bd8 <HAL_UART_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c3a:	f000 f8db 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200006cc 	.word	0x200006cc
 8002c48:	40011000 	.word	0x40011000

08002c4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c50:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c52:	4a12      	ldr	r2, [pc, #72]	@ (8002c9c <MX_USART2_UART_Init+0x50>)
 8002c54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c56:	4b10      	ldr	r3, [pc, #64]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c64:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c70:	4b09      	ldr	r3, [pc, #36]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c72:	220c      	movs	r2, #12
 8002c74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c76:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c7c:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c82:	4805      	ldr	r0, [pc, #20]	@ (8002c98 <MX_USART2_UART_Init+0x4c>)
 8002c84:	f005 ffa8 	bl	8008bd8 <HAL_UART_Init>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c8e:	f000 f8b1 	bl	8002df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c92:	bf00      	nop
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	20000714 	.word	0x20000714
 8002c9c:	40004400 	.word	0x40004400

08002ca0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	607b      	str	r3, [r7, #4]
 8002caa:	4b10      	ldr	r3, [pc, #64]	@ (8002cec <MX_DMA_Init+0x4c>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	4a0f      	ldr	r2, [pc, #60]	@ (8002cec <MX_DMA_Init+0x4c>)
 8002cb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cec <MX_DMA_Init+0x4c>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cbe:	607b      	str	r3, [r7, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 3);
 8002cc2:	2203      	movs	r2, #3
 8002cc4:	2103      	movs	r1, #3
 8002cc6:	203b      	movs	r0, #59	@ 0x3b
 8002cc8:	f001 f9bf 	bl	800404a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002ccc:	203b      	movs	r0, #59	@ 0x3b
 8002cce:	f001 f9d8 	bl	8004082 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 3);
 8002cd2:	2203      	movs	r2, #3
 8002cd4:	2103      	movs	r1, #3
 8002cd6:	2045      	movs	r0, #69	@ 0x45
 8002cd8:	f001 f9b7 	bl	800404a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002cdc:	2045      	movs	r0, #69	@ 0x45
 8002cde:	f001 f9d0 	bl	8004082 <HAL_NVIC_EnableIRQ>

}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800

08002cf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08a      	sub	sp, #40	@ 0x28
 8002cf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
 8002d00:	609a      	str	r2, [r3, #8]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	4b37      	ldr	r3, [pc, #220]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0e:	4a36      	ldr	r2, [pc, #216]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d10:	f043 0304 	orr.w	r3, r3, #4
 8002d14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d16:	4b34      	ldr	r3, [pc, #208]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1a:	f003 0304 	and.w	r3, r3, #4
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b30      	ldr	r3, [pc, #192]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	4a2f      	ldr	r2, [pc, #188]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d32:	4b2d      	ldr	r3, [pc, #180]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	4b29      	ldr	r3, [pc, #164]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a28      	ldr	r2, [pc, #160]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b26      	ldr	r3, [pc, #152]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	607b      	str	r3, [r7, #4]
 8002d5e:	4b22      	ldr	r3, [pc, #136]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d62:	4a21      	ldr	r2, [pc, #132]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d64:	f043 0302 	orr.w	r3, r3, #2
 8002d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <MX_GPIO_Init+0xf8>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	607b      	str	r3, [r7, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2133      	movs	r1, #51	@ 0x33
 8002d7a:	481c      	ldr	r0, [pc, #112]	@ (8002dec <MX_GPIO_Init+0xfc>)
 8002d7c:	f001 ff2e 	bl	8004bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8002d80:	2200      	movs	r2, #0
 8002d82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d86:	481a      	ldr	r0, [pc, #104]	@ (8002df0 <MX_GPIO_Init+0x100>)
 8002d88:	f001 ff28 	bl	8004bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002d8c:	2333      	movs	r3, #51	@ 0x33
 8002d8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d90:	2301      	movs	r3, #1
 8002d92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	4619      	mov	r1, r3
 8002da2:	4812      	ldr	r0, [pc, #72]	@ (8002dec <MX_GPIO_Init+0xfc>)
 8002da4:	f001 fd96 	bl	80048d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002da8:	2304      	movs	r3, #4
 8002daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dac:	2300      	movs	r3, #0
 8002dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002db4:	f107 0314 	add.w	r3, r7, #20
 8002db8:	4619      	mov	r1, r3
 8002dba:	480c      	ldr	r0, [pc, #48]	@ (8002dec <MX_GPIO_Init+0xfc>)
 8002dbc:	f001 fd8a 	bl	80048d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002dc0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd2:	f107 0314 	add.w	r3, r7, #20
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	4805      	ldr	r0, [pc, #20]	@ (8002df0 <MX_GPIO_Init+0x100>)
 8002dda:	f001 fd7b 	bl	80048d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002dde:	bf00      	nop
 8002de0:	3728      	adds	r7, #40	@ 0x28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40020800 	.word	0x40020800
 8002df0:	40020400 	.word	0x40020400

08002df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002df8:	b672      	cpsid	i
}
 8002dfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <Error_Handler+0x8>

08002e00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	607b      	str	r3, [r7, #4]
 8002e0a:	4b10      	ldr	r3, [pc, #64]	@ (8002e4c <HAL_MspInit+0x4c>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002e4c <HAL_MspInit+0x4c>)
 8002e10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e16:	4b0d      	ldr	r3, [pc, #52]	@ (8002e4c <HAL_MspInit+0x4c>)
 8002e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1e:	607b      	str	r3, [r7, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	603b      	str	r3, [r7, #0]
 8002e26:	4b09      	ldr	r3, [pc, #36]	@ (8002e4c <HAL_MspInit+0x4c>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	4a08      	ldr	r2, [pc, #32]	@ (8002e4c <HAL_MspInit+0x4c>)
 8002e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e32:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <HAL_MspInit+0x4c>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002e3e:	2005      	movs	r0, #5
 8002e40:	f001 f8f8 	bl	8004034 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e44:	bf00      	nop
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40023800 	.word	0x40023800

08002e50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08a      	sub	sp, #40	@ 0x28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e58:	f107 0314 	add.w	r3, r7, #20
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a17      	ldr	r2, [pc, #92]	@ (8002ecc <HAL_ADC_MspInit+0x7c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d127      	bne.n	8002ec2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	613b      	str	r3, [r7, #16]
 8002e76:	4b16      	ldr	r3, [pc, #88]	@ (8002ed0 <HAL_ADC_MspInit+0x80>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7a:	4a15      	ldr	r2, [pc, #84]	@ (8002ed0 <HAL_ADC_MspInit+0x80>)
 8002e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e82:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <HAL_ADC_MspInit+0x80>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed0 <HAL_ADC_MspInit+0x80>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed0 <HAL_ADC_MspInit+0x80>)
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed0 <HAL_ADC_MspInit+0x80>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb6:	f107 0314 	add.w	r3, r7, #20
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4805      	ldr	r0, [pc, #20]	@ (8002ed4 <HAL_ADC_MspInit+0x84>)
 8002ebe:	f001 fd09 	bl	80048d4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002ec2:	bf00      	nop
 8002ec4:	3728      	adds	r7, #40	@ 0x28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40012000 	.word	0x40012000
 8002ed0:	40023800 	.word	0x40023800
 8002ed4:	40020000 	.word	0x40020000

08002ed8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08e      	sub	sp, #56	@ 0x38
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
 8002eee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a63      	ldr	r2, [pc, #396]	@ (8003084 <HAL_I2C_MspInit+0x1ac>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d12c      	bne.n	8002f54 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	623b      	str	r3, [r7, #32]
 8002efe:	4b62      	ldr	r3, [pc, #392]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f02:	4a61      	ldr	r2, [pc, #388]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f04:	f043 0302 	orr.w	r3, r3, #2
 8002f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0a:	4b5f      	ldr	r3, [pc, #380]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	623b      	str	r3, [r7, #32]
 8002f14:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f16:	23c0      	movs	r3, #192	@ 0xc0
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f1a:	2312      	movs	r3, #18
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f22:	2303      	movs	r3, #3
 8002f24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f26:	2304      	movs	r3, #4
 8002f28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4856      	ldr	r0, [pc, #344]	@ (800308c <HAL_I2C_MspInit+0x1b4>)
 8002f32:	f001 fccf 	bl	80048d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	61fb      	str	r3, [r7, #28]
 8002f3a:	4b53      	ldr	r3, [pc, #332]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	4a52      	ldr	r2, [pc, #328]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f46:	4b50      	ldr	r3, [pc, #320]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f4e:	61fb      	str	r3, [r7, #28]
 8002f50:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002f52:	e092      	b.n	800307a <HAL_I2C_MspInit+0x1a2>
  else if(hi2c->Instance==I2C2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a4d      	ldr	r2, [pc, #308]	@ (8003090 <HAL_I2C_MspInit+0x1b8>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d13d      	bne.n	8002fda <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61bb      	str	r3, [r7, #24]
 8002f62:	4b49      	ldr	r3, [pc, #292]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	4a48      	ldr	r2, [pc, #288]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f68:	f043 0302 	orr.w	r3, r3, #2
 8002f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6e:	4b46      	ldr	r3, [pc, #280]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	61bb      	str	r3, [r7, #24]
 8002f78:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f80:	2312      	movs	r3, #18
 8002f82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002f8c:	2304      	movs	r3, #4
 8002f8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f94:	4619      	mov	r1, r3
 8002f96:	483d      	ldr	r0, [pc, #244]	@ (800308c <HAL_I2C_MspInit+0x1b4>)
 8002f98:	f001 fc9c 	bl	80048d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f9c:	2308      	movs	r3, #8
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fa0:	2312      	movs	r3, #18
 8002fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002fac:	2309      	movs	r3, #9
 8002fae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4835      	ldr	r0, [pc, #212]	@ (800308c <HAL_I2C_MspInit+0x1b4>)
 8002fb8:	f001 fc8c 	bl	80048d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	4b31      	ldr	r3, [pc, #196]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	4a30      	ldr	r2, [pc, #192]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002fc6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fca:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	697b      	ldr	r3, [r7, #20]
}
 8002fd8:	e04f      	b.n	800307a <HAL_I2C_MspInit+0x1a2>
  else if(hi2c->Instance==I2C3)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a2d      	ldr	r2, [pc, #180]	@ (8003094 <HAL_I2C_MspInit+0x1bc>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d14a      	bne.n	800307a <HAL_I2C_MspInit+0x1a2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	613b      	str	r3, [r7, #16]
 8002fe8:	4b27      	ldr	r3, [pc, #156]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fec:	4a26      	ldr	r2, [pc, #152]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002fee:	f043 0301 	orr.w	r3, r3, #1
 8002ff2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ff4:	4b24      	ldr	r3, [pc, #144]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003000:	2300      	movs	r3, #0
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	4b20      	ldr	r3, [pc, #128]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8003006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003008:	4a1f      	ldr	r2, [pc, #124]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 800300a:	f043 0302 	orr.w	r3, r3, #2
 800300e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003010:	4b1d      	ldr	r3, [pc, #116]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800301c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003020:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003022:	2312      	movs	r3, #18
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003026:	2300      	movs	r3, #0
 8003028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800302a:	2303      	movs	r3, #3
 800302c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800302e:	2304      	movs	r3, #4
 8003030:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003036:	4619      	mov	r1, r3
 8003038:	4817      	ldr	r0, [pc, #92]	@ (8003098 <HAL_I2C_MspInit+0x1c0>)
 800303a:	f001 fc4b 	bl	80048d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800303e:	2310      	movs	r3, #16
 8003040:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003042:	2312      	movs	r3, #18
 8003044:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800304a:	2303      	movs	r3, #3
 800304c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 800304e:	2309      	movs	r3, #9
 8003050:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003056:	4619      	mov	r1, r3
 8003058:	480c      	ldr	r0, [pc, #48]	@ (800308c <HAL_I2C_MspInit+0x1b4>)
 800305a:	f001 fc3b 	bl	80048d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	60bb      	str	r3, [r7, #8]
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003066:	4a08      	ldr	r2, [pc, #32]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8003068:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800306c:	6413      	str	r3, [r2, #64]	@ 0x40
 800306e:	4b06      	ldr	r3, [pc, #24]	@ (8003088 <HAL_I2C_MspInit+0x1b0>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	68bb      	ldr	r3, [r7, #8]
}
 800307a:	bf00      	nop
 800307c:	3738      	adds	r7, #56	@ 0x38
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40005400 	.word	0x40005400
 8003088:	40023800 	.word	0x40023800
 800308c:	40020400 	.word	0x40020400
 8003090:	40005800 	.word	0x40005800
 8003094:	40005c00 	.word	0x40005c00
 8003098:	40020000 	.word	0x40020000

0800309c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08c      	sub	sp, #48	@ 0x30
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a4:	f107 031c 	add.w	r3, r7, #28
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	60da      	str	r2, [r3, #12]
 80030b2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a77      	ldr	r2, [pc, #476]	@ (8003298 <HAL_SD_MspInit+0x1fc>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	f040 80e8 	bne.w	8003290 <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	61bb      	str	r3, [r7, #24]
 80030c4:	4b75      	ldr	r3, [pc, #468]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c8:	4a74      	ldr	r2, [pc, #464]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80030d0:	4b72      	ldr	r3, [pc, #456]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030d8:	61bb      	str	r3, [r7, #24]
 80030da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030dc:	2300      	movs	r3, #0
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	4b6e      	ldr	r3, [pc, #440]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e4:	4a6d      	ldr	r2, [pc, #436]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ec:	4b6b      	ldr	r3, [pc, #428]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f0:	f003 0301 	and.w	r3, r3, #1
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030f8:	2300      	movs	r3, #0
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	4b67      	ldr	r3, [pc, #412]	@ (800329c <HAL_SD_MspInit+0x200>)
 80030fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003100:	4a66      	ldr	r2, [pc, #408]	@ (800329c <HAL_SD_MspInit+0x200>)
 8003102:	f043 0302 	orr.w	r3, r3, #2
 8003106:	6313      	str	r3, [r2, #48]	@ 0x30
 8003108:	4b64      	ldr	r3, [pc, #400]	@ (800329c <HAL_SD_MspInit+0x200>)
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	f003 0302 	and.w	r3, r3, #2
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003114:	2300      	movs	r3, #0
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	4b60      	ldr	r3, [pc, #384]	@ (800329c <HAL_SD_MspInit+0x200>)
 800311a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311c:	4a5f      	ldr	r2, [pc, #380]	@ (800329c <HAL_SD_MspInit+0x200>)
 800311e:	f043 0304 	orr.w	r3, r3, #4
 8003122:	6313      	str	r3, [r2, #48]	@ 0x30
 8003124:	4b5d      	ldr	r3, [pc, #372]	@ (800329c <HAL_SD_MspInit+0x200>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003130:	2340      	movs	r3, #64	@ 0x40
 8003132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003134:	2302      	movs	r3, #2
 8003136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003138:	2300      	movs	r3, #0
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313c:	2303      	movs	r3, #3
 800313e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003140:	230c      	movs	r3, #12
 8003142:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003144:	f107 031c 	add.w	r3, r7, #28
 8003148:	4619      	mov	r1, r3
 800314a:	4855      	ldr	r0, [pc, #340]	@ (80032a0 <HAL_SD_MspInit+0x204>)
 800314c:	f001 fbc2 	bl	80048d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003150:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003156:	2302      	movs	r3, #2
 8003158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315a:	2300      	movs	r3, #0
 800315c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315e:	2303      	movs	r3, #3
 8003160:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003162:	230c      	movs	r3, #12
 8003164:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003166:	f107 031c 	add.w	r3, r7, #28
 800316a:	4619      	mov	r1, r3
 800316c:	484d      	ldr	r0, [pc, #308]	@ (80032a4 <HAL_SD_MspInit+0x208>)
 800316e:	f001 fbb1 	bl	80048d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003172:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003176:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003178:	2302      	movs	r3, #2
 800317a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317c:	2300      	movs	r3, #0
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003180:	2303      	movs	r3, #3
 8003182:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003184:	230c      	movs	r3, #12
 8003186:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003188:	f107 031c 	add.w	r3, r7, #28
 800318c:	4619      	mov	r1, r3
 800318e:	4846      	ldr	r0, [pc, #280]	@ (80032a8 <HAL_SD_MspInit+0x20c>)
 8003190:	f001 fba0 	bl	80048d4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003194:	4b45      	ldr	r3, [pc, #276]	@ (80032ac <HAL_SD_MspInit+0x210>)
 8003196:	4a46      	ldr	r2, [pc, #280]	@ (80032b0 <HAL_SD_MspInit+0x214>)
 8003198:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800319a:	4b44      	ldr	r3, [pc, #272]	@ (80032ac <HAL_SD_MspInit+0x210>)
 800319c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031a0:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031a2:	4b42      	ldr	r3, [pc, #264]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031a8:	4b40      	ldr	r3, [pc, #256]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031ae:	4b3f      	ldr	r3, [pc, #252]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031b4:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031b6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80031bc:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031be:	4b3b      	ldr	r3, [pc, #236]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80031c4:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80031c6:	4b39      	ldr	r3, [pc, #228]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031c8:	2220      	movs	r2, #32
 80031ca:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031cc:	4b37      	ldr	r3, [pc, #220]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80031d2:	4b36      	ldr	r3, [pc, #216]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031d4:	2204      	movs	r2, #4
 80031d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80031d8:	4b34      	ldr	r3, [pc, #208]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031da:	2203      	movs	r2, #3
 80031dc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80031de:	4b33      	ldr	r3, [pc, #204]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031e0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80031e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80031e6:	4b31      	ldr	r3, [pc, #196]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031e8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80031ec:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80031ee:	482f      	ldr	r0, [pc, #188]	@ (80032ac <HAL_SD_MspInit+0x210>)
 80031f0:	f000 ff62 	bl	80040b8 <HAL_DMA_Init>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_SD_MspInit+0x162>
    {
      Error_Handler();
 80031fa:	f7ff fdfb 	bl	8002df4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a2a      	ldr	r2, [pc, #168]	@ (80032ac <HAL_SD_MspInit+0x210>)
 8003202:	641a      	str	r2, [r3, #64]	@ 0x40
 8003204:	4a29      	ldr	r2, [pc, #164]	@ (80032ac <HAL_SD_MspInit+0x210>)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800320a:	4b2a      	ldr	r3, [pc, #168]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800320c:	4a2a      	ldr	r2, [pc, #168]	@ (80032b8 <HAL_SD_MspInit+0x21c>)
 800320e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8003210:	4b28      	ldr	r3, [pc, #160]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003212:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003216:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003218:	4b26      	ldr	r3, [pc, #152]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800321a:	2240      	movs	r2, #64	@ 0x40
 800321c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800321e:	4b25      	ldr	r3, [pc, #148]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003220:	2200      	movs	r2, #0
 8003222:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003224:	4b23      	ldr	r3, [pc, #140]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003226:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800322a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800322c:	4b21      	ldr	r3, [pc, #132]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800322e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003232:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003234:	4b1f      	ldr	r3, [pc, #124]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003236:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800323a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800323c:	4b1d      	ldr	r3, [pc, #116]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800323e:	2220      	movs	r2, #32
 8003240:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003242:	4b1c      	ldr	r3, [pc, #112]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003244:	2200      	movs	r2, #0
 8003246:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003248:	4b1a      	ldr	r3, [pc, #104]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800324a:	2204      	movs	r2, #4
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800324e:	4b19      	ldr	r3, [pc, #100]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003250:	2203      	movs	r2, #3
 8003252:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003254:	4b17      	ldr	r3, [pc, #92]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003256:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800325a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800325c:	4b15      	ldr	r3, [pc, #84]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800325e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003262:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003264:	4813      	ldr	r0, [pc, #76]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003266:	f000 ff27 	bl	80040b8 <HAL_DMA_Init>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <HAL_SD_MspInit+0x1d8>
    {
      Error_Handler();
 8003270:	f7ff fdc0 	bl	8002df4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a0f      	ldr	r2, [pc, #60]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 8003278:	63da      	str	r2, [r3, #60]	@ 0x3c
 800327a:	4a0e      	ldr	r2, [pc, #56]	@ (80032b4 <HAL_SD_MspInit+0x218>)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 2, 2);
 8003280:	2202      	movs	r2, #2
 8003282:	2102      	movs	r1, #2
 8003284:	2031      	movs	r0, #49	@ 0x31
 8003286:	f000 fee0 	bl	800404a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800328a:	2031      	movs	r0, #49	@ 0x31
 800328c:	f000 fef9 	bl	8004082 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */

  }

}
 8003290:	bf00      	nop
 8003292:	3730      	adds	r7, #48	@ 0x30
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40012c00 	.word	0x40012c00
 800329c:	40023800 	.word	0x40023800
 80032a0:	40020000 	.word	0x40020000
 80032a4:	40020400 	.word	0x40020400
 80032a8:	40020800 	.word	0x40020800
 80032ac:	200004ec 	.word	0x200004ec
 80032b0:	40026458 	.word	0x40026458
 80032b4:	2000054c 	.word	0x2000054c
 80032b8:	400264a0 	.word	0x400264a0

080032bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003348 <HAL_TIM_PWM_MspInit+0x8c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d10e      	bne.n	80032ec <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	4b1e      	ldr	r3, [pc, #120]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 80032d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d6:	4a1d      	ldr	r2, [pc, #116]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 80032d8:	f043 0301 	orr.w	r3, r3, #1
 80032dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032de:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 80032e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80032ea:	e026      	b.n	800333a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f4:	d10e      	bne.n	8003314 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	4b14      	ldr	r3, [pc, #80]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	4a13      	ldr	r2, [pc, #76]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6413      	str	r3, [r2, #64]	@ 0x40
 8003306:	4b11      	ldr	r3, [pc, #68]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
}
 8003312:	e012      	b.n	800333a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a0d      	ldr	r2, [pc, #52]	@ (8003350 <HAL_TIM_PWM_MspInit+0x94>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d10d      	bne.n	800333a <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	4b0a      	ldr	r3, [pc, #40]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	4a09      	ldr	r2, [pc, #36]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 8003328:	f043 0302 	orr.w	r3, r3, #2
 800332c:	6413      	str	r3, [r2, #64]	@ 0x40
 800332e:	4b07      	ldr	r3, [pc, #28]	@ (800334c <HAL_TIM_PWM_MspInit+0x90>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40010000 	.word	0x40010000
 800334c:	40023800 	.word	0x40023800
 8003350:	40000400 	.word	0x40000400

08003354 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a0b      	ldr	r2, [pc, #44]	@ (8003390 <HAL_TIM_Base_MspInit+0x3c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d10d      	bne.n	8003382 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	4b0a      	ldr	r3, [pc, #40]	@ (8003394 <HAL_TIM_Base_MspInit+0x40>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	4a09      	ldr	r2, [pc, #36]	@ (8003394 <HAL_TIM_Base_MspInit+0x40>)
 8003370:	f043 0304 	orr.w	r3, r3, #4
 8003374:	6413      	str	r3, [r2, #64]	@ 0x40
 8003376:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <HAL_TIM_Base_MspInit+0x40>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	f003 0304 	and.w	r3, r3, #4
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003382:	bf00      	nop
 8003384:	3714      	adds	r7, #20
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40000800 	.word	0x40000800
 8003394:	40023800 	.word	0x40023800

08003398 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b08a      	sub	sp, #40	@ 0x28
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a0:	f107 0314 	add.w	r3, r7, #20
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]
 80033a8:	605a      	str	r2, [r3, #4]
 80033aa:	609a      	str	r2, [r3, #8]
 80033ac:	60da      	str	r2, [r3, #12]
 80033ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a36      	ldr	r2, [pc, #216]	@ (8003490 <HAL_TIM_MspPostInit+0xf8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d11f      	bne.n	80033fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ba:	2300      	movs	r3, #0
 80033bc:	613b      	str	r3, [r7, #16]
 80033be:	4b35      	ldr	r3, [pc, #212]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	4a34      	ldr	r2, [pc, #208]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 80033c4:	f043 0301 	orr.w	r3, r3, #1
 80033c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ca:	4b32      	ldr	r3, [pc, #200]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80033d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033dc:	2302      	movs	r3, #2
 80033de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e4:	2300      	movs	r3, #0
 80033e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80033e8:	2301      	movs	r3, #1
 80033ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ec:	f107 0314 	add.w	r3, r7, #20
 80033f0:	4619      	mov	r1, r3
 80033f2:	4829      	ldr	r0, [pc, #164]	@ (8003498 <HAL_TIM_MspPostInit+0x100>)
 80033f4:	f001 fa6e 	bl	80048d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80033f8:	e046      	b.n	8003488 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM2)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003402:	d11e      	bne.n	8003442 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]
 8003408:	4b22      	ldr	r3, [pc, #136]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 800340a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340c:	4a21      	ldr	r2, [pc, #132]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6313      	str	r3, [r2, #48]	@ 0x30
 8003414:	4b1f      	ldr	r3, [pc, #124]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003420:	2320      	movs	r3, #32
 8003422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003424:	2302      	movs	r3, #2
 8003426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003428:	2300      	movs	r3, #0
 800342a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342c:	2300      	movs	r3, #0
 800342e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003430:	2301      	movs	r3, #1
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003434:	f107 0314 	add.w	r3, r7, #20
 8003438:	4619      	mov	r1, r3
 800343a:	4817      	ldr	r0, [pc, #92]	@ (8003498 <HAL_TIM_MspPostInit+0x100>)
 800343c:	f001 fa4a 	bl	80048d4 <HAL_GPIO_Init>
}
 8003440:	e022      	b.n	8003488 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM3)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a15      	ldr	r2, [pc, #84]	@ (800349c <HAL_TIM_MspPostInit+0x104>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d11d      	bne.n	8003488 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800344c:	2300      	movs	r3, #0
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 8003452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003454:	4a0f      	ldr	r2, [pc, #60]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 8003456:	f043 0304 	orr.w	r3, r3, #4
 800345a:	6313      	str	r3, [r2, #48]	@ 0x30
 800345c:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <HAL_TIM_MspPostInit+0xfc>)
 800345e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	60bb      	str	r3, [r7, #8]
 8003466:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003468:	2340      	movs	r3, #64	@ 0x40
 800346a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346c:	2302      	movs	r3, #2
 800346e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003470:	2300      	movs	r3, #0
 8003472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003474:	2300      	movs	r3, #0
 8003476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003478:	2302      	movs	r3, #2
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800347c:	f107 0314 	add.w	r3, r7, #20
 8003480:	4619      	mov	r1, r3
 8003482:	4807      	ldr	r0, [pc, #28]	@ (80034a0 <HAL_TIM_MspPostInit+0x108>)
 8003484:	f001 fa26 	bl	80048d4 <HAL_GPIO_Init>
}
 8003488:	bf00      	nop
 800348a:	3728      	adds	r7, #40	@ 0x28
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40010000 	.word	0x40010000
 8003494:	40023800 	.word	0x40023800
 8003498:	40020000 	.word	0x40020000
 800349c:	40000400 	.word	0x40000400
 80034a0:	40020800 	.word	0x40020800

080034a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b08c      	sub	sp, #48	@ 0x30
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ac:	f107 031c 	add.w	r3, r7, #28
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	60da      	str	r2, [r3, #12]
 80034ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a3a      	ldr	r2, [pc, #232]	@ (80035ac <HAL_UART_MspInit+0x108>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d135      	bne.n	8003532 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034c6:	2300      	movs	r3, #0
 80034c8:	61bb      	str	r3, [r7, #24]
 80034ca:	4b39      	ldr	r3, [pc, #228]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 80034cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ce:	4a38      	ldr	r2, [pc, #224]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 80034d0:	f043 0310 	orr.w	r3, r3, #16
 80034d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80034d6:	4b36      	ldr	r3, [pc, #216]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 80034d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034da:	f003 0310 	and.w	r3, r3, #16
 80034de:	61bb      	str	r3, [r7, #24]
 80034e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	617b      	str	r3, [r7, #20]
 80034e6:	4b32      	ldr	r3, [pc, #200]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ea:	4a31      	ldr	r2, [pc, #196]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034f2:	4b2f      	ldr	r3, [pc, #188]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80034fe:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8003502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003504:	2302      	movs	r3, #2
 8003506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800350c:	2303      	movs	r3, #3
 800350e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003510:	2307      	movs	r3, #7
 8003512:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003514:	f107 031c 	add.w	r3, r7, #28
 8003518:	4619      	mov	r1, r3
 800351a:	4826      	ldr	r0, [pc, #152]	@ (80035b4 <HAL_UART_MspInit+0x110>)
 800351c:	f001 f9da 	bl	80048d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 1);
 8003520:	2201      	movs	r2, #1
 8003522:	2101      	movs	r1, #1
 8003524:	2025      	movs	r0, #37	@ 0x25
 8003526:	f000 fd90 	bl	800404a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800352a:	2025      	movs	r0, #37	@ 0x25
 800352c:	f000 fda9 	bl	8004082 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003530:	e038      	b.n	80035a4 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a20      	ldr	r2, [pc, #128]	@ (80035b8 <HAL_UART_MspInit+0x114>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d133      	bne.n	80035a4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800353c:	2300      	movs	r3, #0
 800353e:	613b      	str	r3, [r7, #16]
 8003540:	4b1b      	ldr	r3, [pc, #108]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	4a1a      	ldr	r2, [pc, #104]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 8003546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800354a:	6413      	str	r3, [r2, #64]	@ 0x40
 800354c:	4b18      	ldr	r3, [pc, #96]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003558:	2300      	movs	r3, #0
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 800355e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003560:	4a13      	ldr	r2, [pc, #76]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	6313      	str	r3, [r2, #48]	@ 0x30
 8003568:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <HAL_UART_MspInit+0x10c>)
 800356a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003574:	230c      	movs	r3, #12
 8003576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003578:	2302      	movs	r3, #2
 800357a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357c:	2300      	movs	r3, #0
 800357e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003580:	2303      	movs	r3, #3
 8003582:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003584:	2307      	movs	r3, #7
 8003586:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003588:	f107 031c 	add.w	r3, r7, #28
 800358c:	4619      	mov	r1, r3
 800358e:	4809      	ldr	r0, [pc, #36]	@ (80035b4 <HAL_UART_MspInit+0x110>)
 8003590:	f001 f9a0 	bl	80048d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003594:	2200      	movs	r2, #0
 8003596:	2100      	movs	r1, #0
 8003598:	2026      	movs	r0, #38	@ 0x26
 800359a:	f000 fd56 	bl	800404a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800359e:	2026      	movs	r0, #38	@ 0x26
 80035a0:	f000 fd6f 	bl	8004082 <HAL_NVIC_EnableIRQ>
}
 80035a4:	bf00      	nop
 80035a6:	3730      	adds	r7, #48	@ 0x30
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	40011000 	.word	0x40011000
 80035b0:	40023800 	.word	0x40023800
 80035b4:	40020000 	.word	0x40020000
 80035b8:	40004400 	.word	0x40004400

080035bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035c0:	bf00      	nop
 80035c2:	e7fd      	b.n	80035c0 <NMI_Handler+0x4>

080035c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035c8:	bf00      	nop
 80035ca:	e7fd      	b.n	80035c8 <HardFault_Handler+0x4>

080035cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035d0:	bf00      	nop
 80035d2:	e7fd      	b.n	80035d0 <MemManage_Handler+0x4>

080035d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035d8:	bf00      	nop
 80035da:	e7fd      	b.n	80035d8 <BusFault_Handler+0x4>

080035dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035e0:	bf00      	nop
 80035e2:	e7fd      	b.n	80035e0 <UsageFault_Handler+0x4>

080035e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035e8:	bf00      	nop
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr

080035f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035f2:	b480      	push	{r7}
 80035f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035f6:	bf00      	nop
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003604:	bf00      	nop
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003612:	f000 f989 	bl	8003928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003616:	bf00      	nop
 8003618:	bd80      	pop	{r7, pc}
	...

0800361c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003620:	4802      	ldr	r0, [pc, #8]	@ (800362c <USART1_IRQHandler+0x10>)
 8003622:	f005 fb4f 	bl	8008cc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003626:	bf00      	nop
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	200006cc 	.word	0x200006cc

08003630 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003634:	4802      	ldr	r0, [pc, #8]	@ (8003640 <USART2_IRQHandler+0x10>)
 8003636:	f005 fb45 	bl	8008cc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800363a:	bf00      	nop
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000714 	.word	0x20000714

08003644 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003648:	4802      	ldr	r0, [pc, #8]	@ (8003654 <SDIO_IRQHandler+0x10>)
 800364a:	f003 fc69 	bl	8006f20 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800364e:	bf00      	nop
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	20000468 	.word	0x20000468

08003658 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800365c:	4802      	ldr	r0, [pc, #8]	@ (8003668 <DMA2_Stream3_IRQHandler+0x10>)
 800365e:	f000 fec3 	bl	80043e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003662:	bf00      	nop
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	200004ec 	.word	0x200004ec

0800366c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003670:	4802      	ldr	r0, [pc, #8]	@ (800367c <DMA2_Stream6_IRQHandler+0x10>)
 8003672:	f000 feb9 	bl	80043e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	2000054c 	.word	0x2000054c

08003680 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return 1;
 8003684:	2301      	movs	r3, #1
}
 8003686:	4618      	mov	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <_kill>:

int _kill(int pid, int sig)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800369a:	f009 f90d 	bl	800c8b8 <__errno>
 800369e:	4603      	mov	r3, r0
 80036a0:	2216      	movs	r2, #22
 80036a2:	601a      	str	r2, [r3, #0]
  return -1;
 80036a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <_exit>:

void _exit (int status)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80036b8:	f04f 31ff 	mov.w	r1, #4294967295
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ffe7 	bl	8003690 <_kill>
  while (1) {}    /* Make sure we hang here */
 80036c2:	bf00      	nop
 80036c4:	e7fd      	b.n	80036c2 <_exit+0x12>

080036c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b086      	sub	sp, #24
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	e00a      	b.n	80036ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80036d8:	f3af 8000 	nop.w
 80036dc:	4601      	mov	r1, r0
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	60ba      	str	r2, [r7, #8]
 80036e4:	b2ca      	uxtb	r2, r1
 80036e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	3301      	adds	r3, #1
 80036ec:	617b      	str	r3, [r7, #20]
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	dbf0      	blt.n	80036d8 <_read+0x12>
  }

  return len;
 80036f6:	687b      	ldr	r3, [r7, #4]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	e009      	b.n	8003726 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	1c5a      	adds	r2, r3, #1
 8003716:	60ba      	str	r2, [r7, #8]
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	3301      	adds	r3, #1
 8003724:	617b      	str	r3, [r7, #20]
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	429a      	cmp	r2, r3
 800372c:	dbf1      	blt.n	8003712 <_write+0x12>
  }
  return len;
 800372e:	687b      	ldr	r3, [r7, #4]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <_close>:

int _close(int file)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003744:	4618      	mov	r0, r3
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003760:	605a      	str	r2, [r3, #4]
  return 0;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <_isatty>:

int _isatty(int file)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003778:	2301      	movs	r3, #1
}
 800377a:	4618      	mov	r0, r3
 800377c:	370c      	adds	r7, #12
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr

08003786 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003786:	b480      	push	{r7}
 8003788:	b085      	sub	sp, #20
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037a8:	4a14      	ldr	r2, [pc, #80]	@ (80037fc <_sbrk+0x5c>)
 80037aa:	4b15      	ldr	r3, [pc, #84]	@ (8003800 <_sbrk+0x60>)
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037b4:	4b13      	ldr	r3, [pc, #76]	@ (8003804 <_sbrk+0x64>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d102      	bne.n	80037c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037bc:	4b11      	ldr	r3, [pc, #68]	@ (8003804 <_sbrk+0x64>)
 80037be:	4a12      	ldr	r2, [pc, #72]	@ (8003808 <_sbrk+0x68>)
 80037c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037c2:	4b10      	ldr	r3, [pc, #64]	@ (8003804 <_sbrk+0x64>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4413      	add	r3, r2
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d207      	bcs.n	80037e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037d0:	f009 f872 	bl	800c8b8 <__errno>
 80037d4:	4603      	mov	r3, r0
 80037d6:	220c      	movs	r2, #12
 80037d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037da:	f04f 33ff 	mov.w	r3, #4294967295
 80037de:	e009      	b.n	80037f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037e0:	4b08      	ldr	r3, [pc, #32]	@ (8003804 <_sbrk+0x64>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037e6:	4b07      	ldr	r3, [pc, #28]	@ (8003804 <_sbrk+0x64>)
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4413      	add	r3, r2
 80037ee:	4a05      	ldr	r2, [pc, #20]	@ (8003804 <_sbrk+0x64>)
 80037f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037f2:	68fb      	ldr	r3, [r7, #12]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3718      	adds	r7, #24
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	20020000 	.word	0x20020000
 8003800:	00000400 	.word	0x00000400
 8003804:	20000a50 	.word	0x20000a50
 8003808:	20000bc0 	.word	0x20000bc0

0800380c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003810:	4b06      	ldr	r3, [pc, #24]	@ (800382c <SystemInit+0x20>)
 8003812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003816:	4a05      	ldr	r2, [pc, #20]	@ (800382c <SystemInit+0x20>)
 8003818:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800381c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003820:	bf00      	nop
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	e000ed00 	.word	0xe000ed00

08003830 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003830:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003868 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003834:	f7ff ffea 	bl	800380c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003838:	480c      	ldr	r0, [pc, #48]	@ (800386c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800383a:	490d      	ldr	r1, [pc, #52]	@ (8003870 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800383c:	4a0d      	ldr	r2, [pc, #52]	@ (8003874 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800383e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003840:	e002      	b.n	8003848 <LoopCopyDataInit>

08003842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003846:	3304      	adds	r3, #4

08003848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800384a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800384c:	d3f9      	bcc.n	8003842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800384e:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003850:	4c0a      	ldr	r4, [pc, #40]	@ (800387c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003854:	e001      	b.n	800385a <LoopFillZerobss>

08003856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003858:	3204      	adds	r2, #4

0800385a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800385a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800385c:	d3fb      	bcc.n	8003856 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800385e:	f009 f831 	bl	800c8c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003862:	f7fe fe73 	bl	800254c <main>
  bx  lr    
 8003866:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003868:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800386c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003870:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003874:	08010ec8 	.word	0x08010ec8
  ldr r2, =_sbss
 8003878:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800387c:	20000bc0 	.word	0x20000bc0

08003880 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003880:	e7fe      	b.n	8003880 <ADC_IRQHandler>
	...

08003884 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003888:	4b0e      	ldr	r3, [pc, #56]	@ (80038c4 <HAL_Init+0x40>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a0d      	ldr	r2, [pc, #52]	@ (80038c4 <HAL_Init+0x40>)
 800388e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003892:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003894:	4b0b      	ldr	r3, [pc, #44]	@ (80038c4 <HAL_Init+0x40>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a0a      	ldr	r2, [pc, #40]	@ (80038c4 <HAL_Init+0x40>)
 800389a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800389e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038a0:	4b08      	ldr	r3, [pc, #32]	@ (80038c4 <HAL_Init+0x40>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a07      	ldr	r2, [pc, #28]	@ (80038c4 <HAL_Init+0x40>)
 80038a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038ac:	2003      	movs	r0, #3
 80038ae:	f000 fbc1 	bl	8004034 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038b2:	2000      	movs	r0, #0
 80038b4:	f000 f808 	bl	80038c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038b8:	f7ff faa2 	bl	8002e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023c00 	.word	0x40023c00

080038c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038d0:	4b12      	ldr	r3, [pc, #72]	@ (800391c <HAL_InitTick+0x54>)
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	4b12      	ldr	r3, [pc, #72]	@ (8003920 <HAL_InitTick+0x58>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	4619      	mov	r1, r3
 80038da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038de:	fbb3 f3f1 	udiv	r3, r3, r1
 80038e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 fbd9 	bl	800409e <HAL_SYSTICK_Config>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e00e      	b.n	8003914 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b0f      	cmp	r3, #15
 80038fa:	d80a      	bhi.n	8003912 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038fc:	2200      	movs	r2, #0
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	f04f 30ff 	mov.w	r0, #4294967295
 8003904:	f000 fba1 	bl	800404a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003908:	4a06      	ldr	r2, [pc, #24]	@ (8003924 <HAL_InitTick+0x5c>)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	e000      	b.n	8003914 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
}
 8003914:	4618      	mov	r0, r3
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	20000004 	.word	0x20000004
 8003920:	2000000c 	.word	0x2000000c
 8003924:	20000008 	.word	0x20000008

08003928 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800392c:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <HAL_IncTick+0x20>)
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	461a      	mov	r2, r3
 8003932:	4b06      	ldr	r3, [pc, #24]	@ (800394c <HAL_IncTick+0x24>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4413      	add	r3, r2
 8003938:	4a04      	ldr	r2, [pc, #16]	@ (800394c <HAL_IncTick+0x24>)
 800393a:	6013      	str	r3, [r2, #0]
}
 800393c:	bf00      	nop
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	2000000c 	.word	0x2000000c
 800394c:	20000a54 	.word	0x20000a54

08003950 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  return uwTick;
 8003954:	4b03      	ldr	r3, [pc, #12]	@ (8003964 <HAL_GetTick+0x14>)
 8003956:	681b      	ldr	r3, [r3, #0]
}
 8003958:	4618      	mov	r0, r3
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	20000a54 	.word	0x20000a54

08003968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003970:	f7ff ffee 	bl	8003950 <HAL_GetTick>
 8003974:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003980:	d005      	beq.n	800398e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003982:	4b0a      	ldr	r3, [pc, #40]	@ (80039ac <HAL_Delay+0x44>)
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	461a      	mov	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	4413      	add	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800398e:	bf00      	nop
 8003990:	f7ff ffde 	bl	8003950 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	68fa      	ldr	r2, [r7, #12]
 800399c:	429a      	cmp	r2, r3
 800399e:	d8f7      	bhi.n	8003990 <HAL_Delay+0x28>
  {
  }
}
 80039a0:	bf00      	nop
 80039a2:	bf00      	nop
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	2000000c 	.word	0x2000000c

080039b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039b8:	2300      	movs	r3, #0
 80039ba:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e033      	b.n	8003a2e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d109      	bne.n	80039e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7ff fa3e 	bl	8002e50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e6:	f003 0310 	and.w	r3, r3, #16
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d118      	bne.n	8003a20 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80039f6:	f023 0302 	bic.w	r3, r3, #2
 80039fa:	f043 0202 	orr.w	r2, r3, #2
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f94a 	bl	8003c9c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	f023 0303 	bic.w	r3, r3, #3
 8003a16:	f043 0201 	orr.w	r2, r3, #1
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a1e:	e001      	b.n	8003a24 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
	...

08003a38 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a42:	2300      	movs	r3, #0
 8003a44:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d101      	bne.n	8003a54 <HAL_ADC_ConfigChannel+0x1c>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e113      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x244>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b09      	cmp	r3, #9
 8003a62:	d925      	bls.n	8003ab0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68d9      	ldr	r1, [r3, #12]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	461a      	mov	r2, r3
 8003a72:	4613      	mov	r3, r2
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4413      	add	r3, r2
 8003a78:	3b1e      	subs	r3, #30
 8003a7a:	2207      	movs	r2, #7
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43da      	mvns	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	400a      	ands	r2, r1
 8003a88:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68d9      	ldr	r1, [r3, #12]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	4403      	add	r3, r0
 8003aa2:	3b1e      	subs	r3, #30
 8003aa4:	409a      	lsls	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	60da      	str	r2, [r3, #12]
 8003aae:	e022      	b.n	8003af6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6919      	ldr	r1, [r3, #16]
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	461a      	mov	r2, r3
 8003abe:	4613      	mov	r3, r2
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	4413      	add	r3, r2
 8003ac4:	2207      	movs	r2, #7
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43da      	mvns	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6919      	ldr	r1, [r3, #16]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	4403      	add	r3, r0
 8003aec:	409a      	lsls	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b06      	cmp	r3, #6
 8003afc:	d824      	bhi.n	8003b48 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4413      	add	r3, r2
 8003b0e:	3b05      	subs	r3, #5
 8003b10:	221f      	movs	r2, #31
 8003b12:	fa02 f303 	lsl.w	r3, r2, r3
 8003b16:	43da      	mvns	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	400a      	ands	r2, r1
 8003b1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685a      	ldr	r2, [r3, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	3b05      	subs	r3, #5
 8003b3a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b46:	e04c      	b.n	8003be2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	2b0c      	cmp	r3, #12
 8003b4e:	d824      	bhi.n	8003b9a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	3b23      	subs	r3, #35	@ 0x23
 8003b62:	221f      	movs	r2, #31
 8003b64:	fa02 f303 	lsl.w	r3, r2, r3
 8003b68:	43da      	mvns	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	400a      	ands	r2, r1
 8003b70:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	4618      	mov	r0, r3
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	4613      	mov	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	4413      	add	r3, r2
 8003b8a:	3b23      	subs	r3, #35	@ 0x23
 8003b8c:	fa00 f203 	lsl.w	r2, r0, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	430a      	orrs	r2, r1
 8003b96:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b98:	e023      	b.n	8003be2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	3b41      	subs	r3, #65	@ 0x41
 8003bac:	221f      	movs	r2, #31
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43da      	mvns	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	400a      	ands	r2, r1
 8003bba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	4618      	mov	r0, r3
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3b41      	subs	r3, #65	@ 0x41
 8003bd6:	fa00 f203 	lsl.w	r2, r0, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	430a      	orrs	r2, r1
 8003be0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003be2:	4b29      	ldr	r3, [pc, #164]	@ (8003c88 <HAL_ADC_ConfigChannel+0x250>)
 8003be4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a28      	ldr	r2, [pc, #160]	@ (8003c8c <HAL_ADC_ConfigChannel+0x254>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d10f      	bne.n	8003c10 <HAL_ADC_ConfigChannel+0x1d8>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b12      	cmp	r3, #18
 8003bf6:	d10b      	bne.n	8003c10 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a1d      	ldr	r2, [pc, #116]	@ (8003c8c <HAL_ADC_ConfigChannel+0x254>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d12b      	bne.n	8003c72 <HAL_ADC_ConfigChannel+0x23a>
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003c90 <HAL_ADC_ConfigChannel+0x258>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d003      	beq.n	8003c2c <HAL_ADC_ConfigChannel+0x1f4>
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b11      	cmp	r3, #17
 8003c2a:	d122      	bne.n	8003c72 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a11      	ldr	r2, [pc, #68]	@ (8003c90 <HAL_ADC_ConfigChannel+0x258>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d111      	bne.n	8003c72 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c4e:	4b11      	ldr	r3, [pc, #68]	@ (8003c94 <HAL_ADC_ConfigChannel+0x25c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a11      	ldr	r2, [pc, #68]	@ (8003c98 <HAL_ADC_ConfigChannel+0x260>)
 8003c54:	fba2 2303 	umull	r2, r3, r2, r3
 8003c58:	0c9a      	lsrs	r2, r3, #18
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4413      	add	r3, r2
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003c64:	e002      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1f9      	bne.n	8003c66 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40012300 	.word	0x40012300
 8003c8c:	40012000 	.word	0x40012000
 8003c90:	10000012 	.word	0x10000012
 8003c94:	20000004 	.word	0x20000004
 8003c98:	431bde83 	.word	0x431bde83

08003c9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ca4:	4b79      	ldr	r3, [pc, #484]	@ (8003e8c <ADC_Init+0x1f0>)
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	685a      	ldr	r2, [r3, #4]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003cd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	6859      	ldr	r1, [r3, #4]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	021a      	lsls	r2, r3, #8
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003cf4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6899      	ldr	r1, [r3, #8]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d2e:	4a58      	ldr	r2, [pc, #352]	@ (8003e90 <ADC_Init+0x1f4>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d022      	beq.n	8003d7a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6899      	ldr	r1, [r3, #8]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6899      	ldr	r1, [r3, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	609a      	str	r2, [r3, #8]
 8003d78:	e00f      	b.n	8003d9a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d98:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0202 	bic.w	r2, r2, #2
 8003da8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6899      	ldr	r1, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	7e1b      	ldrb	r3, [r3, #24]
 8003db4:	005a      	lsls	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d01b      	beq.n	8003e00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003dd6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003de6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6859      	ldr	r1, [r3, #4]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df2:	3b01      	subs	r3, #1
 8003df4:	035a      	lsls	r2, r3, #13
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	605a      	str	r2, [r3, #4]
 8003dfe:	e007      	b.n	8003e10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e0e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003e1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	051a      	lsls	r2, r3, #20
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689a      	ldr	r2, [r3, #8]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003e44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6899      	ldr	r1, [r3, #8]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003e52:	025a      	lsls	r2, r3, #9
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6899      	ldr	r1, [r3, #8]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	029a      	lsls	r2, r3, #10
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	609a      	str	r2, [r3, #8]
}
 8003e80:	bf00      	nop
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	40012300 	.word	0x40012300
 8003e90:	0f000001 	.word	0x0f000001

08003e94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ebc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ec4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ec6:	4a04      	ldr	r2, [pc, #16]	@ (8003ed8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	60d3      	str	r3, [r2, #12]
}
 8003ecc:	bf00      	nop
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ee0:	4b04      	ldr	r3, [pc, #16]	@ (8003ef4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	0a1b      	lsrs	r3, r3, #8
 8003ee6:	f003 0307 	and.w	r3, r3, #7
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	e000ed00 	.word	0xe000ed00

08003ef8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	db0b      	blt.n	8003f22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f0a:	79fb      	ldrb	r3, [r7, #7]
 8003f0c:	f003 021f 	and.w	r2, r3, #31
 8003f10:	4907      	ldr	r1, [pc, #28]	@ (8003f30 <__NVIC_EnableIRQ+0x38>)
 8003f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	2001      	movs	r0, #1
 8003f1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	e000e100 	.word	0xe000e100

08003f34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	6039      	str	r1, [r7, #0]
 8003f3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	db0a      	blt.n	8003f5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	b2da      	uxtb	r2, r3
 8003f4c:	490c      	ldr	r1, [pc, #48]	@ (8003f80 <__NVIC_SetPriority+0x4c>)
 8003f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f52:	0112      	lsls	r2, r2, #4
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	440b      	add	r3, r1
 8003f58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f5c:	e00a      	b.n	8003f74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	4908      	ldr	r1, [pc, #32]	@ (8003f84 <__NVIC_SetPriority+0x50>)
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	f003 030f 	and.w	r3, r3, #15
 8003f6a:	3b04      	subs	r3, #4
 8003f6c:	0112      	lsls	r2, r2, #4
 8003f6e:	b2d2      	uxtb	r2, r2
 8003f70:	440b      	add	r3, r1
 8003f72:	761a      	strb	r2, [r3, #24]
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	e000e100 	.word	0xe000e100
 8003f84:	e000ed00 	.word	0xe000ed00

08003f88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b089      	sub	sp, #36	@ 0x24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f1c3 0307 	rsb	r3, r3, #7
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	bf28      	it	cs
 8003fa6:	2304      	movcs	r3, #4
 8003fa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	3304      	adds	r3, #4
 8003fae:	2b06      	cmp	r3, #6
 8003fb0:	d902      	bls.n	8003fb8 <NVIC_EncodePriority+0x30>
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3b03      	subs	r3, #3
 8003fb6:	e000      	b.n	8003fba <NVIC_EncodePriority+0x32>
 8003fb8:	2300      	movs	r3, #0
 8003fba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	43da      	mvns	r2, r3
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	401a      	ands	r2, r3
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fda:	43d9      	mvns	r1, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe0:	4313      	orrs	r3, r2
         );
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3724      	adds	r7, #36	@ 0x24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
	...

08003ff0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004000:	d301      	bcc.n	8004006 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004002:	2301      	movs	r3, #1
 8004004:	e00f      	b.n	8004026 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004006:	4a0a      	ldr	r2, [pc, #40]	@ (8004030 <SysTick_Config+0x40>)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	3b01      	subs	r3, #1
 800400c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800400e:	210f      	movs	r1, #15
 8004010:	f04f 30ff 	mov.w	r0, #4294967295
 8004014:	f7ff ff8e 	bl	8003f34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004018:	4b05      	ldr	r3, [pc, #20]	@ (8004030 <SysTick_Config+0x40>)
 800401a:	2200      	movs	r2, #0
 800401c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800401e:	4b04      	ldr	r3, [pc, #16]	@ (8004030 <SysTick_Config+0x40>)
 8004020:	2207      	movs	r2, #7
 8004022:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3708      	adds	r7, #8
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	e000e010 	.word	0xe000e010

08004034 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f7ff ff29 	bl	8003e94 <__NVIC_SetPriorityGrouping>
}
 8004042:	bf00      	nop
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800404a:	b580      	push	{r7, lr}
 800404c:	b086      	sub	sp, #24
 800404e:	af00      	add	r7, sp, #0
 8004050:	4603      	mov	r3, r0
 8004052:	60b9      	str	r1, [r7, #8]
 8004054:	607a      	str	r2, [r7, #4]
 8004056:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004058:	2300      	movs	r3, #0
 800405a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800405c:	f7ff ff3e 	bl	8003edc <__NVIC_GetPriorityGrouping>
 8004060:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	68b9      	ldr	r1, [r7, #8]
 8004066:	6978      	ldr	r0, [r7, #20]
 8004068:	f7ff ff8e 	bl	8003f88 <NVIC_EncodePriority>
 800406c:	4602      	mov	r2, r0
 800406e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004072:	4611      	mov	r1, r2
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff ff5d 	bl	8003f34 <__NVIC_SetPriority>
}
 800407a:	bf00      	nop
 800407c:	3718      	adds	r7, #24
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b082      	sub	sp, #8
 8004086:	af00      	add	r7, sp, #0
 8004088:	4603      	mov	r3, r0
 800408a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800408c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004090:	4618      	mov	r0, r3
 8004092:	f7ff ff31 	bl	8003ef8 <__NVIC_EnableIRQ>
}
 8004096:	bf00      	nop
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff ffa2 	bl	8003ff0 <SysTick_Config>
 80040ac:	4603      	mov	r3, r0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
	...

080040b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b086      	sub	sp, #24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040c4:	f7ff fc44 	bl	8003950 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e099      	b.n	8004208 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2202      	movs	r2, #2
 80040d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0201 	bic.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040f4:	e00f      	b.n	8004116 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040f6:	f7ff fc2b 	bl	8003950 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b05      	cmp	r3, #5
 8004102:	d908      	bls.n	8004116 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2220      	movs	r2, #32
 8004108:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2203      	movs	r2, #3
 800410e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e078      	b.n	8004208 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0301 	and.w	r3, r3, #1
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e8      	bne.n	80040f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800412c:	697a      	ldr	r2, [r7, #20]
 800412e:	4b38      	ldr	r3, [pc, #224]	@ (8004210 <HAL_DMA_Init+0x158>)
 8004130:	4013      	ands	r3, r2
 8004132:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004142:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800414e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800415a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416c:	2b04      	cmp	r3, #4
 800416e:	d107      	bne.n	8004180 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004178:	4313      	orrs	r3, r2
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	697a      	ldr	r2, [r7, #20]
 8004186:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f023 0307 	bic.w	r3, r3, #7
 8004196:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	4313      	orrs	r3, r2
 80041a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d117      	bne.n	80041da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00e      	beq.n	80041da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 fb0d 	bl	80047dc <DMA_CheckFifoParam>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d008      	beq.n	80041da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2240      	movs	r2, #64	@ 0x40
 80041cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80041d6:	2301      	movs	r3, #1
 80041d8:	e016      	b.n	8004208 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 fac4 	bl	8004770 <DMA_CalcBaseAndBitshift>
 80041e8:	4603      	mov	r3, r0
 80041ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f0:	223f      	movs	r2, #63	@ 0x3f
 80041f2:	409a      	lsls	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	f010803f 	.word	0xf010803f

08004214 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004222:	2300      	movs	r3, #0
 8004224:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004232:	2b01      	cmp	r3, #1
 8004234:	d101      	bne.n	800423a <HAL_DMA_Start_IT+0x26>
 8004236:	2302      	movs	r3, #2
 8004238:	e040      	b.n	80042bc <HAL_DMA_Start_IT+0xa8>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d12f      	bne.n	80042ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2202      	movs	r2, #2
 8004252:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fa56 	bl	8004714 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426c:	223f      	movs	r2, #63	@ 0x3f
 800426e:	409a      	lsls	r2, r3
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0216 	orr.w	r2, r2, #22
 8004282:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	2b00      	cmp	r3, #0
 800428a:	d007      	beq.n	800429c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0208 	orr.w	r2, r2, #8
 800429a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
 80042ac:	e005      	b.n	80042ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042b6:	2302      	movs	r3, #2
 80042b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80042d2:	f7ff fb3d 	bl	8003950 <HAL_GetTick>
 80042d6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d008      	beq.n	80042f6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2280      	movs	r2, #128	@ 0x80
 80042e8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e052      	b.n	800439c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f022 0216 	bic.w	r2, r2, #22
 8004304:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	695a      	ldr	r2, [r3, #20]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004314:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	2b00      	cmp	r3, #0
 800431c:	d103      	bne.n	8004326 <HAL_DMA_Abort+0x62>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004322:	2b00      	cmp	r3, #0
 8004324:	d007      	beq.n	8004336 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0208 	bic.w	r2, r2, #8
 8004334:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0201 	bic.w	r2, r2, #1
 8004344:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004346:	e013      	b.n	8004370 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004348:	f7ff fb02 	bl	8003950 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b05      	cmp	r3, #5
 8004354:	d90c      	bls.n	8004370 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2220      	movs	r2, #32
 800435a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2203      	movs	r2, #3
 8004360:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e015      	b.n	800439c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1e4      	bne.n	8004348 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004382:	223f      	movs	r2, #63	@ 0x3f
 8004384:	409a      	lsls	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d004      	beq.n	80043c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2280      	movs	r2, #128	@ 0x80
 80043bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e00c      	b.n	80043dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2205      	movs	r2, #5
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80043f4:	4b8e      	ldr	r3, [pc, #568]	@ (8004630 <HAL_DMA_IRQHandler+0x248>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a8e      	ldr	r2, [pc, #568]	@ (8004634 <HAL_DMA_IRQHandler+0x24c>)
 80043fa:	fba2 2303 	umull	r2, r3, r2, r3
 80043fe:	0a9b      	lsrs	r3, r3, #10
 8004400:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004406:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004412:	2208      	movs	r2, #8
 8004414:	409a      	lsls	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	4013      	ands	r3, r2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01a      	beq.n	8004454 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	d013      	beq.n	8004454 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0204 	bic.w	r2, r2, #4
 800443a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004440:	2208      	movs	r2, #8
 8004442:	409a      	lsls	r2, r3
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444c:	f043 0201 	orr.w	r2, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	2201      	movs	r2, #1
 800445a:	409a      	lsls	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d012      	beq.n	800448a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00b      	beq.n	800448a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004476:	2201      	movs	r2, #1
 8004478:	409a      	lsls	r2, r3
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004482:	f043 0202 	orr.w	r2, r3, #2
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448e:	2204      	movs	r2, #4
 8004490:	409a      	lsls	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	4013      	ands	r3, r2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d012      	beq.n	80044c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00b      	beq.n	80044c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ac:	2204      	movs	r2, #4
 80044ae:	409a      	lsls	r2, r3
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b8:	f043 0204 	orr.w	r2, r3, #4
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c4:	2210      	movs	r2, #16
 80044c6:	409a      	lsls	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d043      	beq.n	8004558 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d03c      	beq.n	8004558 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e2:	2210      	movs	r2, #16
 80044e4:	409a      	lsls	r2, r3
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d018      	beq.n	800452a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d108      	bne.n	8004518 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	2b00      	cmp	r3, #0
 800450c:	d024      	beq.n	8004558 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	4798      	blx	r3
 8004516:	e01f      	b.n	8004558 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451c:	2b00      	cmp	r3, #0
 800451e:	d01b      	beq.n	8004558 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	4798      	blx	r3
 8004528:	e016      	b.n	8004558 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004534:	2b00      	cmp	r3, #0
 8004536:	d107      	bne.n	8004548 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0208 	bic.w	r2, r2, #8
 8004546:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800455c:	2220      	movs	r2, #32
 800455e:	409a      	lsls	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4013      	ands	r3, r2
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 808f 	beq.w	8004688 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0310 	and.w	r3, r3, #16
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 8087 	beq.w	8004688 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457e:	2220      	movs	r2, #32
 8004580:	409a      	lsls	r2, r3
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b05      	cmp	r3, #5
 8004590:	d136      	bne.n	8004600 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0216 	bic.w	r2, r2, #22
 80045a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	695a      	ldr	r2, [r3, #20]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d103      	bne.n	80045c2 <HAL_DMA_IRQHandler+0x1da>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d007      	beq.n	80045d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0208 	bic.w	r2, r2, #8
 80045d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d6:	223f      	movs	r2, #63	@ 0x3f
 80045d8:	409a      	lsls	r2, r3
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d07e      	beq.n	80046f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	4798      	blx	r3
        }
        return;
 80045fe:	e079      	b.n	80046f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01d      	beq.n	800464a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10d      	bne.n	8004638 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004620:	2b00      	cmp	r3, #0
 8004622:	d031      	beq.n	8004688 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	4798      	blx	r3
 800462c:	e02c      	b.n	8004688 <HAL_DMA_IRQHandler+0x2a0>
 800462e:	bf00      	nop
 8004630:	20000004 	.word	0x20000004
 8004634:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	2b00      	cmp	r3, #0
 800463e:	d023      	beq.n	8004688 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	4798      	blx	r3
 8004648:	e01e      	b.n	8004688 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10f      	bne.n	8004678 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 0210 	bic.w	r2, r2, #16
 8004666:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468c:	2b00      	cmp	r3, #0
 800468e:	d032      	beq.n	80046f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b00      	cmp	r3, #0
 800469a:	d022      	beq.n	80046e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2205      	movs	r2, #5
 80046a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0201 	bic.w	r2, r2, #1
 80046b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	3301      	adds	r3, #1
 80046b8:	60bb      	str	r3, [r7, #8]
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d307      	bcc.n	80046d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0301 	and.w	r3, r3, #1
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f2      	bne.n	80046b4 <HAL_DMA_IRQHandler+0x2cc>
 80046ce:	e000      	b.n	80046d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80046d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	4798      	blx	r3
 80046f2:	e000      	b.n	80046f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80046f4:	bf00      	nop
    }
  }
}
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004708:	4618      	mov	r0, r3
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
 8004720:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004730:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	2b40      	cmp	r3, #64	@ 0x40
 8004740:	d108      	bne.n	8004754 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004752:	e007      	b.n	8004764 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	60da      	str	r2, [r3, #12]
}
 8004764:	bf00      	nop
 8004766:	3714      	adds	r7, #20
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	b2db      	uxtb	r3, r3
 800477e:	3b10      	subs	r3, #16
 8004780:	4a14      	ldr	r2, [pc, #80]	@ (80047d4 <DMA_CalcBaseAndBitshift+0x64>)
 8004782:	fba2 2303 	umull	r2, r3, r2, r3
 8004786:	091b      	lsrs	r3, r3, #4
 8004788:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800478a:	4a13      	ldr	r2, [pc, #76]	@ (80047d8 <DMA_CalcBaseAndBitshift+0x68>)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	4413      	add	r3, r2
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	461a      	mov	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2b03      	cmp	r3, #3
 800479c:	d909      	bls.n	80047b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047a6:	f023 0303 	bic.w	r3, r3, #3
 80047aa:	1d1a      	adds	r2, r3, #4
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	659a      	str	r2, [r3, #88]	@ 0x58
 80047b0:	e007      	b.n	80047c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80047ba:	f023 0303 	bic.w	r3, r3, #3
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	aaaaaaab 	.word	0xaaaaaaab
 80047d8:	08010a1c 	.word	0x08010a1c

080047dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d11f      	bne.n	8004836 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d856      	bhi.n	80048aa <DMA_CheckFifoParam+0xce>
 80047fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004804 <DMA_CheckFifoParam+0x28>)
 80047fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004802:	bf00      	nop
 8004804:	08004815 	.word	0x08004815
 8004808:	08004827 	.word	0x08004827
 800480c:	08004815 	.word	0x08004815
 8004810:	080048ab 	.word	0x080048ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004818:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d046      	beq.n	80048ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004824:	e043      	b.n	80048ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800482e:	d140      	bne.n	80048b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004834:	e03d      	b.n	80048b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800483e:	d121      	bne.n	8004884 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b03      	cmp	r3, #3
 8004844:	d837      	bhi.n	80048b6 <DMA_CheckFifoParam+0xda>
 8004846:	a201      	add	r2, pc, #4	@ (adr r2, 800484c <DMA_CheckFifoParam+0x70>)
 8004848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484c:	0800485d 	.word	0x0800485d
 8004850:	08004863 	.word	0x08004863
 8004854:	0800485d 	.word	0x0800485d
 8004858:	08004875 	.word	0x08004875
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	73fb      	strb	r3, [r7, #15]
      break;
 8004860:	e030      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004866:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d025      	beq.n	80048ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004872:	e022      	b.n	80048ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800487c:	d11f      	bne.n	80048be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004882:	e01c      	b.n	80048be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b02      	cmp	r3, #2
 8004888:	d903      	bls.n	8004892 <DMA_CheckFifoParam+0xb6>
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b03      	cmp	r3, #3
 800488e:	d003      	beq.n	8004898 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004890:	e018      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	73fb      	strb	r3, [r7, #15]
      break;
 8004896:	e015      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00e      	beq.n	80048c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	73fb      	strb	r3, [r7, #15]
      break;
 80048a8:	e00b      	b.n	80048c2 <DMA_CheckFifoParam+0xe6>
      break;
 80048aa:	bf00      	nop
 80048ac:	e00a      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      break;
 80048ae:	bf00      	nop
 80048b0:	e008      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      break;
 80048b2:	bf00      	nop
 80048b4:	e006      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      break;
 80048b6:	bf00      	nop
 80048b8:	e004      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      break;
 80048ba:	bf00      	nop
 80048bc:	e002      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80048be:	bf00      	nop
 80048c0:	e000      	b.n	80048c4 <DMA_CheckFifoParam+0xe8>
      break;
 80048c2:	bf00      	nop
    }
  } 
  
  return status; 
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop

080048d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b089      	sub	sp, #36	@ 0x24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048de:	2300      	movs	r3, #0
 80048e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
 80048ee:	e159      	b.n	8004ba4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048f0:	2201      	movs	r2, #1
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	4013      	ands	r3, r2
 8004902:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	429a      	cmp	r2, r3
 800490a:	f040 8148 	bne.w	8004b9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	2b01      	cmp	r3, #1
 8004918:	d005      	beq.n	8004926 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004922:	2b02      	cmp	r3, #2
 8004924:	d130      	bne.n	8004988 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	2203      	movs	r2, #3
 8004932:	fa02 f303 	lsl.w	r3, r2, r3
 8004936:	43db      	mvns	r3, r3
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	4013      	ands	r3, r2
 800493c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	fa02 f303 	lsl.w	r3, r2, r3
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	4313      	orrs	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800495c:	2201      	movs	r2, #1
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	fa02 f303 	lsl.w	r3, r2, r3
 8004964:	43db      	mvns	r3, r3
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	4013      	ands	r3, r2
 800496a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	091b      	lsrs	r3, r3, #4
 8004972:	f003 0201 	and.w	r2, r3, #1
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	4313      	orrs	r3, r2
 8004980:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	2b03      	cmp	r3, #3
 8004992:	d017      	beq.n	80049c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	2203      	movs	r2, #3
 80049a0:	fa02 f303 	lsl.w	r3, r2, r3
 80049a4:	43db      	mvns	r3, r3
 80049a6:	69ba      	ldr	r2, [r7, #24]
 80049a8:	4013      	ands	r3, r2
 80049aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d123      	bne.n	8004a18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	08da      	lsrs	r2, r3, #3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3208      	adds	r2, #8
 80049d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	220f      	movs	r2, #15
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	43db      	mvns	r3, r3
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	4013      	ands	r3, r2
 80049f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f003 0307 	and.w	r3, r3, #7
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	08da      	lsrs	r2, r3, #3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	3208      	adds	r2, #8
 8004a12:	69b9      	ldr	r1, [r7, #24]
 8004a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	2203      	movs	r2, #3
 8004a24:	fa02 f303 	lsl.w	r3, r2, r3
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 0203 	and.w	r2, r3, #3
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 80a2 	beq.w	8004b9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	4b57      	ldr	r3, [pc, #348]	@ (8004bbc <HAL_GPIO_Init+0x2e8>)
 8004a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a62:	4a56      	ldr	r2, [pc, #344]	@ (8004bbc <HAL_GPIO_Init+0x2e8>)
 8004a64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a6a:	4b54      	ldr	r3, [pc, #336]	@ (8004bbc <HAL_GPIO_Init+0x2e8>)
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a76:	4a52      	ldr	r2, [pc, #328]	@ (8004bc0 <HAL_GPIO_Init+0x2ec>)
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	089b      	lsrs	r3, r3, #2
 8004a7c:	3302      	adds	r3, #2
 8004a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	220f      	movs	r2, #15
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	43db      	mvns	r3, r3
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	4013      	ands	r3, r2
 8004a98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a49      	ldr	r2, [pc, #292]	@ (8004bc4 <HAL_GPIO_Init+0x2f0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d019      	beq.n	8004ad6 <HAL_GPIO_Init+0x202>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a48      	ldr	r2, [pc, #288]	@ (8004bc8 <HAL_GPIO_Init+0x2f4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d013      	beq.n	8004ad2 <HAL_GPIO_Init+0x1fe>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a47      	ldr	r2, [pc, #284]	@ (8004bcc <HAL_GPIO_Init+0x2f8>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d00d      	beq.n	8004ace <HAL_GPIO_Init+0x1fa>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a46      	ldr	r2, [pc, #280]	@ (8004bd0 <HAL_GPIO_Init+0x2fc>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d007      	beq.n	8004aca <HAL_GPIO_Init+0x1f6>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a45      	ldr	r2, [pc, #276]	@ (8004bd4 <HAL_GPIO_Init+0x300>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d101      	bne.n	8004ac6 <HAL_GPIO_Init+0x1f2>
 8004ac2:	2304      	movs	r3, #4
 8004ac4:	e008      	b.n	8004ad8 <HAL_GPIO_Init+0x204>
 8004ac6:	2307      	movs	r3, #7
 8004ac8:	e006      	b.n	8004ad8 <HAL_GPIO_Init+0x204>
 8004aca:	2303      	movs	r3, #3
 8004acc:	e004      	b.n	8004ad8 <HAL_GPIO_Init+0x204>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	e002      	b.n	8004ad8 <HAL_GPIO_Init+0x204>
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e000      	b.n	8004ad8 <HAL_GPIO_Init+0x204>
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	f002 0203 	and.w	r2, r2, #3
 8004ade:	0092      	lsls	r2, r2, #2
 8004ae0:	4093      	lsls	r3, r2
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ae8:	4935      	ldr	r1, [pc, #212]	@ (8004bc0 <HAL_GPIO_Init+0x2ec>)
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	089b      	lsrs	r3, r3, #2
 8004aee:	3302      	adds	r3, #2
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004af6:	4b38      	ldr	r3, [pc, #224]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	43db      	mvns	r3, r3
 8004b00:	69ba      	ldr	r2, [r7, #24]
 8004b02:	4013      	ands	r3, r2
 8004b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d003      	beq.n	8004b1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004b12:	69ba      	ldr	r2, [r7, #24]
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b1a:	4a2f      	ldr	r2, [pc, #188]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b20:	4b2d      	ldr	r3, [pc, #180]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004b3c:	69ba      	ldr	r2, [r7, #24]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b44:	4a24      	ldr	r2, [pc, #144]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b4a:	4b23      	ldr	r3, [pc, #140]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	43db      	mvns	r3, r3
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	4013      	ands	r3, r2
 8004b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b74:	4b18      	ldr	r3, [pc, #96]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	43db      	mvns	r3, r3
 8004b7e:	69ba      	ldr	r2, [r7, #24]
 8004b80:	4013      	ands	r3, r2
 8004b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d003      	beq.n	8004b98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b98:	4a0f      	ldr	r2, [pc, #60]	@ (8004bd8 <HAL_GPIO_Init+0x304>)
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	61fb      	str	r3, [r7, #28]
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	2b0f      	cmp	r3, #15
 8004ba8:	f67f aea2 	bls.w	80048f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004bac:	bf00      	nop
 8004bae:	bf00      	nop
 8004bb0:	3724      	adds	r7, #36	@ 0x24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	40013800 	.word	0x40013800
 8004bc4:	40020000 	.word	0x40020000
 8004bc8:	40020400 	.word	0x40020400
 8004bcc:	40020800 	.word	0x40020800
 8004bd0:	40020c00 	.word	0x40020c00
 8004bd4:	40021000 	.word	0x40021000
 8004bd8:	40013c00 	.word	0x40013c00

08004bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	460b      	mov	r3, r1
 8004be6:	807b      	strh	r3, [r7, #2]
 8004be8:	4613      	mov	r3, r2
 8004bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bec:	787b      	ldrb	r3, [r7, #1]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bf2:	887a      	ldrh	r2, [r7, #2]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004bf8:	e003      	b.n	8004c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bfa:	887b      	ldrh	r3, [r7, #2]
 8004bfc:	041a      	lsls	r2, r3, #16
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	619a      	str	r2, [r3, #24]
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr
	...

08004c10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e12b      	b.n	8004e7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d106      	bne.n	8004c3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f7fe f94e 	bl	8002ed8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2224      	movs	r2, #36	@ 0x24
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c74:	f001 feb4 	bl	80069e0 <HAL_RCC_GetPCLK1Freq>
 8004c78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	4a81      	ldr	r2, [pc, #516]	@ (8004e84 <HAL_I2C_Init+0x274>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d807      	bhi.n	8004c94 <HAL_I2C_Init+0x84>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4a80      	ldr	r2, [pc, #512]	@ (8004e88 <HAL_I2C_Init+0x278>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	bf94      	ite	ls
 8004c8c:	2301      	movls	r3, #1
 8004c8e:	2300      	movhi	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	e006      	b.n	8004ca2 <HAL_I2C_Init+0x92>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4a7d      	ldr	r2, [pc, #500]	@ (8004e8c <HAL_I2C_Init+0x27c>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	bf94      	ite	ls
 8004c9c:	2301      	movls	r3, #1
 8004c9e:	2300      	movhi	r3, #0
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e0e7      	b.n	8004e7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	4a78      	ldr	r2, [pc, #480]	@ (8004e90 <HAL_I2C_Init+0x280>)
 8004cae:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb2:	0c9b      	lsrs	r3, r3, #18
 8004cb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	4a6a      	ldr	r2, [pc, #424]	@ (8004e84 <HAL_I2C_Init+0x274>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d802      	bhi.n	8004ce4 <HAL_I2C_Init+0xd4>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	e009      	b.n	8004cf8 <HAL_I2C_Init+0xe8>
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004cea:	fb02 f303 	mul.w	r3, r2, r3
 8004cee:	4a69      	ldr	r2, [pc, #420]	@ (8004e94 <HAL_I2C_Init+0x284>)
 8004cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf4:	099b      	lsrs	r3, r3, #6
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6812      	ldr	r2, [r2, #0]
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	69db      	ldr	r3, [r3, #28]
 8004d06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	495c      	ldr	r1, [pc, #368]	@ (8004e84 <HAL_I2C_Init+0x274>)
 8004d14:	428b      	cmp	r3, r1
 8004d16:	d819      	bhi.n	8004d4c <HAL_I2C_Init+0x13c>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	1e59      	subs	r1, r3, #1
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d26:	1c59      	adds	r1, r3, #1
 8004d28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d2c:	400b      	ands	r3, r1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00a      	beq.n	8004d48 <HAL_I2C_Init+0x138>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	1e59      	subs	r1, r3, #1
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	005b      	lsls	r3, r3, #1
 8004d3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d40:	3301      	adds	r3, #1
 8004d42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d46:	e051      	b.n	8004dec <HAL_I2C_Init+0x1dc>
 8004d48:	2304      	movs	r3, #4
 8004d4a:	e04f      	b.n	8004dec <HAL_I2C_Init+0x1dc>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d111      	bne.n	8004d78 <HAL_I2C_Init+0x168>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	1e58      	subs	r0, r3, #1
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6859      	ldr	r1, [r3, #4]
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	005b      	lsls	r3, r3, #1
 8004d60:	440b      	add	r3, r1
 8004d62:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d66:	3301      	adds	r3, #1
 8004d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	bf0c      	ite	eq
 8004d70:	2301      	moveq	r3, #1
 8004d72:	2300      	movne	r3, #0
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	e012      	b.n	8004d9e <HAL_I2C_Init+0x18e>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	1e58      	subs	r0, r3, #1
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6859      	ldr	r1, [r3, #4]
 8004d80:	460b      	mov	r3, r1
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	440b      	add	r3, r1
 8004d86:	0099      	lsls	r1, r3, #2
 8004d88:	440b      	add	r3, r1
 8004d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d8e:	3301      	adds	r3, #1
 8004d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	bf0c      	ite	eq
 8004d98:	2301      	moveq	r3, #1
 8004d9a:	2300      	movne	r3, #0
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <HAL_I2C_Init+0x196>
 8004da2:	2301      	movs	r3, #1
 8004da4:	e022      	b.n	8004dec <HAL_I2C_Init+0x1dc>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10e      	bne.n	8004dcc <HAL_I2C_Init+0x1bc>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1e58      	subs	r0, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6859      	ldr	r1, [r3, #4]
 8004db6:	460b      	mov	r3, r1
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	440b      	add	r3, r1
 8004dbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dca:	e00f      	b.n	8004dec <HAL_I2C_Init+0x1dc>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	1e58      	subs	r0, r3, #1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6859      	ldr	r1, [r3, #4]
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	440b      	add	r3, r1
 8004dda:	0099      	lsls	r1, r3, #2
 8004ddc:	440b      	add	r3, r1
 8004dde:	fbb0 f3f3 	udiv	r3, r0, r3
 8004de2:	3301      	adds	r3, #1
 8004de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	6809      	ldr	r1, [r1, #0]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69da      	ldr	r2, [r3, #28]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a1b      	ldr	r3, [r3, #32]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6911      	ldr	r1, [r2, #16]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	68d2      	ldr	r2, [r2, #12]
 8004e26:	4311      	orrs	r1, r2
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6812      	ldr	r2, [r2, #0]
 8004e2c:	430b      	orrs	r3, r1
 8004e2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695a      	ldr	r2, [r3, #20]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2220      	movs	r2, #32
 8004e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	000186a0 	.word	0x000186a0
 8004e88:	001e847f 	.word	0x001e847f
 8004e8c:	003d08ff 	.word	0x003d08ff
 8004e90:	431bde83 	.word	0x431bde83
 8004e94:	10624dd3 	.word	0x10624dd3

08004e98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b088      	sub	sp, #32
 8004e9c:	af02      	add	r7, sp, #8
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	607a      	str	r2, [r7, #4]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	817b      	strh	r3, [r7, #10]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004eac:	f7fe fd50 	bl	8003950 <HAL_GetTick>
 8004eb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b20      	cmp	r3, #32
 8004ebc:	f040 80e0 	bne.w	8005080 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	9300      	str	r3, [sp, #0]
 8004ec4:	2319      	movs	r3, #25
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	4970      	ldr	r1, [pc, #448]	@ (800508c <HAL_I2C_Master_Transmit+0x1f4>)
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 ff22 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	e0d3      	b.n	8005082 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d101      	bne.n	8004ee8 <HAL_I2C_Master_Transmit+0x50>
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e0cc      	b.n	8005082 <HAL_I2C_Master_Transmit+0x1ea>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d007      	beq.n	8004f0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f042 0201 	orr.w	r2, r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2221      	movs	r2, #33	@ 0x21
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2210      	movs	r2, #16
 8004f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	893a      	ldrh	r2, [r7, #8]
 8004f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	4a50      	ldr	r2, [pc, #320]	@ (8005090 <HAL_I2C_Master_Transmit+0x1f8>)
 8004f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f50:	8979      	ldrh	r1, [r7, #10]
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	6a3a      	ldr	r2, [r7, #32]
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 fcf6 	bl	8005948 <I2C_MasterRequestWrite>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e08d      	b.n	8005082 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f66:	2300      	movs	r3, #0
 8004f68:	613b      	str	r3, [r7, #16]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004f7c:	e066      	b.n	800504c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	6a39      	ldr	r1, [r7, #32]
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 ffe0 	bl	8005f48 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00d      	beq.n	8004faa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	d107      	bne.n	8004fa6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e06b      	b.n	8005082 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fae:	781a      	ldrb	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d11b      	bne.n	8005020 <HAL_I2C_Master_Transmit+0x188>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d017      	beq.n	8005020 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	781a      	ldrb	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500a:	b29b      	uxth	r3, r3
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	6a39      	ldr	r1, [r7, #32]
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f000 ffd7 	bl	8005fd8 <I2C_WaitOnBTFFlagUntilTimeout>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00d      	beq.n	800504c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005034:	2b04      	cmp	r3, #4
 8005036:	d107      	bne.n	8005048 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005046:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e01a      	b.n	8005082 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005050:	2b00      	cmp	r3, #0
 8005052:	d194      	bne.n	8004f7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800507c:	2300      	movs	r3, #0
 800507e:	e000      	b.n	8005082 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005080:	2302      	movs	r3, #2
  }
}
 8005082:	4618      	mov	r0, r3
 8005084:	3718      	adds	r7, #24
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	00100002 	.word	0x00100002
 8005090:	ffff0000 	.word	0xffff0000

08005094 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08c      	sub	sp, #48	@ 0x30
 8005098:	af02      	add	r7, sp, #8
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	607a      	str	r2, [r7, #4]
 800509e:	461a      	mov	r2, r3
 80050a0:	460b      	mov	r3, r1
 80050a2:	817b      	strh	r3, [r7, #10]
 80050a4:	4613      	mov	r3, r2
 80050a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050a8:	f7fe fc52 	bl	8003950 <HAL_GetTick>
 80050ac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	f040 8217 	bne.w	80054ea <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	2319      	movs	r3, #25
 80050c2:	2201      	movs	r2, #1
 80050c4:	497c      	ldr	r1, [pc, #496]	@ (80052b8 <HAL_I2C_Master_Receive+0x224>)
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f000 fe24 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80050d2:	2302      	movs	r3, #2
 80050d4:	e20a      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d101      	bne.n	80050e4 <HAL_I2C_Master_Receive+0x50>
 80050e0:	2302      	movs	r3, #2
 80050e2:	e203      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d007      	beq.n	800510a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f042 0201 	orr.w	r2, r2, #1
 8005108:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005118:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2222      	movs	r2, #34	@ 0x22
 800511e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2210      	movs	r2, #16
 8005126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	893a      	ldrh	r2, [r7, #8]
 800513a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	4a5c      	ldr	r2, [pc, #368]	@ (80052bc <HAL_I2C_Master_Receive+0x228>)
 800514a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800514c:	8979      	ldrh	r1, [r7, #10]
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 fc7a 	bl	8005a4c <I2C_MasterRequestRead>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e1c4      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005166:	2b00      	cmp	r3, #0
 8005168:	d113      	bne.n	8005192 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800516a:	2300      	movs	r3, #0
 800516c:	623b      	str	r3, [r7, #32]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	623b      	str	r3, [r7, #32]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	623b      	str	r3, [r7, #32]
 800517e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	e198      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005196:	2b01      	cmp	r3, #1
 8005198:	d11b      	bne.n	80051d2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	695b      	ldr	r3, [r3, #20]
 80051b4:	61fb      	str	r3, [r7, #28]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	61fb      	str	r3, [r7, #28]
 80051be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	e178      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d11b      	bne.n	8005212 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fa:	2300      	movs	r3, #0
 80051fc:	61bb      	str	r3, [r7, #24]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	61bb      	str	r3, [r7, #24]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	e158      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005220:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005222:	2300      	movs	r3, #0
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	695b      	ldr	r3, [r3, #20]
 800522c:	617b      	str	r3, [r7, #20]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	617b      	str	r3, [r7, #20]
 8005236:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005238:	e144      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523e:	2b03      	cmp	r3, #3
 8005240:	f200 80f1 	bhi.w	8005426 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005248:	2b01      	cmp	r3, #1
 800524a:	d123      	bne.n	8005294 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800524c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800524e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f000 ff09 	bl	8006068 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e145      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	691a      	ldr	r2, [r3, #16]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526a:	b2d2      	uxtb	r2, r2
 800526c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005272:	1c5a      	adds	r2, r3, #1
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800527c:	3b01      	subs	r3, #1
 800527e:	b29a      	uxth	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005288:	b29b      	uxth	r3, r3
 800528a:	3b01      	subs	r3, #1
 800528c:	b29a      	uxth	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005292:	e117      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005298:	2b02      	cmp	r3, #2
 800529a:	d14e      	bne.n	800533a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a2:	2200      	movs	r2, #0
 80052a4:	4906      	ldr	r1, [pc, #24]	@ (80052c0 <HAL_I2C_Master_Receive+0x22c>)
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 fd34 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d008      	beq.n	80052c4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e11a      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
 80052b6:	bf00      	nop
 80052b8:	00100002 	.word	0x00100002
 80052bc:	ffff0000 	.word	0xffff0000
 80052c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691a      	ldr	r2, [r3, #16]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052f0:	3b01      	subs	r3, #1
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	691a      	ldr	r2, [r3, #16]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	b2d2      	uxtb	r2, r2
 8005312:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	1c5a      	adds	r2, r3, #1
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005322:	3b01      	subs	r3, #1
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532e:	b29b      	uxth	r3, r3
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005338:	e0c4      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800533a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005340:	2200      	movs	r2, #0
 8005342:	496c      	ldr	r1, [pc, #432]	@ (80054f4 <HAL_I2C_Master_Receive+0x460>)
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 fce5 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d001      	beq.n	8005354 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0cb      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005362:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	691a      	ldr	r2, [r3, #16]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536e:	b2d2      	uxtb	r2, r2
 8005370:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005376:	1c5a      	adds	r2, r3, #1
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29a      	uxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005398:	9300      	str	r3, [sp, #0]
 800539a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800539c:	2200      	movs	r2, #0
 800539e:	4955      	ldr	r1, [pc, #340]	@ (80054f4 <HAL_I2C_Master_Receive+0x460>)
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f000 fcb7 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e09d      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691a      	ldr	r2, [r3, #16]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	b2d2      	uxtb	r2, r2
 80053cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d2:	1c5a      	adds	r2, r3, #1
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053dc:	3b01      	subs	r3, #1
 80053de:	b29a      	uxth	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	b2d2      	uxtb	r2, r2
 80053fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005404:	1c5a      	adds	r2, r3, #1
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800540e:	3b01      	subs	r3, #1
 8005410:	b29a      	uxth	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005424:	e04e      	b.n	80054c4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005428:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800542a:	68f8      	ldr	r0, [r7, #12]
 800542c:	f000 fe1c 	bl	8006068 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e058      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	691a      	ldr	r2, [r3, #16]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005444:	b2d2      	uxtb	r2, r2
 8005446:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005456:	3b01      	subs	r3, #1
 8005458:	b29a      	uxth	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f003 0304 	and.w	r3, r3, #4
 8005476:	2b04      	cmp	r3, #4
 8005478:	d124      	bne.n	80054c4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800547e:	2b03      	cmp	r3, #3
 8005480:	d107      	bne.n	8005492 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005490:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f47f aeb6 	bne.w	800523a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2220      	movs	r2, #32
 80054d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80054e6:	2300      	movs	r3, #0
 80054e8:	e000      	b.n	80054ec <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80054ea:	2302      	movs	r3, #2
  }
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3728      	adds	r7, #40	@ 0x28
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	00010004 	.word	0x00010004

080054f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b088      	sub	sp, #32
 80054fc:	af02      	add	r7, sp, #8
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	4608      	mov	r0, r1
 8005502:	4611      	mov	r1, r2
 8005504:	461a      	mov	r2, r3
 8005506:	4603      	mov	r3, r0
 8005508:	817b      	strh	r3, [r7, #10]
 800550a:	460b      	mov	r3, r1
 800550c:	813b      	strh	r3, [r7, #8]
 800550e:	4613      	mov	r3, r2
 8005510:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005512:	f7fe fa1d 	bl	8003950 <HAL_GetTick>
 8005516:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b20      	cmp	r3, #32
 8005522:	f040 80d9 	bne.w	80056d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	9300      	str	r3, [sp, #0]
 800552a:	2319      	movs	r3, #25
 800552c:	2201      	movs	r2, #1
 800552e:	496d      	ldr	r1, [pc, #436]	@ (80056e4 <HAL_I2C_Mem_Write+0x1ec>)
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f000 fbef 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800553c:	2302      	movs	r3, #2
 800553e:	e0cc      	b.n	80056da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005546:	2b01      	cmp	r3, #1
 8005548:	d101      	bne.n	800554e <HAL_I2C_Mem_Write+0x56>
 800554a:	2302      	movs	r3, #2
 800554c:	e0c5      	b.n	80056da <HAL_I2C_Mem_Write+0x1e2>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b01      	cmp	r3, #1
 8005562:	d007      	beq.n	8005574 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f042 0201 	orr.w	r2, r2, #1
 8005572:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005582:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2221      	movs	r2, #33	@ 0x21
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2240      	movs	r2, #64	@ 0x40
 8005590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a3a      	ldr	r2, [r7, #32]
 800559e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80055a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4a4d      	ldr	r2, [pc, #308]	@ (80056e8 <HAL_I2C_Mem_Write+0x1f0>)
 80055b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055b6:	88f8      	ldrh	r0, [r7, #6]
 80055b8:	893a      	ldrh	r2, [r7, #8]
 80055ba:	8979      	ldrh	r1, [r7, #10]
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	9301      	str	r3, [sp, #4]
 80055c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	4603      	mov	r3, r0
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f000 fb0e 	bl	8005be8 <I2C_RequestMemoryWrite>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d052      	beq.n	8005678 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e081      	b.n	80056da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 fcb4 	bl	8005f48 <I2C_WaitOnTXEFlagUntilTimeout>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00d      	beq.n	8005602 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d107      	bne.n	80055fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e06b      	b.n	80056da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005606:	781a      	ldrb	r2, [r3, #0]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	1c5a      	adds	r2, r3, #1
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b04      	cmp	r3, #4
 800563e:	d11b      	bne.n	8005678 <HAL_I2C_Mem_Write+0x180>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005644:	2b00      	cmp	r3, #0
 8005646:	d017      	beq.n	8005678 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	781a      	ldrb	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005658:	1c5a      	adds	r2, r3, #1
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800566e:	b29b      	uxth	r3, r3
 8005670:	3b01      	subs	r3, #1
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1aa      	bne.n	80055d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005684:	68f8      	ldr	r0, [r7, #12]
 8005686:	f000 fca7 	bl	8005fd8 <I2C_WaitOnBTFFlagUntilTimeout>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00d      	beq.n	80056ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005694:	2b04      	cmp	r3, #4
 8005696:	d107      	bne.n	80056a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e016      	b.n	80056da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2220      	movs	r2, #32
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	00100002 	.word	0x00100002
 80056e8:	ffff0000 	.word	0xffff0000

080056ec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08a      	sub	sp, #40	@ 0x28
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	607a      	str	r2, [r7, #4]
 80056f6:	603b      	str	r3, [r7, #0]
 80056f8:	460b      	mov	r3, r1
 80056fa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80056fc:	f7fe f928 	bl	8003950 <HAL_GetTick>
 8005700:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005702:	2300      	movs	r3, #0
 8005704:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b20      	cmp	r3, #32
 8005710:	f040 8111 	bne.w	8005936 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	9300      	str	r3, [sp, #0]
 8005718:	2319      	movs	r3, #25
 800571a:	2201      	movs	r2, #1
 800571c:	4988      	ldr	r1, [pc, #544]	@ (8005940 <HAL_I2C_IsDeviceReady+0x254>)
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 faf8 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800572a:	2302      	movs	r3, #2
 800572c:	e104      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005734:	2b01      	cmp	r3, #1
 8005736:	d101      	bne.n	800573c <HAL_I2C_IsDeviceReady+0x50>
 8005738:	2302      	movs	r3, #2
 800573a:	e0fd      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b01      	cmp	r3, #1
 8005750:	d007      	beq.n	8005762 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0201 	orr.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005770:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2224      	movs	r2, #36	@ 0x24
 8005776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	4a70      	ldr	r2, [pc, #448]	@ (8005944 <HAL_I2C_IsDeviceReady+0x258>)
 8005784:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005794:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	9300      	str	r3, [sp, #0]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2200      	movs	r2, #0
 800579e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 fab6 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00d      	beq.n	80057ca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057bc:	d103      	bne.n	80057c6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057c4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e0b6      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80057ca:	897b      	ldrh	r3, [r7, #10]
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	461a      	mov	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80057d8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80057da:	f7fe f8b9 	bl	8003950 <HAL_GetTick>
 80057de:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	bf0c      	ite	eq
 80057ee:	2301      	moveq	r3, #1
 80057f0:	2300      	movne	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005804:	bf0c      	ite	eq
 8005806:	2301      	moveq	r3, #1
 8005808:	2300      	movne	r3, #0
 800580a:	b2db      	uxtb	r3, r3
 800580c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800580e:	e025      	b.n	800585c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005810:	f7fe f89e 	bl	8003950 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	429a      	cmp	r2, r3
 800581e:	d302      	bcc.n	8005826 <HAL_I2C_IsDeviceReady+0x13a>
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d103      	bne.n	800582e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	22a0      	movs	r2, #160	@ 0xa0
 800582a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b02      	cmp	r3, #2
 800583a:	bf0c      	ite	eq
 800583c:	2301      	moveq	r3, #1
 800583e:	2300      	movne	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	695b      	ldr	r3, [r3, #20]
 800584a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800584e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005852:	bf0c      	ite	eq
 8005854:	2301      	moveq	r3, #1
 8005856:	2300      	movne	r3, #0
 8005858:	b2db      	uxtb	r3, r3
 800585a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2ba0      	cmp	r3, #160	@ 0xa0
 8005866:	d005      	beq.n	8005874 <HAL_I2C_IsDeviceReady+0x188>
 8005868:	7dfb      	ldrb	r3, [r7, #23]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d102      	bne.n	8005874 <HAL_I2C_IsDeviceReady+0x188>
 800586e:	7dbb      	ldrb	r3, [r7, #22]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d0cd      	beq.n	8005810 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2220      	movs	r2, #32
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b02      	cmp	r3, #2
 8005888:	d129      	bne.n	80058de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005898:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800589a:	2300      	movs	r3, #0
 800589c:	613b      	str	r3, [r7, #16]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	613b      	str	r3, [r7, #16]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	613b      	str	r3, [r7, #16]
 80058ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	2319      	movs	r3, #25
 80058b6:	2201      	movs	r2, #1
 80058b8:	4921      	ldr	r1, [pc, #132]	@ (8005940 <HAL_I2C_IsDeviceReady+0x254>)
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f000 fa2a 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e036      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2220      	movs	r2, #32
 80058ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	e02c      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058f8:	69fb      	ldr	r3, [r7, #28]
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	2319      	movs	r3, #25
 80058fe:	2201      	movs	r2, #1
 8005900:	490f      	ldr	r1, [pc, #60]	@ (8005940 <HAL_I2C_IsDeviceReady+0x254>)
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 fa06 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e012      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	3301      	adds	r3, #1
 8005916:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	429a      	cmp	r2, r3
 800591e:	f4ff af32 	bcc.w	8005786 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2220      	movs	r2, #32
 8005926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e000      	b.n	8005938 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005936:	2302      	movs	r3, #2
  }
}
 8005938:	4618      	mov	r0, r3
 800593a:	3720      	adds	r7, #32
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	00100002 	.word	0x00100002
 8005944:	ffff0000 	.word	0xffff0000

08005948 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af02      	add	r7, sp, #8
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	607a      	str	r2, [r7, #4]
 8005952:	603b      	str	r3, [r7, #0]
 8005954:	460b      	mov	r3, r1
 8005956:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	2b08      	cmp	r3, #8
 8005962:	d006      	beq.n	8005972 <I2C_MasterRequestWrite+0x2a>
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d003      	beq.n	8005972 <I2C_MasterRequestWrite+0x2a>
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005970:	d108      	bne.n	8005984 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	e00b      	b.n	800599c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005988:	2b12      	cmp	r3, #18
 800598a:	d107      	bne.n	800599c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800599a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f9b3 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00d      	beq.n	80059d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059c2:	d103      	bne.n	80059cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e035      	b.n	8005a3c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	691b      	ldr	r3, [r3, #16]
 80059d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059d8:	d108      	bne.n	80059ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059da:	897b      	ldrh	r3, [r7, #10]
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	461a      	mov	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80059e8:	611a      	str	r2, [r3, #16]
 80059ea:	e01b      	b.n	8005a24 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80059ec:	897b      	ldrh	r3, [r7, #10]
 80059ee:	11db      	asrs	r3, r3, #7
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	f003 0306 	and.w	r3, r3, #6
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	f063 030f 	orn	r3, r3, #15
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	490e      	ldr	r1, [pc, #56]	@ (8005a44 <I2C_MasterRequestWrite+0xfc>)
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 f9fc 	bl	8005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d001      	beq.n	8005a1a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e010      	b.n	8005a3c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a1a:	897b      	ldrh	r3, [r7, #10]
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	4907      	ldr	r1, [pc, #28]	@ (8005a48 <I2C_MasterRequestWrite+0x100>)
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 f9ec 	bl	8005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e000      	b.n	8005a3c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3718      	adds	r7, #24
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	00010008 	.word	0x00010008
 8005a48:	00010002 	.word	0x00010002

08005a4c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	607a      	str	r2, [r7, #4]
 8005a56:	603b      	str	r3, [r7, #0]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a60:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005a70:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d006      	beq.n	8005a86 <I2C_MasterRequestRead+0x3a>
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d003      	beq.n	8005a86 <I2C_MasterRequestRead+0x3a>
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a84:	d108      	bne.n	8005a98 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a94:	601a      	str	r2, [r3, #0]
 8005a96:	e00b      	b.n	8005ab0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9c:	2b11      	cmp	r3, #17
 8005a9e:	d107      	bne.n	8005ab0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005aae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f929 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00d      	beq.n	8005ae4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ad2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ad6:	d103      	bne.n	8005ae0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ade:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e079      	b.n	8005bd8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005aec:	d108      	bne.n	8005b00 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005aee:	897b      	ldrh	r3, [r7, #10]
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	f043 0301 	orr.w	r3, r3, #1
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	611a      	str	r2, [r3, #16]
 8005afe:	e05f      	b.n	8005bc0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b00:	897b      	ldrh	r3, [r7, #10]
 8005b02:	11db      	asrs	r3, r3, #7
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	f003 0306 	and.w	r3, r3, #6
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	f063 030f 	orn	r3, r3, #15
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	4930      	ldr	r1, [pc, #192]	@ (8005be0 <I2C_MasterRequestRead+0x194>)
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 f972 	bl	8005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e054      	b.n	8005bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b2e:	897b      	ldrh	r3, [r7, #10]
 8005b30:	b2da      	uxtb	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	4929      	ldr	r1, [pc, #164]	@ (8005be4 <I2C_MasterRequestRead+0x198>)
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 f962 	bl	8005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e044      	b.n	8005bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b4e:	2300      	movs	r3, #0
 8005b50:	613b      	str	r3, [r7, #16]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	613b      	str	r3, [r7, #16]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	613b      	str	r3, [r7, #16]
 8005b62:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b72:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	9300      	str	r3, [sp, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 f8c7 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d00d      	beq.n	8005ba8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b9a:	d103      	bne.n	8005ba4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ba2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e017      	b.n	8005bd8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005ba8:	897b      	ldrh	r3, [r7, #10]
 8005baa:	11db      	asrs	r3, r3, #7
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	f003 0306 	and.w	r3, r3, #6
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	f063 030e 	orn	r3, r3, #14
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	4907      	ldr	r1, [pc, #28]	@ (8005be4 <I2C_MasterRequestRead+0x198>)
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 f91e 	bl	8005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e000      	b.n	8005bd8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	00010008 	.word	0x00010008
 8005be4:	00010002 	.word	0x00010002

08005be8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af02      	add	r7, sp, #8
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	817b      	strh	r3, [r7, #10]
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	813b      	strh	r3, [r7, #8]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f000 f878 	bl	8005d14 <I2C_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00d      	beq.n	8005c46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c38:	d103      	bne.n	8005c42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c40:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e05f      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c46:	897b      	ldrh	r3, [r7, #10]
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005c54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c58:	6a3a      	ldr	r2, [r7, #32]
 8005c5a:	492d      	ldr	r1, [pc, #180]	@ (8005d10 <I2C_RequestMemoryWrite+0x128>)
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f8d3 	bl	8005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e04c      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	617b      	str	r3, [r7, #20]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	617b      	str	r3, [r7, #20]
 8005c80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c84:	6a39      	ldr	r1, [r7, #32]
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 f95e 	bl	8005f48 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00d      	beq.n	8005cae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d107      	bne.n	8005caa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ca8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e02b      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005cae:	88fb      	ldrh	r3, [r7, #6]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d105      	bne.n	8005cc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cb4:	893b      	ldrh	r3, [r7, #8]
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	611a      	str	r2, [r3, #16]
 8005cbe:	e021      	b.n	8005d04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005cc0:	893b      	ldrh	r3, [r7, #8]
 8005cc2:	0a1b      	lsrs	r3, r3, #8
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd0:	6a39      	ldr	r1, [r7, #32]
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f000 f938 	bl	8005f48 <I2C_WaitOnTXEFlagUntilTimeout>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00d      	beq.n	8005cfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce2:	2b04      	cmp	r3, #4
 8005ce4:	d107      	bne.n	8005cf6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cf4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e005      	b.n	8005d06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005cfa:	893b      	ldrh	r3, [r7, #8]
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	00010002 	.word	0x00010002

08005d14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	4613      	mov	r3, r2
 8005d22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d24:	e048      	b.n	8005db8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2c:	d044      	beq.n	8005db8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d2e:	f7fd fe0f 	bl	8003950 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d302      	bcc.n	8005d44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d139      	bne.n	8005db8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	0c1b      	lsrs	r3, r3, #16
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d10d      	bne.n	8005d6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	43da      	mvns	r2, r3
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bf0c      	ite	eq
 8005d60:	2301      	moveq	r3, #1
 8005d62:	2300      	movne	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	461a      	mov	r2, r3
 8005d68:	e00c      	b.n	8005d84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	43da      	mvns	r2, r3
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	4013      	ands	r3, r2
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	bf0c      	ite	eq
 8005d7c:	2301      	moveq	r3, #1
 8005d7e:	2300      	movne	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	461a      	mov	r2, r3
 8005d84:	79fb      	ldrb	r3, [r7, #7]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d116      	bne.n	8005db8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2220      	movs	r2, #32
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da4:	f043 0220 	orr.w	r2, r3, #32
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e023      	b.n	8005e00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	0c1b      	lsrs	r3, r3, #16
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d10d      	bne.n	8005dde <I2C_WaitOnFlagUntilTimeout+0xca>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	43da      	mvns	r2, r3
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	4013      	ands	r3, r2
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	bf0c      	ite	eq
 8005dd4:	2301      	moveq	r3, #1
 8005dd6:	2300      	movne	r3, #0
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	461a      	mov	r2, r3
 8005ddc:	e00c      	b.n	8005df8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	43da      	mvns	r2, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	4013      	ands	r3, r2
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	bf0c      	ite	eq
 8005df0:	2301      	moveq	r3, #1
 8005df2:	2300      	movne	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	461a      	mov	r2, r3
 8005df8:	79fb      	ldrb	r3, [r7, #7]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d093      	beq.n	8005d26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
 8005e14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e16:	e071      	b.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e26:	d123      	bne.n	8005e70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005e40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5c:	f043 0204 	orr.w	r2, r3, #4
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e067      	b.n	8005f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e76:	d041      	beq.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e78:	f7fd fd6a 	bl	8003950 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d302      	bcc.n	8005e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d136      	bne.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	0c1b      	lsrs	r3, r3, #16
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d10c      	bne.n	8005eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	43da      	mvns	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	bf14      	ite	ne
 8005eaa:	2301      	movne	r3, #1
 8005eac:	2300      	moveq	r3, #0
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	e00b      	b.n	8005eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	43da      	mvns	r2, r3
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	bf14      	ite	ne
 8005ec4:	2301      	movne	r3, #1
 8005ec6:	2300      	moveq	r3, #0
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d016      	beq.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee8:	f043 0220 	orr.w	r2, r3, #32
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e021      	b.n	8005f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	0c1b      	lsrs	r3, r3, #16
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d10c      	bne.n	8005f20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	43da      	mvns	r2, r3
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	4013      	ands	r3, r2
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	bf14      	ite	ne
 8005f18:	2301      	movne	r3, #1
 8005f1a:	2300      	moveq	r3, #0
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	e00b      	b.n	8005f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	43da      	mvns	r2, r3
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bf14      	ite	ne
 8005f32:	2301      	movne	r3, #1
 8005f34:	2300      	moveq	r3, #0
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f47f af6d 	bne.w	8005e18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f54:	e034      	b.n	8005fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 f8e3 	bl	8006122 <I2C_IsAcknowledgeFailed>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d001      	beq.n	8005f66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e034      	b.n	8005fd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6c:	d028      	beq.n	8005fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f6e:	f7fd fcef 	bl	8003950 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d302      	bcc.n	8005f84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d11d      	bne.n	8005fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f8e:	2b80      	cmp	r3, #128	@ 0x80
 8005f90:	d016      	beq.n	8005fc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fac:	f043 0220 	orr.w	r2, r3, #32
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e007      	b.n	8005fd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fca:	2b80      	cmp	r3, #128	@ 0x80
 8005fcc:	d1c3      	bne.n	8005f56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005fe4:	e034      	b.n	8006050 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 f89b 	bl	8006122 <I2C_IsAcknowledgeFailed>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e034      	b.n	8006060 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ffc:	d028      	beq.n	8006050 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ffe:	f7fd fca7 	bl	8003950 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	429a      	cmp	r2, r3
 800600c:	d302      	bcc.n	8006014 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d11d      	bne.n	8006050 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	f003 0304 	and.w	r3, r3, #4
 800601e:	2b04      	cmp	r3, #4
 8006020:	d016      	beq.n	8006050 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2220      	movs	r2, #32
 800602c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603c:	f043 0220 	orr.w	r2, r3, #32
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e007      	b.n	8006060 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	f003 0304 	and.w	r3, r3, #4
 800605a:	2b04      	cmp	r3, #4
 800605c:	d1c3      	bne.n	8005fe6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006074:	e049      	b.n	800610a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	f003 0310 	and.w	r3, r3, #16
 8006080:	2b10      	cmp	r3, #16
 8006082:	d119      	bne.n	80060b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f06f 0210 	mvn.w	r2, #16
 800608c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2220      	movs	r2, #32
 8006098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e030      	b.n	800611a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060b8:	f7fd fc4a 	bl	8003950 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	68ba      	ldr	r2, [r7, #8]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d302      	bcc.n	80060ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d11d      	bne.n	800610a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060d8:	2b40      	cmp	r3, #64	@ 0x40
 80060da:	d016      	beq.n	800610a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f6:	f043 0220 	orr.w	r2, r3, #32
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e007      	b.n	800611a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006114:	2b40      	cmp	r3, #64	@ 0x40
 8006116:	d1ae      	bne.n	8006076 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006122:	b480      	push	{r7}
 8006124:	b083      	sub	sp, #12
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006138:	d11b      	bne.n	8006172 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006142:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2220      	movs	r2, #32
 800614e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800615e:	f043 0204 	orr.w	r2, r3, #4
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b086      	sub	sp, #24
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e267      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d075      	beq.n	800628a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800619e:	4b88      	ldr	r3, [pc, #544]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f003 030c 	and.w	r3, r3, #12
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d00c      	beq.n	80061c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061aa:	4b85      	ldr	r3, [pc, #532]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80061b2:	2b08      	cmp	r3, #8
 80061b4:	d112      	bne.n	80061dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80061b6:	4b82      	ldr	r3, [pc, #520]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061c2:	d10b      	bne.n	80061dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061c4:	4b7e      	ldr	r3, [pc, #504]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d05b      	beq.n	8006288 <HAL_RCC_OscConfig+0x108>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d157      	bne.n	8006288 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e242      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061e4:	d106      	bne.n	80061f4 <HAL_RCC_OscConfig+0x74>
 80061e6:	4b76      	ldr	r3, [pc, #472]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a75      	ldr	r2, [pc, #468]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80061ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	e01d      	b.n	8006230 <HAL_RCC_OscConfig+0xb0>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061fc:	d10c      	bne.n	8006218 <HAL_RCC_OscConfig+0x98>
 80061fe:	4b70      	ldr	r3, [pc, #448]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a6f      	ldr	r2, [pc, #444]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006204:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006208:	6013      	str	r3, [r2, #0]
 800620a:	4b6d      	ldr	r3, [pc, #436]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a6c      	ldr	r2, [pc, #432]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006214:	6013      	str	r3, [r2, #0]
 8006216:	e00b      	b.n	8006230 <HAL_RCC_OscConfig+0xb0>
 8006218:	4b69      	ldr	r3, [pc, #420]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a68      	ldr	r2, [pc, #416]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800621e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006222:	6013      	str	r3, [r2, #0]
 8006224:	4b66      	ldr	r3, [pc, #408]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a65      	ldr	r2, [pc, #404]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800622a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800622e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d013      	beq.n	8006260 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006238:	f7fd fb8a 	bl	8003950 <HAL_GetTick>
 800623c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800623e:	e008      	b.n	8006252 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006240:	f7fd fb86 	bl	8003950 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	2b64      	cmp	r3, #100	@ 0x64
 800624c:	d901      	bls.n	8006252 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800624e:	2303      	movs	r3, #3
 8006250:	e207      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006252:	4b5b      	ldr	r3, [pc, #364]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d0f0      	beq.n	8006240 <HAL_RCC_OscConfig+0xc0>
 800625e:	e014      	b.n	800628a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006260:	f7fd fb76 	bl	8003950 <HAL_GetTick>
 8006264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006266:	e008      	b.n	800627a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006268:	f7fd fb72 	bl	8003950 <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b64      	cmp	r3, #100	@ 0x64
 8006274:	d901      	bls.n	800627a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e1f3      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800627a:	4b51      	ldr	r3, [pc, #324]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d1f0      	bne.n	8006268 <HAL_RCC_OscConfig+0xe8>
 8006286:	e000      	b.n	800628a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d063      	beq.n	800635e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006296:	4b4a      	ldr	r3, [pc, #296]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f003 030c 	and.w	r3, r3, #12
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00b      	beq.n	80062ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062a2:	4b47      	ldr	r3, [pc, #284]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80062aa:	2b08      	cmp	r3, #8
 80062ac:	d11c      	bne.n	80062e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062ae:	4b44      	ldr	r3, [pc, #272]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d116      	bne.n	80062e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062ba:	4b41      	ldr	r3, [pc, #260]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d005      	beq.n	80062d2 <HAL_RCC_OscConfig+0x152>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d001      	beq.n	80062d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e1c7      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062d2:	4b3b      	ldr	r3, [pc, #236]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	00db      	lsls	r3, r3, #3
 80062e0:	4937      	ldr	r1, [pc, #220]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062e6:	e03a      	b.n	800635e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d020      	beq.n	8006332 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062f0:	4b34      	ldr	r3, [pc, #208]	@ (80063c4 <HAL_RCC_OscConfig+0x244>)
 80062f2:	2201      	movs	r2, #1
 80062f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062f6:	f7fd fb2b 	bl	8003950 <HAL_GetTick>
 80062fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062fc:	e008      	b.n	8006310 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062fe:	f7fd fb27 	bl	8003950 <HAL_GetTick>
 8006302:	4602      	mov	r2, r0
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	1ad3      	subs	r3, r2, r3
 8006308:	2b02      	cmp	r3, #2
 800630a:	d901      	bls.n	8006310 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e1a8      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006310:	4b2b      	ldr	r3, [pc, #172]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0302 	and.w	r3, r3, #2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d0f0      	beq.n	80062fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800631c:	4b28      	ldr	r3, [pc, #160]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	00db      	lsls	r3, r3, #3
 800632a:	4925      	ldr	r1, [pc, #148]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 800632c:	4313      	orrs	r3, r2
 800632e:	600b      	str	r3, [r1, #0]
 8006330:	e015      	b.n	800635e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006332:	4b24      	ldr	r3, [pc, #144]	@ (80063c4 <HAL_RCC_OscConfig+0x244>)
 8006334:	2200      	movs	r2, #0
 8006336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006338:	f7fd fb0a 	bl	8003950 <HAL_GetTick>
 800633c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800633e:	e008      	b.n	8006352 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006340:	f7fd fb06 	bl	8003950 <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	2b02      	cmp	r3, #2
 800634c:	d901      	bls.n	8006352 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e187      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006352:	4b1b      	ldr	r3, [pc, #108]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0302 	and.w	r3, r3, #2
 800635a:	2b00      	cmp	r3, #0
 800635c:	d1f0      	bne.n	8006340 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0308 	and.w	r3, r3, #8
 8006366:	2b00      	cmp	r3, #0
 8006368:	d036      	beq.n	80063d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d016      	beq.n	80063a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006372:	4b15      	ldr	r3, [pc, #84]	@ (80063c8 <HAL_RCC_OscConfig+0x248>)
 8006374:	2201      	movs	r2, #1
 8006376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006378:	f7fd faea 	bl	8003950 <HAL_GetTick>
 800637c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800637e:	e008      	b.n	8006392 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006380:	f7fd fae6 	bl	8003950 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b02      	cmp	r3, #2
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e167      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006392:	4b0b      	ldr	r3, [pc, #44]	@ (80063c0 <HAL_RCC_OscConfig+0x240>)
 8006394:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b00      	cmp	r3, #0
 800639c:	d0f0      	beq.n	8006380 <HAL_RCC_OscConfig+0x200>
 800639e:	e01b      	b.n	80063d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063a0:	4b09      	ldr	r3, [pc, #36]	@ (80063c8 <HAL_RCC_OscConfig+0x248>)
 80063a2:	2200      	movs	r2, #0
 80063a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063a6:	f7fd fad3 	bl	8003950 <HAL_GetTick>
 80063aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063ac:	e00e      	b.n	80063cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063ae:	f7fd facf 	bl	8003950 <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d907      	bls.n	80063cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e150      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
 80063c0:	40023800 	.word	0x40023800
 80063c4:	42470000 	.word	0x42470000
 80063c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063cc:	4b88      	ldr	r3, [pc, #544]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80063ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1ea      	bne.n	80063ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0304 	and.w	r3, r3, #4
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	f000 8097 	beq.w	8006514 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063e6:	2300      	movs	r3, #0
 80063e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ea:	4b81      	ldr	r3, [pc, #516]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80063ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d10f      	bne.n	8006416 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063f6:	2300      	movs	r3, #0
 80063f8:	60bb      	str	r3, [r7, #8]
 80063fa:	4b7d      	ldr	r3, [pc, #500]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	4a7c      	ldr	r2, [pc, #496]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006400:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006404:	6413      	str	r3, [r2, #64]	@ 0x40
 8006406:	4b7a      	ldr	r3, [pc, #488]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800640e:	60bb      	str	r3, [r7, #8]
 8006410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006412:	2301      	movs	r3, #1
 8006414:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006416:	4b77      	ldr	r3, [pc, #476]	@ (80065f4 <HAL_RCC_OscConfig+0x474>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800641e:	2b00      	cmp	r3, #0
 8006420:	d118      	bne.n	8006454 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006422:	4b74      	ldr	r3, [pc, #464]	@ (80065f4 <HAL_RCC_OscConfig+0x474>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a73      	ldr	r2, [pc, #460]	@ (80065f4 <HAL_RCC_OscConfig+0x474>)
 8006428:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800642c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800642e:	f7fd fa8f 	bl	8003950 <HAL_GetTick>
 8006432:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006434:	e008      	b.n	8006448 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006436:	f7fd fa8b 	bl	8003950 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	2b02      	cmp	r3, #2
 8006442:	d901      	bls.n	8006448 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e10c      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006448:	4b6a      	ldr	r3, [pc, #424]	@ (80065f4 <HAL_RCC_OscConfig+0x474>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0f0      	beq.n	8006436 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d106      	bne.n	800646a <HAL_RCC_OscConfig+0x2ea>
 800645c:	4b64      	ldr	r3, [pc, #400]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006460:	4a63      	ldr	r2, [pc, #396]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006462:	f043 0301 	orr.w	r3, r3, #1
 8006466:	6713      	str	r3, [r2, #112]	@ 0x70
 8006468:	e01c      	b.n	80064a4 <HAL_RCC_OscConfig+0x324>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	2b05      	cmp	r3, #5
 8006470:	d10c      	bne.n	800648c <HAL_RCC_OscConfig+0x30c>
 8006472:	4b5f      	ldr	r3, [pc, #380]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006476:	4a5e      	ldr	r2, [pc, #376]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006478:	f043 0304 	orr.w	r3, r3, #4
 800647c:	6713      	str	r3, [r2, #112]	@ 0x70
 800647e:	4b5c      	ldr	r3, [pc, #368]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006482:	4a5b      	ldr	r2, [pc, #364]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006484:	f043 0301 	orr.w	r3, r3, #1
 8006488:	6713      	str	r3, [r2, #112]	@ 0x70
 800648a:	e00b      	b.n	80064a4 <HAL_RCC_OscConfig+0x324>
 800648c:	4b58      	ldr	r3, [pc, #352]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 800648e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006490:	4a57      	ldr	r2, [pc, #348]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006492:	f023 0301 	bic.w	r3, r3, #1
 8006496:	6713      	str	r3, [r2, #112]	@ 0x70
 8006498:	4b55      	ldr	r3, [pc, #340]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 800649a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800649c:	4a54      	ldr	r2, [pc, #336]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 800649e:	f023 0304 	bic.w	r3, r3, #4
 80064a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d015      	beq.n	80064d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ac:	f7fd fa50 	bl	8003950 <HAL_GetTick>
 80064b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064b2:	e00a      	b.n	80064ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064b4:	f7fd fa4c 	bl	8003950 <HAL_GetTick>
 80064b8:	4602      	mov	r2, r0
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d901      	bls.n	80064ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e0cb      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064ca:	4b49      	ldr	r3, [pc, #292]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80064cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ce:	f003 0302 	and.w	r3, r3, #2
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d0ee      	beq.n	80064b4 <HAL_RCC_OscConfig+0x334>
 80064d6:	e014      	b.n	8006502 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064d8:	f7fd fa3a 	bl	8003950 <HAL_GetTick>
 80064dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064de:	e00a      	b.n	80064f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064e0:	f7fd fa36 	bl	8003950 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d901      	bls.n	80064f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e0b5      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064f6:	4b3e      	ldr	r3, [pc, #248]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80064f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064fa:	f003 0302 	and.w	r3, r3, #2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1ee      	bne.n	80064e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006502:	7dfb      	ldrb	r3, [r7, #23]
 8006504:	2b01      	cmp	r3, #1
 8006506:	d105      	bne.n	8006514 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006508:	4b39      	ldr	r3, [pc, #228]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 800650a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650c:	4a38      	ldr	r2, [pc, #224]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 800650e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006512:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 80a1 	beq.w	8006660 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800651e:	4b34      	ldr	r3, [pc, #208]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f003 030c 	and.w	r3, r3, #12
 8006526:	2b08      	cmp	r3, #8
 8006528:	d05c      	beq.n	80065e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	2b02      	cmp	r3, #2
 8006530:	d141      	bne.n	80065b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006532:	4b31      	ldr	r3, [pc, #196]	@ (80065f8 <HAL_RCC_OscConfig+0x478>)
 8006534:	2200      	movs	r2, #0
 8006536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006538:	f7fd fa0a 	bl	8003950 <HAL_GetTick>
 800653c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800653e:	e008      	b.n	8006552 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006540:	f7fd fa06 	bl	8003950 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b02      	cmp	r3, #2
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e087      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006552:	4b27      	ldr	r3, [pc, #156]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1f0      	bne.n	8006540 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	69da      	ldr	r2, [r3, #28]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	431a      	orrs	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656c:	019b      	lsls	r3, r3, #6
 800656e:	431a      	orrs	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006574:	085b      	lsrs	r3, r3, #1
 8006576:	3b01      	subs	r3, #1
 8006578:	041b      	lsls	r3, r3, #16
 800657a:	431a      	orrs	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006580:	061b      	lsls	r3, r3, #24
 8006582:	491b      	ldr	r1, [pc, #108]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 8006584:	4313      	orrs	r3, r2
 8006586:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006588:	4b1b      	ldr	r3, [pc, #108]	@ (80065f8 <HAL_RCC_OscConfig+0x478>)
 800658a:	2201      	movs	r2, #1
 800658c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800658e:	f7fd f9df 	bl	8003950 <HAL_GetTick>
 8006592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006594:	e008      	b.n	80065a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006596:	f7fd f9db 	bl	8003950 <HAL_GetTick>
 800659a:	4602      	mov	r2, r0
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d901      	bls.n	80065a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e05c      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065a8:	4b11      	ldr	r3, [pc, #68]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d0f0      	beq.n	8006596 <HAL_RCC_OscConfig+0x416>
 80065b4:	e054      	b.n	8006660 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065b6:	4b10      	ldr	r3, [pc, #64]	@ (80065f8 <HAL_RCC_OscConfig+0x478>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065bc:	f7fd f9c8 	bl	8003950 <HAL_GetTick>
 80065c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065c4:	f7fd f9c4 	bl	8003950 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e045      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065d6:	4b06      	ldr	r3, [pc, #24]	@ (80065f0 <HAL_RCC_OscConfig+0x470>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1f0      	bne.n	80065c4 <HAL_RCC_OscConfig+0x444>
 80065e2:	e03d      	b.n	8006660 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d107      	bne.n	80065fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e038      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
 80065f0:	40023800 	.word	0x40023800
 80065f4:	40007000 	.word	0x40007000
 80065f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065fc:	4b1b      	ldr	r3, [pc, #108]	@ (800666c <HAL_RCC_OscConfig+0x4ec>)
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d028      	beq.n	800665c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006614:	429a      	cmp	r2, r3
 8006616:	d121      	bne.n	800665c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006622:	429a      	cmp	r2, r3
 8006624:	d11a      	bne.n	800665c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800662c:	4013      	ands	r3, r2
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006632:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006634:	4293      	cmp	r3, r2
 8006636:	d111      	bne.n	800665c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006642:	085b      	lsrs	r3, r3, #1
 8006644:	3b01      	subs	r3, #1
 8006646:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006648:	429a      	cmp	r2, r3
 800664a:	d107      	bne.n	800665c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006656:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006658:	429a      	cmp	r2, r3
 800665a:	d001      	beq.n	8006660 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e000      	b.n	8006662 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006660:	2300      	movs	r3, #0
}
 8006662:	4618      	mov	r0, r3
 8006664:	3718      	adds	r7, #24
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	40023800 	.word	0x40023800

08006670 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d101      	bne.n	8006684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e0cc      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006684:	4b68      	ldr	r3, [pc, #416]	@ (8006828 <HAL_RCC_ClockConfig+0x1b8>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 0307 	and.w	r3, r3, #7
 800668c:	683a      	ldr	r2, [r7, #0]
 800668e:	429a      	cmp	r2, r3
 8006690:	d90c      	bls.n	80066ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006692:	4b65      	ldr	r3, [pc, #404]	@ (8006828 <HAL_RCC_ClockConfig+0x1b8>)
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	b2d2      	uxtb	r2, r2
 8006698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800669a:	4b63      	ldr	r3, [pc, #396]	@ (8006828 <HAL_RCC_ClockConfig+0x1b8>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0307 	and.w	r3, r3, #7
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d001      	beq.n	80066ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e0b8      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0302 	and.w	r3, r3, #2
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d020      	beq.n	80066fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d005      	beq.n	80066d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066c4:	4b59      	ldr	r3, [pc, #356]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	4a58      	ldr	r2, [pc, #352]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80066ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80066ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0308 	and.w	r3, r3, #8
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d005      	beq.n	80066e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066dc:	4b53      	ldr	r3, [pc, #332]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	4a52      	ldr	r2, [pc, #328]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80066e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80066e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066e8:	4b50      	ldr	r3, [pc, #320]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	494d      	ldr	r1, [pc, #308]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d044      	beq.n	8006790 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	2b01      	cmp	r3, #1
 800670c:	d107      	bne.n	800671e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800670e:	4b47      	ldr	r3, [pc, #284]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d119      	bne.n	800674e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e07f      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	2b02      	cmp	r3, #2
 8006724:	d003      	beq.n	800672e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800672a:	2b03      	cmp	r3, #3
 800672c:	d107      	bne.n	800673e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800672e:	4b3f      	ldr	r3, [pc, #252]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d109      	bne.n	800674e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e06f      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800673e:	4b3b      	ldr	r3, [pc, #236]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0302 	and.w	r3, r3, #2
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e067      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800674e:	4b37      	ldr	r3, [pc, #220]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f023 0203 	bic.w	r2, r3, #3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	4934      	ldr	r1, [pc, #208]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 800675c:	4313      	orrs	r3, r2
 800675e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006760:	f7fd f8f6 	bl	8003950 <HAL_GetTick>
 8006764:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006766:	e00a      	b.n	800677e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006768:	f7fd f8f2 	bl	8003950 <HAL_GetTick>
 800676c:	4602      	mov	r2, r0
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006776:	4293      	cmp	r3, r2
 8006778:	d901      	bls.n	800677e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e04f      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800677e:	4b2b      	ldr	r3, [pc, #172]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 020c 	and.w	r2, r3, #12
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	429a      	cmp	r2, r3
 800678e:	d1eb      	bne.n	8006768 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006790:	4b25      	ldr	r3, [pc, #148]	@ (8006828 <HAL_RCC_ClockConfig+0x1b8>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0307 	and.w	r3, r3, #7
 8006798:	683a      	ldr	r2, [r7, #0]
 800679a:	429a      	cmp	r2, r3
 800679c:	d20c      	bcs.n	80067b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800679e:	4b22      	ldr	r3, [pc, #136]	@ (8006828 <HAL_RCC_ClockConfig+0x1b8>)
 80067a0:	683a      	ldr	r2, [r7, #0]
 80067a2:	b2d2      	uxtb	r2, r2
 80067a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067a6:	4b20      	ldr	r3, [pc, #128]	@ (8006828 <HAL_RCC_ClockConfig+0x1b8>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0307 	and.w	r3, r3, #7
 80067ae:	683a      	ldr	r2, [r7, #0]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d001      	beq.n	80067b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e032      	b.n	800681e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f003 0304 	and.w	r3, r3, #4
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d008      	beq.n	80067d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067c4:	4b19      	ldr	r3, [pc, #100]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	4916      	ldr	r1, [pc, #88]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 0308 	and.w	r3, r3, #8
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d009      	beq.n	80067f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067e2:	4b12      	ldr	r3, [pc, #72]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	490e      	ldr	r1, [pc, #56]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80067f2:	4313      	orrs	r3, r2
 80067f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80067f6:	f000 f821 	bl	800683c <HAL_RCC_GetSysClockFreq>
 80067fa:	4602      	mov	r2, r0
 80067fc:	4b0b      	ldr	r3, [pc, #44]	@ (800682c <HAL_RCC_ClockConfig+0x1bc>)
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	091b      	lsrs	r3, r3, #4
 8006802:	f003 030f 	and.w	r3, r3, #15
 8006806:	490a      	ldr	r1, [pc, #40]	@ (8006830 <HAL_RCC_ClockConfig+0x1c0>)
 8006808:	5ccb      	ldrb	r3, [r1, r3]
 800680a:	fa22 f303 	lsr.w	r3, r2, r3
 800680e:	4a09      	ldr	r2, [pc, #36]	@ (8006834 <HAL_RCC_ClockConfig+0x1c4>)
 8006810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006812:	4b09      	ldr	r3, [pc, #36]	@ (8006838 <HAL_RCC_ClockConfig+0x1c8>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4618      	mov	r0, r3
 8006818:	f7fd f856 	bl	80038c8 <HAL_InitTick>

  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	40023c00 	.word	0x40023c00
 800682c:	40023800 	.word	0x40023800
 8006830:	08010a04 	.word	0x08010a04
 8006834:	20000004 	.word	0x20000004
 8006838:	20000008 	.word	0x20000008

0800683c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800683c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006840:	b090      	sub	sp, #64	@ 0x40
 8006842:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006844:	2300      	movs	r3, #0
 8006846:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006848:	2300      	movs	r3, #0
 800684a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800684c:	2300      	movs	r3, #0
 800684e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006854:	4b59      	ldr	r3, [pc, #356]	@ (80069bc <HAL_RCC_GetSysClockFreq+0x180>)
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 030c 	and.w	r3, r3, #12
 800685c:	2b08      	cmp	r3, #8
 800685e:	d00d      	beq.n	800687c <HAL_RCC_GetSysClockFreq+0x40>
 8006860:	2b08      	cmp	r3, #8
 8006862:	f200 80a1 	bhi.w	80069a8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <HAL_RCC_GetSysClockFreq+0x34>
 800686a:	2b04      	cmp	r3, #4
 800686c:	d003      	beq.n	8006876 <HAL_RCC_GetSysClockFreq+0x3a>
 800686e:	e09b      	b.n	80069a8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006870:	4b53      	ldr	r3, [pc, #332]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006872:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006874:	e09b      	b.n	80069ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006876:	4b53      	ldr	r3, [pc, #332]	@ (80069c4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006878:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800687a:	e098      	b.n	80069ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800687c:	4b4f      	ldr	r3, [pc, #316]	@ (80069bc <HAL_RCC_GetSysClockFreq+0x180>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006884:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006886:	4b4d      	ldr	r3, [pc, #308]	@ (80069bc <HAL_RCC_GetSysClockFreq+0x180>)
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d028      	beq.n	80068e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006892:	4b4a      	ldr	r3, [pc, #296]	@ (80069bc <HAL_RCC_GetSysClockFreq+0x180>)
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	099b      	lsrs	r3, r3, #6
 8006898:	2200      	movs	r2, #0
 800689a:	623b      	str	r3, [r7, #32]
 800689c:	627a      	str	r2, [r7, #36]	@ 0x24
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80068a4:	2100      	movs	r1, #0
 80068a6:	4b47      	ldr	r3, [pc, #284]	@ (80069c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80068a8:	fb03 f201 	mul.w	r2, r3, r1
 80068ac:	2300      	movs	r3, #0
 80068ae:	fb00 f303 	mul.w	r3, r0, r3
 80068b2:	4413      	add	r3, r2
 80068b4:	4a43      	ldr	r2, [pc, #268]	@ (80069c4 <HAL_RCC_GetSysClockFreq+0x188>)
 80068b6:	fba0 1202 	umull	r1, r2, r0, r2
 80068ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068bc:	460a      	mov	r2, r1
 80068be:	62ba      	str	r2, [r7, #40]	@ 0x28
 80068c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068c2:	4413      	add	r3, r2
 80068c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c8:	2200      	movs	r2, #0
 80068ca:	61bb      	str	r3, [r7, #24]
 80068cc:	61fa      	str	r2, [r7, #28]
 80068ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80068d6:	f7fa f9df 	bl	8000c98 <__aeabi_uldivmod>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	4613      	mov	r3, r2
 80068e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068e2:	e053      	b.n	800698c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068e4:	4b35      	ldr	r3, [pc, #212]	@ (80069bc <HAL_RCC_GetSysClockFreq+0x180>)
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	099b      	lsrs	r3, r3, #6
 80068ea:	2200      	movs	r2, #0
 80068ec:	613b      	str	r3, [r7, #16]
 80068ee:	617a      	str	r2, [r7, #20]
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80068f6:	f04f 0b00 	mov.w	fp, #0
 80068fa:	4652      	mov	r2, sl
 80068fc:	465b      	mov	r3, fp
 80068fe:	f04f 0000 	mov.w	r0, #0
 8006902:	f04f 0100 	mov.w	r1, #0
 8006906:	0159      	lsls	r1, r3, #5
 8006908:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800690c:	0150      	lsls	r0, r2, #5
 800690e:	4602      	mov	r2, r0
 8006910:	460b      	mov	r3, r1
 8006912:	ebb2 080a 	subs.w	r8, r2, sl
 8006916:	eb63 090b 	sbc.w	r9, r3, fp
 800691a:	f04f 0200 	mov.w	r2, #0
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006926:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800692a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800692e:	ebb2 0408 	subs.w	r4, r2, r8
 8006932:	eb63 0509 	sbc.w	r5, r3, r9
 8006936:	f04f 0200 	mov.w	r2, #0
 800693a:	f04f 0300 	mov.w	r3, #0
 800693e:	00eb      	lsls	r3, r5, #3
 8006940:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006944:	00e2      	lsls	r2, r4, #3
 8006946:	4614      	mov	r4, r2
 8006948:	461d      	mov	r5, r3
 800694a:	eb14 030a 	adds.w	r3, r4, sl
 800694e:	603b      	str	r3, [r7, #0]
 8006950:	eb45 030b 	adc.w	r3, r5, fp
 8006954:	607b      	str	r3, [r7, #4]
 8006956:	f04f 0200 	mov.w	r2, #0
 800695a:	f04f 0300 	mov.w	r3, #0
 800695e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006962:	4629      	mov	r1, r5
 8006964:	028b      	lsls	r3, r1, #10
 8006966:	4621      	mov	r1, r4
 8006968:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800696c:	4621      	mov	r1, r4
 800696e:	028a      	lsls	r2, r1, #10
 8006970:	4610      	mov	r0, r2
 8006972:	4619      	mov	r1, r3
 8006974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006976:	2200      	movs	r2, #0
 8006978:	60bb      	str	r3, [r7, #8]
 800697a:	60fa      	str	r2, [r7, #12]
 800697c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006980:	f7fa f98a 	bl	8000c98 <__aeabi_uldivmod>
 8006984:	4602      	mov	r2, r0
 8006986:	460b      	mov	r3, r1
 8006988:	4613      	mov	r3, r2
 800698a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800698c:	4b0b      	ldr	r3, [pc, #44]	@ (80069bc <HAL_RCC_GetSysClockFreq+0x180>)
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	0c1b      	lsrs	r3, r3, #16
 8006992:	f003 0303 	and.w	r3, r3, #3
 8006996:	3301      	adds	r3, #1
 8006998:	005b      	lsls	r3, r3, #1
 800699a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800699c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800699e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069a6:	e002      	b.n	80069ae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069a8:	4b05      	ldr	r3, [pc, #20]	@ (80069c0 <HAL_RCC_GetSysClockFreq+0x184>)
 80069aa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80069ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3740      	adds	r7, #64	@ 0x40
 80069b4:	46bd      	mov	sp, r7
 80069b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069ba:	bf00      	nop
 80069bc:	40023800 	.word	0x40023800
 80069c0:	00f42400 	.word	0x00f42400
 80069c4:	017d7840 	.word	0x017d7840

080069c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069cc:	4b03      	ldr	r3, [pc, #12]	@ (80069dc <HAL_RCC_GetHCLKFreq+0x14>)
 80069ce:	681b      	ldr	r3, [r3, #0]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	20000004 	.word	0x20000004

080069e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80069e4:	f7ff fff0 	bl	80069c8 <HAL_RCC_GetHCLKFreq>
 80069e8:	4602      	mov	r2, r0
 80069ea:	4b05      	ldr	r3, [pc, #20]	@ (8006a00 <HAL_RCC_GetPCLK1Freq+0x20>)
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	0a9b      	lsrs	r3, r3, #10
 80069f0:	f003 0307 	and.w	r3, r3, #7
 80069f4:	4903      	ldr	r1, [pc, #12]	@ (8006a04 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069f6:	5ccb      	ldrb	r3, [r1, r3]
 80069f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	40023800 	.word	0x40023800
 8006a04:	08010a14 	.word	0x08010a14

08006a08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a0c:	f7ff ffdc 	bl	80069c8 <HAL_RCC_GetHCLKFreq>
 8006a10:	4602      	mov	r2, r0
 8006a12:	4b05      	ldr	r3, [pc, #20]	@ (8006a28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	0b5b      	lsrs	r3, r3, #13
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	4903      	ldr	r1, [pc, #12]	@ (8006a2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a1e:	5ccb      	ldrb	r3, [r1, r3]
 8006a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40023800 	.word	0x40023800
 8006a2c:	08010a14 	.word	0x08010a14

08006a30 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e022      	b.n	8006a88 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d105      	bne.n	8006a5a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f7fc fb21 	bl	800309c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2203      	movs	r2, #3
 8006a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f814 	bl	8006a90 <HAL_SD_InitCard>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e00a      	b.n	8006a88 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3708      	adds	r7, #8
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}

08006a90 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006a90:	b5b0      	push	{r4, r5, r7, lr}
 8006a92:	b08e      	sub	sp, #56	@ 0x38
 8006a94:	af04      	add	r7, sp, #16
 8006a96:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006aac:	2376      	movs	r3, #118	@ 0x76
 8006aae:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681d      	ldr	r5, [r3, #0]
 8006ab4:	466c      	mov	r4, sp
 8006ab6:	f107 0314 	add.w	r3, r7, #20
 8006aba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006abe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ac2:	f107 0308 	add.w	r3, r7, #8
 8006ac6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ac8:	4628      	mov	r0, r5
 8006aca:	f002 fff9 	bl	8009ac0 <SDIO_Init>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8006ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e04f      	b.n	8006b80 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006ae0:	4b29      	ldr	r3, [pc, #164]	@ (8006b88 <HAL_SD_InitCard+0xf8>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f003 f831 	bl	8009b52 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006af0:	4b25      	ldr	r3, [pc, #148]	@ (8006b88 <HAL_SD_InitCard+0xf8>)
 8006af2:	2201      	movs	r2, #1
 8006af4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006af6:	2002      	movs	r0, #2
 8006af8:	f7fc ff36 	bl	8003968 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f001 f805 	bl	8007b0c <SD_PowerON>
 8006b02:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b04:	6a3b      	ldr	r3, [r7, #32]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00b      	beq.n	8006b22 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	431a      	orrs	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e02e      	b.n	8006b80 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 ff24 	bl	8007970 <SD_InitCard>
 8006b28:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b2a:	6a3b      	ldr	r3, [r7, #32]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00b      	beq.n	8006b48 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b3c:	6a3b      	ldr	r3, [r7, #32]
 8006b3e:	431a      	orrs	r2, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e01b      	b.n	8006b80 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b50:	4618      	mov	r0, r3
 8006b52:	f003 f890 	bl	8009c76 <SDMMC_CmdBlockLength>
 8006b56:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b58:	6a3b      	ldr	r3, [r7, #32]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00f      	beq.n	8006b7e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a0a      	ldr	r2, [pc, #40]	@ (8006b8c <HAL_SD_InitCard+0xfc>)
 8006b64:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b6a:	6a3b      	ldr	r3, [r7, #32]
 8006b6c:	431a      	orrs	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e000      	b.n	8006b80 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3728      	adds	r7, #40	@ 0x28
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bdb0      	pop	{r4, r5, r7, pc}
 8006b88:	422580a0 	.word	0x422580a0
 8006b8c:	004005ff 	.word	0x004005ff

08006b90 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b08c      	sub	sp, #48	@ 0x30
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d107      	bne.n	8006bb8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bac:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e0c0      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	f040 80b9 	bne.w	8006d38 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006bcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	441a      	add	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d907      	bls.n	8006bea <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bde:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e0a7      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2203      	movs	r2, #3
 8006bee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	6812      	ldr	r2, [r2, #0]
 8006c04:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8006c08:	f043 0302 	orr.w	r3, r3, #2
 8006c0c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c12:	4a4c      	ldr	r2, [pc, #304]	@ (8006d44 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006c14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1a:	4a4b      	ldr	r2, [pc, #300]	@ (8006d48 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006c1c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	2200      	movs	r2, #0
 8006c24:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3380      	adds	r3, #128	@ 0x80
 8006c54:	4619      	mov	r1, r3
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	025b      	lsls	r3, r3, #9
 8006c5c:	089b      	lsrs	r3, r3, #2
 8006c5e:	f7fd fad9 	bl	8004214 <HAL_DMA_Start_IT>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d017      	beq.n	8006c98 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006c76:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a33      	ldr	r2, [pc, #204]	@ (8006d4c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006c7e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c84:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e050      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006c98:	4b2d      	ldr	r3, [pc, #180]	@ (8006d50 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d002      	beq.n	8006cac <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	025b      	lsls	r3, r3, #9
 8006caa:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006cac:	f04f 33ff 	mov.w	r3, #4294967295
 8006cb0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	025b      	lsls	r3, r3, #9
 8006cb6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006cb8:	2390      	movs	r3, #144	@ 0x90
 8006cba:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f107 0210 	add.w	r2, r7, #16
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f002 ffa3 	bl	8009c1e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d90a      	bls.n	8006cf4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2282      	movs	r2, #130	@ 0x82
 8006ce2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cea:	4618      	mov	r0, r3
 8006cec:	f003 f807 	bl	8009cfe <SDMMC_CmdReadMultiBlock>
 8006cf0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006cf2:	e009      	b.n	8006d08 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2281      	movs	r2, #129	@ 0x81
 8006cf8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d00:	4618      	mov	r0, r3
 8006d02:	f002 ffda 	bl	8009cba <SDMMC_CmdReadSingleBlock>
 8006d06:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d012      	beq.n	8006d34 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a0e      	ldr	r2, [pc, #56]	@ (8006d4c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006d14:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e002      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006d34:	2300      	movs	r3, #0
 8006d36:	e000      	b.n	8006d3a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006d38:	2302      	movs	r3, #2
  }
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3730      	adds	r7, #48	@ 0x30
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	0800777f 	.word	0x0800777f
 8006d48:	080077f1 	.word	0x080077f1
 8006d4c:	004005ff 	.word	0x004005ff
 8006d50:	4225858c 	.word	0x4225858c

08006d54 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08c      	sub	sp, #48	@ 0x30
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
 8006d60:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d107      	bne.n	8006d7c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d70:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e0c5      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	f040 80be 	bne.w	8006f06 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	441a      	add	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d907      	bls.n	8006dae <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e0ac      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2203      	movs	r2, #3
 8006db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	6812      	ldr	r2, [r2, #0]
 8006dc8:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006dcc:	f043 0302 	orr.w	r3, r3, #2
 8006dd0:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd6:	4a4e      	ldr	r2, [pc, #312]	@ (8006f10 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006dd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dde:	4a4d      	ldr	r2, [pc, #308]	@ (8006f14 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006de0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de6:	2200      	movs	r2, #0
 8006de8:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d002      	beq.n	8006df8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df4:	025b      	lsls	r3, r3, #9
 8006df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d90a      	bls.n	8006e14 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	22a0      	movs	r2, #160	@ 0xa0
 8006e02:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f002 ffbb 	bl	8009d86 <SDMMC_CmdWriteMultiBlock>
 8006e10:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006e12:	e009      	b.n	8006e28 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2290      	movs	r2, #144	@ 0x90
 8006e18:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e20:	4618      	mov	r0, r3
 8006e22:	f002 ff8e 	bl	8009d42 <SDMMC_CmdWriteSingleBlock>
 8006e26:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d012      	beq.n	8006e54 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a39      	ldr	r2, [pc, #228]	@ (8006f18 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006e34:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	2201      	movs	r2, #1
 8006e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e059      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006e54:	4b31      	ldr	r3, [pc, #196]	@ (8006f1c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006e56:	2201      	movs	r2, #1
 8006e58:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e5e:	2240      	movs	r2, #64	@ 0x40
 8006e60:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e72:	689a      	ldr	r2, [r3, #8]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	430a      	orrs	r2, r1
 8006e7c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006e82:	68b9      	ldr	r1, [r7, #8]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3380      	adds	r3, #128	@ 0x80
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	025b      	lsls	r3, r3, #9
 8006e90:	089b      	lsrs	r3, r3, #2
 8006e92:	f7fd f9bf 	bl	8004214 <HAL_DMA_Start_IT>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01c      	beq.n	8006ed6 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	6812      	ldr	r2, [r2, #0]
 8006ea6:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8006eaa:	f023 0302 	bic.w	r3, r3, #2
 8006eae:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a18      	ldr	r2, [pc, #96]	@ (8006f18 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006eb6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e018      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8006eda:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	025b      	lsls	r3, r3, #9
 8006ee0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006ee2:	2390      	movs	r3, #144	@ 0x90
 8006ee4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f107 0210 	add.w	r2, r7, #16
 8006efa:	4611      	mov	r1, r2
 8006efc:	4618      	mov	r0, r3
 8006efe:	f002 fe8e 	bl	8009c1e <SDIO_ConfigData>

      return HAL_OK;
 8006f02:	2300      	movs	r3, #0
 8006f04:	e000      	b.n	8006f08 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006f06:	2302      	movs	r3, #2
  }
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3730      	adds	r7, #48	@ 0x30
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	08007755 	.word	0x08007755
 8006f14:	080077f1 	.word	0x080077f1
 8006f18:	004005ff 	.word	0x004005ff
 8006f1c:	4225858c 	.word	0x4225858c

08006f20 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d008      	beq.n	8006f4e <HAL_SD_IRQHandler+0x2e>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f003 0308 	and.w	r3, r3, #8
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d003      	beq.n	8006f4e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f001 f806 	bl	8007f58 <SD_Read_IT>
 8006f4c:	e165      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 808f 	beq.w	800707c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f66:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	6812      	ldr	r2, [r2, #0]
 8006f72:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8006f76:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006f7a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f022 0201 	bic.w	r2, r2, #1
 8006f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f003 0308 	and.w	r3, r3, #8
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d039      	beq.n	800700a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d104      	bne.n	8006faa <HAL_SD_IRQHandler+0x8a>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f003 0320 	and.w	r3, r3, #32
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d011      	beq.n	8006fce <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f002 ff0c 	bl	8009dcc <SDMMC_CmdStopTransfer>
 8006fb4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d008      	beq.n	8006fce <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 f92f 	bl	800722c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006fd6:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d104      	bne.n	8006ffa <HAL_SD_IRQHandler+0xda>
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f003 0302 	and.w	r3, r3, #2
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f003 fb72 	bl	800a6e4 <HAL_SD_RxCpltCallback>
 8007000:	e10b      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f003 fb64 	bl	800a6d0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007008:	e107      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007010:	2b00      	cmp	r3, #0
 8007012:	f000 8102 	beq.w	800721a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f003 0320 	and.w	r3, r3, #32
 800701c:	2b00      	cmp	r3, #0
 800701e:	d011      	beq.n	8007044 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4618      	mov	r0, r3
 8007026:	f002 fed1 	bl	8009dcc <SDMMC_CmdStopTransfer>
 800702a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d008      	beq.n	8007044 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	431a      	orrs	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f8f4 	bl	800722c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b00      	cmp	r3, #0
 800704c:	f040 80e5 	bne.w	800721a <HAL_SD_IRQHandler+0x2fa>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b00      	cmp	r3, #0
 8007058:	f040 80df 	bne.w	800721a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f022 0208 	bic.w	r2, r2, #8
 800706a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f003 fb2b 	bl	800a6d0 <HAL_SD_TxCpltCallback>
}
 800707a:	e0ce      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d008      	beq.n	800709c <HAL_SD_IRQHandler+0x17c>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f003 0308 	and.w	r3, r3, #8
 8007090:	2b00      	cmp	r3, #0
 8007092:	d003      	beq.n	800709c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 ffb0 	bl	8007ffa <SD_Write_IT>
 800709a:	e0be      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070a2:	f240 233a 	movw	r3, #570	@ 0x23a
 80070a6:	4013      	ands	r3, r2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f000 80b6 	beq.w	800721a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070b4:	f003 0302 	and.w	r3, r3, #2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d005      	beq.n	80070c8 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c0:	f043 0202 	orr.w	r2, r3, #2
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070ce:	f003 0308 	and.w	r3, r3, #8
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d005      	beq.n	80070e2 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070da:	f043 0208 	orr.w	r2, r3, #8
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070e8:	f003 0320 	and.w	r3, r3, #32
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d005      	beq.n	80070fc <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f4:	f043 0220 	orr.w	r2, r3, #32
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007102:	f003 0310 	and.w	r3, r3, #16
 8007106:	2b00      	cmp	r3, #0
 8007108:	d005      	beq.n	8007116 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800710e:	f043 0210 	orr.w	r2, r3, #16
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800711c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007120:	2b00      	cmp	r3, #0
 8007122:	d005      	beq.n	8007130 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007128:	f043 0208 	orr.w	r2, r3, #8
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f240 723a 	movw	r2, #1850	@ 0x73a
 8007138:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	6812      	ldr	r2, [r2, #0]
 8007144:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8007148:	f023 0302 	bic.w	r3, r3, #2
 800714c:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4618      	mov	r0, r3
 8007154:	f002 fe3a 	bl	8009dcc <SDMMC_CmdStopTransfer>
 8007158:	4602      	mov	r2, r0
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f003 0308 	and.w	r3, r3, #8
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00a      	beq.n	8007184 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f855 	bl	800722c <HAL_SD_ErrorCallback>
}
 8007182:	e04a      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718a:	2b00      	cmp	r3, #0
 800718c:	d045      	beq.n	800721a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f003 0310 	and.w	r3, r3, #16
 8007194:	2b00      	cmp	r3, #0
 8007196:	d104      	bne.n	80071a2 <HAL_SD_IRQHandler+0x282>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f003 0320 	and.w	r3, r3, #32
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d011      	beq.n	80071c6 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007224 <HAL_SD_IRQHandler+0x304>)
 80071a8:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7fd f8f8 	bl	80043a4 <HAL_DMA_Abort_IT>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d02f      	beq.n	800721a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fb68 	bl	8007894 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80071c4:	e029      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d104      	bne.n	80071da <HAL_SD_IRQHandler+0x2ba>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f003 0302 	and.w	r3, r3, #2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d011      	beq.n	80071fe <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	4a12      	ldr	r2, [pc, #72]	@ (8007228 <HAL_SD_IRQHandler+0x308>)
 80071e0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7fd f8dc 	bl	80043a4 <HAL_DMA_Abort_IT>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d013      	beq.n	800721a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 fb83 	bl	8007902 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80071fc:	e00d      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f003 fa52 	bl	800a6bc <HAL_SD_AbortCallback>
}
 8007218:	e7ff      	b.n	800721a <HAL_SD_IRQHandler+0x2fa>
 800721a:	bf00      	nop
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	08007895 	.word	0x08007895
 8007228:	08007903 	.word	0x08007903

0800722c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800724e:	0f9b      	lsrs	r3, r3, #30
 8007250:	b2da      	uxtb	r2, r3
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800725a:	0e9b      	lsrs	r3, r3, #26
 800725c:	b2db      	uxtb	r3, r3
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	b2da      	uxtb	r2, r3
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800726c:	0e1b      	lsrs	r3, r3, #24
 800726e:	b2db      	uxtb	r3, r3
 8007270:	f003 0303 	and.w	r3, r3, #3
 8007274:	b2da      	uxtb	r2, r3
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800727e:	0c1b      	lsrs	r3, r3, #16
 8007280:	b2da      	uxtb	r2, r3
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800728a:	0a1b      	lsrs	r3, r3, #8
 800728c:	b2da      	uxtb	r2, r3
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007296:	b2da      	uxtb	r2, r3
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072a0:	0d1b      	lsrs	r3, r3, #20
 80072a2:	b29a      	uxth	r2, r3
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072ac:	0c1b      	lsrs	r3, r3, #16
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	f003 030f 	and.w	r3, r3, #15
 80072b4:	b2da      	uxtb	r2, r3
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072be:	0bdb      	lsrs	r3, r3, #15
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	b2da      	uxtb	r2, r3
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072d0:	0b9b      	lsrs	r3, r3, #14
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	f003 0301 	and.w	r3, r3, #1
 80072d8:	b2da      	uxtb	r2, r3
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072e2:	0b5b      	lsrs	r3, r3, #13
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072f4:	0b1b      	lsrs	r3, r3, #12
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	b2da      	uxtb	r2, r3
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2200      	movs	r2, #0
 8007306:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730c:	2b00      	cmp	r3, #0
 800730e:	d163      	bne.n	80073d8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007314:	009a      	lsls	r2, r3, #2
 8007316:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800731a:	4013      	ands	r3, r2
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007320:	0f92      	lsrs	r2, r2, #30
 8007322:	431a      	orrs	r2, r3
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800732c:	0edb      	lsrs	r3, r3, #27
 800732e:	b2db      	uxtb	r3, r3
 8007330:	f003 0307 	and.w	r3, r3, #7
 8007334:	b2da      	uxtb	r2, r3
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800733e:	0e1b      	lsrs	r3, r3, #24
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f003 0307 	and.w	r3, r3, #7
 8007346:	b2da      	uxtb	r2, r3
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007350:	0d5b      	lsrs	r3, r3, #21
 8007352:	b2db      	uxtb	r3, r3
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	b2da      	uxtb	r2, r3
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007362:	0c9b      	lsrs	r3, r3, #18
 8007364:	b2db      	uxtb	r3, r3
 8007366:	f003 0307 	and.w	r3, r3, #7
 800736a:	b2da      	uxtb	r2, r3
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007374:	0bdb      	lsrs	r3, r3, #15
 8007376:	b2db      	uxtb	r3, r3
 8007378:	f003 0307 	and.w	r3, r3, #7
 800737c:	b2da      	uxtb	r2, r3
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	1c5a      	adds	r2, r3, #1
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	7e1b      	ldrb	r3, [r3, #24]
 8007390:	b2db      	uxtb	r3, r3
 8007392:	f003 0307 	and.w	r3, r3, #7
 8007396:	3302      	adds	r3, #2
 8007398:	2201      	movs	r2, #1
 800739a:	fa02 f303 	lsl.w	r3, r2, r3
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80073a2:	fb03 f202 	mul.w	r2, r3, r2
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	7a1b      	ldrb	r3, [r3, #8]
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	f003 030f 	and.w	r3, r3, #15
 80073b4:	2201      	movs	r2, #1
 80073b6:	409a      	lsls	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80073c4:	0a52      	lsrs	r2, r2, #9
 80073c6:	fb03 f202 	mul.w	r2, r3, r2
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073d4:	661a      	str	r2, [r3, #96]	@ 0x60
 80073d6:	e031      	b.n	800743c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d11d      	bne.n	800741c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073e4:	041b      	lsls	r3, r3, #16
 80073e6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073ee:	0c1b      	lsrs	r3, r3, #16
 80073f0:	431a      	orrs	r2, r3
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	3301      	adds	r3, #1
 80073fc:	029a      	lsls	r2, r3, #10
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007410:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	661a      	str	r2, [r3, #96]	@ 0x60
 800741a:	e00f      	b.n	800743c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a58      	ldr	r2, [pc, #352]	@ (8007584 <HAL_SD_GetCardCSD+0x344>)
 8007422:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007428:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e09d      	b.n	8007578 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007440:	0b9b      	lsrs	r3, r3, #14
 8007442:	b2db      	uxtb	r3, r3
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	b2da      	uxtb	r2, r3
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007452:	09db      	lsrs	r3, r3, #7
 8007454:	b2db      	uxtb	r3, r3
 8007456:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800745a:	b2da      	uxtb	r2, r3
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007464:	b2db      	uxtb	r3, r3
 8007466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800746a:	b2da      	uxtb	r2, r3
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007474:	0fdb      	lsrs	r3, r3, #31
 8007476:	b2da      	uxtb	r2, r3
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007480:	0f5b      	lsrs	r3, r3, #29
 8007482:	b2db      	uxtb	r3, r3
 8007484:	f003 0303 	and.w	r3, r3, #3
 8007488:	b2da      	uxtb	r2, r3
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007492:	0e9b      	lsrs	r3, r3, #26
 8007494:	b2db      	uxtb	r3, r3
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	b2da      	uxtb	r2, r3
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074a4:	0d9b      	lsrs	r3, r3, #22
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	f003 030f 	and.w	r3, r3, #15
 80074ac:	b2da      	uxtb	r2, r3
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074b6:	0d5b      	lsrs	r3, r3, #21
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	f003 0301 	and.w	r3, r3, #1
 80074be:	b2da      	uxtb	r2, r3
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074d2:	0c1b      	lsrs	r3, r3, #16
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074e6:	0bdb      	lsrs	r3, r3, #15
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	b2da      	uxtb	r2, r3
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074fa:	0b9b      	lsrs	r3, r3, #14
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	f003 0301 	and.w	r3, r3, #1
 8007502:	b2da      	uxtb	r2, r3
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800750e:	0b5b      	lsrs	r3, r3, #13
 8007510:	b2db      	uxtb	r3, r3
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	b2da      	uxtb	r2, r3
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007522:	0b1b      	lsrs	r3, r3, #12
 8007524:	b2db      	uxtb	r3, r3
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	b2da      	uxtb	r2, r3
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007536:	0a9b      	lsrs	r3, r3, #10
 8007538:	b2db      	uxtb	r3, r3
 800753a:	f003 0303 	and.w	r3, r3, #3
 800753e:	b2da      	uxtb	r2, r3
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800754a:	0a1b      	lsrs	r3, r3, #8
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 0303 	and.w	r3, r3, #3
 8007552:	b2da      	uxtb	r2, r3
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800755e:	085b      	lsrs	r3, r3, #1
 8007560:	b2db      	uxtb	r3, r3
 8007562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007566:	b2da      	uxtb	r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	004005ff 	.word	0x004005ff

08007588 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80075e0:	b5b0      	push	{r4, r5, r7, lr}
 80075e2:	b08e      	sub	sp, #56	@ 0x38
 80075e4:	af04      	add	r7, sp, #16
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2203      	movs	r2, #3
 80075f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075fc:	2b03      	cmp	r3, #3
 80075fe:	d02e      	beq.n	800765e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007606:	d106      	bne.n	8007616 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800760c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	639a      	str	r2, [r3, #56]	@ 0x38
 8007614:	e029      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800761c:	d10a      	bne.n	8007634 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fb2a 	bl	8007c78 <SD_WideBus_Enable>
 8007624:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800762a:	6a3b      	ldr	r3, [r7, #32]
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	639a      	str	r2, [r3, #56]	@ 0x38
 8007632:	e01a      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10a      	bne.n	8007650 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 fb67 	bl	8007d0e <SD_WideBus_Disable>
 8007640:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007646:	6a3b      	ldr	r3, [r7, #32]
 8007648:	431a      	orrs	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	639a      	str	r2, [r3, #56]	@ 0x38
 800764e:	e00c      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007654:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	639a      	str	r2, [r3, #56]	@ 0x38
 800765c:	e005      	b.n	800766a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007662:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00b      	beq.n	800768a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a26      	ldr	r2, [pc, #152]	@ (8007710 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007678:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007688:	e01f      	b.n	80076ca <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	695b      	ldr	r3, [r3, #20]
 80076a4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	699b      	ldr	r3, [r3, #24]
 80076aa:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681d      	ldr	r5, [r3, #0]
 80076b0:	466c      	mov	r4, sp
 80076b2:	f107 0314 	add.w	r3, r7, #20
 80076b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80076ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80076be:	f107 0308 	add.w	r3, r7, #8
 80076c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076c4:	4628      	mov	r0, r5
 80076c6:	f002 f9fb 	bl	8009ac0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80076d2:	4618      	mov	r0, r3
 80076d4:	f002 facf 	bl	8009c76 <SDMMC_CmdBlockLength>
 80076d8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00c      	beq.n	80076fa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a0a      	ldr	r2, [pc, #40]	@ (8007710 <HAL_SD_ConfigWideBusOperation+0x130>)
 80076e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ec:	6a3b      	ldr	r3, [r7, #32]
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80076f4:	2301      	movs	r3, #1
 80076f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007702:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007706:	4618      	mov	r0, r3
 8007708:	3728      	adds	r7, #40	@ 0x28
 800770a:	46bd      	mov	sp, r7
 800770c:	bdb0      	pop	{r4, r5, r7, pc}
 800770e:	bf00      	nop
 8007710:	004005ff 	.word	0x004005ff

08007714 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800771c:	2300      	movs	r3, #0
 800771e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007720:	f107 030c 	add.w	r3, r7, #12
 8007724:	4619      	mov	r1, r3
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 fa7e 	bl	8007c28 <SD_SendStatus>
 800772c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d005      	beq.n	8007740 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	431a      	orrs	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	0a5b      	lsrs	r3, r3, #9
 8007744:	f003 030f 	and.w	r3, r3, #15
 8007748:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800774a:	693b      	ldr	r3, [r7, #16]
}
 800774c:	4618      	mov	r0, r3
 800774e:	3718      	adds	r7, #24
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007760:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007770:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8007772:	bf00      	nop
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007790:	2b82      	cmp	r3, #130	@ 0x82
 8007792:	d111      	bne.n	80077b8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4618      	mov	r0, r3
 800779a:	f002 fb17 	bl	8009dcc <SDMMC_CmdStopTransfer>
 800779e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d008      	beq.n	80077b8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	431a      	orrs	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7ff fd3a 	bl	800722c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 0208 	bic.w	r2, r2, #8
 80077c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f240 523a 	movw	r2, #1338	@ 0x53a
 80077d0:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2201      	movs	r2, #1
 80077d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80077e0:	68f8      	ldr	r0, [r7, #12]
 80077e2:	f002 ff7f 	bl	800a6e4 <HAL_SD_RxCpltCallback>
#endif
}
 80077e6:	bf00      	nop
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
	...

080077f0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fc ff7c 	bl	80046fc <HAL_DMA_GetError>
 8007804:	4603      	mov	r3, r0
 8007806:	2b02      	cmp	r3, #2
 8007808:	d03e      	beq.n	8007888 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800780e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007810:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007818:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d002      	beq.n	8007826 <SD_DMAError+0x36>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2b01      	cmp	r3, #1
 8007824:	d12d      	bne.n	8007882 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a19      	ldr	r2, [pc, #100]	@ (8007890 <SD_DMAError+0xa0>)
 800782c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800783c:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007842:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800784a:	6978      	ldr	r0, [r7, #20]
 800784c:	f7ff ff62 	bl	8007714 <HAL_SD_GetCardState>
 8007850:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	2b06      	cmp	r3, #6
 8007856:	d002      	beq.n	800785e <SD_DMAError+0x6e>
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2b05      	cmp	r3, #5
 800785c:	d10a      	bne.n	8007874 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4618      	mov	r0, r3
 8007864:	f002 fab2 	bl	8009dcc <SDMMC_CmdStopTransfer>
 8007868:	4602      	mov	r2, r0
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786e:	431a      	orrs	r2, r3
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	2200      	movs	r2, #0
 8007880:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007882:	6978      	ldr	r0, [r7, #20]
 8007884:	f7ff fcd2 	bl	800722c <HAL_SD_ErrorCallback>
#endif
  }
}
 8007888:	bf00      	nop
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	004005ff 	.word	0x004005ff

08007894 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80078aa:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f7ff ff31 	bl	8007714 <HAL_SD_GetCardState>
 80078b2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	2b06      	cmp	r3, #6
 80078c6:	d002      	beq.n	80078ce <SD_DMATxAbort+0x3a>
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2b05      	cmp	r3, #5
 80078cc:	d10a      	bne.n	80078e4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f002 fa7a 	bl	8009dcc <SDMMC_CmdStopTransfer>
 80078d8:	4602      	mov	r2, r0
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078de:	431a      	orrs	r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d103      	bne.n	80078f4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f002 fee5 	bl	800a6bc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80078f2:	e002      	b.n	80078fa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f7ff fc99 	bl	800722c <HAL_SD_ErrorCallback>
}
 80078fa:	bf00      	nop
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b084      	sub	sp, #16
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007918:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800791a:	68f8      	ldr	r0, [r7, #12]
 800791c:	f7ff fefa 	bl	8007714 <HAL_SD_GetCardState>
 8007920:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	2b06      	cmp	r3, #6
 8007934:	d002      	beq.n	800793c <SD_DMARxAbort+0x3a>
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b05      	cmp	r3, #5
 800793a:	d10a      	bne.n	8007952 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4618      	mov	r0, r3
 8007942:	f002 fa43 	bl	8009dcc <SDMMC_CmdStopTransfer>
 8007946:	4602      	mov	r2, r0
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794c:	431a      	orrs	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007956:	2b00      	cmp	r3, #0
 8007958:	d103      	bne.n	8007962 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f002 feae 	bl	800a6bc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007960:	e002      	b.n	8007968 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f7ff fc62 	bl	800722c <HAL_SD_ErrorCallback>
}
 8007968:	bf00      	nop
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007970:	b5b0      	push	{r4, r5, r7, lr}
 8007972:	b094      	sub	sp, #80	@ 0x50
 8007974:	af04      	add	r7, sp, #16
 8007976:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007978:	2301      	movs	r3, #1
 800797a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4618      	mov	r0, r3
 8007982:	f002 f8f4 	bl	8009b6e <SDIO_GetPowerState>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d102      	bne.n	8007992 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800798c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007990:	e0b8      	b.n	8007b04 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007996:	2b03      	cmp	r3, #3
 8007998:	d02f      	beq.n	80079fa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4618      	mov	r0, r3
 80079a0:	f002 fb1e 	bl	8009fe0 <SDMMC_CmdSendCID>
 80079a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80079a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d001      	beq.n	80079b0 <SD_InitCard+0x40>
    {
      return errorstate;
 80079ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ae:	e0a9      	b.n	8007b04 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2100      	movs	r1, #0
 80079b6:	4618      	mov	r0, r3
 80079b8:	f002 f91e 	bl	8009bf8 <SDIO_GetResponse>
 80079bc:	4602      	mov	r2, r0
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2104      	movs	r1, #4
 80079c8:	4618      	mov	r0, r3
 80079ca:	f002 f915 	bl	8009bf8 <SDIO_GetResponse>
 80079ce:	4602      	mov	r2, r0
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2108      	movs	r1, #8
 80079da:	4618      	mov	r0, r3
 80079dc:	f002 f90c 	bl	8009bf8 <SDIO_GetResponse>
 80079e0:	4602      	mov	r2, r0
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	210c      	movs	r1, #12
 80079ec:	4618      	mov	r0, r3
 80079ee:	f002 f903 	bl	8009bf8 <SDIO_GetResponse>
 80079f2:	4602      	mov	r2, r0
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079fe:	2b03      	cmp	r3, #3
 8007a00:	d00d      	beq.n	8007a1e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f107 020e 	add.w	r2, r7, #14
 8007a0a:	4611      	mov	r1, r2
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f002 fb24 	bl	800a05a <SDMMC_CmdSetRelAdd>
 8007a12:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d001      	beq.n	8007a1e <SD_InitCard+0xae>
    {
      return errorstate;
 8007a1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a1c:	e072      	b.n	8007b04 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a22:	2b03      	cmp	r3, #3
 8007a24:	d036      	beq.n	8007a94 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007a26:	89fb      	ldrh	r3, [r7, #14]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a36:	041b      	lsls	r3, r3, #16
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	f002 faee 	bl	800a01c <SDMMC_CmdSendCSD>
 8007a40:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <SD_InitCard+0xdc>
    {
      return errorstate;
 8007a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a4a:	e05b      	b.n	8007b04 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2100      	movs	r1, #0
 8007a52:	4618      	mov	r0, r3
 8007a54:	f002 f8d0 	bl	8009bf8 <SDIO_GetResponse>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	2104      	movs	r1, #4
 8007a64:	4618      	mov	r0, r3
 8007a66:	f002 f8c7 	bl	8009bf8 <SDIO_GetResponse>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2108      	movs	r1, #8
 8007a76:	4618      	mov	r0, r3
 8007a78:	f002 f8be 	bl	8009bf8 <SDIO_GetResponse>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	210c      	movs	r1, #12
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f002 f8b5 	bl	8009bf8 <SDIO_GetResponse>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2104      	movs	r1, #4
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f002 f8ac 	bl	8009bf8 <SDIO_GetResponse>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	0d1a      	lsrs	r2, r3, #20
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007aa8:	f107 0310 	add.w	r3, r7, #16
 8007aac:	4619      	mov	r1, r3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7ff fbc6 	bl	8007240 <HAL_SD_GetCardCSD>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d002      	beq.n	8007ac0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007aba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007abe:	e021      	b.n	8007b04 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6819      	ldr	r1, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ac8:	041b      	lsls	r3, r3, #16
 8007aca:	2200      	movs	r2, #0
 8007acc:	461c      	mov	r4, r3
 8007ace:	4615      	mov	r5, r2
 8007ad0:	4622      	mov	r2, r4
 8007ad2:	462b      	mov	r3, r5
 8007ad4:	4608      	mov	r0, r1
 8007ad6:	f002 f99b 	bl	8009e10 <SDMMC_CmdSelDesel>
 8007ada:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d001      	beq.n	8007ae6 <SD_InitCard+0x176>
  {
    return errorstate;
 8007ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae4:	e00e      	b.n	8007b04 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681d      	ldr	r5, [r3, #0]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	466c      	mov	r4, sp
 8007aee:	f103 0210 	add.w	r2, r3, #16
 8007af2:	ca07      	ldmia	r2, {r0, r1, r2}
 8007af4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007af8:	3304      	adds	r3, #4
 8007afa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007afc:	4628      	mov	r0, r5
 8007afe:	f001 ffdf 	bl	8009ac0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007b02:	2300      	movs	r3, #0
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3740      	adds	r7, #64	@ 0x40
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bdb0      	pop	{r4, r5, r7, pc}

08007b0c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	617b      	str	r3, [r7, #20]
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4618      	mov	r0, r3
 8007b26:	f002 f996 	bl	8009e56 <SDMMC_CmdGoIdleState>
 8007b2a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d001      	beq.n	8007b36 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	e072      	b.n	8007c1c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f002 f9a9 	bl	8009e92 <SDMMC_CmdOperCond>
 8007b40:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00d      	beq.n	8007b64 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f002 f97f 	bl	8009e56 <SDMMC_CmdGoIdleState>
 8007b58:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <SD_PowerON+0x5e>
    {
      return errorstate;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	e05b      	b.n	8007c1c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d137      	bne.n	8007be2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2100      	movs	r1, #0
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f002 f9a9 	bl	8009ed0 <SDMMC_CmdAppCommand>
 8007b7e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d02d      	beq.n	8007be2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007b86:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007b8a:	e047      	b.n	8007c1c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2100      	movs	r1, #0
 8007b92:	4618      	mov	r0, r3
 8007b94:	f002 f99c 	bl	8009ed0 <SDMMC_CmdAppCommand>
 8007b98:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d001      	beq.n	8007ba4 <SD_PowerON+0x98>
    {
      return errorstate;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	e03b      	b.n	8007c1c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	491e      	ldr	r1, [pc, #120]	@ (8007c24 <SD_PowerON+0x118>)
 8007baa:	4618      	mov	r0, r3
 8007bac:	f002 f9b2 	bl	8009f14 <SDMMC_CmdAppOperCommand>
 8007bb0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bb8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007bbc:	e02e      	b.n	8007c1c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f002 f817 	bl	8009bf8 <SDIO_GetResponse>
 8007bca:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	0fdb      	lsrs	r3, r3, #31
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d101      	bne.n	8007bd8 <SD_PowerON+0xcc>
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e000      	b.n	8007bda <SD_PowerON+0xce>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	613b      	str	r3, [r7, #16]

    count++;
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	3301      	adds	r3, #1
 8007be0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d802      	bhi.n	8007bf2 <SD_PowerON+0xe6>
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d0cc      	beq.n	8007b8c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d902      	bls.n	8007c02 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007bfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c00:	e00c      	b.n	8007c1c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	645a      	str	r2, [r3, #68]	@ 0x44
 8007c12:	e002      	b.n	8007c1a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	c1100000 	.word	0xc1100000

08007c28 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d102      	bne.n	8007c3e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007c38:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007c3c:	e018      	b.n	8007c70 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c46:	041b      	lsls	r3, r3, #16
 8007c48:	4619      	mov	r1, r3
 8007c4a:	4610      	mov	r0, r2
 8007c4c:	f002 fa26 	bl	800a09c <SDMMC_CmdSendStatus>
 8007c50:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <SD_SendStatus+0x34>
  {
    return errorstate;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	e009      	b.n	8007c70 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2100      	movs	r1, #0
 8007c62:	4618      	mov	r0, r3
 8007c64:	f001 ffc8 	bl	8009bf8 <SDIO_GetResponse>
 8007c68:	4602      	mov	r2, r0
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b086      	sub	sp, #24
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007c80:	2300      	movs	r3, #0
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	2300      	movs	r3, #0
 8007c86:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f001 ffb2 	bl	8009bf8 <SDIO_GetResponse>
 8007c94:	4603      	mov	r3, r0
 8007c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c9e:	d102      	bne.n	8007ca6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007ca0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ca4:	e02f      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007ca6:	f107 030c 	add.w	r3, r7, #12
 8007caa:	4619      	mov	r1, r3
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f879 	bl	8007da4 <SD_FindSCR>
 8007cb2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	e023      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d01c      	beq.n	8007d02 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cd0:	041b      	lsls	r3, r3, #16
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	4610      	mov	r0, r2
 8007cd6:	f002 f8fb 	bl	8009ed0 <SDMMC_CmdAppCommand>
 8007cda:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d001      	beq.n	8007ce6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	e00f      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	2102      	movs	r1, #2
 8007cec:	4618      	mov	r0, r3
 8007cee:	f002 f934 	bl	8009f5a <SDMMC_CmdBusWidth>
 8007cf2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	e003      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e001      	b.n	8007d06 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d02:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3718      	adds	r7, #24
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b086      	sub	sp, #24
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	2100      	movs	r1, #0
 8007d24:	4618      	mov	r0, r3
 8007d26:	f001 ff67 	bl	8009bf8 <SDIO_GetResponse>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d34:	d102      	bne.n	8007d3c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007d36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007d3a:	e02f      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007d3c:	f107 030c 	add.w	r3, r7, #12
 8007d40:	4619      	mov	r1, r3
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f82e 	bl	8007da4 <SD_FindSCR>
 8007d48:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d001      	beq.n	8007d54 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	e023      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d01c      	beq.n	8007d98 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d66:	041b      	lsls	r3, r3, #16
 8007d68:	4619      	mov	r1, r3
 8007d6a:	4610      	mov	r0, r2
 8007d6c:	f002 f8b0 	bl	8009ed0 <SDMMC_CmdAppCommand>
 8007d70:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d001      	beq.n	8007d7c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	e00f      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2100      	movs	r1, #0
 8007d82:	4618      	mov	r0, r3
 8007d84:	f002 f8e9 	bl	8009f5a <SDMMC_CmdBusWidth>
 8007d88:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d001      	beq.n	8007d94 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	e003      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007d94:	2300      	movs	r3, #0
 8007d96:	e001      	b.n	8007d9c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d98:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3718      	adds	r7, #24
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007da4:	b590      	push	{r4, r7, lr}
 8007da6:	b08f      	sub	sp, #60	@ 0x3c
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007dae:	f7fb fdcf 	bl	8003950 <HAL_GetTick>
 8007db2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007db4:	2300      	movs	r3, #0
 8007db6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007db8:	2300      	movs	r3, #0
 8007dba:	60bb      	str	r3, [r7, #8]
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2108      	movs	r1, #8
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f001 ff53 	bl	8009c76 <SDMMC_CmdBlockLength>
 8007dd0:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d001      	beq.n	8007ddc <SD_FindSCR+0x38>
  {
    return errorstate;
 8007dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dda:	e0b9      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007de4:	041b      	lsls	r3, r3, #16
 8007de6:	4619      	mov	r1, r3
 8007de8:	4610      	mov	r0, r2
 8007dea:	f002 f871 	bl	8009ed0 <SDMMC_CmdAppCommand>
 8007dee:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <SD_FindSCR+0x56>
  {
    return errorstate;
 8007df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df8:	e0aa      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8007dfe:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007e00:	2308      	movs	r3, #8
 8007e02:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007e04:	2330      	movs	r3, #48	@ 0x30
 8007e06:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007e08:	2302      	movs	r3, #2
 8007e0a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007e10:	2301      	movs	r3, #1
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f107 0210 	add.w	r2, r7, #16
 8007e1c:	4611      	mov	r1, r2
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f001 fefd 	bl	8009c1e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f002 f8b8 	bl	8009f9e <SDMMC_CmdSendSCR>
 8007e2e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d02a      	beq.n	8007e8c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e38:	e08a      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d00f      	beq.n	8007e68 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6819      	ldr	r1, [r3, #0]
 8007e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	f107 0208 	add.w	r2, r7, #8
 8007e54:	18d4      	adds	r4, r2, r3
 8007e56:	4608      	mov	r0, r1
 8007e58:	f001 fe5d 	bl	8009b16 <SDIO_ReadFIFO>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	6023      	str	r3, [r4, #0]
      index++;
 8007e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e62:	3301      	adds	r3, #1
 8007e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e66:	e006      	b.n	8007e76 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d012      	beq.n	8007e9c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007e76:	f7fb fd6b 	bl	8003950 <HAL_GetTick>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	1ad3      	subs	r3, r2, r3
 8007e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e84:	d102      	bne.n	8007e8c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007e86:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e8a:	e061      	b.n	8007f50 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e92:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d0cf      	beq.n	8007e3a <SD_FindSCR+0x96>
 8007e9a:	e000      	b.n	8007e9e <SD_FindSCR+0xfa>
      break;
 8007e9c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea4:	f003 0308 	and.w	r3, r3, #8
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d106      	bne.n	8007eba <SD_FindSCR+0x116>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d005      	beq.n	8007ec6 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007ec2:	2308      	movs	r3, #8
 8007ec4:	e044      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ecc:	f003 0302 	and.w	r3, r3, #2
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d005      	beq.n	8007ee0 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2202      	movs	r2, #2
 8007eda:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007edc:	2302      	movs	r3, #2
 8007ede:	e037      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d005      	beq.n	8007efa <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2220      	movs	r2, #32
 8007ef4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007ef6:	2320      	movs	r3, #32
 8007ef8:	e02a      	b.n	8007f50 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007f02:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	061a      	lsls	r2, r3, #24
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	021b      	lsls	r3, r3, #8
 8007f0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f10:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	0a1b      	lsrs	r3, r3, #8
 8007f16:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f1a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	0e1b      	lsrs	r3, r3, #24
 8007f20:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f24:	601a      	str	r2, [r3, #0]
    scr++;
 8007f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f28:	3304      	adds	r3, #4
 8007f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	061a      	lsls	r2, r3, #24
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	021b      	lsls	r3, r3, #8
 8007f34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007f38:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	0a1b      	lsrs	r3, r3, #8
 8007f3e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f42:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	0e1b      	lsrs	r3, r3, #24
 8007f48:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	373c      	adds	r7, #60	@ 0x3c
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd90      	pop	{r4, r7, pc}

08007f58 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b086      	sub	sp, #24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f64:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f6a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d03f      	beq.n	8007ff2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007f72:	2300      	movs	r3, #0
 8007f74:	617b      	str	r3, [r7, #20]
 8007f76:	e033      	b.n	8007fe0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f001 fdca 	bl	8009b16 <SDIO_ReadFIFO>
 8007f82:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	0a1b      	lsrs	r3, r3, #8
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	3b01      	subs	r3, #1
 8007fac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	0c1b      	lsrs	r3, r3, #16
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	0e1b      	lsrs	r3, r3, #24
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	617b      	str	r3, [r7, #20]
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	2b07      	cmp	r3, #7
 8007fe4:	d9c8      	bls.n	8007f78 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8007ff2:	bf00      	nop
 8007ff4:	3718      	adds	r7, #24
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b086      	sub	sp, #24
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d043      	beq.n	800809c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008014:	2300      	movs	r3, #0
 8008016:	617b      	str	r3, [r7, #20]
 8008018:	e037      	b.n	800808a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	3301      	adds	r3, #1
 8008024:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	3b01      	subs	r3, #1
 800802a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	781b      	ldrb	r3, [r3, #0]
 8008030:	021a      	lsls	r2, r3, #8
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	4313      	orrs	r3, r2
 8008036:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	3301      	adds	r3, #1
 800803c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	3b01      	subs	r3, #1
 8008042:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	041a      	lsls	r2, r3, #16
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	4313      	orrs	r3, r2
 800804e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	3301      	adds	r3, #1
 8008054:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	3b01      	subs	r3, #1
 800805a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	061a      	lsls	r2, r3, #24
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	4313      	orrs	r3, r2
 8008066:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3301      	adds	r3, #1
 800806c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	3b01      	subs	r3, #1
 8008072:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f107 0208 	add.w	r2, r7, #8
 800807c:	4611      	mov	r1, r2
 800807e:	4618      	mov	r0, r3
 8008080:	f001 fd56 	bl	8009b30 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	3301      	adds	r3, #1
 8008088:	617b      	str	r3, [r7, #20]
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2b07      	cmp	r3, #7
 800808e:	d9c4      	bls.n	800801a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800809c:	bf00      	nop
 800809e:	3718      	adds	r7, #24
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e041      	b.n	800813a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080bc:	b2db      	uxtb	r3, r3
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d106      	bne.n	80080d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f7fb f942 	bl	8003354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2202      	movs	r2, #2
 80080d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	3304      	adds	r3, #4
 80080e0:	4619      	mov	r1, r3
 80080e2:	4610      	mov	r0, r2
 80080e4:	f000 fa06 	bl	80084f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3708      	adds	r7, #8
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}

08008142 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b082      	sub	sp, #8
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d101      	bne.n	8008154 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	e041      	b.n	80081d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800815a:	b2db      	uxtb	r3, r3
 800815c:	2b00      	cmp	r3, #0
 800815e:	d106      	bne.n	800816e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f7fb f8a7 	bl	80032bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2202      	movs	r2, #2
 8008172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	3304      	adds	r3, #4
 800817e:	4619      	mov	r1, r3
 8008180:	4610      	mov	r0, r2
 8008182:	f000 f9b7 	bl	80084f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2201      	movs	r2, #1
 800818a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2201      	movs	r2, #1
 8008192:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2201      	movs	r2, #1
 80081a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2201      	movs	r2, #1
 80081b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2201      	movs	r2, #1
 80081c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081ec:	2300      	movs	r3, #0
 80081ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d101      	bne.n	80081fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80081fa:	2302      	movs	r3, #2
 80081fc:	e0ae      	b.n	800835c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2201      	movs	r2, #1
 8008202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b0c      	cmp	r3, #12
 800820a:	f200 809f 	bhi.w	800834c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800820e:	a201      	add	r2, pc, #4	@ (adr r2, 8008214 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008214:	08008249 	.word	0x08008249
 8008218:	0800834d 	.word	0x0800834d
 800821c:	0800834d 	.word	0x0800834d
 8008220:	0800834d 	.word	0x0800834d
 8008224:	08008289 	.word	0x08008289
 8008228:	0800834d 	.word	0x0800834d
 800822c:	0800834d 	.word	0x0800834d
 8008230:	0800834d 	.word	0x0800834d
 8008234:	080082cb 	.word	0x080082cb
 8008238:	0800834d 	.word	0x0800834d
 800823c:	0800834d 	.word	0x0800834d
 8008240:	0800834d 	.word	0x0800834d
 8008244:	0800830b 	.word	0x0800830b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68b9      	ldr	r1, [r7, #8]
 800824e:	4618      	mov	r0, r3
 8008250:	f000 f9dc 	bl	800860c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	699a      	ldr	r2, [r3, #24]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f042 0208 	orr.w	r2, r2, #8
 8008262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	699a      	ldr	r2, [r3, #24]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f022 0204 	bic.w	r2, r2, #4
 8008272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	6999      	ldr	r1, [r3, #24]
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	691a      	ldr	r2, [r3, #16]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	430a      	orrs	r2, r1
 8008284:	619a      	str	r2, [r3, #24]
      break;
 8008286:	e064      	b.n	8008352 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68b9      	ldr	r1, [r7, #8]
 800828e:	4618      	mov	r0, r3
 8008290:	f000 fa22 	bl	80086d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	699a      	ldr	r2, [r3, #24]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80082a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	699a      	ldr	r2, [r3, #24]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6999      	ldr	r1, [r3, #24]
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	021a      	lsls	r2, r3, #8
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	430a      	orrs	r2, r1
 80082c6:	619a      	str	r2, [r3, #24]
      break;
 80082c8:	e043      	b.n	8008352 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68b9      	ldr	r1, [r7, #8]
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 fa6d 	bl	80087b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	69da      	ldr	r2, [r3, #28]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f042 0208 	orr.w	r2, r2, #8
 80082e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69da      	ldr	r2, [r3, #28]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f022 0204 	bic.w	r2, r2, #4
 80082f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	69d9      	ldr	r1, [r3, #28]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	691a      	ldr	r2, [r3, #16]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	430a      	orrs	r2, r1
 8008306:	61da      	str	r2, [r3, #28]
      break;
 8008308:	e023      	b.n	8008352 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68b9      	ldr	r1, [r7, #8]
 8008310:	4618      	mov	r0, r3
 8008312:	f000 fab7 	bl	8008884 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69da      	ldr	r2, [r3, #28]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008324:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	69da      	ldr	r2, [r3, #28]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008334:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	69d9      	ldr	r1, [r3, #28]
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	021a      	lsls	r2, r3, #8
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	430a      	orrs	r2, r1
 8008348:	61da      	str	r2, [r3, #28]
      break;
 800834a:	e002      	b.n	8008352 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800834c:	2301      	movs	r3, #1
 800834e:	75fb      	strb	r3, [r7, #23]
      break;
 8008350:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800835a:	7dfb      	ldrb	r3, [r7, #23]
}
 800835c:	4618      	mov	r0, r3
 800835e:	3718      	adds	r7, #24
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800836e:	2300      	movs	r3, #0
 8008370:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008378:	2b01      	cmp	r3, #1
 800837a:	d101      	bne.n	8008380 <HAL_TIM_ConfigClockSource+0x1c>
 800837c:	2302      	movs	r3, #2
 800837e:	e0b4      	b.n	80084ea <HAL_TIM_ConfigClockSource+0x186>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800839e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68ba      	ldr	r2, [r7, #8]
 80083ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083b8:	d03e      	beq.n	8008438 <HAL_TIM_ConfigClockSource+0xd4>
 80083ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083be:	f200 8087 	bhi.w	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083c6:	f000 8086 	beq.w	80084d6 <HAL_TIM_ConfigClockSource+0x172>
 80083ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083ce:	d87f      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083d0:	2b70      	cmp	r3, #112	@ 0x70
 80083d2:	d01a      	beq.n	800840a <HAL_TIM_ConfigClockSource+0xa6>
 80083d4:	2b70      	cmp	r3, #112	@ 0x70
 80083d6:	d87b      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083d8:	2b60      	cmp	r3, #96	@ 0x60
 80083da:	d050      	beq.n	800847e <HAL_TIM_ConfigClockSource+0x11a>
 80083dc:	2b60      	cmp	r3, #96	@ 0x60
 80083de:	d877      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083e0:	2b50      	cmp	r3, #80	@ 0x50
 80083e2:	d03c      	beq.n	800845e <HAL_TIM_ConfigClockSource+0xfa>
 80083e4:	2b50      	cmp	r3, #80	@ 0x50
 80083e6:	d873      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083e8:	2b40      	cmp	r3, #64	@ 0x40
 80083ea:	d058      	beq.n	800849e <HAL_TIM_ConfigClockSource+0x13a>
 80083ec:	2b40      	cmp	r3, #64	@ 0x40
 80083ee:	d86f      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083f0:	2b30      	cmp	r3, #48	@ 0x30
 80083f2:	d064      	beq.n	80084be <HAL_TIM_ConfigClockSource+0x15a>
 80083f4:	2b30      	cmp	r3, #48	@ 0x30
 80083f6:	d86b      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 80083f8:	2b20      	cmp	r3, #32
 80083fa:	d060      	beq.n	80084be <HAL_TIM_ConfigClockSource+0x15a>
 80083fc:	2b20      	cmp	r3, #32
 80083fe:	d867      	bhi.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
 8008400:	2b00      	cmp	r3, #0
 8008402:	d05c      	beq.n	80084be <HAL_TIM_ConfigClockSource+0x15a>
 8008404:	2b10      	cmp	r3, #16
 8008406:	d05a      	beq.n	80084be <HAL_TIM_ConfigClockSource+0x15a>
 8008408:	e062      	b.n	80084d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800841a:	f000 fafd 	bl	8008a18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800842c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68ba      	ldr	r2, [r7, #8]
 8008434:	609a      	str	r2, [r3, #8]
      break;
 8008436:	e04f      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008448:	f000 fae6 	bl	8008a18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	689a      	ldr	r2, [r3, #8]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800845a:	609a      	str	r2, [r3, #8]
      break;
 800845c:	e03c      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800846a:	461a      	mov	r2, r3
 800846c:	f000 fa5a 	bl	8008924 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	2150      	movs	r1, #80	@ 0x50
 8008476:	4618      	mov	r0, r3
 8008478:	f000 fab3 	bl	80089e2 <TIM_ITRx_SetConfig>
      break;
 800847c:	e02c      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800848a:	461a      	mov	r2, r3
 800848c:	f000 fa79 	bl	8008982 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2160      	movs	r1, #96	@ 0x60
 8008496:	4618      	mov	r0, r3
 8008498:	f000 faa3 	bl	80089e2 <TIM_ITRx_SetConfig>
      break;
 800849c:	e01c      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084aa:	461a      	mov	r2, r3
 80084ac:	f000 fa3a 	bl	8008924 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2140      	movs	r1, #64	@ 0x40
 80084b6:	4618      	mov	r0, r3
 80084b8:	f000 fa93 	bl	80089e2 <TIM_ITRx_SetConfig>
      break;
 80084bc:	e00c      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4619      	mov	r1, r3
 80084c8:	4610      	mov	r0, r2
 80084ca:	f000 fa8a 	bl	80089e2 <TIM_ITRx_SetConfig>
      break;
 80084ce:	e003      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	73fb      	strb	r3, [r7, #15]
      break;
 80084d4:	e000      	b.n	80084d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80084d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
	...

080084f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a3a      	ldr	r2, [pc, #232]	@ (80085f0 <TIM_Base_SetConfig+0xfc>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d00f      	beq.n	800852c <TIM_Base_SetConfig+0x38>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008512:	d00b      	beq.n	800852c <TIM_Base_SetConfig+0x38>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a37      	ldr	r2, [pc, #220]	@ (80085f4 <TIM_Base_SetConfig+0x100>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d007      	beq.n	800852c <TIM_Base_SetConfig+0x38>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a36      	ldr	r2, [pc, #216]	@ (80085f8 <TIM_Base_SetConfig+0x104>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d003      	beq.n	800852c <TIM_Base_SetConfig+0x38>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a35      	ldr	r2, [pc, #212]	@ (80085fc <TIM_Base_SetConfig+0x108>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d108      	bne.n	800853e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	4313      	orrs	r3, r2
 800853c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a2b      	ldr	r2, [pc, #172]	@ (80085f0 <TIM_Base_SetConfig+0xfc>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d01b      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800854c:	d017      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a28      	ldr	r2, [pc, #160]	@ (80085f4 <TIM_Base_SetConfig+0x100>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d013      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a27      	ldr	r2, [pc, #156]	@ (80085f8 <TIM_Base_SetConfig+0x104>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d00f      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a26      	ldr	r2, [pc, #152]	@ (80085fc <TIM_Base_SetConfig+0x108>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d00b      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a25      	ldr	r2, [pc, #148]	@ (8008600 <TIM_Base_SetConfig+0x10c>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d007      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a24      	ldr	r2, [pc, #144]	@ (8008604 <TIM_Base_SetConfig+0x110>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d003      	beq.n	800857e <TIM_Base_SetConfig+0x8a>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a23      	ldr	r2, [pc, #140]	@ (8008608 <TIM_Base_SetConfig+0x114>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d108      	bne.n	8008590 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	4313      	orrs	r3, r2
 800858e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	695b      	ldr	r3, [r3, #20]
 800859a:	4313      	orrs	r3, r2
 800859c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	68fa      	ldr	r2, [r7, #12]
 80085a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	689a      	ldr	r2, [r3, #8]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	4a0e      	ldr	r2, [pc, #56]	@ (80085f0 <TIM_Base_SetConfig+0xfc>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d103      	bne.n	80085c4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	691a      	ldr	r2, [r3, #16]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2201      	movs	r2, #1
 80085c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	f003 0301 	and.w	r3, r3, #1
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d105      	bne.n	80085e2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	f023 0201 	bic.w	r2, r3, #1
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	611a      	str	r2, [r3, #16]
  }
}
 80085e2:	bf00      	nop
 80085e4:	3714      	adds	r7, #20
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	40010000 	.word	0x40010000
 80085f4:	40000400 	.word	0x40000400
 80085f8:	40000800 	.word	0x40000800
 80085fc:	40000c00 	.word	0x40000c00
 8008600:	40014000 	.word	0x40014000
 8008604:	40014400 	.word	0x40014400
 8008608:	40014800 	.word	0x40014800

0800860c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800860c:	b480      	push	{r7}
 800860e:	b087      	sub	sp, #28
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6a1b      	ldr	r3, [r3, #32]
 8008620:	f023 0201 	bic.w	r2, r3, #1
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	699b      	ldr	r3, [r3, #24]
 8008632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800863a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f023 0303 	bic.w	r3, r3, #3
 8008642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	68fa      	ldr	r2, [r7, #12]
 800864a:	4313      	orrs	r3, r2
 800864c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	f023 0302 	bic.w	r3, r3, #2
 8008654:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	4313      	orrs	r3, r2
 800865e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4a1c      	ldr	r2, [pc, #112]	@ (80086d4 <TIM_OC1_SetConfig+0xc8>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d10c      	bne.n	8008682 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	f023 0308 	bic.w	r3, r3, #8
 800866e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	697a      	ldr	r2, [r7, #20]
 8008676:	4313      	orrs	r3, r2
 8008678:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	f023 0304 	bic.w	r3, r3, #4
 8008680:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a13      	ldr	r2, [pc, #76]	@ (80086d4 <TIM_OC1_SetConfig+0xc8>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d111      	bne.n	80086ae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008690:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008698:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	4313      	orrs	r3, r2
 80086a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	699b      	ldr	r3, [r3, #24]
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	693a      	ldr	r2, [r7, #16]
 80086b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	685a      	ldr	r2, [r3, #4]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	621a      	str	r2, [r3, #32]
}
 80086c8:	bf00      	nop
 80086ca:	371c      	adds	r7, #28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr
 80086d4:	40010000 	.word	0x40010000

080086d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086d8:	b480      	push	{r7}
 80086da:	b087      	sub	sp, #28
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a1b      	ldr	r3, [r3, #32]
 80086e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6a1b      	ldr	r3, [r3, #32]
 80086ec:	f023 0210 	bic.w	r2, r3, #16
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	699b      	ldr	r3, [r3, #24]
 80086fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800870e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	021b      	lsls	r3, r3, #8
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	4313      	orrs	r3, r2
 800871a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	f023 0320 	bic.w	r3, r3, #32
 8008722:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	011b      	lsls	r3, r3, #4
 800872a:	697a      	ldr	r2, [r7, #20]
 800872c:	4313      	orrs	r3, r2
 800872e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4a1e      	ldr	r2, [pc, #120]	@ (80087ac <TIM_OC2_SetConfig+0xd4>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d10d      	bne.n	8008754 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800873e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	011b      	lsls	r3, r3, #4
 8008746:	697a      	ldr	r2, [r7, #20]
 8008748:	4313      	orrs	r3, r2
 800874a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008752:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a15      	ldr	r2, [pc, #84]	@ (80087ac <TIM_OC2_SetConfig+0xd4>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d113      	bne.n	8008784 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008762:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800876a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	693a      	ldr	r2, [r7, #16]
 8008774:	4313      	orrs	r3, r2
 8008776:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	699b      	ldr	r3, [r3, #24]
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	4313      	orrs	r3, r2
 8008782:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	693a      	ldr	r2, [r7, #16]
 8008788:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	68fa      	ldr	r2, [r7, #12]
 800878e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	685a      	ldr	r2, [r3, #4]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	621a      	str	r2, [r3, #32]
}
 800879e:	bf00      	nop
 80087a0:	371c      	adds	r7, #28
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	40010000 	.word	0x40010000

080087b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b087      	sub	sp, #28
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6a1b      	ldr	r3, [r3, #32]
 80087c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	69db      	ldr	r3, [r3, #28]
 80087d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f023 0303 	bic.w	r3, r3, #3
 80087e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80087f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	021b      	lsls	r3, r3, #8
 8008800:	697a      	ldr	r2, [r7, #20]
 8008802:	4313      	orrs	r3, r2
 8008804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4a1d      	ldr	r2, [pc, #116]	@ (8008880 <TIM_OC3_SetConfig+0xd0>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d10d      	bne.n	800882a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	021b      	lsls	r3, r3, #8
 800881c:	697a      	ldr	r2, [r7, #20]
 800881e:	4313      	orrs	r3, r2
 8008820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	4a14      	ldr	r2, [pc, #80]	@ (8008880 <TIM_OC3_SetConfig+0xd0>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d113      	bne.n	800885a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	695b      	ldr	r3, [r3, #20]
 8008846:	011b      	lsls	r3, r3, #4
 8008848:	693a      	ldr	r2, [r7, #16]
 800884a:	4313      	orrs	r3, r2
 800884c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	699b      	ldr	r3, [r3, #24]
 8008852:	011b      	lsls	r3, r3, #4
 8008854:	693a      	ldr	r2, [r7, #16]
 8008856:	4313      	orrs	r3, r2
 8008858:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	693a      	ldr	r2, [r7, #16]
 800885e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	685a      	ldr	r2, [r3, #4]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	697a      	ldr	r2, [r7, #20]
 8008872:	621a      	str	r2, [r3, #32]
}
 8008874:	bf00      	nop
 8008876:	371c      	adds	r7, #28
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr
 8008880:	40010000 	.word	0x40010000

08008884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008884:	b480      	push	{r7}
 8008886:	b087      	sub	sp, #28
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6a1b      	ldr	r3, [r3, #32]
 8008898:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	69db      	ldr	r3, [r3, #28]
 80088aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	021b      	lsls	r3, r3, #8
 80088c2:	68fa      	ldr	r2, [r7, #12]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80088ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	031b      	lsls	r3, r3, #12
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	4313      	orrs	r3, r2
 80088da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a10      	ldr	r2, [pc, #64]	@ (8008920 <TIM_OC4_SetConfig+0x9c>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d109      	bne.n	80088f8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	695b      	ldr	r3, [r3, #20]
 80088f0:	019b      	lsls	r3, r3, #6
 80088f2:	697a      	ldr	r2, [r7, #20]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	697a      	ldr	r2, [r7, #20]
 80088fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	621a      	str	r2, [r3, #32]
}
 8008912:	bf00      	nop
 8008914:	371c      	adds	r7, #28
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	40010000 	.word	0x40010000

08008924 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008924:	b480      	push	{r7}
 8008926:	b087      	sub	sp, #28
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6a1b      	ldr	r3, [r3, #32]
 8008934:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6a1b      	ldr	r3, [r3, #32]
 800893a:	f023 0201 	bic.w	r2, r3, #1
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800894e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	011b      	lsls	r3, r3, #4
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	4313      	orrs	r3, r2
 8008958:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	f023 030a 	bic.w	r3, r3, #10
 8008960:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008962:	697a      	ldr	r2, [r7, #20]
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	4313      	orrs	r3, r2
 8008968:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	697a      	ldr	r2, [r7, #20]
 8008974:	621a      	str	r2, [r3, #32]
}
 8008976:	bf00      	nop
 8008978:	371c      	adds	r7, #28
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008982:	b480      	push	{r7}
 8008984:	b087      	sub	sp, #28
 8008986:	af00      	add	r7, sp, #0
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	6a1b      	ldr	r3, [r3, #32]
 8008992:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6a1b      	ldr	r3, [r3, #32]
 8008998:	f023 0210 	bic.w	r2, r3, #16
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80089ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	031b      	lsls	r3, r3, #12
 80089b2:	693a      	ldr	r2, [r7, #16]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80089be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	697a      	ldr	r2, [r7, #20]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	697a      	ldr	r2, [r7, #20]
 80089d4:	621a      	str	r2, [r3, #32]
}
 80089d6:	bf00      	nop
 80089d8:	371c      	adds	r7, #28
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b085      	sub	sp, #20
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
 80089ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	f043 0307 	orr.w	r3, r3, #7
 8008a04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	609a      	str	r2, [r3, #8]
}
 8008a0c:	bf00      	nop
 8008a0e:	3714      	adds	r7, #20
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b087      	sub	sp, #28
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
 8008a24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	021a      	lsls	r2, r3, #8
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	431a      	orrs	r2, r3
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	697a      	ldr	r2, [r7, #20]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	697a      	ldr	r2, [r7, #20]
 8008a4a:	609a      	str	r2, [r3, #8]
}
 8008a4c:	bf00      	nop
 8008a4e:	371c      	adds	r7, #28
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d101      	bne.n	8008a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	e050      	b.n	8008b12 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a1c      	ldr	r2, [pc, #112]	@ (8008b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d018      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008abc:	d013      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a18      	ldr	r2, [pc, #96]	@ (8008b24 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d00e      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a16      	ldr	r2, [pc, #88]	@ (8008b28 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d009      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a15      	ldr	r2, [pc, #84]	@ (8008b2c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d004      	beq.n	8008ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a13      	ldr	r2, [pc, #76]	@ (8008b30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d10c      	bne.n	8008b00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3714      	adds	r7, #20
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop
 8008b20:	40010000 	.word	0x40010000
 8008b24:	40000400 	.word	0x40000400
 8008b28:	40000800 	.word	0x40000800
 8008b2c:	40000c00 	.word	0x40000c00
 8008b30:	40014000 	.word	0x40014000

08008b34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d101      	bne.n	8008b50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	e03d      	b.n	8008bcc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	695b      	ldr	r3, [r3, #20]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68fa      	ldr	r2, [r7, #12]
 8008bc0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3714      	adds	r7, #20
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d101      	bne.n	8008bea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008be6:	2301      	movs	r3, #1
 8008be8:	e042      	b.n	8008c70 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d106      	bne.n	8008c04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7fa fc50 	bl	80034a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2224      	movs	r2, #36	@ 0x24
 8008c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68da      	ldr	r2, [r3, #12]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 fcdb 	bl	80095d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	691a      	ldr	r2, [r3, #16]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	695a      	ldr	r2, [r3, #20]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	68da      	ldr	r2, [r3, #12]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2200      	movs	r2, #0
 8008c56:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2220      	movs	r2, #32
 8008c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2220      	movs	r2, #32
 8008c64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	4613      	mov	r3, r2
 8008c84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	2b20      	cmp	r3, #32
 8008c90:	d112      	bne.n	8008cb8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d002      	beq.n	8008c9e <HAL_UART_Receive_IT+0x26>
 8008c98:	88fb      	ldrh	r3, [r7, #6]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d101      	bne.n	8008ca2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e00b      	b.n	8008cba <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008ca8:	88fb      	ldrh	r3, [r7, #6]
 8008caa:	461a      	mov	r2, r3
 8008cac:	68b9      	ldr	r1, [r7, #8]
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f000 faba 	bl	8009228 <UART_Start_Receive_IT>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	e000      	b.n	8008cba <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008cb8:	2302      	movs	r3, #2
  }
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3710      	adds	r7, #16
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}
	...

08008cc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b0ba      	sub	sp, #232	@ 0xe8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	695b      	ldr	r3, [r3, #20]
 8008ce6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008cea:	2300      	movs	r3, #0
 8008cec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cfa:	f003 030f 	and.w	r3, r3, #15
 8008cfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008d02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d10f      	bne.n	8008d2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d0e:	f003 0320 	and.w	r3, r3, #32
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d009      	beq.n	8008d2a <HAL_UART_IRQHandler+0x66>
 8008d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d1a:	f003 0320 	and.w	r3, r3, #32
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 fb99 	bl	800945a <UART_Receive_IT>
      return;
 8008d28:	e25b      	b.n	80091e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008d2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f000 80de 	beq.w	8008ef0 <HAL_UART_IRQHandler+0x22c>
 8008d34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d38:	f003 0301 	and.w	r3, r3, #1
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d106      	bne.n	8008d4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 80d1 	beq.w	8008ef0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d52:	f003 0301 	and.w	r3, r3, #1
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d00b      	beq.n	8008d72 <HAL_UART_IRQHandler+0xae>
 8008d5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d005      	beq.n	8008d72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d6a:	f043 0201 	orr.w	r2, r3, #1
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d76:	f003 0304 	and.w	r3, r3, #4
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00b      	beq.n	8008d96 <HAL_UART_IRQHandler+0xd2>
 8008d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d005      	beq.n	8008d96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d8e:	f043 0202 	orr.w	r2, r3, #2
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d9a:	f003 0302 	and.w	r3, r3, #2
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00b      	beq.n	8008dba <HAL_UART_IRQHandler+0xf6>
 8008da2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008da6:	f003 0301 	and.w	r3, r3, #1
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d005      	beq.n	8008dba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008db2:	f043 0204 	orr.w	r2, r3, #4
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dbe:	f003 0308 	and.w	r3, r3, #8
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d011      	beq.n	8008dea <HAL_UART_IRQHandler+0x126>
 8008dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dca:	f003 0320 	and.w	r3, r3, #32
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d105      	bne.n	8008dde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d005      	beq.n	8008dea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008de2:	f043 0208 	orr.w	r2, r3, #8
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	f000 81f2 	beq.w	80091d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df8:	f003 0320 	and.w	r3, r3, #32
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d008      	beq.n	8008e12 <HAL_UART_IRQHandler+0x14e>
 8008e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e04:	f003 0320 	and.w	r3, r3, #32
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d002      	beq.n	8008e12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fb24 	bl	800945a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	695b      	ldr	r3, [r3, #20]
 8008e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e1c:	2b40      	cmp	r3, #64	@ 0x40
 8008e1e:	bf0c      	ite	eq
 8008e20:	2301      	moveq	r3, #1
 8008e22:	2300      	movne	r3, #0
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e2e:	f003 0308 	and.w	r3, r3, #8
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d103      	bne.n	8008e3e <HAL_UART_IRQHandler+0x17a>
 8008e36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d04f      	beq.n	8008ede <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 fa2c 	bl	800929c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	695b      	ldr	r3, [r3, #20]
 8008e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e4e:	2b40      	cmp	r3, #64	@ 0x40
 8008e50:	d141      	bne.n	8008ed6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	3314      	adds	r3, #20
 8008e58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008e60:	e853 3f00 	ldrex	r3, [r3]
 8008e64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008e68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3314      	adds	r3, #20
 8008e7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008e7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008e82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008e8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008e8e:	e841 2300 	strex	r3, r2, [r1]
 8008e92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008e96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1d9      	bne.n	8008e52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d013      	beq.n	8008ece <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eaa:	4a7e      	ldr	r2, [pc, #504]	@ (80090a4 <HAL_UART_IRQHandler+0x3e0>)
 8008eac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fb fa76 	bl	80043a4 <HAL_DMA_Abort_IT>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d016      	beq.n	8008eec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008ec8:	4610      	mov	r0, r2
 8008eca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ecc:	e00e      	b.n	8008eec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f000 f994 	bl	80091fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ed4:	e00a      	b.n	8008eec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 f990 	bl	80091fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008edc:	e006      	b.n	8008eec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f98c 	bl	80091fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008eea:	e175      	b.n	80091d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008eec:	bf00      	nop
    return;
 8008eee:	e173      	b.n	80091d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	f040 814f 	bne.w	8009198 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008efe:	f003 0310 	and.w	r3, r3, #16
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f000 8148 	beq.w	8009198 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f0c:	f003 0310 	and.w	r3, r3, #16
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f000 8141 	beq.w	8009198 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f16:	2300      	movs	r3, #0
 8008f18:	60bb      	str	r3, [r7, #8]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	60bb      	str	r3, [r7, #8]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	60bb      	str	r3, [r7, #8]
 8008f2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f36:	2b40      	cmp	r3, #64	@ 0x40
 8008f38:	f040 80b6 	bne.w	80090a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	685b      	ldr	r3, [r3, #4]
 8008f44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008f48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	f000 8145 	beq.w	80091dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	f080 813e 	bcs.w	80091dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f6c:	69db      	ldr	r3, [r3, #28]
 8008f6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f72:	f000 8088 	beq.w	8009086 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	330c      	adds	r3, #12
 8008f7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f84:	e853 3f00 	ldrex	r3, [r3]
 8008f88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008f8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	330c      	adds	r3, #12
 8008f9e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008fa2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008fa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008faa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008fae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008fb2:	e841 2300 	strex	r3, r2, [r1]
 8008fb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d1d9      	bne.n	8008f76 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	3314      	adds	r3, #20
 8008fc8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008fcc:	e853 3f00 	ldrex	r3, [r3]
 8008fd0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008fd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008fd4:	f023 0301 	bic.w	r3, r3, #1
 8008fd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	3314      	adds	r3, #20
 8008fe2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008fe6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008fea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008fee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ff2:	e841 2300 	strex	r3, r2, [r1]
 8008ff6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008ff8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1e1      	bne.n	8008fc2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3314      	adds	r3, #20
 8009004:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800900e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009014:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	3314      	adds	r3, #20
 800901e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009022:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009024:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009028:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009030:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e3      	bne.n	8008ffe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2220      	movs	r2, #32
 800903a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	330c      	adds	r3, #12
 800904a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800904c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800904e:	e853 3f00 	ldrex	r3, [r3]
 8009052:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009054:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009056:	f023 0310 	bic.w	r3, r3, #16
 800905a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	330c      	adds	r3, #12
 8009064:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009068:	65ba      	str	r2, [r7, #88]	@ 0x58
 800906a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800906e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009070:	e841 2300 	strex	r3, r2, [r1]
 8009074:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009078:	2b00      	cmp	r3, #0
 800907a:	d1e3      	bne.n	8009044 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009080:	4618      	mov	r0, r3
 8009082:	f7fb f91f 	bl	80042c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2202      	movs	r2, #2
 800908a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009094:	b29b      	uxth	r3, r3
 8009096:	1ad3      	subs	r3, r2, r3
 8009098:	b29b      	uxth	r3, r3
 800909a:	4619      	mov	r1, r3
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 f8b7 	bl	8009210 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090a2:	e09b      	b.n	80091dc <HAL_UART_IRQHandler+0x518>
 80090a4:	08009363 	.word	0x08009363
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	1ad3      	subs	r3, r2, r3
 80090b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80090bc:	b29b      	uxth	r3, r3
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f000 808e 	beq.w	80091e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80090c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f000 8089 	beq.w	80091e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	330c      	adds	r3, #12
 80090d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d8:	e853 3f00 	ldrex	r3, [r3]
 80090dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	330c      	adds	r3, #12
 80090ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80090f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80090f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090fa:	e841 2300 	strex	r3, r2, [r1]
 80090fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1e3      	bne.n	80090ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	3314      	adds	r3, #20
 800910c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800910e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009110:	e853 3f00 	ldrex	r3, [r3]
 8009114:	623b      	str	r3, [r7, #32]
   return(result);
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	f023 0301 	bic.w	r3, r3, #1
 800911c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	3314      	adds	r3, #20
 8009126:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800912a:	633a      	str	r2, [r7, #48]	@ 0x30
 800912c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800912e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009130:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009132:	e841 2300 	strex	r3, r2, [r1]
 8009136:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1e3      	bne.n	8009106 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2220      	movs	r2, #32
 8009142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	330c      	adds	r3, #12
 8009152:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	e853 3f00 	ldrex	r3, [r3]
 800915a:	60fb      	str	r3, [r7, #12]
   return(result);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f023 0310 	bic.w	r3, r3, #16
 8009162:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	330c      	adds	r3, #12
 800916c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009170:	61fa      	str	r2, [r7, #28]
 8009172:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009174:	69b9      	ldr	r1, [r7, #24]
 8009176:	69fa      	ldr	r2, [r7, #28]
 8009178:	e841 2300 	strex	r3, r2, [r1]
 800917c:	617b      	str	r3, [r7, #20]
   return(result);
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1e3      	bne.n	800914c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2202      	movs	r2, #2
 8009188:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800918a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800918e:	4619      	mov	r1, r3
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	f000 f83d 	bl	8009210 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009196:	e023      	b.n	80091e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800919c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d009      	beq.n	80091b8 <HAL_UART_IRQHandler+0x4f4>
 80091a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d003      	beq.n	80091b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 f8ea 	bl	800938a <UART_Transmit_IT>
    return;
 80091b6:	e014      	b.n	80091e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80091b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d00e      	beq.n	80091e2 <HAL_UART_IRQHandler+0x51e>
 80091c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d008      	beq.n	80091e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 f92a 	bl	800942a <UART_EndTransmit_IT>
    return;
 80091d6:	e004      	b.n	80091e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80091d8:	bf00      	nop
 80091da:	e002      	b.n	80091e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80091dc:	bf00      	nop
 80091de:	e000      	b.n	80091e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80091e0:	bf00      	nop
  }
}
 80091e2:	37e8      	adds	r7, #232	@ 0xe8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80091f0:	bf00      	nop
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009204:	bf00      	nop
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr

08009210 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	460b      	mov	r3, r1
 800921a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800921c:	bf00      	nop
 800921e:	370c      	adds	r7, #12
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	4613      	mov	r3, r2
 8009234:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	88fa      	ldrh	r2, [r7, #6]
 8009240:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	88fa      	ldrh	r2, [r7, #6]
 8009246:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2200      	movs	r2, #0
 800924c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2222      	movs	r2, #34	@ 0x22
 8009252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	691b      	ldr	r3, [r3, #16]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d007      	beq.n	800926e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	68da      	ldr	r2, [r3, #12]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800926c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	695a      	ldr	r2, [r3, #20]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f042 0201 	orr.w	r2, r2, #1
 800927c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68da      	ldr	r2, [r3, #12]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f042 0220 	orr.w	r2, r2, #32
 800928c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800928e:	2300      	movs	r3, #0
}
 8009290:	4618      	mov	r0, r3
 8009292:	3714      	adds	r7, #20
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800929c:	b480      	push	{r7}
 800929e:	b095      	sub	sp, #84	@ 0x54
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	330c      	adds	r3, #12
 80092aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092ae:	e853 3f00 	ldrex	r3, [r3]
 80092b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80092b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	330c      	adds	r3, #12
 80092c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80092c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80092c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092cc:	e841 2300 	strex	r3, r2, [r1]
 80092d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1e5      	bne.n	80092a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	3314      	adds	r3, #20
 80092de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	6a3b      	ldr	r3, [r7, #32]
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	f023 0301 	bic.w	r3, r3, #1
 80092ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	3314      	adds	r3, #20
 80092f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e5      	bne.n	80092d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009310:	2b01      	cmp	r3, #1
 8009312:	d119      	bne.n	8009348 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	330c      	adds	r3, #12
 800931a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	e853 3f00 	ldrex	r3, [r3]
 8009322:	60bb      	str	r3, [r7, #8]
   return(result);
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	f023 0310 	bic.w	r3, r3, #16
 800932a:	647b      	str	r3, [r7, #68]	@ 0x44
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	330c      	adds	r3, #12
 8009332:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009334:	61ba      	str	r2, [r7, #24]
 8009336:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009338:	6979      	ldr	r1, [r7, #20]
 800933a:	69ba      	ldr	r2, [r7, #24]
 800933c:	e841 2300 	strex	r3, r2, [r1]
 8009340:	613b      	str	r3, [r7, #16]
   return(result);
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1e5      	bne.n	8009314 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2220      	movs	r2, #32
 800934c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009356:	bf00      	nop
 8009358:	3754      	adds	r7, #84	@ 0x54
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b084      	sub	sp, #16
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2200      	movs	r2, #0
 800937a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f7ff ff3d 	bl	80091fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009382:	bf00      	nop
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800938a:	b480      	push	{r7}
 800938c:	b085      	sub	sp, #20
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b21      	cmp	r3, #33	@ 0x21
 800939c:	d13e      	bne.n	800941c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093a6:	d114      	bne.n	80093d2 <UART_Transmit_IT+0x48>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d110      	bne.n	80093d2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6a1b      	ldr	r3, [r3, #32]
 80093b4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	881b      	ldrh	r3, [r3, #0]
 80093ba:	461a      	mov	r2, r3
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093c4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a1b      	ldr	r3, [r3, #32]
 80093ca:	1c9a      	adds	r2, r3, #2
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	621a      	str	r2, [r3, #32]
 80093d0:	e008      	b.n	80093e4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a1b      	ldr	r3, [r3, #32]
 80093d6:	1c59      	adds	r1, r3, #1
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	6211      	str	r1, [r2, #32]
 80093dc:	781a      	ldrb	r2, [r3, #0]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	3b01      	subs	r3, #1
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	4619      	mov	r1, r3
 80093f2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d10f      	bne.n	8009418 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	68da      	ldr	r2, [r3, #12]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009406:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68da      	ldr	r2, [r3, #12]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009416:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	e000      	b.n	800941e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800941c:	2302      	movs	r3, #2
  }
}
 800941e:	4618      	mov	r0, r3
 8009420:	3714      	adds	r7, #20
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b082      	sub	sp, #8
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68da      	ldr	r2, [r3, #12]
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009440:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2220      	movs	r2, #32
 8009446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f7ff fecc 	bl	80091e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3708      	adds	r7, #8
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b08c      	sub	sp, #48	@ 0x30
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009468:	b2db      	uxtb	r3, r3
 800946a:	2b22      	cmp	r3, #34	@ 0x22
 800946c:	f040 80ae 	bne.w	80095cc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009478:	d117      	bne.n	80094aa <UART_Receive_IT+0x50>
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	691b      	ldr	r3, [r3, #16]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d113      	bne.n	80094aa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009482:	2300      	movs	r3, #0
 8009484:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800948a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	b29b      	uxth	r3, r3
 8009494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009498:	b29a      	uxth	r2, r3
 800949a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a2:	1c9a      	adds	r2, r3, #2
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80094a8:	e026      	b.n	80094f8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80094b0:	2300      	movs	r3, #0
 80094b2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094bc:	d007      	beq.n	80094ce <UART_Receive_IT+0x74>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d10a      	bne.n	80094dc <UART_Receive_IT+0x82>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	691b      	ldr	r3, [r3, #16]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d106      	bne.n	80094dc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	b2da      	uxtb	r2, r3
 80094d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d8:	701a      	strb	r2, [r3, #0]
 80094da:	e008      	b.n	80094ee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	685b      	ldr	r3, [r3, #4]
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094e8:	b2da      	uxtb	r2, r3
 80094ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094f2:	1c5a      	adds	r2, r3, #1
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	3b01      	subs	r3, #1
 8009500:	b29b      	uxth	r3, r3
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	4619      	mov	r1, r3
 8009506:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009508:	2b00      	cmp	r3, #0
 800950a:	d15d      	bne.n	80095c8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68da      	ldr	r2, [r3, #12]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f022 0220 	bic.w	r2, r2, #32
 800951a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	68da      	ldr	r2, [r3, #12]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800952a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	695a      	ldr	r2, [r3, #20]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f022 0201 	bic.w	r2, r2, #1
 800953a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2220      	movs	r2, #32
 8009540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800954e:	2b01      	cmp	r3, #1
 8009550:	d135      	bne.n	80095be <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2200      	movs	r2, #0
 8009556:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	330c      	adds	r3, #12
 800955e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	e853 3f00 	ldrex	r3, [r3]
 8009566:	613b      	str	r3, [r7, #16]
   return(result);
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	f023 0310 	bic.w	r3, r3, #16
 800956e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	330c      	adds	r3, #12
 8009576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009578:	623a      	str	r2, [r7, #32]
 800957a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957c:	69f9      	ldr	r1, [r7, #28]
 800957e:	6a3a      	ldr	r2, [r7, #32]
 8009580:	e841 2300 	strex	r3, r2, [r1]
 8009584:	61bb      	str	r3, [r7, #24]
   return(result);
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d1e5      	bne.n	8009558 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f003 0310 	and.w	r3, r3, #16
 8009596:	2b10      	cmp	r3, #16
 8009598:	d10a      	bne.n	80095b0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800959a:	2300      	movs	r3, #0
 800959c:	60fb      	str	r3, [r7, #12]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	60fb      	str	r3, [r7, #12]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	60fb      	str	r3, [r7, #12]
 80095ae:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80095b4:	4619      	mov	r1, r3
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f7ff fe2a 	bl	8009210 <HAL_UARTEx_RxEventCallback>
 80095bc:	e002      	b.n	80095c4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f7f8 fe38 	bl	8002234 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	e002      	b.n	80095ce <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80095c8:	2300      	movs	r3, #0
 80095ca:	e000      	b.n	80095ce <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80095cc:	2302      	movs	r3, #2
  }
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3730      	adds	r7, #48	@ 0x30
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}
	...

080095d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80095d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095dc:	b0c0      	sub	sp, #256	@ 0x100
 80095de:	af00      	add	r7, sp, #0
 80095e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80095e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80095f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f4:	68d9      	ldr	r1, [r3, #12]
 80095f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	ea40 0301 	orr.w	r3, r0, r1
 8009600:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009606:	689a      	ldr	r2, [r3, #8]
 8009608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	431a      	orrs	r2, r3
 8009610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009614:	695b      	ldr	r3, [r3, #20]
 8009616:	431a      	orrs	r2, r3
 8009618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800961c:	69db      	ldr	r3, [r3, #28]
 800961e:	4313      	orrs	r3, r2
 8009620:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68db      	ldr	r3, [r3, #12]
 800962c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009630:	f021 010c 	bic.w	r1, r1, #12
 8009634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800963e:	430b      	orrs	r3, r1
 8009640:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800964e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009652:	6999      	ldr	r1, [r3, #24]
 8009654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	ea40 0301 	orr.w	r3, r0, r1
 800965e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	4b8f      	ldr	r3, [pc, #572]	@ (80098a4 <UART_SetConfig+0x2cc>)
 8009668:	429a      	cmp	r2, r3
 800966a:	d005      	beq.n	8009678 <UART_SetConfig+0xa0>
 800966c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	4b8d      	ldr	r3, [pc, #564]	@ (80098a8 <UART_SetConfig+0x2d0>)
 8009674:	429a      	cmp	r2, r3
 8009676:	d104      	bne.n	8009682 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009678:	f7fd f9c6 	bl	8006a08 <HAL_RCC_GetPCLK2Freq>
 800967c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009680:	e003      	b.n	800968a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009682:	f7fd f9ad 	bl	80069e0 <HAL_RCC_GetPCLK1Freq>
 8009686:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800968a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009694:	f040 810c 	bne.w	80098b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009698:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800969c:	2200      	movs	r2, #0
 800969e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80096a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80096a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80096aa:	4622      	mov	r2, r4
 80096ac:	462b      	mov	r3, r5
 80096ae:	1891      	adds	r1, r2, r2
 80096b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80096b2:	415b      	adcs	r3, r3
 80096b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80096ba:	4621      	mov	r1, r4
 80096bc:	eb12 0801 	adds.w	r8, r2, r1
 80096c0:	4629      	mov	r1, r5
 80096c2:	eb43 0901 	adc.w	r9, r3, r1
 80096c6:	f04f 0200 	mov.w	r2, #0
 80096ca:	f04f 0300 	mov.w	r3, #0
 80096ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80096d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80096d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80096da:	4690      	mov	r8, r2
 80096dc:	4699      	mov	r9, r3
 80096de:	4623      	mov	r3, r4
 80096e0:	eb18 0303 	adds.w	r3, r8, r3
 80096e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80096e8:	462b      	mov	r3, r5
 80096ea:	eb49 0303 	adc.w	r3, r9, r3
 80096ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80096f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80096fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009702:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009706:	460b      	mov	r3, r1
 8009708:	18db      	adds	r3, r3, r3
 800970a:	653b      	str	r3, [r7, #80]	@ 0x50
 800970c:	4613      	mov	r3, r2
 800970e:	eb42 0303 	adc.w	r3, r2, r3
 8009712:	657b      	str	r3, [r7, #84]	@ 0x54
 8009714:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009718:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800971c:	f7f7 fabc 	bl	8000c98 <__aeabi_uldivmod>
 8009720:	4602      	mov	r2, r0
 8009722:	460b      	mov	r3, r1
 8009724:	4b61      	ldr	r3, [pc, #388]	@ (80098ac <UART_SetConfig+0x2d4>)
 8009726:	fba3 2302 	umull	r2, r3, r3, r2
 800972a:	095b      	lsrs	r3, r3, #5
 800972c:	011c      	lsls	r4, r3, #4
 800972e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009732:	2200      	movs	r2, #0
 8009734:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009738:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800973c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009740:	4642      	mov	r2, r8
 8009742:	464b      	mov	r3, r9
 8009744:	1891      	adds	r1, r2, r2
 8009746:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009748:	415b      	adcs	r3, r3
 800974a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800974c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009750:	4641      	mov	r1, r8
 8009752:	eb12 0a01 	adds.w	sl, r2, r1
 8009756:	4649      	mov	r1, r9
 8009758:	eb43 0b01 	adc.w	fp, r3, r1
 800975c:	f04f 0200 	mov.w	r2, #0
 8009760:	f04f 0300 	mov.w	r3, #0
 8009764:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009768:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800976c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009770:	4692      	mov	sl, r2
 8009772:	469b      	mov	fp, r3
 8009774:	4643      	mov	r3, r8
 8009776:	eb1a 0303 	adds.w	r3, sl, r3
 800977a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800977e:	464b      	mov	r3, r9
 8009780:	eb4b 0303 	adc.w	r3, fp, r3
 8009784:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009794:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009798:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800979c:	460b      	mov	r3, r1
 800979e:	18db      	adds	r3, r3, r3
 80097a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80097a2:	4613      	mov	r3, r2
 80097a4:	eb42 0303 	adc.w	r3, r2, r3
 80097a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80097aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80097ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80097b2:	f7f7 fa71 	bl	8000c98 <__aeabi_uldivmod>
 80097b6:	4602      	mov	r2, r0
 80097b8:	460b      	mov	r3, r1
 80097ba:	4611      	mov	r1, r2
 80097bc:	4b3b      	ldr	r3, [pc, #236]	@ (80098ac <UART_SetConfig+0x2d4>)
 80097be:	fba3 2301 	umull	r2, r3, r3, r1
 80097c2:	095b      	lsrs	r3, r3, #5
 80097c4:	2264      	movs	r2, #100	@ 0x64
 80097c6:	fb02 f303 	mul.w	r3, r2, r3
 80097ca:	1acb      	subs	r3, r1, r3
 80097cc:	00db      	lsls	r3, r3, #3
 80097ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80097d2:	4b36      	ldr	r3, [pc, #216]	@ (80098ac <UART_SetConfig+0x2d4>)
 80097d4:	fba3 2302 	umull	r2, r3, r3, r2
 80097d8:	095b      	lsrs	r3, r3, #5
 80097da:	005b      	lsls	r3, r3, #1
 80097dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80097e0:	441c      	add	r4, r3
 80097e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097e6:	2200      	movs	r2, #0
 80097e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80097ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80097f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80097f4:	4642      	mov	r2, r8
 80097f6:	464b      	mov	r3, r9
 80097f8:	1891      	adds	r1, r2, r2
 80097fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80097fc:	415b      	adcs	r3, r3
 80097fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009800:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009804:	4641      	mov	r1, r8
 8009806:	1851      	adds	r1, r2, r1
 8009808:	6339      	str	r1, [r7, #48]	@ 0x30
 800980a:	4649      	mov	r1, r9
 800980c:	414b      	adcs	r3, r1
 800980e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009810:	f04f 0200 	mov.w	r2, #0
 8009814:	f04f 0300 	mov.w	r3, #0
 8009818:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800981c:	4659      	mov	r1, fp
 800981e:	00cb      	lsls	r3, r1, #3
 8009820:	4651      	mov	r1, sl
 8009822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009826:	4651      	mov	r1, sl
 8009828:	00ca      	lsls	r2, r1, #3
 800982a:	4610      	mov	r0, r2
 800982c:	4619      	mov	r1, r3
 800982e:	4603      	mov	r3, r0
 8009830:	4642      	mov	r2, r8
 8009832:	189b      	adds	r3, r3, r2
 8009834:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009838:	464b      	mov	r3, r9
 800983a:	460a      	mov	r2, r1
 800983c:	eb42 0303 	adc.w	r3, r2, r3
 8009840:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009850:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009854:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009858:	460b      	mov	r3, r1
 800985a:	18db      	adds	r3, r3, r3
 800985c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800985e:	4613      	mov	r3, r2
 8009860:	eb42 0303 	adc.w	r3, r2, r3
 8009864:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009866:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800986a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800986e:	f7f7 fa13 	bl	8000c98 <__aeabi_uldivmod>
 8009872:	4602      	mov	r2, r0
 8009874:	460b      	mov	r3, r1
 8009876:	4b0d      	ldr	r3, [pc, #52]	@ (80098ac <UART_SetConfig+0x2d4>)
 8009878:	fba3 1302 	umull	r1, r3, r3, r2
 800987c:	095b      	lsrs	r3, r3, #5
 800987e:	2164      	movs	r1, #100	@ 0x64
 8009880:	fb01 f303 	mul.w	r3, r1, r3
 8009884:	1ad3      	subs	r3, r2, r3
 8009886:	00db      	lsls	r3, r3, #3
 8009888:	3332      	adds	r3, #50	@ 0x32
 800988a:	4a08      	ldr	r2, [pc, #32]	@ (80098ac <UART_SetConfig+0x2d4>)
 800988c:	fba2 2303 	umull	r2, r3, r2, r3
 8009890:	095b      	lsrs	r3, r3, #5
 8009892:	f003 0207 	and.w	r2, r3, #7
 8009896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4422      	add	r2, r4
 800989e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80098a0:	e106      	b.n	8009ab0 <UART_SetConfig+0x4d8>
 80098a2:	bf00      	nop
 80098a4:	40011000 	.word	0x40011000
 80098a8:	40011400 	.word	0x40011400
 80098ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098b4:	2200      	movs	r2, #0
 80098b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80098ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80098be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80098c2:	4642      	mov	r2, r8
 80098c4:	464b      	mov	r3, r9
 80098c6:	1891      	adds	r1, r2, r2
 80098c8:	6239      	str	r1, [r7, #32]
 80098ca:	415b      	adcs	r3, r3
 80098cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80098ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80098d2:	4641      	mov	r1, r8
 80098d4:	1854      	adds	r4, r2, r1
 80098d6:	4649      	mov	r1, r9
 80098d8:	eb43 0501 	adc.w	r5, r3, r1
 80098dc:	f04f 0200 	mov.w	r2, #0
 80098e0:	f04f 0300 	mov.w	r3, #0
 80098e4:	00eb      	lsls	r3, r5, #3
 80098e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098ea:	00e2      	lsls	r2, r4, #3
 80098ec:	4614      	mov	r4, r2
 80098ee:	461d      	mov	r5, r3
 80098f0:	4643      	mov	r3, r8
 80098f2:	18e3      	adds	r3, r4, r3
 80098f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098f8:	464b      	mov	r3, r9
 80098fa:	eb45 0303 	adc.w	r3, r5, r3
 80098fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009906:	685b      	ldr	r3, [r3, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800990e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009912:	f04f 0200 	mov.w	r2, #0
 8009916:	f04f 0300 	mov.w	r3, #0
 800991a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800991e:	4629      	mov	r1, r5
 8009920:	008b      	lsls	r3, r1, #2
 8009922:	4621      	mov	r1, r4
 8009924:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009928:	4621      	mov	r1, r4
 800992a:	008a      	lsls	r2, r1, #2
 800992c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009930:	f7f7 f9b2 	bl	8000c98 <__aeabi_uldivmod>
 8009934:	4602      	mov	r2, r0
 8009936:	460b      	mov	r3, r1
 8009938:	4b60      	ldr	r3, [pc, #384]	@ (8009abc <UART_SetConfig+0x4e4>)
 800993a:	fba3 2302 	umull	r2, r3, r3, r2
 800993e:	095b      	lsrs	r3, r3, #5
 8009940:	011c      	lsls	r4, r3, #4
 8009942:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009946:	2200      	movs	r2, #0
 8009948:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800994c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009950:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009954:	4642      	mov	r2, r8
 8009956:	464b      	mov	r3, r9
 8009958:	1891      	adds	r1, r2, r2
 800995a:	61b9      	str	r1, [r7, #24]
 800995c:	415b      	adcs	r3, r3
 800995e:	61fb      	str	r3, [r7, #28]
 8009960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009964:	4641      	mov	r1, r8
 8009966:	1851      	adds	r1, r2, r1
 8009968:	6139      	str	r1, [r7, #16]
 800996a:	4649      	mov	r1, r9
 800996c:	414b      	adcs	r3, r1
 800996e:	617b      	str	r3, [r7, #20]
 8009970:	f04f 0200 	mov.w	r2, #0
 8009974:	f04f 0300 	mov.w	r3, #0
 8009978:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800997c:	4659      	mov	r1, fp
 800997e:	00cb      	lsls	r3, r1, #3
 8009980:	4651      	mov	r1, sl
 8009982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009986:	4651      	mov	r1, sl
 8009988:	00ca      	lsls	r2, r1, #3
 800998a:	4610      	mov	r0, r2
 800998c:	4619      	mov	r1, r3
 800998e:	4603      	mov	r3, r0
 8009990:	4642      	mov	r2, r8
 8009992:	189b      	adds	r3, r3, r2
 8009994:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009998:	464b      	mov	r3, r9
 800999a:	460a      	mov	r2, r1
 800999c:	eb42 0303 	adc.w	r3, r2, r3
 80099a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80099a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80099ae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80099b0:	f04f 0200 	mov.w	r2, #0
 80099b4:	f04f 0300 	mov.w	r3, #0
 80099b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80099bc:	4649      	mov	r1, r9
 80099be:	008b      	lsls	r3, r1, #2
 80099c0:	4641      	mov	r1, r8
 80099c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099c6:	4641      	mov	r1, r8
 80099c8:	008a      	lsls	r2, r1, #2
 80099ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80099ce:	f7f7 f963 	bl	8000c98 <__aeabi_uldivmod>
 80099d2:	4602      	mov	r2, r0
 80099d4:	460b      	mov	r3, r1
 80099d6:	4611      	mov	r1, r2
 80099d8:	4b38      	ldr	r3, [pc, #224]	@ (8009abc <UART_SetConfig+0x4e4>)
 80099da:	fba3 2301 	umull	r2, r3, r3, r1
 80099de:	095b      	lsrs	r3, r3, #5
 80099e0:	2264      	movs	r2, #100	@ 0x64
 80099e2:	fb02 f303 	mul.w	r3, r2, r3
 80099e6:	1acb      	subs	r3, r1, r3
 80099e8:	011b      	lsls	r3, r3, #4
 80099ea:	3332      	adds	r3, #50	@ 0x32
 80099ec:	4a33      	ldr	r2, [pc, #204]	@ (8009abc <UART_SetConfig+0x4e4>)
 80099ee:	fba2 2303 	umull	r2, r3, r2, r3
 80099f2:	095b      	lsrs	r3, r3, #5
 80099f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099f8:	441c      	add	r4, r3
 80099fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099fe:	2200      	movs	r2, #0
 8009a00:	673b      	str	r3, [r7, #112]	@ 0x70
 8009a02:	677a      	str	r2, [r7, #116]	@ 0x74
 8009a04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009a08:	4642      	mov	r2, r8
 8009a0a:	464b      	mov	r3, r9
 8009a0c:	1891      	adds	r1, r2, r2
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	415b      	adcs	r3, r3
 8009a12:	60fb      	str	r3, [r7, #12]
 8009a14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009a18:	4641      	mov	r1, r8
 8009a1a:	1851      	adds	r1, r2, r1
 8009a1c:	6039      	str	r1, [r7, #0]
 8009a1e:	4649      	mov	r1, r9
 8009a20:	414b      	adcs	r3, r1
 8009a22:	607b      	str	r3, [r7, #4]
 8009a24:	f04f 0200 	mov.w	r2, #0
 8009a28:	f04f 0300 	mov.w	r3, #0
 8009a2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009a30:	4659      	mov	r1, fp
 8009a32:	00cb      	lsls	r3, r1, #3
 8009a34:	4651      	mov	r1, sl
 8009a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a3a:	4651      	mov	r1, sl
 8009a3c:	00ca      	lsls	r2, r1, #3
 8009a3e:	4610      	mov	r0, r2
 8009a40:	4619      	mov	r1, r3
 8009a42:	4603      	mov	r3, r0
 8009a44:	4642      	mov	r2, r8
 8009a46:	189b      	adds	r3, r3, r2
 8009a48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a4a:	464b      	mov	r3, r9
 8009a4c:	460a      	mov	r2, r1
 8009a4e:	eb42 0303 	adc.w	r3, r2, r3
 8009a52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a58:	685b      	ldr	r3, [r3, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009a60:	f04f 0200 	mov.w	r2, #0
 8009a64:	f04f 0300 	mov.w	r3, #0
 8009a68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009a6c:	4649      	mov	r1, r9
 8009a6e:	008b      	lsls	r3, r1, #2
 8009a70:	4641      	mov	r1, r8
 8009a72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a76:	4641      	mov	r1, r8
 8009a78:	008a      	lsls	r2, r1, #2
 8009a7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009a7e:	f7f7 f90b 	bl	8000c98 <__aeabi_uldivmod>
 8009a82:	4602      	mov	r2, r0
 8009a84:	460b      	mov	r3, r1
 8009a86:	4b0d      	ldr	r3, [pc, #52]	@ (8009abc <UART_SetConfig+0x4e4>)
 8009a88:	fba3 1302 	umull	r1, r3, r3, r2
 8009a8c:	095b      	lsrs	r3, r3, #5
 8009a8e:	2164      	movs	r1, #100	@ 0x64
 8009a90:	fb01 f303 	mul.w	r3, r1, r3
 8009a94:	1ad3      	subs	r3, r2, r3
 8009a96:	011b      	lsls	r3, r3, #4
 8009a98:	3332      	adds	r3, #50	@ 0x32
 8009a9a:	4a08      	ldr	r2, [pc, #32]	@ (8009abc <UART_SetConfig+0x4e4>)
 8009a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8009aa0:	095b      	lsrs	r3, r3, #5
 8009aa2:	f003 020f 	and.w	r2, r3, #15
 8009aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4422      	add	r2, r4
 8009aae:	609a      	str	r2, [r3, #8]
}
 8009ab0:	bf00      	nop
 8009ab2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009abc:	51eb851f 	.word	0x51eb851f

08009ac0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009ac0:	b084      	sub	sp, #16
 8009ac2:	b480      	push	{r7}
 8009ac4:	b085      	sub	sp, #20
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	f107 001c 	add.w	r0, r7, #28
 8009ace:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009ad6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009ada:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8009ade:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009ae2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009ae6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009aea:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	4313      	orrs	r3, r2
 8009af0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009afa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009afe:	68fa      	ldr	r2, [r7, #12]
 8009b00:	431a      	orrs	r2, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009b06:	2300      	movs	r3, #0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3714      	adds	r7, #20
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	b004      	add	sp, #16
 8009b14:	4770      	bx	lr

08009b16 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009b16:	b480      	push	{r7}
 8009b18:	b083      	sub	sp, #12
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	370c      	adds	r7, #12
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr

08009b30 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009b44:	2300      	movs	r3, #0
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	370c      	adds	r7, #12
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr

08009b52 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009b52:	b480      	push	{r7}
 8009b54:	b083      	sub	sp, #12
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2203      	movs	r2, #3
 8009b5e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009b60:	2300      	movs	r3, #0
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	370c      	adds	r7, #12
 8009b66:	46bd      	mov	sp, r7
 8009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6c:	4770      	bx	lr

08009b6e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009b6e:	b480      	push	{r7}
 8009b70:	b083      	sub	sp, #12
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 0303 	and.w	r3, r3, #3
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	370c      	adds	r7, #12
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr

08009b8a <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009b8a:	b480      	push	{r7}
 8009b8c:	b085      	sub	sp, #20
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009b94:	2300      	movs	r3, #0
 8009b96:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009ba8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009bae:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009bb4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009bc4:	f023 030f 	bic.w	r3, r3, #15
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	431a      	orrs	r2, r3
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3714      	adds	r7, #20
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr

08009bde <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8009bde:	b480      	push	{r7}
 8009be0:	b083      	sub	sp, #12
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	691b      	ldr	r3, [r3, #16]
 8009bea:	b2db      	uxtb	r3, r3
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	370c      	adds	r7, #12
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b085      	sub	sp, #20
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	3314      	adds	r3, #20
 8009c06:	461a      	mov	r2, r3
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
}  
 8009c12:	4618      	mov	r0, r3
 8009c14:	3714      	adds	r7, #20
 8009c16:	46bd      	mov	sp, r7
 8009c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1c:	4770      	bx	lr

08009c1e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009c1e:	b480      	push	{r7}
 8009c20:	b085      	sub	sp, #20
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	681a      	ldr	r2, [r3, #0]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	685a      	ldr	r2, [r3, #4]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c44:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009c4a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009c50:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009c52:	68fa      	ldr	r2, [r7, #12]
 8009c54:	4313      	orrs	r3, r2
 8009c56:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c5c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	431a      	orrs	r2, r3
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009c68:	2300      	movs	r3, #0

}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3714      	adds	r7, #20
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c74:	4770      	bx	lr

08009c76 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009c76:	b580      	push	{r7, lr}
 8009c78:	b088      	sub	sp, #32
 8009c7a:	af00      	add	r7, sp, #0
 8009c7c:	6078      	str	r0, [r7, #4]
 8009c7e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009c84:	2310      	movs	r3, #16
 8009c86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009c88:	2340      	movs	r3, #64	@ 0x40
 8009c8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009c90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c94:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009c96:	f107 0308 	add.w	r3, r7, #8
 8009c9a:	4619      	mov	r1, r3
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f7ff ff74 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ca6:	2110      	movs	r1, #16
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 fa19 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009cae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cb0:	69fb      	ldr	r3, [r7, #28]
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3720      	adds	r7, #32
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}

08009cba <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009cba:	b580      	push	{r7, lr}
 8009cbc:	b088      	sub	sp, #32
 8009cbe:	af00      	add	r7, sp, #0
 8009cc0:	6078      	str	r0, [r7, #4]
 8009cc2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009cc8:	2311      	movs	r3, #17
 8009cca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ccc:	2340      	movs	r3, #64	@ 0x40
 8009cce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009cd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cd8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009cda:	f107 0308 	add.w	r3, r7, #8
 8009cde:	4619      	mov	r1, r3
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f7ff ff52 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cea:	2111      	movs	r1, #17
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 f9f7 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009cf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cf4:	69fb      	ldr	r3, [r7, #28]
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3720      	adds	r7, #32
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b088      	sub	sp, #32
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
 8009d06:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009d0c:	2312      	movs	r3, #18
 8009d0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d10:	2340      	movs	r3, #64	@ 0x40
 8009d12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d14:	2300      	movs	r3, #0
 8009d16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d1e:	f107 0308 	add.w	r3, r7, #8
 8009d22:	4619      	mov	r1, r3
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f7ff ff30 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d2e:	2112      	movs	r1, #18
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f000 f9d5 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009d36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d38:	69fb      	ldr	r3, [r7, #28]
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3720      	adds	r7, #32
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}

08009d42 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b088      	sub	sp, #32
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
 8009d4a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009d50:	2318      	movs	r3, #24
 8009d52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d54:	2340      	movs	r3, #64	@ 0x40
 8009d56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d60:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009d62:	f107 0308 	add.w	r3, r7, #8
 8009d66:	4619      	mov	r1, r3
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f7ff ff0e 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d72:	2118      	movs	r1, #24
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f9b3 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009d7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d7c:	69fb      	ldr	r3, [r7, #28]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3720      	adds	r7, #32
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}

08009d86 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b088      	sub	sp, #32
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
 8009d8e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009d94:	2319      	movs	r3, #25
 8009d96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009d98:	2340      	movs	r3, #64	@ 0x40
 8009d9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009da4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009da6:	f107 0308 	add.w	r3, r7, #8
 8009daa:	4619      	mov	r1, r3
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f7ff feec 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009db6:	2119      	movs	r1, #25
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 f991 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009dbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009dc0:	69fb      	ldr	r3, [r7, #28]
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3720      	adds	r7, #32
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
	...

08009dcc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b088      	sub	sp, #32
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009dd8:	230c      	movs	r3, #12
 8009dda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ddc:	2340      	movs	r3, #64	@ 0x40
 8009dde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009de0:	2300      	movs	r3, #0
 8009de2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009de4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009de8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009dea:	f107 0308 	add.w	r3, r7, #8
 8009dee:	4619      	mov	r1, r3
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f7ff feca 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009df6:	4a05      	ldr	r2, [pc, #20]	@ (8009e0c <SDMMC_CmdStopTransfer+0x40>)
 8009df8:	210c      	movs	r1, #12
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f970 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009e00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e02:	69fb      	ldr	r3, [r7, #28]
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3720      	adds	r7, #32
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}
 8009e0c:	05f5e100 	.word	0x05f5e100

08009e10 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b08a      	sub	sp, #40	@ 0x28
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009e20:	2307      	movs	r3, #7
 8009e22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009e24:	2340      	movs	r3, #64	@ 0x40
 8009e26:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e30:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e32:	f107 0310 	add.w	r3, r7, #16
 8009e36:	4619      	mov	r1, r3
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f7ff fea6 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e42:	2107      	movs	r1, #7
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f000 f94b 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009e4a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3728      	adds	r7, #40	@ 0x28
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b088      	sub	sp, #32
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009e62:	2300      	movs	r3, #0
 8009e64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8009e66:	2300      	movs	r3, #0
 8009e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009e74:	f107 0308 	add.w	r3, r7, #8
 8009e78:	4619      	mov	r1, r3
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7ff fe85 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f000 fb65 	bl	800a550 <SDMMC_GetCmdError>
 8009e86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e88:	69fb      	ldr	r3, [r7, #28]
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3720      	adds	r7, #32
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b088      	sub	sp, #32
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009e9a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009e9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009ea0:	2308      	movs	r3, #8
 8009ea2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ea4:	2340      	movs	r3, #64	@ 0x40
 8009ea6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009eac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009eb0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009eb2:	f107 0308 	add.w	r3, r7, #8
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f7ff fe66 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 faf8 	bl	800a4b4 <SDMMC_GetCmdResp7>
 8009ec4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ec6:	69fb      	ldr	r3, [r7, #28]
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3720      	adds	r7, #32
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b088      	sub	sp, #32
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009ede:	2337      	movs	r3, #55	@ 0x37
 8009ee0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ee2:	2340      	movs	r3, #64	@ 0x40
 8009ee4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009eea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009eee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ef0:	f107 0308 	add.w	r3, r7, #8
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f7ff fe47 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f00:	2137      	movs	r1, #55	@ 0x37
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 f8ec 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009f08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f0a:	69fb      	ldr	r3, [r7, #28]
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3720      	adds	r7, #32
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b088      	sub	sp, #32
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f24:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009f2a:	2329      	movs	r3, #41	@ 0x29
 8009f2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f2e:	2340      	movs	r3, #64	@ 0x40
 8009f30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f32:	2300      	movs	r3, #0
 8009f34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f3c:	f107 0308 	add.w	r3, r7, #8
 8009f40:	4619      	mov	r1, r3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f7ff fe21 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f000 f9ff 	bl	800a34c <SDMMC_GetCmdResp3>
 8009f4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f50:	69fb      	ldr	r3, [r7, #28]
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3720      	adds	r7, #32
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b088      	sub	sp, #32
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
 8009f62:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009f68:	2306      	movs	r3, #6
 8009f6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009f6c:	2340      	movs	r3, #64	@ 0x40
 8009f6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009f70:	2300      	movs	r3, #0
 8009f72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009f74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009f7a:	f107 0308 	add.w	r3, r7, #8
 8009f7e:	4619      	mov	r1, r3
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f7ff fe02 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f8a:	2106      	movs	r1, #6
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f8a7 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009f92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f94:	69fb      	ldr	r3, [r7, #28]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3720      	adds	r7, #32
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}

08009f9e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009f9e:	b580      	push	{r7, lr}
 8009fa0:	b088      	sub	sp, #32
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009faa:	2333      	movs	r3, #51	@ 0x33
 8009fac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009fae:	2340      	movs	r3, #64	@ 0x40
 8009fb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009fb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009fbc:	f107 0308 	add.w	r3, r7, #8
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f7ff fde1 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fcc:	2133      	movs	r1, #51	@ 0x33
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 f886 	bl	800a0e0 <SDMMC_GetCmdResp1>
 8009fd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fd6:	69fb      	ldr	r3, [r7, #28]
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3720      	adds	r7, #32
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b088      	sub	sp, #32
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009fec:	2302      	movs	r3, #2
 8009fee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009ff0:	23c0      	movs	r3, #192	@ 0xc0
 8009ff2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ff8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ffc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ffe:	f107 0308 	add.w	r3, r7, #8
 800a002:	4619      	mov	r1, r3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f7ff fdc0 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f000 f956 	bl	800a2bc <SDMMC_GetCmdResp2>
 800a010:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a012:	69fb      	ldr	r3, [r7, #28]
}
 800a014:	4618      	mov	r0, r3
 800a016:	3720      	adds	r7, #32
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}

0800a01c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b088      	sub	sp, #32
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a02a:	2309      	movs	r3, #9
 800a02c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a02e:	23c0      	movs	r3, #192	@ 0xc0
 800a030:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a032:	2300      	movs	r3, #0
 800a034:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a03a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a03c:	f107 0308 	add.w	r3, r7, #8
 800a040:	4619      	mov	r1, r3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f7ff fda1 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f937 	bl	800a2bc <SDMMC_GetCmdResp2>
 800a04e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a050:	69fb      	ldr	r3, [r7, #28]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3720      	adds	r7, #32
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}

0800a05a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b088      	sub	sp, #32
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
 800a062:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a064:	2300      	movs	r3, #0
 800a066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a068:	2303      	movs	r3, #3
 800a06a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a06c:	2340      	movs	r3, #64	@ 0x40
 800a06e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a070:	2300      	movs	r3, #0
 800a072:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a074:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a078:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a07a:	f107 0308 	add.w	r3, r7, #8
 800a07e:	4619      	mov	r1, r3
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f7ff fd82 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a086:	683a      	ldr	r2, [r7, #0]
 800a088:	2103      	movs	r1, #3
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 f99c 	bl	800a3c8 <SDMMC_GetCmdResp6>
 800a090:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a092:	69fb      	ldr	r3, [r7, #28]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3720      	adds	r7, #32
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b088      	sub	sp, #32
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a0aa:	230d      	movs	r3, #13
 800a0ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a0ae:	2340      	movs	r3, #64	@ 0x40
 800a0b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a0b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a0bc:	f107 0308 	add.w	r3, r7, #8
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f7ff fd61 	bl	8009b8a <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a0c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0cc:	210d      	movs	r1, #13
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 f806 	bl	800a0e0 <SDMMC_GetCmdResp1>
 800a0d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0d6:	69fb      	ldr	r3, [r7, #28]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3720      	adds	r7, #32
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b088      	sub	sp, #32
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	60f8      	str	r0, [r7, #12]
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	607a      	str	r2, [r7, #4]
 800a0ec:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a0ee:	4b70      	ldr	r3, [pc, #448]	@ (800a2b0 <SDMMC_GetCmdResp1+0x1d0>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a70      	ldr	r2, [pc, #448]	@ (800a2b4 <SDMMC_GetCmdResp1+0x1d4>)
 800a0f4:	fba2 2303 	umull	r2, r3, r2, r3
 800a0f8:	0a5a      	lsrs	r2, r3, #9
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	fb02 f303 	mul.w	r3, r2, r3
 800a100:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a102:	69fb      	ldr	r3, [r7, #28]
 800a104:	1e5a      	subs	r2, r3, #1
 800a106:	61fa      	str	r2, [r7, #28]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d102      	bne.n	800a112 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a10c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a110:	e0c9      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a116:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d0ef      	beq.n	800a102 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a122:	69bb      	ldr	r3, [r7, #24]
 800a124:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1ea      	bne.n	800a102 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a130:	f003 0304 	and.w	r3, r3, #4
 800a134:	2b00      	cmp	r3, #0
 800a136:	d004      	beq.n	800a142 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2204      	movs	r2, #4
 800a13c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a13e:	2304      	movs	r3, #4
 800a140:	e0b1      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a146:	f003 0301 	and.w	r3, r3, #1
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d004      	beq.n	800a158 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2201      	movs	r2, #1
 800a152:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a154:	2301      	movs	r3, #1
 800a156:	e0a6      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	22c5      	movs	r2, #197	@ 0xc5
 800a15c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f7ff fd3d 	bl	8009bde <SDIO_GetCommandResponse>
 800a164:	4603      	mov	r3, r0
 800a166:	461a      	mov	r2, r3
 800a168:	7afb      	ldrb	r3, [r7, #11]
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d001      	beq.n	800a172 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a16e:	2301      	movs	r3, #1
 800a170:	e099      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a172:	2100      	movs	r1, #0
 800a174:	68f8      	ldr	r0, [r7, #12]
 800a176:	f7ff fd3f 	bl	8009bf8 <SDIO_GetResponse>
 800a17a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a17c:	697a      	ldr	r2, [r7, #20]
 800a17e:	4b4e      	ldr	r3, [pc, #312]	@ (800a2b8 <SDMMC_GetCmdResp1+0x1d8>)
 800a180:	4013      	ands	r3, r2
 800a182:	2b00      	cmp	r3, #0
 800a184:	d101      	bne.n	800a18a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a186:	2300      	movs	r3, #0
 800a188:	e08d      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	da02      	bge.n	800a196 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a190:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a194:	e087      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d001      	beq.n	800a1a4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a1a0:	2340      	movs	r3, #64	@ 0x40
 800a1a2:	e080      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d001      	beq.n	800a1b2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a1ae:	2380      	movs	r3, #128	@ 0x80
 800a1b0:	e079      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d002      	beq.n	800a1c2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a1bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a1c0:	e071      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d002      	beq.n	800a1d2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a1cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1d0:	e069      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d002      	beq.n	800a1e2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a1dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1e0:	e061      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d002      	beq.n	800a1f2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a1ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a1f0:	e059      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d002      	beq.n	800a202 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a1fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a200:	e051      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d002      	beq.n	800a212 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a20c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a210:	e049      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a21c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a220:	e041      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d002      	beq.n	800a232 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a22c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a230:	e039      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d002      	beq.n	800a242 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a23c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a240:	e031      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d002      	beq.n	800a252 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a24c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a250:	e029      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a25c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a260:	e021      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d002      	beq.n	800a272 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a26c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a270:	e019      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a27c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a280:	e011      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d002      	beq.n	800a292 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a28c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a290:	e009      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	f003 0308 	and.w	r3, r3, #8
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d002      	beq.n	800a2a2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a29c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a2a0:	e001      	b.n	800a2a6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a2a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3720      	adds	r7, #32
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	20000004 	.word	0x20000004
 800a2b4:	10624dd3 	.word	0x10624dd3
 800a2b8:	fdffe008 	.word	0xfdffe008

0800a2bc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b085      	sub	sp, #20
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a2c4:	4b1f      	ldr	r3, [pc, #124]	@ (800a344 <SDMMC_GetCmdResp2+0x88>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a1f      	ldr	r2, [pc, #124]	@ (800a348 <SDMMC_GetCmdResp2+0x8c>)
 800a2ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ce:	0a5b      	lsrs	r3, r3, #9
 800a2d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2d4:	fb02 f303 	mul.w	r3, r2, r3
 800a2d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	1e5a      	subs	r2, r3, #1
 800a2de:	60fa      	str	r2, [r7, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d102      	bne.n	800a2ea <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a2e4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a2e8:	e026      	b.n	800a338 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d0ef      	beq.n	800a2da <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a300:	2b00      	cmp	r3, #0
 800a302:	d1ea      	bne.n	800a2da <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a308:	f003 0304 	and.w	r3, r3, #4
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d004      	beq.n	800a31a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2204      	movs	r2, #4
 800a314:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a316:	2304      	movs	r3, #4
 800a318:	e00e      	b.n	800a338 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a31e:	f003 0301 	and.w	r3, r3, #1
 800a322:	2b00      	cmp	r3, #0
 800a324:	d004      	beq.n	800a330 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2201      	movs	r2, #1
 800a32a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a32c:	2301      	movs	r3, #1
 800a32e:	e003      	b.n	800a338 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	22c5      	movs	r2, #197	@ 0xc5
 800a334:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a336:	2300      	movs	r3, #0
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3714      	adds	r7, #20
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr
 800a344:	20000004 	.word	0x20000004
 800a348:	10624dd3 	.word	0x10624dd3

0800a34c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a354:	4b1a      	ldr	r3, [pc, #104]	@ (800a3c0 <SDMMC_GetCmdResp3+0x74>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a1a      	ldr	r2, [pc, #104]	@ (800a3c4 <SDMMC_GetCmdResp3+0x78>)
 800a35a:	fba2 2303 	umull	r2, r3, r2, r3
 800a35e:	0a5b      	lsrs	r3, r3, #9
 800a360:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a364:	fb02 f303 	mul.w	r3, r2, r3
 800a368:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	1e5a      	subs	r2, r3, #1
 800a36e:	60fa      	str	r2, [r7, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d102      	bne.n	800a37a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a374:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a378:	e01b      	b.n	800a3b2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a37e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a386:	2b00      	cmp	r3, #0
 800a388:	d0ef      	beq.n	800a36a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a390:	2b00      	cmp	r3, #0
 800a392:	d1ea      	bne.n	800a36a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a398:	f003 0304 	and.w	r3, r3, #4
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d004      	beq.n	800a3aa <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2204      	movs	r2, #4
 800a3a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a3a6:	2304      	movs	r3, #4
 800a3a8:	e003      	b.n	800a3b2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	22c5      	movs	r2, #197	@ 0xc5
 800a3ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a3b0:	2300      	movs	r3, #0
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3714      	adds	r7, #20
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
 800a3be:	bf00      	nop
 800a3c0:	20000004 	.word	0x20000004
 800a3c4:	10624dd3 	.word	0x10624dd3

0800a3c8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b088      	sub	sp, #32
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	607a      	str	r2, [r7, #4]
 800a3d4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a3d6:	4b35      	ldr	r3, [pc, #212]	@ (800a4ac <SDMMC_GetCmdResp6+0xe4>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a35      	ldr	r2, [pc, #212]	@ (800a4b0 <SDMMC_GetCmdResp6+0xe8>)
 800a3dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a3e0:	0a5b      	lsrs	r3, r3, #9
 800a3e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3e6:	fb02 f303 	mul.w	r3, r2, r3
 800a3ea:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	1e5a      	subs	r2, r3, #1
 800a3f0:	61fa      	str	r2, [r7, #28]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d102      	bne.n	800a3fc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3f6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3fa:	e052      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a400:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a402:	69bb      	ldr	r3, [r7, #24]
 800a404:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d0ef      	beq.n	800a3ec <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a412:	2b00      	cmp	r3, #0
 800a414:	d1ea      	bne.n	800a3ec <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a41a:	f003 0304 	and.w	r3, r3, #4
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d004      	beq.n	800a42c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2204      	movs	r2, #4
 800a426:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a428:	2304      	movs	r3, #4
 800a42a:	e03a      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a430:	f003 0301 	and.w	r3, r3, #1
 800a434:	2b00      	cmp	r3, #0
 800a436:	d004      	beq.n	800a442 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2201      	movs	r2, #1
 800a43c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a43e:	2301      	movs	r3, #1
 800a440:	e02f      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a442:	68f8      	ldr	r0, [r7, #12]
 800a444:	f7ff fbcb 	bl	8009bde <SDIO_GetCommandResponse>
 800a448:	4603      	mov	r3, r0
 800a44a:	461a      	mov	r2, r3
 800a44c:	7afb      	ldrb	r3, [r7, #11]
 800a44e:	4293      	cmp	r3, r2
 800a450:	d001      	beq.n	800a456 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a452:	2301      	movs	r3, #1
 800a454:	e025      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	22c5      	movs	r2, #197	@ 0xc5
 800a45a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a45c:	2100      	movs	r1, #0
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f7ff fbca 	bl	8009bf8 <SDIO_GetResponse>
 800a464:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d106      	bne.n	800a47e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	0c1b      	lsrs	r3, r3, #16
 800a474:	b29a      	uxth	r2, r3
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a47a:	2300      	movs	r3, #0
 800a47c:	e011      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a484:	2b00      	cmp	r3, #0
 800a486:	d002      	beq.n	800a48e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a488:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a48c:	e009      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a494:	2b00      	cmp	r3, #0
 800a496:	d002      	beq.n	800a49e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a498:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a49c:	e001      	b.n	800a4a2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a49e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3720      	adds	r7, #32
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	20000004 	.word	0x20000004
 800a4b0:	10624dd3 	.word	0x10624dd3

0800a4b4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b085      	sub	sp, #20
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a4bc:	4b22      	ldr	r3, [pc, #136]	@ (800a548 <SDMMC_GetCmdResp7+0x94>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a22      	ldr	r2, [pc, #136]	@ (800a54c <SDMMC_GetCmdResp7+0x98>)
 800a4c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4c6:	0a5b      	lsrs	r3, r3, #9
 800a4c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4cc:	fb02 f303 	mul.w	r3, r2, r3
 800a4d0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	1e5a      	subs	r2, r3, #1
 800a4d6:	60fa      	str	r2, [r7, #12]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d102      	bne.n	800a4e2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a4dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a4e0:	e02c      	b.n	800a53c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4e6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d0ef      	beq.n	800a4d2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d1ea      	bne.n	800a4d2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a500:	f003 0304 	and.w	r3, r3, #4
 800a504:	2b00      	cmp	r3, #0
 800a506:	d004      	beq.n	800a512 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2204      	movs	r2, #4
 800a50c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a50e:	2304      	movs	r3, #4
 800a510:	e014      	b.n	800a53c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a516:	f003 0301 	and.w	r3, r3, #1
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d004      	beq.n	800a528 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2201      	movs	r2, #1
 800a522:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a524:	2301      	movs	r3, #1
 800a526:	e009      	b.n	800a53c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a52c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a530:	2b00      	cmp	r3, #0
 800a532:	d002      	beq.n	800a53a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2240      	movs	r2, #64	@ 0x40
 800a538:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a53a:	2300      	movs	r3, #0
  
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3714      	adds	r7, #20
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr
 800a548:	20000004 	.word	0x20000004
 800a54c:	10624dd3 	.word	0x10624dd3

0800a550 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a550:	b480      	push	{r7}
 800a552:	b085      	sub	sp, #20
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a558:	4b11      	ldr	r3, [pc, #68]	@ (800a5a0 <SDMMC_GetCmdError+0x50>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a11      	ldr	r2, [pc, #68]	@ (800a5a4 <SDMMC_GetCmdError+0x54>)
 800a55e:	fba2 2303 	umull	r2, r3, r2, r3
 800a562:	0a5b      	lsrs	r3, r3, #9
 800a564:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a568:	fb02 f303 	mul.w	r3, r2, r3
 800a56c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	1e5a      	subs	r2, r3, #1
 800a572:	60fa      	str	r2, [r7, #12]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d102      	bne.n	800a57e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a578:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a57c:	e009      	b.n	800a592 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a586:	2b00      	cmp	r3, #0
 800a588:	d0f1      	beq.n	800a56e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	22c5      	movs	r2, #197	@ 0xc5
 800a58e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800a590:	2300      	movs	r3, #0
}
 800a592:	4618      	mov	r0, r3
 800a594:	3714      	adds	r7, #20
 800a596:	46bd      	mov	sp, r7
 800a598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59c:	4770      	bx	lr
 800a59e:	bf00      	nop
 800a5a0:	20000004 	.word	0x20000004
 800a5a4:	10624dd3 	.word	0x10624dd3

0800a5a8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a5ac:	4904      	ldr	r1, [pc, #16]	@ (800a5c0 <MX_FATFS_Init+0x18>)
 800a5ae:	4805      	ldr	r0, [pc, #20]	@ (800a5c4 <MX_FATFS_Init+0x1c>)
 800a5b0:	f000 fa84 	bl	800aabc <FATFS_LinkDriver>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	4b03      	ldr	r3, [pc, #12]	@ (800a5c8 <MX_FATFS_Init+0x20>)
 800a5ba:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a5bc:	bf00      	nop
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	20000a5c 	.word	0x20000a5c
 800a5c4:	08010a24 	.word	0x08010a24
 800a5c8:	20000a58 	.word	0x20000a58

0800a5cc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b082      	sub	sp, #8
 800a5d0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a5d6:	f000 f896 	bl	800a706 <BSP_SD_IsDetected>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	2b01      	cmp	r3, #1
 800a5de:	d001      	beq.n	800a5e4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	e012      	b.n	800a60a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a5e4:	480b      	ldr	r0, [pc, #44]	@ (800a614 <BSP_SD_Init+0x48>)
 800a5e6:	f7fc fa23 	bl	8006a30 <HAL_SD_Init>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a5ee:	79fb      	ldrb	r3, [r7, #7]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d109      	bne.n	800a608 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a5f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800a5f8:	4806      	ldr	r0, [pc, #24]	@ (800a614 <BSP_SD_Init+0x48>)
 800a5fa:	f7fc fff1 	bl	80075e0 <HAL_SD_ConfigWideBusOperation>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d001      	beq.n	800a608 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a604:	2301      	movs	r3, #1
 800a606:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a608:	79fb      	ldrb	r3, [r7, #7]
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	3708      	adds	r7, #8
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
 800a612:	bf00      	nop
 800a614:	20000468 	.word	0x20000468

0800a618 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b086      	sub	sp, #24
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a624:	2300      	movs	r3, #0
 800a626:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	68ba      	ldr	r2, [r7, #8]
 800a62c:	68f9      	ldr	r1, [r7, #12]
 800a62e:	4806      	ldr	r0, [pc, #24]	@ (800a648 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a630:	f7fc faae 	bl	8006b90 <HAL_SD_ReadBlocks_DMA>
 800a634:	4603      	mov	r3, r0
 800a636:	2b00      	cmp	r3, #0
 800a638:	d001      	beq.n	800a63e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a63a:	2301      	movs	r3, #1
 800a63c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a63e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a640:	4618      	mov	r0, r3
 800a642:	3718      	adds	r7, #24
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}
 800a648:	20000468 	.word	0x20000468

0800a64c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b086      	sub	sp, #24
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	60b9      	str	r1, [r7, #8]
 800a656:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a658:	2300      	movs	r3, #0
 800a65a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	68f9      	ldr	r1, [r7, #12]
 800a662:	4806      	ldr	r0, [pc, #24]	@ (800a67c <BSP_SD_WriteBlocks_DMA+0x30>)
 800a664:	f7fc fb76 	bl	8006d54 <HAL_SD_WriteBlocks_DMA>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a66e:	2301      	movs	r3, #1
 800a670:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a672:	7dfb      	ldrb	r3, [r7, #23]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3718      	adds	r7, #24
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	20000468 	.word	0x20000468

0800a680 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a684:	4805      	ldr	r0, [pc, #20]	@ (800a69c <BSP_SD_GetCardState+0x1c>)
 800a686:	f7fd f845 	bl	8007714 <HAL_SD_GetCardState>
 800a68a:	4603      	mov	r3, r0
 800a68c:	2b04      	cmp	r3, #4
 800a68e:	bf14      	ite	ne
 800a690:	2301      	movne	r3, #1
 800a692:	2300      	moveq	r3, #0
 800a694:	b2db      	uxtb	r3, r3
}
 800a696:	4618      	mov	r0, r3
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	20000468 	.word	0x20000468

0800a6a0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a6a8:	6879      	ldr	r1, [r7, #4]
 800a6aa:	4803      	ldr	r0, [pc, #12]	@ (800a6b8 <BSP_SD_GetCardInfo+0x18>)
 800a6ac:	f7fc ff6c 	bl	8007588 <HAL_SD_GetCardInfo>
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	20000468 	.word	0x20000468

0800a6bc <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b082      	sub	sp, #8
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a6c4:	f000 f818 	bl	800a6f8 <BSP_SD_AbortCallback>
}
 800a6c8:	bf00      	nop
 800a6ca:	3708      	adds	r7, #8
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b082      	sub	sp, #8
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a6d8:	f000 f98c 	bl	800a9f4 <BSP_SD_WriteCpltCallback>
}
 800a6dc:	bf00      	nop
 800a6de:	3708      	adds	r7, #8
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b082      	sub	sp, #8
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a6ec:	f000 f98e 	bl	800aa0c <BSP_SD_ReadCpltCallback>
}
 800a6f0:	bf00      	nop
 800a6f2:	3708      	adds	r7, #8
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	af00      	add	r7, sp, #0

}
 800a6fc:	bf00      	nop
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr

0800a706 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a706:	b480      	push	{r7}
 800a708:	b083      	sub	sp, #12
 800a70a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a70c:	2301      	movs	r3, #1
 800a70e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800a710:	79fb      	ldrb	r3, [r7, #7]
 800a712:	b2db      	uxtb	r3, r3
}
 800a714:	4618      	mov	r0, r3
 800a716:	370c      	adds	r7, #12
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr

0800a720 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800a728:	f7f9 f912 	bl	8003950 <HAL_GetTick>
 800a72c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800a72e:	e006      	b.n	800a73e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a730:	f7ff ffa6 	bl	800a680 <BSP_SD_GetCardState>
 800a734:	4603      	mov	r3, r0
 800a736:	2b00      	cmp	r3, #0
 800a738:	d101      	bne.n	800a73e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a73a:	2300      	movs	r3, #0
 800a73c:	e009      	b.n	800a752 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800a73e:	f7f9 f907 	bl	8003950 <HAL_GetTick>
 800a742:	4602      	mov	r2, r0
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	1ad3      	subs	r3, r2, r3
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d8f0      	bhi.n	800a730 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a74e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
	...

0800a75c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	4603      	mov	r3, r0
 800a764:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a766:	4b0b      	ldr	r3, [pc, #44]	@ (800a794 <SD_CheckStatus+0x38>)
 800a768:	2201      	movs	r2, #1
 800a76a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a76c:	f7ff ff88 	bl	800a680 <BSP_SD_GetCardState>
 800a770:	4603      	mov	r3, r0
 800a772:	2b00      	cmp	r3, #0
 800a774:	d107      	bne.n	800a786 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a776:	4b07      	ldr	r3, [pc, #28]	@ (800a794 <SD_CheckStatus+0x38>)
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	f023 0301 	bic.w	r3, r3, #1
 800a780:	b2da      	uxtb	r2, r3
 800a782:	4b04      	ldr	r3, [pc, #16]	@ (800a794 <SD_CheckStatus+0x38>)
 800a784:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a786:	4b03      	ldr	r3, [pc, #12]	@ (800a794 <SD_CheckStatus+0x38>)
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	b2db      	uxtb	r3, r3
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3708      	adds	r7, #8
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}
 800a794:	2000000d 	.word	0x2000000d

0800a798 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	4603      	mov	r3, r0
 800a7a0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a7a2:	f7ff ff13 	bl	800a5cc <BSP_SD_Init>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d107      	bne.n	800a7bc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800a7ac:	79fb      	ldrb	r3, [r7, #7]
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7ff ffd4 	bl	800a75c <SD_CheckStatus>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	4b04      	ldr	r3, [pc, #16]	@ (800a7cc <SD_initialize+0x34>)
 800a7ba:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a7bc:	4b03      	ldr	r3, [pc, #12]	@ (800a7cc <SD_initialize+0x34>)
 800a7be:	781b      	ldrb	r3, [r3, #0]
 800a7c0:	b2db      	uxtb	r3, r3
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3708      	adds	r7, #8
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	2000000d 	.word	0x2000000d

0800a7d0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7ff ffbd 	bl	800a75c <SD_CheckStatus>
 800a7e2:	4603      	mov	r3, r0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b086      	sub	sp, #24
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	607a      	str	r2, [r7, #4]
 800a7f6:	603b      	str	r3, [r7, #0]
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a800:	f247 5030 	movw	r0, #30000	@ 0x7530
 800a804:	f7ff ff8c 	bl	800a720 <SD_CheckStatusWithTimeout>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	da01      	bge.n	800a812 <SD_read+0x26>
  {
    return res;
 800a80e:	7dfb      	ldrb	r3, [r7, #23]
 800a810:	e03b      	b.n	800a88a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800a812:	683a      	ldr	r2, [r7, #0]
 800a814:	6879      	ldr	r1, [r7, #4]
 800a816:	68b8      	ldr	r0, [r7, #8]
 800a818:	f7ff fefe 	bl	800a618 <BSP_SD_ReadBlocks_DMA>
 800a81c:	4603      	mov	r3, r0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d132      	bne.n	800a888 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800a822:	4b1c      	ldr	r3, [pc, #112]	@ (800a894 <SD_read+0xa8>)
 800a824:	2200      	movs	r2, #0
 800a826:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800a828:	f7f9 f892 	bl	8003950 <HAL_GetTick>
 800a82c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a82e:	bf00      	nop
 800a830:	4b18      	ldr	r3, [pc, #96]	@ (800a894 <SD_read+0xa8>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d108      	bne.n	800a84a <SD_read+0x5e>
 800a838:	f7f9 f88a 	bl	8003950 <HAL_GetTick>
 800a83c:	4602      	mov	r2, r0
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a846:	4293      	cmp	r3, r2
 800a848:	d9f2      	bls.n	800a830 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800a84a:	4b12      	ldr	r3, [pc, #72]	@ (800a894 <SD_read+0xa8>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d102      	bne.n	800a858 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800a852:	2301      	movs	r3, #1
 800a854:	75fb      	strb	r3, [r7, #23]
 800a856:	e017      	b.n	800a888 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800a858:	4b0e      	ldr	r3, [pc, #56]	@ (800a894 <SD_read+0xa8>)
 800a85a:	2200      	movs	r2, #0
 800a85c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a85e:	f7f9 f877 	bl	8003950 <HAL_GetTick>
 800a862:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a864:	e007      	b.n	800a876 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a866:	f7ff ff0b 	bl	800a680 <BSP_SD_GetCardState>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d102      	bne.n	800a876 <SD_read+0x8a>
          {
            res = RES_OK;
 800a870:	2300      	movs	r3, #0
 800a872:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800a874:	e008      	b.n	800a888 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a876:	f7f9 f86b 	bl	8003950 <HAL_GetTick>
 800a87a:	4602      	mov	r2, r0
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a884:	4293      	cmp	r3, r2
 800a886:	d9ee      	bls.n	800a866 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a888:	7dfb      	ldrb	r3, [r7, #23]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3718      	adds	r7, #24
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop
 800a894:	20000a64 	.word	0x20000a64

0800a898 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b086      	sub	sp, #24
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60b9      	str	r1, [r7, #8]
 800a8a0:	607a      	str	r2, [r7, #4]
 800a8a2:	603b      	str	r3, [r7, #0]
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a8ac:	4b24      	ldr	r3, [pc, #144]	@ (800a940 <SD_write+0xa8>)
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a8b2:	f247 5030 	movw	r0, #30000	@ 0x7530
 800a8b6:	f7ff ff33 	bl	800a720 <SD_CheckStatusWithTimeout>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	da01      	bge.n	800a8c4 <SD_write+0x2c>
  {
    return res;
 800a8c0:	7dfb      	ldrb	r3, [r7, #23]
 800a8c2:	e038      	b.n	800a936 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a8c4:	683a      	ldr	r2, [r7, #0]
 800a8c6:	6879      	ldr	r1, [r7, #4]
 800a8c8:	68b8      	ldr	r0, [r7, #8]
 800a8ca:	f7ff febf 	bl	800a64c <BSP_SD_WriteBlocks_DMA>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d12f      	bne.n	800a934 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a8d4:	f7f9 f83c 	bl	8003950 <HAL_GetTick>
 800a8d8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a8da:	bf00      	nop
 800a8dc:	4b18      	ldr	r3, [pc, #96]	@ (800a940 <SD_write+0xa8>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d108      	bne.n	800a8f6 <SD_write+0x5e>
 800a8e4:	f7f9 f834 	bl	8003950 <HAL_GetTick>
 800a8e8:	4602      	mov	r2, r0
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	1ad3      	subs	r3, r2, r3
 800a8ee:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d9f2      	bls.n	800a8dc <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800a8f6:	4b12      	ldr	r3, [pc, #72]	@ (800a940 <SD_write+0xa8>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d102      	bne.n	800a904 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a8fe:	2301      	movs	r3, #1
 800a900:	75fb      	strb	r3, [r7, #23]
 800a902:	e017      	b.n	800a934 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a904:	4b0e      	ldr	r3, [pc, #56]	@ (800a940 <SD_write+0xa8>)
 800a906:	2200      	movs	r2, #0
 800a908:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a90a:	f7f9 f821 	bl	8003950 <HAL_GetTick>
 800a90e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a910:	e007      	b.n	800a922 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a912:	f7ff feb5 	bl	800a680 <BSP_SD_GetCardState>
 800a916:	4603      	mov	r3, r0
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d102      	bne.n	800a922 <SD_write+0x8a>
          {
            res = RES_OK;
 800a91c:	2300      	movs	r3, #0
 800a91e:	75fb      	strb	r3, [r7, #23]
            break;
 800a920:	e008      	b.n	800a934 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a922:	f7f9 f815 	bl	8003950 <HAL_GetTick>
 800a926:	4602      	mov	r2, r0
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	1ad3      	subs	r3, r2, r3
 800a92c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800a930:	4293      	cmp	r3, r2
 800a932:	d9ee      	bls.n	800a912 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a934:	7dfb      	ldrb	r3, [r7, #23]
}
 800a936:	4618      	mov	r0, r3
 800a938:	3718      	adds	r7, #24
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop
 800a940:	20000a60 	.word	0x20000a60

0800a944 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b08c      	sub	sp, #48	@ 0x30
 800a948:	af00      	add	r7, sp, #0
 800a94a:	4603      	mov	r3, r0
 800a94c:	603a      	str	r2, [r7, #0]
 800a94e:	71fb      	strb	r3, [r7, #7]
 800a950:	460b      	mov	r3, r1
 800a952:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a954:	2301      	movs	r3, #1
 800a956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a95a:	4b25      	ldr	r3, [pc, #148]	@ (800a9f0 <SD_ioctl+0xac>)
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	b2db      	uxtb	r3, r3
 800a960:	f003 0301 	and.w	r3, r3, #1
 800a964:	2b00      	cmp	r3, #0
 800a966:	d001      	beq.n	800a96c <SD_ioctl+0x28>
 800a968:	2303      	movs	r3, #3
 800a96a:	e03c      	b.n	800a9e6 <SD_ioctl+0xa2>

  switch (cmd)
 800a96c:	79bb      	ldrb	r3, [r7, #6]
 800a96e:	2b03      	cmp	r3, #3
 800a970:	d834      	bhi.n	800a9dc <SD_ioctl+0x98>
 800a972:	a201      	add	r2, pc, #4	@ (adr r2, 800a978 <SD_ioctl+0x34>)
 800a974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a978:	0800a989 	.word	0x0800a989
 800a97c:	0800a991 	.word	0x0800a991
 800a980:	0800a9a9 	.word	0x0800a9a9
 800a984:	0800a9c3 	.word	0x0800a9c3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a988:	2300      	movs	r3, #0
 800a98a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a98e:	e028      	b.n	800a9e2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a990:	f107 030c 	add.w	r3, r7, #12
 800a994:	4618      	mov	r0, r3
 800a996:	f7ff fe83 	bl	800a6a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a99a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a9a6:	e01c      	b.n	800a9e2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9a8:	f107 030c 	add.w	r3, r7, #12
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7ff fe77 	bl	800a6a0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9b4:	b29a      	uxth	r2, r3
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a9c0:	e00f      	b.n	800a9e2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a9c2:	f107 030c 	add.w	r3, r7, #12
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f7ff fe6a 	bl	800a6a0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ce:	0a5a      	lsrs	r2, r3, #9
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800a9da:	e002      	b.n	800a9e2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a9dc:	2304      	movs	r3, #4
 800a9de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800a9e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3730      	adds	r7, #48	@ 0x30
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop
 800a9f0:	2000000d 	.word	0x2000000d

0800a9f4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800a9f8:	4b03      	ldr	r3, [pc, #12]	@ (800aa08 <BSP_SD_WriteCpltCallback+0x14>)
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	601a      	str	r2, [r3, #0]
}
 800a9fe:	bf00      	nop
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr
 800aa08:	20000a60 	.word	0x20000a60

0800aa0c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800aa10:	4b03      	ldr	r3, [pc, #12]	@ (800aa20 <BSP_SD_ReadCpltCallback+0x14>)
 800aa12:	2201      	movs	r2, #1
 800aa14:	601a      	str	r2, [r3, #0]
}
 800aa16:	bf00      	nop
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr
 800aa20:	20000a64 	.word	0x20000a64

0800aa24 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b087      	sub	sp, #28
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	4613      	mov	r3, r2
 800aa30:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800aa32:	2301      	movs	r3, #1
 800aa34:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800aa36:	2300      	movs	r3, #0
 800aa38:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800aa3a:	4b1f      	ldr	r3, [pc, #124]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa3c:	7a5b      	ldrb	r3, [r3, #9]
 800aa3e:	b2db      	uxtb	r3, r3
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d131      	bne.n	800aaa8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800aa44:	4b1c      	ldr	r3, [pc, #112]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa46:	7a5b      	ldrb	r3, [r3, #9]
 800aa48:	b2db      	uxtb	r3, r3
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	4b1a      	ldr	r3, [pc, #104]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa4e:	2100      	movs	r1, #0
 800aa50:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800aa52:	4b19      	ldr	r3, [pc, #100]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa54:	7a5b      	ldrb	r3, [r3, #9]
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	4a17      	ldr	r2, [pc, #92]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa5a:	009b      	lsls	r3, r3, #2
 800aa5c:	4413      	add	r3, r2
 800aa5e:	68fa      	ldr	r2, [r7, #12]
 800aa60:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800aa62:	4b15      	ldr	r3, [pc, #84]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa64:	7a5b      	ldrb	r3, [r3, #9]
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	461a      	mov	r2, r3
 800aa6a:	4b13      	ldr	r3, [pc, #76]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa6c:	4413      	add	r3, r2
 800aa6e:	79fa      	ldrb	r2, [r7, #7]
 800aa70:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800aa72:	4b11      	ldr	r3, [pc, #68]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa74:	7a5b      	ldrb	r3, [r3, #9]
 800aa76:	b2db      	uxtb	r3, r3
 800aa78:	1c5a      	adds	r2, r3, #1
 800aa7a:	b2d1      	uxtb	r1, r2
 800aa7c:	4a0e      	ldr	r2, [pc, #56]	@ (800aab8 <FATFS_LinkDriverEx+0x94>)
 800aa7e:	7251      	strb	r1, [r2, #9]
 800aa80:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800aa82:	7dbb      	ldrb	r3, [r7, #22]
 800aa84:	3330      	adds	r3, #48	@ 0x30
 800aa86:	b2da      	uxtb	r2, r3
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	3301      	adds	r3, #1
 800aa90:	223a      	movs	r2, #58	@ 0x3a
 800aa92:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	3302      	adds	r3, #2
 800aa98:	222f      	movs	r2, #47	@ 0x2f
 800aa9a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	3303      	adds	r3, #3
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800aaa8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	371c      	adds	r7, #28
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	20000a68 	.word	0x20000a68

0800aabc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
 800aac4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800aac6:	2200      	movs	r2, #0
 800aac8:	6839      	ldr	r1, [r7, #0]
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f7ff ffaa 	bl	800aa24 <FATFS_LinkDriverEx>
 800aad0:	4603      	mov	r3, r0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3708      	adds	r7, #8
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <atof>:
 800aada:	2100      	movs	r1, #0
 800aadc:	f000 be0a 	b.w	800b6f4 <strtod>

0800aae0 <sulp>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	4604      	mov	r4, r0
 800aae4:	460d      	mov	r5, r1
 800aae6:	ec45 4b10 	vmov	d0, r4, r5
 800aaea:	4616      	mov	r6, r2
 800aaec:	f003 fd3c 	bl	800e568 <__ulp>
 800aaf0:	ec51 0b10 	vmov	r0, r1, d0
 800aaf4:	b17e      	cbz	r6, 800ab16 <sulp+0x36>
 800aaf6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aafa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	dd09      	ble.n	800ab16 <sulp+0x36>
 800ab02:	051b      	lsls	r3, r3, #20
 800ab04:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ab08:	2400      	movs	r4, #0
 800ab0a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ab0e:	4622      	mov	r2, r4
 800ab10:	462b      	mov	r3, r5
 800ab12:	f7f5 fd79 	bl	8000608 <__aeabi_dmul>
 800ab16:	ec41 0b10 	vmov	d0, r0, r1
 800ab1a:	bd70      	pop	{r4, r5, r6, pc}
 800ab1c:	0000      	movs	r0, r0
	...

0800ab20 <_strtod_l>:
 800ab20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab24:	b09f      	sub	sp, #124	@ 0x7c
 800ab26:	460c      	mov	r4, r1
 800ab28:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ab2e:	9005      	str	r0, [sp, #20]
 800ab30:	f04f 0a00 	mov.w	sl, #0
 800ab34:	f04f 0b00 	mov.w	fp, #0
 800ab38:	460a      	mov	r2, r1
 800ab3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ab3c:	7811      	ldrb	r1, [r2, #0]
 800ab3e:	292b      	cmp	r1, #43	@ 0x2b
 800ab40:	d04a      	beq.n	800abd8 <_strtod_l+0xb8>
 800ab42:	d838      	bhi.n	800abb6 <_strtod_l+0x96>
 800ab44:	290d      	cmp	r1, #13
 800ab46:	d832      	bhi.n	800abae <_strtod_l+0x8e>
 800ab48:	2908      	cmp	r1, #8
 800ab4a:	d832      	bhi.n	800abb2 <_strtod_l+0x92>
 800ab4c:	2900      	cmp	r1, #0
 800ab4e:	d03b      	beq.n	800abc8 <_strtod_l+0xa8>
 800ab50:	2200      	movs	r2, #0
 800ab52:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ab54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ab56:	782a      	ldrb	r2, [r5, #0]
 800ab58:	2a30      	cmp	r2, #48	@ 0x30
 800ab5a:	f040 80b3 	bne.w	800acc4 <_strtod_l+0x1a4>
 800ab5e:	786a      	ldrb	r2, [r5, #1]
 800ab60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab64:	2a58      	cmp	r2, #88	@ 0x58
 800ab66:	d16e      	bne.n	800ac46 <_strtod_l+0x126>
 800ab68:	9302      	str	r3, [sp, #8]
 800ab6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab6c:	9301      	str	r3, [sp, #4]
 800ab6e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	4a8e      	ldr	r2, [pc, #568]	@ (800adac <_strtod_l+0x28c>)
 800ab74:	9805      	ldr	r0, [sp, #20]
 800ab76:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ab78:	a919      	add	r1, sp, #100	@ 0x64
 800ab7a:	f002 fde7 	bl	800d74c <__gethex>
 800ab7e:	f010 060f 	ands.w	r6, r0, #15
 800ab82:	4604      	mov	r4, r0
 800ab84:	d005      	beq.n	800ab92 <_strtod_l+0x72>
 800ab86:	2e06      	cmp	r6, #6
 800ab88:	d128      	bne.n	800abdc <_strtod_l+0xbc>
 800ab8a:	3501      	adds	r5, #1
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ab90:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	f040 858e 	bne.w	800b6b6 <_strtod_l+0xb96>
 800ab9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab9c:	b1cb      	cbz	r3, 800abd2 <_strtod_l+0xb2>
 800ab9e:	4652      	mov	r2, sl
 800aba0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800aba4:	ec43 2b10 	vmov	d0, r2, r3
 800aba8:	b01f      	add	sp, #124	@ 0x7c
 800abaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abae:	2920      	cmp	r1, #32
 800abb0:	d1ce      	bne.n	800ab50 <_strtod_l+0x30>
 800abb2:	3201      	adds	r2, #1
 800abb4:	e7c1      	b.n	800ab3a <_strtod_l+0x1a>
 800abb6:	292d      	cmp	r1, #45	@ 0x2d
 800abb8:	d1ca      	bne.n	800ab50 <_strtod_l+0x30>
 800abba:	2101      	movs	r1, #1
 800abbc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800abbe:	1c51      	adds	r1, r2, #1
 800abc0:	9119      	str	r1, [sp, #100]	@ 0x64
 800abc2:	7852      	ldrb	r2, [r2, #1]
 800abc4:	2a00      	cmp	r2, #0
 800abc6:	d1c5      	bne.n	800ab54 <_strtod_l+0x34>
 800abc8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800abca:	9419      	str	r4, [sp, #100]	@ 0x64
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f040 8570 	bne.w	800b6b2 <_strtod_l+0xb92>
 800abd2:	4652      	mov	r2, sl
 800abd4:	465b      	mov	r3, fp
 800abd6:	e7e5      	b.n	800aba4 <_strtod_l+0x84>
 800abd8:	2100      	movs	r1, #0
 800abda:	e7ef      	b.n	800abbc <_strtod_l+0x9c>
 800abdc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800abde:	b13a      	cbz	r2, 800abf0 <_strtod_l+0xd0>
 800abe0:	2135      	movs	r1, #53	@ 0x35
 800abe2:	a81c      	add	r0, sp, #112	@ 0x70
 800abe4:	f003 fdba 	bl	800e75c <__copybits>
 800abe8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800abea:	9805      	ldr	r0, [sp, #20]
 800abec:	f003 f988 	bl	800df00 <_Bfree>
 800abf0:	3e01      	subs	r6, #1
 800abf2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800abf4:	2e04      	cmp	r6, #4
 800abf6:	d806      	bhi.n	800ac06 <_strtod_l+0xe6>
 800abf8:	e8df f006 	tbb	[pc, r6]
 800abfc:	201d0314 	.word	0x201d0314
 800ac00:	14          	.byte	0x14
 800ac01:	00          	.byte	0x00
 800ac02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ac06:	05e1      	lsls	r1, r4, #23
 800ac08:	bf48      	it	mi
 800ac0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ac0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ac12:	0d1b      	lsrs	r3, r3, #20
 800ac14:	051b      	lsls	r3, r3, #20
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d1bb      	bne.n	800ab92 <_strtod_l+0x72>
 800ac1a:	f001 fe4d 	bl	800c8b8 <__errno>
 800ac1e:	2322      	movs	r3, #34	@ 0x22
 800ac20:	6003      	str	r3, [r0, #0]
 800ac22:	e7b6      	b.n	800ab92 <_strtod_l+0x72>
 800ac24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ac28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ac2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ac30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ac34:	e7e7      	b.n	800ac06 <_strtod_l+0xe6>
 800ac36:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800adb4 <_strtod_l+0x294>
 800ac3a:	e7e4      	b.n	800ac06 <_strtod_l+0xe6>
 800ac3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ac40:	f04f 3aff 	mov.w	sl, #4294967295
 800ac44:	e7df      	b.n	800ac06 <_strtod_l+0xe6>
 800ac46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac48:	1c5a      	adds	r2, r3, #1
 800ac4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac4c:	785b      	ldrb	r3, [r3, #1]
 800ac4e:	2b30      	cmp	r3, #48	@ 0x30
 800ac50:	d0f9      	beq.n	800ac46 <_strtod_l+0x126>
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d09d      	beq.n	800ab92 <_strtod_l+0x72>
 800ac56:	2301      	movs	r3, #1
 800ac58:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ac5c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac5e:	2300      	movs	r3, #0
 800ac60:	9308      	str	r3, [sp, #32]
 800ac62:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac64:	461f      	mov	r7, r3
 800ac66:	220a      	movs	r2, #10
 800ac68:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ac6a:	7805      	ldrb	r5, [r0, #0]
 800ac6c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ac70:	b2d9      	uxtb	r1, r3
 800ac72:	2909      	cmp	r1, #9
 800ac74:	d928      	bls.n	800acc8 <_strtod_l+0x1a8>
 800ac76:	494e      	ldr	r1, [pc, #312]	@ (800adb0 <_strtod_l+0x290>)
 800ac78:	2201      	movs	r2, #1
 800ac7a:	f001 fdae 	bl	800c7da <strncmp>
 800ac7e:	2800      	cmp	r0, #0
 800ac80:	d032      	beq.n	800ace8 <_strtod_l+0x1c8>
 800ac82:	2000      	movs	r0, #0
 800ac84:	462a      	mov	r2, r5
 800ac86:	4681      	mov	r9, r0
 800ac88:	463d      	mov	r5, r7
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	2a65      	cmp	r2, #101	@ 0x65
 800ac8e:	d001      	beq.n	800ac94 <_strtod_l+0x174>
 800ac90:	2a45      	cmp	r2, #69	@ 0x45
 800ac92:	d114      	bne.n	800acbe <_strtod_l+0x19e>
 800ac94:	b91d      	cbnz	r5, 800ac9e <_strtod_l+0x17e>
 800ac96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac98:	4302      	orrs	r2, r0
 800ac9a:	d095      	beq.n	800abc8 <_strtod_l+0xa8>
 800ac9c:	2500      	movs	r5, #0
 800ac9e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800aca0:	1c62      	adds	r2, r4, #1
 800aca2:	9219      	str	r2, [sp, #100]	@ 0x64
 800aca4:	7862      	ldrb	r2, [r4, #1]
 800aca6:	2a2b      	cmp	r2, #43	@ 0x2b
 800aca8:	d077      	beq.n	800ad9a <_strtod_l+0x27a>
 800acaa:	2a2d      	cmp	r2, #45	@ 0x2d
 800acac:	d07b      	beq.n	800ada6 <_strtod_l+0x286>
 800acae:	f04f 0c00 	mov.w	ip, #0
 800acb2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800acb6:	2909      	cmp	r1, #9
 800acb8:	f240 8082 	bls.w	800adc0 <_strtod_l+0x2a0>
 800acbc:	9419      	str	r4, [sp, #100]	@ 0x64
 800acbe:	f04f 0800 	mov.w	r8, #0
 800acc2:	e0a2      	b.n	800ae0a <_strtod_l+0x2ea>
 800acc4:	2300      	movs	r3, #0
 800acc6:	e7c7      	b.n	800ac58 <_strtod_l+0x138>
 800acc8:	2f08      	cmp	r7, #8
 800acca:	bfd5      	itete	le
 800accc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800acce:	9908      	ldrgt	r1, [sp, #32]
 800acd0:	fb02 3301 	mlale	r3, r2, r1, r3
 800acd4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800acd8:	f100 0001 	add.w	r0, r0, #1
 800acdc:	bfd4      	ite	le
 800acde:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ace0:	9308      	strgt	r3, [sp, #32]
 800ace2:	3701      	adds	r7, #1
 800ace4:	9019      	str	r0, [sp, #100]	@ 0x64
 800ace6:	e7bf      	b.n	800ac68 <_strtod_l+0x148>
 800ace8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800acea:	1c5a      	adds	r2, r3, #1
 800acec:	9219      	str	r2, [sp, #100]	@ 0x64
 800acee:	785a      	ldrb	r2, [r3, #1]
 800acf0:	b37f      	cbz	r7, 800ad52 <_strtod_l+0x232>
 800acf2:	4681      	mov	r9, r0
 800acf4:	463d      	mov	r5, r7
 800acf6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800acfa:	2b09      	cmp	r3, #9
 800acfc:	d912      	bls.n	800ad24 <_strtod_l+0x204>
 800acfe:	2301      	movs	r3, #1
 800ad00:	e7c4      	b.n	800ac8c <_strtod_l+0x16c>
 800ad02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad04:	1c5a      	adds	r2, r3, #1
 800ad06:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad08:	785a      	ldrb	r2, [r3, #1]
 800ad0a:	3001      	adds	r0, #1
 800ad0c:	2a30      	cmp	r2, #48	@ 0x30
 800ad0e:	d0f8      	beq.n	800ad02 <_strtod_l+0x1e2>
 800ad10:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ad14:	2b08      	cmp	r3, #8
 800ad16:	f200 84d3 	bhi.w	800b6c0 <_strtod_l+0xba0>
 800ad1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad1c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad1e:	4681      	mov	r9, r0
 800ad20:	2000      	movs	r0, #0
 800ad22:	4605      	mov	r5, r0
 800ad24:	3a30      	subs	r2, #48	@ 0x30
 800ad26:	f100 0301 	add.w	r3, r0, #1
 800ad2a:	d02a      	beq.n	800ad82 <_strtod_l+0x262>
 800ad2c:	4499      	add	r9, r3
 800ad2e:	eb00 0c05 	add.w	ip, r0, r5
 800ad32:	462b      	mov	r3, r5
 800ad34:	210a      	movs	r1, #10
 800ad36:	4563      	cmp	r3, ip
 800ad38:	d10d      	bne.n	800ad56 <_strtod_l+0x236>
 800ad3a:	1c69      	adds	r1, r5, #1
 800ad3c:	4401      	add	r1, r0
 800ad3e:	4428      	add	r0, r5
 800ad40:	2808      	cmp	r0, #8
 800ad42:	dc16      	bgt.n	800ad72 <_strtod_l+0x252>
 800ad44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ad46:	230a      	movs	r3, #10
 800ad48:	fb03 2300 	mla	r3, r3, r0, r2
 800ad4c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad4e:	2300      	movs	r3, #0
 800ad50:	e018      	b.n	800ad84 <_strtod_l+0x264>
 800ad52:	4638      	mov	r0, r7
 800ad54:	e7da      	b.n	800ad0c <_strtod_l+0x1ec>
 800ad56:	2b08      	cmp	r3, #8
 800ad58:	f103 0301 	add.w	r3, r3, #1
 800ad5c:	dc03      	bgt.n	800ad66 <_strtod_l+0x246>
 800ad5e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ad60:	434e      	muls	r6, r1
 800ad62:	960a      	str	r6, [sp, #40]	@ 0x28
 800ad64:	e7e7      	b.n	800ad36 <_strtod_l+0x216>
 800ad66:	2b10      	cmp	r3, #16
 800ad68:	bfde      	ittt	le
 800ad6a:	9e08      	ldrle	r6, [sp, #32]
 800ad6c:	434e      	mulle	r6, r1
 800ad6e:	9608      	strle	r6, [sp, #32]
 800ad70:	e7e1      	b.n	800ad36 <_strtod_l+0x216>
 800ad72:	280f      	cmp	r0, #15
 800ad74:	dceb      	bgt.n	800ad4e <_strtod_l+0x22e>
 800ad76:	9808      	ldr	r0, [sp, #32]
 800ad78:	230a      	movs	r3, #10
 800ad7a:	fb03 2300 	mla	r3, r3, r0, r2
 800ad7e:	9308      	str	r3, [sp, #32]
 800ad80:	e7e5      	b.n	800ad4e <_strtod_l+0x22e>
 800ad82:	4629      	mov	r1, r5
 800ad84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ad86:	1c50      	adds	r0, r2, #1
 800ad88:	9019      	str	r0, [sp, #100]	@ 0x64
 800ad8a:	7852      	ldrb	r2, [r2, #1]
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	460d      	mov	r5, r1
 800ad90:	e7b1      	b.n	800acf6 <_strtod_l+0x1d6>
 800ad92:	f04f 0900 	mov.w	r9, #0
 800ad96:	2301      	movs	r3, #1
 800ad98:	e77d      	b.n	800ac96 <_strtod_l+0x176>
 800ad9a:	f04f 0c00 	mov.w	ip, #0
 800ad9e:	1ca2      	adds	r2, r4, #2
 800ada0:	9219      	str	r2, [sp, #100]	@ 0x64
 800ada2:	78a2      	ldrb	r2, [r4, #2]
 800ada4:	e785      	b.n	800acb2 <_strtod_l+0x192>
 800ada6:	f04f 0c01 	mov.w	ip, #1
 800adaa:	e7f8      	b.n	800ad9e <_strtod_l+0x27e>
 800adac:	08010a50 	.word	0x08010a50
 800adb0:	08010a38 	.word	0x08010a38
 800adb4:	7ff00000 	.word	0x7ff00000
 800adb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800adba:	1c51      	adds	r1, r2, #1
 800adbc:	9119      	str	r1, [sp, #100]	@ 0x64
 800adbe:	7852      	ldrb	r2, [r2, #1]
 800adc0:	2a30      	cmp	r2, #48	@ 0x30
 800adc2:	d0f9      	beq.n	800adb8 <_strtod_l+0x298>
 800adc4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800adc8:	2908      	cmp	r1, #8
 800adca:	f63f af78 	bhi.w	800acbe <_strtod_l+0x19e>
 800adce:	3a30      	subs	r2, #48	@ 0x30
 800add0:	920e      	str	r2, [sp, #56]	@ 0x38
 800add2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800add4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800add6:	f04f 080a 	mov.w	r8, #10
 800adda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800addc:	1c56      	adds	r6, r2, #1
 800adde:	9619      	str	r6, [sp, #100]	@ 0x64
 800ade0:	7852      	ldrb	r2, [r2, #1]
 800ade2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ade6:	f1be 0f09 	cmp.w	lr, #9
 800adea:	d939      	bls.n	800ae60 <_strtod_l+0x340>
 800adec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800adee:	1a76      	subs	r6, r6, r1
 800adf0:	2e08      	cmp	r6, #8
 800adf2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800adf6:	dc03      	bgt.n	800ae00 <_strtod_l+0x2e0>
 800adf8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800adfa:	4588      	cmp	r8, r1
 800adfc:	bfa8      	it	ge
 800adfe:	4688      	movge	r8, r1
 800ae00:	f1bc 0f00 	cmp.w	ip, #0
 800ae04:	d001      	beq.n	800ae0a <_strtod_l+0x2ea>
 800ae06:	f1c8 0800 	rsb	r8, r8, #0
 800ae0a:	2d00      	cmp	r5, #0
 800ae0c:	d14e      	bne.n	800aeac <_strtod_l+0x38c>
 800ae0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae10:	4308      	orrs	r0, r1
 800ae12:	f47f aebe 	bne.w	800ab92 <_strtod_l+0x72>
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	f47f aed6 	bne.w	800abc8 <_strtod_l+0xa8>
 800ae1c:	2a69      	cmp	r2, #105	@ 0x69
 800ae1e:	d028      	beq.n	800ae72 <_strtod_l+0x352>
 800ae20:	dc25      	bgt.n	800ae6e <_strtod_l+0x34e>
 800ae22:	2a49      	cmp	r2, #73	@ 0x49
 800ae24:	d025      	beq.n	800ae72 <_strtod_l+0x352>
 800ae26:	2a4e      	cmp	r2, #78	@ 0x4e
 800ae28:	f47f aece 	bne.w	800abc8 <_strtod_l+0xa8>
 800ae2c:	499b      	ldr	r1, [pc, #620]	@ (800b09c <_strtod_l+0x57c>)
 800ae2e:	a819      	add	r0, sp, #100	@ 0x64
 800ae30:	f002 feae 	bl	800db90 <__match>
 800ae34:	2800      	cmp	r0, #0
 800ae36:	f43f aec7 	beq.w	800abc8 <_strtod_l+0xa8>
 800ae3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae3c:	781b      	ldrb	r3, [r3, #0]
 800ae3e:	2b28      	cmp	r3, #40	@ 0x28
 800ae40:	d12e      	bne.n	800aea0 <_strtod_l+0x380>
 800ae42:	4997      	ldr	r1, [pc, #604]	@ (800b0a0 <_strtod_l+0x580>)
 800ae44:	aa1c      	add	r2, sp, #112	@ 0x70
 800ae46:	a819      	add	r0, sp, #100	@ 0x64
 800ae48:	f002 feb6 	bl	800dbb8 <__hexnan>
 800ae4c:	2805      	cmp	r0, #5
 800ae4e:	d127      	bne.n	800aea0 <_strtod_l+0x380>
 800ae50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ae52:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ae56:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ae5a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ae5e:	e698      	b.n	800ab92 <_strtod_l+0x72>
 800ae60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ae62:	fb08 2101 	mla	r1, r8, r1, r2
 800ae66:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ae6a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae6c:	e7b5      	b.n	800adda <_strtod_l+0x2ba>
 800ae6e:	2a6e      	cmp	r2, #110	@ 0x6e
 800ae70:	e7da      	b.n	800ae28 <_strtod_l+0x308>
 800ae72:	498c      	ldr	r1, [pc, #560]	@ (800b0a4 <_strtod_l+0x584>)
 800ae74:	a819      	add	r0, sp, #100	@ 0x64
 800ae76:	f002 fe8b 	bl	800db90 <__match>
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	f43f aea4 	beq.w	800abc8 <_strtod_l+0xa8>
 800ae80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae82:	4989      	ldr	r1, [pc, #548]	@ (800b0a8 <_strtod_l+0x588>)
 800ae84:	3b01      	subs	r3, #1
 800ae86:	a819      	add	r0, sp, #100	@ 0x64
 800ae88:	9319      	str	r3, [sp, #100]	@ 0x64
 800ae8a:	f002 fe81 	bl	800db90 <__match>
 800ae8e:	b910      	cbnz	r0, 800ae96 <_strtod_l+0x376>
 800ae90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae92:	3301      	adds	r3, #1
 800ae94:	9319      	str	r3, [sp, #100]	@ 0x64
 800ae96:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b0b8 <_strtod_l+0x598>
 800ae9a:	f04f 0a00 	mov.w	sl, #0
 800ae9e:	e678      	b.n	800ab92 <_strtod_l+0x72>
 800aea0:	4882      	ldr	r0, [pc, #520]	@ (800b0ac <_strtod_l+0x58c>)
 800aea2:	f001 fd45 	bl	800c930 <nan>
 800aea6:	ec5b ab10 	vmov	sl, fp, d0
 800aeaa:	e672      	b.n	800ab92 <_strtod_l+0x72>
 800aeac:	eba8 0309 	sub.w	r3, r8, r9
 800aeb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aeb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeb4:	2f00      	cmp	r7, #0
 800aeb6:	bf08      	it	eq
 800aeb8:	462f      	moveq	r7, r5
 800aeba:	2d10      	cmp	r5, #16
 800aebc:	462c      	mov	r4, r5
 800aebe:	bfa8      	it	ge
 800aec0:	2410      	movge	r4, #16
 800aec2:	f7f5 fb27 	bl	8000514 <__aeabi_ui2d>
 800aec6:	2d09      	cmp	r5, #9
 800aec8:	4682      	mov	sl, r0
 800aeca:	468b      	mov	fp, r1
 800aecc:	dc13      	bgt.n	800aef6 <_strtod_l+0x3d6>
 800aece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f43f ae5e 	beq.w	800ab92 <_strtod_l+0x72>
 800aed6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aed8:	dd78      	ble.n	800afcc <_strtod_l+0x4ac>
 800aeda:	2b16      	cmp	r3, #22
 800aedc:	dc5f      	bgt.n	800af9e <_strtod_l+0x47e>
 800aede:	4974      	ldr	r1, [pc, #464]	@ (800b0b0 <_strtod_l+0x590>)
 800aee0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aee4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aee8:	4652      	mov	r2, sl
 800aeea:	465b      	mov	r3, fp
 800aeec:	f7f5 fb8c 	bl	8000608 <__aeabi_dmul>
 800aef0:	4682      	mov	sl, r0
 800aef2:	468b      	mov	fp, r1
 800aef4:	e64d      	b.n	800ab92 <_strtod_l+0x72>
 800aef6:	4b6e      	ldr	r3, [pc, #440]	@ (800b0b0 <_strtod_l+0x590>)
 800aef8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aefc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800af00:	f7f5 fb82 	bl	8000608 <__aeabi_dmul>
 800af04:	4682      	mov	sl, r0
 800af06:	9808      	ldr	r0, [sp, #32]
 800af08:	468b      	mov	fp, r1
 800af0a:	f7f5 fb03 	bl	8000514 <__aeabi_ui2d>
 800af0e:	4602      	mov	r2, r0
 800af10:	460b      	mov	r3, r1
 800af12:	4650      	mov	r0, sl
 800af14:	4659      	mov	r1, fp
 800af16:	f7f5 f9c1 	bl	800029c <__adddf3>
 800af1a:	2d0f      	cmp	r5, #15
 800af1c:	4682      	mov	sl, r0
 800af1e:	468b      	mov	fp, r1
 800af20:	ddd5      	ble.n	800aece <_strtod_l+0x3ae>
 800af22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af24:	1b2c      	subs	r4, r5, r4
 800af26:	441c      	add	r4, r3
 800af28:	2c00      	cmp	r4, #0
 800af2a:	f340 8096 	ble.w	800b05a <_strtod_l+0x53a>
 800af2e:	f014 030f 	ands.w	r3, r4, #15
 800af32:	d00a      	beq.n	800af4a <_strtod_l+0x42a>
 800af34:	495e      	ldr	r1, [pc, #376]	@ (800b0b0 <_strtod_l+0x590>)
 800af36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800af3a:	4652      	mov	r2, sl
 800af3c:	465b      	mov	r3, fp
 800af3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af42:	f7f5 fb61 	bl	8000608 <__aeabi_dmul>
 800af46:	4682      	mov	sl, r0
 800af48:	468b      	mov	fp, r1
 800af4a:	f034 040f 	bics.w	r4, r4, #15
 800af4e:	d073      	beq.n	800b038 <_strtod_l+0x518>
 800af50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800af54:	dd48      	ble.n	800afe8 <_strtod_l+0x4c8>
 800af56:	2400      	movs	r4, #0
 800af58:	46a0      	mov	r8, r4
 800af5a:	940a      	str	r4, [sp, #40]	@ 0x28
 800af5c:	46a1      	mov	r9, r4
 800af5e:	9a05      	ldr	r2, [sp, #20]
 800af60:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b0b8 <_strtod_l+0x598>
 800af64:	2322      	movs	r3, #34	@ 0x22
 800af66:	6013      	str	r3, [r2, #0]
 800af68:	f04f 0a00 	mov.w	sl, #0
 800af6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af6e:	2b00      	cmp	r3, #0
 800af70:	f43f ae0f 	beq.w	800ab92 <_strtod_l+0x72>
 800af74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af76:	9805      	ldr	r0, [sp, #20]
 800af78:	f002 ffc2 	bl	800df00 <_Bfree>
 800af7c:	9805      	ldr	r0, [sp, #20]
 800af7e:	4649      	mov	r1, r9
 800af80:	f002 ffbe 	bl	800df00 <_Bfree>
 800af84:	9805      	ldr	r0, [sp, #20]
 800af86:	4641      	mov	r1, r8
 800af88:	f002 ffba 	bl	800df00 <_Bfree>
 800af8c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af8e:	9805      	ldr	r0, [sp, #20]
 800af90:	f002 ffb6 	bl	800df00 <_Bfree>
 800af94:	9805      	ldr	r0, [sp, #20]
 800af96:	4621      	mov	r1, r4
 800af98:	f002 ffb2 	bl	800df00 <_Bfree>
 800af9c:	e5f9      	b.n	800ab92 <_strtod_l+0x72>
 800af9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afa0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800afa4:	4293      	cmp	r3, r2
 800afa6:	dbbc      	blt.n	800af22 <_strtod_l+0x402>
 800afa8:	4c41      	ldr	r4, [pc, #260]	@ (800b0b0 <_strtod_l+0x590>)
 800afaa:	f1c5 050f 	rsb	r5, r5, #15
 800afae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800afb2:	4652      	mov	r2, sl
 800afb4:	465b      	mov	r3, fp
 800afb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afba:	f7f5 fb25 	bl	8000608 <__aeabi_dmul>
 800afbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc0:	1b5d      	subs	r5, r3, r5
 800afc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800afc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800afca:	e78f      	b.n	800aeec <_strtod_l+0x3cc>
 800afcc:	3316      	adds	r3, #22
 800afce:	dba8      	blt.n	800af22 <_strtod_l+0x402>
 800afd0:	4b37      	ldr	r3, [pc, #220]	@ (800b0b0 <_strtod_l+0x590>)
 800afd2:	eba9 0808 	sub.w	r8, r9, r8
 800afd6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800afda:	e9d8 2300 	ldrd	r2, r3, [r8]
 800afde:	4650      	mov	r0, sl
 800afe0:	4659      	mov	r1, fp
 800afe2:	f7f5 fc3b 	bl	800085c <__aeabi_ddiv>
 800afe6:	e783      	b.n	800aef0 <_strtod_l+0x3d0>
 800afe8:	4b32      	ldr	r3, [pc, #200]	@ (800b0b4 <_strtod_l+0x594>)
 800afea:	9308      	str	r3, [sp, #32]
 800afec:	2300      	movs	r3, #0
 800afee:	1124      	asrs	r4, r4, #4
 800aff0:	4650      	mov	r0, sl
 800aff2:	4659      	mov	r1, fp
 800aff4:	461e      	mov	r6, r3
 800aff6:	2c01      	cmp	r4, #1
 800aff8:	dc21      	bgt.n	800b03e <_strtod_l+0x51e>
 800affa:	b10b      	cbz	r3, 800b000 <_strtod_l+0x4e0>
 800affc:	4682      	mov	sl, r0
 800affe:	468b      	mov	fp, r1
 800b000:	492c      	ldr	r1, [pc, #176]	@ (800b0b4 <_strtod_l+0x594>)
 800b002:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b006:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b00a:	4652      	mov	r2, sl
 800b00c:	465b      	mov	r3, fp
 800b00e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b012:	f7f5 faf9 	bl	8000608 <__aeabi_dmul>
 800b016:	4b28      	ldr	r3, [pc, #160]	@ (800b0b8 <_strtod_l+0x598>)
 800b018:	460a      	mov	r2, r1
 800b01a:	400b      	ands	r3, r1
 800b01c:	4927      	ldr	r1, [pc, #156]	@ (800b0bc <_strtod_l+0x59c>)
 800b01e:	428b      	cmp	r3, r1
 800b020:	4682      	mov	sl, r0
 800b022:	d898      	bhi.n	800af56 <_strtod_l+0x436>
 800b024:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b028:	428b      	cmp	r3, r1
 800b02a:	bf86      	itte	hi
 800b02c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b0c0 <_strtod_l+0x5a0>
 800b030:	f04f 3aff 	movhi.w	sl, #4294967295
 800b034:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b038:	2300      	movs	r3, #0
 800b03a:	9308      	str	r3, [sp, #32]
 800b03c:	e07a      	b.n	800b134 <_strtod_l+0x614>
 800b03e:	07e2      	lsls	r2, r4, #31
 800b040:	d505      	bpl.n	800b04e <_strtod_l+0x52e>
 800b042:	9b08      	ldr	r3, [sp, #32]
 800b044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b048:	f7f5 fade 	bl	8000608 <__aeabi_dmul>
 800b04c:	2301      	movs	r3, #1
 800b04e:	9a08      	ldr	r2, [sp, #32]
 800b050:	3208      	adds	r2, #8
 800b052:	3601      	adds	r6, #1
 800b054:	1064      	asrs	r4, r4, #1
 800b056:	9208      	str	r2, [sp, #32]
 800b058:	e7cd      	b.n	800aff6 <_strtod_l+0x4d6>
 800b05a:	d0ed      	beq.n	800b038 <_strtod_l+0x518>
 800b05c:	4264      	negs	r4, r4
 800b05e:	f014 020f 	ands.w	r2, r4, #15
 800b062:	d00a      	beq.n	800b07a <_strtod_l+0x55a>
 800b064:	4b12      	ldr	r3, [pc, #72]	@ (800b0b0 <_strtod_l+0x590>)
 800b066:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b06a:	4650      	mov	r0, sl
 800b06c:	4659      	mov	r1, fp
 800b06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b072:	f7f5 fbf3 	bl	800085c <__aeabi_ddiv>
 800b076:	4682      	mov	sl, r0
 800b078:	468b      	mov	fp, r1
 800b07a:	1124      	asrs	r4, r4, #4
 800b07c:	d0dc      	beq.n	800b038 <_strtod_l+0x518>
 800b07e:	2c1f      	cmp	r4, #31
 800b080:	dd20      	ble.n	800b0c4 <_strtod_l+0x5a4>
 800b082:	2400      	movs	r4, #0
 800b084:	46a0      	mov	r8, r4
 800b086:	940a      	str	r4, [sp, #40]	@ 0x28
 800b088:	46a1      	mov	r9, r4
 800b08a:	9a05      	ldr	r2, [sp, #20]
 800b08c:	2322      	movs	r3, #34	@ 0x22
 800b08e:	f04f 0a00 	mov.w	sl, #0
 800b092:	f04f 0b00 	mov.w	fp, #0
 800b096:	6013      	str	r3, [r2, #0]
 800b098:	e768      	b.n	800af6c <_strtod_l+0x44c>
 800b09a:	bf00      	nop
 800b09c:	08010a9d 	.word	0x08010a9d
 800b0a0:	08010a3c 	.word	0x08010a3c
 800b0a4:	08010a95 	.word	0x08010a95
 800b0a8:	08010ad2 	.word	0x08010ad2
 800b0ac:	08010e80 	.word	0x08010e80
 800b0b0:	08010c50 	.word	0x08010c50
 800b0b4:	08010c28 	.word	0x08010c28
 800b0b8:	7ff00000 	.word	0x7ff00000
 800b0bc:	7ca00000 	.word	0x7ca00000
 800b0c0:	7fefffff 	.word	0x7fefffff
 800b0c4:	f014 0310 	ands.w	r3, r4, #16
 800b0c8:	bf18      	it	ne
 800b0ca:	236a      	movne	r3, #106	@ 0x6a
 800b0cc:	4ea9      	ldr	r6, [pc, #676]	@ (800b374 <_strtod_l+0x854>)
 800b0ce:	9308      	str	r3, [sp, #32]
 800b0d0:	4650      	mov	r0, sl
 800b0d2:	4659      	mov	r1, fp
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	07e2      	lsls	r2, r4, #31
 800b0d8:	d504      	bpl.n	800b0e4 <_strtod_l+0x5c4>
 800b0da:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b0de:	f7f5 fa93 	bl	8000608 <__aeabi_dmul>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	1064      	asrs	r4, r4, #1
 800b0e6:	f106 0608 	add.w	r6, r6, #8
 800b0ea:	d1f4      	bne.n	800b0d6 <_strtod_l+0x5b6>
 800b0ec:	b10b      	cbz	r3, 800b0f2 <_strtod_l+0x5d2>
 800b0ee:	4682      	mov	sl, r0
 800b0f0:	468b      	mov	fp, r1
 800b0f2:	9b08      	ldr	r3, [sp, #32]
 800b0f4:	b1b3      	cbz	r3, 800b124 <_strtod_l+0x604>
 800b0f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b0fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	4659      	mov	r1, fp
 800b102:	dd0f      	ble.n	800b124 <_strtod_l+0x604>
 800b104:	2b1f      	cmp	r3, #31
 800b106:	dd55      	ble.n	800b1b4 <_strtod_l+0x694>
 800b108:	2b34      	cmp	r3, #52	@ 0x34
 800b10a:	bfde      	ittt	le
 800b10c:	f04f 33ff 	movle.w	r3, #4294967295
 800b110:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b114:	4093      	lslle	r3, r2
 800b116:	f04f 0a00 	mov.w	sl, #0
 800b11a:	bfcc      	ite	gt
 800b11c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b120:	ea03 0b01 	andle.w	fp, r3, r1
 800b124:	2200      	movs	r2, #0
 800b126:	2300      	movs	r3, #0
 800b128:	4650      	mov	r0, sl
 800b12a:	4659      	mov	r1, fp
 800b12c:	f7f5 fcd4 	bl	8000ad8 <__aeabi_dcmpeq>
 800b130:	2800      	cmp	r0, #0
 800b132:	d1a6      	bne.n	800b082 <_strtod_l+0x562>
 800b134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b136:	9300      	str	r3, [sp, #0]
 800b138:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b13a:	9805      	ldr	r0, [sp, #20]
 800b13c:	462b      	mov	r3, r5
 800b13e:	463a      	mov	r2, r7
 800b140:	f002 ff46 	bl	800dfd0 <__s2b>
 800b144:	900a      	str	r0, [sp, #40]	@ 0x28
 800b146:	2800      	cmp	r0, #0
 800b148:	f43f af05 	beq.w	800af56 <_strtod_l+0x436>
 800b14c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b14e:	2a00      	cmp	r2, #0
 800b150:	eba9 0308 	sub.w	r3, r9, r8
 800b154:	bfa8      	it	ge
 800b156:	2300      	movge	r3, #0
 800b158:	9312      	str	r3, [sp, #72]	@ 0x48
 800b15a:	2400      	movs	r4, #0
 800b15c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b160:	9316      	str	r3, [sp, #88]	@ 0x58
 800b162:	46a0      	mov	r8, r4
 800b164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b166:	9805      	ldr	r0, [sp, #20]
 800b168:	6859      	ldr	r1, [r3, #4]
 800b16a:	f002 fe89 	bl	800de80 <_Balloc>
 800b16e:	4681      	mov	r9, r0
 800b170:	2800      	cmp	r0, #0
 800b172:	f43f aef4 	beq.w	800af5e <_strtod_l+0x43e>
 800b176:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b178:	691a      	ldr	r2, [r3, #16]
 800b17a:	3202      	adds	r2, #2
 800b17c:	f103 010c 	add.w	r1, r3, #12
 800b180:	0092      	lsls	r2, r2, #2
 800b182:	300c      	adds	r0, #12
 800b184:	f001 fbc5 	bl	800c912 <memcpy>
 800b188:	ec4b ab10 	vmov	d0, sl, fp
 800b18c:	9805      	ldr	r0, [sp, #20]
 800b18e:	aa1c      	add	r2, sp, #112	@ 0x70
 800b190:	a91b      	add	r1, sp, #108	@ 0x6c
 800b192:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b196:	f003 fa57 	bl	800e648 <__d2b>
 800b19a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b19c:	2800      	cmp	r0, #0
 800b19e:	f43f aede 	beq.w	800af5e <_strtod_l+0x43e>
 800b1a2:	9805      	ldr	r0, [sp, #20]
 800b1a4:	2101      	movs	r1, #1
 800b1a6:	f002 ffa9 	bl	800e0fc <__i2b>
 800b1aa:	4680      	mov	r8, r0
 800b1ac:	b948      	cbnz	r0, 800b1c2 <_strtod_l+0x6a2>
 800b1ae:	f04f 0800 	mov.w	r8, #0
 800b1b2:	e6d4      	b.n	800af5e <_strtod_l+0x43e>
 800b1b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b1bc:	ea03 0a0a 	and.w	sl, r3, sl
 800b1c0:	e7b0      	b.n	800b124 <_strtod_l+0x604>
 800b1c2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b1c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b1c6:	2d00      	cmp	r5, #0
 800b1c8:	bfab      	itete	ge
 800b1ca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b1cc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b1ce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b1d0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b1d2:	bfac      	ite	ge
 800b1d4:	18ef      	addge	r7, r5, r3
 800b1d6:	1b5e      	sublt	r6, r3, r5
 800b1d8:	9b08      	ldr	r3, [sp, #32]
 800b1da:	1aed      	subs	r5, r5, r3
 800b1dc:	4415      	add	r5, r2
 800b1de:	4b66      	ldr	r3, [pc, #408]	@ (800b378 <_strtod_l+0x858>)
 800b1e0:	3d01      	subs	r5, #1
 800b1e2:	429d      	cmp	r5, r3
 800b1e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b1e8:	da50      	bge.n	800b28c <_strtod_l+0x76c>
 800b1ea:	1b5b      	subs	r3, r3, r5
 800b1ec:	2b1f      	cmp	r3, #31
 800b1ee:	eba2 0203 	sub.w	r2, r2, r3
 800b1f2:	f04f 0101 	mov.w	r1, #1
 800b1f6:	dc3d      	bgt.n	800b274 <_strtod_l+0x754>
 800b1f8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b1fe:	2300      	movs	r3, #0
 800b200:	9310      	str	r3, [sp, #64]	@ 0x40
 800b202:	18bd      	adds	r5, r7, r2
 800b204:	9b08      	ldr	r3, [sp, #32]
 800b206:	42af      	cmp	r7, r5
 800b208:	4416      	add	r6, r2
 800b20a:	441e      	add	r6, r3
 800b20c:	463b      	mov	r3, r7
 800b20e:	bfa8      	it	ge
 800b210:	462b      	movge	r3, r5
 800b212:	42b3      	cmp	r3, r6
 800b214:	bfa8      	it	ge
 800b216:	4633      	movge	r3, r6
 800b218:	2b00      	cmp	r3, #0
 800b21a:	bfc2      	ittt	gt
 800b21c:	1aed      	subgt	r5, r5, r3
 800b21e:	1af6      	subgt	r6, r6, r3
 800b220:	1aff      	subgt	r7, r7, r3
 800b222:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b224:	2b00      	cmp	r3, #0
 800b226:	dd16      	ble.n	800b256 <_strtod_l+0x736>
 800b228:	4641      	mov	r1, r8
 800b22a:	9805      	ldr	r0, [sp, #20]
 800b22c:	461a      	mov	r2, r3
 800b22e:	f003 f825 	bl	800e27c <__pow5mult>
 800b232:	4680      	mov	r8, r0
 800b234:	2800      	cmp	r0, #0
 800b236:	d0ba      	beq.n	800b1ae <_strtod_l+0x68e>
 800b238:	4601      	mov	r1, r0
 800b23a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b23c:	9805      	ldr	r0, [sp, #20]
 800b23e:	f002 ff73 	bl	800e128 <__multiply>
 800b242:	900e      	str	r0, [sp, #56]	@ 0x38
 800b244:	2800      	cmp	r0, #0
 800b246:	f43f ae8a 	beq.w	800af5e <_strtod_l+0x43e>
 800b24a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b24c:	9805      	ldr	r0, [sp, #20]
 800b24e:	f002 fe57 	bl	800df00 <_Bfree>
 800b252:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b254:	931a      	str	r3, [sp, #104]	@ 0x68
 800b256:	2d00      	cmp	r5, #0
 800b258:	dc1d      	bgt.n	800b296 <_strtod_l+0x776>
 800b25a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	dd23      	ble.n	800b2a8 <_strtod_l+0x788>
 800b260:	4649      	mov	r1, r9
 800b262:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b264:	9805      	ldr	r0, [sp, #20]
 800b266:	f003 f809 	bl	800e27c <__pow5mult>
 800b26a:	4681      	mov	r9, r0
 800b26c:	b9e0      	cbnz	r0, 800b2a8 <_strtod_l+0x788>
 800b26e:	f04f 0900 	mov.w	r9, #0
 800b272:	e674      	b.n	800af5e <_strtod_l+0x43e>
 800b274:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b278:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b27c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b280:	35e2      	adds	r5, #226	@ 0xe2
 800b282:	fa01 f305 	lsl.w	r3, r1, r5
 800b286:	9310      	str	r3, [sp, #64]	@ 0x40
 800b288:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b28a:	e7ba      	b.n	800b202 <_strtod_l+0x6e2>
 800b28c:	2300      	movs	r3, #0
 800b28e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b290:	2301      	movs	r3, #1
 800b292:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b294:	e7b5      	b.n	800b202 <_strtod_l+0x6e2>
 800b296:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b298:	9805      	ldr	r0, [sp, #20]
 800b29a:	462a      	mov	r2, r5
 800b29c:	f003 f848 	bl	800e330 <__lshift>
 800b2a0:	901a      	str	r0, [sp, #104]	@ 0x68
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	d1d9      	bne.n	800b25a <_strtod_l+0x73a>
 800b2a6:	e65a      	b.n	800af5e <_strtod_l+0x43e>
 800b2a8:	2e00      	cmp	r6, #0
 800b2aa:	dd07      	ble.n	800b2bc <_strtod_l+0x79c>
 800b2ac:	4649      	mov	r1, r9
 800b2ae:	9805      	ldr	r0, [sp, #20]
 800b2b0:	4632      	mov	r2, r6
 800b2b2:	f003 f83d 	bl	800e330 <__lshift>
 800b2b6:	4681      	mov	r9, r0
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	d0d8      	beq.n	800b26e <_strtod_l+0x74e>
 800b2bc:	2f00      	cmp	r7, #0
 800b2be:	dd08      	ble.n	800b2d2 <_strtod_l+0x7b2>
 800b2c0:	4641      	mov	r1, r8
 800b2c2:	9805      	ldr	r0, [sp, #20]
 800b2c4:	463a      	mov	r2, r7
 800b2c6:	f003 f833 	bl	800e330 <__lshift>
 800b2ca:	4680      	mov	r8, r0
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	f43f ae46 	beq.w	800af5e <_strtod_l+0x43e>
 800b2d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2d4:	9805      	ldr	r0, [sp, #20]
 800b2d6:	464a      	mov	r2, r9
 800b2d8:	f003 f8b2 	bl	800e440 <__mdiff>
 800b2dc:	4604      	mov	r4, r0
 800b2de:	2800      	cmp	r0, #0
 800b2e0:	f43f ae3d 	beq.w	800af5e <_strtod_l+0x43e>
 800b2e4:	68c3      	ldr	r3, [r0, #12]
 800b2e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	60c3      	str	r3, [r0, #12]
 800b2ec:	4641      	mov	r1, r8
 800b2ee:	f003 f88b 	bl	800e408 <__mcmp>
 800b2f2:	2800      	cmp	r0, #0
 800b2f4:	da46      	bge.n	800b384 <_strtod_l+0x864>
 800b2f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2f8:	ea53 030a 	orrs.w	r3, r3, sl
 800b2fc:	d16c      	bne.n	800b3d8 <_strtod_l+0x8b8>
 800b2fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b302:	2b00      	cmp	r3, #0
 800b304:	d168      	bne.n	800b3d8 <_strtod_l+0x8b8>
 800b306:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b30a:	0d1b      	lsrs	r3, r3, #20
 800b30c:	051b      	lsls	r3, r3, #20
 800b30e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b312:	d961      	bls.n	800b3d8 <_strtod_l+0x8b8>
 800b314:	6963      	ldr	r3, [r4, #20]
 800b316:	b913      	cbnz	r3, 800b31e <_strtod_l+0x7fe>
 800b318:	6923      	ldr	r3, [r4, #16]
 800b31a:	2b01      	cmp	r3, #1
 800b31c:	dd5c      	ble.n	800b3d8 <_strtod_l+0x8b8>
 800b31e:	4621      	mov	r1, r4
 800b320:	2201      	movs	r2, #1
 800b322:	9805      	ldr	r0, [sp, #20]
 800b324:	f003 f804 	bl	800e330 <__lshift>
 800b328:	4641      	mov	r1, r8
 800b32a:	4604      	mov	r4, r0
 800b32c:	f003 f86c 	bl	800e408 <__mcmp>
 800b330:	2800      	cmp	r0, #0
 800b332:	dd51      	ble.n	800b3d8 <_strtod_l+0x8b8>
 800b334:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b338:	9a08      	ldr	r2, [sp, #32]
 800b33a:	0d1b      	lsrs	r3, r3, #20
 800b33c:	051b      	lsls	r3, r3, #20
 800b33e:	2a00      	cmp	r2, #0
 800b340:	d06b      	beq.n	800b41a <_strtod_l+0x8fa>
 800b342:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b346:	d868      	bhi.n	800b41a <_strtod_l+0x8fa>
 800b348:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b34c:	f67f ae9d 	bls.w	800b08a <_strtod_l+0x56a>
 800b350:	4b0a      	ldr	r3, [pc, #40]	@ (800b37c <_strtod_l+0x85c>)
 800b352:	4650      	mov	r0, sl
 800b354:	4659      	mov	r1, fp
 800b356:	2200      	movs	r2, #0
 800b358:	f7f5 f956 	bl	8000608 <__aeabi_dmul>
 800b35c:	4b08      	ldr	r3, [pc, #32]	@ (800b380 <_strtod_l+0x860>)
 800b35e:	400b      	ands	r3, r1
 800b360:	4682      	mov	sl, r0
 800b362:	468b      	mov	fp, r1
 800b364:	2b00      	cmp	r3, #0
 800b366:	f47f ae05 	bne.w	800af74 <_strtod_l+0x454>
 800b36a:	9a05      	ldr	r2, [sp, #20]
 800b36c:	2322      	movs	r3, #34	@ 0x22
 800b36e:	6013      	str	r3, [r2, #0]
 800b370:	e600      	b.n	800af74 <_strtod_l+0x454>
 800b372:	bf00      	nop
 800b374:	08010a68 	.word	0x08010a68
 800b378:	fffffc02 	.word	0xfffffc02
 800b37c:	39500000 	.word	0x39500000
 800b380:	7ff00000 	.word	0x7ff00000
 800b384:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b388:	d165      	bne.n	800b456 <_strtod_l+0x936>
 800b38a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b38c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b390:	b35a      	cbz	r2, 800b3ea <_strtod_l+0x8ca>
 800b392:	4a9f      	ldr	r2, [pc, #636]	@ (800b610 <_strtod_l+0xaf0>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d12b      	bne.n	800b3f0 <_strtod_l+0x8d0>
 800b398:	9b08      	ldr	r3, [sp, #32]
 800b39a:	4651      	mov	r1, sl
 800b39c:	b303      	cbz	r3, 800b3e0 <_strtod_l+0x8c0>
 800b39e:	4b9d      	ldr	r3, [pc, #628]	@ (800b614 <_strtod_l+0xaf4>)
 800b3a0:	465a      	mov	r2, fp
 800b3a2:	4013      	ands	r3, r2
 800b3a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b3a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ac:	d81b      	bhi.n	800b3e6 <_strtod_l+0x8c6>
 800b3ae:	0d1b      	lsrs	r3, r3, #20
 800b3b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b3b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b3b8:	4299      	cmp	r1, r3
 800b3ba:	d119      	bne.n	800b3f0 <_strtod_l+0x8d0>
 800b3bc:	4b96      	ldr	r3, [pc, #600]	@ (800b618 <_strtod_l+0xaf8>)
 800b3be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d102      	bne.n	800b3ca <_strtod_l+0x8aa>
 800b3c4:	3101      	adds	r1, #1
 800b3c6:	f43f adca 	beq.w	800af5e <_strtod_l+0x43e>
 800b3ca:	4b92      	ldr	r3, [pc, #584]	@ (800b614 <_strtod_l+0xaf4>)
 800b3cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3ce:	401a      	ands	r2, r3
 800b3d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b3d4:	f04f 0a00 	mov.w	sl, #0
 800b3d8:	9b08      	ldr	r3, [sp, #32]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d1b8      	bne.n	800b350 <_strtod_l+0x830>
 800b3de:	e5c9      	b.n	800af74 <_strtod_l+0x454>
 800b3e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b3e4:	e7e8      	b.n	800b3b8 <_strtod_l+0x898>
 800b3e6:	4613      	mov	r3, r2
 800b3e8:	e7e6      	b.n	800b3b8 <_strtod_l+0x898>
 800b3ea:	ea53 030a 	orrs.w	r3, r3, sl
 800b3ee:	d0a1      	beq.n	800b334 <_strtod_l+0x814>
 800b3f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3f2:	b1db      	cbz	r3, 800b42c <_strtod_l+0x90c>
 800b3f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3f6:	4213      	tst	r3, r2
 800b3f8:	d0ee      	beq.n	800b3d8 <_strtod_l+0x8b8>
 800b3fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3fc:	9a08      	ldr	r2, [sp, #32]
 800b3fe:	4650      	mov	r0, sl
 800b400:	4659      	mov	r1, fp
 800b402:	b1bb      	cbz	r3, 800b434 <_strtod_l+0x914>
 800b404:	f7ff fb6c 	bl	800aae0 <sulp>
 800b408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b40c:	ec53 2b10 	vmov	r2, r3, d0
 800b410:	f7f4 ff44 	bl	800029c <__adddf3>
 800b414:	4682      	mov	sl, r0
 800b416:	468b      	mov	fp, r1
 800b418:	e7de      	b.n	800b3d8 <_strtod_l+0x8b8>
 800b41a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b41e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b422:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b426:	f04f 3aff 	mov.w	sl, #4294967295
 800b42a:	e7d5      	b.n	800b3d8 <_strtod_l+0x8b8>
 800b42c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b42e:	ea13 0f0a 	tst.w	r3, sl
 800b432:	e7e1      	b.n	800b3f8 <_strtod_l+0x8d8>
 800b434:	f7ff fb54 	bl	800aae0 <sulp>
 800b438:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b43c:	ec53 2b10 	vmov	r2, r3, d0
 800b440:	f7f4 ff2a 	bl	8000298 <__aeabi_dsub>
 800b444:	2200      	movs	r2, #0
 800b446:	2300      	movs	r3, #0
 800b448:	4682      	mov	sl, r0
 800b44a:	468b      	mov	fp, r1
 800b44c:	f7f5 fb44 	bl	8000ad8 <__aeabi_dcmpeq>
 800b450:	2800      	cmp	r0, #0
 800b452:	d0c1      	beq.n	800b3d8 <_strtod_l+0x8b8>
 800b454:	e619      	b.n	800b08a <_strtod_l+0x56a>
 800b456:	4641      	mov	r1, r8
 800b458:	4620      	mov	r0, r4
 800b45a:	f003 f94d 	bl	800e6f8 <__ratio>
 800b45e:	ec57 6b10 	vmov	r6, r7, d0
 800b462:	2200      	movs	r2, #0
 800b464:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b468:	4630      	mov	r0, r6
 800b46a:	4639      	mov	r1, r7
 800b46c:	f7f5 fb48 	bl	8000b00 <__aeabi_dcmple>
 800b470:	2800      	cmp	r0, #0
 800b472:	d06f      	beq.n	800b554 <_strtod_l+0xa34>
 800b474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b476:	2b00      	cmp	r3, #0
 800b478:	d17a      	bne.n	800b570 <_strtod_l+0xa50>
 800b47a:	f1ba 0f00 	cmp.w	sl, #0
 800b47e:	d158      	bne.n	800b532 <_strtod_l+0xa12>
 800b480:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b482:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b486:	2b00      	cmp	r3, #0
 800b488:	d15a      	bne.n	800b540 <_strtod_l+0xa20>
 800b48a:	4b64      	ldr	r3, [pc, #400]	@ (800b61c <_strtod_l+0xafc>)
 800b48c:	2200      	movs	r2, #0
 800b48e:	4630      	mov	r0, r6
 800b490:	4639      	mov	r1, r7
 800b492:	f7f5 fb2b 	bl	8000aec <__aeabi_dcmplt>
 800b496:	2800      	cmp	r0, #0
 800b498:	d159      	bne.n	800b54e <_strtod_l+0xa2e>
 800b49a:	4630      	mov	r0, r6
 800b49c:	4639      	mov	r1, r7
 800b49e:	4b60      	ldr	r3, [pc, #384]	@ (800b620 <_strtod_l+0xb00>)
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	f7f5 f8b1 	bl	8000608 <__aeabi_dmul>
 800b4a6:	4606      	mov	r6, r0
 800b4a8:	460f      	mov	r7, r1
 800b4aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b4ae:	9606      	str	r6, [sp, #24]
 800b4b0:	9307      	str	r3, [sp, #28]
 800b4b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4b6:	4d57      	ldr	r5, [pc, #348]	@ (800b614 <_strtod_l+0xaf4>)
 800b4b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b4bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4be:	401d      	ands	r5, r3
 800b4c0:	4b58      	ldr	r3, [pc, #352]	@ (800b624 <_strtod_l+0xb04>)
 800b4c2:	429d      	cmp	r5, r3
 800b4c4:	f040 80b2 	bne.w	800b62c <_strtod_l+0xb0c>
 800b4c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b4ce:	ec4b ab10 	vmov	d0, sl, fp
 800b4d2:	f003 f849 	bl	800e568 <__ulp>
 800b4d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b4da:	ec51 0b10 	vmov	r0, r1, d0
 800b4de:	f7f5 f893 	bl	8000608 <__aeabi_dmul>
 800b4e2:	4652      	mov	r2, sl
 800b4e4:	465b      	mov	r3, fp
 800b4e6:	f7f4 fed9 	bl	800029c <__adddf3>
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	4949      	ldr	r1, [pc, #292]	@ (800b614 <_strtod_l+0xaf4>)
 800b4ee:	4a4e      	ldr	r2, [pc, #312]	@ (800b628 <_strtod_l+0xb08>)
 800b4f0:	4019      	ands	r1, r3
 800b4f2:	4291      	cmp	r1, r2
 800b4f4:	4682      	mov	sl, r0
 800b4f6:	d942      	bls.n	800b57e <_strtod_l+0xa5e>
 800b4f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b4fa:	4b47      	ldr	r3, [pc, #284]	@ (800b618 <_strtod_l+0xaf8>)
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d103      	bne.n	800b508 <_strtod_l+0x9e8>
 800b500:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b502:	3301      	adds	r3, #1
 800b504:	f43f ad2b 	beq.w	800af5e <_strtod_l+0x43e>
 800b508:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b618 <_strtod_l+0xaf8>
 800b50c:	f04f 3aff 	mov.w	sl, #4294967295
 800b510:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b512:	9805      	ldr	r0, [sp, #20]
 800b514:	f002 fcf4 	bl	800df00 <_Bfree>
 800b518:	9805      	ldr	r0, [sp, #20]
 800b51a:	4649      	mov	r1, r9
 800b51c:	f002 fcf0 	bl	800df00 <_Bfree>
 800b520:	9805      	ldr	r0, [sp, #20]
 800b522:	4641      	mov	r1, r8
 800b524:	f002 fcec 	bl	800df00 <_Bfree>
 800b528:	9805      	ldr	r0, [sp, #20]
 800b52a:	4621      	mov	r1, r4
 800b52c:	f002 fce8 	bl	800df00 <_Bfree>
 800b530:	e618      	b.n	800b164 <_strtod_l+0x644>
 800b532:	f1ba 0f01 	cmp.w	sl, #1
 800b536:	d103      	bne.n	800b540 <_strtod_l+0xa20>
 800b538:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	f43f ada5 	beq.w	800b08a <_strtod_l+0x56a>
 800b540:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b5f0 <_strtod_l+0xad0>
 800b544:	4f35      	ldr	r7, [pc, #212]	@ (800b61c <_strtod_l+0xafc>)
 800b546:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b54a:	2600      	movs	r6, #0
 800b54c:	e7b1      	b.n	800b4b2 <_strtod_l+0x992>
 800b54e:	4f34      	ldr	r7, [pc, #208]	@ (800b620 <_strtod_l+0xb00>)
 800b550:	2600      	movs	r6, #0
 800b552:	e7aa      	b.n	800b4aa <_strtod_l+0x98a>
 800b554:	4b32      	ldr	r3, [pc, #200]	@ (800b620 <_strtod_l+0xb00>)
 800b556:	4630      	mov	r0, r6
 800b558:	4639      	mov	r1, r7
 800b55a:	2200      	movs	r2, #0
 800b55c:	f7f5 f854 	bl	8000608 <__aeabi_dmul>
 800b560:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b562:	4606      	mov	r6, r0
 800b564:	460f      	mov	r7, r1
 800b566:	2b00      	cmp	r3, #0
 800b568:	d09f      	beq.n	800b4aa <_strtod_l+0x98a>
 800b56a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b56e:	e7a0      	b.n	800b4b2 <_strtod_l+0x992>
 800b570:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b5f8 <_strtod_l+0xad8>
 800b574:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b578:	ec57 6b17 	vmov	r6, r7, d7
 800b57c:	e799      	b.n	800b4b2 <_strtod_l+0x992>
 800b57e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b582:	9b08      	ldr	r3, [sp, #32]
 800b584:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d1c1      	bne.n	800b510 <_strtod_l+0x9f0>
 800b58c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b590:	0d1b      	lsrs	r3, r3, #20
 800b592:	051b      	lsls	r3, r3, #20
 800b594:	429d      	cmp	r5, r3
 800b596:	d1bb      	bne.n	800b510 <_strtod_l+0x9f0>
 800b598:	4630      	mov	r0, r6
 800b59a:	4639      	mov	r1, r7
 800b59c:	f7f5 fb94 	bl	8000cc8 <__aeabi_d2lz>
 800b5a0:	f7f5 f804 	bl	80005ac <__aeabi_l2d>
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	460b      	mov	r3, r1
 800b5a8:	4630      	mov	r0, r6
 800b5aa:	4639      	mov	r1, r7
 800b5ac:	f7f4 fe74 	bl	8000298 <__aeabi_dsub>
 800b5b0:	460b      	mov	r3, r1
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b5b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5be:	ea46 060a 	orr.w	r6, r6, sl
 800b5c2:	431e      	orrs	r6, r3
 800b5c4:	d06f      	beq.n	800b6a6 <_strtod_l+0xb86>
 800b5c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b600 <_strtod_l+0xae0>)
 800b5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5cc:	f7f5 fa8e 	bl	8000aec <__aeabi_dcmplt>
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	f47f accf 	bne.w	800af74 <_strtod_l+0x454>
 800b5d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b608 <_strtod_l+0xae8>)
 800b5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5e0:	f7f5 faa2 	bl	8000b28 <__aeabi_dcmpgt>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	d093      	beq.n	800b510 <_strtod_l+0x9f0>
 800b5e8:	e4c4      	b.n	800af74 <_strtod_l+0x454>
 800b5ea:	bf00      	nop
 800b5ec:	f3af 8000 	nop.w
 800b5f0:	00000000 	.word	0x00000000
 800b5f4:	bff00000 	.word	0xbff00000
 800b5f8:	00000000 	.word	0x00000000
 800b5fc:	3ff00000 	.word	0x3ff00000
 800b600:	94a03595 	.word	0x94a03595
 800b604:	3fdfffff 	.word	0x3fdfffff
 800b608:	35afe535 	.word	0x35afe535
 800b60c:	3fe00000 	.word	0x3fe00000
 800b610:	000fffff 	.word	0x000fffff
 800b614:	7ff00000 	.word	0x7ff00000
 800b618:	7fefffff 	.word	0x7fefffff
 800b61c:	3ff00000 	.word	0x3ff00000
 800b620:	3fe00000 	.word	0x3fe00000
 800b624:	7fe00000 	.word	0x7fe00000
 800b628:	7c9fffff 	.word	0x7c9fffff
 800b62c:	9b08      	ldr	r3, [sp, #32]
 800b62e:	b323      	cbz	r3, 800b67a <_strtod_l+0xb5a>
 800b630:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b634:	d821      	bhi.n	800b67a <_strtod_l+0xb5a>
 800b636:	a328      	add	r3, pc, #160	@ (adr r3, 800b6d8 <_strtod_l+0xbb8>)
 800b638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63c:	4630      	mov	r0, r6
 800b63e:	4639      	mov	r1, r7
 800b640:	f7f5 fa5e 	bl	8000b00 <__aeabi_dcmple>
 800b644:	b1a0      	cbz	r0, 800b670 <_strtod_l+0xb50>
 800b646:	4639      	mov	r1, r7
 800b648:	4630      	mov	r0, r6
 800b64a:	f7f5 fab5 	bl	8000bb8 <__aeabi_d2uiz>
 800b64e:	2801      	cmp	r0, #1
 800b650:	bf38      	it	cc
 800b652:	2001      	movcc	r0, #1
 800b654:	f7f4 ff5e 	bl	8000514 <__aeabi_ui2d>
 800b658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b65a:	4606      	mov	r6, r0
 800b65c:	460f      	mov	r7, r1
 800b65e:	b9fb      	cbnz	r3, 800b6a0 <_strtod_l+0xb80>
 800b660:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b664:	9014      	str	r0, [sp, #80]	@ 0x50
 800b666:	9315      	str	r3, [sp, #84]	@ 0x54
 800b668:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b66c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b670:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b672:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b676:	1b5b      	subs	r3, r3, r5
 800b678:	9311      	str	r3, [sp, #68]	@ 0x44
 800b67a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b67e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b682:	f002 ff71 	bl	800e568 <__ulp>
 800b686:	4650      	mov	r0, sl
 800b688:	ec53 2b10 	vmov	r2, r3, d0
 800b68c:	4659      	mov	r1, fp
 800b68e:	f7f4 ffbb 	bl	8000608 <__aeabi_dmul>
 800b692:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b696:	f7f4 fe01 	bl	800029c <__adddf3>
 800b69a:	4682      	mov	sl, r0
 800b69c:	468b      	mov	fp, r1
 800b69e:	e770      	b.n	800b582 <_strtod_l+0xa62>
 800b6a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b6a4:	e7e0      	b.n	800b668 <_strtod_l+0xb48>
 800b6a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b6e0 <_strtod_l+0xbc0>)
 800b6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ac:	f7f5 fa1e 	bl	8000aec <__aeabi_dcmplt>
 800b6b0:	e798      	b.n	800b5e4 <_strtod_l+0xac4>
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b6b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b6b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6ba:	6013      	str	r3, [r2, #0]
 800b6bc:	f7ff ba6d 	b.w	800ab9a <_strtod_l+0x7a>
 800b6c0:	2a65      	cmp	r2, #101	@ 0x65
 800b6c2:	f43f ab66 	beq.w	800ad92 <_strtod_l+0x272>
 800b6c6:	2a45      	cmp	r2, #69	@ 0x45
 800b6c8:	f43f ab63 	beq.w	800ad92 <_strtod_l+0x272>
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	f7ff bb9e 	b.w	800ae0e <_strtod_l+0x2ee>
 800b6d2:	bf00      	nop
 800b6d4:	f3af 8000 	nop.w
 800b6d8:	ffc00000 	.word	0xffc00000
 800b6dc:	41dfffff 	.word	0x41dfffff
 800b6e0:	94a03595 	.word	0x94a03595
 800b6e4:	3fcfffff 	.word	0x3fcfffff

0800b6e8 <_strtod_r>:
 800b6e8:	4b01      	ldr	r3, [pc, #4]	@ (800b6f0 <_strtod_r+0x8>)
 800b6ea:	f7ff ba19 	b.w	800ab20 <_strtod_l>
 800b6ee:	bf00      	nop
 800b6f0:	2000001c 	.word	0x2000001c

0800b6f4 <strtod>:
 800b6f4:	460a      	mov	r2, r1
 800b6f6:	4601      	mov	r1, r0
 800b6f8:	4802      	ldr	r0, [pc, #8]	@ (800b704 <strtod+0x10>)
 800b6fa:	4b03      	ldr	r3, [pc, #12]	@ (800b708 <strtod+0x14>)
 800b6fc:	6800      	ldr	r0, [r0, #0]
 800b6fe:	f7ff ba0f 	b.w	800ab20 <_strtod_l>
 800b702:	bf00      	nop
 800b704:	20000188 	.word	0x20000188
 800b708:	2000001c 	.word	0x2000001c

0800b70c <__cvt>:
 800b70c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b710:	ec57 6b10 	vmov	r6, r7, d0
 800b714:	2f00      	cmp	r7, #0
 800b716:	460c      	mov	r4, r1
 800b718:	4619      	mov	r1, r3
 800b71a:	463b      	mov	r3, r7
 800b71c:	bfbb      	ittet	lt
 800b71e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b722:	461f      	movlt	r7, r3
 800b724:	2300      	movge	r3, #0
 800b726:	232d      	movlt	r3, #45	@ 0x2d
 800b728:	700b      	strb	r3, [r1, #0]
 800b72a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b72c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b730:	4691      	mov	r9, r2
 800b732:	f023 0820 	bic.w	r8, r3, #32
 800b736:	bfbc      	itt	lt
 800b738:	4632      	movlt	r2, r6
 800b73a:	4616      	movlt	r6, r2
 800b73c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b740:	d005      	beq.n	800b74e <__cvt+0x42>
 800b742:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b746:	d100      	bne.n	800b74a <__cvt+0x3e>
 800b748:	3401      	adds	r4, #1
 800b74a:	2102      	movs	r1, #2
 800b74c:	e000      	b.n	800b750 <__cvt+0x44>
 800b74e:	2103      	movs	r1, #3
 800b750:	ab03      	add	r3, sp, #12
 800b752:	9301      	str	r3, [sp, #4]
 800b754:	ab02      	add	r3, sp, #8
 800b756:	9300      	str	r3, [sp, #0]
 800b758:	ec47 6b10 	vmov	d0, r6, r7
 800b75c:	4653      	mov	r3, sl
 800b75e:	4622      	mov	r2, r4
 800b760:	f001 f97e 	bl	800ca60 <_dtoa_r>
 800b764:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b768:	4605      	mov	r5, r0
 800b76a:	d119      	bne.n	800b7a0 <__cvt+0x94>
 800b76c:	f019 0f01 	tst.w	r9, #1
 800b770:	d00e      	beq.n	800b790 <__cvt+0x84>
 800b772:	eb00 0904 	add.w	r9, r0, r4
 800b776:	2200      	movs	r2, #0
 800b778:	2300      	movs	r3, #0
 800b77a:	4630      	mov	r0, r6
 800b77c:	4639      	mov	r1, r7
 800b77e:	f7f5 f9ab 	bl	8000ad8 <__aeabi_dcmpeq>
 800b782:	b108      	cbz	r0, 800b788 <__cvt+0x7c>
 800b784:	f8cd 900c 	str.w	r9, [sp, #12]
 800b788:	2230      	movs	r2, #48	@ 0x30
 800b78a:	9b03      	ldr	r3, [sp, #12]
 800b78c:	454b      	cmp	r3, r9
 800b78e:	d31e      	bcc.n	800b7ce <__cvt+0xc2>
 800b790:	9b03      	ldr	r3, [sp, #12]
 800b792:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b794:	1b5b      	subs	r3, r3, r5
 800b796:	4628      	mov	r0, r5
 800b798:	6013      	str	r3, [r2, #0]
 800b79a:	b004      	add	sp, #16
 800b79c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b7a4:	eb00 0904 	add.w	r9, r0, r4
 800b7a8:	d1e5      	bne.n	800b776 <__cvt+0x6a>
 800b7aa:	7803      	ldrb	r3, [r0, #0]
 800b7ac:	2b30      	cmp	r3, #48	@ 0x30
 800b7ae:	d10a      	bne.n	800b7c6 <__cvt+0xba>
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	4630      	mov	r0, r6
 800b7b6:	4639      	mov	r1, r7
 800b7b8:	f7f5 f98e 	bl	8000ad8 <__aeabi_dcmpeq>
 800b7bc:	b918      	cbnz	r0, 800b7c6 <__cvt+0xba>
 800b7be:	f1c4 0401 	rsb	r4, r4, #1
 800b7c2:	f8ca 4000 	str.w	r4, [sl]
 800b7c6:	f8da 3000 	ldr.w	r3, [sl]
 800b7ca:	4499      	add	r9, r3
 800b7cc:	e7d3      	b.n	800b776 <__cvt+0x6a>
 800b7ce:	1c59      	adds	r1, r3, #1
 800b7d0:	9103      	str	r1, [sp, #12]
 800b7d2:	701a      	strb	r2, [r3, #0]
 800b7d4:	e7d9      	b.n	800b78a <__cvt+0x7e>

0800b7d6 <__exponent>:
 800b7d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7d8:	2900      	cmp	r1, #0
 800b7da:	bfba      	itte	lt
 800b7dc:	4249      	neglt	r1, r1
 800b7de:	232d      	movlt	r3, #45	@ 0x2d
 800b7e0:	232b      	movge	r3, #43	@ 0x2b
 800b7e2:	2909      	cmp	r1, #9
 800b7e4:	7002      	strb	r2, [r0, #0]
 800b7e6:	7043      	strb	r3, [r0, #1]
 800b7e8:	dd29      	ble.n	800b83e <__exponent+0x68>
 800b7ea:	f10d 0307 	add.w	r3, sp, #7
 800b7ee:	461d      	mov	r5, r3
 800b7f0:	270a      	movs	r7, #10
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	fbb1 f6f7 	udiv	r6, r1, r7
 800b7f8:	fb07 1416 	mls	r4, r7, r6, r1
 800b7fc:	3430      	adds	r4, #48	@ 0x30
 800b7fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b802:	460c      	mov	r4, r1
 800b804:	2c63      	cmp	r4, #99	@ 0x63
 800b806:	f103 33ff 	add.w	r3, r3, #4294967295
 800b80a:	4631      	mov	r1, r6
 800b80c:	dcf1      	bgt.n	800b7f2 <__exponent+0x1c>
 800b80e:	3130      	adds	r1, #48	@ 0x30
 800b810:	1e94      	subs	r4, r2, #2
 800b812:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b816:	1c41      	adds	r1, r0, #1
 800b818:	4623      	mov	r3, r4
 800b81a:	42ab      	cmp	r3, r5
 800b81c:	d30a      	bcc.n	800b834 <__exponent+0x5e>
 800b81e:	f10d 0309 	add.w	r3, sp, #9
 800b822:	1a9b      	subs	r3, r3, r2
 800b824:	42ac      	cmp	r4, r5
 800b826:	bf88      	it	hi
 800b828:	2300      	movhi	r3, #0
 800b82a:	3302      	adds	r3, #2
 800b82c:	4403      	add	r3, r0
 800b82e:	1a18      	subs	r0, r3, r0
 800b830:	b003      	add	sp, #12
 800b832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b834:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b838:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b83c:	e7ed      	b.n	800b81a <__exponent+0x44>
 800b83e:	2330      	movs	r3, #48	@ 0x30
 800b840:	3130      	adds	r1, #48	@ 0x30
 800b842:	7083      	strb	r3, [r0, #2]
 800b844:	70c1      	strb	r1, [r0, #3]
 800b846:	1d03      	adds	r3, r0, #4
 800b848:	e7f1      	b.n	800b82e <__exponent+0x58>
	...

0800b84c <_printf_float>:
 800b84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b850:	b08d      	sub	sp, #52	@ 0x34
 800b852:	460c      	mov	r4, r1
 800b854:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b858:	4616      	mov	r6, r2
 800b85a:	461f      	mov	r7, r3
 800b85c:	4605      	mov	r5, r0
 800b85e:	f000 ffe1 	bl	800c824 <_localeconv_r>
 800b862:	6803      	ldr	r3, [r0, #0]
 800b864:	9304      	str	r3, [sp, #16]
 800b866:	4618      	mov	r0, r3
 800b868:	f7f4 fd0a 	bl	8000280 <strlen>
 800b86c:	2300      	movs	r3, #0
 800b86e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b870:	f8d8 3000 	ldr.w	r3, [r8]
 800b874:	9005      	str	r0, [sp, #20]
 800b876:	3307      	adds	r3, #7
 800b878:	f023 0307 	bic.w	r3, r3, #7
 800b87c:	f103 0208 	add.w	r2, r3, #8
 800b880:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b884:	f8d4 b000 	ldr.w	fp, [r4]
 800b888:	f8c8 2000 	str.w	r2, [r8]
 800b88c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b890:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b894:	9307      	str	r3, [sp, #28]
 800b896:	f8cd 8018 	str.w	r8, [sp, #24]
 800b89a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b89e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8a2:	4b9c      	ldr	r3, [pc, #624]	@ (800bb14 <_printf_float+0x2c8>)
 800b8a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b8a8:	f7f5 f948 	bl	8000b3c <__aeabi_dcmpun>
 800b8ac:	bb70      	cbnz	r0, 800b90c <_printf_float+0xc0>
 800b8ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b8b2:	4b98      	ldr	r3, [pc, #608]	@ (800bb14 <_printf_float+0x2c8>)
 800b8b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b8b8:	f7f5 f922 	bl	8000b00 <__aeabi_dcmple>
 800b8bc:	bb30      	cbnz	r0, 800b90c <_printf_float+0xc0>
 800b8be:	2200      	movs	r2, #0
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	4640      	mov	r0, r8
 800b8c4:	4649      	mov	r1, r9
 800b8c6:	f7f5 f911 	bl	8000aec <__aeabi_dcmplt>
 800b8ca:	b110      	cbz	r0, 800b8d2 <_printf_float+0x86>
 800b8cc:	232d      	movs	r3, #45	@ 0x2d
 800b8ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8d2:	4a91      	ldr	r2, [pc, #580]	@ (800bb18 <_printf_float+0x2cc>)
 800b8d4:	4b91      	ldr	r3, [pc, #580]	@ (800bb1c <_printf_float+0x2d0>)
 800b8d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b8da:	bf94      	ite	ls
 800b8dc:	4690      	movls	r8, r2
 800b8de:	4698      	movhi	r8, r3
 800b8e0:	2303      	movs	r3, #3
 800b8e2:	6123      	str	r3, [r4, #16]
 800b8e4:	f02b 0304 	bic.w	r3, fp, #4
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	f04f 0900 	mov.w	r9, #0
 800b8ee:	9700      	str	r7, [sp, #0]
 800b8f0:	4633      	mov	r3, r6
 800b8f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b8f4:	4621      	mov	r1, r4
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	f000 f9d2 	bl	800bca0 <_printf_common>
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	f040 808d 	bne.w	800ba1c <_printf_float+0x1d0>
 800b902:	f04f 30ff 	mov.w	r0, #4294967295
 800b906:	b00d      	add	sp, #52	@ 0x34
 800b908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b90c:	4642      	mov	r2, r8
 800b90e:	464b      	mov	r3, r9
 800b910:	4640      	mov	r0, r8
 800b912:	4649      	mov	r1, r9
 800b914:	f7f5 f912 	bl	8000b3c <__aeabi_dcmpun>
 800b918:	b140      	cbz	r0, 800b92c <_printf_float+0xe0>
 800b91a:	464b      	mov	r3, r9
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	bfbc      	itt	lt
 800b920:	232d      	movlt	r3, #45	@ 0x2d
 800b922:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b926:	4a7e      	ldr	r2, [pc, #504]	@ (800bb20 <_printf_float+0x2d4>)
 800b928:	4b7e      	ldr	r3, [pc, #504]	@ (800bb24 <_printf_float+0x2d8>)
 800b92a:	e7d4      	b.n	800b8d6 <_printf_float+0x8a>
 800b92c:	6863      	ldr	r3, [r4, #4]
 800b92e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b932:	9206      	str	r2, [sp, #24]
 800b934:	1c5a      	adds	r2, r3, #1
 800b936:	d13b      	bne.n	800b9b0 <_printf_float+0x164>
 800b938:	2306      	movs	r3, #6
 800b93a:	6063      	str	r3, [r4, #4]
 800b93c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b940:	2300      	movs	r3, #0
 800b942:	6022      	str	r2, [r4, #0]
 800b944:	9303      	str	r3, [sp, #12]
 800b946:	ab0a      	add	r3, sp, #40	@ 0x28
 800b948:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b94c:	ab09      	add	r3, sp, #36	@ 0x24
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	6861      	ldr	r1, [r4, #4]
 800b952:	ec49 8b10 	vmov	d0, r8, r9
 800b956:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b95a:	4628      	mov	r0, r5
 800b95c:	f7ff fed6 	bl	800b70c <__cvt>
 800b960:	9b06      	ldr	r3, [sp, #24]
 800b962:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b964:	2b47      	cmp	r3, #71	@ 0x47
 800b966:	4680      	mov	r8, r0
 800b968:	d129      	bne.n	800b9be <_printf_float+0x172>
 800b96a:	1cc8      	adds	r0, r1, #3
 800b96c:	db02      	blt.n	800b974 <_printf_float+0x128>
 800b96e:	6863      	ldr	r3, [r4, #4]
 800b970:	4299      	cmp	r1, r3
 800b972:	dd41      	ble.n	800b9f8 <_printf_float+0x1ac>
 800b974:	f1aa 0a02 	sub.w	sl, sl, #2
 800b978:	fa5f fa8a 	uxtb.w	sl, sl
 800b97c:	3901      	subs	r1, #1
 800b97e:	4652      	mov	r2, sl
 800b980:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b984:	9109      	str	r1, [sp, #36]	@ 0x24
 800b986:	f7ff ff26 	bl	800b7d6 <__exponent>
 800b98a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b98c:	1813      	adds	r3, r2, r0
 800b98e:	2a01      	cmp	r2, #1
 800b990:	4681      	mov	r9, r0
 800b992:	6123      	str	r3, [r4, #16]
 800b994:	dc02      	bgt.n	800b99c <_printf_float+0x150>
 800b996:	6822      	ldr	r2, [r4, #0]
 800b998:	07d2      	lsls	r2, r2, #31
 800b99a:	d501      	bpl.n	800b9a0 <_printf_float+0x154>
 800b99c:	3301      	adds	r3, #1
 800b99e:	6123      	str	r3, [r4, #16]
 800b9a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d0a2      	beq.n	800b8ee <_printf_float+0xa2>
 800b9a8:	232d      	movs	r3, #45	@ 0x2d
 800b9aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9ae:	e79e      	b.n	800b8ee <_printf_float+0xa2>
 800b9b0:	9a06      	ldr	r2, [sp, #24]
 800b9b2:	2a47      	cmp	r2, #71	@ 0x47
 800b9b4:	d1c2      	bne.n	800b93c <_printf_float+0xf0>
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d1c0      	bne.n	800b93c <_printf_float+0xf0>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e7bd      	b.n	800b93a <_printf_float+0xee>
 800b9be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b9c2:	d9db      	bls.n	800b97c <_printf_float+0x130>
 800b9c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b9c8:	d118      	bne.n	800b9fc <_printf_float+0x1b0>
 800b9ca:	2900      	cmp	r1, #0
 800b9cc:	6863      	ldr	r3, [r4, #4]
 800b9ce:	dd0b      	ble.n	800b9e8 <_printf_float+0x19c>
 800b9d0:	6121      	str	r1, [r4, #16]
 800b9d2:	b913      	cbnz	r3, 800b9da <_printf_float+0x18e>
 800b9d4:	6822      	ldr	r2, [r4, #0]
 800b9d6:	07d0      	lsls	r0, r2, #31
 800b9d8:	d502      	bpl.n	800b9e0 <_printf_float+0x194>
 800b9da:	3301      	adds	r3, #1
 800b9dc:	440b      	add	r3, r1
 800b9de:	6123      	str	r3, [r4, #16]
 800b9e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b9e2:	f04f 0900 	mov.w	r9, #0
 800b9e6:	e7db      	b.n	800b9a0 <_printf_float+0x154>
 800b9e8:	b913      	cbnz	r3, 800b9f0 <_printf_float+0x1a4>
 800b9ea:	6822      	ldr	r2, [r4, #0]
 800b9ec:	07d2      	lsls	r2, r2, #31
 800b9ee:	d501      	bpl.n	800b9f4 <_printf_float+0x1a8>
 800b9f0:	3302      	adds	r3, #2
 800b9f2:	e7f4      	b.n	800b9de <_printf_float+0x192>
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	e7f2      	b.n	800b9de <_printf_float+0x192>
 800b9f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b9fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9fe:	4299      	cmp	r1, r3
 800ba00:	db05      	blt.n	800ba0e <_printf_float+0x1c2>
 800ba02:	6823      	ldr	r3, [r4, #0]
 800ba04:	6121      	str	r1, [r4, #16]
 800ba06:	07d8      	lsls	r0, r3, #31
 800ba08:	d5ea      	bpl.n	800b9e0 <_printf_float+0x194>
 800ba0a:	1c4b      	adds	r3, r1, #1
 800ba0c:	e7e7      	b.n	800b9de <_printf_float+0x192>
 800ba0e:	2900      	cmp	r1, #0
 800ba10:	bfd4      	ite	le
 800ba12:	f1c1 0202 	rsble	r2, r1, #2
 800ba16:	2201      	movgt	r2, #1
 800ba18:	4413      	add	r3, r2
 800ba1a:	e7e0      	b.n	800b9de <_printf_float+0x192>
 800ba1c:	6823      	ldr	r3, [r4, #0]
 800ba1e:	055a      	lsls	r2, r3, #21
 800ba20:	d407      	bmi.n	800ba32 <_printf_float+0x1e6>
 800ba22:	6923      	ldr	r3, [r4, #16]
 800ba24:	4642      	mov	r2, r8
 800ba26:	4631      	mov	r1, r6
 800ba28:	4628      	mov	r0, r5
 800ba2a:	47b8      	blx	r7
 800ba2c:	3001      	adds	r0, #1
 800ba2e:	d12b      	bne.n	800ba88 <_printf_float+0x23c>
 800ba30:	e767      	b.n	800b902 <_printf_float+0xb6>
 800ba32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba36:	f240 80dd 	bls.w	800bbf4 <_printf_float+0x3a8>
 800ba3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba3e:	2200      	movs	r2, #0
 800ba40:	2300      	movs	r3, #0
 800ba42:	f7f5 f849 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba46:	2800      	cmp	r0, #0
 800ba48:	d033      	beq.n	800bab2 <_printf_float+0x266>
 800ba4a:	4a37      	ldr	r2, [pc, #220]	@ (800bb28 <_printf_float+0x2dc>)
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	4631      	mov	r1, r6
 800ba50:	4628      	mov	r0, r5
 800ba52:	47b8      	blx	r7
 800ba54:	3001      	adds	r0, #1
 800ba56:	f43f af54 	beq.w	800b902 <_printf_float+0xb6>
 800ba5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ba5e:	4543      	cmp	r3, r8
 800ba60:	db02      	blt.n	800ba68 <_printf_float+0x21c>
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	07d8      	lsls	r0, r3, #31
 800ba66:	d50f      	bpl.n	800ba88 <_printf_float+0x23c>
 800ba68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba6c:	4631      	mov	r1, r6
 800ba6e:	4628      	mov	r0, r5
 800ba70:	47b8      	blx	r7
 800ba72:	3001      	adds	r0, #1
 800ba74:	f43f af45 	beq.w	800b902 <_printf_float+0xb6>
 800ba78:	f04f 0900 	mov.w	r9, #0
 800ba7c:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba80:	f104 0a1a 	add.w	sl, r4, #26
 800ba84:	45c8      	cmp	r8, r9
 800ba86:	dc09      	bgt.n	800ba9c <_printf_float+0x250>
 800ba88:	6823      	ldr	r3, [r4, #0]
 800ba8a:	079b      	lsls	r3, r3, #30
 800ba8c:	f100 8103 	bmi.w	800bc96 <_printf_float+0x44a>
 800ba90:	68e0      	ldr	r0, [r4, #12]
 800ba92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba94:	4298      	cmp	r0, r3
 800ba96:	bfb8      	it	lt
 800ba98:	4618      	movlt	r0, r3
 800ba9a:	e734      	b.n	800b906 <_printf_float+0xba>
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	4652      	mov	r2, sl
 800baa0:	4631      	mov	r1, r6
 800baa2:	4628      	mov	r0, r5
 800baa4:	47b8      	blx	r7
 800baa6:	3001      	adds	r0, #1
 800baa8:	f43f af2b 	beq.w	800b902 <_printf_float+0xb6>
 800baac:	f109 0901 	add.w	r9, r9, #1
 800bab0:	e7e8      	b.n	800ba84 <_printf_float+0x238>
 800bab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	dc39      	bgt.n	800bb2c <_printf_float+0x2e0>
 800bab8:	4a1b      	ldr	r2, [pc, #108]	@ (800bb28 <_printf_float+0x2dc>)
 800baba:	2301      	movs	r3, #1
 800babc:	4631      	mov	r1, r6
 800babe:	4628      	mov	r0, r5
 800bac0:	47b8      	blx	r7
 800bac2:	3001      	adds	r0, #1
 800bac4:	f43f af1d 	beq.w	800b902 <_printf_float+0xb6>
 800bac8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bacc:	ea59 0303 	orrs.w	r3, r9, r3
 800bad0:	d102      	bne.n	800bad8 <_printf_float+0x28c>
 800bad2:	6823      	ldr	r3, [r4, #0]
 800bad4:	07d9      	lsls	r1, r3, #31
 800bad6:	d5d7      	bpl.n	800ba88 <_printf_float+0x23c>
 800bad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800badc:	4631      	mov	r1, r6
 800bade:	4628      	mov	r0, r5
 800bae0:	47b8      	blx	r7
 800bae2:	3001      	adds	r0, #1
 800bae4:	f43f af0d 	beq.w	800b902 <_printf_float+0xb6>
 800bae8:	f04f 0a00 	mov.w	sl, #0
 800baec:	f104 0b1a 	add.w	fp, r4, #26
 800baf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baf2:	425b      	negs	r3, r3
 800baf4:	4553      	cmp	r3, sl
 800baf6:	dc01      	bgt.n	800bafc <_printf_float+0x2b0>
 800baf8:	464b      	mov	r3, r9
 800bafa:	e793      	b.n	800ba24 <_printf_float+0x1d8>
 800bafc:	2301      	movs	r3, #1
 800bafe:	465a      	mov	r2, fp
 800bb00:	4631      	mov	r1, r6
 800bb02:	4628      	mov	r0, r5
 800bb04:	47b8      	blx	r7
 800bb06:	3001      	adds	r0, #1
 800bb08:	f43f aefb 	beq.w	800b902 <_printf_float+0xb6>
 800bb0c:	f10a 0a01 	add.w	sl, sl, #1
 800bb10:	e7ee      	b.n	800baf0 <_printf_float+0x2a4>
 800bb12:	bf00      	nop
 800bb14:	7fefffff 	.word	0x7fefffff
 800bb18:	08010a90 	.word	0x08010a90
 800bb1c:	08010a94 	.word	0x08010a94
 800bb20:	08010a98 	.word	0x08010a98
 800bb24:	08010a9c 	.word	0x08010a9c
 800bb28:	08010e40 	.word	0x08010e40
 800bb2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb32:	4553      	cmp	r3, sl
 800bb34:	bfa8      	it	ge
 800bb36:	4653      	movge	r3, sl
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	4699      	mov	r9, r3
 800bb3c:	dc36      	bgt.n	800bbac <_printf_float+0x360>
 800bb3e:	f04f 0b00 	mov.w	fp, #0
 800bb42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb46:	f104 021a 	add.w	r2, r4, #26
 800bb4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb4c:	9306      	str	r3, [sp, #24]
 800bb4e:	eba3 0309 	sub.w	r3, r3, r9
 800bb52:	455b      	cmp	r3, fp
 800bb54:	dc31      	bgt.n	800bbba <_printf_float+0x36e>
 800bb56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb58:	459a      	cmp	sl, r3
 800bb5a:	dc3a      	bgt.n	800bbd2 <_printf_float+0x386>
 800bb5c:	6823      	ldr	r3, [r4, #0]
 800bb5e:	07da      	lsls	r2, r3, #31
 800bb60:	d437      	bmi.n	800bbd2 <_printf_float+0x386>
 800bb62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb64:	ebaa 0903 	sub.w	r9, sl, r3
 800bb68:	9b06      	ldr	r3, [sp, #24]
 800bb6a:	ebaa 0303 	sub.w	r3, sl, r3
 800bb6e:	4599      	cmp	r9, r3
 800bb70:	bfa8      	it	ge
 800bb72:	4699      	movge	r9, r3
 800bb74:	f1b9 0f00 	cmp.w	r9, #0
 800bb78:	dc33      	bgt.n	800bbe2 <_printf_float+0x396>
 800bb7a:	f04f 0800 	mov.w	r8, #0
 800bb7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb82:	f104 0b1a 	add.w	fp, r4, #26
 800bb86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb88:	ebaa 0303 	sub.w	r3, sl, r3
 800bb8c:	eba3 0309 	sub.w	r3, r3, r9
 800bb90:	4543      	cmp	r3, r8
 800bb92:	f77f af79 	ble.w	800ba88 <_printf_float+0x23c>
 800bb96:	2301      	movs	r3, #1
 800bb98:	465a      	mov	r2, fp
 800bb9a:	4631      	mov	r1, r6
 800bb9c:	4628      	mov	r0, r5
 800bb9e:	47b8      	blx	r7
 800bba0:	3001      	adds	r0, #1
 800bba2:	f43f aeae 	beq.w	800b902 <_printf_float+0xb6>
 800bba6:	f108 0801 	add.w	r8, r8, #1
 800bbaa:	e7ec      	b.n	800bb86 <_printf_float+0x33a>
 800bbac:	4642      	mov	r2, r8
 800bbae:	4631      	mov	r1, r6
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	47b8      	blx	r7
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	d1c2      	bne.n	800bb3e <_printf_float+0x2f2>
 800bbb8:	e6a3      	b.n	800b902 <_printf_float+0xb6>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	4631      	mov	r1, r6
 800bbbe:	4628      	mov	r0, r5
 800bbc0:	9206      	str	r2, [sp, #24]
 800bbc2:	47b8      	blx	r7
 800bbc4:	3001      	adds	r0, #1
 800bbc6:	f43f ae9c 	beq.w	800b902 <_printf_float+0xb6>
 800bbca:	9a06      	ldr	r2, [sp, #24]
 800bbcc:	f10b 0b01 	add.w	fp, fp, #1
 800bbd0:	e7bb      	b.n	800bb4a <_printf_float+0x2fe>
 800bbd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4628      	mov	r0, r5
 800bbda:	47b8      	blx	r7
 800bbdc:	3001      	adds	r0, #1
 800bbde:	d1c0      	bne.n	800bb62 <_printf_float+0x316>
 800bbe0:	e68f      	b.n	800b902 <_printf_float+0xb6>
 800bbe2:	9a06      	ldr	r2, [sp, #24]
 800bbe4:	464b      	mov	r3, r9
 800bbe6:	4442      	add	r2, r8
 800bbe8:	4631      	mov	r1, r6
 800bbea:	4628      	mov	r0, r5
 800bbec:	47b8      	blx	r7
 800bbee:	3001      	adds	r0, #1
 800bbf0:	d1c3      	bne.n	800bb7a <_printf_float+0x32e>
 800bbf2:	e686      	b.n	800b902 <_printf_float+0xb6>
 800bbf4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bbf8:	f1ba 0f01 	cmp.w	sl, #1
 800bbfc:	dc01      	bgt.n	800bc02 <_printf_float+0x3b6>
 800bbfe:	07db      	lsls	r3, r3, #31
 800bc00:	d536      	bpl.n	800bc70 <_printf_float+0x424>
 800bc02:	2301      	movs	r3, #1
 800bc04:	4642      	mov	r2, r8
 800bc06:	4631      	mov	r1, r6
 800bc08:	4628      	mov	r0, r5
 800bc0a:	47b8      	blx	r7
 800bc0c:	3001      	adds	r0, #1
 800bc0e:	f43f ae78 	beq.w	800b902 <_printf_float+0xb6>
 800bc12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc16:	4631      	mov	r1, r6
 800bc18:	4628      	mov	r0, r5
 800bc1a:	47b8      	blx	r7
 800bc1c:	3001      	adds	r0, #1
 800bc1e:	f43f ae70 	beq.w	800b902 <_printf_float+0xb6>
 800bc22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc26:	2200      	movs	r2, #0
 800bc28:	2300      	movs	r3, #0
 800bc2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bc2e:	f7f4 ff53 	bl	8000ad8 <__aeabi_dcmpeq>
 800bc32:	b9c0      	cbnz	r0, 800bc66 <_printf_float+0x41a>
 800bc34:	4653      	mov	r3, sl
 800bc36:	f108 0201 	add.w	r2, r8, #1
 800bc3a:	4631      	mov	r1, r6
 800bc3c:	4628      	mov	r0, r5
 800bc3e:	47b8      	blx	r7
 800bc40:	3001      	adds	r0, #1
 800bc42:	d10c      	bne.n	800bc5e <_printf_float+0x412>
 800bc44:	e65d      	b.n	800b902 <_printf_float+0xb6>
 800bc46:	2301      	movs	r3, #1
 800bc48:	465a      	mov	r2, fp
 800bc4a:	4631      	mov	r1, r6
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	47b8      	blx	r7
 800bc50:	3001      	adds	r0, #1
 800bc52:	f43f ae56 	beq.w	800b902 <_printf_float+0xb6>
 800bc56:	f108 0801 	add.w	r8, r8, #1
 800bc5a:	45d0      	cmp	r8, sl
 800bc5c:	dbf3      	blt.n	800bc46 <_printf_float+0x3fa>
 800bc5e:	464b      	mov	r3, r9
 800bc60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bc64:	e6df      	b.n	800ba26 <_printf_float+0x1da>
 800bc66:	f04f 0800 	mov.w	r8, #0
 800bc6a:	f104 0b1a 	add.w	fp, r4, #26
 800bc6e:	e7f4      	b.n	800bc5a <_printf_float+0x40e>
 800bc70:	2301      	movs	r3, #1
 800bc72:	4642      	mov	r2, r8
 800bc74:	e7e1      	b.n	800bc3a <_printf_float+0x3ee>
 800bc76:	2301      	movs	r3, #1
 800bc78:	464a      	mov	r2, r9
 800bc7a:	4631      	mov	r1, r6
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	47b8      	blx	r7
 800bc80:	3001      	adds	r0, #1
 800bc82:	f43f ae3e 	beq.w	800b902 <_printf_float+0xb6>
 800bc86:	f108 0801 	add.w	r8, r8, #1
 800bc8a:	68e3      	ldr	r3, [r4, #12]
 800bc8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc8e:	1a5b      	subs	r3, r3, r1
 800bc90:	4543      	cmp	r3, r8
 800bc92:	dcf0      	bgt.n	800bc76 <_printf_float+0x42a>
 800bc94:	e6fc      	b.n	800ba90 <_printf_float+0x244>
 800bc96:	f04f 0800 	mov.w	r8, #0
 800bc9a:	f104 0919 	add.w	r9, r4, #25
 800bc9e:	e7f4      	b.n	800bc8a <_printf_float+0x43e>

0800bca0 <_printf_common>:
 800bca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bca4:	4616      	mov	r6, r2
 800bca6:	4698      	mov	r8, r3
 800bca8:	688a      	ldr	r2, [r1, #8]
 800bcaa:	690b      	ldr	r3, [r1, #16]
 800bcac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	bfb8      	it	lt
 800bcb4:	4613      	movlt	r3, r2
 800bcb6:	6033      	str	r3, [r6, #0]
 800bcb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bcbc:	4607      	mov	r7, r0
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	b10a      	cbz	r2, 800bcc6 <_printf_common+0x26>
 800bcc2:	3301      	adds	r3, #1
 800bcc4:	6033      	str	r3, [r6, #0]
 800bcc6:	6823      	ldr	r3, [r4, #0]
 800bcc8:	0699      	lsls	r1, r3, #26
 800bcca:	bf42      	ittt	mi
 800bccc:	6833      	ldrmi	r3, [r6, #0]
 800bcce:	3302      	addmi	r3, #2
 800bcd0:	6033      	strmi	r3, [r6, #0]
 800bcd2:	6825      	ldr	r5, [r4, #0]
 800bcd4:	f015 0506 	ands.w	r5, r5, #6
 800bcd8:	d106      	bne.n	800bce8 <_printf_common+0x48>
 800bcda:	f104 0a19 	add.w	sl, r4, #25
 800bcde:	68e3      	ldr	r3, [r4, #12]
 800bce0:	6832      	ldr	r2, [r6, #0]
 800bce2:	1a9b      	subs	r3, r3, r2
 800bce4:	42ab      	cmp	r3, r5
 800bce6:	dc26      	bgt.n	800bd36 <_printf_common+0x96>
 800bce8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bcec:	6822      	ldr	r2, [r4, #0]
 800bcee:	3b00      	subs	r3, #0
 800bcf0:	bf18      	it	ne
 800bcf2:	2301      	movne	r3, #1
 800bcf4:	0692      	lsls	r2, r2, #26
 800bcf6:	d42b      	bmi.n	800bd50 <_printf_common+0xb0>
 800bcf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bcfc:	4641      	mov	r1, r8
 800bcfe:	4638      	mov	r0, r7
 800bd00:	47c8      	blx	r9
 800bd02:	3001      	adds	r0, #1
 800bd04:	d01e      	beq.n	800bd44 <_printf_common+0xa4>
 800bd06:	6823      	ldr	r3, [r4, #0]
 800bd08:	6922      	ldr	r2, [r4, #16]
 800bd0a:	f003 0306 	and.w	r3, r3, #6
 800bd0e:	2b04      	cmp	r3, #4
 800bd10:	bf02      	ittt	eq
 800bd12:	68e5      	ldreq	r5, [r4, #12]
 800bd14:	6833      	ldreq	r3, [r6, #0]
 800bd16:	1aed      	subeq	r5, r5, r3
 800bd18:	68a3      	ldr	r3, [r4, #8]
 800bd1a:	bf0c      	ite	eq
 800bd1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd20:	2500      	movne	r5, #0
 800bd22:	4293      	cmp	r3, r2
 800bd24:	bfc4      	itt	gt
 800bd26:	1a9b      	subgt	r3, r3, r2
 800bd28:	18ed      	addgt	r5, r5, r3
 800bd2a:	2600      	movs	r6, #0
 800bd2c:	341a      	adds	r4, #26
 800bd2e:	42b5      	cmp	r5, r6
 800bd30:	d11a      	bne.n	800bd68 <_printf_common+0xc8>
 800bd32:	2000      	movs	r0, #0
 800bd34:	e008      	b.n	800bd48 <_printf_common+0xa8>
 800bd36:	2301      	movs	r3, #1
 800bd38:	4652      	mov	r2, sl
 800bd3a:	4641      	mov	r1, r8
 800bd3c:	4638      	mov	r0, r7
 800bd3e:	47c8      	blx	r9
 800bd40:	3001      	adds	r0, #1
 800bd42:	d103      	bne.n	800bd4c <_printf_common+0xac>
 800bd44:	f04f 30ff 	mov.w	r0, #4294967295
 800bd48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd4c:	3501      	adds	r5, #1
 800bd4e:	e7c6      	b.n	800bcde <_printf_common+0x3e>
 800bd50:	18e1      	adds	r1, r4, r3
 800bd52:	1c5a      	adds	r2, r3, #1
 800bd54:	2030      	movs	r0, #48	@ 0x30
 800bd56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bd5a:	4422      	add	r2, r4
 800bd5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bd60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bd64:	3302      	adds	r3, #2
 800bd66:	e7c7      	b.n	800bcf8 <_printf_common+0x58>
 800bd68:	2301      	movs	r3, #1
 800bd6a:	4622      	mov	r2, r4
 800bd6c:	4641      	mov	r1, r8
 800bd6e:	4638      	mov	r0, r7
 800bd70:	47c8      	blx	r9
 800bd72:	3001      	adds	r0, #1
 800bd74:	d0e6      	beq.n	800bd44 <_printf_common+0xa4>
 800bd76:	3601      	adds	r6, #1
 800bd78:	e7d9      	b.n	800bd2e <_printf_common+0x8e>
	...

0800bd7c <_printf_i>:
 800bd7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd80:	7e0f      	ldrb	r7, [r1, #24]
 800bd82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bd84:	2f78      	cmp	r7, #120	@ 0x78
 800bd86:	4691      	mov	r9, r2
 800bd88:	4680      	mov	r8, r0
 800bd8a:	460c      	mov	r4, r1
 800bd8c:	469a      	mov	sl, r3
 800bd8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bd92:	d807      	bhi.n	800bda4 <_printf_i+0x28>
 800bd94:	2f62      	cmp	r7, #98	@ 0x62
 800bd96:	d80a      	bhi.n	800bdae <_printf_i+0x32>
 800bd98:	2f00      	cmp	r7, #0
 800bd9a:	f000 80d2 	beq.w	800bf42 <_printf_i+0x1c6>
 800bd9e:	2f58      	cmp	r7, #88	@ 0x58
 800bda0:	f000 80b9 	beq.w	800bf16 <_printf_i+0x19a>
 800bda4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bda8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bdac:	e03a      	b.n	800be24 <_printf_i+0xa8>
 800bdae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bdb2:	2b15      	cmp	r3, #21
 800bdb4:	d8f6      	bhi.n	800bda4 <_printf_i+0x28>
 800bdb6:	a101      	add	r1, pc, #4	@ (adr r1, 800bdbc <_printf_i+0x40>)
 800bdb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bdbc:	0800be15 	.word	0x0800be15
 800bdc0:	0800be29 	.word	0x0800be29
 800bdc4:	0800bda5 	.word	0x0800bda5
 800bdc8:	0800bda5 	.word	0x0800bda5
 800bdcc:	0800bda5 	.word	0x0800bda5
 800bdd0:	0800bda5 	.word	0x0800bda5
 800bdd4:	0800be29 	.word	0x0800be29
 800bdd8:	0800bda5 	.word	0x0800bda5
 800bddc:	0800bda5 	.word	0x0800bda5
 800bde0:	0800bda5 	.word	0x0800bda5
 800bde4:	0800bda5 	.word	0x0800bda5
 800bde8:	0800bf29 	.word	0x0800bf29
 800bdec:	0800be53 	.word	0x0800be53
 800bdf0:	0800bee3 	.word	0x0800bee3
 800bdf4:	0800bda5 	.word	0x0800bda5
 800bdf8:	0800bda5 	.word	0x0800bda5
 800bdfc:	0800bf4b 	.word	0x0800bf4b
 800be00:	0800bda5 	.word	0x0800bda5
 800be04:	0800be53 	.word	0x0800be53
 800be08:	0800bda5 	.word	0x0800bda5
 800be0c:	0800bda5 	.word	0x0800bda5
 800be10:	0800beeb 	.word	0x0800beeb
 800be14:	6833      	ldr	r3, [r6, #0]
 800be16:	1d1a      	adds	r2, r3, #4
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	6032      	str	r2, [r6, #0]
 800be1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800be24:	2301      	movs	r3, #1
 800be26:	e09d      	b.n	800bf64 <_printf_i+0x1e8>
 800be28:	6833      	ldr	r3, [r6, #0]
 800be2a:	6820      	ldr	r0, [r4, #0]
 800be2c:	1d19      	adds	r1, r3, #4
 800be2e:	6031      	str	r1, [r6, #0]
 800be30:	0606      	lsls	r6, r0, #24
 800be32:	d501      	bpl.n	800be38 <_printf_i+0xbc>
 800be34:	681d      	ldr	r5, [r3, #0]
 800be36:	e003      	b.n	800be40 <_printf_i+0xc4>
 800be38:	0645      	lsls	r5, r0, #25
 800be3a:	d5fb      	bpl.n	800be34 <_printf_i+0xb8>
 800be3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800be40:	2d00      	cmp	r5, #0
 800be42:	da03      	bge.n	800be4c <_printf_i+0xd0>
 800be44:	232d      	movs	r3, #45	@ 0x2d
 800be46:	426d      	negs	r5, r5
 800be48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be4c:	4859      	ldr	r0, [pc, #356]	@ (800bfb4 <_printf_i+0x238>)
 800be4e:	230a      	movs	r3, #10
 800be50:	e011      	b.n	800be76 <_printf_i+0xfa>
 800be52:	6821      	ldr	r1, [r4, #0]
 800be54:	6833      	ldr	r3, [r6, #0]
 800be56:	0608      	lsls	r0, r1, #24
 800be58:	f853 5b04 	ldr.w	r5, [r3], #4
 800be5c:	d402      	bmi.n	800be64 <_printf_i+0xe8>
 800be5e:	0649      	lsls	r1, r1, #25
 800be60:	bf48      	it	mi
 800be62:	b2ad      	uxthmi	r5, r5
 800be64:	2f6f      	cmp	r7, #111	@ 0x6f
 800be66:	4853      	ldr	r0, [pc, #332]	@ (800bfb4 <_printf_i+0x238>)
 800be68:	6033      	str	r3, [r6, #0]
 800be6a:	bf14      	ite	ne
 800be6c:	230a      	movne	r3, #10
 800be6e:	2308      	moveq	r3, #8
 800be70:	2100      	movs	r1, #0
 800be72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800be76:	6866      	ldr	r6, [r4, #4]
 800be78:	60a6      	str	r6, [r4, #8]
 800be7a:	2e00      	cmp	r6, #0
 800be7c:	bfa2      	ittt	ge
 800be7e:	6821      	ldrge	r1, [r4, #0]
 800be80:	f021 0104 	bicge.w	r1, r1, #4
 800be84:	6021      	strge	r1, [r4, #0]
 800be86:	b90d      	cbnz	r5, 800be8c <_printf_i+0x110>
 800be88:	2e00      	cmp	r6, #0
 800be8a:	d04b      	beq.n	800bf24 <_printf_i+0x1a8>
 800be8c:	4616      	mov	r6, r2
 800be8e:	fbb5 f1f3 	udiv	r1, r5, r3
 800be92:	fb03 5711 	mls	r7, r3, r1, r5
 800be96:	5dc7      	ldrb	r7, [r0, r7]
 800be98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be9c:	462f      	mov	r7, r5
 800be9e:	42bb      	cmp	r3, r7
 800bea0:	460d      	mov	r5, r1
 800bea2:	d9f4      	bls.n	800be8e <_printf_i+0x112>
 800bea4:	2b08      	cmp	r3, #8
 800bea6:	d10b      	bne.n	800bec0 <_printf_i+0x144>
 800bea8:	6823      	ldr	r3, [r4, #0]
 800beaa:	07df      	lsls	r7, r3, #31
 800beac:	d508      	bpl.n	800bec0 <_printf_i+0x144>
 800beae:	6923      	ldr	r3, [r4, #16]
 800beb0:	6861      	ldr	r1, [r4, #4]
 800beb2:	4299      	cmp	r1, r3
 800beb4:	bfde      	ittt	le
 800beb6:	2330      	movle	r3, #48	@ 0x30
 800beb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bebc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bec0:	1b92      	subs	r2, r2, r6
 800bec2:	6122      	str	r2, [r4, #16]
 800bec4:	f8cd a000 	str.w	sl, [sp]
 800bec8:	464b      	mov	r3, r9
 800beca:	aa03      	add	r2, sp, #12
 800becc:	4621      	mov	r1, r4
 800bece:	4640      	mov	r0, r8
 800bed0:	f7ff fee6 	bl	800bca0 <_printf_common>
 800bed4:	3001      	adds	r0, #1
 800bed6:	d14a      	bne.n	800bf6e <_printf_i+0x1f2>
 800bed8:	f04f 30ff 	mov.w	r0, #4294967295
 800bedc:	b004      	add	sp, #16
 800bede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bee2:	6823      	ldr	r3, [r4, #0]
 800bee4:	f043 0320 	orr.w	r3, r3, #32
 800bee8:	6023      	str	r3, [r4, #0]
 800beea:	4833      	ldr	r0, [pc, #204]	@ (800bfb8 <_printf_i+0x23c>)
 800beec:	2778      	movs	r7, #120	@ 0x78
 800beee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bef2:	6823      	ldr	r3, [r4, #0]
 800bef4:	6831      	ldr	r1, [r6, #0]
 800bef6:	061f      	lsls	r7, r3, #24
 800bef8:	f851 5b04 	ldr.w	r5, [r1], #4
 800befc:	d402      	bmi.n	800bf04 <_printf_i+0x188>
 800befe:	065f      	lsls	r7, r3, #25
 800bf00:	bf48      	it	mi
 800bf02:	b2ad      	uxthmi	r5, r5
 800bf04:	6031      	str	r1, [r6, #0]
 800bf06:	07d9      	lsls	r1, r3, #31
 800bf08:	bf44      	itt	mi
 800bf0a:	f043 0320 	orrmi.w	r3, r3, #32
 800bf0e:	6023      	strmi	r3, [r4, #0]
 800bf10:	b11d      	cbz	r5, 800bf1a <_printf_i+0x19e>
 800bf12:	2310      	movs	r3, #16
 800bf14:	e7ac      	b.n	800be70 <_printf_i+0xf4>
 800bf16:	4827      	ldr	r0, [pc, #156]	@ (800bfb4 <_printf_i+0x238>)
 800bf18:	e7e9      	b.n	800beee <_printf_i+0x172>
 800bf1a:	6823      	ldr	r3, [r4, #0]
 800bf1c:	f023 0320 	bic.w	r3, r3, #32
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	e7f6      	b.n	800bf12 <_printf_i+0x196>
 800bf24:	4616      	mov	r6, r2
 800bf26:	e7bd      	b.n	800bea4 <_printf_i+0x128>
 800bf28:	6833      	ldr	r3, [r6, #0]
 800bf2a:	6825      	ldr	r5, [r4, #0]
 800bf2c:	6961      	ldr	r1, [r4, #20]
 800bf2e:	1d18      	adds	r0, r3, #4
 800bf30:	6030      	str	r0, [r6, #0]
 800bf32:	062e      	lsls	r6, r5, #24
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	d501      	bpl.n	800bf3c <_printf_i+0x1c0>
 800bf38:	6019      	str	r1, [r3, #0]
 800bf3a:	e002      	b.n	800bf42 <_printf_i+0x1c6>
 800bf3c:	0668      	lsls	r0, r5, #25
 800bf3e:	d5fb      	bpl.n	800bf38 <_printf_i+0x1bc>
 800bf40:	8019      	strh	r1, [r3, #0]
 800bf42:	2300      	movs	r3, #0
 800bf44:	6123      	str	r3, [r4, #16]
 800bf46:	4616      	mov	r6, r2
 800bf48:	e7bc      	b.n	800bec4 <_printf_i+0x148>
 800bf4a:	6833      	ldr	r3, [r6, #0]
 800bf4c:	1d1a      	adds	r2, r3, #4
 800bf4e:	6032      	str	r2, [r6, #0]
 800bf50:	681e      	ldr	r6, [r3, #0]
 800bf52:	6862      	ldr	r2, [r4, #4]
 800bf54:	2100      	movs	r1, #0
 800bf56:	4630      	mov	r0, r6
 800bf58:	f7f4 f942 	bl	80001e0 <memchr>
 800bf5c:	b108      	cbz	r0, 800bf62 <_printf_i+0x1e6>
 800bf5e:	1b80      	subs	r0, r0, r6
 800bf60:	6060      	str	r0, [r4, #4]
 800bf62:	6863      	ldr	r3, [r4, #4]
 800bf64:	6123      	str	r3, [r4, #16]
 800bf66:	2300      	movs	r3, #0
 800bf68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf6c:	e7aa      	b.n	800bec4 <_printf_i+0x148>
 800bf6e:	6923      	ldr	r3, [r4, #16]
 800bf70:	4632      	mov	r2, r6
 800bf72:	4649      	mov	r1, r9
 800bf74:	4640      	mov	r0, r8
 800bf76:	47d0      	blx	sl
 800bf78:	3001      	adds	r0, #1
 800bf7a:	d0ad      	beq.n	800bed8 <_printf_i+0x15c>
 800bf7c:	6823      	ldr	r3, [r4, #0]
 800bf7e:	079b      	lsls	r3, r3, #30
 800bf80:	d413      	bmi.n	800bfaa <_printf_i+0x22e>
 800bf82:	68e0      	ldr	r0, [r4, #12]
 800bf84:	9b03      	ldr	r3, [sp, #12]
 800bf86:	4298      	cmp	r0, r3
 800bf88:	bfb8      	it	lt
 800bf8a:	4618      	movlt	r0, r3
 800bf8c:	e7a6      	b.n	800bedc <_printf_i+0x160>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	4632      	mov	r2, r6
 800bf92:	4649      	mov	r1, r9
 800bf94:	4640      	mov	r0, r8
 800bf96:	47d0      	blx	sl
 800bf98:	3001      	adds	r0, #1
 800bf9a:	d09d      	beq.n	800bed8 <_printf_i+0x15c>
 800bf9c:	3501      	adds	r5, #1
 800bf9e:	68e3      	ldr	r3, [r4, #12]
 800bfa0:	9903      	ldr	r1, [sp, #12]
 800bfa2:	1a5b      	subs	r3, r3, r1
 800bfa4:	42ab      	cmp	r3, r5
 800bfa6:	dcf2      	bgt.n	800bf8e <_printf_i+0x212>
 800bfa8:	e7eb      	b.n	800bf82 <_printf_i+0x206>
 800bfaa:	2500      	movs	r5, #0
 800bfac:	f104 0619 	add.w	r6, r4, #25
 800bfb0:	e7f5      	b.n	800bf9e <_printf_i+0x222>
 800bfb2:	bf00      	nop
 800bfb4:	08010aa0 	.word	0x08010aa0
 800bfb8:	08010ab1 	.word	0x08010ab1

0800bfbc <_scanf_float>:
 800bfbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc0:	b087      	sub	sp, #28
 800bfc2:	4617      	mov	r7, r2
 800bfc4:	9303      	str	r3, [sp, #12]
 800bfc6:	688b      	ldr	r3, [r1, #8]
 800bfc8:	1e5a      	subs	r2, r3, #1
 800bfca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bfce:	bf81      	itttt	hi
 800bfd0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bfd4:	eb03 0b05 	addhi.w	fp, r3, r5
 800bfd8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bfdc:	608b      	strhi	r3, [r1, #8]
 800bfde:	680b      	ldr	r3, [r1, #0]
 800bfe0:	460a      	mov	r2, r1
 800bfe2:	f04f 0500 	mov.w	r5, #0
 800bfe6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bfea:	f842 3b1c 	str.w	r3, [r2], #28
 800bfee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bff2:	4680      	mov	r8, r0
 800bff4:	460c      	mov	r4, r1
 800bff6:	bf98      	it	ls
 800bff8:	f04f 0b00 	movls.w	fp, #0
 800bffc:	9201      	str	r2, [sp, #4]
 800bffe:	4616      	mov	r6, r2
 800c000:	46aa      	mov	sl, r5
 800c002:	46a9      	mov	r9, r5
 800c004:	9502      	str	r5, [sp, #8]
 800c006:	68a2      	ldr	r2, [r4, #8]
 800c008:	b152      	cbz	r2, 800c020 <_scanf_float+0x64>
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	2b4e      	cmp	r3, #78	@ 0x4e
 800c010:	d864      	bhi.n	800c0dc <_scanf_float+0x120>
 800c012:	2b40      	cmp	r3, #64	@ 0x40
 800c014:	d83c      	bhi.n	800c090 <_scanf_float+0xd4>
 800c016:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c01a:	b2c8      	uxtb	r0, r1
 800c01c:	280e      	cmp	r0, #14
 800c01e:	d93a      	bls.n	800c096 <_scanf_float+0xda>
 800c020:	f1b9 0f00 	cmp.w	r9, #0
 800c024:	d003      	beq.n	800c02e <_scanf_float+0x72>
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c02c:	6023      	str	r3, [r4, #0]
 800c02e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c032:	f1ba 0f01 	cmp.w	sl, #1
 800c036:	f200 8117 	bhi.w	800c268 <_scanf_float+0x2ac>
 800c03a:	9b01      	ldr	r3, [sp, #4]
 800c03c:	429e      	cmp	r6, r3
 800c03e:	f200 8108 	bhi.w	800c252 <_scanf_float+0x296>
 800c042:	2001      	movs	r0, #1
 800c044:	b007      	add	sp, #28
 800c046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c04e:	2a0d      	cmp	r2, #13
 800c050:	d8e6      	bhi.n	800c020 <_scanf_float+0x64>
 800c052:	a101      	add	r1, pc, #4	@ (adr r1, 800c058 <_scanf_float+0x9c>)
 800c054:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c058:	0800c19f 	.word	0x0800c19f
 800c05c:	0800c021 	.word	0x0800c021
 800c060:	0800c021 	.word	0x0800c021
 800c064:	0800c021 	.word	0x0800c021
 800c068:	0800c1ff 	.word	0x0800c1ff
 800c06c:	0800c1d7 	.word	0x0800c1d7
 800c070:	0800c021 	.word	0x0800c021
 800c074:	0800c021 	.word	0x0800c021
 800c078:	0800c1ad 	.word	0x0800c1ad
 800c07c:	0800c021 	.word	0x0800c021
 800c080:	0800c021 	.word	0x0800c021
 800c084:	0800c021 	.word	0x0800c021
 800c088:	0800c021 	.word	0x0800c021
 800c08c:	0800c165 	.word	0x0800c165
 800c090:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c094:	e7db      	b.n	800c04e <_scanf_float+0x92>
 800c096:	290e      	cmp	r1, #14
 800c098:	d8c2      	bhi.n	800c020 <_scanf_float+0x64>
 800c09a:	a001      	add	r0, pc, #4	@ (adr r0, 800c0a0 <_scanf_float+0xe4>)
 800c09c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c0a0:	0800c155 	.word	0x0800c155
 800c0a4:	0800c021 	.word	0x0800c021
 800c0a8:	0800c155 	.word	0x0800c155
 800c0ac:	0800c1eb 	.word	0x0800c1eb
 800c0b0:	0800c021 	.word	0x0800c021
 800c0b4:	0800c0fd 	.word	0x0800c0fd
 800c0b8:	0800c13b 	.word	0x0800c13b
 800c0bc:	0800c13b 	.word	0x0800c13b
 800c0c0:	0800c13b 	.word	0x0800c13b
 800c0c4:	0800c13b 	.word	0x0800c13b
 800c0c8:	0800c13b 	.word	0x0800c13b
 800c0cc:	0800c13b 	.word	0x0800c13b
 800c0d0:	0800c13b 	.word	0x0800c13b
 800c0d4:	0800c13b 	.word	0x0800c13b
 800c0d8:	0800c13b 	.word	0x0800c13b
 800c0dc:	2b6e      	cmp	r3, #110	@ 0x6e
 800c0de:	d809      	bhi.n	800c0f4 <_scanf_float+0x138>
 800c0e0:	2b60      	cmp	r3, #96	@ 0x60
 800c0e2:	d8b2      	bhi.n	800c04a <_scanf_float+0x8e>
 800c0e4:	2b54      	cmp	r3, #84	@ 0x54
 800c0e6:	d07b      	beq.n	800c1e0 <_scanf_float+0x224>
 800c0e8:	2b59      	cmp	r3, #89	@ 0x59
 800c0ea:	d199      	bne.n	800c020 <_scanf_float+0x64>
 800c0ec:	2d07      	cmp	r5, #7
 800c0ee:	d197      	bne.n	800c020 <_scanf_float+0x64>
 800c0f0:	2508      	movs	r5, #8
 800c0f2:	e02c      	b.n	800c14e <_scanf_float+0x192>
 800c0f4:	2b74      	cmp	r3, #116	@ 0x74
 800c0f6:	d073      	beq.n	800c1e0 <_scanf_float+0x224>
 800c0f8:	2b79      	cmp	r3, #121	@ 0x79
 800c0fa:	e7f6      	b.n	800c0ea <_scanf_float+0x12e>
 800c0fc:	6821      	ldr	r1, [r4, #0]
 800c0fe:	05c8      	lsls	r0, r1, #23
 800c100:	d51b      	bpl.n	800c13a <_scanf_float+0x17e>
 800c102:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c106:	6021      	str	r1, [r4, #0]
 800c108:	f109 0901 	add.w	r9, r9, #1
 800c10c:	f1bb 0f00 	cmp.w	fp, #0
 800c110:	d003      	beq.n	800c11a <_scanf_float+0x15e>
 800c112:	3201      	adds	r2, #1
 800c114:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c118:	60a2      	str	r2, [r4, #8]
 800c11a:	68a3      	ldr	r3, [r4, #8]
 800c11c:	3b01      	subs	r3, #1
 800c11e:	60a3      	str	r3, [r4, #8]
 800c120:	6923      	ldr	r3, [r4, #16]
 800c122:	3301      	adds	r3, #1
 800c124:	6123      	str	r3, [r4, #16]
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	3b01      	subs	r3, #1
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	607b      	str	r3, [r7, #4]
 800c12e:	f340 8087 	ble.w	800c240 <_scanf_float+0x284>
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	3301      	adds	r3, #1
 800c136:	603b      	str	r3, [r7, #0]
 800c138:	e765      	b.n	800c006 <_scanf_float+0x4a>
 800c13a:	eb1a 0105 	adds.w	r1, sl, r5
 800c13e:	f47f af6f 	bne.w	800c020 <_scanf_float+0x64>
 800c142:	6822      	ldr	r2, [r4, #0]
 800c144:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c148:	6022      	str	r2, [r4, #0]
 800c14a:	460d      	mov	r5, r1
 800c14c:	468a      	mov	sl, r1
 800c14e:	f806 3b01 	strb.w	r3, [r6], #1
 800c152:	e7e2      	b.n	800c11a <_scanf_float+0x15e>
 800c154:	6822      	ldr	r2, [r4, #0]
 800c156:	0610      	lsls	r0, r2, #24
 800c158:	f57f af62 	bpl.w	800c020 <_scanf_float+0x64>
 800c15c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c160:	6022      	str	r2, [r4, #0]
 800c162:	e7f4      	b.n	800c14e <_scanf_float+0x192>
 800c164:	f1ba 0f00 	cmp.w	sl, #0
 800c168:	d10e      	bne.n	800c188 <_scanf_float+0x1cc>
 800c16a:	f1b9 0f00 	cmp.w	r9, #0
 800c16e:	d10e      	bne.n	800c18e <_scanf_float+0x1d2>
 800c170:	6822      	ldr	r2, [r4, #0]
 800c172:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c176:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c17a:	d108      	bne.n	800c18e <_scanf_float+0x1d2>
 800c17c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c180:	6022      	str	r2, [r4, #0]
 800c182:	f04f 0a01 	mov.w	sl, #1
 800c186:	e7e2      	b.n	800c14e <_scanf_float+0x192>
 800c188:	f1ba 0f02 	cmp.w	sl, #2
 800c18c:	d055      	beq.n	800c23a <_scanf_float+0x27e>
 800c18e:	2d01      	cmp	r5, #1
 800c190:	d002      	beq.n	800c198 <_scanf_float+0x1dc>
 800c192:	2d04      	cmp	r5, #4
 800c194:	f47f af44 	bne.w	800c020 <_scanf_float+0x64>
 800c198:	3501      	adds	r5, #1
 800c19a:	b2ed      	uxtb	r5, r5
 800c19c:	e7d7      	b.n	800c14e <_scanf_float+0x192>
 800c19e:	f1ba 0f01 	cmp.w	sl, #1
 800c1a2:	f47f af3d 	bne.w	800c020 <_scanf_float+0x64>
 800c1a6:	f04f 0a02 	mov.w	sl, #2
 800c1aa:	e7d0      	b.n	800c14e <_scanf_float+0x192>
 800c1ac:	b97d      	cbnz	r5, 800c1ce <_scanf_float+0x212>
 800c1ae:	f1b9 0f00 	cmp.w	r9, #0
 800c1b2:	f47f af38 	bne.w	800c026 <_scanf_float+0x6a>
 800c1b6:	6822      	ldr	r2, [r4, #0]
 800c1b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c1bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c1c0:	f040 8108 	bne.w	800c3d4 <_scanf_float+0x418>
 800c1c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c1c8:	6022      	str	r2, [r4, #0]
 800c1ca:	2501      	movs	r5, #1
 800c1cc:	e7bf      	b.n	800c14e <_scanf_float+0x192>
 800c1ce:	2d03      	cmp	r5, #3
 800c1d0:	d0e2      	beq.n	800c198 <_scanf_float+0x1dc>
 800c1d2:	2d05      	cmp	r5, #5
 800c1d4:	e7de      	b.n	800c194 <_scanf_float+0x1d8>
 800c1d6:	2d02      	cmp	r5, #2
 800c1d8:	f47f af22 	bne.w	800c020 <_scanf_float+0x64>
 800c1dc:	2503      	movs	r5, #3
 800c1de:	e7b6      	b.n	800c14e <_scanf_float+0x192>
 800c1e0:	2d06      	cmp	r5, #6
 800c1e2:	f47f af1d 	bne.w	800c020 <_scanf_float+0x64>
 800c1e6:	2507      	movs	r5, #7
 800c1e8:	e7b1      	b.n	800c14e <_scanf_float+0x192>
 800c1ea:	6822      	ldr	r2, [r4, #0]
 800c1ec:	0591      	lsls	r1, r2, #22
 800c1ee:	f57f af17 	bpl.w	800c020 <_scanf_float+0x64>
 800c1f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c1f6:	6022      	str	r2, [r4, #0]
 800c1f8:	f8cd 9008 	str.w	r9, [sp, #8]
 800c1fc:	e7a7      	b.n	800c14e <_scanf_float+0x192>
 800c1fe:	6822      	ldr	r2, [r4, #0]
 800c200:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c204:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c208:	d006      	beq.n	800c218 <_scanf_float+0x25c>
 800c20a:	0550      	lsls	r0, r2, #21
 800c20c:	f57f af08 	bpl.w	800c020 <_scanf_float+0x64>
 800c210:	f1b9 0f00 	cmp.w	r9, #0
 800c214:	f000 80de 	beq.w	800c3d4 <_scanf_float+0x418>
 800c218:	0591      	lsls	r1, r2, #22
 800c21a:	bf58      	it	pl
 800c21c:	9902      	ldrpl	r1, [sp, #8]
 800c21e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c222:	bf58      	it	pl
 800c224:	eba9 0101 	subpl.w	r1, r9, r1
 800c228:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c22c:	bf58      	it	pl
 800c22e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c232:	6022      	str	r2, [r4, #0]
 800c234:	f04f 0900 	mov.w	r9, #0
 800c238:	e789      	b.n	800c14e <_scanf_float+0x192>
 800c23a:	f04f 0a03 	mov.w	sl, #3
 800c23e:	e786      	b.n	800c14e <_scanf_float+0x192>
 800c240:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c244:	4639      	mov	r1, r7
 800c246:	4640      	mov	r0, r8
 800c248:	4798      	blx	r3
 800c24a:	2800      	cmp	r0, #0
 800c24c:	f43f aedb 	beq.w	800c006 <_scanf_float+0x4a>
 800c250:	e6e6      	b.n	800c020 <_scanf_float+0x64>
 800c252:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c256:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c25a:	463a      	mov	r2, r7
 800c25c:	4640      	mov	r0, r8
 800c25e:	4798      	blx	r3
 800c260:	6923      	ldr	r3, [r4, #16]
 800c262:	3b01      	subs	r3, #1
 800c264:	6123      	str	r3, [r4, #16]
 800c266:	e6e8      	b.n	800c03a <_scanf_float+0x7e>
 800c268:	1e6b      	subs	r3, r5, #1
 800c26a:	2b06      	cmp	r3, #6
 800c26c:	d824      	bhi.n	800c2b8 <_scanf_float+0x2fc>
 800c26e:	2d02      	cmp	r5, #2
 800c270:	d836      	bhi.n	800c2e0 <_scanf_float+0x324>
 800c272:	9b01      	ldr	r3, [sp, #4]
 800c274:	429e      	cmp	r6, r3
 800c276:	f67f aee4 	bls.w	800c042 <_scanf_float+0x86>
 800c27a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c27e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c282:	463a      	mov	r2, r7
 800c284:	4640      	mov	r0, r8
 800c286:	4798      	blx	r3
 800c288:	6923      	ldr	r3, [r4, #16]
 800c28a:	3b01      	subs	r3, #1
 800c28c:	6123      	str	r3, [r4, #16]
 800c28e:	e7f0      	b.n	800c272 <_scanf_float+0x2b6>
 800c290:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c294:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c298:	463a      	mov	r2, r7
 800c29a:	4640      	mov	r0, r8
 800c29c:	4798      	blx	r3
 800c29e:	6923      	ldr	r3, [r4, #16]
 800c2a0:	3b01      	subs	r3, #1
 800c2a2:	6123      	str	r3, [r4, #16]
 800c2a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c2a8:	fa5f fa8a 	uxtb.w	sl, sl
 800c2ac:	f1ba 0f02 	cmp.w	sl, #2
 800c2b0:	d1ee      	bne.n	800c290 <_scanf_float+0x2d4>
 800c2b2:	3d03      	subs	r5, #3
 800c2b4:	b2ed      	uxtb	r5, r5
 800c2b6:	1b76      	subs	r6, r6, r5
 800c2b8:	6823      	ldr	r3, [r4, #0]
 800c2ba:	05da      	lsls	r2, r3, #23
 800c2bc:	d530      	bpl.n	800c320 <_scanf_float+0x364>
 800c2be:	055b      	lsls	r3, r3, #21
 800c2c0:	d511      	bpl.n	800c2e6 <_scanf_float+0x32a>
 800c2c2:	9b01      	ldr	r3, [sp, #4]
 800c2c4:	429e      	cmp	r6, r3
 800c2c6:	f67f aebc 	bls.w	800c042 <_scanf_float+0x86>
 800c2ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c2ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c2d2:	463a      	mov	r2, r7
 800c2d4:	4640      	mov	r0, r8
 800c2d6:	4798      	blx	r3
 800c2d8:	6923      	ldr	r3, [r4, #16]
 800c2da:	3b01      	subs	r3, #1
 800c2dc:	6123      	str	r3, [r4, #16]
 800c2de:	e7f0      	b.n	800c2c2 <_scanf_float+0x306>
 800c2e0:	46aa      	mov	sl, r5
 800c2e2:	46b3      	mov	fp, r6
 800c2e4:	e7de      	b.n	800c2a4 <_scanf_float+0x2e8>
 800c2e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c2ea:	6923      	ldr	r3, [r4, #16]
 800c2ec:	2965      	cmp	r1, #101	@ 0x65
 800c2ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800c2f2:	f106 35ff 	add.w	r5, r6, #4294967295
 800c2f6:	6123      	str	r3, [r4, #16]
 800c2f8:	d00c      	beq.n	800c314 <_scanf_float+0x358>
 800c2fa:	2945      	cmp	r1, #69	@ 0x45
 800c2fc:	d00a      	beq.n	800c314 <_scanf_float+0x358>
 800c2fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c302:	463a      	mov	r2, r7
 800c304:	4640      	mov	r0, r8
 800c306:	4798      	blx	r3
 800c308:	6923      	ldr	r3, [r4, #16]
 800c30a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c30e:	3b01      	subs	r3, #1
 800c310:	1eb5      	subs	r5, r6, #2
 800c312:	6123      	str	r3, [r4, #16]
 800c314:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c318:	463a      	mov	r2, r7
 800c31a:	4640      	mov	r0, r8
 800c31c:	4798      	blx	r3
 800c31e:	462e      	mov	r6, r5
 800c320:	6822      	ldr	r2, [r4, #0]
 800c322:	f012 0210 	ands.w	r2, r2, #16
 800c326:	d001      	beq.n	800c32c <_scanf_float+0x370>
 800c328:	2000      	movs	r0, #0
 800c32a:	e68b      	b.n	800c044 <_scanf_float+0x88>
 800c32c:	7032      	strb	r2, [r6, #0]
 800c32e:	6823      	ldr	r3, [r4, #0]
 800c330:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c338:	d11c      	bne.n	800c374 <_scanf_float+0x3b8>
 800c33a:	9b02      	ldr	r3, [sp, #8]
 800c33c:	454b      	cmp	r3, r9
 800c33e:	eba3 0209 	sub.w	r2, r3, r9
 800c342:	d123      	bne.n	800c38c <_scanf_float+0x3d0>
 800c344:	9901      	ldr	r1, [sp, #4]
 800c346:	2200      	movs	r2, #0
 800c348:	4640      	mov	r0, r8
 800c34a:	f7ff f9cd 	bl	800b6e8 <_strtod_r>
 800c34e:	9b03      	ldr	r3, [sp, #12]
 800c350:	6821      	ldr	r1, [r4, #0]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f011 0f02 	tst.w	r1, #2
 800c358:	ec57 6b10 	vmov	r6, r7, d0
 800c35c:	f103 0204 	add.w	r2, r3, #4
 800c360:	d01f      	beq.n	800c3a2 <_scanf_float+0x3e6>
 800c362:	9903      	ldr	r1, [sp, #12]
 800c364:	600a      	str	r2, [r1, #0]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	e9c3 6700 	strd	r6, r7, [r3]
 800c36c:	68e3      	ldr	r3, [r4, #12]
 800c36e:	3301      	adds	r3, #1
 800c370:	60e3      	str	r3, [r4, #12]
 800c372:	e7d9      	b.n	800c328 <_scanf_float+0x36c>
 800c374:	9b04      	ldr	r3, [sp, #16]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d0e4      	beq.n	800c344 <_scanf_float+0x388>
 800c37a:	9905      	ldr	r1, [sp, #20]
 800c37c:	230a      	movs	r3, #10
 800c37e:	3101      	adds	r1, #1
 800c380:	4640      	mov	r0, r8
 800c382:	f002 faa9 	bl	800e8d8 <_strtol_r>
 800c386:	9b04      	ldr	r3, [sp, #16]
 800c388:	9e05      	ldr	r6, [sp, #20]
 800c38a:	1ac2      	subs	r2, r0, r3
 800c38c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c390:	429e      	cmp	r6, r3
 800c392:	bf28      	it	cs
 800c394:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c398:	4910      	ldr	r1, [pc, #64]	@ (800c3dc <_scanf_float+0x420>)
 800c39a:	4630      	mov	r0, r6
 800c39c:	f000 f8e4 	bl	800c568 <siprintf>
 800c3a0:	e7d0      	b.n	800c344 <_scanf_float+0x388>
 800c3a2:	f011 0f04 	tst.w	r1, #4
 800c3a6:	9903      	ldr	r1, [sp, #12]
 800c3a8:	600a      	str	r2, [r1, #0]
 800c3aa:	d1dc      	bne.n	800c366 <_scanf_float+0x3aa>
 800c3ac:	681d      	ldr	r5, [r3, #0]
 800c3ae:	4632      	mov	r2, r6
 800c3b0:	463b      	mov	r3, r7
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	4639      	mov	r1, r7
 800c3b6:	f7f4 fbc1 	bl	8000b3c <__aeabi_dcmpun>
 800c3ba:	b128      	cbz	r0, 800c3c8 <_scanf_float+0x40c>
 800c3bc:	4808      	ldr	r0, [pc, #32]	@ (800c3e0 <_scanf_float+0x424>)
 800c3be:	f000 fabf 	bl	800c940 <nanf>
 800c3c2:	ed85 0a00 	vstr	s0, [r5]
 800c3c6:	e7d1      	b.n	800c36c <_scanf_float+0x3b0>
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	4639      	mov	r1, r7
 800c3cc:	f7f4 fc14 	bl	8000bf8 <__aeabi_d2f>
 800c3d0:	6028      	str	r0, [r5, #0]
 800c3d2:	e7cb      	b.n	800c36c <_scanf_float+0x3b0>
 800c3d4:	f04f 0900 	mov.w	r9, #0
 800c3d8:	e629      	b.n	800c02e <_scanf_float+0x72>
 800c3da:	bf00      	nop
 800c3dc:	08010ac2 	.word	0x08010ac2
 800c3e0:	08010e80 	.word	0x08010e80

0800c3e4 <std>:
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	b510      	push	{r4, lr}
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	e9c0 3300 	strd	r3, r3, [r0]
 800c3ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c3f2:	6083      	str	r3, [r0, #8]
 800c3f4:	8181      	strh	r1, [r0, #12]
 800c3f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c3f8:	81c2      	strh	r2, [r0, #14]
 800c3fa:	6183      	str	r3, [r0, #24]
 800c3fc:	4619      	mov	r1, r3
 800c3fe:	2208      	movs	r2, #8
 800c400:	305c      	adds	r0, #92	@ 0x5c
 800c402:	f000 f9d5 	bl	800c7b0 <memset>
 800c406:	4b0d      	ldr	r3, [pc, #52]	@ (800c43c <std+0x58>)
 800c408:	6263      	str	r3, [r4, #36]	@ 0x24
 800c40a:	4b0d      	ldr	r3, [pc, #52]	@ (800c440 <std+0x5c>)
 800c40c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c40e:	4b0d      	ldr	r3, [pc, #52]	@ (800c444 <std+0x60>)
 800c410:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c412:	4b0d      	ldr	r3, [pc, #52]	@ (800c448 <std+0x64>)
 800c414:	6323      	str	r3, [r4, #48]	@ 0x30
 800c416:	4b0d      	ldr	r3, [pc, #52]	@ (800c44c <std+0x68>)
 800c418:	6224      	str	r4, [r4, #32]
 800c41a:	429c      	cmp	r4, r3
 800c41c:	d006      	beq.n	800c42c <std+0x48>
 800c41e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c422:	4294      	cmp	r4, r2
 800c424:	d002      	beq.n	800c42c <std+0x48>
 800c426:	33d0      	adds	r3, #208	@ 0xd0
 800c428:	429c      	cmp	r4, r3
 800c42a:	d105      	bne.n	800c438 <std+0x54>
 800c42c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c434:	f000 ba6a 	b.w	800c90c <__retarget_lock_init_recursive>
 800c438:	bd10      	pop	{r4, pc}
 800c43a:	bf00      	nop
 800c43c:	0800c5fd 	.word	0x0800c5fd
 800c440:	0800c623 	.word	0x0800c623
 800c444:	0800c65b 	.word	0x0800c65b
 800c448:	0800c67f 	.word	0x0800c67f
 800c44c:	20000a74 	.word	0x20000a74

0800c450 <stdio_exit_handler>:
 800c450:	4a02      	ldr	r2, [pc, #8]	@ (800c45c <stdio_exit_handler+0xc>)
 800c452:	4903      	ldr	r1, [pc, #12]	@ (800c460 <stdio_exit_handler+0x10>)
 800c454:	4803      	ldr	r0, [pc, #12]	@ (800c464 <stdio_exit_handler+0x14>)
 800c456:	f000 b869 	b.w	800c52c <_fwalk_sglue>
 800c45a:	bf00      	nop
 800c45c:	20000010 	.word	0x20000010
 800c460:	0800f565 	.word	0x0800f565
 800c464:	2000018c 	.word	0x2000018c

0800c468 <cleanup_stdio>:
 800c468:	6841      	ldr	r1, [r0, #4]
 800c46a:	4b0c      	ldr	r3, [pc, #48]	@ (800c49c <cleanup_stdio+0x34>)
 800c46c:	4299      	cmp	r1, r3
 800c46e:	b510      	push	{r4, lr}
 800c470:	4604      	mov	r4, r0
 800c472:	d001      	beq.n	800c478 <cleanup_stdio+0x10>
 800c474:	f003 f876 	bl	800f564 <_fflush_r>
 800c478:	68a1      	ldr	r1, [r4, #8]
 800c47a:	4b09      	ldr	r3, [pc, #36]	@ (800c4a0 <cleanup_stdio+0x38>)
 800c47c:	4299      	cmp	r1, r3
 800c47e:	d002      	beq.n	800c486 <cleanup_stdio+0x1e>
 800c480:	4620      	mov	r0, r4
 800c482:	f003 f86f 	bl	800f564 <_fflush_r>
 800c486:	68e1      	ldr	r1, [r4, #12]
 800c488:	4b06      	ldr	r3, [pc, #24]	@ (800c4a4 <cleanup_stdio+0x3c>)
 800c48a:	4299      	cmp	r1, r3
 800c48c:	d004      	beq.n	800c498 <cleanup_stdio+0x30>
 800c48e:	4620      	mov	r0, r4
 800c490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c494:	f003 b866 	b.w	800f564 <_fflush_r>
 800c498:	bd10      	pop	{r4, pc}
 800c49a:	bf00      	nop
 800c49c:	20000a74 	.word	0x20000a74
 800c4a0:	20000adc 	.word	0x20000adc
 800c4a4:	20000b44 	.word	0x20000b44

0800c4a8 <global_stdio_init.part.0>:
 800c4a8:	b510      	push	{r4, lr}
 800c4aa:	4b0b      	ldr	r3, [pc, #44]	@ (800c4d8 <global_stdio_init.part.0+0x30>)
 800c4ac:	4c0b      	ldr	r4, [pc, #44]	@ (800c4dc <global_stdio_init.part.0+0x34>)
 800c4ae:	4a0c      	ldr	r2, [pc, #48]	@ (800c4e0 <global_stdio_init.part.0+0x38>)
 800c4b0:	601a      	str	r2, [r3, #0]
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	2104      	movs	r1, #4
 800c4b8:	f7ff ff94 	bl	800c3e4 <std>
 800c4bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c4c0:	2201      	movs	r2, #1
 800c4c2:	2109      	movs	r1, #9
 800c4c4:	f7ff ff8e 	bl	800c3e4 <std>
 800c4c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c4cc:	2202      	movs	r2, #2
 800c4ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4d2:	2112      	movs	r1, #18
 800c4d4:	f7ff bf86 	b.w	800c3e4 <std>
 800c4d8:	20000bac 	.word	0x20000bac
 800c4dc:	20000a74 	.word	0x20000a74
 800c4e0:	0800c451 	.word	0x0800c451

0800c4e4 <__sfp_lock_acquire>:
 800c4e4:	4801      	ldr	r0, [pc, #4]	@ (800c4ec <__sfp_lock_acquire+0x8>)
 800c4e6:	f000 ba12 	b.w	800c90e <__retarget_lock_acquire_recursive>
 800c4ea:	bf00      	nop
 800c4ec:	20000bb5 	.word	0x20000bb5

0800c4f0 <__sfp_lock_release>:
 800c4f0:	4801      	ldr	r0, [pc, #4]	@ (800c4f8 <__sfp_lock_release+0x8>)
 800c4f2:	f000 ba0d 	b.w	800c910 <__retarget_lock_release_recursive>
 800c4f6:	bf00      	nop
 800c4f8:	20000bb5 	.word	0x20000bb5

0800c4fc <__sinit>:
 800c4fc:	b510      	push	{r4, lr}
 800c4fe:	4604      	mov	r4, r0
 800c500:	f7ff fff0 	bl	800c4e4 <__sfp_lock_acquire>
 800c504:	6a23      	ldr	r3, [r4, #32]
 800c506:	b11b      	cbz	r3, 800c510 <__sinit+0x14>
 800c508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c50c:	f7ff bff0 	b.w	800c4f0 <__sfp_lock_release>
 800c510:	4b04      	ldr	r3, [pc, #16]	@ (800c524 <__sinit+0x28>)
 800c512:	6223      	str	r3, [r4, #32]
 800c514:	4b04      	ldr	r3, [pc, #16]	@ (800c528 <__sinit+0x2c>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d1f5      	bne.n	800c508 <__sinit+0xc>
 800c51c:	f7ff ffc4 	bl	800c4a8 <global_stdio_init.part.0>
 800c520:	e7f2      	b.n	800c508 <__sinit+0xc>
 800c522:	bf00      	nop
 800c524:	0800c469 	.word	0x0800c469
 800c528:	20000bac 	.word	0x20000bac

0800c52c <_fwalk_sglue>:
 800c52c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c530:	4607      	mov	r7, r0
 800c532:	4688      	mov	r8, r1
 800c534:	4614      	mov	r4, r2
 800c536:	2600      	movs	r6, #0
 800c538:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c53c:	f1b9 0901 	subs.w	r9, r9, #1
 800c540:	d505      	bpl.n	800c54e <_fwalk_sglue+0x22>
 800c542:	6824      	ldr	r4, [r4, #0]
 800c544:	2c00      	cmp	r4, #0
 800c546:	d1f7      	bne.n	800c538 <_fwalk_sglue+0xc>
 800c548:	4630      	mov	r0, r6
 800c54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c54e:	89ab      	ldrh	r3, [r5, #12]
 800c550:	2b01      	cmp	r3, #1
 800c552:	d907      	bls.n	800c564 <_fwalk_sglue+0x38>
 800c554:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c558:	3301      	adds	r3, #1
 800c55a:	d003      	beq.n	800c564 <_fwalk_sglue+0x38>
 800c55c:	4629      	mov	r1, r5
 800c55e:	4638      	mov	r0, r7
 800c560:	47c0      	blx	r8
 800c562:	4306      	orrs	r6, r0
 800c564:	3568      	adds	r5, #104	@ 0x68
 800c566:	e7e9      	b.n	800c53c <_fwalk_sglue+0x10>

0800c568 <siprintf>:
 800c568:	b40e      	push	{r1, r2, r3}
 800c56a:	b500      	push	{lr}
 800c56c:	b09c      	sub	sp, #112	@ 0x70
 800c56e:	ab1d      	add	r3, sp, #116	@ 0x74
 800c570:	9002      	str	r0, [sp, #8]
 800c572:	9006      	str	r0, [sp, #24]
 800c574:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c578:	4809      	ldr	r0, [pc, #36]	@ (800c5a0 <siprintf+0x38>)
 800c57a:	9107      	str	r1, [sp, #28]
 800c57c:	9104      	str	r1, [sp, #16]
 800c57e:	4909      	ldr	r1, [pc, #36]	@ (800c5a4 <siprintf+0x3c>)
 800c580:	f853 2b04 	ldr.w	r2, [r3], #4
 800c584:	9105      	str	r1, [sp, #20]
 800c586:	6800      	ldr	r0, [r0, #0]
 800c588:	9301      	str	r3, [sp, #4]
 800c58a:	a902      	add	r1, sp, #8
 800c58c:	f002 fa0e 	bl	800e9ac <_svfiprintf_r>
 800c590:	9b02      	ldr	r3, [sp, #8]
 800c592:	2200      	movs	r2, #0
 800c594:	701a      	strb	r2, [r3, #0]
 800c596:	b01c      	add	sp, #112	@ 0x70
 800c598:	f85d eb04 	ldr.w	lr, [sp], #4
 800c59c:	b003      	add	sp, #12
 800c59e:	4770      	bx	lr
 800c5a0:	20000188 	.word	0x20000188
 800c5a4:	ffff0208 	.word	0xffff0208

0800c5a8 <siscanf>:
 800c5a8:	b40e      	push	{r1, r2, r3}
 800c5aa:	b530      	push	{r4, r5, lr}
 800c5ac:	b09c      	sub	sp, #112	@ 0x70
 800c5ae:	ac1f      	add	r4, sp, #124	@ 0x7c
 800c5b0:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800c5b4:	f854 5b04 	ldr.w	r5, [r4], #4
 800c5b8:	f8ad 2014 	strh.w	r2, [sp, #20]
 800c5bc:	9002      	str	r0, [sp, #8]
 800c5be:	9006      	str	r0, [sp, #24]
 800c5c0:	f7f3 fe5e 	bl	8000280 <strlen>
 800c5c4:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f4 <siscanf+0x4c>)
 800c5c6:	9003      	str	r0, [sp, #12]
 800c5c8:	9007      	str	r0, [sp, #28]
 800c5ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5cc:	480a      	ldr	r0, [pc, #40]	@ (800c5f8 <siscanf+0x50>)
 800c5ce:	9401      	str	r4, [sp, #4]
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5d4:	9314      	str	r3, [sp, #80]	@ 0x50
 800c5d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c5da:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c5de:	462a      	mov	r2, r5
 800c5e0:	4623      	mov	r3, r4
 800c5e2:	a902      	add	r1, sp, #8
 800c5e4:	6800      	ldr	r0, [r0, #0]
 800c5e6:	f002 fb35 	bl	800ec54 <__ssvfiscanf_r>
 800c5ea:	b01c      	add	sp, #112	@ 0x70
 800c5ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c5f0:	b003      	add	sp, #12
 800c5f2:	4770      	bx	lr
 800c5f4:	0800c61f 	.word	0x0800c61f
 800c5f8:	20000188 	.word	0x20000188

0800c5fc <__sread>:
 800c5fc:	b510      	push	{r4, lr}
 800c5fe:	460c      	mov	r4, r1
 800c600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c604:	f000 f934 	bl	800c870 <_read_r>
 800c608:	2800      	cmp	r0, #0
 800c60a:	bfab      	itete	ge
 800c60c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c60e:	89a3      	ldrhlt	r3, [r4, #12]
 800c610:	181b      	addge	r3, r3, r0
 800c612:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c616:	bfac      	ite	ge
 800c618:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c61a:	81a3      	strhlt	r3, [r4, #12]
 800c61c:	bd10      	pop	{r4, pc}

0800c61e <__seofread>:
 800c61e:	2000      	movs	r0, #0
 800c620:	4770      	bx	lr

0800c622 <__swrite>:
 800c622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c626:	461f      	mov	r7, r3
 800c628:	898b      	ldrh	r3, [r1, #12]
 800c62a:	05db      	lsls	r3, r3, #23
 800c62c:	4605      	mov	r5, r0
 800c62e:	460c      	mov	r4, r1
 800c630:	4616      	mov	r6, r2
 800c632:	d505      	bpl.n	800c640 <__swrite+0x1e>
 800c634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c638:	2302      	movs	r3, #2
 800c63a:	2200      	movs	r2, #0
 800c63c:	f000 f906 	bl	800c84c <_lseek_r>
 800c640:	89a3      	ldrh	r3, [r4, #12]
 800c642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c646:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c64a:	81a3      	strh	r3, [r4, #12]
 800c64c:	4632      	mov	r2, r6
 800c64e:	463b      	mov	r3, r7
 800c650:	4628      	mov	r0, r5
 800c652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c656:	f000 b91d 	b.w	800c894 <_write_r>

0800c65a <__sseek>:
 800c65a:	b510      	push	{r4, lr}
 800c65c:	460c      	mov	r4, r1
 800c65e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c662:	f000 f8f3 	bl	800c84c <_lseek_r>
 800c666:	1c43      	adds	r3, r0, #1
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	bf15      	itete	ne
 800c66c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c66e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c672:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c676:	81a3      	strheq	r3, [r4, #12]
 800c678:	bf18      	it	ne
 800c67a:	81a3      	strhne	r3, [r4, #12]
 800c67c:	bd10      	pop	{r4, pc}

0800c67e <__sclose>:
 800c67e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c682:	f000 b8d3 	b.w	800c82c <_close_r>

0800c686 <__swbuf_r>:
 800c686:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c688:	460e      	mov	r6, r1
 800c68a:	4614      	mov	r4, r2
 800c68c:	4605      	mov	r5, r0
 800c68e:	b118      	cbz	r0, 800c698 <__swbuf_r+0x12>
 800c690:	6a03      	ldr	r3, [r0, #32]
 800c692:	b90b      	cbnz	r3, 800c698 <__swbuf_r+0x12>
 800c694:	f7ff ff32 	bl	800c4fc <__sinit>
 800c698:	69a3      	ldr	r3, [r4, #24]
 800c69a:	60a3      	str	r3, [r4, #8]
 800c69c:	89a3      	ldrh	r3, [r4, #12]
 800c69e:	071a      	lsls	r2, r3, #28
 800c6a0:	d501      	bpl.n	800c6a6 <__swbuf_r+0x20>
 800c6a2:	6923      	ldr	r3, [r4, #16]
 800c6a4:	b943      	cbnz	r3, 800c6b8 <__swbuf_r+0x32>
 800c6a6:	4621      	mov	r1, r4
 800c6a8:	4628      	mov	r0, r5
 800c6aa:	f000 f82b 	bl	800c704 <__swsetup_r>
 800c6ae:	b118      	cbz	r0, 800c6b8 <__swbuf_r+0x32>
 800c6b0:	f04f 37ff 	mov.w	r7, #4294967295
 800c6b4:	4638      	mov	r0, r7
 800c6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6b8:	6823      	ldr	r3, [r4, #0]
 800c6ba:	6922      	ldr	r2, [r4, #16]
 800c6bc:	1a98      	subs	r0, r3, r2
 800c6be:	6963      	ldr	r3, [r4, #20]
 800c6c0:	b2f6      	uxtb	r6, r6
 800c6c2:	4283      	cmp	r3, r0
 800c6c4:	4637      	mov	r7, r6
 800c6c6:	dc05      	bgt.n	800c6d4 <__swbuf_r+0x4e>
 800c6c8:	4621      	mov	r1, r4
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	f002 ff4a 	bl	800f564 <_fflush_r>
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	d1ed      	bne.n	800c6b0 <__swbuf_r+0x2a>
 800c6d4:	68a3      	ldr	r3, [r4, #8]
 800c6d6:	3b01      	subs	r3, #1
 800c6d8:	60a3      	str	r3, [r4, #8]
 800c6da:	6823      	ldr	r3, [r4, #0]
 800c6dc:	1c5a      	adds	r2, r3, #1
 800c6de:	6022      	str	r2, [r4, #0]
 800c6e0:	701e      	strb	r6, [r3, #0]
 800c6e2:	6962      	ldr	r2, [r4, #20]
 800c6e4:	1c43      	adds	r3, r0, #1
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d004      	beq.n	800c6f4 <__swbuf_r+0x6e>
 800c6ea:	89a3      	ldrh	r3, [r4, #12]
 800c6ec:	07db      	lsls	r3, r3, #31
 800c6ee:	d5e1      	bpl.n	800c6b4 <__swbuf_r+0x2e>
 800c6f0:	2e0a      	cmp	r6, #10
 800c6f2:	d1df      	bne.n	800c6b4 <__swbuf_r+0x2e>
 800c6f4:	4621      	mov	r1, r4
 800c6f6:	4628      	mov	r0, r5
 800c6f8:	f002 ff34 	bl	800f564 <_fflush_r>
 800c6fc:	2800      	cmp	r0, #0
 800c6fe:	d0d9      	beq.n	800c6b4 <__swbuf_r+0x2e>
 800c700:	e7d6      	b.n	800c6b0 <__swbuf_r+0x2a>
	...

0800c704 <__swsetup_r>:
 800c704:	b538      	push	{r3, r4, r5, lr}
 800c706:	4b29      	ldr	r3, [pc, #164]	@ (800c7ac <__swsetup_r+0xa8>)
 800c708:	4605      	mov	r5, r0
 800c70a:	6818      	ldr	r0, [r3, #0]
 800c70c:	460c      	mov	r4, r1
 800c70e:	b118      	cbz	r0, 800c718 <__swsetup_r+0x14>
 800c710:	6a03      	ldr	r3, [r0, #32]
 800c712:	b90b      	cbnz	r3, 800c718 <__swsetup_r+0x14>
 800c714:	f7ff fef2 	bl	800c4fc <__sinit>
 800c718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c71c:	0719      	lsls	r1, r3, #28
 800c71e:	d422      	bmi.n	800c766 <__swsetup_r+0x62>
 800c720:	06da      	lsls	r2, r3, #27
 800c722:	d407      	bmi.n	800c734 <__swsetup_r+0x30>
 800c724:	2209      	movs	r2, #9
 800c726:	602a      	str	r2, [r5, #0]
 800c728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c72c:	81a3      	strh	r3, [r4, #12]
 800c72e:	f04f 30ff 	mov.w	r0, #4294967295
 800c732:	e033      	b.n	800c79c <__swsetup_r+0x98>
 800c734:	0758      	lsls	r0, r3, #29
 800c736:	d512      	bpl.n	800c75e <__swsetup_r+0x5a>
 800c738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c73a:	b141      	cbz	r1, 800c74e <__swsetup_r+0x4a>
 800c73c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c740:	4299      	cmp	r1, r3
 800c742:	d002      	beq.n	800c74a <__swsetup_r+0x46>
 800c744:	4628      	mov	r0, r5
 800c746:	f000 ff4f 	bl	800d5e8 <_free_r>
 800c74a:	2300      	movs	r3, #0
 800c74c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c74e:	89a3      	ldrh	r3, [r4, #12]
 800c750:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c754:	81a3      	strh	r3, [r4, #12]
 800c756:	2300      	movs	r3, #0
 800c758:	6063      	str	r3, [r4, #4]
 800c75a:	6923      	ldr	r3, [r4, #16]
 800c75c:	6023      	str	r3, [r4, #0]
 800c75e:	89a3      	ldrh	r3, [r4, #12]
 800c760:	f043 0308 	orr.w	r3, r3, #8
 800c764:	81a3      	strh	r3, [r4, #12]
 800c766:	6923      	ldr	r3, [r4, #16]
 800c768:	b94b      	cbnz	r3, 800c77e <__swsetup_r+0x7a>
 800c76a:	89a3      	ldrh	r3, [r4, #12]
 800c76c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c774:	d003      	beq.n	800c77e <__swsetup_r+0x7a>
 800c776:	4621      	mov	r1, r4
 800c778:	4628      	mov	r0, r5
 800c77a:	f002 ff41 	bl	800f600 <__smakebuf_r>
 800c77e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c782:	f013 0201 	ands.w	r2, r3, #1
 800c786:	d00a      	beq.n	800c79e <__swsetup_r+0x9a>
 800c788:	2200      	movs	r2, #0
 800c78a:	60a2      	str	r2, [r4, #8]
 800c78c:	6962      	ldr	r2, [r4, #20]
 800c78e:	4252      	negs	r2, r2
 800c790:	61a2      	str	r2, [r4, #24]
 800c792:	6922      	ldr	r2, [r4, #16]
 800c794:	b942      	cbnz	r2, 800c7a8 <__swsetup_r+0xa4>
 800c796:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c79a:	d1c5      	bne.n	800c728 <__swsetup_r+0x24>
 800c79c:	bd38      	pop	{r3, r4, r5, pc}
 800c79e:	0799      	lsls	r1, r3, #30
 800c7a0:	bf58      	it	pl
 800c7a2:	6962      	ldrpl	r2, [r4, #20]
 800c7a4:	60a2      	str	r2, [r4, #8]
 800c7a6:	e7f4      	b.n	800c792 <__swsetup_r+0x8e>
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e7f7      	b.n	800c79c <__swsetup_r+0x98>
 800c7ac:	20000188 	.word	0x20000188

0800c7b0 <memset>:
 800c7b0:	4402      	add	r2, r0
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	4293      	cmp	r3, r2
 800c7b6:	d100      	bne.n	800c7ba <memset+0xa>
 800c7b8:	4770      	bx	lr
 800c7ba:	f803 1b01 	strb.w	r1, [r3], #1
 800c7be:	e7f9      	b.n	800c7b4 <memset+0x4>

0800c7c0 <strchr>:
 800c7c0:	b2c9      	uxtb	r1, r1
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7ca:	b112      	cbz	r2, 800c7d2 <strchr+0x12>
 800c7cc:	428a      	cmp	r2, r1
 800c7ce:	d1f9      	bne.n	800c7c4 <strchr+0x4>
 800c7d0:	4770      	bx	lr
 800c7d2:	2900      	cmp	r1, #0
 800c7d4:	bf18      	it	ne
 800c7d6:	2000      	movne	r0, #0
 800c7d8:	4770      	bx	lr

0800c7da <strncmp>:
 800c7da:	b510      	push	{r4, lr}
 800c7dc:	b16a      	cbz	r2, 800c7fa <strncmp+0x20>
 800c7de:	3901      	subs	r1, #1
 800c7e0:	1884      	adds	r4, r0, r2
 800c7e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d103      	bne.n	800c7f6 <strncmp+0x1c>
 800c7ee:	42a0      	cmp	r0, r4
 800c7f0:	d001      	beq.n	800c7f6 <strncmp+0x1c>
 800c7f2:	2a00      	cmp	r2, #0
 800c7f4:	d1f5      	bne.n	800c7e2 <strncmp+0x8>
 800c7f6:	1ad0      	subs	r0, r2, r3
 800c7f8:	bd10      	pop	{r4, pc}
 800c7fa:	4610      	mov	r0, r2
 800c7fc:	e7fc      	b.n	800c7f8 <strncmp+0x1e>

0800c7fe <strncpy>:
 800c7fe:	b510      	push	{r4, lr}
 800c800:	3901      	subs	r1, #1
 800c802:	4603      	mov	r3, r0
 800c804:	b132      	cbz	r2, 800c814 <strncpy+0x16>
 800c806:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c80a:	f803 4b01 	strb.w	r4, [r3], #1
 800c80e:	3a01      	subs	r2, #1
 800c810:	2c00      	cmp	r4, #0
 800c812:	d1f7      	bne.n	800c804 <strncpy+0x6>
 800c814:	441a      	add	r2, r3
 800c816:	2100      	movs	r1, #0
 800c818:	4293      	cmp	r3, r2
 800c81a:	d100      	bne.n	800c81e <strncpy+0x20>
 800c81c:	bd10      	pop	{r4, pc}
 800c81e:	f803 1b01 	strb.w	r1, [r3], #1
 800c822:	e7f9      	b.n	800c818 <strncpy+0x1a>

0800c824 <_localeconv_r>:
 800c824:	4800      	ldr	r0, [pc, #0]	@ (800c828 <_localeconv_r+0x4>)
 800c826:	4770      	bx	lr
 800c828:	2000010c 	.word	0x2000010c

0800c82c <_close_r>:
 800c82c:	b538      	push	{r3, r4, r5, lr}
 800c82e:	4d06      	ldr	r5, [pc, #24]	@ (800c848 <_close_r+0x1c>)
 800c830:	2300      	movs	r3, #0
 800c832:	4604      	mov	r4, r0
 800c834:	4608      	mov	r0, r1
 800c836:	602b      	str	r3, [r5, #0]
 800c838:	f7f6 ff7e 	bl	8003738 <_close>
 800c83c:	1c43      	adds	r3, r0, #1
 800c83e:	d102      	bne.n	800c846 <_close_r+0x1a>
 800c840:	682b      	ldr	r3, [r5, #0]
 800c842:	b103      	cbz	r3, 800c846 <_close_r+0x1a>
 800c844:	6023      	str	r3, [r4, #0]
 800c846:	bd38      	pop	{r3, r4, r5, pc}
 800c848:	20000bb0 	.word	0x20000bb0

0800c84c <_lseek_r>:
 800c84c:	b538      	push	{r3, r4, r5, lr}
 800c84e:	4d07      	ldr	r5, [pc, #28]	@ (800c86c <_lseek_r+0x20>)
 800c850:	4604      	mov	r4, r0
 800c852:	4608      	mov	r0, r1
 800c854:	4611      	mov	r1, r2
 800c856:	2200      	movs	r2, #0
 800c858:	602a      	str	r2, [r5, #0]
 800c85a:	461a      	mov	r2, r3
 800c85c:	f7f6 ff93 	bl	8003786 <_lseek>
 800c860:	1c43      	adds	r3, r0, #1
 800c862:	d102      	bne.n	800c86a <_lseek_r+0x1e>
 800c864:	682b      	ldr	r3, [r5, #0]
 800c866:	b103      	cbz	r3, 800c86a <_lseek_r+0x1e>
 800c868:	6023      	str	r3, [r4, #0]
 800c86a:	bd38      	pop	{r3, r4, r5, pc}
 800c86c:	20000bb0 	.word	0x20000bb0

0800c870 <_read_r>:
 800c870:	b538      	push	{r3, r4, r5, lr}
 800c872:	4d07      	ldr	r5, [pc, #28]	@ (800c890 <_read_r+0x20>)
 800c874:	4604      	mov	r4, r0
 800c876:	4608      	mov	r0, r1
 800c878:	4611      	mov	r1, r2
 800c87a:	2200      	movs	r2, #0
 800c87c:	602a      	str	r2, [r5, #0]
 800c87e:	461a      	mov	r2, r3
 800c880:	f7f6 ff21 	bl	80036c6 <_read>
 800c884:	1c43      	adds	r3, r0, #1
 800c886:	d102      	bne.n	800c88e <_read_r+0x1e>
 800c888:	682b      	ldr	r3, [r5, #0]
 800c88a:	b103      	cbz	r3, 800c88e <_read_r+0x1e>
 800c88c:	6023      	str	r3, [r4, #0]
 800c88e:	bd38      	pop	{r3, r4, r5, pc}
 800c890:	20000bb0 	.word	0x20000bb0

0800c894 <_write_r>:
 800c894:	b538      	push	{r3, r4, r5, lr}
 800c896:	4d07      	ldr	r5, [pc, #28]	@ (800c8b4 <_write_r+0x20>)
 800c898:	4604      	mov	r4, r0
 800c89a:	4608      	mov	r0, r1
 800c89c:	4611      	mov	r1, r2
 800c89e:	2200      	movs	r2, #0
 800c8a0:	602a      	str	r2, [r5, #0]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f7f6 ff2c 	bl	8003700 <_write>
 800c8a8:	1c43      	adds	r3, r0, #1
 800c8aa:	d102      	bne.n	800c8b2 <_write_r+0x1e>
 800c8ac:	682b      	ldr	r3, [r5, #0]
 800c8ae:	b103      	cbz	r3, 800c8b2 <_write_r+0x1e>
 800c8b0:	6023      	str	r3, [r4, #0]
 800c8b2:	bd38      	pop	{r3, r4, r5, pc}
 800c8b4:	20000bb0 	.word	0x20000bb0

0800c8b8 <__errno>:
 800c8b8:	4b01      	ldr	r3, [pc, #4]	@ (800c8c0 <__errno+0x8>)
 800c8ba:	6818      	ldr	r0, [r3, #0]
 800c8bc:	4770      	bx	lr
 800c8be:	bf00      	nop
 800c8c0:	20000188 	.word	0x20000188

0800c8c4 <__libc_init_array>:
 800c8c4:	b570      	push	{r4, r5, r6, lr}
 800c8c6:	4d0d      	ldr	r5, [pc, #52]	@ (800c8fc <__libc_init_array+0x38>)
 800c8c8:	4c0d      	ldr	r4, [pc, #52]	@ (800c900 <__libc_init_array+0x3c>)
 800c8ca:	1b64      	subs	r4, r4, r5
 800c8cc:	10a4      	asrs	r4, r4, #2
 800c8ce:	2600      	movs	r6, #0
 800c8d0:	42a6      	cmp	r6, r4
 800c8d2:	d109      	bne.n	800c8e8 <__libc_init_array+0x24>
 800c8d4:	4d0b      	ldr	r5, [pc, #44]	@ (800c904 <__libc_init_array+0x40>)
 800c8d6:	4c0c      	ldr	r4, [pc, #48]	@ (800c908 <__libc_init_array+0x44>)
 800c8d8:	f004 f824 	bl	8010924 <_init>
 800c8dc:	1b64      	subs	r4, r4, r5
 800c8de:	10a4      	asrs	r4, r4, #2
 800c8e0:	2600      	movs	r6, #0
 800c8e2:	42a6      	cmp	r6, r4
 800c8e4:	d105      	bne.n	800c8f2 <__libc_init_array+0x2e>
 800c8e6:	bd70      	pop	{r4, r5, r6, pc}
 800c8e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8ec:	4798      	blx	r3
 800c8ee:	3601      	adds	r6, #1
 800c8f0:	e7ee      	b.n	800c8d0 <__libc_init_array+0xc>
 800c8f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8f6:	4798      	blx	r3
 800c8f8:	3601      	adds	r6, #1
 800c8fa:	e7f2      	b.n	800c8e2 <__libc_init_array+0x1e>
 800c8fc:	08010ec0 	.word	0x08010ec0
 800c900:	08010ec0 	.word	0x08010ec0
 800c904:	08010ec0 	.word	0x08010ec0
 800c908:	08010ec4 	.word	0x08010ec4

0800c90c <__retarget_lock_init_recursive>:
 800c90c:	4770      	bx	lr

0800c90e <__retarget_lock_acquire_recursive>:
 800c90e:	4770      	bx	lr

0800c910 <__retarget_lock_release_recursive>:
 800c910:	4770      	bx	lr

0800c912 <memcpy>:
 800c912:	440a      	add	r2, r1
 800c914:	4291      	cmp	r1, r2
 800c916:	f100 33ff 	add.w	r3, r0, #4294967295
 800c91a:	d100      	bne.n	800c91e <memcpy+0xc>
 800c91c:	4770      	bx	lr
 800c91e:	b510      	push	{r4, lr}
 800c920:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c924:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c928:	4291      	cmp	r1, r2
 800c92a:	d1f9      	bne.n	800c920 <memcpy+0xe>
 800c92c:	bd10      	pop	{r4, pc}
	...

0800c930 <nan>:
 800c930:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c938 <nan+0x8>
 800c934:	4770      	bx	lr
 800c936:	bf00      	nop
 800c938:	00000000 	.word	0x00000000
 800c93c:	7ff80000 	.word	0x7ff80000

0800c940 <nanf>:
 800c940:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c948 <nanf+0x8>
 800c944:	4770      	bx	lr
 800c946:	bf00      	nop
 800c948:	7fc00000 	.word	0x7fc00000

0800c94c <quorem>:
 800c94c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c950:	6903      	ldr	r3, [r0, #16]
 800c952:	690c      	ldr	r4, [r1, #16]
 800c954:	42a3      	cmp	r3, r4
 800c956:	4607      	mov	r7, r0
 800c958:	db7e      	blt.n	800ca58 <quorem+0x10c>
 800c95a:	3c01      	subs	r4, #1
 800c95c:	f101 0814 	add.w	r8, r1, #20
 800c960:	00a3      	lsls	r3, r4, #2
 800c962:	f100 0514 	add.w	r5, r0, #20
 800c966:	9300      	str	r3, [sp, #0]
 800c968:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c96c:	9301      	str	r3, [sp, #4]
 800c96e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c972:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c976:	3301      	adds	r3, #1
 800c978:	429a      	cmp	r2, r3
 800c97a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c97e:	fbb2 f6f3 	udiv	r6, r2, r3
 800c982:	d32e      	bcc.n	800c9e2 <quorem+0x96>
 800c984:	f04f 0a00 	mov.w	sl, #0
 800c988:	46c4      	mov	ip, r8
 800c98a:	46ae      	mov	lr, r5
 800c98c:	46d3      	mov	fp, sl
 800c98e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c992:	b298      	uxth	r0, r3
 800c994:	fb06 a000 	mla	r0, r6, r0, sl
 800c998:	0c02      	lsrs	r2, r0, #16
 800c99a:	0c1b      	lsrs	r3, r3, #16
 800c99c:	fb06 2303 	mla	r3, r6, r3, r2
 800c9a0:	f8de 2000 	ldr.w	r2, [lr]
 800c9a4:	b280      	uxth	r0, r0
 800c9a6:	b292      	uxth	r2, r2
 800c9a8:	1a12      	subs	r2, r2, r0
 800c9aa:	445a      	add	r2, fp
 800c9ac:	f8de 0000 	ldr.w	r0, [lr]
 800c9b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c9ba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c9be:	b292      	uxth	r2, r2
 800c9c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c9c4:	45e1      	cmp	r9, ip
 800c9c6:	f84e 2b04 	str.w	r2, [lr], #4
 800c9ca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c9ce:	d2de      	bcs.n	800c98e <quorem+0x42>
 800c9d0:	9b00      	ldr	r3, [sp, #0]
 800c9d2:	58eb      	ldr	r3, [r5, r3]
 800c9d4:	b92b      	cbnz	r3, 800c9e2 <quorem+0x96>
 800c9d6:	9b01      	ldr	r3, [sp, #4]
 800c9d8:	3b04      	subs	r3, #4
 800c9da:	429d      	cmp	r5, r3
 800c9dc:	461a      	mov	r2, r3
 800c9de:	d32f      	bcc.n	800ca40 <quorem+0xf4>
 800c9e0:	613c      	str	r4, [r7, #16]
 800c9e2:	4638      	mov	r0, r7
 800c9e4:	f001 fd10 	bl	800e408 <__mcmp>
 800c9e8:	2800      	cmp	r0, #0
 800c9ea:	db25      	blt.n	800ca38 <quorem+0xec>
 800c9ec:	4629      	mov	r1, r5
 800c9ee:	2000      	movs	r0, #0
 800c9f0:	f858 2b04 	ldr.w	r2, [r8], #4
 800c9f4:	f8d1 c000 	ldr.w	ip, [r1]
 800c9f8:	fa1f fe82 	uxth.w	lr, r2
 800c9fc:	fa1f f38c 	uxth.w	r3, ip
 800ca00:	eba3 030e 	sub.w	r3, r3, lr
 800ca04:	4403      	add	r3, r0
 800ca06:	0c12      	lsrs	r2, r2, #16
 800ca08:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ca0c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ca10:	b29b      	uxth	r3, r3
 800ca12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca16:	45c1      	cmp	r9, r8
 800ca18:	f841 3b04 	str.w	r3, [r1], #4
 800ca1c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ca20:	d2e6      	bcs.n	800c9f0 <quorem+0xa4>
 800ca22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca2a:	b922      	cbnz	r2, 800ca36 <quorem+0xea>
 800ca2c:	3b04      	subs	r3, #4
 800ca2e:	429d      	cmp	r5, r3
 800ca30:	461a      	mov	r2, r3
 800ca32:	d30b      	bcc.n	800ca4c <quorem+0x100>
 800ca34:	613c      	str	r4, [r7, #16]
 800ca36:	3601      	adds	r6, #1
 800ca38:	4630      	mov	r0, r6
 800ca3a:	b003      	add	sp, #12
 800ca3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca40:	6812      	ldr	r2, [r2, #0]
 800ca42:	3b04      	subs	r3, #4
 800ca44:	2a00      	cmp	r2, #0
 800ca46:	d1cb      	bne.n	800c9e0 <quorem+0x94>
 800ca48:	3c01      	subs	r4, #1
 800ca4a:	e7c6      	b.n	800c9da <quorem+0x8e>
 800ca4c:	6812      	ldr	r2, [r2, #0]
 800ca4e:	3b04      	subs	r3, #4
 800ca50:	2a00      	cmp	r2, #0
 800ca52:	d1ef      	bne.n	800ca34 <quorem+0xe8>
 800ca54:	3c01      	subs	r4, #1
 800ca56:	e7ea      	b.n	800ca2e <quorem+0xe2>
 800ca58:	2000      	movs	r0, #0
 800ca5a:	e7ee      	b.n	800ca3a <quorem+0xee>
 800ca5c:	0000      	movs	r0, r0
	...

0800ca60 <_dtoa_r>:
 800ca60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca64:	69c7      	ldr	r7, [r0, #28]
 800ca66:	b099      	sub	sp, #100	@ 0x64
 800ca68:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ca6c:	ec55 4b10 	vmov	r4, r5, d0
 800ca70:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ca72:	9109      	str	r1, [sp, #36]	@ 0x24
 800ca74:	4683      	mov	fp, r0
 800ca76:	920e      	str	r2, [sp, #56]	@ 0x38
 800ca78:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca7a:	b97f      	cbnz	r7, 800ca9c <_dtoa_r+0x3c>
 800ca7c:	2010      	movs	r0, #16
 800ca7e:	f001 f937 	bl	800dcf0 <malloc>
 800ca82:	4602      	mov	r2, r0
 800ca84:	f8cb 001c 	str.w	r0, [fp, #28]
 800ca88:	b920      	cbnz	r0, 800ca94 <_dtoa_r+0x34>
 800ca8a:	4ba7      	ldr	r3, [pc, #668]	@ (800cd28 <_dtoa_r+0x2c8>)
 800ca8c:	21ef      	movs	r1, #239	@ 0xef
 800ca8e:	48a7      	ldr	r0, [pc, #668]	@ (800cd2c <_dtoa_r+0x2cc>)
 800ca90:	f002 feb2 	bl	800f7f8 <__assert_func>
 800ca94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ca98:	6007      	str	r7, [r0, #0]
 800ca9a:	60c7      	str	r7, [r0, #12]
 800ca9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800caa0:	6819      	ldr	r1, [r3, #0]
 800caa2:	b159      	cbz	r1, 800cabc <_dtoa_r+0x5c>
 800caa4:	685a      	ldr	r2, [r3, #4]
 800caa6:	604a      	str	r2, [r1, #4]
 800caa8:	2301      	movs	r3, #1
 800caaa:	4093      	lsls	r3, r2
 800caac:	608b      	str	r3, [r1, #8]
 800caae:	4658      	mov	r0, fp
 800cab0:	f001 fa26 	bl	800df00 <_Bfree>
 800cab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cab8:	2200      	movs	r2, #0
 800caba:	601a      	str	r2, [r3, #0]
 800cabc:	1e2b      	subs	r3, r5, #0
 800cabe:	bfb9      	ittee	lt
 800cac0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cac4:	9303      	strlt	r3, [sp, #12]
 800cac6:	2300      	movge	r3, #0
 800cac8:	6033      	strge	r3, [r6, #0]
 800caca:	9f03      	ldr	r7, [sp, #12]
 800cacc:	4b98      	ldr	r3, [pc, #608]	@ (800cd30 <_dtoa_r+0x2d0>)
 800cace:	bfbc      	itt	lt
 800cad0:	2201      	movlt	r2, #1
 800cad2:	6032      	strlt	r2, [r6, #0]
 800cad4:	43bb      	bics	r3, r7
 800cad6:	d112      	bne.n	800cafe <_dtoa_r+0x9e>
 800cad8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cada:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cade:	6013      	str	r3, [r2, #0]
 800cae0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cae4:	4323      	orrs	r3, r4
 800cae6:	f000 854d 	beq.w	800d584 <_dtoa_r+0xb24>
 800caea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800caec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cd44 <_dtoa_r+0x2e4>
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f000 854f 	beq.w	800d594 <_dtoa_r+0xb34>
 800caf6:	f10a 0303 	add.w	r3, sl, #3
 800cafa:	f000 bd49 	b.w	800d590 <_dtoa_r+0xb30>
 800cafe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cb02:	2200      	movs	r2, #0
 800cb04:	ec51 0b17 	vmov	r0, r1, d7
 800cb08:	2300      	movs	r3, #0
 800cb0a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800cb0e:	f7f3 ffe3 	bl	8000ad8 <__aeabi_dcmpeq>
 800cb12:	4680      	mov	r8, r0
 800cb14:	b158      	cbz	r0, 800cb2e <_dtoa_r+0xce>
 800cb16:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cb18:	2301      	movs	r3, #1
 800cb1a:	6013      	str	r3, [r2, #0]
 800cb1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cb1e:	b113      	cbz	r3, 800cb26 <_dtoa_r+0xc6>
 800cb20:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cb22:	4b84      	ldr	r3, [pc, #528]	@ (800cd34 <_dtoa_r+0x2d4>)
 800cb24:	6013      	str	r3, [r2, #0]
 800cb26:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cd48 <_dtoa_r+0x2e8>
 800cb2a:	f000 bd33 	b.w	800d594 <_dtoa_r+0xb34>
 800cb2e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cb32:	aa16      	add	r2, sp, #88	@ 0x58
 800cb34:	a917      	add	r1, sp, #92	@ 0x5c
 800cb36:	4658      	mov	r0, fp
 800cb38:	f001 fd86 	bl	800e648 <__d2b>
 800cb3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cb40:	4681      	mov	r9, r0
 800cb42:	2e00      	cmp	r6, #0
 800cb44:	d077      	beq.n	800cc36 <_dtoa_r+0x1d6>
 800cb46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb48:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800cb4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cb58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cb5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cb60:	4619      	mov	r1, r3
 800cb62:	2200      	movs	r2, #0
 800cb64:	4b74      	ldr	r3, [pc, #464]	@ (800cd38 <_dtoa_r+0x2d8>)
 800cb66:	f7f3 fb97 	bl	8000298 <__aeabi_dsub>
 800cb6a:	a369      	add	r3, pc, #420	@ (adr r3, 800cd10 <_dtoa_r+0x2b0>)
 800cb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb70:	f7f3 fd4a 	bl	8000608 <__aeabi_dmul>
 800cb74:	a368      	add	r3, pc, #416	@ (adr r3, 800cd18 <_dtoa_r+0x2b8>)
 800cb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7a:	f7f3 fb8f 	bl	800029c <__adddf3>
 800cb7e:	4604      	mov	r4, r0
 800cb80:	4630      	mov	r0, r6
 800cb82:	460d      	mov	r5, r1
 800cb84:	f7f3 fcd6 	bl	8000534 <__aeabi_i2d>
 800cb88:	a365      	add	r3, pc, #404	@ (adr r3, 800cd20 <_dtoa_r+0x2c0>)
 800cb8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8e:	f7f3 fd3b 	bl	8000608 <__aeabi_dmul>
 800cb92:	4602      	mov	r2, r0
 800cb94:	460b      	mov	r3, r1
 800cb96:	4620      	mov	r0, r4
 800cb98:	4629      	mov	r1, r5
 800cb9a:	f7f3 fb7f 	bl	800029c <__adddf3>
 800cb9e:	4604      	mov	r4, r0
 800cba0:	460d      	mov	r5, r1
 800cba2:	f7f3 ffe1 	bl	8000b68 <__aeabi_d2iz>
 800cba6:	2200      	movs	r2, #0
 800cba8:	4607      	mov	r7, r0
 800cbaa:	2300      	movs	r3, #0
 800cbac:	4620      	mov	r0, r4
 800cbae:	4629      	mov	r1, r5
 800cbb0:	f7f3 ff9c 	bl	8000aec <__aeabi_dcmplt>
 800cbb4:	b140      	cbz	r0, 800cbc8 <_dtoa_r+0x168>
 800cbb6:	4638      	mov	r0, r7
 800cbb8:	f7f3 fcbc 	bl	8000534 <__aeabi_i2d>
 800cbbc:	4622      	mov	r2, r4
 800cbbe:	462b      	mov	r3, r5
 800cbc0:	f7f3 ff8a 	bl	8000ad8 <__aeabi_dcmpeq>
 800cbc4:	b900      	cbnz	r0, 800cbc8 <_dtoa_r+0x168>
 800cbc6:	3f01      	subs	r7, #1
 800cbc8:	2f16      	cmp	r7, #22
 800cbca:	d851      	bhi.n	800cc70 <_dtoa_r+0x210>
 800cbcc:	4b5b      	ldr	r3, [pc, #364]	@ (800cd3c <_dtoa_r+0x2dc>)
 800cbce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbda:	f7f3 ff87 	bl	8000aec <__aeabi_dcmplt>
 800cbde:	2800      	cmp	r0, #0
 800cbe0:	d048      	beq.n	800cc74 <_dtoa_r+0x214>
 800cbe2:	3f01      	subs	r7, #1
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	9312      	str	r3, [sp, #72]	@ 0x48
 800cbe8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cbea:	1b9b      	subs	r3, r3, r6
 800cbec:	1e5a      	subs	r2, r3, #1
 800cbee:	bf44      	itt	mi
 800cbf0:	f1c3 0801 	rsbmi	r8, r3, #1
 800cbf4:	2300      	movmi	r3, #0
 800cbf6:	9208      	str	r2, [sp, #32]
 800cbf8:	bf54      	ite	pl
 800cbfa:	f04f 0800 	movpl.w	r8, #0
 800cbfe:	9308      	strmi	r3, [sp, #32]
 800cc00:	2f00      	cmp	r7, #0
 800cc02:	db39      	blt.n	800cc78 <_dtoa_r+0x218>
 800cc04:	9b08      	ldr	r3, [sp, #32]
 800cc06:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cc08:	443b      	add	r3, r7
 800cc0a:	9308      	str	r3, [sp, #32]
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc12:	2b09      	cmp	r3, #9
 800cc14:	d864      	bhi.n	800cce0 <_dtoa_r+0x280>
 800cc16:	2b05      	cmp	r3, #5
 800cc18:	bfc4      	itt	gt
 800cc1a:	3b04      	subgt	r3, #4
 800cc1c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800cc1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc20:	f1a3 0302 	sub.w	r3, r3, #2
 800cc24:	bfcc      	ite	gt
 800cc26:	2400      	movgt	r4, #0
 800cc28:	2401      	movle	r4, #1
 800cc2a:	2b03      	cmp	r3, #3
 800cc2c:	d863      	bhi.n	800ccf6 <_dtoa_r+0x296>
 800cc2e:	e8df f003 	tbb	[pc, r3]
 800cc32:	372a      	.short	0x372a
 800cc34:	5535      	.short	0x5535
 800cc36:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800cc3a:	441e      	add	r6, r3
 800cc3c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cc40:	2b20      	cmp	r3, #32
 800cc42:	bfc1      	itttt	gt
 800cc44:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cc48:	409f      	lslgt	r7, r3
 800cc4a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cc4e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cc52:	bfd6      	itet	le
 800cc54:	f1c3 0320 	rsble	r3, r3, #32
 800cc58:	ea47 0003 	orrgt.w	r0, r7, r3
 800cc5c:	fa04 f003 	lslle.w	r0, r4, r3
 800cc60:	f7f3 fc58 	bl	8000514 <__aeabi_ui2d>
 800cc64:	2201      	movs	r2, #1
 800cc66:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cc6a:	3e01      	subs	r6, #1
 800cc6c:	9214      	str	r2, [sp, #80]	@ 0x50
 800cc6e:	e777      	b.n	800cb60 <_dtoa_r+0x100>
 800cc70:	2301      	movs	r3, #1
 800cc72:	e7b8      	b.n	800cbe6 <_dtoa_r+0x186>
 800cc74:	9012      	str	r0, [sp, #72]	@ 0x48
 800cc76:	e7b7      	b.n	800cbe8 <_dtoa_r+0x188>
 800cc78:	427b      	negs	r3, r7
 800cc7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	eba8 0807 	sub.w	r8, r8, r7
 800cc82:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cc84:	e7c4      	b.n	800cc10 <_dtoa_r+0x1b0>
 800cc86:	2300      	movs	r3, #0
 800cc88:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	dc35      	bgt.n	800ccfc <_dtoa_r+0x29c>
 800cc90:	2301      	movs	r3, #1
 800cc92:	9300      	str	r3, [sp, #0]
 800cc94:	9307      	str	r3, [sp, #28]
 800cc96:	461a      	mov	r2, r3
 800cc98:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc9a:	e00b      	b.n	800ccb4 <_dtoa_r+0x254>
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	e7f3      	b.n	800cc88 <_dtoa_r+0x228>
 800cca0:	2300      	movs	r3, #0
 800cca2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cca4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cca6:	18fb      	adds	r3, r7, r3
 800cca8:	9300      	str	r3, [sp, #0]
 800ccaa:	3301      	adds	r3, #1
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	9307      	str	r3, [sp, #28]
 800ccb0:	bfb8      	it	lt
 800ccb2:	2301      	movlt	r3, #1
 800ccb4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ccb8:	2100      	movs	r1, #0
 800ccba:	2204      	movs	r2, #4
 800ccbc:	f102 0514 	add.w	r5, r2, #20
 800ccc0:	429d      	cmp	r5, r3
 800ccc2:	d91f      	bls.n	800cd04 <_dtoa_r+0x2a4>
 800ccc4:	6041      	str	r1, [r0, #4]
 800ccc6:	4658      	mov	r0, fp
 800ccc8:	f001 f8da 	bl	800de80 <_Balloc>
 800cccc:	4682      	mov	sl, r0
 800ccce:	2800      	cmp	r0, #0
 800ccd0:	d13c      	bne.n	800cd4c <_dtoa_r+0x2ec>
 800ccd2:	4b1b      	ldr	r3, [pc, #108]	@ (800cd40 <_dtoa_r+0x2e0>)
 800ccd4:	4602      	mov	r2, r0
 800ccd6:	f240 11af 	movw	r1, #431	@ 0x1af
 800ccda:	e6d8      	b.n	800ca8e <_dtoa_r+0x2e>
 800ccdc:	2301      	movs	r3, #1
 800ccde:	e7e0      	b.n	800cca2 <_dtoa_r+0x242>
 800cce0:	2401      	movs	r4, #1
 800cce2:	2300      	movs	r3, #0
 800cce4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cce6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cce8:	f04f 33ff 	mov.w	r3, #4294967295
 800ccec:	9300      	str	r3, [sp, #0]
 800ccee:	9307      	str	r3, [sp, #28]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	2312      	movs	r3, #18
 800ccf4:	e7d0      	b.n	800cc98 <_dtoa_r+0x238>
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccfa:	e7f5      	b.n	800cce8 <_dtoa_r+0x288>
 800ccfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	9307      	str	r3, [sp, #28]
 800cd02:	e7d7      	b.n	800ccb4 <_dtoa_r+0x254>
 800cd04:	3101      	adds	r1, #1
 800cd06:	0052      	lsls	r2, r2, #1
 800cd08:	e7d8      	b.n	800ccbc <_dtoa_r+0x25c>
 800cd0a:	bf00      	nop
 800cd0c:	f3af 8000 	nop.w
 800cd10:	636f4361 	.word	0x636f4361
 800cd14:	3fd287a7 	.word	0x3fd287a7
 800cd18:	8b60c8b3 	.word	0x8b60c8b3
 800cd1c:	3fc68a28 	.word	0x3fc68a28
 800cd20:	509f79fb 	.word	0x509f79fb
 800cd24:	3fd34413 	.word	0x3fd34413
 800cd28:	08010adc 	.word	0x08010adc
 800cd2c:	08010af3 	.word	0x08010af3
 800cd30:	7ff00000 	.word	0x7ff00000
 800cd34:	08010e41 	.word	0x08010e41
 800cd38:	3ff80000 	.word	0x3ff80000
 800cd3c:	08010c50 	.word	0x08010c50
 800cd40:	08010b4b 	.word	0x08010b4b
 800cd44:	08010ad8 	.word	0x08010ad8
 800cd48:	08010e40 	.word	0x08010e40
 800cd4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cd50:	6018      	str	r0, [r3, #0]
 800cd52:	9b07      	ldr	r3, [sp, #28]
 800cd54:	2b0e      	cmp	r3, #14
 800cd56:	f200 80a4 	bhi.w	800cea2 <_dtoa_r+0x442>
 800cd5a:	2c00      	cmp	r4, #0
 800cd5c:	f000 80a1 	beq.w	800cea2 <_dtoa_r+0x442>
 800cd60:	2f00      	cmp	r7, #0
 800cd62:	dd33      	ble.n	800cdcc <_dtoa_r+0x36c>
 800cd64:	4bad      	ldr	r3, [pc, #692]	@ (800d01c <_dtoa_r+0x5bc>)
 800cd66:	f007 020f 	and.w	r2, r7, #15
 800cd6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd6e:	ed93 7b00 	vldr	d7, [r3]
 800cd72:	05f8      	lsls	r0, r7, #23
 800cd74:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cd78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cd7c:	d516      	bpl.n	800cdac <_dtoa_r+0x34c>
 800cd7e:	4ba8      	ldr	r3, [pc, #672]	@ (800d020 <_dtoa_r+0x5c0>)
 800cd80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cd88:	f7f3 fd68 	bl	800085c <__aeabi_ddiv>
 800cd8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd90:	f004 040f 	and.w	r4, r4, #15
 800cd94:	2603      	movs	r6, #3
 800cd96:	4da2      	ldr	r5, [pc, #648]	@ (800d020 <_dtoa_r+0x5c0>)
 800cd98:	b954      	cbnz	r4, 800cdb0 <_dtoa_r+0x350>
 800cd9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cda2:	f7f3 fd5b 	bl	800085c <__aeabi_ddiv>
 800cda6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdaa:	e028      	b.n	800cdfe <_dtoa_r+0x39e>
 800cdac:	2602      	movs	r6, #2
 800cdae:	e7f2      	b.n	800cd96 <_dtoa_r+0x336>
 800cdb0:	07e1      	lsls	r1, r4, #31
 800cdb2:	d508      	bpl.n	800cdc6 <_dtoa_r+0x366>
 800cdb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cdbc:	f7f3 fc24 	bl	8000608 <__aeabi_dmul>
 800cdc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cdc4:	3601      	adds	r6, #1
 800cdc6:	1064      	asrs	r4, r4, #1
 800cdc8:	3508      	adds	r5, #8
 800cdca:	e7e5      	b.n	800cd98 <_dtoa_r+0x338>
 800cdcc:	f000 80d2 	beq.w	800cf74 <_dtoa_r+0x514>
 800cdd0:	427c      	negs	r4, r7
 800cdd2:	4b92      	ldr	r3, [pc, #584]	@ (800d01c <_dtoa_r+0x5bc>)
 800cdd4:	4d92      	ldr	r5, [pc, #584]	@ (800d020 <_dtoa_r+0x5c0>)
 800cdd6:	f004 020f 	and.w	r2, r4, #15
 800cdda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cde6:	f7f3 fc0f 	bl	8000608 <__aeabi_dmul>
 800cdea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdee:	1124      	asrs	r4, r4, #4
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	2602      	movs	r6, #2
 800cdf4:	2c00      	cmp	r4, #0
 800cdf6:	f040 80b2 	bne.w	800cf5e <_dtoa_r+0x4fe>
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d1d3      	bne.n	800cda6 <_dtoa_r+0x346>
 800cdfe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce00:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	f000 80b7 	beq.w	800cf78 <_dtoa_r+0x518>
 800ce0a:	4b86      	ldr	r3, [pc, #536]	@ (800d024 <_dtoa_r+0x5c4>)
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	4620      	mov	r0, r4
 800ce10:	4629      	mov	r1, r5
 800ce12:	f7f3 fe6b 	bl	8000aec <__aeabi_dcmplt>
 800ce16:	2800      	cmp	r0, #0
 800ce18:	f000 80ae 	beq.w	800cf78 <_dtoa_r+0x518>
 800ce1c:	9b07      	ldr	r3, [sp, #28]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	f000 80aa 	beq.w	800cf78 <_dtoa_r+0x518>
 800ce24:	9b00      	ldr	r3, [sp, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	dd37      	ble.n	800ce9a <_dtoa_r+0x43a>
 800ce2a:	1e7b      	subs	r3, r7, #1
 800ce2c:	9304      	str	r3, [sp, #16]
 800ce2e:	4620      	mov	r0, r4
 800ce30:	4b7d      	ldr	r3, [pc, #500]	@ (800d028 <_dtoa_r+0x5c8>)
 800ce32:	2200      	movs	r2, #0
 800ce34:	4629      	mov	r1, r5
 800ce36:	f7f3 fbe7 	bl	8000608 <__aeabi_dmul>
 800ce3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce3e:	9c00      	ldr	r4, [sp, #0]
 800ce40:	3601      	adds	r6, #1
 800ce42:	4630      	mov	r0, r6
 800ce44:	f7f3 fb76 	bl	8000534 <__aeabi_i2d>
 800ce48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce4c:	f7f3 fbdc 	bl	8000608 <__aeabi_dmul>
 800ce50:	4b76      	ldr	r3, [pc, #472]	@ (800d02c <_dtoa_r+0x5cc>)
 800ce52:	2200      	movs	r2, #0
 800ce54:	f7f3 fa22 	bl	800029c <__adddf3>
 800ce58:	4605      	mov	r5, r0
 800ce5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ce5e:	2c00      	cmp	r4, #0
 800ce60:	f040 808d 	bne.w	800cf7e <_dtoa_r+0x51e>
 800ce64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce68:	4b71      	ldr	r3, [pc, #452]	@ (800d030 <_dtoa_r+0x5d0>)
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f7f3 fa14 	bl	8000298 <__aeabi_dsub>
 800ce70:	4602      	mov	r2, r0
 800ce72:	460b      	mov	r3, r1
 800ce74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ce78:	462a      	mov	r2, r5
 800ce7a:	4633      	mov	r3, r6
 800ce7c:	f7f3 fe54 	bl	8000b28 <__aeabi_dcmpgt>
 800ce80:	2800      	cmp	r0, #0
 800ce82:	f040 828b 	bne.w	800d39c <_dtoa_r+0x93c>
 800ce86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce8a:	462a      	mov	r2, r5
 800ce8c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ce90:	f7f3 fe2c 	bl	8000aec <__aeabi_dcmplt>
 800ce94:	2800      	cmp	r0, #0
 800ce96:	f040 8128 	bne.w	800d0ea <_dtoa_r+0x68a>
 800ce9a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ce9e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cea2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	f2c0 815a 	blt.w	800d15e <_dtoa_r+0x6fe>
 800ceaa:	2f0e      	cmp	r7, #14
 800ceac:	f300 8157 	bgt.w	800d15e <_dtoa_r+0x6fe>
 800ceb0:	4b5a      	ldr	r3, [pc, #360]	@ (800d01c <_dtoa_r+0x5bc>)
 800ceb2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ceb6:	ed93 7b00 	vldr	d7, [r3]
 800ceba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	ed8d 7b00 	vstr	d7, [sp]
 800cec2:	da03      	bge.n	800cecc <_dtoa_r+0x46c>
 800cec4:	9b07      	ldr	r3, [sp, #28]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	f340 8101 	ble.w	800d0ce <_dtoa_r+0x66e>
 800cecc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ced0:	4656      	mov	r6, sl
 800ced2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ced6:	4620      	mov	r0, r4
 800ced8:	4629      	mov	r1, r5
 800ceda:	f7f3 fcbf 	bl	800085c <__aeabi_ddiv>
 800cede:	f7f3 fe43 	bl	8000b68 <__aeabi_d2iz>
 800cee2:	4680      	mov	r8, r0
 800cee4:	f7f3 fb26 	bl	8000534 <__aeabi_i2d>
 800cee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceec:	f7f3 fb8c 	bl	8000608 <__aeabi_dmul>
 800cef0:	4602      	mov	r2, r0
 800cef2:	460b      	mov	r3, r1
 800cef4:	4620      	mov	r0, r4
 800cef6:	4629      	mov	r1, r5
 800cef8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cefc:	f7f3 f9cc 	bl	8000298 <__aeabi_dsub>
 800cf00:	f806 4b01 	strb.w	r4, [r6], #1
 800cf04:	9d07      	ldr	r5, [sp, #28]
 800cf06:	eba6 040a 	sub.w	r4, r6, sl
 800cf0a:	42a5      	cmp	r5, r4
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	460b      	mov	r3, r1
 800cf10:	f040 8117 	bne.w	800d142 <_dtoa_r+0x6e2>
 800cf14:	f7f3 f9c2 	bl	800029c <__adddf3>
 800cf18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf1c:	4604      	mov	r4, r0
 800cf1e:	460d      	mov	r5, r1
 800cf20:	f7f3 fe02 	bl	8000b28 <__aeabi_dcmpgt>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	f040 80f9 	bne.w	800d11c <_dtoa_r+0x6bc>
 800cf2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf2e:	4620      	mov	r0, r4
 800cf30:	4629      	mov	r1, r5
 800cf32:	f7f3 fdd1 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf36:	b118      	cbz	r0, 800cf40 <_dtoa_r+0x4e0>
 800cf38:	f018 0f01 	tst.w	r8, #1
 800cf3c:	f040 80ee 	bne.w	800d11c <_dtoa_r+0x6bc>
 800cf40:	4649      	mov	r1, r9
 800cf42:	4658      	mov	r0, fp
 800cf44:	f000 ffdc 	bl	800df00 <_Bfree>
 800cf48:	2300      	movs	r3, #0
 800cf4a:	7033      	strb	r3, [r6, #0]
 800cf4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf4e:	3701      	adds	r7, #1
 800cf50:	601f      	str	r7, [r3, #0]
 800cf52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	f000 831d 	beq.w	800d594 <_dtoa_r+0xb34>
 800cf5a:	601e      	str	r6, [r3, #0]
 800cf5c:	e31a      	b.n	800d594 <_dtoa_r+0xb34>
 800cf5e:	07e2      	lsls	r2, r4, #31
 800cf60:	d505      	bpl.n	800cf6e <_dtoa_r+0x50e>
 800cf62:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cf66:	f7f3 fb4f 	bl	8000608 <__aeabi_dmul>
 800cf6a:	3601      	adds	r6, #1
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	1064      	asrs	r4, r4, #1
 800cf70:	3508      	adds	r5, #8
 800cf72:	e73f      	b.n	800cdf4 <_dtoa_r+0x394>
 800cf74:	2602      	movs	r6, #2
 800cf76:	e742      	b.n	800cdfe <_dtoa_r+0x39e>
 800cf78:	9c07      	ldr	r4, [sp, #28]
 800cf7a:	9704      	str	r7, [sp, #16]
 800cf7c:	e761      	b.n	800ce42 <_dtoa_r+0x3e2>
 800cf7e:	4b27      	ldr	r3, [pc, #156]	@ (800d01c <_dtoa_r+0x5bc>)
 800cf80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cf82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cf86:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cf8a:	4454      	add	r4, sl
 800cf8c:	2900      	cmp	r1, #0
 800cf8e:	d053      	beq.n	800d038 <_dtoa_r+0x5d8>
 800cf90:	4928      	ldr	r1, [pc, #160]	@ (800d034 <_dtoa_r+0x5d4>)
 800cf92:	2000      	movs	r0, #0
 800cf94:	f7f3 fc62 	bl	800085c <__aeabi_ddiv>
 800cf98:	4633      	mov	r3, r6
 800cf9a:	462a      	mov	r2, r5
 800cf9c:	f7f3 f97c 	bl	8000298 <__aeabi_dsub>
 800cfa0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cfa4:	4656      	mov	r6, sl
 800cfa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfaa:	f7f3 fddd 	bl	8000b68 <__aeabi_d2iz>
 800cfae:	4605      	mov	r5, r0
 800cfb0:	f7f3 fac0 	bl	8000534 <__aeabi_i2d>
 800cfb4:	4602      	mov	r2, r0
 800cfb6:	460b      	mov	r3, r1
 800cfb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfbc:	f7f3 f96c 	bl	8000298 <__aeabi_dsub>
 800cfc0:	3530      	adds	r5, #48	@ 0x30
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	460b      	mov	r3, r1
 800cfc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cfca:	f806 5b01 	strb.w	r5, [r6], #1
 800cfce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cfd2:	f7f3 fd8b 	bl	8000aec <__aeabi_dcmplt>
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	d171      	bne.n	800d0be <_dtoa_r+0x65e>
 800cfda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cfde:	4911      	ldr	r1, [pc, #68]	@ (800d024 <_dtoa_r+0x5c4>)
 800cfe0:	2000      	movs	r0, #0
 800cfe2:	f7f3 f959 	bl	8000298 <__aeabi_dsub>
 800cfe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cfea:	f7f3 fd7f 	bl	8000aec <__aeabi_dcmplt>
 800cfee:	2800      	cmp	r0, #0
 800cff0:	f040 8095 	bne.w	800d11e <_dtoa_r+0x6be>
 800cff4:	42a6      	cmp	r6, r4
 800cff6:	f43f af50 	beq.w	800ce9a <_dtoa_r+0x43a>
 800cffa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cffe:	4b0a      	ldr	r3, [pc, #40]	@ (800d028 <_dtoa_r+0x5c8>)
 800d000:	2200      	movs	r2, #0
 800d002:	f7f3 fb01 	bl	8000608 <__aeabi_dmul>
 800d006:	4b08      	ldr	r3, [pc, #32]	@ (800d028 <_dtoa_r+0x5c8>)
 800d008:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d00c:	2200      	movs	r2, #0
 800d00e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d012:	f7f3 faf9 	bl	8000608 <__aeabi_dmul>
 800d016:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d01a:	e7c4      	b.n	800cfa6 <_dtoa_r+0x546>
 800d01c:	08010c50 	.word	0x08010c50
 800d020:	08010c28 	.word	0x08010c28
 800d024:	3ff00000 	.word	0x3ff00000
 800d028:	40240000 	.word	0x40240000
 800d02c:	401c0000 	.word	0x401c0000
 800d030:	40140000 	.word	0x40140000
 800d034:	3fe00000 	.word	0x3fe00000
 800d038:	4631      	mov	r1, r6
 800d03a:	4628      	mov	r0, r5
 800d03c:	f7f3 fae4 	bl	8000608 <__aeabi_dmul>
 800d040:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d044:	9415      	str	r4, [sp, #84]	@ 0x54
 800d046:	4656      	mov	r6, sl
 800d048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d04c:	f7f3 fd8c 	bl	8000b68 <__aeabi_d2iz>
 800d050:	4605      	mov	r5, r0
 800d052:	f7f3 fa6f 	bl	8000534 <__aeabi_i2d>
 800d056:	4602      	mov	r2, r0
 800d058:	460b      	mov	r3, r1
 800d05a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d05e:	f7f3 f91b 	bl	8000298 <__aeabi_dsub>
 800d062:	3530      	adds	r5, #48	@ 0x30
 800d064:	f806 5b01 	strb.w	r5, [r6], #1
 800d068:	4602      	mov	r2, r0
 800d06a:	460b      	mov	r3, r1
 800d06c:	42a6      	cmp	r6, r4
 800d06e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d072:	f04f 0200 	mov.w	r2, #0
 800d076:	d124      	bne.n	800d0c2 <_dtoa_r+0x662>
 800d078:	4bac      	ldr	r3, [pc, #688]	@ (800d32c <_dtoa_r+0x8cc>)
 800d07a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d07e:	f7f3 f90d 	bl	800029c <__adddf3>
 800d082:	4602      	mov	r2, r0
 800d084:	460b      	mov	r3, r1
 800d086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d08a:	f7f3 fd4d 	bl	8000b28 <__aeabi_dcmpgt>
 800d08e:	2800      	cmp	r0, #0
 800d090:	d145      	bne.n	800d11e <_dtoa_r+0x6be>
 800d092:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d096:	49a5      	ldr	r1, [pc, #660]	@ (800d32c <_dtoa_r+0x8cc>)
 800d098:	2000      	movs	r0, #0
 800d09a:	f7f3 f8fd 	bl	8000298 <__aeabi_dsub>
 800d09e:	4602      	mov	r2, r0
 800d0a0:	460b      	mov	r3, r1
 800d0a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0a6:	f7f3 fd21 	bl	8000aec <__aeabi_dcmplt>
 800d0aa:	2800      	cmp	r0, #0
 800d0ac:	f43f aef5 	beq.w	800ce9a <_dtoa_r+0x43a>
 800d0b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d0b2:	1e73      	subs	r3, r6, #1
 800d0b4:	9315      	str	r3, [sp, #84]	@ 0x54
 800d0b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d0ba:	2b30      	cmp	r3, #48	@ 0x30
 800d0bc:	d0f8      	beq.n	800d0b0 <_dtoa_r+0x650>
 800d0be:	9f04      	ldr	r7, [sp, #16]
 800d0c0:	e73e      	b.n	800cf40 <_dtoa_r+0x4e0>
 800d0c2:	4b9b      	ldr	r3, [pc, #620]	@ (800d330 <_dtoa_r+0x8d0>)
 800d0c4:	f7f3 faa0 	bl	8000608 <__aeabi_dmul>
 800d0c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0cc:	e7bc      	b.n	800d048 <_dtoa_r+0x5e8>
 800d0ce:	d10c      	bne.n	800d0ea <_dtoa_r+0x68a>
 800d0d0:	4b98      	ldr	r3, [pc, #608]	@ (800d334 <_dtoa_r+0x8d4>)
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0d8:	f7f3 fa96 	bl	8000608 <__aeabi_dmul>
 800d0dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0e0:	f7f3 fd18 	bl	8000b14 <__aeabi_dcmpge>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	f000 8157 	beq.w	800d398 <_dtoa_r+0x938>
 800d0ea:	2400      	movs	r4, #0
 800d0ec:	4625      	mov	r5, r4
 800d0ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0f0:	43db      	mvns	r3, r3
 800d0f2:	9304      	str	r3, [sp, #16]
 800d0f4:	4656      	mov	r6, sl
 800d0f6:	2700      	movs	r7, #0
 800d0f8:	4621      	mov	r1, r4
 800d0fa:	4658      	mov	r0, fp
 800d0fc:	f000 ff00 	bl	800df00 <_Bfree>
 800d100:	2d00      	cmp	r5, #0
 800d102:	d0dc      	beq.n	800d0be <_dtoa_r+0x65e>
 800d104:	b12f      	cbz	r7, 800d112 <_dtoa_r+0x6b2>
 800d106:	42af      	cmp	r7, r5
 800d108:	d003      	beq.n	800d112 <_dtoa_r+0x6b2>
 800d10a:	4639      	mov	r1, r7
 800d10c:	4658      	mov	r0, fp
 800d10e:	f000 fef7 	bl	800df00 <_Bfree>
 800d112:	4629      	mov	r1, r5
 800d114:	4658      	mov	r0, fp
 800d116:	f000 fef3 	bl	800df00 <_Bfree>
 800d11a:	e7d0      	b.n	800d0be <_dtoa_r+0x65e>
 800d11c:	9704      	str	r7, [sp, #16]
 800d11e:	4633      	mov	r3, r6
 800d120:	461e      	mov	r6, r3
 800d122:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d126:	2a39      	cmp	r2, #57	@ 0x39
 800d128:	d107      	bne.n	800d13a <_dtoa_r+0x6da>
 800d12a:	459a      	cmp	sl, r3
 800d12c:	d1f8      	bne.n	800d120 <_dtoa_r+0x6c0>
 800d12e:	9a04      	ldr	r2, [sp, #16]
 800d130:	3201      	adds	r2, #1
 800d132:	9204      	str	r2, [sp, #16]
 800d134:	2230      	movs	r2, #48	@ 0x30
 800d136:	f88a 2000 	strb.w	r2, [sl]
 800d13a:	781a      	ldrb	r2, [r3, #0]
 800d13c:	3201      	adds	r2, #1
 800d13e:	701a      	strb	r2, [r3, #0]
 800d140:	e7bd      	b.n	800d0be <_dtoa_r+0x65e>
 800d142:	4b7b      	ldr	r3, [pc, #492]	@ (800d330 <_dtoa_r+0x8d0>)
 800d144:	2200      	movs	r2, #0
 800d146:	f7f3 fa5f 	bl	8000608 <__aeabi_dmul>
 800d14a:	2200      	movs	r2, #0
 800d14c:	2300      	movs	r3, #0
 800d14e:	4604      	mov	r4, r0
 800d150:	460d      	mov	r5, r1
 800d152:	f7f3 fcc1 	bl	8000ad8 <__aeabi_dcmpeq>
 800d156:	2800      	cmp	r0, #0
 800d158:	f43f aebb 	beq.w	800ced2 <_dtoa_r+0x472>
 800d15c:	e6f0      	b.n	800cf40 <_dtoa_r+0x4e0>
 800d15e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d160:	2a00      	cmp	r2, #0
 800d162:	f000 80db 	beq.w	800d31c <_dtoa_r+0x8bc>
 800d166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d168:	2a01      	cmp	r2, #1
 800d16a:	f300 80bf 	bgt.w	800d2ec <_dtoa_r+0x88c>
 800d16e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d170:	2a00      	cmp	r2, #0
 800d172:	f000 80b7 	beq.w	800d2e4 <_dtoa_r+0x884>
 800d176:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d17a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d17c:	4646      	mov	r6, r8
 800d17e:	9a08      	ldr	r2, [sp, #32]
 800d180:	2101      	movs	r1, #1
 800d182:	441a      	add	r2, r3
 800d184:	4658      	mov	r0, fp
 800d186:	4498      	add	r8, r3
 800d188:	9208      	str	r2, [sp, #32]
 800d18a:	f000 ffb7 	bl	800e0fc <__i2b>
 800d18e:	4605      	mov	r5, r0
 800d190:	b15e      	cbz	r6, 800d1aa <_dtoa_r+0x74a>
 800d192:	9b08      	ldr	r3, [sp, #32]
 800d194:	2b00      	cmp	r3, #0
 800d196:	dd08      	ble.n	800d1aa <_dtoa_r+0x74a>
 800d198:	42b3      	cmp	r3, r6
 800d19a:	9a08      	ldr	r2, [sp, #32]
 800d19c:	bfa8      	it	ge
 800d19e:	4633      	movge	r3, r6
 800d1a0:	eba8 0803 	sub.w	r8, r8, r3
 800d1a4:	1af6      	subs	r6, r6, r3
 800d1a6:	1ad3      	subs	r3, r2, r3
 800d1a8:	9308      	str	r3, [sp, #32]
 800d1aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1ac:	b1f3      	cbz	r3, 800d1ec <_dtoa_r+0x78c>
 800d1ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	f000 80b7 	beq.w	800d324 <_dtoa_r+0x8c4>
 800d1b6:	b18c      	cbz	r4, 800d1dc <_dtoa_r+0x77c>
 800d1b8:	4629      	mov	r1, r5
 800d1ba:	4622      	mov	r2, r4
 800d1bc:	4658      	mov	r0, fp
 800d1be:	f001 f85d 	bl	800e27c <__pow5mult>
 800d1c2:	464a      	mov	r2, r9
 800d1c4:	4601      	mov	r1, r0
 800d1c6:	4605      	mov	r5, r0
 800d1c8:	4658      	mov	r0, fp
 800d1ca:	f000 ffad 	bl	800e128 <__multiply>
 800d1ce:	4649      	mov	r1, r9
 800d1d0:	9004      	str	r0, [sp, #16]
 800d1d2:	4658      	mov	r0, fp
 800d1d4:	f000 fe94 	bl	800df00 <_Bfree>
 800d1d8:	9b04      	ldr	r3, [sp, #16]
 800d1da:	4699      	mov	r9, r3
 800d1dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1de:	1b1a      	subs	r2, r3, r4
 800d1e0:	d004      	beq.n	800d1ec <_dtoa_r+0x78c>
 800d1e2:	4649      	mov	r1, r9
 800d1e4:	4658      	mov	r0, fp
 800d1e6:	f001 f849 	bl	800e27c <__pow5mult>
 800d1ea:	4681      	mov	r9, r0
 800d1ec:	2101      	movs	r1, #1
 800d1ee:	4658      	mov	r0, fp
 800d1f0:	f000 ff84 	bl	800e0fc <__i2b>
 800d1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1f6:	4604      	mov	r4, r0
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	f000 81cf 	beq.w	800d59c <_dtoa_r+0xb3c>
 800d1fe:	461a      	mov	r2, r3
 800d200:	4601      	mov	r1, r0
 800d202:	4658      	mov	r0, fp
 800d204:	f001 f83a 	bl	800e27c <__pow5mult>
 800d208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	4604      	mov	r4, r0
 800d20e:	f300 8095 	bgt.w	800d33c <_dtoa_r+0x8dc>
 800d212:	9b02      	ldr	r3, [sp, #8]
 800d214:	2b00      	cmp	r3, #0
 800d216:	f040 8087 	bne.w	800d328 <_dtoa_r+0x8c8>
 800d21a:	9b03      	ldr	r3, [sp, #12]
 800d21c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d220:	2b00      	cmp	r3, #0
 800d222:	f040 8089 	bne.w	800d338 <_dtoa_r+0x8d8>
 800d226:	9b03      	ldr	r3, [sp, #12]
 800d228:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d22c:	0d1b      	lsrs	r3, r3, #20
 800d22e:	051b      	lsls	r3, r3, #20
 800d230:	b12b      	cbz	r3, 800d23e <_dtoa_r+0x7de>
 800d232:	9b08      	ldr	r3, [sp, #32]
 800d234:	3301      	adds	r3, #1
 800d236:	9308      	str	r3, [sp, #32]
 800d238:	f108 0801 	add.w	r8, r8, #1
 800d23c:	2301      	movs	r3, #1
 800d23e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d240:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d242:	2b00      	cmp	r3, #0
 800d244:	f000 81b0 	beq.w	800d5a8 <_dtoa_r+0xb48>
 800d248:	6923      	ldr	r3, [r4, #16]
 800d24a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d24e:	6918      	ldr	r0, [r3, #16]
 800d250:	f000 ff08 	bl	800e064 <__hi0bits>
 800d254:	f1c0 0020 	rsb	r0, r0, #32
 800d258:	9b08      	ldr	r3, [sp, #32]
 800d25a:	4418      	add	r0, r3
 800d25c:	f010 001f 	ands.w	r0, r0, #31
 800d260:	d077      	beq.n	800d352 <_dtoa_r+0x8f2>
 800d262:	f1c0 0320 	rsb	r3, r0, #32
 800d266:	2b04      	cmp	r3, #4
 800d268:	dd6b      	ble.n	800d342 <_dtoa_r+0x8e2>
 800d26a:	9b08      	ldr	r3, [sp, #32]
 800d26c:	f1c0 001c 	rsb	r0, r0, #28
 800d270:	4403      	add	r3, r0
 800d272:	4480      	add	r8, r0
 800d274:	4406      	add	r6, r0
 800d276:	9308      	str	r3, [sp, #32]
 800d278:	f1b8 0f00 	cmp.w	r8, #0
 800d27c:	dd05      	ble.n	800d28a <_dtoa_r+0x82a>
 800d27e:	4649      	mov	r1, r9
 800d280:	4642      	mov	r2, r8
 800d282:	4658      	mov	r0, fp
 800d284:	f001 f854 	bl	800e330 <__lshift>
 800d288:	4681      	mov	r9, r0
 800d28a:	9b08      	ldr	r3, [sp, #32]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	dd05      	ble.n	800d29c <_dtoa_r+0x83c>
 800d290:	4621      	mov	r1, r4
 800d292:	461a      	mov	r2, r3
 800d294:	4658      	mov	r0, fp
 800d296:	f001 f84b 	bl	800e330 <__lshift>
 800d29a:	4604      	mov	r4, r0
 800d29c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d059      	beq.n	800d356 <_dtoa_r+0x8f6>
 800d2a2:	4621      	mov	r1, r4
 800d2a4:	4648      	mov	r0, r9
 800d2a6:	f001 f8af 	bl	800e408 <__mcmp>
 800d2aa:	2800      	cmp	r0, #0
 800d2ac:	da53      	bge.n	800d356 <_dtoa_r+0x8f6>
 800d2ae:	1e7b      	subs	r3, r7, #1
 800d2b0:	9304      	str	r3, [sp, #16]
 800d2b2:	4649      	mov	r1, r9
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	220a      	movs	r2, #10
 800d2b8:	4658      	mov	r0, fp
 800d2ba:	f000 fe43 	bl	800df44 <__multadd>
 800d2be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2c0:	4681      	mov	r9, r0
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	f000 8172 	beq.w	800d5ac <_dtoa_r+0xb4c>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	4629      	mov	r1, r5
 800d2cc:	220a      	movs	r2, #10
 800d2ce:	4658      	mov	r0, fp
 800d2d0:	f000 fe38 	bl	800df44 <__multadd>
 800d2d4:	9b00      	ldr	r3, [sp, #0]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	4605      	mov	r5, r0
 800d2da:	dc67      	bgt.n	800d3ac <_dtoa_r+0x94c>
 800d2dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2de:	2b02      	cmp	r3, #2
 800d2e0:	dc41      	bgt.n	800d366 <_dtoa_r+0x906>
 800d2e2:	e063      	b.n	800d3ac <_dtoa_r+0x94c>
 800d2e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d2e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d2ea:	e746      	b.n	800d17a <_dtoa_r+0x71a>
 800d2ec:	9b07      	ldr	r3, [sp, #28]
 800d2ee:	1e5c      	subs	r4, r3, #1
 800d2f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2f2:	42a3      	cmp	r3, r4
 800d2f4:	bfbf      	itttt	lt
 800d2f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d2f8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d2fa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d2fc:	1ae3      	sublt	r3, r4, r3
 800d2fe:	bfb4      	ite	lt
 800d300:	18d2      	addlt	r2, r2, r3
 800d302:	1b1c      	subge	r4, r3, r4
 800d304:	9b07      	ldr	r3, [sp, #28]
 800d306:	bfbc      	itt	lt
 800d308:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d30a:	2400      	movlt	r4, #0
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	bfb5      	itete	lt
 800d310:	eba8 0603 	sublt.w	r6, r8, r3
 800d314:	9b07      	ldrge	r3, [sp, #28]
 800d316:	2300      	movlt	r3, #0
 800d318:	4646      	movge	r6, r8
 800d31a:	e730      	b.n	800d17e <_dtoa_r+0x71e>
 800d31c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d31e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d320:	4646      	mov	r6, r8
 800d322:	e735      	b.n	800d190 <_dtoa_r+0x730>
 800d324:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d326:	e75c      	b.n	800d1e2 <_dtoa_r+0x782>
 800d328:	2300      	movs	r3, #0
 800d32a:	e788      	b.n	800d23e <_dtoa_r+0x7de>
 800d32c:	3fe00000 	.word	0x3fe00000
 800d330:	40240000 	.word	0x40240000
 800d334:	40140000 	.word	0x40140000
 800d338:	9b02      	ldr	r3, [sp, #8]
 800d33a:	e780      	b.n	800d23e <_dtoa_r+0x7de>
 800d33c:	2300      	movs	r3, #0
 800d33e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d340:	e782      	b.n	800d248 <_dtoa_r+0x7e8>
 800d342:	d099      	beq.n	800d278 <_dtoa_r+0x818>
 800d344:	9a08      	ldr	r2, [sp, #32]
 800d346:	331c      	adds	r3, #28
 800d348:	441a      	add	r2, r3
 800d34a:	4498      	add	r8, r3
 800d34c:	441e      	add	r6, r3
 800d34e:	9208      	str	r2, [sp, #32]
 800d350:	e792      	b.n	800d278 <_dtoa_r+0x818>
 800d352:	4603      	mov	r3, r0
 800d354:	e7f6      	b.n	800d344 <_dtoa_r+0x8e4>
 800d356:	9b07      	ldr	r3, [sp, #28]
 800d358:	9704      	str	r7, [sp, #16]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	dc20      	bgt.n	800d3a0 <_dtoa_r+0x940>
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d362:	2b02      	cmp	r3, #2
 800d364:	dd1e      	ble.n	800d3a4 <_dtoa_r+0x944>
 800d366:	9b00      	ldr	r3, [sp, #0]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	f47f aec0 	bne.w	800d0ee <_dtoa_r+0x68e>
 800d36e:	4621      	mov	r1, r4
 800d370:	2205      	movs	r2, #5
 800d372:	4658      	mov	r0, fp
 800d374:	f000 fde6 	bl	800df44 <__multadd>
 800d378:	4601      	mov	r1, r0
 800d37a:	4604      	mov	r4, r0
 800d37c:	4648      	mov	r0, r9
 800d37e:	f001 f843 	bl	800e408 <__mcmp>
 800d382:	2800      	cmp	r0, #0
 800d384:	f77f aeb3 	ble.w	800d0ee <_dtoa_r+0x68e>
 800d388:	4656      	mov	r6, sl
 800d38a:	2331      	movs	r3, #49	@ 0x31
 800d38c:	f806 3b01 	strb.w	r3, [r6], #1
 800d390:	9b04      	ldr	r3, [sp, #16]
 800d392:	3301      	adds	r3, #1
 800d394:	9304      	str	r3, [sp, #16]
 800d396:	e6ae      	b.n	800d0f6 <_dtoa_r+0x696>
 800d398:	9c07      	ldr	r4, [sp, #28]
 800d39a:	9704      	str	r7, [sp, #16]
 800d39c:	4625      	mov	r5, r4
 800d39e:	e7f3      	b.n	800d388 <_dtoa_r+0x928>
 800d3a0:	9b07      	ldr	r3, [sp, #28]
 800d3a2:	9300      	str	r3, [sp, #0]
 800d3a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	f000 8104 	beq.w	800d5b4 <_dtoa_r+0xb54>
 800d3ac:	2e00      	cmp	r6, #0
 800d3ae:	dd05      	ble.n	800d3bc <_dtoa_r+0x95c>
 800d3b0:	4629      	mov	r1, r5
 800d3b2:	4632      	mov	r2, r6
 800d3b4:	4658      	mov	r0, fp
 800d3b6:	f000 ffbb 	bl	800e330 <__lshift>
 800d3ba:	4605      	mov	r5, r0
 800d3bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d05a      	beq.n	800d478 <_dtoa_r+0xa18>
 800d3c2:	6869      	ldr	r1, [r5, #4]
 800d3c4:	4658      	mov	r0, fp
 800d3c6:	f000 fd5b 	bl	800de80 <_Balloc>
 800d3ca:	4606      	mov	r6, r0
 800d3cc:	b928      	cbnz	r0, 800d3da <_dtoa_r+0x97a>
 800d3ce:	4b84      	ldr	r3, [pc, #528]	@ (800d5e0 <_dtoa_r+0xb80>)
 800d3d0:	4602      	mov	r2, r0
 800d3d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d3d6:	f7ff bb5a 	b.w	800ca8e <_dtoa_r+0x2e>
 800d3da:	692a      	ldr	r2, [r5, #16]
 800d3dc:	3202      	adds	r2, #2
 800d3de:	0092      	lsls	r2, r2, #2
 800d3e0:	f105 010c 	add.w	r1, r5, #12
 800d3e4:	300c      	adds	r0, #12
 800d3e6:	f7ff fa94 	bl	800c912 <memcpy>
 800d3ea:	2201      	movs	r2, #1
 800d3ec:	4631      	mov	r1, r6
 800d3ee:	4658      	mov	r0, fp
 800d3f0:	f000 ff9e 	bl	800e330 <__lshift>
 800d3f4:	f10a 0301 	add.w	r3, sl, #1
 800d3f8:	9307      	str	r3, [sp, #28]
 800d3fa:	9b00      	ldr	r3, [sp, #0]
 800d3fc:	4453      	add	r3, sl
 800d3fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d400:	9b02      	ldr	r3, [sp, #8]
 800d402:	f003 0301 	and.w	r3, r3, #1
 800d406:	462f      	mov	r7, r5
 800d408:	930a      	str	r3, [sp, #40]	@ 0x28
 800d40a:	4605      	mov	r5, r0
 800d40c:	9b07      	ldr	r3, [sp, #28]
 800d40e:	4621      	mov	r1, r4
 800d410:	3b01      	subs	r3, #1
 800d412:	4648      	mov	r0, r9
 800d414:	9300      	str	r3, [sp, #0]
 800d416:	f7ff fa99 	bl	800c94c <quorem>
 800d41a:	4639      	mov	r1, r7
 800d41c:	9002      	str	r0, [sp, #8]
 800d41e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d422:	4648      	mov	r0, r9
 800d424:	f000 fff0 	bl	800e408 <__mcmp>
 800d428:	462a      	mov	r2, r5
 800d42a:	9008      	str	r0, [sp, #32]
 800d42c:	4621      	mov	r1, r4
 800d42e:	4658      	mov	r0, fp
 800d430:	f001 f806 	bl	800e440 <__mdiff>
 800d434:	68c2      	ldr	r2, [r0, #12]
 800d436:	4606      	mov	r6, r0
 800d438:	bb02      	cbnz	r2, 800d47c <_dtoa_r+0xa1c>
 800d43a:	4601      	mov	r1, r0
 800d43c:	4648      	mov	r0, r9
 800d43e:	f000 ffe3 	bl	800e408 <__mcmp>
 800d442:	4602      	mov	r2, r0
 800d444:	4631      	mov	r1, r6
 800d446:	4658      	mov	r0, fp
 800d448:	920e      	str	r2, [sp, #56]	@ 0x38
 800d44a:	f000 fd59 	bl	800df00 <_Bfree>
 800d44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d450:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d452:	9e07      	ldr	r6, [sp, #28]
 800d454:	ea43 0102 	orr.w	r1, r3, r2
 800d458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d45a:	4319      	orrs	r1, r3
 800d45c:	d110      	bne.n	800d480 <_dtoa_r+0xa20>
 800d45e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d462:	d029      	beq.n	800d4b8 <_dtoa_r+0xa58>
 800d464:	9b08      	ldr	r3, [sp, #32]
 800d466:	2b00      	cmp	r3, #0
 800d468:	dd02      	ble.n	800d470 <_dtoa_r+0xa10>
 800d46a:	9b02      	ldr	r3, [sp, #8]
 800d46c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d470:	9b00      	ldr	r3, [sp, #0]
 800d472:	f883 8000 	strb.w	r8, [r3]
 800d476:	e63f      	b.n	800d0f8 <_dtoa_r+0x698>
 800d478:	4628      	mov	r0, r5
 800d47a:	e7bb      	b.n	800d3f4 <_dtoa_r+0x994>
 800d47c:	2201      	movs	r2, #1
 800d47e:	e7e1      	b.n	800d444 <_dtoa_r+0x9e4>
 800d480:	9b08      	ldr	r3, [sp, #32]
 800d482:	2b00      	cmp	r3, #0
 800d484:	db04      	blt.n	800d490 <_dtoa_r+0xa30>
 800d486:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d488:	430b      	orrs	r3, r1
 800d48a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d48c:	430b      	orrs	r3, r1
 800d48e:	d120      	bne.n	800d4d2 <_dtoa_r+0xa72>
 800d490:	2a00      	cmp	r2, #0
 800d492:	dded      	ble.n	800d470 <_dtoa_r+0xa10>
 800d494:	4649      	mov	r1, r9
 800d496:	2201      	movs	r2, #1
 800d498:	4658      	mov	r0, fp
 800d49a:	f000 ff49 	bl	800e330 <__lshift>
 800d49e:	4621      	mov	r1, r4
 800d4a0:	4681      	mov	r9, r0
 800d4a2:	f000 ffb1 	bl	800e408 <__mcmp>
 800d4a6:	2800      	cmp	r0, #0
 800d4a8:	dc03      	bgt.n	800d4b2 <_dtoa_r+0xa52>
 800d4aa:	d1e1      	bne.n	800d470 <_dtoa_r+0xa10>
 800d4ac:	f018 0f01 	tst.w	r8, #1
 800d4b0:	d0de      	beq.n	800d470 <_dtoa_r+0xa10>
 800d4b2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d4b6:	d1d8      	bne.n	800d46a <_dtoa_r+0xa0a>
 800d4b8:	9a00      	ldr	r2, [sp, #0]
 800d4ba:	2339      	movs	r3, #57	@ 0x39
 800d4bc:	7013      	strb	r3, [r2, #0]
 800d4be:	4633      	mov	r3, r6
 800d4c0:	461e      	mov	r6, r3
 800d4c2:	3b01      	subs	r3, #1
 800d4c4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d4c8:	2a39      	cmp	r2, #57	@ 0x39
 800d4ca:	d052      	beq.n	800d572 <_dtoa_r+0xb12>
 800d4cc:	3201      	adds	r2, #1
 800d4ce:	701a      	strb	r2, [r3, #0]
 800d4d0:	e612      	b.n	800d0f8 <_dtoa_r+0x698>
 800d4d2:	2a00      	cmp	r2, #0
 800d4d4:	dd07      	ble.n	800d4e6 <_dtoa_r+0xa86>
 800d4d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d4da:	d0ed      	beq.n	800d4b8 <_dtoa_r+0xa58>
 800d4dc:	9a00      	ldr	r2, [sp, #0]
 800d4de:	f108 0301 	add.w	r3, r8, #1
 800d4e2:	7013      	strb	r3, [r2, #0]
 800d4e4:	e608      	b.n	800d0f8 <_dtoa_r+0x698>
 800d4e6:	9b07      	ldr	r3, [sp, #28]
 800d4e8:	9a07      	ldr	r2, [sp, #28]
 800d4ea:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d4ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d028      	beq.n	800d546 <_dtoa_r+0xae6>
 800d4f4:	4649      	mov	r1, r9
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	220a      	movs	r2, #10
 800d4fa:	4658      	mov	r0, fp
 800d4fc:	f000 fd22 	bl	800df44 <__multadd>
 800d500:	42af      	cmp	r7, r5
 800d502:	4681      	mov	r9, r0
 800d504:	f04f 0300 	mov.w	r3, #0
 800d508:	f04f 020a 	mov.w	r2, #10
 800d50c:	4639      	mov	r1, r7
 800d50e:	4658      	mov	r0, fp
 800d510:	d107      	bne.n	800d522 <_dtoa_r+0xac2>
 800d512:	f000 fd17 	bl	800df44 <__multadd>
 800d516:	4607      	mov	r7, r0
 800d518:	4605      	mov	r5, r0
 800d51a:	9b07      	ldr	r3, [sp, #28]
 800d51c:	3301      	adds	r3, #1
 800d51e:	9307      	str	r3, [sp, #28]
 800d520:	e774      	b.n	800d40c <_dtoa_r+0x9ac>
 800d522:	f000 fd0f 	bl	800df44 <__multadd>
 800d526:	4629      	mov	r1, r5
 800d528:	4607      	mov	r7, r0
 800d52a:	2300      	movs	r3, #0
 800d52c:	220a      	movs	r2, #10
 800d52e:	4658      	mov	r0, fp
 800d530:	f000 fd08 	bl	800df44 <__multadd>
 800d534:	4605      	mov	r5, r0
 800d536:	e7f0      	b.n	800d51a <_dtoa_r+0xaba>
 800d538:	9b00      	ldr	r3, [sp, #0]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	bfcc      	ite	gt
 800d53e:	461e      	movgt	r6, r3
 800d540:	2601      	movle	r6, #1
 800d542:	4456      	add	r6, sl
 800d544:	2700      	movs	r7, #0
 800d546:	4649      	mov	r1, r9
 800d548:	2201      	movs	r2, #1
 800d54a:	4658      	mov	r0, fp
 800d54c:	f000 fef0 	bl	800e330 <__lshift>
 800d550:	4621      	mov	r1, r4
 800d552:	4681      	mov	r9, r0
 800d554:	f000 ff58 	bl	800e408 <__mcmp>
 800d558:	2800      	cmp	r0, #0
 800d55a:	dcb0      	bgt.n	800d4be <_dtoa_r+0xa5e>
 800d55c:	d102      	bne.n	800d564 <_dtoa_r+0xb04>
 800d55e:	f018 0f01 	tst.w	r8, #1
 800d562:	d1ac      	bne.n	800d4be <_dtoa_r+0xa5e>
 800d564:	4633      	mov	r3, r6
 800d566:	461e      	mov	r6, r3
 800d568:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d56c:	2a30      	cmp	r2, #48	@ 0x30
 800d56e:	d0fa      	beq.n	800d566 <_dtoa_r+0xb06>
 800d570:	e5c2      	b.n	800d0f8 <_dtoa_r+0x698>
 800d572:	459a      	cmp	sl, r3
 800d574:	d1a4      	bne.n	800d4c0 <_dtoa_r+0xa60>
 800d576:	9b04      	ldr	r3, [sp, #16]
 800d578:	3301      	adds	r3, #1
 800d57a:	9304      	str	r3, [sp, #16]
 800d57c:	2331      	movs	r3, #49	@ 0x31
 800d57e:	f88a 3000 	strb.w	r3, [sl]
 800d582:	e5b9      	b.n	800d0f8 <_dtoa_r+0x698>
 800d584:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d586:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d5e4 <_dtoa_r+0xb84>
 800d58a:	b11b      	cbz	r3, 800d594 <_dtoa_r+0xb34>
 800d58c:	f10a 0308 	add.w	r3, sl, #8
 800d590:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d592:	6013      	str	r3, [r2, #0]
 800d594:	4650      	mov	r0, sl
 800d596:	b019      	add	sp, #100	@ 0x64
 800d598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d59c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d59e:	2b01      	cmp	r3, #1
 800d5a0:	f77f ae37 	ble.w	800d212 <_dtoa_r+0x7b2>
 800d5a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d5a8:	2001      	movs	r0, #1
 800d5aa:	e655      	b.n	800d258 <_dtoa_r+0x7f8>
 800d5ac:	9b00      	ldr	r3, [sp, #0]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	f77f aed6 	ble.w	800d360 <_dtoa_r+0x900>
 800d5b4:	4656      	mov	r6, sl
 800d5b6:	4621      	mov	r1, r4
 800d5b8:	4648      	mov	r0, r9
 800d5ba:	f7ff f9c7 	bl	800c94c <quorem>
 800d5be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d5c2:	f806 8b01 	strb.w	r8, [r6], #1
 800d5c6:	9b00      	ldr	r3, [sp, #0]
 800d5c8:	eba6 020a 	sub.w	r2, r6, sl
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	ddb3      	ble.n	800d538 <_dtoa_r+0xad8>
 800d5d0:	4649      	mov	r1, r9
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	220a      	movs	r2, #10
 800d5d6:	4658      	mov	r0, fp
 800d5d8:	f000 fcb4 	bl	800df44 <__multadd>
 800d5dc:	4681      	mov	r9, r0
 800d5de:	e7ea      	b.n	800d5b6 <_dtoa_r+0xb56>
 800d5e0:	08010b4b 	.word	0x08010b4b
 800d5e4:	08010acf 	.word	0x08010acf

0800d5e8 <_free_r>:
 800d5e8:	b538      	push	{r3, r4, r5, lr}
 800d5ea:	4605      	mov	r5, r0
 800d5ec:	2900      	cmp	r1, #0
 800d5ee:	d041      	beq.n	800d674 <_free_r+0x8c>
 800d5f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5f4:	1f0c      	subs	r4, r1, #4
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	bfb8      	it	lt
 800d5fa:	18e4      	addlt	r4, r4, r3
 800d5fc:	f000 fc34 	bl	800de68 <__malloc_lock>
 800d600:	4a1d      	ldr	r2, [pc, #116]	@ (800d678 <_free_r+0x90>)
 800d602:	6813      	ldr	r3, [r2, #0]
 800d604:	b933      	cbnz	r3, 800d614 <_free_r+0x2c>
 800d606:	6063      	str	r3, [r4, #4]
 800d608:	6014      	str	r4, [r2, #0]
 800d60a:	4628      	mov	r0, r5
 800d60c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d610:	f000 bc30 	b.w	800de74 <__malloc_unlock>
 800d614:	42a3      	cmp	r3, r4
 800d616:	d908      	bls.n	800d62a <_free_r+0x42>
 800d618:	6820      	ldr	r0, [r4, #0]
 800d61a:	1821      	adds	r1, r4, r0
 800d61c:	428b      	cmp	r3, r1
 800d61e:	bf01      	itttt	eq
 800d620:	6819      	ldreq	r1, [r3, #0]
 800d622:	685b      	ldreq	r3, [r3, #4]
 800d624:	1809      	addeq	r1, r1, r0
 800d626:	6021      	streq	r1, [r4, #0]
 800d628:	e7ed      	b.n	800d606 <_free_r+0x1e>
 800d62a:	461a      	mov	r2, r3
 800d62c:	685b      	ldr	r3, [r3, #4]
 800d62e:	b10b      	cbz	r3, 800d634 <_free_r+0x4c>
 800d630:	42a3      	cmp	r3, r4
 800d632:	d9fa      	bls.n	800d62a <_free_r+0x42>
 800d634:	6811      	ldr	r1, [r2, #0]
 800d636:	1850      	adds	r0, r2, r1
 800d638:	42a0      	cmp	r0, r4
 800d63a:	d10b      	bne.n	800d654 <_free_r+0x6c>
 800d63c:	6820      	ldr	r0, [r4, #0]
 800d63e:	4401      	add	r1, r0
 800d640:	1850      	adds	r0, r2, r1
 800d642:	4283      	cmp	r3, r0
 800d644:	6011      	str	r1, [r2, #0]
 800d646:	d1e0      	bne.n	800d60a <_free_r+0x22>
 800d648:	6818      	ldr	r0, [r3, #0]
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	6053      	str	r3, [r2, #4]
 800d64e:	4408      	add	r0, r1
 800d650:	6010      	str	r0, [r2, #0]
 800d652:	e7da      	b.n	800d60a <_free_r+0x22>
 800d654:	d902      	bls.n	800d65c <_free_r+0x74>
 800d656:	230c      	movs	r3, #12
 800d658:	602b      	str	r3, [r5, #0]
 800d65a:	e7d6      	b.n	800d60a <_free_r+0x22>
 800d65c:	6820      	ldr	r0, [r4, #0]
 800d65e:	1821      	adds	r1, r4, r0
 800d660:	428b      	cmp	r3, r1
 800d662:	bf04      	itt	eq
 800d664:	6819      	ldreq	r1, [r3, #0]
 800d666:	685b      	ldreq	r3, [r3, #4]
 800d668:	6063      	str	r3, [r4, #4]
 800d66a:	bf04      	itt	eq
 800d66c:	1809      	addeq	r1, r1, r0
 800d66e:	6021      	streq	r1, [r4, #0]
 800d670:	6054      	str	r4, [r2, #4]
 800d672:	e7ca      	b.n	800d60a <_free_r+0x22>
 800d674:	bd38      	pop	{r3, r4, r5, pc}
 800d676:	bf00      	nop
 800d678:	20000bbc 	.word	0x20000bbc

0800d67c <rshift>:
 800d67c:	6903      	ldr	r3, [r0, #16]
 800d67e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d682:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d686:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d68a:	f100 0414 	add.w	r4, r0, #20
 800d68e:	dd45      	ble.n	800d71c <rshift+0xa0>
 800d690:	f011 011f 	ands.w	r1, r1, #31
 800d694:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d698:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d69c:	d10c      	bne.n	800d6b8 <rshift+0x3c>
 800d69e:	f100 0710 	add.w	r7, r0, #16
 800d6a2:	4629      	mov	r1, r5
 800d6a4:	42b1      	cmp	r1, r6
 800d6a6:	d334      	bcc.n	800d712 <rshift+0x96>
 800d6a8:	1a9b      	subs	r3, r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	1eea      	subs	r2, r5, #3
 800d6ae:	4296      	cmp	r6, r2
 800d6b0:	bf38      	it	cc
 800d6b2:	2300      	movcc	r3, #0
 800d6b4:	4423      	add	r3, r4
 800d6b6:	e015      	b.n	800d6e4 <rshift+0x68>
 800d6b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d6bc:	f1c1 0820 	rsb	r8, r1, #32
 800d6c0:	40cf      	lsrs	r7, r1
 800d6c2:	f105 0e04 	add.w	lr, r5, #4
 800d6c6:	46a1      	mov	r9, r4
 800d6c8:	4576      	cmp	r6, lr
 800d6ca:	46f4      	mov	ip, lr
 800d6cc:	d815      	bhi.n	800d6fa <rshift+0x7e>
 800d6ce:	1a9a      	subs	r2, r3, r2
 800d6d0:	0092      	lsls	r2, r2, #2
 800d6d2:	3a04      	subs	r2, #4
 800d6d4:	3501      	adds	r5, #1
 800d6d6:	42ae      	cmp	r6, r5
 800d6d8:	bf38      	it	cc
 800d6da:	2200      	movcc	r2, #0
 800d6dc:	18a3      	adds	r3, r4, r2
 800d6de:	50a7      	str	r7, [r4, r2]
 800d6e0:	b107      	cbz	r7, 800d6e4 <rshift+0x68>
 800d6e2:	3304      	adds	r3, #4
 800d6e4:	1b1a      	subs	r2, r3, r4
 800d6e6:	42a3      	cmp	r3, r4
 800d6e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d6ec:	bf08      	it	eq
 800d6ee:	2300      	moveq	r3, #0
 800d6f0:	6102      	str	r2, [r0, #16]
 800d6f2:	bf08      	it	eq
 800d6f4:	6143      	streq	r3, [r0, #20]
 800d6f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6fa:	f8dc c000 	ldr.w	ip, [ip]
 800d6fe:	fa0c fc08 	lsl.w	ip, ip, r8
 800d702:	ea4c 0707 	orr.w	r7, ip, r7
 800d706:	f849 7b04 	str.w	r7, [r9], #4
 800d70a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d70e:	40cf      	lsrs	r7, r1
 800d710:	e7da      	b.n	800d6c8 <rshift+0x4c>
 800d712:	f851 cb04 	ldr.w	ip, [r1], #4
 800d716:	f847 cf04 	str.w	ip, [r7, #4]!
 800d71a:	e7c3      	b.n	800d6a4 <rshift+0x28>
 800d71c:	4623      	mov	r3, r4
 800d71e:	e7e1      	b.n	800d6e4 <rshift+0x68>

0800d720 <__hexdig_fun>:
 800d720:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d724:	2b09      	cmp	r3, #9
 800d726:	d802      	bhi.n	800d72e <__hexdig_fun+0xe>
 800d728:	3820      	subs	r0, #32
 800d72a:	b2c0      	uxtb	r0, r0
 800d72c:	4770      	bx	lr
 800d72e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d732:	2b05      	cmp	r3, #5
 800d734:	d801      	bhi.n	800d73a <__hexdig_fun+0x1a>
 800d736:	3847      	subs	r0, #71	@ 0x47
 800d738:	e7f7      	b.n	800d72a <__hexdig_fun+0xa>
 800d73a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d73e:	2b05      	cmp	r3, #5
 800d740:	d801      	bhi.n	800d746 <__hexdig_fun+0x26>
 800d742:	3827      	subs	r0, #39	@ 0x27
 800d744:	e7f1      	b.n	800d72a <__hexdig_fun+0xa>
 800d746:	2000      	movs	r0, #0
 800d748:	4770      	bx	lr
	...

0800d74c <__gethex>:
 800d74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d750:	b085      	sub	sp, #20
 800d752:	468a      	mov	sl, r1
 800d754:	9302      	str	r3, [sp, #8]
 800d756:	680b      	ldr	r3, [r1, #0]
 800d758:	9001      	str	r0, [sp, #4]
 800d75a:	4690      	mov	r8, r2
 800d75c:	1c9c      	adds	r4, r3, #2
 800d75e:	46a1      	mov	r9, r4
 800d760:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d764:	2830      	cmp	r0, #48	@ 0x30
 800d766:	d0fa      	beq.n	800d75e <__gethex+0x12>
 800d768:	eba9 0303 	sub.w	r3, r9, r3
 800d76c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d770:	f7ff ffd6 	bl	800d720 <__hexdig_fun>
 800d774:	4605      	mov	r5, r0
 800d776:	2800      	cmp	r0, #0
 800d778:	d168      	bne.n	800d84c <__gethex+0x100>
 800d77a:	49a0      	ldr	r1, [pc, #640]	@ (800d9fc <__gethex+0x2b0>)
 800d77c:	2201      	movs	r2, #1
 800d77e:	4648      	mov	r0, r9
 800d780:	f7ff f82b 	bl	800c7da <strncmp>
 800d784:	4607      	mov	r7, r0
 800d786:	2800      	cmp	r0, #0
 800d788:	d167      	bne.n	800d85a <__gethex+0x10e>
 800d78a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d78e:	4626      	mov	r6, r4
 800d790:	f7ff ffc6 	bl	800d720 <__hexdig_fun>
 800d794:	2800      	cmp	r0, #0
 800d796:	d062      	beq.n	800d85e <__gethex+0x112>
 800d798:	4623      	mov	r3, r4
 800d79a:	7818      	ldrb	r0, [r3, #0]
 800d79c:	2830      	cmp	r0, #48	@ 0x30
 800d79e:	4699      	mov	r9, r3
 800d7a0:	f103 0301 	add.w	r3, r3, #1
 800d7a4:	d0f9      	beq.n	800d79a <__gethex+0x4e>
 800d7a6:	f7ff ffbb 	bl	800d720 <__hexdig_fun>
 800d7aa:	fab0 f580 	clz	r5, r0
 800d7ae:	096d      	lsrs	r5, r5, #5
 800d7b0:	f04f 0b01 	mov.w	fp, #1
 800d7b4:	464a      	mov	r2, r9
 800d7b6:	4616      	mov	r6, r2
 800d7b8:	3201      	adds	r2, #1
 800d7ba:	7830      	ldrb	r0, [r6, #0]
 800d7bc:	f7ff ffb0 	bl	800d720 <__hexdig_fun>
 800d7c0:	2800      	cmp	r0, #0
 800d7c2:	d1f8      	bne.n	800d7b6 <__gethex+0x6a>
 800d7c4:	498d      	ldr	r1, [pc, #564]	@ (800d9fc <__gethex+0x2b0>)
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	4630      	mov	r0, r6
 800d7ca:	f7ff f806 	bl	800c7da <strncmp>
 800d7ce:	2800      	cmp	r0, #0
 800d7d0:	d13f      	bne.n	800d852 <__gethex+0x106>
 800d7d2:	b944      	cbnz	r4, 800d7e6 <__gethex+0x9a>
 800d7d4:	1c74      	adds	r4, r6, #1
 800d7d6:	4622      	mov	r2, r4
 800d7d8:	4616      	mov	r6, r2
 800d7da:	3201      	adds	r2, #1
 800d7dc:	7830      	ldrb	r0, [r6, #0]
 800d7de:	f7ff ff9f 	bl	800d720 <__hexdig_fun>
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d1f8      	bne.n	800d7d8 <__gethex+0x8c>
 800d7e6:	1ba4      	subs	r4, r4, r6
 800d7e8:	00a7      	lsls	r7, r4, #2
 800d7ea:	7833      	ldrb	r3, [r6, #0]
 800d7ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d7f0:	2b50      	cmp	r3, #80	@ 0x50
 800d7f2:	d13e      	bne.n	800d872 <__gethex+0x126>
 800d7f4:	7873      	ldrb	r3, [r6, #1]
 800d7f6:	2b2b      	cmp	r3, #43	@ 0x2b
 800d7f8:	d033      	beq.n	800d862 <__gethex+0x116>
 800d7fa:	2b2d      	cmp	r3, #45	@ 0x2d
 800d7fc:	d034      	beq.n	800d868 <__gethex+0x11c>
 800d7fe:	1c71      	adds	r1, r6, #1
 800d800:	2400      	movs	r4, #0
 800d802:	7808      	ldrb	r0, [r1, #0]
 800d804:	f7ff ff8c 	bl	800d720 <__hexdig_fun>
 800d808:	1e43      	subs	r3, r0, #1
 800d80a:	b2db      	uxtb	r3, r3
 800d80c:	2b18      	cmp	r3, #24
 800d80e:	d830      	bhi.n	800d872 <__gethex+0x126>
 800d810:	f1a0 0210 	sub.w	r2, r0, #16
 800d814:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d818:	f7ff ff82 	bl	800d720 <__hexdig_fun>
 800d81c:	f100 3cff 	add.w	ip, r0, #4294967295
 800d820:	fa5f fc8c 	uxtb.w	ip, ip
 800d824:	f1bc 0f18 	cmp.w	ip, #24
 800d828:	f04f 030a 	mov.w	r3, #10
 800d82c:	d91e      	bls.n	800d86c <__gethex+0x120>
 800d82e:	b104      	cbz	r4, 800d832 <__gethex+0xe6>
 800d830:	4252      	negs	r2, r2
 800d832:	4417      	add	r7, r2
 800d834:	f8ca 1000 	str.w	r1, [sl]
 800d838:	b1ed      	cbz	r5, 800d876 <__gethex+0x12a>
 800d83a:	f1bb 0f00 	cmp.w	fp, #0
 800d83e:	bf0c      	ite	eq
 800d840:	2506      	moveq	r5, #6
 800d842:	2500      	movne	r5, #0
 800d844:	4628      	mov	r0, r5
 800d846:	b005      	add	sp, #20
 800d848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d84c:	2500      	movs	r5, #0
 800d84e:	462c      	mov	r4, r5
 800d850:	e7b0      	b.n	800d7b4 <__gethex+0x68>
 800d852:	2c00      	cmp	r4, #0
 800d854:	d1c7      	bne.n	800d7e6 <__gethex+0x9a>
 800d856:	4627      	mov	r7, r4
 800d858:	e7c7      	b.n	800d7ea <__gethex+0x9e>
 800d85a:	464e      	mov	r6, r9
 800d85c:	462f      	mov	r7, r5
 800d85e:	2501      	movs	r5, #1
 800d860:	e7c3      	b.n	800d7ea <__gethex+0x9e>
 800d862:	2400      	movs	r4, #0
 800d864:	1cb1      	adds	r1, r6, #2
 800d866:	e7cc      	b.n	800d802 <__gethex+0xb6>
 800d868:	2401      	movs	r4, #1
 800d86a:	e7fb      	b.n	800d864 <__gethex+0x118>
 800d86c:	fb03 0002 	mla	r0, r3, r2, r0
 800d870:	e7ce      	b.n	800d810 <__gethex+0xc4>
 800d872:	4631      	mov	r1, r6
 800d874:	e7de      	b.n	800d834 <__gethex+0xe8>
 800d876:	eba6 0309 	sub.w	r3, r6, r9
 800d87a:	3b01      	subs	r3, #1
 800d87c:	4629      	mov	r1, r5
 800d87e:	2b07      	cmp	r3, #7
 800d880:	dc0a      	bgt.n	800d898 <__gethex+0x14c>
 800d882:	9801      	ldr	r0, [sp, #4]
 800d884:	f000 fafc 	bl	800de80 <_Balloc>
 800d888:	4604      	mov	r4, r0
 800d88a:	b940      	cbnz	r0, 800d89e <__gethex+0x152>
 800d88c:	4b5c      	ldr	r3, [pc, #368]	@ (800da00 <__gethex+0x2b4>)
 800d88e:	4602      	mov	r2, r0
 800d890:	21e4      	movs	r1, #228	@ 0xe4
 800d892:	485c      	ldr	r0, [pc, #368]	@ (800da04 <__gethex+0x2b8>)
 800d894:	f001 ffb0 	bl	800f7f8 <__assert_func>
 800d898:	3101      	adds	r1, #1
 800d89a:	105b      	asrs	r3, r3, #1
 800d89c:	e7ef      	b.n	800d87e <__gethex+0x132>
 800d89e:	f100 0a14 	add.w	sl, r0, #20
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	4655      	mov	r5, sl
 800d8a6:	469b      	mov	fp, r3
 800d8a8:	45b1      	cmp	r9, r6
 800d8aa:	d337      	bcc.n	800d91c <__gethex+0x1d0>
 800d8ac:	f845 bb04 	str.w	fp, [r5], #4
 800d8b0:	eba5 050a 	sub.w	r5, r5, sl
 800d8b4:	10ad      	asrs	r5, r5, #2
 800d8b6:	6125      	str	r5, [r4, #16]
 800d8b8:	4658      	mov	r0, fp
 800d8ba:	f000 fbd3 	bl	800e064 <__hi0bits>
 800d8be:	016d      	lsls	r5, r5, #5
 800d8c0:	f8d8 6000 	ldr.w	r6, [r8]
 800d8c4:	1a2d      	subs	r5, r5, r0
 800d8c6:	42b5      	cmp	r5, r6
 800d8c8:	dd54      	ble.n	800d974 <__gethex+0x228>
 800d8ca:	1bad      	subs	r5, r5, r6
 800d8cc:	4629      	mov	r1, r5
 800d8ce:	4620      	mov	r0, r4
 800d8d0:	f000 ff67 	bl	800e7a2 <__any_on>
 800d8d4:	4681      	mov	r9, r0
 800d8d6:	b178      	cbz	r0, 800d8f8 <__gethex+0x1ac>
 800d8d8:	1e6b      	subs	r3, r5, #1
 800d8da:	1159      	asrs	r1, r3, #5
 800d8dc:	f003 021f 	and.w	r2, r3, #31
 800d8e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d8e4:	f04f 0901 	mov.w	r9, #1
 800d8e8:	fa09 f202 	lsl.w	r2, r9, r2
 800d8ec:	420a      	tst	r2, r1
 800d8ee:	d003      	beq.n	800d8f8 <__gethex+0x1ac>
 800d8f0:	454b      	cmp	r3, r9
 800d8f2:	dc36      	bgt.n	800d962 <__gethex+0x216>
 800d8f4:	f04f 0902 	mov.w	r9, #2
 800d8f8:	4629      	mov	r1, r5
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	f7ff febe 	bl	800d67c <rshift>
 800d900:	442f      	add	r7, r5
 800d902:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d906:	42bb      	cmp	r3, r7
 800d908:	da42      	bge.n	800d990 <__gethex+0x244>
 800d90a:	9801      	ldr	r0, [sp, #4]
 800d90c:	4621      	mov	r1, r4
 800d90e:	f000 faf7 	bl	800df00 <_Bfree>
 800d912:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d914:	2300      	movs	r3, #0
 800d916:	6013      	str	r3, [r2, #0]
 800d918:	25a3      	movs	r5, #163	@ 0xa3
 800d91a:	e793      	b.n	800d844 <__gethex+0xf8>
 800d91c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d920:	2a2e      	cmp	r2, #46	@ 0x2e
 800d922:	d012      	beq.n	800d94a <__gethex+0x1fe>
 800d924:	2b20      	cmp	r3, #32
 800d926:	d104      	bne.n	800d932 <__gethex+0x1e6>
 800d928:	f845 bb04 	str.w	fp, [r5], #4
 800d92c:	f04f 0b00 	mov.w	fp, #0
 800d930:	465b      	mov	r3, fp
 800d932:	7830      	ldrb	r0, [r6, #0]
 800d934:	9303      	str	r3, [sp, #12]
 800d936:	f7ff fef3 	bl	800d720 <__hexdig_fun>
 800d93a:	9b03      	ldr	r3, [sp, #12]
 800d93c:	f000 000f 	and.w	r0, r0, #15
 800d940:	4098      	lsls	r0, r3
 800d942:	ea4b 0b00 	orr.w	fp, fp, r0
 800d946:	3304      	adds	r3, #4
 800d948:	e7ae      	b.n	800d8a8 <__gethex+0x15c>
 800d94a:	45b1      	cmp	r9, r6
 800d94c:	d8ea      	bhi.n	800d924 <__gethex+0x1d8>
 800d94e:	492b      	ldr	r1, [pc, #172]	@ (800d9fc <__gethex+0x2b0>)
 800d950:	9303      	str	r3, [sp, #12]
 800d952:	2201      	movs	r2, #1
 800d954:	4630      	mov	r0, r6
 800d956:	f7fe ff40 	bl	800c7da <strncmp>
 800d95a:	9b03      	ldr	r3, [sp, #12]
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d1e1      	bne.n	800d924 <__gethex+0x1d8>
 800d960:	e7a2      	b.n	800d8a8 <__gethex+0x15c>
 800d962:	1ea9      	subs	r1, r5, #2
 800d964:	4620      	mov	r0, r4
 800d966:	f000 ff1c 	bl	800e7a2 <__any_on>
 800d96a:	2800      	cmp	r0, #0
 800d96c:	d0c2      	beq.n	800d8f4 <__gethex+0x1a8>
 800d96e:	f04f 0903 	mov.w	r9, #3
 800d972:	e7c1      	b.n	800d8f8 <__gethex+0x1ac>
 800d974:	da09      	bge.n	800d98a <__gethex+0x23e>
 800d976:	1b75      	subs	r5, r6, r5
 800d978:	4621      	mov	r1, r4
 800d97a:	9801      	ldr	r0, [sp, #4]
 800d97c:	462a      	mov	r2, r5
 800d97e:	f000 fcd7 	bl	800e330 <__lshift>
 800d982:	1b7f      	subs	r7, r7, r5
 800d984:	4604      	mov	r4, r0
 800d986:	f100 0a14 	add.w	sl, r0, #20
 800d98a:	f04f 0900 	mov.w	r9, #0
 800d98e:	e7b8      	b.n	800d902 <__gethex+0x1b6>
 800d990:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d994:	42bd      	cmp	r5, r7
 800d996:	dd6f      	ble.n	800da78 <__gethex+0x32c>
 800d998:	1bed      	subs	r5, r5, r7
 800d99a:	42ae      	cmp	r6, r5
 800d99c:	dc34      	bgt.n	800da08 <__gethex+0x2bc>
 800d99e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d022      	beq.n	800d9ec <__gethex+0x2a0>
 800d9a6:	2b03      	cmp	r3, #3
 800d9a8:	d024      	beq.n	800d9f4 <__gethex+0x2a8>
 800d9aa:	2b01      	cmp	r3, #1
 800d9ac:	d115      	bne.n	800d9da <__gethex+0x28e>
 800d9ae:	42ae      	cmp	r6, r5
 800d9b0:	d113      	bne.n	800d9da <__gethex+0x28e>
 800d9b2:	2e01      	cmp	r6, #1
 800d9b4:	d10b      	bne.n	800d9ce <__gethex+0x282>
 800d9b6:	9a02      	ldr	r2, [sp, #8]
 800d9b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d9bc:	6013      	str	r3, [r2, #0]
 800d9be:	2301      	movs	r3, #1
 800d9c0:	6123      	str	r3, [r4, #16]
 800d9c2:	f8ca 3000 	str.w	r3, [sl]
 800d9c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9c8:	2562      	movs	r5, #98	@ 0x62
 800d9ca:	601c      	str	r4, [r3, #0]
 800d9cc:	e73a      	b.n	800d844 <__gethex+0xf8>
 800d9ce:	1e71      	subs	r1, r6, #1
 800d9d0:	4620      	mov	r0, r4
 800d9d2:	f000 fee6 	bl	800e7a2 <__any_on>
 800d9d6:	2800      	cmp	r0, #0
 800d9d8:	d1ed      	bne.n	800d9b6 <__gethex+0x26a>
 800d9da:	9801      	ldr	r0, [sp, #4]
 800d9dc:	4621      	mov	r1, r4
 800d9de:	f000 fa8f 	bl	800df00 <_Bfree>
 800d9e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	6013      	str	r3, [r2, #0]
 800d9e8:	2550      	movs	r5, #80	@ 0x50
 800d9ea:	e72b      	b.n	800d844 <__gethex+0xf8>
 800d9ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d1f3      	bne.n	800d9da <__gethex+0x28e>
 800d9f2:	e7e0      	b.n	800d9b6 <__gethex+0x26a>
 800d9f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d1dd      	bne.n	800d9b6 <__gethex+0x26a>
 800d9fa:	e7ee      	b.n	800d9da <__gethex+0x28e>
 800d9fc:	08010a38 	.word	0x08010a38
 800da00:	08010b4b 	.word	0x08010b4b
 800da04:	08010b5c 	.word	0x08010b5c
 800da08:	1e6f      	subs	r7, r5, #1
 800da0a:	f1b9 0f00 	cmp.w	r9, #0
 800da0e:	d130      	bne.n	800da72 <__gethex+0x326>
 800da10:	b127      	cbz	r7, 800da1c <__gethex+0x2d0>
 800da12:	4639      	mov	r1, r7
 800da14:	4620      	mov	r0, r4
 800da16:	f000 fec4 	bl	800e7a2 <__any_on>
 800da1a:	4681      	mov	r9, r0
 800da1c:	117a      	asrs	r2, r7, #5
 800da1e:	2301      	movs	r3, #1
 800da20:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800da24:	f007 071f 	and.w	r7, r7, #31
 800da28:	40bb      	lsls	r3, r7
 800da2a:	4213      	tst	r3, r2
 800da2c:	4629      	mov	r1, r5
 800da2e:	4620      	mov	r0, r4
 800da30:	bf18      	it	ne
 800da32:	f049 0902 	orrne.w	r9, r9, #2
 800da36:	f7ff fe21 	bl	800d67c <rshift>
 800da3a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800da3e:	1b76      	subs	r6, r6, r5
 800da40:	2502      	movs	r5, #2
 800da42:	f1b9 0f00 	cmp.w	r9, #0
 800da46:	d047      	beq.n	800dad8 <__gethex+0x38c>
 800da48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800da4c:	2b02      	cmp	r3, #2
 800da4e:	d015      	beq.n	800da7c <__gethex+0x330>
 800da50:	2b03      	cmp	r3, #3
 800da52:	d017      	beq.n	800da84 <__gethex+0x338>
 800da54:	2b01      	cmp	r3, #1
 800da56:	d109      	bne.n	800da6c <__gethex+0x320>
 800da58:	f019 0f02 	tst.w	r9, #2
 800da5c:	d006      	beq.n	800da6c <__gethex+0x320>
 800da5e:	f8da 3000 	ldr.w	r3, [sl]
 800da62:	ea49 0903 	orr.w	r9, r9, r3
 800da66:	f019 0f01 	tst.w	r9, #1
 800da6a:	d10e      	bne.n	800da8a <__gethex+0x33e>
 800da6c:	f045 0510 	orr.w	r5, r5, #16
 800da70:	e032      	b.n	800dad8 <__gethex+0x38c>
 800da72:	f04f 0901 	mov.w	r9, #1
 800da76:	e7d1      	b.n	800da1c <__gethex+0x2d0>
 800da78:	2501      	movs	r5, #1
 800da7a:	e7e2      	b.n	800da42 <__gethex+0x2f6>
 800da7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da7e:	f1c3 0301 	rsb	r3, r3, #1
 800da82:	930f      	str	r3, [sp, #60]	@ 0x3c
 800da84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da86:	2b00      	cmp	r3, #0
 800da88:	d0f0      	beq.n	800da6c <__gethex+0x320>
 800da8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800da8e:	f104 0314 	add.w	r3, r4, #20
 800da92:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800da96:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800da9a:	f04f 0c00 	mov.w	ip, #0
 800da9e:	4618      	mov	r0, r3
 800daa0:	f853 2b04 	ldr.w	r2, [r3], #4
 800daa4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800daa8:	d01b      	beq.n	800dae2 <__gethex+0x396>
 800daaa:	3201      	adds	r2, #1
 800daac:	6002      	str	r2, [r0, #0]
 800daae:	2d02      	cmp	r5, #2
 800dab0:	f104 0314 	add.w	r3, r4, #20
 800dab4:	d13c      	bne.n	800db30 <__gethex+0x3e4>
 800dab6:	f8d8 2000 	ldr.w	r2, [r8]
 800daba:	3a01      	subs	r2, #1
 800dabc:	42b2      	cmp	r2, r6
 800dabe:	d109      	bne.n	800dad4 <__gethex+0x388>
 800dac0:	1171      	asrs	r1, r6, #5
 800dac2:	2201      	movs	r2, #1
 800dac4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dac8:	f006 061f 	and.w	r6, r6, #31
 800dacc:	fa02 f606 	lsl.w	r6, r2, r6
 800dad0:	421e      	tst	r6, r3
 800dad2:	d13a      	bne.n	800db4a <__gethex+0x3fe>
 800dad4:	f045 0520 	orr.w	r5, r5, #32
 800dad8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dada:	601c      	str	r4, [r3, #0]
 800dadc:	9b02      	ldr	r3, [sp, #8]
 800dade:	601f      	str	r7, [r3, #0]
 800dae0:	e6b0      	b.n	800d844 <__gethex+0xf8>
 800dae2:	4299      	cmp	r1, r3
 800dae4:	f843 cc04 	str.w	ip, [r3, #-4]
 800dae8:	d8d9      	bhi.n	800da9e <__gethex+0x352>
 800daea:	68a3      	ldr	r3, [r4, #8]
 800daec:	459b      	cmp	fp, r3
 800daee:	db17      	blt.n	800db20 <__gethex+0x3d4>
 800daf0:	6861      	ldr	r1, [r4, #4]
 800daf2:	9801      	ldr	r0, [sp, #4]
 800daf4:	3101      	adds	r1, #1
 800daf6:	f000 f9c3 	bl	800de80 <_Balloc>
 800dafa:	4681      	mov	r9, r0
 800dafc:	b918      	cbnz	r0, 800db06 <__gethex+0x3ba>
 800dafe:	4b1a      	ldr	r3, [pc, #104]	@ (800db68 <__gethex+0x41c>)
 800db00:	4602      	mov	r2, r0
 800db02:	2184      	movs	r1, #132	@ 0x84
 800db04:	e6c5      	b.n	800d892 <__gethex+0x146>
 800db06:	6922      	ldr	r2, [r4, #16]
 800db08:	3202      	adds	r2, #2
 800db0a:	f104 010c 	add.w	r1, r4, #12
 800db0e:	0092      	lsls	r2, r2, #2
 800db10:	300c      	adds	r0, #12
 800db12:	f7fe fefe 	bl	800c912 <memcpy>
 800db16:	4621      	mov	r1, r4
 800db18:	9801      	ldr	r0, [sp, #4]
 800db1a:	f000 f9f1 	bl	800df00 <_Bfree>
 800db1e:	464c      	mov	r4, r9
 800db20:	6923      	ldr	r3, [r4, #16]
 800db22:	1c5a      	adds	r2, r3, #1
 800db24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800db28:	6122      	str	r2, [r4, #16]
 800db2a:	2201      	movs	r2, #1
 800db2c:	615a      	str	r2, [r3, #20]
 800db2e:	e7be      	b.n	800daae <__gethex+0x362>
 800db30:	6922      	ldr	r2, [r4, #16]
 800db32:	455a      	cmp	r2, fp
 800db34:	dd0b      	ble.n	800db4e <__gethex+0x402>
 800db36:	2101      	movs	r1, #1
 800db38:	4620      	mov	r0, r4
 800db3a:	f7ff fd9f 	bl	800d67c <rshift>
 800db3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800db42:	3701      	adds	r7, #1
 800db44:	42bb      	cmp	r3, r7
 800db46:	f6ff aee0 	blt.w	800d90a <__gethex+0x1be>
 800db4a:	2501      	movs	r5, #1
 800db4c:	e7c2      	b.n	800dad4 <__gethex+0x388>
 800db4e:	f016 061f 	ands.w	r6, r6, #31
 800db52:	d0fa      	beq.n	800db4a <__gethex+0x3fe>
 800db54:	4453      	add	r3, sl
 800db56:	f1c6 0620 	rsb	r6, r6, #32
 800db5a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800db5e:	f000 fa81 	bl	800e064 <__hi0bits>
 800db62:	42b0      	cmp	r0, r6
 800db64:	dbe7      	blt.n	800db36 <__gethex+0x3ea>
 800db66:	e7f0      	b.n	800db4a <__gethex+0x3fe>
 800db68:	08010b4b 	.word	0x08010b4b

0800db6c <L_shift>:
 800db6c:	f1c2 0208 	rsb	r2, r2, #8
 800db70:	0092      	lsls	r2, r2, #2
 800db72:	b570      	push	{r4, r5, r6, lr}
 800db74:	f1c2 0620 	rsb	r6, r2, #32
 800db78:	6843      	ldr	r3, [r0, #4]
 800db7a:	6804      	ldr	r4, [r0, #0]
 800db7c:	fa03 f506 	lsl.w	r5, r3, r6
 800db80:	432c      	orrs	r4, r5
 800db82:	40d3      	lsrs	r3, r2
 800db84:	6004      	str	r4, [r0, #0]
 800db86:	f840 3f04 	str.w	r3, [r0, #4]!
 800db8a:	4288      	cmp	r0, r1
 800db8c:	d3f4      	bcc.n	800db78 <L_shift+0xc>
 800db8e:	bd70      	pop	{r4, r5, r6, pc}

0800db90 <__match>:
 800db90:	b530      	push	{r4, r5, lr}
 800db92:	6803      	ldr	r3, [r0, #0]
 800db94:	3301      	adds	r3, #1
 800db96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db9a:	b914      	cbnz	r4, 800dba2 <__match+0x12>
 800db9c:	6003      	str	r3, [r0, #0]
 800db9e:	2001      	movs	r0, #1
 800dba0:	bd30      	pop	{r4, r5, pc}
 800dba2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dba6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dbaa:	2d19      	cmp	r5, #25
 800dbac:	bf98      	it	ls
 800dbae:	3220      	addls	r2, #32
 800dbb0:	42a2      	cmp	r2, r4
 800dbb2:	d0f0      	beq.n	800db96 <__match+0x6>
 800dbb4:	2000      	movs	r0, #0
 800dbb6:	e7f3      	b.n	800dba0 <__match+0x10>

0800dbb8 <__hexnan>:
 800dbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbbc:	680b      	ldr	r3, [r1, #0]
 800dbbe:	6801      	ldr	r1, [r0, #0]
 800dbc0:	115e      	asrs	r6, r3, #5
 800dbc2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dbc6:	f013 031f 	ands.w	r3, r3, #31
 800dbca:	b087      	sub	sp, #28
 800dbcc:	bf18      	it	ne
 800dbce:	3604      	addne	r6, #4
 800dbd0:	2500      	movs	r5, #0
 800dbd2:	1f37      	subs	r7, r6, #4
 800dbd4:	4682      	mov	sl, r0
 800dbd6:	4690      	mov	r8, r2
 800dbd8:	9301      	str	r3, [sp, #4]
 800dbda:	f846 5c04 	str.w	r5, [r6, #-4]
 800dbde:	46b9      	mov	r9, r7
 800dbe0:	463c      	mov	r4, r7
 800dbe2:	9502      	str	r5, [sp, #8]
 800dbe4:	46ab      	mov	fp, r5
 800dbe6:	784a      	ldrb	r2, [r1, #1]
 800dbe8:	1c4b      	adds	r3, r1, #1
 800dbea:	9303      	str	r3, [sp, #12]
 800dbec:	b342      	cbz	r2, 800dc40 <__hexnan+0x88>
 800dbee:	4610      	mov	r0, r2
 800dbf0:	9105      	str	r1, [sp, #20]
 800dbf2:	9204      	str	r2, [sp, #16]
 800dbf4:	f7ff fd94 	bl	800d720 <__hexdig_fun>
 800dbf8:	2800      	cmp	r0, #0
 800dbfa:	d151      	bne.n	800dca0 <__hexnan+0xe8>
 800dbfc:	9a04      	ldr	r2, [sp, #16]
 800dbfe:	9905      	ldr	r1, [sp, #20]
 800dc00:	2a20      	cmp	r2, #32
 800dc02:	d818      	bhi.n	800dc36 <__hexnan+0x7e>
 800dc04:	9b02      	ldr	r3, [sp, #8]
 800dc06:	459b      	cmp	fp, r3
 800dc08:	dd13      	ble.n	800dc32 <__hexnan+0x7a>
 800dc0a:	454c      	cmp	r4, r9
 800dc0c:	d206      	bcs.n	800dc1c <__hexnan+0x64>
 800dc0e:	2d07      	cmp	r5, #7
 800dc10:	dc04      	bgt.n	800dc1c <__hexnan+0x64>
 800dc12:	462a      	mov	r2, r5
 800dc14:	4649      	mov	r1, r9
 800dc16:	4620      	mov	r0, r4
 800dc18:	f7ff ffa8 	bl	800db6c <L_shift>
 800dc1c:	4544      	cmp	r4, r8
 800dc1e:	d952      	bls.n	800dcc6 <__hexnan+0x10e>
 800dc20:	2300      	movs	r3, #0
 800dc22:	f1a4 0904 	sub.w	r9, r4, #4
 800dc26:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc2a:	f8cd b008 	str.w	fp, [sp, #8]
 800dc2e:	464c      	mov	r4, r9
 800dc30:	461d      	mov	r5, r3
 800dc32:	9903      	ldr	r1, [sp, #12]
 800dc34:	e7d7      	b.n	800dbe6 <__hexnan+0x2e>
 800dc36:	2a29      	cmp	r2, #41	@ 0x29
 800dc38:	d157      	bne.n	800dcea <__hexnan+0x132>
 800dc3a:	3102      	adds	r1, #2
 800dc3c:	f8ca 1000 	str.w	r1, [sl]
 800dc40:	f1bb 0f00 	cmp.w	fp, #0
 800dc44:	d051      	beq.n	800dcea <__hexnan+0x132>
 800dc46:	454c      	cmp	r4, r9
 800dc48:	d206      	bcs.n	800dc58 <__hexnan+0xa0>
 800dc4a:	2d07      	cmp	r5, #7
 800dc4c:	dc04      	bgt.n	800dc58 <__hexnan+0xa0>
 800dc4e:	462a      	mov	r2, r5
 800dc50:	4649      	mov	r1, r9
 800dc52:	4620      	mov	r0, r4
 800dc54:	f7ff ff8a 	bl	800db6c <L_shift>
 800dc58:	4544      	cmp	r4, r8
 800dc5a:	d936      	bls.n	800dcca <__hexnan+0x112>
 800dc5c:	f1a8 0204 	sub.w	r2, r8, #4
 800dc60:	4623      	mov	r3, r4
 800dc62:	f853 1b04 	ldr.w	r1, [r3], #4
 800dc66:	f842 1f04 	str.w	r1, [r2, #4]!
 800dc6a:	429f      	cmp	r7, r3
 800dc6c:	d2f9      	bcs.n	800dc62 <__hexnan+0xaa>
 800dc6e:	1b3b      	subs	r3, r7, r4
 800dc70:	f023 0303 	bic.w	r3, r3, #3
 800dc74:	3304      	adds	r3, #4
 800dc76:	3401      	adds	r4, #1
 800dc78:	3e03      	subs	r6, #3
 800dc7a:	42b4      	cmp	r4, r6
 800dc7c:	bf88      	it	hi
 800dc7e:	2304      	movhi	r3, #4
 800dc80:	4443      	add	r3, r8
 800dc82:	2200      	movs	r2, #0
 800dc84:	f843 2b04 	str.w	r2, [r3], #4
 800dc88:	429f      	cmp	r7, r3
 800dc8a:	d2fb      	bcs.n	800dc84 <__hexnan+0xcc>
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	b91b      	cbnz	r3, 800dc98 <__hexnan+0xe0>
 800dc90:	4547      	cmp	r7, r8
 800dc92:	d128      	bne.n	800dce6 <__hexnan+0x12e>
 800dc94:	2301      	movs	r3, #1
 800dc96:	603b      	str	r3, [r7, #0]
 800dc98:	2005      	movs	r0, #5
 800dc9a:	b007      	add	sp, #28
 800dc9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dca0:	3501      	adds	r5, #1
 800dca2:	2d08      	cmp	r5, #8
 800dca4:	f10b 0b01 	add.w	fp, fp, #1
 800dca8:	dd06      	ble.n	800dcb8 <__hexnan+0x100>
 800dcaa:	4544      	cmp	r4, r8
 800dcac:	d9c1      	bls.n	800dc32 <__hexnan+0x7a>
 800dcae:	2300      	movs	r3, #0
 800dcb0:	f844 3c04 	str.w	r3, [r4, #-4]
 800dcb4:	2501      	movs	r5, #1
 800dcb6:	3c04      	subs	r4, #4
 800dcb8:	6822      	ldr	r2, [r4, #0]
 800dcba:	f000 000f 	and.w	r0, r0, #15
 800dcbe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dcc2:	6020      	str	r0, [r4, #0]
 800dcc4:	e7b5      	b.n	800dc32 <__hexnan+0x7a>
 800dcc6:	2508      	movs	r5, #8
 800dcc8:	e7b3      	b.n	800dc32 <__hexnan+0x7a>
 800dcca:	9b01      	ldr	r3, [sp, #4]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d0dd      	beq.n	800dc8c <__hexnan+0xd4>
 800dcd0:	f1c3 0320 	rsb	r3, r3, #32
 800dcd4:	f04f 32ff 	mov.w	r2, #4294967295
 800dcd8:	40da      	lsrs	r2, r3
 800dcda:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dcde:	4013      	ands	r3, r2
 800dce0:	f846 3c04 	str.w	r3, [r6, #-4]
 800dce4:	e7d2      	b.n	800dc8c <__hexnan+0xd4>
 800dce6:	3f04      	subs	r7, #4
 800dce8:	e7d0      	b.n	800dc8c <__hexnan+0xd4>
 800dcea:	2004      	movs	r0, #4
 800dcec:	e7d5      	b.n	800dc9a <__hexnan+0xe2>
	...

0800dcf0 <malloc>:
 800dcf0:	4b02      	ldr	r3, [pc, #8]	@ (800dcfc <malloc+0xc>)
 800dcf2:	4601      	mov	r1, r0
 800dcf4:	6818      	ldr	r0, [r3, #0]
 800dcf6:	f000 b825 	b.w	800dd44 <_malloc_r>
 800dcfa:	bf00      	nop
 800dcfc:	20000188 	.word	0x20000188

0800dd00 <sbrk_aligned>:
 800dd00:	b570      	push	{r4, r5, r6, lr}
 800dd02:	4e0f      	ldr	r6, [pc, #60]	@ (800dd40 <sbrk_aligned+0x40>)
 800dd04:	460c      	mov	r4, r1
 800dd06:	6831      	ldr	r1, [r6, #0]
 800dd08:	4605      	mov	r5, r0
 800dd0a:	b911      	cbnz	r1, 800dd12 <sbrk_aligned+0x12>
 800dd0c:	f001 fd64 	bl	800f7d8 <_sbrk_r>
 800dd10:	6030      	str	r0, [r6, #0]
 800dd12:	4621      	mov	r1, r4
 800dd14:	4628      	mov	r0, r5
 800dd16:	f001 fd5f 	bl	800f7d8 <_sbrk_r>
 800dd1a:	1c43      	adds	r3, r0, #1
 800dd1c:	d103      	bne.n	800dd26 <sbrk_aligned+0x26>
 800dd1e:	f04f 34ff 	mov.w	r4, #4294967295
 800dd22:	4620      	mov	r0, r4
 800dd24:	bd70      	pop	{r4, r5, r6, pc}
 800dd26:	1cc4      	adds	r4, r0, #3
 800dd28:	f024 0403 	bic.w	r4, r4, #3
 800dd2c:	42a0      	cmp	r0, r4
 800dd2e:	d0f8      	beq.n	800dd22 <sbrk_aligned+0x22>
 800dd30:	1a21      	subs	r1, r4, r0
 800dd32:	4628      	mov	r0, r5
 800dd34:	f001 fd50 	bl	800f7d8 <_sbrk_r>
 800dd38:	3001      	adds	r0, #1
 800dd3a:	d1f2      	bne.n	800dd22 <sbrk_aligned+0x22>
 800dd3c:	e7ef      	b.n	800dd1e <sbrk_aligned+0x1e>
 800dd3e:	bf00      	nop
 800dd40:	20000bb8 	.word	0x20000bb8

0800dd44 <_malloc_r>:
 800dd44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd48:	1ccd      	adds	r5, r1, #3
 800dd4a:	f025 0503 	bic.w	r5, r5, #3
 800dd4e:	3508      	adds	r5, #8
 800dd50:	2d0c      	cmp	r5, #12
 800dd52:	bf38      	it	cc
 800dd54:	250c      	movcc	r5, #12
 800dd56:	2d00      	cmp	r5, #0
 800dd58:	4606      	mov	r6, r0
 800dd5a:	db01      	blt.n	800dd60 <_malloc_r+0x1c>
 800dd5c:	42a9      	cmp	r1, r5
 800dd5e:	d904      	bls.n	800dd6a <_malloc_r+0x26>
 800dd60:	230c      	movs	r3, #12
 800dd62:	6033      	str	r3, [r6, #0]
 800dd64:	2000      	movs	r0, #0
 800dd66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800de40 <_malloc_r+0xfc>
 800dd6e:	f000 f87b 	bl	800de68 <__malloc_lock>
 800dd72:	f8d8 3000 	ldr.w	r3, [r8]
 800dd76:	461c      	mov	r4, r3
 800dd78:	bb44      	cbnz	r4, 800ddcc <_malloc_r+0x88>
 800dd7a:	4629      	mov	r1, r5
 800dd7c:	4630      	mov	r0, r6
 800dd7e:	f7ff ffbf 	bl	800dd00 <sbrk_aligned>
 800dd82:	1c43      	adds	r3, r0, #1
 800dd84:	4604      	mov	r4, r0
 800dd86:	d158      	bne.n	800de3a <_malloc_r+0xf6>
 800dd88:	f8d8 4000 	ldr.w	r4, [r8]
 800dd8c:	4627      	mov	r7, r4
 800dd8e:	2f00      	cmp	r7, #0
 800dd90:	d143      	bne.n	800de1a <_malloc_r+0xd6>
 800dd92:	2c00      	cmp	r4, #0
 800dd94:	d04b      	beq.n	800de2e <_malloc_r+0xea>
 800dd96:	6823      	ldr	r3, [r4, #0]
 800dd98:	4639      	mov	r1, r7
 800dd9a:	4630      	mov	r0, r6
 800dd9c:	eb04 0903 	add.w	r9, r4, r3
 800dda0:	f001 fd1a 	bl	800f7d8 <_sbrk_r>
 800dda4:	4581      	cmp	r9, r0
 800dda6:	d142      	bne.n	800de2e <_malloc_r+0xea>
 800dda8:	6821      	ldr	r1, [r4, #0]
 800ddaa:	1a6d      	subs	r5, r5, r1
 800ddac:	4629      	mov	r1, r5
 800ddae:	4630      	mov	r0, r6
 800ddb0:	f7ff ffa6 	bl	800dd00 <sbrk_aligned>
 800ddb4:	3001      	adds	r0, #1
 800ddb6:	d03a      	beq.n	800de2e <_malloc_r+0xea>
 800ddb8:	6823      	ldr	r3, [r4, #0]
 800ddba:	442b      	add	r3, r5
 800ddbc:	6023      	str	r3, [r4, #0]
 800ddbe:	f8d8 3000 	ldr.w	r3, [r8]
 800ddc2:	685a      	ldr	r2, [r3, #4]
 800ddc4:	bb62      	cbnz	r2, 800de20 <_malloc_r+0xdc>
 800ddc6:	f8c8 7000 	str.w	r7, [r8]
 800ddca:	e00f      	b.n	800ddec <_malloc_r+0xa8>
 800ddcc:	6822      	ldr	r2, [r4, #0]
 800ddce:	1b52      	subs	r2, r2, r5
 800ddd0:	d420      	bmi.n	800de14 <_malloc_r+0xd0>
 800ddd2:	2a0b      	cmp	r2, #11
 800ddd4:	d917      	bls.n	800de06 <_malloc_r+0xc2>
 800ddd6:	1961      	adds	r1, r4, r5
 800ddd8:	42a3      	cmp	r3, r4
 800ddda:	6025      	str	r5, [r4, #0]
 800dddc:	bf18      	it	ne
 800ddde:	6059      	strne	r1, [r3, #4]
 800dde0:	6863      	ldr	r3, [r4, #4]
 800dde2:	bf08      	it	eq
 800dde4:	f8c8 1000 	streq.w	r1, [r8]
 800dde8:	5162      	str	r2, [r4, r5]
 800ddea:	604b      	str	r3, [r1, #4]
 800ddec:	4630      	mov	r0, r6
 800ddee:	f000 f841 	bl	800de74 <__malloc_unlock>
 800ddf2:	f104 000b 	add.w	r0, r4, #11
 800ddf6:	1d23      	adds	r3, r4, #4
 800ddf8:	f020 0007 	bic.w	r0, r0, #7
 800ddfc:	1ac2      	subs	r2, r0, r3
 800ddfe:	bf1c      	itt	ne
 800de00:	1a1b      	subne	r3, r3, r0
 800de02:	50a3      	strne	r3, [r4, r2]
 800de04:	e7af      	b.n	800dd66 <_malloc_r+0x22>
 800de06:	6862      	ldr	r2, [r4, #4]
 800de08:	42a3      	cmp	r3, r4
 800de0a:	bf0c      	ite	eq
 800de0c:	f8c8 2000 	streq.w	r2, [r8]
 800de10:	605a      	strne	r2, [r3, #4]
 800de12:	e7eb      	b.n	800ddec <_malloc_r+0xa8>
 800de14:	4623      	mov	r3, r4
 800de16:	6864      	ldr	r4, [r4, #4]
 800de18:	e7ae      	b.n	800dd78 <_malloc_r+0x34>
 800de1a:	463c      	mov	r4, r7
 800de1c:	687f      	ldr	r7, [r7, #4]
 800de1e:	e7b6      	b.n	800dd8e <_malloc_r+0x4a>
 800de20:	461a      	mov	r2, r3
 800de22:	685b      	ldr	r3, [r3, #4]
 800de24:	42a3      	cmp	r3, r4
 800de26:	d1fb      	bne.n	800de20 <_malloc_r+0xdc>
 800de28:	2300      	movs	r3, #0
 800de2a:	6053      	str	r3, [r2, #4]
 800de2c:	e7de      	b.n	800ddec <_malloc_r+0xa8>
 800de2e:	230c      	movs	r3, #12
 800de30:	6033      	str	r3, [r6, #0]
 800de32:	4630      	mov	r0, r6
 800de34:	f000 f81e 	bl	800de74 <__malloc_unlock>
 800de38:	e794      	b.n	800dd64 <_malloc_r+0x20>
 800de3a:	6005      	str	r5, [r0, #0]
 800de3c:	e7d6      	b.n	800ddec <_malloc_r+0xa8>
 800de3e:	bf00      	nop
 800de40:	20000bbc 	.word	0x20000bbc

0800de44 <__ascii_mbtowc>:
 800de44:	b082      	sub	sp, #8
 800de46:	b901      	cbnz	r1, 800de4a <__ascii_mbtowc+0x6>
 800de48:	a901      	add	r1, sp, #4
 800de4a:	b142      	cbz	r2, 800de5e <__ascii_mbtowc+0x1a>
 800de4c:	b14b      	cbz	r3, 800de62 <__ascii_mbtowc+0x1e>
 800de4e:	7813      	ldrb	r3, [r2, #0]
 800de50:	600b      	str	r3, [r1, #0]
 800de52:	7812      	ldrb	r2, [r2, #0]
 800de54:	1e10      	subs	r0, r2, #0
 800de56:	bf18      	it	ne
 800de58:	2001      	movne	r0, #1
 800de5a:	b002      	add	sp, #8
 800de5c:	4770      	bx	lr
 800de5e:	4610      	mov	r0, r2
 800de60:	e7fb      	b.n	800de5a <__ascii_mbtowc+0x16>
 800de62:	f06f 0001 	mvn.w	r0, #1
 800de66:	e7f8      	b.n	800de5a <__ascii_mbtowc+0x16>

0800de68 <__malloc_lock>:
 800de68:	4801      	ldr	r0, [pc, #4]	@ (800de70 <__malloc_lock+0x8>)
 800de6a:	f7fe bd50 	b.w	800c90e <__retarget_lock_acquire_recursive>
 800de6e:	bf00      	nop
 800de70:	20000bb4 	.word	0x20000bb4

0800de74 <__malloc_unlock>:
 800de74:	4801      	ldr	r0, [pc, #4]	@ (800de7c <__malloc_unlock+0x8>)
 800de76:	f7fe bd4b 	b.w	800c910 <__retarget_lock_release_recursive>
 800de7a:	bf00      	nop
 800de7c:	20000bb4 	.word	0x20000bb4

0800de80 <_Balloc>:
 800de80:	b570      	push	{r4, r5, r6, lr}
 800de82:	69c6      	ldr	r6, [r0, #28]
 800de84:	4604      	mov	r4, r0
 800de86:	460d      	mov	r5, r1
 800de88:	b976      	cbnz	r6, 800dea8 <_Balloc+0x28>
 800de8a:	2010      	movs	r0, #16
 800de8c:	f7ff ff30 	bl	800dcf0 <malloc>
 800de90:	4602      	mov	r2, r0
 800de92:	61e0      	str	r0, [r4, #28]
 800de94:	b920      	cbnz	r0, 800dea0 <_Balloc+0x20>
 800de96:	4b18      	ldr	r3, [pc, #96]	@ (800def8 <_Balloc+0x78>)
 800de98:	4818      	ldr	r0, [pc, #96]	@ (800defc <_Balloc+0x7c>)
 800de9a:	216b      	movs	r1, #107	@ 0x6b
 800de9c:	f001 fcac 	bl	800f7f8 <__assert_func>
 800dea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dea4:	6006      	str	r6, [r0, #0]
 800dea6:	60c6      	str	r6, [r0, #12]
 800dea8:	69e6      	ldr	r6, [r4, #28]
 800deaa:	68f3      	ldr	r3, [r6, #12]
 800deac:	b183      	cbz	r3, 800ded0 <_Balloc+0x50>
 800deae:	69e3      	ldr	r3, [r4, #28]
 800deb0:	68db      	ldr	r3, [r3, #12]
 800deb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800deb6:	b9b8      	cbnz	r0, 800dee8 <_Balloc+0x68>
 800deb8:	2101      	movs	r1, #1
 800deba:	fa01 f605 	lsl.w	r6, r1, r5
 800debe:	1d72      	adds	r2, r6, #5
 800dec0:	0092      	lsls	r2, r2, #2
 800dec2:	4620      	mov	r0, r4
 800dec4:	f001 fcb6 	bl	800f834 <_calloc_r>
 800dec8:	b160      	cbz	r0, 800dee4 <_Balloc+0x64>
 800deca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dece:	e00e      	b.n	800deee <_Balloc+0x6e>
 800ded0:	2221      	movs	r2, #33	@ 0x21
 800ded2:	2104      	movs	r1, #4
 800ded4:	4620      	mov	r0, r4
 800ded6:	f001 fcad 	bl	800f834 <_calloc_r>
 800deda:	69e3      	ldr	r3, [r4, #28]
 800dedc:	60f0      	str	r0, [r6, #12]
 800dede:	68db      	ldr	r3, [r3, #12]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d1e4      	bne.n	800deae <_Balloc+0x2e>
 800dee4:	2000      	movs	r0, #0
 800dee6:	bd70      	pop	{r4, r5, r6, pc}
 800dee8:	6802      	ldr	r2, [r0, #0]
 800deea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800deee:	2300      	movs	r3, #0
 800def0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800def4:	e7f7      	b.n	800dee6 <_Balloc+0x66>
 800def6:	bf00      	nop
 800def8:	08010adc 	.word	0x08010adc
 800defc:	08010bbc 	.word	0x08010bbc

0800df00 <_Bfree>:
 800df00:	b570      	push	{r4, r5, r6, lr}
 800df02:	69c6      	ldr	r6, [r0, #28]
 800df04:	4605      	mov	r5, r0
 800df06:	460c      	mov	r4, r1
 800df08:	b976      	cbnz	r6, 800df28 <_Bfree+0x28>
 800df0a:	2010      	movs	r0, #16
 800df0c:	f7ff fef0 	bl	800dcf0 <malloc>
 800df10:	4602      	mov	r2, r0
 800df12:	61e8      	str	r0, [r5, #28]
 800df14:	b920      	cbnz	r0, 800df20 <_Bfree+0x20>
 800df16:	4b09      	ldr	r3, [pc, #36]	@ (800df3c <_Bfree+0x3c>)
 800df18:	4809      	ldr	r0, [pc, #36]	@ (800df40 <_Bfree+0x40>)
 800df1a:	218f      	movs	r1, #143	@ 0x8f
 800df1c:	f001 fc6c 	bl	800f7f8 <__assert_func>
 800df20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df24:	6006      	str	r6, [r0, #0]
 800df26:	60c6      	str	r6, [r0, #12]
 800df28:	b13c      	cbz	r4, 800df3a <_Bfree+0x3a>
 800df2a:	69eb      	ldr	r3, [r5, #28]
 800df2c:	6862      	ldr	r2, [r4, #4]
 800df2e:	68db      	ldr	r3, [r3, #12]
 800df30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df34:	6021      	str	r1, [r4, #0]
 800df36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df3a:	bd70      	pop	{r4, r5, r6, pc}
 800df3c:	08010adc 	.word	0x08010adc
 800df40:	08010bbc 	.word	0x08010bbc

0800df44 <__multadd>:
 800df44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df48:	690d      	ldr	r5, [r1, #16]
 800df4a:	4607      	mov	r7, r0
 800df4c:	460c      	mov	r4, r1
 800df4e:	461e      	mov	r6, r3
 800df50:	f101 0c14 	add.w	ip, r1, #20
 800df54:	2000      	movs	r0, #0
 800df56:	f8dc 3000 	ldr.w	r3, [ip]
 800df5a:	b299      	uxth	r1, r3
 800df5c:	fb02 6101 	mla	r1, r2, r1, r6
 800df60:	0c1e      	lsrs	r6, r3, #16
 800df62:	0c0b      	lsrs	r3, r1, #16
 800df64:	fb02 3306 	mla	r3, r2, r6, r3
 800df68:	b289      	uxth	r1, r1
 800df6a:	3001      	adds	r0, #1
 800df6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800df70:	4285      	cmp	r5, r0
 800df72:	f84c 1b04 	str.w	r1, [ip], #4
 800df76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800df7a:	dcec      	bgt.n	800df56 <__multadd+0x12>
 800df7c:	b30e      	cbz	r6, 800dfc2 <__multadd+0x7e>
 800df7e:	68a3      	ldr	r3, [r4, #8]
 800df80:	42ab      	cmp	r3, r5
 800df82:	dc19      	bgt.n	800dfb8 <__multadd+0x74>
 800df84:	6861      	ldr	r1, [r4, #4]
 800df86:	4638      	mov	r0, r7
 800df88:	3101      	adds	r1, #1
 800df8a:	f7ff ff79 	bl	800de80 <_Balloc>
 800df8e:	4680      	mov	r8, r0
 800df90:	b928      	cbnz	r0, 800df9e <__multadd+0x5a>
 800df92:	4602      	mov	r2, r0
 800df94:	4b0c      	ldr	r3, [pc, #48]	@ (800dfc8 <__multadd+0x84>)
 800df96:	480d      	ldr	r0, [pc, #52]	@ (800dfcc <__multadd+0x88>)
 800df98:	21ba      	movs	r1, #186	@ 0xba
 800df9a:	f001 fc2d 	bl	800f7f8 <__assert_func>
 800df9e:	6922      	ldr	r2, [r4, #16]
 800dfa0:	3202      	adds	r2, #2
 800dfa2:	f104 010c 	add.w	r1, r4, #12
 800dfa6:	0092      	lsls	r2, r2, #2
 800dfa8:	300c      	adds	r0, #12
 800dfaa:	f7fe fcb2 	bl	800c912 <memcpy>
 800dfae:	4621      	mov	r1, r4
 800dfb0:	4638      	mov	r0, r7
 800dfb2:	f7ff ffa5 	bl	800df00 <_Bfree>
 800dfb6:	4644      	mov	r4, r8
 800dfb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dfbc:	3501      	adds	r5, #1
 800dfbe:	615e      	str	r6, [r3, #20]
 800dfc0:	6125      	str	r5, [r4, #16]
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfc8:	08010b4b 	.word	0x08010b4b
 800dfcc:	08010bbc 	.word	0x08010bbc

0800dfd0 <__s2b>:
 800dfd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfd4:	460c      	mov	r4, r1
 800dfd6:	4615      	mov	r5, r2
 800dfd8:	461f      	mov	r7, r3
 800dfda:	2209      	movs	r2, #9
 800dfdc:	3308      	adds	r3, #8
 800dfde:	4606      	mov	r6, r0
 800dfe0:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfe4:	2100      	movs	r1, #0
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	db09      	blt.n	800e000 <__s2b+0x30>
 800dfec:	4630      	mov	r0, r6
 800dfee:	f7ff ff47 	bl	800de80 <_Balloc>
 800dff2:	b940      	cbnz	r0, 800e006 <__s2b+0x36>
 800dff4:	4602      	mov	r2, r0
 800dff6:	4b19      	ldr	r3, [pc, #100]	@ (800e05c <__s2b+0x8c>)
 800dff8:	4819      	ldr	r0, [pc, #100]	@ (800e060 <__s2b+0x90>)
 800dffa:	21d3      	movs	r1, #211	@ 0xd3
 800dffc:	f001 fbfc 	bl	800f7f8 <__assert_func>
 800e000:	0052      	lsls	r2, r2, #1
 800e002:	3101      	adds	r1, #1
 800e004:	e7f0      	b.n	800dfe8 <__s2b+0x18>
 800e006:	9b08      	ldr	r3, [sp, #32]
 800e008:	6143      	str	r3, [r0, #20]
 800e00a:	2d09      	cmp	r5, #9
 800e00c:	f04f 0301 	mov.w	r3, #1
 800e010:	6103      	str	r3, [r0, #16]
 800e012:	dd16      	ble.n	800e042 <__s2b+0x72>
 800e014:	f104 0909 	add.w	r9, r4, #9
 800e018:	46c8      	mov	r8, r9
 800e01a:	442c      	add	r4, r5
 800e01c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e020:	4601      	mov	r1, r0
 800e022:	3b30      	subs	r3, #48	@ 0x30
 800e024:	220a      	movs	r2, #10
 800e026:	4630      	mov	r0, r6
 800e028:	f7ff ff8c 	bl	800df44 <__multadd>
 800e02c:	45a0      	cmp	r8, r4
 800e02e:	d1f5      	bne.n	800e01c <__s2b+0x4c>
 800e030:	f1a5 0408 	sub.w	r4, r5, #8
 800e034:	444c      	add	r4, r9
 800e036:	1b2d      	subs	r5, r5, r4
 800e038:	1963      	adds	r3, r4, r5
 800e03a:	42bb      	cmp	r3, r7
 800e03c:	db04      	blt.n	800e048 <__s2b+0x78>
 800e03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e042:	340a      	adds	r4, #10
 800e044:	2509      	movs	r5, #9
 800e046:	e7f6      	b.n	800e036 <__s2b+0x66>
 800e048:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e04c:	4601      	mov	r1, r0
 800e04e:	3b30      	subs	r3, #48	@ 0x30
 800e050:	220a      	movs	r2, #10
 800e052:	4630      	mov	r0, r6
 800e054:	f7ff ff76 	bl	800df44 <__multadd>
 800e058:	e7ee      	b.n	800e038 <__s2b+0x68>
 800e05a:	bf00      	nop
 800e05c:	08010b4b 	.word	0x08010b4b
 800e060:	08010bbc 	.word	0x08010bbc

0800e064 <__hi0bits>:
 800e064:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e068:	4603      	mov	r3, r0
 800e06a:	bf36      	itet	cc
 800e06c:	0403      	lslcc	r3, r0, #16
 800e06e:	2000      	movcs	r0, #0
 800e070:	2010      	movcc	r0, #16
 800e072:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e076:	bf3c      	itt	cc
 800e078:	021b      	lslcc	r3, r3, #8
 800e07a:	3008      	addcc	r0, #8
 800e07c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e080:	bf3c      	itt	cc
 800e082:	011b      	lslcc	r3, r3, #4
 800e084:	3004      	addcc	r0, #4
 800e086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e08a:	bf3c      	itt	cc
 800e08c:	009b      	lslcc	r3, r3, #2
 800e08e:	3002      	addcc	r0, #2
 800e090:	2b00      	cmp	r3, #0
 800e092:	db05      	blt.n	800e0a0 <__hi0bits+0x3c>
 800e094:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e098:	f100 0001 	add.w	r0, r0, #1
 800e09c:	bf08      	it	eq
 800e09e:	2020      	moveq	r0, #32
 800e0a0:	4770      	bx	lr

0800e0a2 <__lo0bits>:
 800e0a2:	6803      	ldr	r3, [r0, #0]
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	f013 0007 	ands.w	r0, r3, #7
 800e0aa:	d00b      	beq.n	800e0c4 <__lo0bits+0x22>
 800e0ac:	07d9      	lsls	r1, r3, #31
 800e0ae:	d421      	bmi.n	800e0f4 <__lo0bits+0x52>
 800e0b0:	0798      	lsls	r0, r3, #30
 800e0b2:	bf49      	itett	mi
 800e0b4:	085b      	lsrmi	r3, r3, #1
 800e0b6:	089b      	lsrpl	r3, r3, #2
 800e0b8:	2001      	movmi	r0, #1
 800e0ba:	6013      	strmi	r3, [r2, #0]
 800e0bc:	bf5c      	itt	pl
 800e0be:	6013      	strpl	r3, [r2, #0]
 800e0c0:	2002      	movpl	r0, #2
 800e0c2:	4770      	bx	lr
 800e0c4:	b299      	uxth	r1, r3
 800e0c6:	b909      	cbnz	r1, 800e0cc <__lo0bits+0x2a>
 800e0c8:	0c1b      	lsrs	r3, r3, #16
 800e0ca:	2010      	movs	r0, #16
 800e0cc:	b2d9      	uxtb	r1, r3
 800e0ce:	b909      	cbnz	r1, 800e0d4 <__lo0bits+0x32>
 800e0d0:	3008      	adds	r0, #8
 800e0d2:	0a1b      	lsrs	r3, r3, #8
 800e0d4:	0719      	lsls	r1, r3, #28
 800e0d6:	bf04      	itt	eq
 800e0d8:	091b      	lsreq	r3, r3, #4
 800e0da:	3004      	addeq	r0, #4
 800e0dc:	0799      	lsls	r1, r3, #30
 800e0de:	bf04      	itt	eq
 800e0e0:	089b      	lsreq	r3, r3, #2
 800e0e2:	3002      	addeq	r0, #2
 800e0e4:	07d9      	lsls	r1, r3, #31
 800e0e6:	d403      	bmi.n	800e0f0 <__lo0bits+0x4e>
 800e0e8:	085b      	lsrs	r3, r3, #1
 800e0ea:	f100 0001 	add.w	r0, r0, #1
 800e0ee:	d003      	beq.n	800e0f8 <__lo0bits+0x56>
 800e0f0:	6013      	str	r3, [r2, #0]
 800e0f2:	4770      	bx	lr
 800e0f4:	2000      	movs	r0, #0
 800e0f6:	4770      	bx	lr
 800e0f8:	2020      	movs	r0, #32
 800e0fa:	4770      	bx	lr

0800e0fc <__i2b>:
 800e0fc:	b510      	push	{r4, lr}
 800e0fe:	460c      	mov	r4, r1
 800e100:	2101      	movs	r1, #1
 800e102:	f7ff febd 	bl	800de80 <_Balloc>
 800e106:	4602      	mov	r2, r0
 800e108:	b928      	cbnz	r0, 800e116 <__i2b+0x1a>
 800e10a:	4b05      	ldr	r3, [pc, #20]	@ (800e120 <__i2b+0x24>)
 800e10c:	4805      	ldr	r0, [pc, #20]	@ (800e124 <__i2b+0x28>)
 800e10e:	f240 1145 	movw	r1, #325	@ 0x145
 800e112:	f001 fb71 	bl	800f7f8 <__assert_func>
 800e116:	2301      	movs	r3, #1
 800e118:	6144      	str	r4, [r0, #20]
 800e11a:	6103      	str	r3, [r0, #16]
 800e11c:	bd10      	pop	{r4, pc}
 800e11e:	bf00      	nop
 800e120:	08010b4b 	.word	0x08010b4b
 800e124:	08010bbc 	.word	0x08010bbc

0800e128 <__multiply>:
 800e128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e12c:	4614      	mov	r4, r2
 800e12e:	690a      	ldr	r2, [r1, #16]
 800e130:	6923      	ldr	r3, [r4, #16]
 800e132:	429a      	cmp	r2, r3
 800e134:	bfa8      	it	ge
 800e136:	4623      	movge	r3, r4
 800e138:	460f      	mov	r7, r1
 800e13a:	bfa4      	itt	ge
 800e13c:	460c      	movge	r4, r1
 800e13e:	461f      	movge	r7, r3
 800e140:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e144:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e148:	68a3      	ldr	r3, [r4, #8]
 800e14a:	6861      	ldr	r1, [r4, #4]
 800e14c:	eb0a 0609 	add.w	r6, sl, r9
 800e150:	42b3      	cmp	r3, r6
 800e152:	b085      	sub	sp, #20
 800e154:	bfb8      	it	lt
 800e156:	3101      	addlt	r1, #1
 800e158:	f7ff fe92 	bl	800de80 <_Balloc>
 800e15c:	b930      	cbnz	r0, 800e16c <__multiply+0x44>
 800e15e:	4602      	mov	r2, r0
 800e160:	4b44      	ldr	r3, [pc, #272]	@ (800e274 <__multiply+0x14c>)
 800e162:	4845      	ldr	r0, [pc, #276]	@ (800e278 <__multiply+0x150>)
 800e164:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e168:	f001 fb46 	bl	800f7f8 <__assert_func>
 800e16c:	f100 0514 	add.w	r5, r0, #20
 800e170:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e174:	462b      	mov	r3, r5
 800e176:	2200      	movs	r2, #0
 800e178:	4543      	cmp	r3, r8
 800e17a:	d321      	bcc.n	800e1c0 <__multiply+0x98>
 800e17c:	f107 0114 	add.w	r1, r7, #20
 800e180:	f104 0214 	add.w	r2, r4, #20
 800e184:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e188:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e18c:	9302      	str	r3, [sp, #8]
 800e18e:	1b13      	subs	r3, r2, r4
 800e190:	3b15      	subs	r3, #21
 800e192:	f023 0303 	bic.w	r3, r3, #3
 800e196:	3304      	adds	r3, #4
 800e198:	f104 0715 	add.w	r7, r4, #21
 800e19c:	42ba      	cmp	r2, r7
 800e19e:	bf38      	it	cc
 800e1a0:	2304      	movcc	r3, #4
 800e1a2:	9301      	str	r3, [sp, #4]
 800e1a4:	9b02      	ldr	r3, [sp, #8]
 800e1a6:	9103      	str	r1, [sp, #12]
 800e1a8:	428b      	cmp	r3, r1
 800e1aa:	d80c      	bhi.n	800e1c6 <__multiply+0x9e>
 800e1ac:	2e00      	cmp	r6, #0
 800e1ae:	dd03      	ble.n	800e1b8 <__multiply+0x90>
 800e1b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d05b      	beq.n	800e270 <__multiply+0x148>
 800e1b8:	6106      	str	r6, [r0, #16]
 800e1ba:	b005      	add	sp, #20
 800e1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1c0:	f843 2b04 	str.w	r2, [r3], #4
 800e1c4:	e7d8      	b.n	800e178 <__multiply+0x50>
 800e1c6:	f8b1 a000 	ldrh.w	sl, [r1]
 800e1ca:	f1ba 0f00 	cmp.w	sl, #0
 800e1ce:	d024      	beq.n	800e21a <__multiply+0xf2>
 800e1d0:	f104 0e14 	add.w	lr, r4, #20
 800e1d4:	46a9      	mov	r9, r5
 800e1d6:	f04f 0c00 	mov.w	ip, #0
 800e1da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e1de:	f8d9 3000 	ldr.w	r3, [r9]
 800e1e2:	fa1f fb87 	uxth.w	fp, r7
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800e1ec:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e1f0:	f8d9 7000 	ldr.w	r7, [r9]
 800e1f4:	4463      	add	r3, ip
 800e1f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e1fa:	fb0a c70b 	mla	r7, sl, fp, ip
 800e1fe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e202:	b29b      	uxth	r3, r3
 800e204:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e208:	4572      	cmp	r2, lr
 800e20a:	f849 3b04 	str.w	r3, [r9], #4
 800e20e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e212:	d8e2      	bhi.n	800e1da <__multiply+0xb2>
 800e214:	9b01      	ldr	r3, [sp, #4]
 800e216:	f845 c003 	str.w	ip, [r5, r3]
 800e21a:	9b03      	ldr	r3, [sp, #12]
 800e21c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e220:	3104      	adds	r1, #4
 800e222:	f1b9 0f00 	cmp.w	r9, #0
 800e226:	d021      	beq.n	800e26c <__multiply+0x144>
 800e228:	682b      	ldr	r3, [r5, #0]
 800e22a:	f104 0c14 	add.w	ip, r4, #20
 800e22e:	46ae      	mov	lr, r5
 800e230:	f04f 0a00 	mov.w	sl, #0
 800e234:	f8bc b000 	ldrh.w	fp, [ip]
 800e238:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e23c:	fb09 770b 	mla	r7, r9, fp, r7
 800e240:	4457      	add	r7, sl
 800e242:	b29b      	uxth	r3, r3
 800e244:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e248:	f84e 3b04 	str.w	r3, [lr], #4
 800e24c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e250:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e254:	f8be 3000 	ldrh.w	r3, [lr]
 800e258:	fb09 330a 	mla	r3, r9, sl, r3
 800e25c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e260:	4562      	cmp	r2, ip
 800e262:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e266:	d8e5      	bhi.n	800e234 <__multiply+0x10c>
 800e268:	9f01      	ldr	r7, [sp, #4]
 800e26a:	51eb      	str	r3, [r5, r7]
 800e26c:	3504      	adds	r5, #4
 800e26e:	e799      	b.n	800e1a4 <__multiply+0x7c>
 800e270:	3e01      	subs	r6, #1
 800e272:	e79b      	b.n	800e1ac <__multiply+0x84>
 800e274:	08010b4b 	.word	0x08010b4b
 800e278:	08010bbc 	.word	0x08010bbc

0800e27c <__pow5mult>:
 800e27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e280:	4615      	mov	r5, r2
 800e282:	f012 0203 	ands.w	r2, r2, #3
 800e286:	4607      	mov	r7, r0
 800e288:	460e      	mov	r6, r1
 800e28a:	d007      	beq.n	800e29c <__pow5mult+0x20>
 800e28c:	4c25      	ldr	r4, [pc, #148]	@ (800e324 <__pow5mult+0xa8>)
 800e28e:	3a01      	subs	r2, #1
 800e290:	2300      	movs	r3, #0
 800e292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e296:	f7ff fe55 	bl	800df44 <__multadd>
 800e29a:	4606      	mov	r6, r0
 800e29c:	10ad      	asrs	r5, r5, #2
 800e29e:	d03d      	beq.n	800e31c <__pow5mult+0xa0>
 800e2a0:	69fc      	ldr	r4, [r7, #28]
 800e2a2:	b97c      	cbnz	r4, 800e2c4 <__pow5mult+0x48>
 800e2a4:	2010      	movs	r0, #16
 800e2a6:	f7ff fd23 	bl	800dcf0 <malloc>
 800e2aa:	4602      	mov	r2, r0
 800e2ac:	61f8      	str	r0, [r7, #28]
 800e2ae:	b928      	cbnz	r0, 800e2bc <__pow5mult+0x40>
 800e2b0:	4b1d      	ldr	r3, [pc, #116]	@ (800e328 <__pow5mult+0xac>)
 800e2b2:	481e      	ldr	r0, [pc, #120]	@ (800e32c <__pow5mult+0xb0>)
 800e2b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e2b8:	f001 fa9e 	bl	800f7f8 <__assert_func>
 800e2bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e2c0:	6004      	str	r4, [r0, #0]
 800e2c2:	60c4      	str	r4, [r0, #12]
 800e2c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e2c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e2cc:	b94c      	cbnz	r4, 800e2e2 <__pow5mult+0x66>
 800e2ce:	f240 2171 	movw	r1, #625	@ 0x271
 800e2d2:	4638      	mov	r0, r7
 800e2d4:	f7ff ff12 	bl	800e0fc <__i2b>
 800e2d8:	2300      	movs	r3, #0
 800e2da:	f8c8 0008 	str.w	r0, [r8, #8]
 800e2de:	4604      	mov	r4, r0
 800e2e0:	6003      	str	r3, [r0, #0]
 800e2e2:	f04f 0900 	mov.w	r9, #0
 800e2e6:	07eb      	lsls	r3, r5, #31
 800e2e8:	d50a      	bpl.n	800e300 <__pow5mult+0x84>
 800e2ea:	4631      	mov	r1, r6
 800e2ec:	4622      	mov	r2, r4
 800e2ee:	4638      	mov	r0, r7
 800e2f0:	f7ff ff1a 	bl	800e128 <__multiply>
 800e2f4:	4631      	mov	r1, r6
 800e2f6:	4680      	mov	r8, r0
 800e2f8:	4638      	mov	r0, r7
 800e2fa:	f7ff fe01 	bl	800df00 <_Bfree>
 800e2fe:	4646      	mov	r6, r8
 800e300:	106d      	asrs	r5, r5, #1
 800e302:	d00b      	beq.n	800e31c <__pow5mult+0xa0>
 800e304:	6820      	ldr	r0, [r4, #0]
 800e306:	b938      	cbnz	r0, 800e318 <__pow5mult+0x9c>
 800e308:	4622      	mov	r2, r4
 800e30a:	4621      	mov	r1, r4
 800e30c:	4638      	mov	r0, r7
 800e30e:	f7ff ff0b 	bl	800e128 <__multiply>
 800e312:	6020      	str	r0, [r4, #0]
 800e314:	f8c0 9000 	str.w	r9, [r0]
 800e318:	4604      	mov	r4, r0
 800e31a:	e7e4      	b.n	800e2e6 <__pow5mult+0x6a>
 800e31c:	4630      	mov	r0, r6
 800e31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e322:	bf00      	nop
 800e324:	08010c18 	.word	0x08010c18
 800e328:	08010adc 	.word	0x08010adc
 800e32c:	08010bbc 	.word	0x08010bbc

0800e330 <__lshift>:
 800e330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e334:	460c      	mov	r4, r1
 800e336:	6849      	ldr	r1, [r1, #4]
 800e338:	6923      	ldr	r3, [r4, #16]
 800e33a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e33e:	68a3      	ldr	r3, [r4, #8]
 800e340:	4607      	mov	r7, r0
 800e342:	4691      	mov	r9, r2
 800e344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e348:	f108 0601 	add.w	r6, r8, #1
 800e34c:	42b3      	cmp	r3, r6
 800e34e:	db0b      	blt.n	800e368 <__lshift+0x38>
 800e350:	4638      	mov	r0, r7
 800e352:	f7ff fd95 	bl	800de80 <_Balloc>
 800e356:	4605      	mov	r5, r0
 800e358:	b948      	cbnz	r0, 800e36e <__lshift+0x3e>
 800e35a:	4602      	mov	r2, r0
 800e35c:	4b28      	ldr	r3, [pc, #160]	@ (800e400 <__lshift+0xd0>)
 800e35e:	4829      	ldr	r0, [pc, #164]	@ (800e404 <__lshift+0xd4>)
 800e360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e364:	f001 fa48 	bl	800f7f8 <__assert_func>
 800e368:	3101      	adds	r1, #1
 800e36a:	005b      	lsls	r3, r3, #1
 800e36c:	e7ee      	b.n	800e34c <__lshift+0x1c>
 800e36e:	2300      	movs	r3, #0
 800e370:	f100 0114 	add.w	r1, r0, #20
 800e374:	f100 0210 	add.w	r2, r0, #16
 800e378:	4618      	mov	r0, r3
 800e37a:	4553      	cmp	r3, sl
 800e37c:	db33      	blt.n	800e3e6 <__lshift+0xb6>
 800e37e:	6920      	ldr	r0, [r4, #16]
 800e380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e384:	f104 0314 	add.w	r3, r4, #20
 800e388:	f019 091f 	ands.w	r9, r9, #31
 800e38c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e390:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e394:	d02b      	beq.n	800e3ee <__lshift+0xbe>
 800e396:	f1c9 0e20 	rsb	lr, r9, #32
 800e39a:	468a      	mov	sl, r1
 800e39c:	2200      	movs	r2, #0
 800e39e:	6818      	ldr	r0, [r3, #0]
 800e3a0:	fa00 f009 	lsl.w	r0, r0, r9
 800e3a4:	4310      	orrs	r0, r2
 800e3a6:	f84a 0b04 	str.w	r0, [sl], #4
 800e3aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3ae:	459c      	cmp	ip, r3
 800e3b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e3b4:	d8f3      	bhi.n	800e39e <__lshift+0x6e>
 800e3b6:	ebac 0304 	sub.w	r3, ip, r4
 800e3ba:	3b15      	subs	r3, #21
 800e3bc:	f023 0303 	bic.w	r3, r3, #3
 800e3c0:	3304      	adds	r3, #4
 800e3c2:	f104 0015 	add.w	r0, r4, #21
 800e3c6:	4584      	cmp	ip, r0
 800e3c8:	bf38      	it	cc
 800e3ca:	2304      	movcc	r3, #4
 800e3cc:	50ca      	str	r2, [r1, r3]
 800e3ce:	b10a      	cbz	r2, 800e3d4 <__lshift+0xa4>
 800e3d0:	f108 0602 	add.w	r6, r8, #2
 800e3d4:	3e01      	subs	r6, #1
 800e3d6:	4638      	mov	r0, r7
 800e3d8:	612e      	str	r6, [r5, #16]
 800e3da:	4621      	mov	r1, r4
 800e3dc:	f7ff fd90 	bl	800df00 <_Bfree>
 800e3e0:	4628      	mov	r0, r5
 800e3e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e3ea:	3301      	adds	r3, #1
 800e3ec:	e7c5      	b.n	800e37a <__lshift+0x4a>
 800e3ee:	3904      	subs	r1, #4
 800e3f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800e3f8:	459c      	cmp	ip, r3
 800e3fa:	d8f9      	bhi.n	800e3f0 <__lshift+0xc0>
 800e3fc:	e7ea      	b.n	800e3d4 <__lshift+0xa4>
 800e3fe:	bf00      	nop
 800e400:	08010b4b 	.word	0x08010b4b
 800e404:	08010bbc 	.word	0x08010bbc

0800e408 <__mcmp>:
 800e408:	690a      	ldr	r2, [r1, #16]
 800e40a:	4603      	mov	r3, r0
 800e40c:	6900      	ldr	r0, [r0, #16]
 800e40e:	1a80      	subs	r0, r0, r2
 800e410:	b530      	push	{r4, r5, lr}
 800e412:	d10e      	bne.n	800e432 <__mcmp+0x2a>
 800e414:	3314      	adds	r3, #20
 800e416:	3114      	adds	r1, #20
 800e418:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e41c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e420:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e424:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e428:	4295      	cmp	r5, r2
 800e42a:	d003      	beq.n	800e434 <__mcmp+0x2c>
 800e42c:	d205      	bcs.n	800e43a <__mcmp+0x32>
 800e42e:	f04f 30ff 	mov.w	r0, #4294967295
 800e432:	bd30      	pop	{r4, r5, pc}
 800e434:	42a3      	cmp	r3, r4
 800e436:	d3f3      	bcc.n	800e420 <__mcmp+0x18>
 800e438:	e7fb      	b.n	800e432 <__mcmp+0x2a>
 800e43a:	2001      	movs	r0, #1
 800e43c:	e7f9      	b.n	800e432 <__mcmp+0x2a>
	...

0800e440 <__mdiff>:
 800e440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e444:	4689      	mov	r9, r1
 800e446:	4606      	mov	r6, r0
 800e448:	4611      	mov	r1, r2
 800e44a:	4648      	mov	r0, r9
 800e44c:	4614      	mov	r4, r2
 800e44e:	f7ff ffdb 	bl	800e408 <__mcmp>
 800e452:	1e05      	subs	r5, r0, #0
 800e454:	d112      	bne.n	800e47c <__mdiff+0x3c>
 800e456:	4629      	mov	r1, r5
 800e458:	4630      	mov	r0, r6
 800e45a:	f7ff fd11 	bl	800de80 <_Balloc>
 800e45e:	4602      	mov	r2, r0
 800e460:	b928      	cbnz	r0, 800e46e <__mdiff+0x2e>
 800e462:	4b3f      	ldr	r3, [pc, #252]	@ (800e560 <__mdiff+0x120>)
 800e464:	f240 2137 	movw	r1, #567	@ 0x237
 800e468:	483e      	ldr	r0, [pc, #248]	@ (800e564 <__mdiff+0x124>)
 800e46a:	f001 f9c5 	bl	800f7f8 <__assert_func>
 800e46e:	2301      	movs	r3, #1
 800e470:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e474:	4610      	mov	r0, r2
 800e476:	b003      	add	sp, #12
 800e478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e47c:	bfbc      	itt	lt
 800e47e:	464b      	movlt	r3, r9
 800e480:	46a1      	movlt	r9, r4
 800e482:	4630      	mov	r0, r6
 800e484:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e488:	bfba      	itte	lt
 800e48a:	461c      	movlt	r4, r3
 800e48c:	2501      	movlt	r5, #1
 800e48e:	2500      	movge	r5, #0
 800e490:	f7ff fcf6 	bl	800de80 <_Balloc>
 800e494:	4602      	mov	r2, r0
 800e496:	b918      	cbnz	r0, 800e4a0 <__mdiff+0x60>
 800e498:	4b31      	ldr	r3, [pc, #196]	@ (800e560 <__mdiff+0x120>)
 800e49a:	f240 2145 	movw	r1, #581	@ 0x245
 800e49e:	e7e3      	b.n	800e468 <__mdiff+0x28>
 800e4a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e4a4:	6926      	ldr	r6, [r4, #16]
 800e4a6:	60c5      	str	r5, [r0, #12]
 800e4a8:	f109 0310 	add.w	r3, r9, #16
 800e4ac:	f109 0514 	add.w	r5, r9, #20
 800e4b0:	f104 0e14 	add.w	lr, r4, #20
 800e4b4:	f100 0b14 	add.w	fp, r0, #20
 800e4b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e4bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e4c0:	9301      	str	r3, [sp, #4]
 800e4c2:	46d9      	mov	r9, fp
 800e4c4:	f04f 0c00 	mov.w	ip, #0
 800e4c8:	9b01      	ldr	r3, [sp, #4]
 800e4ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e4ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e4d2:	9301      	str	r3, [sp, #4]
 800e4d4:	fa1f f38a 	uxth.w	r3, sl
 800e4d8:	4619      	mov	r1, r3
 800e4da:	b283      	uxth	r3, r0
 800e4dc:	1acb      	subs	r3, r1, r3
 800e4de:	0c00      	lsrs	r0, r0, #16
 800e4e0:	4463      	add	r3, ip
 800e4e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e4e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e4ea:	b29b      	uxth	r3, r3
 800e4ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e4f0:	4576      	cmp	r6, lr
 800e4f2:	f849 3b04 	str.w	r3, [r9], #4
 800e4f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e4fa:	d8e5      	bhi.n	800e4c8 <__mdiff+0x88>
 800e4fc:	1b33      	subs	r3, r6, r4
 800e4fe:	3b15      	subs	r3, #21
 800e500:	f023 0303 	bic.w	r3, r3, #3
 800e504:	3415      	adds	r4, #21
 800e506:	3304      	adds	r3, #4
 800e508:	42a6      	cmp	r6, r4
 800e50a:	bf38      	it	cc
 800e50c:	2304      	movcc	r3, #4
 800e50e:	441d      	add	r5, r3
 800e510:	445b      	add	r3, fp
 800e512:	461e      	mov	r6, r3
 800e514:	462c      	mov	r4, r5
 800e516:	4544      	cmp	r4, r8
 800e518:	d30e      	bcc.n	800e538 <__mdiff+0xf8>
 800e51a:	f108 0103 	add.w	r1, r8, #3
 800e51e:	1b49      	subs	r1, r1, r5
 800e520:	f021 0103 	bic.w	r1, r1, #3
 800e524:	3d03      	subs	r5, #3
 800e526:	45a8      	cmp	r8, r5
 800e528:	bf38      	it	cc
 800e52a:	2100      	movcc	r1, #0
 800e52c:	440b      	add	r3, r1
 800e52e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e532:	b191      	cbz	r1, 800e55a <__mdiff+0x11a>
 800e534:	6117      	str	r7, [r2, #16]
 800e536:	e79d      	b.n	800e474 <__mdiff+0x34>
 800e538:	f854 1b04 	ldr.w	r1, [r4], #4
 800e53c:	46e6      	mov	lr, ip
 800e53e:	0c08      	lsrs	r0, r1, #16
 800e540:	fa1c fc81 	uxtah	ip, ip, r1
 800e544:	4471      	add	r1, lr
 800e546:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e54a:	b289      	uxth	r1, r1
 800e54c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e550:	f846 1b04 	str.w	r1, [r6], #4
 800e554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e558:	e7dd      	b.n	800e516 <__mdiff+0xd6>
 800e55a:	3f01      	subs	r7, #1
 800e55c:	e7e7      	b.n	800e52e <__mdiff+0xee>
 800e55e:	bf00      	nop
 800e560:	08010b4b 	.word	0x08010b4b
 800e564:	08010bbc 	.word	0x08010bbc

0800e568 <__ulp>:
 800e568:	b082      	sub	sp, #8
 800e56a:	ed8d 0b00 	vstr	d0, [sp]
 800e56e:	9a01      	ldr	r2, [sp, #4]
 800e570:	4b0f      	ldr	r3, [pc, #60]	@ (800e5b0 <__ulp+0x48>)
 800e572:	4013      	ands	r3, r2
 800e574:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e578:	2b00      	cmp	r3, #0
 800e57a:	dc08      	bgt.n	800e58e <__ulp+0x26>
 800e57c:	425b      	negs	r3, r3
 800e57e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e582:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e586:	da04      	bge.n	800e592 <__ulp+0x2a>
 800e588:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e58c:	4113      	asrs	r3, r2
 800e58e:	2200      	movs	r2, #0
 800e590:	e008      	b.n	800e5a4 <__ulp+0x3c>
 800e592:	f1a2 0314 	sub.w	r3, r2, #20
 800e596:	2b1e      	cmp	r3, #30
 800e598:	bfda      	itte	le
 800e59a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e59e:	40da      	lsrle	r2, r3
 800e5a0:	2201      	movgt	r2, #1
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	4619      	mov	r1, r3
 800e5a6:	4610      	mov	r0, r2
 800e5a8:	ec41 0b10 	vmov	d0, r0, r1
 800e5ac:	b002      	add	sp, #8
 800e5ae:	4770      	bx	lr
 800e5b0:	7ff00000 	.word	0x7ff00000

0800e5b4 <__b2d>:
 800e5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5b8:	6906      	ldr	r6, [r0, #16]
 800e5ba:	f100 0814 	add.w	r8, r0, #20
 800e5be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e5c2:	1f37      	subs	r7, r6, #4
 800e5c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e5c8:	4610      	mov	r0, r2
 800e5ca:	f7ff fd4b 	bl	800e064 <__hi0bits>
 800e5ce:	f1c0 0320 	rsb	r3, r0, #32
 800e5d2:	280a      	cmp	r0, #10
 800e5d4:	600b      	str	r3, [r1, #0]
 800e5d6:	491b      	ldr	r1, [pc, #108]	@ (800e644 <__b2d+0x90>)
 800e5d8:	dc15      	bgt.n	800e606 <__b2d+0x52>
 800e5da:	f1c0 0c0b 	rsb	ip, r0, #11
 800e5de:	fa22 f30c 	lsr.w	r3, r2, ip
 800e5e2:	45b8      	cmp	r8, r7
 800e5e4:	ea43 0501 	orr.w	r5, r3, r1
 800e5e8:	bf34      	ite	cc
 800e5ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e5ee:	2300      	movcs	r3, #0
 800e5f0:	3015      	adds	r0, #21
 800e5f2:	fa02 f000 	lsl.w	r0, r2, r0
 800e5f6:	fa23 f30c 	lsr.w	r3, r3, ip
 800e5fa:	4303      	orrs	r3, r0
 800e5fc:	461c      	mov	r4, r3
 800e5fe:	ec45 4b10 	vmov	d0, r4, r5
 800e602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e606:	45b8      	cmp	r8, r7
 800e608:	bf3a      	itte	cc
 800e60a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e60e:	f1a6 0708 	subcc.w	r7, r6, #8
 800e612:	2300      	movcs	r3, #0
 800e614:	380b      	subs	r0, #11
 800e616:	d012      	beq.n	800e63e <__b2d+0x8a>
 800e618:	f1c0 0120 	rsb	r1, r0, #32
 800e61c:	fa23 f401 	lsr.w	r4, r3, r1
 800e620:	4082      	lsls	r2, r0
 800e622:	4322      	orrs	r2, r4
 800e624:	4547      	cmp	r7, r8
 800e626:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e62a:	bf8c      	ite	hi
 800e62c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e630:	2200      	movls	r2, #0
 800e632:	4083      	lsls	r3, r0
 800e634:	40ca      	lsrs	r2, r1
 800e636:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e63a:	4313      	orrs	r3, r2
 800e63c:	e7de      	b.n	800e5fc <__b2d+0x48>
 800e63e:	ea42 0501 	orr.w	r5, r2, r1
 800e642:	e7db      	b.n	800e5fc <__b2d+0x48>
 800e644:	3ff00000 	.word	0x3ff00000

0800e648 <__d2b>:
 800e648:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e64c:	460f      	mov	r7, r1
 800e64e:	2101      	movs	r1, #1
 800e650:	ec59 8b10 	vmov	r8, r9, d0
 800e654:	4616      	mov	r6, r2
 800e656:	f7ff fc13 	bl	800de80 <_Balloc>
 800e65a:	4604      	mov	r4, r0
 800e65c:	b930      	cbnz	r0, 800e66c <__d2b+0x24>
 800e65e:	4602      	mov	r2, r0
 800e660:	4b23      	ldr	r3, [pc, #140]	@ (800e6f0 <__d2b+0xa8>)
 800e662:	4824      	ldr	r0, [pc, #144]	@ (800e6f4 <__d2b+0xac>)
 800e664:	f240 310f 	movw	r1, #783	@ 0x30f
 800e668:	f001 f8c6 	bl	800f7f8 <__assert_func>
 800e66c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e670:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e674:	b10d      	cbz	r5, 800e67a <__d2b+0x32>
 800e676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e67a:	9301      	str	r3, [sp, #4]
 800e67c:	f1b8 0300 	subs.w	r3, r8, #0
 800e680:	d023      	beq.n	800e6ca <__d2b+0x82>
 800e682:	4668      	mov	r0, sp
 800e684:	9300      	str	r3, [sp, #0]
 800e686:	f7ff fd0c 	bl	800e0a2 <__lo0bits>
 800e68a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e68e:	b1d0      	cbz	r0, 800e6c6 <__d2b+0x7e>
 800e690:	f1c0 0320 	rsb	r3, r0, #32
 800e694:	fa02 f303 	lsl.w	r3, r2, r3
 800e698:	430b      	orrs	r3, r1
 800e69a:	40c2      	lsrs	r2, r0
 800e69c:	6163      	str	r3, [r4, #20]
 800e69e:	9201      	str	r2, [sp, #4]
 800e6a0:	9b01      	ldr	r3, [sp, #4]
 800e6a2:	61a3      	str	r3, [r4, #24]
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	bf0c      	ite	eq
 800e6a8:	2201      	moveq	r2, #1
 800e6aa:	2202      	movne	r2, #2
 800e6ac:	6122      	str	r2, [r4, #16]
 800e6ae:	b1a5      	cbz	r5, 800e6da <__d2b+0x92>
 800e6b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e6b4:	4405      	add	r5, r0
 800e6b6:	603d      	str	r5, [r7, #0]
 800e6b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e6bc:	6030      	str	r0, [r6, #0]
 800e6be:	4620      	mov	r0, r4
 800e6c0:	b003      	add	sp, #12
 800e6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6c6:	6161      	str	r1, [r4, #20]
 800e6c8:	e7ea      	b.n	800e6a0 <__d2b+0x58>
 800e6ca:	a801      	add	r0, sp, #4
 800e6cc:	f7ff fce9 	bl	800e0a2 <__lo0bits>
 800e6d0:	9b01      	ldr	r3, [sp, #4]
 800e6d2:	6163      	str	r3, [r4, #20]
 800e6d4:	3020      	adds	r0, #32
 800e6d6:	2201      	movs	r2, #1
 800e6d8:	e7e8      	b.n	800e6ac <__d2b+0x64>
 800e6da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e6de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e6e2:	6038      	str	r0, [r7, #0]
 800e6e4:	6918      	ldr	r0, [r3, #16]
 800e6e6:	f7ff fcbd 	bl	800e064 <__hi0bits>
 800e6ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e6ee:	e7e5      	b.n	800e6bc <__d2b+0x74>
 800e6f0:	08010b4b 	.word	0x08010b4b
 800e6f4:	08010bbc 	.word	0x08010bbc

0800e6f8 <__ratio>:
 800e6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6fc:	b085      	sub	sp, #20
 800e6fe:	e9cd 1000 	strd	r1, r0, [sp]
 800e702:	a902      	add	r1, sp, #8
 800e704:	f7ff ff56 	bl	800e5b4 <__b2d>
 800e708:	9800      	ldr	r0, [sp, #0]
 800e70a:	a903      	add	r1, sp, #12
 800e70c:	ec55 4b10 	vmov	r4, r5, d0
 800e710:	f7ff ff50 	bl	800e5b4 <__b2d>
 800e714:	9b01      	ldr	r3, [sp, #4]
 800e716:	6919      	ldr	r1, [r3, #16]
 800e718:	9b00      	ldr	r3, [sp, #0]
 800e71a:	691b      	ldr	r3, [r3, #16]
 800e71c:	1ac9      	subs	r1, r1, r3
 800e71e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e722:	1a9b      	subs	r3, r3, r2
 800e724:	ec5b ab10 	vmov	sl, fp, d0
 800e728:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	bfce      	itee	gt
 800e730:	462a      	movgt	r2, r5
 800e732:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e736:	465a      	movle	r2, fp
 800e738:	462f      	mov	r7, r5
 800e73a:	46d9      	mov	r9, fp
 800e73c:	bfcc      	ite	gt
 800e73e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e742:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e746:	464b      	mov	r3, r9
 800e748:	4652      	mov	r2, sl
 800e74a:	4620      	mov	r0, r4
 800e74c:	4639      	mov	r1, r7
 800e74e:	f7f2 f885 	bl	800085c <__aeabi_ddiv>
 800e752:	ec41 0b10 	vmov	d0, r0, r1
 800e756:	b005      	add	sp, #20
 800e758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e75c <__copybits>:
 800e75c:	3901      	subs	r1, #1
 800e75e:	b570      	push	{r4, r5, r6, lr}
 800e760:	1149      	asrs	r1, r1, #5
 800e762:	6914      	ldr	r4, [r2, #16]
 800e764:	3101      	adds	r1, #1
 800e766:	f102 0314 	add.w	r3, r2, #20
 800e76a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e76e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e772:	1f05      	subs	r5, r0, #4
 800e774:	42a3      	cmp	r3, r4
 800e776:	d30c      	bcc.n	800e792 <__copybits+0x36>
 800e778:	1aa3      	subs	r3, r4, r2
 800e77a:	3b11      	subs	r3, #17
 800e77c:	f023 0303 	bic.w	r3, r3, #3
 800e780:	3211      	adds	r2, #17
 800e782:	42a2      	cmp	r2, r4
 800e784:	bf88      	it	hi
 800e786:	2300      	movhi	r3, #0
 800e788:	4418      	add	r0, r3
 800e78a:	2300      	movs	r3, #0
 800e78c:	4288      	cmp	r0, r1
 800e78e:	d305      	bcc.n	800e79c <__copybits+0x40>
 800e790:	bd70      	pop	{r4, r5, r6, pc}
 800e792:	f853 6b04 	ldr.w	r6, [r3], #4
 800e796:	f845 6f04 	str.w	r6, [r5, #4]!
 800e79a:	e7eb      	b.n	800e774 <__copybits+0x18>
 800e79c:	f840 3b04 	str.w	r3, [r0], #4
 800e7a0:	e7f4      	b.n	800e78c <__copybits+0x30>

0800e7a2 <__any_on>:
 800e7a2:	f100 0214 	add.w	r2, r0, #20
 800e7a6:	6900      	ldr	r0, [r0, #16]
 800e7a8:	114b      	asrs	r3, r1, #5
 800e7aa:	4298      	cmp	r0, r3
 800e7ac:	b510      	push	{r4, lr}
 800e7ae:	db11      	blt.n	800e7d4 <__any_on+0x32>
 800e7b0:	dd0a      	ble.n	800e7c8 <__any_on+0x26>
 800e7b2:	f011 011f 	ands.w	r1, r1, #31
 800e7b6:	d007      	beq.n	800e7c8 <__any_on+0x26>
 800e7b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e7bc:	fa24 f001 	lsr.w	r0, r4, r1
 800e7c0:	fa00 f101 	lsl.w	r1, r0, r1
 800e7c4:	428c      	cmp	r4, r1
 800e7c6:	d10b      	bne.n	800e7e0 <__any_on+0x3e>
 800e7c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e7cc:	4293      	cmp	r3, r2
 800e7ce:	d803      	bhi.n	800e7d8 <__any_on+0x36>
 800e7d0:	2000      	movs	r0, #0
 800e7d2:	bd10      	pop	{r4, pc}
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	e7f7      	b.n	800e7c8 <__any_on+0x26>
 800e7d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e7dc:	2900      	cmp	r1, #0
 800e7de:	d0f5      	beq.n	800e7cc <__any_on+0x2a>
 800e7e0:	2001      	movs	r0, #1
 800e7e2:	e7f6      	b.n	800e7d2 <__any_on+0x30>

0800e7e4 <_strtol_l.constprop.0>:
 800e7e4:	2b24      	cmp	r3, #36	@ 0x24
 800e7e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7ea:	4686      	mov	lr, r0
 800e7ec:	4690      	mov	r8, r2
 800e7ee:	d801      	bhi.n	800e7f4 <_strtol_l.constprop.0+0x10>
 800e7f0:	2b01      	cmp	r3, #1
 800e7f2:	d106      	bne.n	800e802 <_strtol_l.constprop.0+0x1e>
 800e7f4:	f7fe f860 	bl	800c8b8 <__errno>
 800e7f8:	2316      	movs	r3, #22
 800e7fa:	6003      	str	r3, [r0, #0]
 800e7fc:	2000      	movs	r0, #0
 800e7fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e802:	4834      	ldr	r0, [pc, #208]	@ (800e8d4 <_strtol_l.constprop.0+0xf0>)
 800e804:	460d      	mov	r5, r1
 800e806:	462a      	mov	r2, r5
 800e808:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e80c:	5d06      	ldrb	r6, [r0, r4]
 800e80e:	f016 0608 	ands.w	r6, r6, #8
 800e812:	d1f8      	bne.n	800e806 <_strtol_l.constprop.0+0x22>
 800e814:	2c2d      	cmp	r4, #45	@ 0x2d
 800e816:	d12d      	bne.n	800e874 <_strtol_l.constprop.0+0x90>
 800e818:	782c      	ldrb	r4, [r5, #0]
 800e81a:	2601      	movs	r6, #1
 800e81c:	1c95      	adds	r5, r2, #2
 800e81e:	f033 0210 	bics.w	r2, r3, #16
 800e822:	d109      	bne.n	800e838 <_strtol_l.constprop.0+0x54>
 800e824:	2c30      	cmp	r4, #48	@ 0x30
 800e826:	d12a      	bne.n	800e87e <_strtol_l.constprop.0+0x9a>
 800e828:	782a      	ldrb	r2, [r5, #0]
 800e82a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e82e:	2a58      	cmp	r2, #88	@ 0x58
 800e830:	d125      	bne.n	800e87e <_strtol_l.constprop.0+0x9a>
 800e832:	786c      	ldrb	r4, [r5, #1]
 800e834:	2310      	movs	r3, #16
 800e836:	3502      	adds	r5, #2
 800e838:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e83c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e840:	2200      	movs	r2, #0
 800e842:	fbbc f9f3 	udiv	r9, ip, r3
 800e846:	4610      	mov	r0, r2
 800e848:	fb03 ca19 	mls	sl, r3, r9, ip
 800e84c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e850:	2f09      	cmp	r7, #9
 800e852:	d81b      	bhi.n	800e88c <_strtol_l.constprop.0+0xa8>
 800e854:	463c      	mov	r4, r7
 800e856:	42a3      	cmp	r3, r4
 800e858:	dd27      	ble.n	800e8aa <_strtol_l.constprop.0+0xc6>
 800e85a:	1c57      	adds	r7, r2, #1
 800e85c:	d007      	beq.n	800e86e <_strtol_l.constprop.0+0x8a>
 800e85e:	4581      	cmp	r9, r0
 800e860:	d320      	bcc.n	800e8a4 <_strtol_l.constprop.0+0xc0>
 800e862:	d101      	bne.n	800e868 <_strtol_l.constprop.0+0x84>
 800e864:	45a2      	cmp	sl, r4
 800e866:	db1d      	blt.n	800e8a4 <_strtol_l.constprop.0+0xc0>
 800e868:	fb00 4003 	mla	r0, r0, r3, r4
 800e86c:	2201      	movs	r2, #1
 800e86e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e872:	e7eb      	b.n	800e84c <_strtol_l.constprop.0+0x68>
 800e874:	2c2b      	cmp	r4, #43	@ 0x2b
 800e876:	bf04      	itt	eq
 800e878:	782c      	ldrbeq	r4, [r5, #0]
 800e87a:	1c95      	addeq	r5, r2, #2
 800e87c:	e7cf      	b.n	800e81e <_strtol_l.constprop.0+0x3a>
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d1da      	bne.n	800e838 <_strtol_l.constprop.0+0x54>
 800e882:	2c30      	cmp	r4, #48	@ 0x30
 800e884:	bf0c      	ite	eq
 800e886:	2308      	moveq	r3, #8
 800e888:	230a      	movne	r3, #10
 800e88a:	e7d5      	b.n	800e838 <_strtol_l.constprop.0+0x54>
 800e88c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e890:	2f19      	cmp	r7, #25
 800e892:	d801      	bhi.n	800e898 <_strtol_l.constprop.0+0xb4>
 800e894:	3c37      	subs	r4, #55	@ 0x37
 800e896:	e7de      	b.n	800e856 <_strtol_l.constprop.0+0x72>
 800e898:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e89c:	2f19      	cmp	r7, #25
 800e89e:	d804      	bhi.n	800e8aa <_strtol_l.constprop.0+0xc6>
 800e8a0:	3c57      	subs	r4, #87	@ 0x57
 800e8a2:	e7d8      	b.n	800e856 <_strtol_l.constprop.0+0x72>
 800e8a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e8a8:	e7e1      	b.n	800e86e <_strtol_l.constprop.0+0x8a>
 800e8aa:	1c53      	adds	r3, r2, #1
 800e8ac:	d108      	bne.n	800e8c0 <_strtol_l.constprop.0+0xdc>
 800e8ae:	2322      	movs	r3, #34	@ 0x22
 800e8b0:	f8ce 3000 	str.w	r3, [lr]
 800e8b4:	4660      	mov	r0, ip
 800e8b6:	f1b8 0f00 	cmp.w	r8, #0
 800e8ba:	d0a0      	beq.n	800e7fe <_strtol_l.constprop.0+0x1a>
 800e8bc:	1e69      	subs	r1, r5, #1
 800e8be:	e006      	b.n	800e8ce <_strtol_l.constprop.0+0xea>
 800e8c0:	b106      	cbz	r6, 800e8c4 <_strtol_l.constprop.0+0xe0>
 800e8c2:	4240      	negs	r0, r0
 800e8c4:	f1b8 0f00 	cmp.w	r8, #0
 800e8c8:	d099      	beq.n	800e7fe <_strtol_l.constprop.0+0x1a>
 800e8ca:	2a00      	cmp	r2, #0
 800e8cc:	d1f6      	bne.n	800e8bc <_strtol_l.constprop.0+0xd8>
 800e8ce:	f8c8 1000 	str.w	r1, [r8]
 800e8d2:	e794      	b.n	800e7fe <_strtol_l.constprop.0+0x1a>
 800e8d4:	08010d19 	.word	0x08010d19

0800e8d8 <_strtol_r>:
 800e8d8:	f7ff bf84 	b.w	800e7e4 <_strtol_l.constprop.0>

0800e8dc <__ascii_wctomb>:
 800e8dc:	4603      	mov	r3, r0
 800e8de:	4608      	mov	r0, r1
 800e8e0:	b141      	cbz	r1, 800e8f4 <__ascii_wctomb+0x18>
 800e8e2:	2aff      	cmp	r2, #255	@ 0xff
 800e8e4:	d904      	bls.n	800e8f0 <__ascii_wctomb+0x14>
 800e8e6:	228a      	movs	r2, #138	@ 0x8a
 800e8e8:	601a      	str	r2, [r3, #0]
 800e8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ee:	4770      	bx	lr
 800e8f0:	700a      	strb	r2, [r1, #0]
 800e8f2:	2001      	movs	r0, #1
 800e8f4:	4770      	bx	lr

0800e8f6 <__ssputs_r>:
 800e8f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8fa:	688e      	ldr	r6, [r1, #8]
 800e8fc:	461f      	mov	r7, r3
 800e8fe:	42be      	cmp	r6, r7
 800e900:	680b      	ldr	r3, [r1, #0]
 800e902:	4682      	mov	sl, r0
 800e904:	460c      	mov	r4, r1
 800e906:	4690      	mov	r8, r2
 800e908:	d82d      	bhi.n	800e966 <__ssputs_r+0x70>
 800e90a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e90e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e912:	d026      	beq.n	800e962 <__ssputs_r+0x6c>
 800e914:	6965      	ldr	r5, [r4, #20]
 800e916:	6909      	ldr	r1, [r1, #16]
 800e918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e91c:	eba3 0901 	sub.w	r9, r3, r1
 800e920:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e924:	1c7b      	adds	r3, r7, #1
 800e926:	444b      	add	r3, r9
 800e928:	106d      	asrs	r5, r5, #1
 800e92a:	429d      	cmp	r5, r3
 800e92c:	bf38      	it	cc
 800e92e:	461d      	movcc	r5, r3
 800e930:	0553      	lsls	r3, r2, #21
 800e932:	d527      	bpl.n	800e984 <__ssputs_r+0x8e>
 800e934:	4629      	mov	r1, r5
 800e936:	f7ff fa05 	bl	800dd44 <_malloc_r>
 800e93a:	4606      	mov	r6, r0
 800e93c:	b360      	cbz	r0, 800e998 <__ssputs_r+0xa2>
 800e93e:	6921      	ldr	r1, [r4, #16]
 800e940:	464a      	mov	r2, r9
 800e942:	f7fd ffe6 	bl	800c912 <memcpy>
 800e946:	89a3      	ldrh	r3, [r4, #12]
 800e948:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e94c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e950:	81a3      	strh	r3, [r4, #12]
 800e952:	6126      	str	r6, [r4, #16]
 800e954:	6165      	str	r5, [r4, #20]
 800e956:	444e      	add	r6, r9
 800e958:	eba5 0509 	sub.w	r5, r5, r9
 800e95c:	6026      	str	r6, [r4, #0]
 800e95e:	60a5      	str	r5, [r4, #8]
 800e960:	463e      	mov	r6, r7
 800e962:	42be      	cmp	r6, r7
 800e964:	d900      	bls.n	800e968 <__ssputs_r+0x72>
 800e966:	463e      	mov	r6, r7
 800e968:	6820      	ldr	r0, [r4, #0]
 800e96a:	4632      	mov	r2, r6
 800e96c:	4641      	mov	r1, r8
 800e96e:	f000 fef6 	bl	800f75e <memmove>
 800e972:	68a3      	ldr	r3, [r4, #8]
 800e974:	1b9b      	subs	r3, r3, r6
 800e976:	60a3      	str	r3, [r4, #8]
 800e978:	6823      	ldr	r3, [r4, #0]
 800e97a:	4433      	add	r3, r6
 800e97c:	6023      	str	r3, [r4, #0]
 800e97e:	2000      	movs	r0, #0
 800e980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e984:	462a      	mov	r2, r5
 800e986:	f000 ff69 	bl	800f85c <_realloc_r>
 800e98a:	4606      	mov	r6, r0
 800e98c:	2800      	cmp	r0, #0
 800e98e:	d1e0      	bne.n	800e952 <__ssputs_r+0x5c>
 800e990:	6921      	ldr	r1, [r4, #16]
 800e992:	4650      	mov	r0, sl
 800e994:	f7fe fe28 	bl	800d5e8 <_free_r>
 800e998:	230c      	movs	r3, #12
 800e99a:	f8ca 3000 	str.w	r3, [sl]
 800e99e:	89a3      	ldrh	r3, [r4, #12]
 800e9a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9a4:	81a3      	strh	r3, [r4, #12]
 800e9a6:	f04f 30ff 	mov.w	r0, #4294967295
 800e9aa:	e7e9      	b.n	800e980 <__ssputs_r+0x8a>

0800e9ac <_svfiprintf_r>:
 800e9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9b0:	4698      	mov	r8, r3
 800e9b2:	898b      	ldrh	r3, [r1, #12]
 800e9b4:	061b      	lsls	r3, r3, #24
 800e9b6:	b09d      	sub	sp, #116	@ 0x74
 800e9b8:	4607      	mov	r7, r0
 800e9ba:	460d      	mov	r5, r1
 800e9bc:	4614      	mov	r4, r2
 800e9be:	d510      	bpl.n	800e9e2 <_svfiprintf_r+0x36>
 800e9c0:	690b      	ldr	r3, [r1, #16]
 800e9c2:	b973      	cbnz	r3, 800e9e2 <_svfiprintf_r+0x36>
 800e9c4:	2140      	movs	r1, #64	@ 0x40
 800e9c6:	f7ff f9bd 	bl	800dd44 <_malloc_r>
 800e9ca:	6028      	str	r0, [r5, #0]
 800e9cc:	6128      	str	r0, [r5, #16]
 800e9ce:	b930      	cbnz	r0, 800e9de <_svfiprintf_r+0x32>
 800e9d0:	230c      	movs	r3, #12
 800e9d2:	603b      	str	r3, [r7, #0]
 800e9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9d8:	b01d      	add	sp, #116	@ 0x74
 800e9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9de:	2340      	movs	r3, #64	@ 0x40
 800e9e0:	616b      	str	r3, [r5, #20]
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9e6:	2320      	movs	r3, #32
 800e9e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e9ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9f0:	2330      	movs	r3, #48	@ 0x30
 800e9f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eb90 <_svfiprintf_r+0x1e4>
 800e9f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9fa:	f04f 0901 	mov.w	r9, #1
 800e9fe:	4623      	mov	r3, r4
 800ea00:	469a      	mov	sl, r3
 800ea02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea06:	b10a      	cbz	r2, 800ea0c <_svfiprintf_r+0x60>
 800ea08:	2a25      	cmp	r2, #37	@ 0x25
 800ea0a:	d1f9      	bne.n	800ea00 <_svfiprintf_r+0x54>
 800ea0c:	ebba 0b04 	subs.w	fp, sl, r4
 800ea10:	d00b      	beq.n	800ea2a <_svfiprintf_r+0x7e>
 800ea12:	465b      	mov	r3, fp
 800ea14:	4622      	mov	r2, r4
 800ea16:	4629      	mov	r1, r5
 800ea18:	4638      	mov	r0, r7
 800ea1a:	f7ff ff6c 	bl	800e8f6 <__ssputs_r>
 800ea1e:	3001      	adds	r0, #1
 800ea20:	f000 80a7 	beq.w	800eb72 <_svfiprintf_r+0x1c6>
 800ea24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea26:	445a      	add	r2, fp
 800ea28:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea2a:	f89a 3000 	ldrb.w	r3, [sl]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	f000 809f 	beq.w	800eb72 <_svfiprintf_r+0x1c6>
 800ea34:	2300      	movs	r3, #0
 800ea36:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea3e:	f10a 0a01 	add.w	sl, sl, #1
 800ea42:	9304      	str	r3, [sp, #16]
 800ea44:	9307      	str	r3, [sp, #28]
 800ea46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea4a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea4c:	4654      	mov	r4, sl
 800ea4e:	2205      	movs	r2, #5
 800ea50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea54:	484e      	ldr	r0, [pc, #312]	@ (800eb90 <_svfiprintf_r+0x1e4>)
 800ea56:	f7f1 fbc3 	bl	80001e0 <memchr>
 800ea5a:	9a04      	ldr	r2, [sp, #16]
 800ea5c:	b9d8      	cbnz	r0, 800ea96 <_svfiprintf_r+0xea>
 800ea5e:	06d0      	lsls	r0, r2, #27
 800ea60:	bf44      	itt	mi
 800ea62:	2320      	movmi	r3, #32
 800ea64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea68:	0711      	lsls	r1, r2, #28
 800ea6a:	bf44      	itt	mi
 800ea6c:	232b      	movmi	r3, #43	@ 0x2b
 800ea6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea72:	f89a 3000 	ldrb.w	r3, [sl]
 800ea76:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea78:	d015      	beq.n	800eaa6 <_svfiprintf_r+0xfa>
 800ea7a:	9a07      	ldr	r2, [sp, #28]
 800ea7c:	4654      	mov	r4, sl
 800ea7e:	2000      	movs	r0, #0
 800ea80:	f04f 0c0a 	mov.w	ip, #10
 800ea84:	4621      	mov	r1, r4
 800ea86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea8a:	3b30      	subs	r3, #48	@ 0x30
 800ea8c:	2b09      	cmp	r3, #9
 800ea8e:	d94b      	bls.n	800eb28 <_svfiprintf_r+0x17c>
 800ea90:	b1b0      	cbz	r0, 800eac0 <_svfiprintf_r+0x114>
 800ea92:	9207      	str	r2, [sp, #28]
 800ea94:	e014      	b.n	800eac0 <_svfiprintf_r+0x114>
 800ea96:	eba0 0308 	sub.w	r3, r0, r8
 800ea9a:	fa09 f303 	lsl.w	r3, r9, r3
 800ea9e:	4313      	orrs	r3, r2
 800eaa0:	9304      	str	r3, [sp, #16]
 800eaa2:	46a2      	mov	sl, r4
 800eaa4:	e7d2      	b.n	800ea4c <_svfiprintf_r+0xa0>
 800eaa6:	9b03      	ldr	r3, [sp, #12]
 800eaa8:	1d19      	adds	r1, r3, #4
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	9103      	str	r1, [sp, #12]
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	bfbb      	ittet	lt
 800eab2:	425b      	neglt	r3, r3
 800eab4:	f042 0202 	orrlt.w	r2, r2, #2
 800eab8:	9307      	strge	r3, [sp, #28]
 800eaba:	9307      	strlt	r3, [sp, #28]
 800eabc:	bfb8      	it	lt
 800eabe:	9204      	strlt	r2, [sp, #16]
 800eac0:	7823      	ldrb	r3, [r4, #0]
 800eac2:	2b2e      	cmp	r3, #46	@ 0x2e
 800eac4:	d10a      	bne.n	800eadc <_svfiprintf_r+0x130>
 800eac6:	7863      	ldrb	r3, [r4, #1]
 800eac8:	2b2a      	cmp	r3, #42	@ 0x2a
 800eaca:	d132      	bne.n	800eb32 <_svfiprintf_r+0x186>
 800eacc:	9b03      	ldr	r3, [sp, #12]
 800eace:	1d1a      	adds	r2, r3, #4
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	9203      	str	r2, [sp, #12]
 800ead4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ead8:	3402      	adds	r4, #2
 800eada:	9305      	str	r3, [sp, #20]
 800eadc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eba0 <_svfiprintf_r+0x1f4>
 800eae0:	7821      	ldrb	r1, [r4, #0]
 800eae2:	2203      	movs	r2, #3
 800eae4:	4650      	mov	r0, sl
 800eae6:	f7f1 fb7b 	bl	80001e0 <memchr>
 800eaea:	b138      	cbz	r0, 800eafc <_svfiprintf_r+0x150>
 800eaec:	9b04      	ldr	r3, [sp, #16]
 800eaee:	eba0 000a 	sub.w	r0, r0, sl
 800eaf2:	2240      	movs	r2, #64	@ 0x40
 800eaf4:	4082      	lsls	r2, r0
 800eaf6:	4313      	orrs	r3, r2
 800eaf8:	3401      	adds	r4, #1
 800eafa:	9304      	str	r3, [sp, #16]
 800eafc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb00:	4824      	ldr	r0, [pc, #144]	@ (800eb94 <_svfiprintf_r+0x1e8>)
 800eb02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eb06:	2206      	movs	r2, #6
 800eb08:	f7f1 fb6a 	bl	80001e0 <memchr>
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	d036      	beq.n	800eb7e <_svfiprintf_r+0x1d2>
 800eb10:	4b21      	ldr	r3, [pc, #132]	@ (800eb98 <_svfiprintf_r+0x1ec>)
 800eb12:	bb1b      	cbnz	r3, 800eb5c <_svfiprintf_r+0x1b0>
 800eb14:	9b03      	ldr	r3, [sp, #12]
 800eb16:	3307      	adds	r3, #7
 800eb18:	f023 0307 	bic.w	r3, r3, #7
 800eb1c:	3308      	adds	r3, #8
 800eb1e:	9303      	str	r3, [sp, #12]
 800eb20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb22:	4433      	add	r3, r6
 800eb24:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb26:	e76a      	b.n	800e9fe <_svfiprintf_r+0x52>
 800eb28:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb2c:	460c      	mov	r4, r1
 800eb2e:	2001      	movs	r0, #1
 800eb30:	e7a8      	b.n	800ea84 <_svfiprintf_r+0xd8>
 800eb32:	2300      	movs	r3, #0
 800eb34:	3401      	adds	r4, #1
 800eb36:	9305      	str	r3, [sp, #20]
 800eb38:	4619      	mov	r1, r3
 800eb3a:	f04f 0c0a 	mov.w	ip, #10
 800eb3e:	4620      	mov	r0, r4
 800eb40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb44:	3a30      	subs	r2, #48	@ 0x30
 800eb46:	2a09      	cmp	r2, #9
 800eb48:	d903      	bls.n	800eb52 <_svfiprintf_r+0x1a6>
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d0c6      	beq.n	800eadc <_svfiprintf_r+0x130>
 800eb4e:	9105      	str	r1, [sp, #20]
 800eb50:	e7c4      	b.n	800eadc <_svfiprintf_r+0x130>
 800eb52:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb56:	4604      	mov	r4, r0
 800eb58:	2301      	movs	r3, #1
 800eb5a:	e7f0      	b.n	800eb3e <_svfiprintf_r+0x192>
 800eb5c:	ab03      	add	r3, sp, #12
 800eb5e:	9300      	str	r3, [sp, #0]
 800eb60:	462a      	mov	r2, r5
 800eb62:	4b0e      	ldr	r3, [pc, #56]	@ (800eb9c <_svfiprintf_r+0x1f0>)
 800eb64:	a904      	add	r1, sp, #16
 800eb66:	4638      	mov	r0, r7
 800eb68:	f7fc fe70 	bl	800b84c <_printf_float>
 800eb6c:	1c42      	adds	r2, r0, #1
 800eb6e:	4606      	mov	r6, r0
 800eb70:	d1d6      	bne.n	800eb20 <_svfiprintf_r+0x174>
 800eb72:	89ab      	ldrh	r3, [r5, #12]
 800eb74:	065b      	lsls	r3, r3, #25
 800eb76:	f53f af2d 	bmi.w	800e9d4 <_svfiprintf_r+0x28>
 800eb7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb7c:	e72c      	b.n	800e9d8 <_svfiprintf_r+0x2c>
 800eb7e:	ab03      	add	r3, sp, #12
 800eb80:	9300      	str	r3, [sp, #0]
 800eb82:	462a      	mov	r2, r5
 800eb84:	4b05      	ldr	r3, [pc, #20]	@ (800eb9c <_svfiprintf_r+0x1f0>)
 800eb86:	a904      	add	r1, sp, #16
 800eb88:	4638      	mov	r0, r7
 800eb8a:	f7fd f8f7 	bl	800bd7c <_printf_i>
 800eb8e:	e7ed      	b.n	800eb6c <_svfiprintf_r+0x1c0>
 800eb90:	08010e19 	.word	0x08010e19
 800eb94:	08010e23 	.word	0x08010e23
 800eb98:	0800b84d 	.word	0x0800b84d
 800eb9c:	0800e8f7 	.word	0x0800e8f7
 800eba0:	08010e1f 	.word	0x08010e1f

0800eba4 <_sungetc_r>:
 800eba4:	b538      	push	{r3, r4, r5, lr}
 800eba6:	1c4b      	adds	r3, r1, #1
 800eba8:	4614      	mov	r4, r2
 800ebaa:	d103      	bne.n	800ebb4 <_sungetc_r+0x10>
 800ebac:	f04f 35ff 	mov.w	r5, #4294967295
 800ebb0:	4628      	mov	r0, r5
 800ebb2:	bd38      	pop	{r3, r4, r5, pc}
 800ebb4:	8993      	ldrh	r3, [r2, #12]
 800ebb6:	f023 0320 	bic.w	r3, r3, #32
 800ebba:	8193      	strh	r3, [r2, #12]
 800ebbc:	6853      	ldr	r3, [r2, #4]
 800ebbe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ebc0:	b2cd      	uxtb	r5, r1
 800ebc2:	b18a      	cbz	r2, 800ebe8 <_sungetc_r+0x44>
 800ebc4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ebc6:	429a      	cmp	r2, r3
 800ebc8:	dd08      	ble.n	800ebdc <_sungetc_r+0x38>
 800ebca:	6823      	ldr	r3, [r4, #0]
 800ebcc:	1e5a      	subs	r2, r3, #1
 800ebce:	6022      	str	r2, [r4, #0]
 800ebd0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ebd4:	6863      	ldr	r3, [r4, #4]
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	6063      	str	r3, [r4, #4]
 800ebda:	e7e9      	b.n	800ebb0 <_sungetc_r+0xc>
 800ebdc:	4621      	mov	r1, r4
 800ebde:	f000 fd84 	bl	800f6ea <__submore>
 800ebe2:	2800      	cmp	r0, #0
 800ebe4:	d0f1      	beq.n	800ebca <_sungetc_r+0x26>
 800ebe6:	e7e1      	b.n	800ebac <_sungetc_r+0x8>
 800ebe8:	6921      	ldr	r1, [r4, #16]
 800ebea:	6822      	ldr	r2, [r4, #0]
 800ebec:	b141      	cbz	r1, 800ec00 <_sungetc_r+0x5c>
 800ebee:	4291      	cmp	r1, r2
 800ebf0:	d206      	bcs.n	800ec00 <_sungetc_r+0x5c>
 800ebf2:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800ebf6:	42a9      	cmp	r1, r5
 800ebf8:	d102      	bne.n	800ec00 <_sungetc_r+0x5c>
 800ebfa:	3a01      	subs	r2, #1
 800ebfc:	6022      	str	r2, [r4, #0]
 800ebfe:	e7ea      	b.n	800ebd6 <_sungetc_r+0x32>
 800ec00:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800ec04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec08:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec0a:	2303      	movs	r3, #3
 800ec0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ec0e:	4623      	mov	r3, r4
 800ec10:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ec14:	6023      	str	r3, [r4, #0]
 800ec16:	2301      	movs	r3, #1
 800ec18:	e7de      	b.n	800ebd8 <_sungetc_r+0x34>

0800ec1a <__ssrefill_r>:
 800ec1a:	b510      	push	{r4, lr}
 800ec1c:	460c      	mov	r4, r1
 800ec1e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ec20:	b169      	cbz	r1, 800ec3e <__ssrefill_r+0x24>
 800ec22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec26:	4299      	cmp	r1, r3
 800ec28:	d001      	beq.n	800ec2e <__ssrefill_r+0x14>
 800ec2a:	f7fe fcdd 	bl	800d5e8 <_free_r>
 800ec2e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec30:	6063      	str	r3, [r4, #4]
 800ec32:	2000      	movs	r0, #0
 800ec34:	6360      	str	r0, [r4, #52]	@ 0x34
 800ec36:	b113      	cbz	r3, 800ec3e <__ssrefill_r+0x24>
 800ec38:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ec3a:	6023      	str	r3, [r4, #0]
 800ec3c:	bd10      	pop	{r4, pc}
 800ec3e:	6923      	ldr	r3, [r4, #16]
 800ec40:	6023      	str	r3, [r4, #0]
 800ec42:	2300      	movs	r3, #0
 800ec44:	6063      	str	r3, [r4, #4]
 800ec46:	89a3      	ldrh	r3, [r4, #12]
 800ec48:	f043 0320 	orr.w	r3, r3, #32
 800ec4c:	81a3      	strh	r3, [r4, #12]
 800ec4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec52:	e7f3      	b.n	800ec3c <__ssrefill_r+0x22>

0800ec54 <__ssvfiscanf_r>:
 800ec54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec58:	460c      	mov	r4, r1
 800ec5a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800ec5e:	2100      	movs	r1, #0
 800ec60:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800ec64:	49a5      	ldr	r1, [pc, #660]	@ (800eefc <__ssvfiscanf_r+0x2a8>)
 800ec66:	91a0      	str	r1, [sp, #640]	@ 0x280
 800ec68:	f10d 0804 	add.w	r8, sp, #4
 800ec6c:	49a4      	ldr	r1, [pc, #656]	@ (800ef00 <__ssvfiscanf_r+0x2ac>)
 800ec6e:	4fa5      	ldr	r7, [pc, #660]	@ (800ef04 <__ssvfiscanf_r+0x2b0>)
 800ec70:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800ec74:	4606      	mov	r6, r0
 800ec76:	91a1      	str	r1, [sp, #644]	@ 0x284
 800ec78:	9300      	str	r3, [sp, #0]
 800ec7a:	7813      	ldrb	r3, [r2, #0]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	f000 8158 	beq.w	800ef32 <__ssvfiscanf_r+0x2de>
 800ec82:	5cf9      	ldrb	r1, [r7, r3]
 800ec84:	f011 0108 	ands.w	r1, r1, #8
 800ec88:	f102 0501 	add.w	r5, r2, #1
 800ec8c:	d019      	beq.n	800ecc2 <__ssvfiscanf_r+0x6e>
 800ec8e:	6863      	ldr	r3, [r4, #4]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	dd0f      	ble.n	800ecb4 <__ssvfiscanf_r+0x60>
 800ec94:	6823      	ldr	r3, [r4, #0]
 800ec96:	781a      	ldrb	r2, [r3, #0]
 800ec98:	5cba      	ldrb	r2, [r7, r2]
 800ec9a:	0712      	lsls	r2, r2, #28
 800ec9c:	d401      	bmi.n	800eca2 <__ssvfiscanf_r+0x4e>
 800ec9e:	462a      	mov	r2, r5
 800eca0:	e7eb      	b.n	800ec7a <__ssvfiscanf_r+0x26>
 800eca2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eca4:	3201      	adds	r2, #1
 800eca6:	9245      	str	r2, [sp, #276]	@ 0x114
 800eca8:	6862      	ldr	r2, [r4, #4]
 800ecaa:	3301      	adds	r3, #1
 800ecac:	3a01      	subs	r2, #1
 800ecae:	6062      	str	r2, [r4, #4]
 800ecb0:	6023      	str	r3, [r4, #0]
 800ecb2:	e7ec      	b.n	800ec8e <__ssvfiscanf_r+0x3a>
 800ecb4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ecb6:	4621      	mov	r1, r4
 800ecb8:	4630      	mov	r0, r6
 800ecba:	4798      	blx	r3
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	d0e9      	beq.n	800ec94 <__ssvfiscanf_r+0x40>
 800ecc0:	e7ed      	b.n	800ec9e <__ssvfiscanf_r+0x4a>
 800ecc2:	2b25      	cmp	r3, #37	@ 0x25
 800ecc4:	d012      	beq.n	800ecec <__ssvfiscanf_r+0x98>
 800ecc6:	4699      	mov	r9, r3
 800ecc8:	6863      	ldr	r3, [r4, #4]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	f340 8093 	ble.w	800edf6 <__ssvfiscanf_r+0x1a2>
 800ecd0:	6822      	ldr	r2, [r4, #0]
 800ecd2:	7813      	ldrb	r3, [r2, #0]
 800ecd4:	454b      	cmp	r3, r9
 800ecd6:	f040 812c 	bne.w	800ef32 <__ssvfiscanf_r+0x2de>
 800ecda:	6863      	ldr	r3, [r4, #4]
 800ecdc:	3b01      	subs	r3, #1
 800ecde:	6063      	str	r3, [r4, #4]
 800ece0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800ece2:	3201      	adds	r2, #1
 800ece4:	3301      	adds	r3, #1
 800ece6:	6022      	str	r2, [r4, #0]
 800ece8:	9345      	str	r3, [sp, #276]	@ 0x114
 800ecea:	e7d8      	b.n	800ec9e <__ssvfiscanf_r+0x4a>
 800ecec:	9141      	str	r1, [sp, #260]	@ 0x104
 800ecee:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ecf0:	7853      	ldrb	r3, [r2, #1]
 800ecf2:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecf4:	bf02      	ittt	eq
 800ecf6:	2310      	moveq	r3, #16
 800ecf8:	1c95      	addeq	r5, r2, #2
 800ecfa:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ecfc:	220a      	movs	r2, #10
 800ecfe:	46a9      	mov	r9, r5
 800ed00:	f819 1b01 	ldrb.w	r1, [r9], #1
 800ed04:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ed08:	2b09      	cmp	r3, #9
 800ed0a:	d91e      	bls.n	800ed4a <__ssvfiscanf_r+0xf6>
 800ed0c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800ef08 <__ssvfiscanf_r+0x2b4>
 800ed10:	2203      	movs	r2, #3
 800ed12:	4650      	mov	r0, sl
 800ed14:	f7f1 fa64 	bl	80001e0 <memchr>
 800ed18:	b138      	cbz	r0, 800ed2a <__ssvfiscanf_r+0xd6>
 800ed1a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ed1c:	eba0 000a 	sub.w	r0, r0, sl
 800ed20:	2301      	movs	r3, #1
 800ed22:	4083      	lsls	r3, r0
 800ed24:	4313      	orrs	r3, r2
 800ed26:	9341      	str	r3, [sp, #260]	@ 0x104
 800ed28:	464d      	mov	r5, r9
 800ed2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ed2e:	2b78      	cmp	r3, #120	@ 0x78
 800ed30:	d806      	bhi.n	800ed40 <__ssvfiscanf_r+0xec>
 800ed32:	2b57      	cmp	r3, #87	@ 0x57
 800ed34:	d810      	bhi.n	800ed58 <__ssvfiscanf_r+0x104>
 800ed36:	2b25      	cmp	r3, #37	@ 0x25
 800ed38:	d0c5      	beq.n	800ecc6 <__ssvfiscanf_r+0x72>
 800ed3a:	d857      	bhi.n	800edec <__ssvfiscanf_r+0x198>
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d065      	beq.n	800ee0c <__ssvfiscanf_r+0x1b8>
 800ed40:	2303      	movs	r3, #3
 800ed42:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ed44:	230a      	movs	r3, #10
 800ed46:	9342      	str	r3, [sp, #264]	@ 0x108
 800ed48:	e078      	b.n	800ee3c <__ssvfiscanf_r+0x1e8>
 800ed4a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ed4c:	fb02 1103 	mla	r1, r2, r3, r1
 800ed50:	3930      	subs	r1, #48	@ 0x30
 800ed52:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ed54:	464d      	mov	r5, r9
 800ed56:	e7d2      	b.n	800ecfe <__ssvfiscanf_r+0xaa>
 800ed58:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ed5c:	2a20      	cmp	r2, #32
 800ed5e:	d8ef      	bhi.n	800ed40 <__ssvfiscanf_r+0xec>
 800ed60:	a101      	add	r1, pc, #4	@ (adr r1, 800ed68 <__ssvfiscanf_r+0x114>)
 800ed62:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ed66:	bf00      	nop
 800ed68:	0800ee1b 	.word	0x0800ee1b
 800ed6c:	0800ed41 	.word	0x0800ed41
 800ed70:	0800ed41 	.word	0x0800ed41
 800ed74:	0800ee75 	.word	0x0800ee75
 800ed78:	0800ed41 	.word	0x0800ed41
 800ed7c:	0800ed41 	.word	0x0800ed41
 800ed80:	0800ed41 	.word	0x0800ed41
 800ed84:	0800ed41 	.word	0x0800ed41
 800ed88:	0800ed41 	.word	0x0800ed41
 800ed8c:	0800ed41 	.word	0x0800ed41
 800ed90:	0800ed41 	.word	0x0800ed41
 800ed94:	0800ee8b 	.word	0x0800ee8b
 800ed98:	0800ee71 	.word	0x0800ee71
 800ed9c:	0800edf3 	.word	0x0800edf3
 800eda0:	0800edf3 	.word	0x0800edf3
 800eda4:	0800edf3 	.word	0x0800edf3
 800eda8:	0800ed41 	.word	0x0800ed41
 800edac:	0800ee2d 	.word	0x0800ee2d
 800edb0:	0800ed41 	.word	0x0800ed41
 800edb4:	0800ed41 	.word	0x0800ed41
 800edb8:	0800ed41 	.word	0x0800ed41
 800edbc:	0800ed41 	.word	0x0800ed41
 800edc0:	0800ee9b 	.word	0x0800ee9b
 800edc4:	0800ee35 	.word	0x0800ee35
 800edc8:	0800ee13 	.word	0x0800ee13
 800edcc:	0800ed41 	.word	0x0800ed41
 800edd0:	0800ed41 	.word	0x0800ed41
 800edd4:	0800ee97 	.word	0x0800ee97
 800edd8:	0800ed41 	.word	0x0800ed41
 800eddc:	0800ee71 	.word	0x0800ee71
 800ede0:	0800ed41 	.word	0x0800ed41
 800ede4:	0800ed41 	.word	0x0800ed41
 800ede8:	0800ee1b 	.word	0x0800ee1b
 800edec:	3b45      	subs	r3, #69	@ 0x45
 800edee:	2b02      	cmp	r3, #2
 800edf0:	d8a6      	bhi.n	800ed40 <__ssvfiscanf_r+0xec>
 800edf2:	2305      	movs	r3, #5
 800edf4:	e021      	b.n	800ee3a <__ssvfiscanf_r+0x1e6>
 800edf6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800edf8:	4621      	mov	r1, r4
 800edfa:	4630      	mov	r0, r6
 800edfc:	4798      	blx	r3
 800edfe:	2800      	cmp	r0, #0
 800ee00:	f43f af66 	beq.w	800ecd0 <__ssvfiscanf_r+0x7c>
 800ee04:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ee06:	2800      	cmp	r0, #0
 800ee08:	f040 808b 	bne.w	800ef22 <__ssvfiscanf_r+0x2ce>
 800ee0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee10:	e08b      	b.n	800ef2a <__ssvfiscanf_r+0x2d6>
 800ee12:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ee14:	f042 0220 	orr.w	r2, r2, #32
 800ee18:	9241      	str	r2, [sp, #260]	@ 0x104
 800ee1a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ee1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ee20:	9241      	str	r2, [sp, #260]	@ 0x104
 800ee22:	2210      	movs	r2, #16
 800ee24:	2b6e      	cmp	r3, #110	@ 0x6e
 800ee26:	9242      	str	r2, [sp, #264]	@ 0x108
 800ee28:	d902      	bls.n	800ee30 <__ssvfiscanf_r+0x1dc>
 800ee2a:	e005      	b.n	800ee38 <__ssvfiscanf_r+0x1e4>
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ee30:	2303      	movs	r3, #3
 800ee32:	e002      	b.n	800ee3a <__ssvfiscanf_r+0x1e6>
 800ee34:	2308      	movs	r3, #8
 800ee36:	9342      	str	r3, [sp, #264]	@ 0x108
 800ee38:	2304      	movs	r3, #4
 800ee3a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ee3c:	6863      	ldr	r3, [r4, #4]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	dd39      	ble.n	800eeb6 <__ssvfiscanf_r+0x262>
 800ee42:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ee44:	0659      	lsls	r1, r3, #25
 800ee46:	d404      	bmi.n	800ee52 <__ssvfiscanf_r+0x1fe>
 800ee48:	6823      	ldr	r3, [r4, #0]
 800ee4a:	781a      	ldrb	r2, [r3, #0]
 800ee4c:	5cba      	ldrb	r2, [r7, r2]
 800ee4e:	0712      	lsls	r2, r2, #28
 800ee50:	d438      	bmi.n	800eec4 <__ssvfiscanf_r+0x270>
 800ee52:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800ee54:	2b02      	cmp	r3, #2
 800ee56:	dc47      	bgt.n	800eee8 <__ssvfiscanf_r+0x294>
 800ee58:	466b      	mov	r3, sp
 800ee5a:	4622      	mov	r2, r4
 800ee5c:	a941      	add	r1, sp, #260	@ 0x104
 800ee5e:	4630      	mov	r0, r6
 800ee60:	f000 f9ae 	bl	800f1c0 <_scanf_chars>
 800ee64:	2801      	cmp	r0, #1
 800ee66:	d064      	beq.n	800ef32 <__ssvfiscanf_r+0x2de>
 800ee68:	2802      	cmp	r0, #2
 800ee6a:	f47f af18 	bne.w	800ec9e <__ssvfiscanf_r+0x4a>
 800ee6e:	e7c9      	b.n	800ee04 <__ssvfiscanf_r+0x1b0>
 800ee70:	220a      	movs	r2, #10
 800ee72:	e7d7      	b.n	800ee24 <__ssvfiscanf_r+0x1d0>
 800ee74:	4629      	mov	r1, r5
 800ee76:	4640      	mov	r0, r8
 800ee78:	f000 fbfe 	bl	800f678 <__sccl>
 800ee7c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ee7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee82:	9341      	str	r3, [sp, #260]	@ 0x104
 800ee84:	4605      	mov	r5, r0
 800ee86:	2301      	movs	r3, #1
 800ee88:	e7d7      	b.n	800ee3a <__ssvfiscanf_r+0x1e6>
 800ee8a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ee8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee90:	9341      	str	r3, [sp, #260]	@ 0x104
 800ee92:	2300      	movs	r3, #0
 800ee94:	e7d1      	b.n	800ee3a <__ssvfiscanf_r+0x1e6>
 800ee96:	2302      	movs	r3, #2
 800ee98:	e7cf      	b.n	800ee3a <__ssvfiscanf_r+0x1e6>
 800ee9a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ee9c:	06c3      	lsls	r3, r0, #27
 800ee9e:	f53f aefe 	bmi.w	800ec9e <__ssvfiscanf_r+0x4a>
 800eea2:	9b00      	ldr	r3, [sp, #0]
 800eea4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eea6:	1d19      	adds	r1, r3, #4
 800eea8:	9100      	str	r1, [sp, #0]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	07c0      	lsls	r0, r0, #31
 800eeae:	bf4c      	ite	mi
 800eeb0:	801a      	strhmi	r2, [r3, #0]
 800eeb2:	601a      	strpl	r2, [r3, #0]
 800eeb4:	e6f3      	b.n	800ec9e <__ssvfiscanf_r+0x4a>
 800eeb6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eeb8:	4621      	mov	r1, r4
 800eeba:	4630      	mov	r0, r6
 800eebc:	4798      	blx	r3
 800eebe:	2800      	cmp	r0, #0
 800eec0:	d0bf      	beq.n	800ee42 <__ssvfiscanf_r+0x1ee>
 800eec2:	e79f      	b.n	800ee04 <__ssvfiscanf_r+0x1b0>
 800eec4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eec6:	3201      	adds	r2, #1
 800eec8:	9245      	str	r2, [sp, #276]	@ 0x114
 800eeca:	6862      	ldr	r2, [r4, #4]
 800eecc:	3a01      	subs	r2, #1
 800eece:	2a00      	cmp	r2, #0
 800eed0:	6062      	str	r2, [r4, #4]
 800eed2:	dd02      	ble.n	800eeda <__ssvfiscanf_r+0x286>
 800eed4:	3301      	adds	r3, #1
 800eed6:	6023      	str	r3, [r4, #0]
 800eed8:	e7b6      	b.n	800ee48 <__ssvfiscanf_r+0x1f4>
 800eeda:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eedc:	4621      	mov	r1, r4
 800eede:	4630      	mov	r0, r6
 800eee0:	4798      	blx	r3
 800eee2:	2800      	cmp	r0, #0
 800eee4:	d0b0      	beq.n	800ee48 <__ssvfiscanf_r+0x1f4>
 800eee6:	e78d      	b.n	800ee04 <__ssvfiscanf_r+0x1b0>
 800eee8:	2b04      	cmp	r3, #4
 800eeea:	dc0f      	bgt.n	800ef0c <__ssvfiscanf_r+0x2b8>
 800eeec:	466b      	mov	r3, sp
 800eeee:	4622      	mov	r2, r4
 800eef0:	a941      	add	r1, sp, #260	@ 0x104
 800eef2:	4630      	mov	r0, r6
 800eef4:	f000 f9be 	bl	800f274 <_scanf_i>
 800eef8:	e7b4      	b.n	800ee64 <__ssvfiscanf_r+0x210>
 800eefa:	bf00      	nop
 800eefc:	0800eba5 	.word	0x0800eba5
 800ef00:	0800ec1b 	.word	0x0800ec1b
 800ef04:	08010d19 	.word	0x08010d19
 800ef08:	08010e1f 	.word	0x08010e1f
 800ef0c:	4b0a      	ldr	r3, [pc, #40]	@ (800ef38 <__ssvfiscanf_r+0x2e4>)
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	f43f aec5 	beq.w	800ec9e <__ssvfiscanf_r+0x4a>
 800ef14:	466b      	mov	r3, sp
 800ef16:	4622      	mov	r2, r4
 800ef18:	a941      	add	r1, sp, #260	@ 0x104
 800ef1a:	4630      	mov	r0, r6
 800ef1c:	f7fd f84e 	bl	800bfbc <_scanf_float>
 800ef20:	e7a0      	b.n	800ee64 <__ssvfiscanf_r+0x210>
 800ef22:	89a3      	ldrh	r3, [r4, #12]
 800ef24:	065b      	lsls	r3, r3, #25
 800ef26:	f53f af71 	bmi.w	800ee0c <__ssvfiscanf_r+0x1b8>
 800ef2a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800ef2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef32:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ef34:	e7f9      	b.n	800ef2a <__ssvfiscanf_r+0x2d6>
 800ef36:	bf00      	nop
 800ef38:	0800bfbd 	.word	0x0800bfbd

0800ef3c <__sfputc_r>:
 800ef3c:	6893      	ldr	r3, [r2, #8]
 800ef3e:	3b01      	subs	r3, #1
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	b410      	push	{r4}
 800ef44:	6093      	str	r3, [r2, #8]
 800ef46:	da08      	bge.n	800ef5a <__sfputc_r+0x1e>
 800ef48:	6994      	ldr	r4, [r2, #24]
 800ef4a:	42a3      	cmp	r3, r4
 800ef4c:	db01      	blt.n	800ef52 <__sfputc_r+0x16>
 800ef4e:	290a      	cmp	r1, #10
 800ef50:	d103      	bne.n	800ef5a <__sfputc_r+0x1e>
 800ef52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef56:	f7fd bb96 	b.w	800c686 <__swbuf_r>
 800ef5a:	6813      	ldr	r3, [r2, #0]
 800ef5c:	1c58      	adds	r0, r3, #1
 800ef5e:	6010      	str	r0, [r2, #0]
 800ef60:	7019      	strb	r1, [r3, #0]
 800ef62:	4608      	mov	r0, r1
 800ef64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef68:	4770      	bx	lr

0800ef6a <__sfputs_r>:
 800ef6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef6c:	4606      	mov	r6, r0
 800ef6e:	460f      	mov	r7, r1
 800ef70:	4614      	mov	r4, r2
 800ef72:	18d5      	adds	r5, r2, r3
 800ef74:	42ac      	cmp	r4, r5
 800ef76:	d101      	bne.n	800ef7c <__sfputs_r+0x12>
 800ef78:	2000      	movs	r0, #0
 800ef7a:	e007      	b.n	800ef8c <__sfputs_r+0x22>
 800ef7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef80:	463a      	mov	r2, r7
 800ef82:	4630      	mov	r0, r6
 800ef84:	f7ff ffda 	bl	800ef3c <__sfputc_r>
 800ef88:	1c43      	adds	r3, r0, #1
 800ef8a:	d1f3      	bne.n	800ef74 <__sfputs_r+0xa>
 800ef8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef90 <_vfiprintf_r>:
 800ef90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef94:	460d      	mov	r5, r1
 800ef96:	b09d      	sub	sp, #116	@ 0x74
 800ef98:	4614      	mov	r4, r2
 800ef9a:	4698      	mov	r8, r3
 800ef9c:	4606      	mov	r6, r0
 800ef9e:	b118      	cbz	r0, 800efa8 <_vfiprintf_r+0x18>
 800efa0:	6a03      	ldr	r3, [r0, #32]
 800efa2:	b90b      	cbnz	r3, 800efa8 <_vfiprintf_r+0x18>
 800efa4:	f7fd faaa 	bl	800c4fc <__sinit>
 800efa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efaa:	07d9      	lsls	r1, r3, #31
 800efac:	d405      	bmi.n	800efba <_vfiprintf_r+0x2a>
 800efae:	89ab      	ldrh	r3, [r5, #12]
 800efb0:	059a      	lsls	r2, r3, #22
 800efb2:	d402      	bmi.n	800efba <_vfiprintf_r+0x2a>
 800efb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efb6:	f7fd fcaa 	bl	800c90e <__retarget_lock_acquire_recursive>
 800efba:	89ab      	ldrh	r3, [r5, #12]
 800efbc:	071b      	lsls	r3, r3, #28
 800efbe:	d501      	bpl.n	800efc4 <_vfiprintf_r+0x34>
 800efc0:	692b      	ldr	r3, [r5, #16]
 800efc2:	b99b      	cbnz	r3, 800efec <_vfiprintf_r+0x5c>
 800efc4:	4629      	mov	r1, r5
 800efc6:	4630      	mov	r0, r6
 800efc8:	f7fd fb9c 	bl	800c704 <__swsetup_r>
 800efcc:	b170      	cbz	r0, 800efec <_vfiprintf_r+0x5c>
 800efce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efd0:	07dc      	lsls	r4, r3, #31
 800efd2:	d504      	bpl.n	800efde <_vfiprintf_r+0x4e>
 800efd4:	f04f 30ff 	mov.w	r0, #4294967295
 800efd8:	b01d      	add	sp, #116	@ 0x74
 800efda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efde:	89ab      	ldrh	r3, [r5, #12]
 800efe0:	0598      	lsls	r0, r3, #22
 800efe2:	d4f7      	bmi.n	800efd4 <_vfiprintf_r+0x44>
 800efe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efe6:	f7fd fc93 	bl	800c910 <__retarget_lock_release_recursive>
 800efea:	e7f3      	b.n	800efd4 <_vfiprintf_r+0x44>
 800efec:	2300      	movs	r3, #0
 800efee:	9309      	str	r3, [sp, #36]	@ 0x24
 800eff0:	2320      	movs	r3, #32
 800eff2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eff6:	f8cd 800c 	str.w	r8, [sp, #12]
 800effa:	2330      	movs	r3, #48	@ 0x30
 800effc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f1ac <_vfiprintf_r+0x21c>
 800f000:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f004:	f04f 0901 	mov.w	r9, #1
 800f008:	4623      	mov	r3, r4
 800f00a:	469a      	mov	sl, r3
 800f00c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f010:	b10a      	cbz	r2, 800f016 <_vfiprintf_r+0x86>
 800f012:	2a25      	cmp	r2, #37	@ 0x25
 800f014:	d1f9      	bne.n	800f00a <_vfiprintf_r+0x7a>
 800f016:	ebba 0b04 	subs.w	fp, sl, r4
 800f01a:	d00b      	beq.n	800f034 <_vfiprintf_r+0xa4>
 800f01c:	465b      	mov	r3, fp
 800f01e:	4622      	mov	r2, r4
 800f020:	4629      	mov	r1, r5
 800f022:	4630      	mov	r0, r6
 800f024:	f7ff ffa1 	bl	800ef6a <__sfputs_r>
 800f028:	3001      	adds	r0, #1
 800f02a:	f000 80a7 	beq.w	800f17c <_vfiprintf_r+0x1ec>
 800f02e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f030:	445a      	add	r2, fp
 800f032:	9209      	str	r2, [sp, #36]	@ 0x24
 800f034:	f89a 3000 	ldrb.w	r3, [sl]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	f000 809f 	beq.w	800f17c <_vfiprintf_r+0x1ec>
 800f03e:	2300      	movs	r3, #0
 800f040:	f04f 32ff 	mov.w	r2, #4294967295
 800f044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f048:	f10a 0a01 	add.w	sl, sl, #1
 800f04c:	9304      	str	r3, [sp, #16]
 800f04e:	9307      	str	r3, [sp, #28]
 800f050:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f054:	931a      	str	r3, [sp, #104]	@ 0x68
 800f056:	4654      	mov	r4, sl
 800f058:	2205      	movs	r2, #5
 800f05a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f05e:	4853      	ldr	r0, [pc, #332]	@ (800f1ac <_vfiprintf_r+0x21c>)
 800f060:	f7f1 f8be 	bl	80001e0 <memchr>
 800f064:	9a04      	ldr	r2, [sp, #16]
 800f066:	b9d8      	cbnz	r0, 800f0a0 <_vfiprintf_r+0x110>
 800f068:	06d1      	lsls	r1, r2, #27
 800f06a:	bf44      	itt	mi
 800f06c:	2320      	movmi	r3, #32
 800f06e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f072:	0713      	lsls	r3, r2, #28
 800f074:	bf44      	itt	mi
 800f076:	232b      	movmi	r3, #43	@ 0x2b
 800f078:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f07c:	f89a 3000 	ldrb.w	r3, [sl]
 800f080:	2b2a      	cmp	r3, #42	@ 0x2a
 800f082:	d015      	beq.n	800f0b0 <_vfiprintf_r+0x120>
 800f084:	9a07      	ldr	r2, [sp, #28]
 800f086:	4654      	mov	r4, sl
 800f088:	2000      	movs	r0, #0
 800f08a:	f04f 0c0a 	mov.w	ip, #10
 800f08e:	4621      	mov	r1, r4
 800f090:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f094:	3b30      	subs	r3, #48	@ 0x30
 800f096:	2b09      	cmp	r3, #9
 800f098:	d94b      	bls.n	800f132 <_vfiprintf_r+0x1a2>
 800f09a:	b1b0      	cbz	r0, 800f0ca <_vfiprintf_r+0x13a>
 800f09c:	9207      	str	r2, [sp, #28]
 800f09e:	e014      	b.n	800f0ca <_vfiprintf_r+0x13a>
 800f0a0:	eba0 0308 	sub.w	r3, r0, r8
 800f0a4:	fa09 f303 	lsl.w	r3, r9, r3
 800f0a8:	4313      	orrs	r3, r2
 800f0aa:	9304      	str	r3, [sp, #16]
 800f0ac:	46a2      	mov	sl, r4
 800f0ae:	e7d2      	b.n	800f056 <_vfiprintf_r+0xc6>
 800f0b0:	9b03      	ldr	r3, [sp, #12]
 800f0b2:	1d19      	adds	r1, r3, #4
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	9103      	str	r1, [sp, #12]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	bfbb      	ittet	lt
 800f0bc:	425b      	neglt	r3, r3
 800f0be:	f042 0202 	orrlt.w	r2, r2, #2
 800f0c2:	9307      	strge	r3, [sp, #28]
 800f0c4:	9307      	strlt	r3, [sp, #28]
 800f0c6:	bfb8      	it	lt
 800f0c8:	9204      	strlt	r2, [sp, #16]
 800f0ca:	7823      	ldrb	r3, [r4, #0]
 800f0cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0ce:	d10a      	bne.n	800f0e6 <_vfiprintf_r+0x156>
 800f0d0:	7863      	ldrb	r3, [r4, #1]
 800f0d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0d4:	d132      	bne.n	800f13c <_vfiprintf_r+0x1ac>
 800f0d6:	9b03      	ldr	r3, [sp, #12]
 800f0d8:	1d1a      	adds	r2, r3, #4
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	9203      	str	r2, [sp, #12]
 800f0de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0e2:	3402      	adds	r4, #2
 800f0e4:	9305      	str	r3, [sp, #20]
 800f0e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f1bc <_vfiprintf_r+0x22c>
 800f0ea:	7821      	ldrb	r1, [r4, #0]
 800f0ec:	2203      	movs	r2, #3
 800f0ee:	4650      	mov	r0, sl
 800f0f0:	f7f1 f876 	bl	80001e0 <memchr>
 800f0f4:	b138      	cbz	r0, 800f106 <_vfiprintf_r+0x176>
 800f0f6:	9b04      	ldr	r3, [sp, #16]
 800f0f8:	eba0 000a 	sub.w	r0, r0, sl
 800f0fc:	2240      	movs	r2, #64	@ 0x40
 800f0fe:	4082      	lsls	r2, r0
 800f100:	4313      	orrs	r3, r2
 800f102:	3401      	adds	r4, #1
 800f104:	9304      	str	r3, [sp, #16]
 800f106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f10a:	4829      	ldr	r0, [pc, #164]	@ (800f1b0 <_vfiprintf_r+0x220>)
 800f10c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f110:	2206      	movs	r2, #6
 800f112:	f7f1 f865 	bl	80001e0 <memchr>
 800f116:	2800      	cmp	r0, #0
 800f118:	d03f      	beq.n	800f19a <_vfiprintf_r+0x20a>
 800f11a:	4b26      	ldr	r3, [pc, #152]	@ (800f1b4 <_vfiprintf_r+0x224>)
 800f11c:	bb1b      	cbnz	r3, 800f166 <_vfiprintf_r+0x1d6>
 800f11e:	9b03      	ldr	r3, [sp, #12]
 800f120:	3307      	adds	r3, #7
 800f122:	f023 0307 	bic.w	r3, r3, #7
 800f126:	3308      	adds	r3, #8
 800f128:	9303      	str	r3, [sp, #12]
 800f12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f12c:	443b      	add	r3, r7
 800f12e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f130:	e76a      	b.n	800f008 <_vfiprintf_r+0x78>
 800f132:	fb0c 3202 	mla	r2, ip, r2, r3
 800f136:	460c      	mov	r4, r1
 800f138:	2001      	movs	r0, #1
 800f13a:	e7a8      	b.n	800f08e <_vfiprintf_r+0xfe>
 800f13c:	2300      	movs	r3, #0
 800f13e:	3401      	adds	r4, #1
 800f140:	9305      	str	r3, [sp, #20]
 800f142:	4619      	mov	r1, r3
 800f144:	f04f 0c0a 	mov.w	ip, #10
 800f148:	4620      	mov	r0, r4
 800f14a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f14e:	3a30      	subs	r2, #48	@ 0x30
 800f150:	2a09      	cmp	r2, #9
 800f152:	d903      	bls.n	800f15c <_vfiprintf_r+0x1cc>
 800f154:	2b00      	cmp	r3, #0
 800f156:	d0c6      	beq.n	800f0e6 <_vfiprintf_r+0x156>
 800f158:	9105      	str	r1, [sp, #20]
 800f15a:	e7c4      	b.n	800f0e6 <_vfiprintf_r+0x156>
 800f15c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f160:	4604      	mov	r4, r0
 800f162:	2301      	movs	r3, #1
 800f164:	e7f0      	b.n	800f148 <_vfiprintf_r+0x1b8>
 800f166:	ab03      	add	r3, sp, #12
 800f168:	9300      	str	r3, [sp, #0]
 800f16a:	462a      	mov	r2, r5
 800f16c:	4b12      	ldr	r3, [pc, #72]	@ (800f1b8 <_vfiprintf_r+0x228>)
 800f16e:	a904      	add	r1, sp, #16
 800f170:	4630      	mov	r0, r6
 800f172:	f7fc fb6b 	bl	800b84c <_printf_float>
 800f176:	4607      	mov	r7, r0
 800f178:	1c78      	adds	r0, r7, #1
 800f17a:	d1d6      	bne.n	800f12a <_vfiprintf_r+0x19a>
 800f17c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f17e:	07d9      	lsls	r1, r3, #31
 800f180:	d405      	bmi.n	800f18e <_vfiprintf_r+0x1fe>
 800f182:	89ab      	ldrh	r3, [r5, #12]
 800f184:	059a      	lsls	r2, r3, #22
 800f186:	d402      	bmi.n	800f18e <_vfiprintf_r+0x1fe>
 800f188:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f18a:	f7fd fbc1 	bl	800c910 <__retarget_lock_release_recursive>
 800f18e:	89ab      	ldrh	r3, [r5, #12]
 800f190:	065b      	lsls	r3, r3, #25
 800f192:	f53f af1f 	bmi.w	800efd4 <_vfiprintf_r+0x44>
 800f196:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f198:	e71e      	b.n	800efd8 <_vfiprintf_r+0x48>
 800f19a:	ab03      	add	r3, sp, #12
 800f19c:	9300      	str	r3, [sp, #0]
 800f19e:	462a      	mov	r2, r5
 800f1a0:	4b05      	ldr	r3, [pc, #20]	@ (800f1b8 <_vfiprintf_r+0x228>)
 800f1a2:	a904      	add	r1, sp, #16
 800f1a4:	4630      	mov	r0, r6
 800f1a6:	f7fc fde9 	bl	800bd7c <_printf_i>
 800f1aa:	e7e4      	b.n	800f176 <_vfiprintf_r+0x1e6>
 800f1ac:	08010e19 	.word	0x08010e19
 800f1b0:	08010e23 	.word	0x08010e23
 800f1b4:	0800b84d 	.word	0x0800b84d
 800f1b8:	0800ef6b 	.word	0x0800ef6b
 800f1bc:	08010e1f 	.word	0x08010e1f

0800f1c0 <_scanf_chars>:
 800f1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1c4:	4615      	mov	r5, r2
 800f1c6:	688a      	ldr	r2, [r1, #8]
 800f1c8:	4680      	mov	r8, r0
 800f1ca:	460c      	mov	r4, r1
 800f1cc:	b932      	cbnz	r2, 800f1dc <_scanf_chars+0x1c>
 800f1ce:	698a      	ldr	r2, [r1, #24]
 800f1d0:	2a00      	cmp	r2, #0
 800f1d2:	bf14      	ite	ne
 800f1d4:	f04f 32ff 	movne.w	r2, #4294967295
 800f1d8:	2201      	moveq	r2, #1
 800f1da:	608a      	str	r2, [r1, #8]
 800f1dc:	6822      	ldr	r2, [r4, #0]
 800f1de:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800f270 <_scanf_chars+0xb0>
 800f1e2:	06d1      	lsls	r1, r2, #27
 800f1e4:	bf5f      	itttt	pl
 800f1e6:	681a      	ldrpl	r2, [r3, #0]
 800f1e8:	1d11      	addpl	r1, r2, #4
 800f1ea:	6019      	strpl	r1, [r3, #0]
 800f1ec:	6816      	ldrpl	r6, [r2, #0]
 800f1ee:	2700      	movs	r7, #0
 800f1f0:	69a0      	ldr	r0, [r4, #24]
 800f1f2:	b188      	cbz	r0, 800f218 <_scanf_chars+0x58>
 800f1f4:	2801      	cmp	r0, #1
 800f1f6:	d107      	bne.n	800f208 <_scanf_chars+0x48>
 800f1f8:	682b      	ldr	r3, [r5, #0]
 800f1fa:	781a      	ldrb	r2, [r3, #0]
 800f1fc:	6963      	ldr	r3, [r4, #20]
 800f1fe:	5c9b      	ldrb	r3, [r3, r2]
 800f200:	b953      	cbnz	r3, 800f218 <_scanf_chars+0x58>
 800f202:	2f00      	cmp	r7, #0
 800f204:	d031      	beq.n	800f26a <_scanf_chars+0xaa>
 800f206:	e022      	b.n	800f24e <_scanf_chars+0x8e>
 800f208:	2802      	cmp	r0, #2
 800f20a:	d120      	bne.n	800f24e <_scanf_chars+0x8e>
 800f20c:	682b      	ldr	r3, [r5, #0]
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	f819 3003 	ldrb.w	r3, [r9, r3]
 800f214:	071b      	lsls	r3, r3, #28
 800f216:	d41a      	bmi.n	800f24e <_scanf_chars+0x8e>
 800f218:	6823      	ldr	r3, [r4, #0]
 800f21a:	06da      	lsls	r2, r3, #27
 800f21c:	bf5e      	ittt	pl
 800f21e:	682b      	ldrpl	r3, [r5, #0]
 800f220:	781b      	ldrbpl	r3, [r3, #0]
 800f222:	f806 3b01 	strbpl.w	r3, [r6], #1
 800f226:	682a      	ldr	r2, [r5, #0]
 800f228:	686b      	ldr	r3, [r5, #4]
 800f22a:	3201      	adds	r2, #1
 800f22c:	602a      	str	r2, [r5, #0]
 800f22e:	68a2      	ldr	r2, [r4, #8]
 800f230:	3b01      	subs	r3, #1
 800f232:	3a01      	subs	r2, #1
 800f234:	606b      	str	r3, [r5, #4]
 800f236:	3701      	adds	r7, #1
 800f238:	60a2      	str	r2, [r4, #8]
 800f23a:	b142      	cbz	r2, 800f24e <_scanf_chars+0x8e>
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	dcd7      	bgt.n	800f1f0 <_scanf_chars+0x30>
 800f240:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f244:	4629      	mov	r1, r5
 800f246:	4640      	mov	r0, r8
 800f248:	4798      	blx	r3
 800f24a:	2800      	cmp	r0, #0
 800f24c:	d0d0      	beq.n	800f1f0 <_scanf_chars+0x30>
 800f24e:	6823      	ldr	r3, [r4, #0]
 800f250:	f013 0310 	ands.w	r3, r3, #16
 800f254:	d105      	bne.n	800f262 <_scanf_chars+0xa2>
 800f256:	68e2      	ldr	r2, [r4, #12]
 800f258:	3201      	adds	r2, #1
 800f25a:	60e2      	str	r2, [r4, #12]
 800f25c:	69a2      	ldr	r2, [r4, #24]
 800f25e:	b102      	cbz	r2, 800f262 <_scanf_chars+0xa2>
 800f260:	7033      	strb	r3, [r6, #0]
 800f262:	6923      	ldr	r3, [r4, #16]
 800f264:	443b      	add	r3, r7
 800f266:	6123      	str	r3, [r4, #16]
 800f268:	2000      	movs	r0, #0
 800f26a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f26e:	bf00      	nop
 800f270:	08010d19 	.word	0x08010d19

0800f274 <_scanf_i>:
 800f274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f278:	4698      	mov	r8, r3
 800f27a:	4b74      	ldr	r3, [pc, #464]	@ (800f44c <_scanf_i+0x1d8>)
 800f27c:	460c      	mov	r4, r1
 800f27e:	4682      	mov	sl, r0
 800f280:	4616      	mov	r6, r2
 800f282:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f286:	b087      	sub	sp, #28
 800f288:	ab03      	add	r3, sp, #12
 800f28a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f28e:	4b70      	ldr	r3, [pc, #448]	@ (800f450 <_scanf_i+0x1dc>)
 800f290:	69a1      	ldr	r1, [r4, #24]
 800f292:	4a70      	ldr	r2, [pc, #448]	@ (800f454 <_scanf_i+0x1e0>)
 800f294:	2903      	cmp	r1, #3
 800f296:	bf08      	it	eq
 800f298:	461a      	moveq	r2, r3
 800f29a:	68a3      	ldr	r3, [r4, #8]
 800f29c:	9201      	str	r2, [sp, #4]
 800f29e:	1e5a      	subs	r2, r3, #1
 800f2a0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f2a4:	bf88      	it	hi
 800f2a6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f2aa:	4627      	mov	r7, r4
 800f2ac:	bf82      	ittt	hi
 800f2ae:	eb03 0905 	addhi.w	r9, r3, r5
 800f2b2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f2b6:	60a3      	strhi	r3, [r4, #8]
 800f2b8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800f2bc:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800f2c0:	bf98      	it	ls
 800f2c2:	f04f 0900 	movls.w	r9, #0
 800f2c6:	6023      	str	r3, [r4, #0]
 800f2c8:	463d      	mov	r5, r7
 800f2ca:	f04f 0b00 	mov.w	fp, #0
 800f2ce:	6831      	ldr	r1, [r6, #0]
 800f2d0:	ab03      	add	r3, sp, #12
 800f2d2:	7809      	ldrb	r1, [r1, #0]
 800f2d4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800f2d8:	2202      	movs	r2, #2
 800f2da:	f7f0 ff81 	bl	80001e0 <memchr>
 800f2de:	b328      	cbz	r0, 800f32c <_scanf_i+0xb8>
 800f2e0:	f1bb 0f01 	cmp.w	fp, #1
 800f2e4:	d159      	bne.n	800f39a <_scanf_i+0x126>
 800f2e6:	6862      	ldr	r2, [r4, #4]
 800f2e8:	b92a      	cbnz	r2, 800f2f6 <_scanf_i+0x82>
 800f2ea:	6822      	ldr	r2, [r4, #0]
 800f2ec:	2108      	movs	r1, #8
 800f2ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f2f2:	6061      	str	r1, [r4, #4]
 800f2f4:	6022      	str	r2, [r4, #0]
 800f2f6:	6822      	ldr	r2, [r4, #0]
 800f2f8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800f2fc:	6022      	str	r2, [r4, #0]
 800f2fe:	68a2      	ldr	r2, [r4, #8]
 800f300:	1e51      	subs	r1, r2, #1
 800f302:	60a1      	str	r1, [r4, #8]
 800f304:	b192      	cbz	r2, 800f32c <_scanf_i+0xb8>
 800f306:	6832      	ldr	r2, [r6, #0]
 800f308:	1c51      	adds	r1, r2, #1
 800f30a:	6031      	str	r1, [r6, #0]
 800f30c:	7812      	ldrb	r2, [r2, #0]
 800f30e:	f805 2b01 	strb.w	r2, [r5], #1
 800f312:	6872      	ldr	r2, [r6, #4]
 800f314:	3a01      	subs	r2, #1
 800f316:	2a00      	cmp	r2, #0
 800f318:	6072      	str	r2, [r6, #4]
 800f31a:	dc07      	bgt.n	800f32c <_scanf_i+0xb8>
 800f31c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800f320:	4631      	mov	r1, r6
 800f322:	4650      	mov	r0, sl
 800f324:	4790      	blx	r2
 800f326:	2800      	cmp	r0, #0
 800f328:	f040 8085 	bne.w	800f436 <_scanf_i+0x1c2>
 800f32c:	f10b 0b01 	add.w	fp, fp, #1
 800f330:	f1bb 0f03 	cmp.w	fp, #3
 800f334:	d1cb      	bne.n	800f2ce <_scanf_i+0x5a>
 800f336:	6863      	ldr	r3, [r4, #4]
 800f338:	b90b      	cbnz	r3, 800f33e <_scanf_i+0xca>
 800f33a:	230a      	movs	r3, #10
 800f33c:	6063      	str	r3, [r4, #4]
 800f33e:	6863      	ldr	r3, [r4, #4]
 800f340:	4945      	ldr	r1, [pc, #276]	@ (800f458 <_scanf_i+0x1e4>)
 800f342:	6960      	ldr	r0, [r4, #20]
 800f344:	1ac9      	subs	r1, r1, r3
 800f346:	f000 f997 	bl	800f678 <__sccl>
 800f34a:	f04f 0b00 	mov.w	fp, #0
 800f34e:	68a3      	ldr	r3, [r4, #8]
 800f350:	6822      	ldr	r2, [r4, #0]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d03d      	beq.n	800f3d2 <_scanf_i+0x15e>
 800f356:	6831      	ldr	r1, [r6, #0]
 800f358:	6960      	ldr	r0, [r4, #20]
 800f35a:	f891 c000 	ldrb.w	ip, [r1]
 800f35e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800f362:	2800      	cmp	r0, #0
 800f364:	d035      	beq.n	800f3d2 <_scanf_i+0x15e>
 800f366:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800f36a:	d124      	bne.n	800f3b6 <_scanf_i+0x142>
 800f36c:	0510      	lsls	r0, r2, #20
 800f36e:	d522      	bpl.n	800f3b6 <_scanf_i+0x142>
 800f370:	f10b 0b01 	add.w	fp, fp, #1
 800f374:	f1b9 0f00 	cmp.w	r9, #0
 800f378:	d003      	beq.n	800f382 <_scanf_i+0x10e>
 800f37a:	3301      	adds	r3, #1
 800f37c:	f109 39ff 	add.w	r9, r9, #4294967295
 800f380:	60a3      	str	r3, [r4, #8]
 800f382:	6873      	ldr	r3, [r6, #4]
 800f384:	3b01      	subs	r3, #1
 800f386:	2b00      	cmp	r3, #0
 800f388:	6073      	str	r3, [r6, #4]
 800f38a:	dd1b      	ble.n	800f3c4 <_scanf_i+0x150>
 800f38c:	6833      	ldr	r3, [r6, #0]
 800f38e:	3301      	adds	r3, #1
 800f390:	6033      	str	r3, [r6, #0]
 800f392:	68a3      	ldr	r3, [r4, #8]
 800f394:	3b01      	subs	r3, #1
 800f396:	60a3      	str	r3, [r4, #8]
 800f398:	e7d9      	b.n	800f34e <_scanf_i+0xda>
 800f39a:	f1bb 0f02 	cmp.w	fp, #2
 800f39e:	d1ae      	bne.n	800f2fe <_scanf_i+0x8a>
 800f3a0:	6822      	ldr	r2, [r4, #0]
 800f3a2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800f3a6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800f3aa:	d1bf      	bne.n	800f32c <_scanf_i+0xb8>
 800f3ac:	2110      	movs	r1, #16
 800f3ae:	6061      	str	r1, [r4, #4]
 800f3b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f3b4:	e7a2      	b.n	800f2fc <_scanf_i+0x88>
 800f3b6:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800f3ba:	6022      	str	r2, [r4, #0]
 800f3bc:	780b      	ldrb	r3, [r1, #0]
 800f3be:	f805 3b01 	strb.w	r3, [r5], #1
 800f3c2:	e7de      	b.n	800f382 <_scanf_i+0x10e>
 800f3c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f3c8:	4631      	mov	r1, r6
 800f3ca:	4650      	mov	r0, sl
 800f3cc:	4798      	blx	r3
 800f3ce:	2800      	cmp	r0, #0
 800f3d0:	d0df      	beq.n	800f392 <_scanf_i+0x11e>
 800f3d2:	6823      	ldr	r3, [r4, #0]
 800f3d4:	05d9      	lsls	r1, r3, #23
 800f3d6:	d50d      	bpl.n	800f3f4 <_scanf_i+0x180>
 800f3d8:	42bd      	cmp	r5, r7
 800f3da:	d909      	bls.n	800f3f0 <_scanf_i+0x17c>
 800f3dc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800f3e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f3e4:	4632      	mov	r2, r6
 800f3e6:	4650      	mov	r0, sl
 800f3e8:	4798      	blx	r3
 800f3ea:	f105 39ff 	add.w	r9, r5, #4294967295
 800f3ee:	464d      	mov	r5, r9
 800f3f0:	42bd      	cmp	r5, r7
 800f3f2:	d028      	beq.n	800f446 <_scanf_i+0x1d2>
 800f3f4:	6822      	ldr	r2, [r4, #0]
 800f3f6:	f012 0210 	ands.w	r2, r2, #16
 800f3fa:	d113      	bne.n	800f424 <_scanf_i+0x1b0>
 800f3fc:	702a      	strb	r2, [r5, #0]
 800f3fe:	6863      	ldr	r3, [r4, #4]
 800f400:	9e01      	ldr	r6, [sp, #4]
 800f402:	4639      	mov	r1, r7
 800f404:	4650      	mov	r0, sl
 800f406:	47b0      	blx	r6
 800f408:	f8d8 3000 	ldr.w	r3, [r8]
 800f40c:	6821      	ldr	r1, [r4, #0]
 800f40e:	1d1a      	adds	r2, r3, #4
 800f410:	f8c8 2000 	str.w	r2, [r8]
 800f414:	f011 0f20 	tst.w	r1, #32
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	d00f      	beq.n	800f43c <_scanf_i+0x1c8>
 800f41c:	6018      	str	r0, [r3, #0]
 800f41e:	68e3      	ldr	r3, [r4, #12]
 800f420:	3301      	adds	r3, #1
 800f422:	60e3      	str	r3, [r4, #12]
 800f424:	6923      	ldr	r3, [r4, #16]
 800f426:	1bed      	subs	r5, r5, r7
 800f428:	445d      	add	r5, fp
 800f42a:	442b      	add	r3, r5
 800f42c:	6123      	str	r3, [r4, #16]
 800f42e:	2000      	movs	r0, #0
 800f430:	b007      	add	sp, #28
 800f432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f436:	f04f 0b00 	mov.w	fp, #0
 800f43a:	e7ca      	b.n	800f3d2 <_scanf_i+0x15e>
 800f43c:	07ca      	lsls	r2, r1, #31
 800f43e:	bf4c      	ite	mi
 800f440:	8018      	strhmi	r0, [r3, #0]
 800f442:	6018      	strpl	r0, [r3, #0]
 800f444:	e7eb      	b.n	800f41e <_scanf_i+0x1aa>
 800f446:	2001      	movs	r0, #1
 800f448:	e7f2      	b.n	800f430 <_scanf_i+0x1bc>
 800f44a:	bf00      	nop
 800f44c:	080109f8 	.word	0x080109f8
 800f450:	0800e8d9 	.word	0x0800e8d9
 800f454:	0800f995 	.word	0x0800f995
 800f458:	08010e3a 	.word	0x08010e3a

0800f45c <__sflush_r>:
 800f45c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f464:	0716      	lsls	r6, r2, #28
 800f466:	4605      	mov	r5, r0
 800f468:	460c      	mov	r4, r1
 800f46a:	d454      	bmi.n	800f516 <__sflush_r+0xba>
 800f46c:	684b      	ldr	r3, [r1, #4]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	dc02      	bgt.n	800f478 <__sflush_r+0x1c>
 800f472:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f474:	2b00      	cmp	r3, #0
 800f476:	dd48      	ble.n	800f50a <__sflush_r+0xae>
 800f478:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f47a:	2e00      	cmp	r6, #0
 800f47c:	d045      	beq.n	800f50a <__sflush_r+0xae>
 800f47e:	2300      	movs	r3, #0
 800f480:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f484:	682f      	ldr	r7, [r5, #0]
 800f486:	6a21      	ldr	r1, [r4, #32]
 800f488:	602b      	str	r3, [r5, #0]
 800f48a:	d030      	beq.n	800f4ee <__sflush_r+0x92>
 800f48c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f48e:	89a3      	ldrh	r3, [r4, #12]
 800f490:	0759      	lsls	r1, r3, #29
 800f492:	d505      	bpl.n	800f4a0 <__sflush_r+0x44>
 800f494:	6863      	ldr	r3, [r4, #4]
 800f496:	1ad2      	subs	r2, r2, r3
 800f498:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f49a:	b10b      	cbz	r3, 800f4a0 <__sflush_r+0x44>
 800f49c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f49e:	1ad2      	subs	r2, r2, r3
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f4a4:	6a21      	ldr	r1, [r4, #32]
 800f4a6:	4628      	mov	r0, r5
 800f4a8:	47b0      	blx	r6
 800f4aa:	1c43      	adds	r3, r0, #1
 800f4ac:	89a3      	ldrh	r3, [r4, #12]
 800f4ae:	d106      	bne.n	800f4be <__sflush_r+0x62>
 800f4b0:	6829      	ldr	r1, [r5, #0]
 800f4b2:	291d      	cmp	r1, #29
 800f4b4:	d82b      	bhi.n	800f50e <__sflush_r+0xb2>
 800f4b6:	4a2a      	ldr	r2, [pc, #168]	@ (800f560 <__sflush_r+0x104>)
 800f4b8:	410a      	asrs	r2, r1
 800f4ba:	07d6      	lsls	r6, r2, #31
 800f4bc:	d427      	bmi.n	800f50e <__sflush_r+0xb2>
 800f4be:	2200      	movs	r2, #0
 800f4c0:	6062      	str	r2, [r4, #4]
 800f4c2:	04d9      	lsls	r1, r3, #19
 800f4c4:	6922      	ldr	r2, [r4, #16]
 800f4c6:	6022      	str	r2, [r4, #0]
 800f4c8:	d504      	bpl.n	800f4d4 <__sflush_r+0x78>
 800f4ca:	1c42      	adds	r2, r0, #1
 800f4cc:	d101      	bne.n	800f4d2 <__sflush_r+0x76>
 800f4ce:	682b      	ldr	r3, [r5, #0]
 800f4d0:	b903      	cbnz	r3, 800f4d4 <__sflush_r+0x78>
 800f4d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4d6:	602f      	str	r7, [r5, #0]
 800f4d8:	b1b9      	cbz	r1, 800f50a <__sflush_r+0xae>
 800f4da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4de:	4299      	cmp	r1, r3
 800f4e0:	d002      	beq.n	800f4e8 <__sflush_r+0x8c>
 800f4e2:	4628      	mov	r0, r5
 800f4e4:	f7fe f880 	bl	800d5e8 <_free_r>
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800f4ec:	e00d      	b.n	800f50a <__sflush_r+0xae>
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	4628      	mov	r0, r5
 800f4f2:	47b0      	blx	r6
 800f4f4:	4602      	mov	r2, r0
 800f4f6:	1c50      	adds	r0, r2, #1
 800f4f8:	d1c9      	bne.n	800f48e <__sflush_r+0x32>
 800f4fa:	682b      	ldr	r3, [r5, #0]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d0c6      	beq.n	800f48e <__sflush_r+0x32>
 800f500:	2b1d      	cmp	r3, #29
 800f502:	d001      	beq.n	800f508 <__sflush_r+0xac>
 800f504:	2b16      	cmp	r3, #22
 800f506:	d11e      	bne.n	800f546 <__sflush_r+0xea>
 800f508:	602f      	str	r7, [r5, #0]
 800f50a:	2000      	movs	r0, #0
 800f50c:	e022      	b.n	800f554 <__sflush_r+0xf8>
 800f50e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f512:	b21b      	sxth	r3, r3
 800f514:	e01b      	b.n	800f54e <__sflush_r+0xf2>
 800f516:	690f      	ldr	r7, [r1, #16]
 800f518:	2f00      	cmp	r7, #0
 800f51a:	d0f6      	beq.n	800f50a <__sflush_r+0xae>
 800f51c:	0793      	lsls	r3, r2, #30
 800f51e:	680e      	ldr	r6, [r1, #0]
 800f520:	bf08      	it	eq
 800f522:	694b      	ldreq	r3, [r1, #20]
 800f524:	600f      	str	r7, [r1, #0]
 800f526:	bf18      	it	ne
 800f528:	2300      	movne	r3, #0
 800f52a:	eba6 0807 	sub.w	r8, r6, r7
 800f52e:	608b      	str	r3, [r1, #8]
 800f530:	f1b8 0f00 	cmp.w	r8, #0
 800f534:	dde9      	ble.n	800f50a <__sflush_r+0xae>
 800f536:	6a21      	ldr	r1, [r4, #32]
 800f538:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f53a:	4643      	mov	r3, r8
 800f53c:	463a      	mov	r2, r7
 800f53e:	4628      	mov	r0, r5
 800f540:	47b0      	blx	r6
 800f542:	2800      	cmp	r0, #0
 800f544:	dc08      	bgt.n	800f558 <__sflush_r+0xfc>
 800f546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f54a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f54e:	81a3      	strh	r3, [r4, #12]
 800f550:	f04f 30ff 	mov.w	r0, #4294967295
 800f554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f558:	4407      	add	r7, r0
 800f55a:	eba8 0800 	sub.w	r8, r8, r0
 800f55e:	e7e7      	b.n	800f530 <__sflush_r+0xd4>
 800f560:	dfbffffe 	.word	0xdfbffffe

0800f564 <_fflush_r>:
 800f564:	b538      	push	{r3, r4, r5, lr}
 800f566:	690b      	ldr	r3, [r1, #16]
 800f568:	4605      	mov	r5, r0
 800f56a:	460c      	mov	r4, r1
 800f56c:	b913      	cbnz	r3, 800f574 <_fflush_r+0x10>
 800f56e:	2500      	movs	r5, #0
 800f570:	4628      	mov	r0, r5
 800f572:	bd38      	pop	{r3, r4, r5, pc}
 800f574:	b118      	cbz	r0, 800f57e <_fflush_r+0x1a>
 800f576:	6a03      	ldr	r3, [r0, #32]
 800f578:	b90b      	cbnz	r3, 800f57e <_fflush_r+0x1a>
 800f57a:	f7fc ffbf 	bl	800c4fc <__sinit>
 800f57e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d0f3      	beq.n	800f56e <_fflush_r+0xa>
 800f586:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f588:	07d0      	lsls	r0, r2, #31
 800f58a:	d404      	bmi.n	800f596 <_fflush_r+0x32>
 800f58c:	0599      	lsls	r1, r3, #22
 800f58e:	d402      	bmi.n	800f596 <_fflush_r+0x32>
 800f590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f592:	f7fd f9bc 	bl	800c90e <__retarget_lock_acquire_recursive>
 800f596:	4628      	mov	r0, r5
 800f598:	4621      	mov	r1, r4
 800f59a:	f7ff ff5f 	bl	800f45c <__sflush_r>
 800f59e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f5a0:	07da      	lsls	r2, r3, #31
 800f5a2:	4605      	mov	r5, r0
 800f5a4:	d4e4      	bmi.n	800f570 <_fflush_r+0xc>
 800f5a6:	89a3      	ldrh	r3, [r4, #12]
 800f5a8:	059b      	lsls	r3, r3, #22
 800f5aa:	d4e1      	bmi.n	800f570 <_fflush_r+0xc>
 800f5ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5ae:	f7fd f9af 	bl	800c910 <__retarget_lock_release_recursive>
 800f5b2:	e7dd      	b.n	800f570 <_fflush_r+0xc>

0800f5b4 <__swhatbuf_r>:
 800f5b4:	b570      	push	{r4, r5, r6, lr}
 800f5b6:	460c      	mov	r4, r1
 800f5b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5bc:	2900      	cmp	r1, #0
 800f5be:	b096      	sub	sp, #88	@ 0x58
 800f5c0:	4615      	mov	r5, r2
 800f5c2:	461e      	mov	r6, r3
 800f5c4:	da0d      	bge.n	800f5e2 <__swhatbuf_r+0x2e>
 800f5c6:	89a3      	ldrh	r3, [r4, #12]
 800f5c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f5cc:	f04f 0100 	mov.w	r1, #0
 800f5d0:	bf14      	ite	ne
 800f5d2:	2340      	movne	r3, #64	@ 0x40
 800f5d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f5d8:	2000      	movs	r0, #0
 800f5da:	6031      	str	r1, [r6, #0]
 800f5dc:	602b      	str	r3, [r5, #0]
 800f5de:	b016      	add	sp, #88	@ 0x58
 800f5e0:	bd70      	pop	{r4, r5, r6, pc}
 800f5e2:	466a      	mov	r2, sp
 800f5e4:	f000 f8d6 	bl	800f794 <_fstat_r>
 800f5e8:	2800      	cmp	r0, #0
 800f5ea:	dbec      	blt.n	800f5c6 <__swhatbuf_r+0x12>
 800f5ec:	9901      	ldr	r1, [sp, #4]
 800f5ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f5f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f5f6:	4259      	negs	r1, r3
 800f5f8:	4159      	adcs	r1, r3
 800f5fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f5fe:	e7eb      	b.n	800f5d8 <__swhatbuf_r+0x24>

0800f600 <__smakebuf_r>:
 800f600:	898b      	ldrh	r3, [r1, #12]
 800f602:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f604:	079d      	lsls	r5, r3, #30
 800f606:	4606      	mov	r6, r0
 800f608:	460c      	mov	r4, r1
 800f60a:	d507      	bpl.n	800f61c <__smakebuf_r+0x1c>
 800f60c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f610:	6023      	str	r3, [r4, #0]
 800f612:	6123      	str	r3, [r4, #16]
 800f614:	2301      	movs	r3, #1
 800f616:	6163      	str	r3, [r4, #20]
 800f618:	b003      	add	sp, #12
 800f61a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f61c:	ab01      	add	r3, sp, #4
 800f61e:	466a      	mov	r2, sp
 800f620:	f7ff ffc8 	bl	800f5b4 <__swhatbuf_r>
 800f624:	9f00      	ldr	r7, [sp, #0]
 800f626:	4605      	mov	r5, r0
 800f628:	4639      	mov	r1, r7
 800f62a:	4630      	mov	r0, r6
 800f62c:	f7fe fb8a 	bl	800dd44 <_malloc_r>
 800f630:	b948      	cbnz	r0, 800f646 <__smakebuf_r+0x46>
 800f632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f636:	059a      	lsls	r2, r3, #22
 800f638:	d4ee      	bmi.n	800f618 <__smakebuf_r+0x18>
 800f63a:	f023 0303 	bic.w	r3, r3, #3
 800f63e:	f043 0302 	orr.w	r3, r3, #2
 800f642:	81a3      	strh	r3, [r4, #12]
 800f644:	e7e2      	b.n	800f60c <__smakebuf_r+0xc>
 800f646:	89a3      	ldrh	r3, [r4, #12]
 800f648:	6020      	str	r0, [r4, #0]
 800f64a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f64e:	81a3      	strh	r3, [r4, #12]
 800f650:	9b01      	ldr	r3, [sp, #4]
 800f652:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f656:	b15b      	cbz	r3, 800f670 <__smakebuf_r+0x70>
 800f658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f65c:	4630      	mov	r0, r6
 800f65e:	f000 f8ab 	bl	800f7b8 <_isatty_r>
 800f662:	b128      	cbz	r0, 800f670 <__smakebuf_r+0x70>
 800f664:	89a3      	ldrh	r3, [r4, #12]
 800f666:	f023 0303 	bic.w	r3, r3, #3
 800f66a:	f043 0301 	orr.w	r3, r3, #1
 800f66e:	81a3      	strh	r3, [r4, #12]
 800f670:	89a3      	ldrh	r3, [r4, #12]
 800f672:	431d      	orrs	r5, r3
 800f674:	81a5      	strh	r5, [r4, #12]
 800f676:	e7cf      	b.n	800f618 <__smakebuf_r+0x18>

0800f678 <__sccl>:
 800f678:	b570      	push	{r4, r5, r6, lr}
 800f67a:	780b      	ldrb	r3, [r1, #0]
 800f67c:	4604      	mov	r4, r0
 800f67e:	2b5e      	cmp	r3, #94	@ 0x5e
 800f680:	bf0b      	itete	eq
 800f682:	784b      	ldrbeq	r3, [r1, #1]
 800f684:	1c4a      	addne	r2, r1, #1
 800f686:	1c8a      	addeq	r2, r1, #2
 800f688:	2100      	movne	r1, #0
 800f68a:	bf08      	it	eq
 800f68c:	2101      	moveq	r1, #1
 800f68e:	3801      	subs	r0, #1
 800f690:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800f694:	f800 1f01 	strb.w	r1, [r0, #1]!
 800f698:	42a8      	cmp	r0, r5
 800f69a:	d1fb      	bne.n	800f694 <__sccl+0x1c>
 800f69c:	b90b      	cbnz	r3, 800f6a2 <__sccl+0x2a>
 800f69e:	1e50      	subs	r0, r2, #1
 800f6a0:	bd70      	pop	{r4, r5, r6, pc}
 800f6a2:	f081 0101 	eor.w	r1, r1, #1
 800f6a6:	54e1      	strb	r1, [r4, r3]
 800f6a8:	4610      	mov	r0, r2
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f6b0:	2d2d      	cmp	r5, #45	@ 0x2d
 800f6b2:	d005      	beq.n	800f6c0 <__sccl+0x48>
 800f6b4:	2d5d      	cmp	r5, #93	@ 0x5d
 800f6b6:	d016      	beq.n	800f6e6 <__sccl+0x6e>
 800f6b8:	2d00      	cmp	r5, #0
 800f6ba:	d0f1      	beq.n	800f6a0 <__sccl+0x28>
 800f6bc:	462b      	mov	r3, r5
 800f6be:	e7f2      	b.n	800f6a6 <__sccl+0x2e>
 800f6c0:	7846      	ldrb	r6, [r0, #1]
 800f6c2:	2e5d      	cmp	r6, #93	@ 0x5d
 800f6c4:	d0fa      	beq.n	800f6bc <__sccl+0x44>
 800f6c6:	42b3      	cmp	r3, r6
 800f6c8:	dcf8      	bgt.n	800f6bc <__sccl+0x44>
 800f6ca:	3002      	adds	r0, #2
 800f6cc:	461a      	mov	r2, r3
 800f6ce:	3201      	adds	r2, #1
 800f6d0:	4296      	cmp	r6, r2
 800f6d2:	54a1      	strb	r1, [r4, r2]
 800f6d4:	dcfb      	bgt.n	800f6ce <__sccl+0x56>
 800f6d6:	1af2      	subs	r2, r6, r3
 800f6d8:	3a01      	subs	r2, #1
 800f6da:	1c5d      	adds	r5, r3, #1
 800f6dc:	42b3      	cmp	r3, r6
 800f6de:	bfa8      	it	ge
 800f6e0:	2200      	movge	r2, #0
 800f6e2:	18ab      	adds	r3, r5, r2
 800f6e4:	e7e1      	b.n	800f6aa <__sccl+0x32>
 800f6e6:	4610      	mov	r0, r2
 800f6e8:	e7da      	b.n	800f6a0 <__sccl+0x28>

0800f6ea <__submore>:
 800f6ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6ee:	460c      	mov	r4, r1
 800f6f0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800f6f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f6f6:	4299      	cmp	r1, r3
 800f6f8:	d11d      	bne.n	800f736 <__submore+0x4c>
 800f6fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f6fe:	f7fe fb21 	bl	800dd44 <_malloc_r>
 800f702:	b918      	cbnz	r0, 800f70c <__submore+0x22>
 800f704:	f04f 30ff 	mov.w	r0, #4294967295
 800f708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f70c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f710:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f712:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f716:	6360      	str	r0, [r4, #52]	@ 0x34
 800f718:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f71c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f720:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f724:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f728:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f72c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f730:	6020      	str	r0, [r4, #0]
 800f732:	2000      	movs	r0, #0
 800f734:	e7e8      	b.n	800f708 <__submore+0x1e>
 800f736:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f738:	0077      	lsls	r7, r6, #1
 800f73a:	463a      	mov	r2, r7
 800f73c:	f000 f88e 	bl	800f85c <_realloc_r>
 800f740:	4605      	mov	r5, r0
 800f742:	2800      	cmp	r0, #0
 800f744:	d0de      	beq.n	800f704 <__submore+0x1a>
 800f746:	eb00 0806 	add.w	r8, r0, r6
 800f74a:	4601      	mov	r1, r0
 800f74c:	4632      	mov	r2, r6
 800f74e:	4640      	mov	r0, r8
 800f750:	f7fd f8df 	bl	800c912 <memcpy>
 800f754:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f758:	f8c4 8000 	str.w	r8, [r4]
 800f75c:	e7e9      	b.n	800f732 <__submore+0x48>

0800f75e <memmove>:
 800f75e:	4288      	cmp	r0, r1
 800f760:	b510      	push	{r4, lr}
 800f762:	eb01 0402 	add.w	r4, r1, r2
 800f766:	d902      	bls.n	800f76e <memmove+0x10>
 800f768:	4284      	cmp	r4, r0
 800f76a:	4623      	mov	r3, r4
 800f76c:	d807      	bhi.n	800f77e <memmove+0x20>
 800f76e:	1e43      	subs	r3, r0, #1
 800f770:	42a1      	cmp	r1, r4
 800f772:	d008      	beq.n	800f786 <memmove+0x28>
 800f774:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f778:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f77c:	e7f8      	b.n	800f770 <memmove+0x12>
 800f77e:	4402      	add	r2, r0
 800f780:	4601      	mov	r1, r0
 800f782:	428a      	cmp	r2, r1
 800f784:	d100      	bne.n	800f788 <memmove+0x2a>
 800f786:	bd10      	pop	{r4, pc}
 800f788:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f78c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f790:	e7f7      	b.n	800f782 <memmove+0x24>
	...

0800f794 <_fstat_r>:
 800f794:	b538      	push	{r3, r4, r5, lr}
 800f796:	4d07      	ldr	r5, [pc, #28]	@ (800f7b4 <_fstat_r+0x20>)
 800f798:	2300      	movs	r3, #0
 800f79a:	4604      	mov	r4, r0
 800f79c:	4608      	mov	r0, r1
 800f79e:	4611      	mov	r1, r2
 800f7a0:	602b      	str	r3, [r5, #0]
 800f7a2:	f7f3 ffd5 	bl	8003750 <_fstat>
 800f7a6:	1c43      	adds	r3, r0, #1
 800f7a8:	d102      	bne.n	800f7b0 <_fstat_r+0x1c>
 800f7aa:	682b      	ldr	r3, [r5, #0]
 800f7ac:	b103      	cbz	r3, 800f7b0 <_fstat_r+0x1c>
 800f7ae:	6023      	str	r3, [r4, #0]
 800f7b0:	bd38      	pop	{r3, r4, r5, pc}
 800f7b2:	bf00      	nop
 800f7b4:	20000bb0 	.word	0x20000bb0

0800f7b8 <_isatty_r>:
 800f7b8:	b538      	push	{r3, r4, r5, lr}
 800f7ba:	4d06      	ldr	r5, [pc, #24]	@ (800f7d4 <_isatty_r+0x1c>)
 800f7bc:	2300      	movs	r3, #0
 800f7be:	4604      	mov	r4, r0
 800f7c0:	4608      	mov	r0, r1
 800f7c2:	602b      	str	r3, [r5, #0]
 800f7c4:	f7f3 ffd4 	bl	8003770 <_isatty>
 800f7c8:	1c43      	adds	r3, r0, #1
 800f7ca:	d102      	bne.n	800f7d2 <_isatty_r+0x1a>
 800f7cc:	682b      	ldr	r3, [r5, #0]
 800f7ce:	b103      	cbz	r3, 800f7d2 <_isatty_r+0x1a>
 800f7d0:	6023      	str	r3, [r4, #0]
 800f7d2:	bd38      	pop	{r3, r4, r5, pc}
 800f7d4:	20000bb0 	.word	0x20000bb0

0800f7d8 <_sbrk_r>:
 800f7d8:	b538      	push	{r3, r4, r5, lr}
 800f7da:	4d06      	ldr	r5, [pc, #24]	@ (800f7f4 <_sbrk_r+0x1c>)
 800f7dc:	2300      	movs	r3, #0
 800f7de:	4604      	mov	r4, r0
 800f7e0:	4608      	mov	r0, r1
 800f7e2:	602b      	str	r3, [r5, #0]
 800f7e4:	f7f3 ffdc 	bl	80037a0 <_sbrk>
 800f7e8:	1c43      	adds	r3, r0, #1
 800f7ea:	d102      	bne.n	800f7f2 <_sbrk_r+0x1a>
 800f7ec:	682b      	ldr	r3, [r5, #0]
 800f7ee:	b103      	cbz	r3, 800f7f2 <_sbrk_r+0x1a>
 800f7f0:	6023      	str	r3, [r4, #0]
 800f7f2:	bd38      	pop	{r3, r4, r5, pc}
 800f7f4:	20000bb0 	.word	0x20000bb0

0800f7f8 <__assert_func>:
 800f7f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f7fa:	4614      	mov	r4, r2
 800f7fc:	461a      	mov	r2, r3
 800f7fe:	4b09      	ldr	r3, [pc, #36]	@ (800f824 <__assert_func+0x2c>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4605      	mov	r5, r0
 800f804:	68d8      	ldr	r0, [r3, #12]
 800f806:	b954      	cbnz	r4, 800f81e <__assert_func+0x26>
 800f808:	4b07      	ldr	r3, [pc, #28]	@ (800f828 <__assert_func+0x30>)
 800f80a:	461c      	mov	r4, r3
 800f80c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f810:	9100      	str	r1, [sp, #0]
 800f812:	462b      	mov	r3, r5
 800f814:	4905      	ldr	r1, [pc, #20]	@ (800f82c <__assert_func+0x34>)
 800f816:	f000 f8bf 	bl	800f998 <fiprintf>
 800f81a:	f000 f8cf 	bl	800f9bc <abort>
 800f81e:	4b04      	ldr	r3, [pc, #16]	@ (800f830 <__assert_func+0x38>)
 800f820:	e7f4      	b.n	800f80c <__assert_func+0x14>
 800f822:	bf00      	nop
 800f824:	20000188 	.word	0x20000188
 800f828:	08010e80 	.word	0x08010e80
 800f82c:	08010e52 	.word	0x08010e52
 800f830:	08010e45 	.word	0x08010e45

0800f834 <_calloc_r>:
 800f834:	b570      	push	{r4, r5, r6, lr}
 800f836:	fba1 5402 	umull	r5, r4, r1, r2
 800f83a:	b93c      	cbnz	r4, 800f84c <_calloc_r+0x18>
 800f83c:	4629      	mov	r1, r5
 800f83e:	f7fe fa81 	bl	800dd44 <_malloc_r>
 800f842:	4606      	mov	r6, r0
 800f844:	b928      	cbnz	r0, 800f852 <_calloc_r+0x1e>
 800f846:	2600      	movs	r6, #0
 800f848:	4630      	mov	r0, r6
 800f84a:	bd70      	pop	{r4, r5, r6, pc}
 800f84c:	220c      	movs	r2, #12
 800f84e:	6002      	str	r2, [r0, #0]
 800f850:	e7f9      	b.n	800f846 <_calloc_r+0x12>
 800f852:	462a      	mov	r2, r5
 800f854:	4621      	mov	r1, r4
 800f856:	f7fc ffab 	bl	800c7b0 <memset>
 800f85a:	e7f5      	b.n	800f848 <_calloc_r+0x14>

0800f85c <_realloc_r>:
 800f85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f860:	4680      	mov	r8, r0
 800f862:	4615      	mov	r5, r2
 800f864:	460c      	mov	r4, r1
 800f866:	b921      	cbnz	r1, 800f872 <_realloc_r+0x16>
 800f868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f86c:	4611      	mov	r1, r2
 800f86e:	f7fe ba69 	b.w	800dd44 <_malloc_r>
 800f872:	b92a      	cbnz	r2, 800f880 <_realloc_r+0x24>
 800f874:	f7fd feb8 	bl	800d5e8 <_free_r>
 800f878:	2400      	movs	r4, #0
 800f87a:	4620      	mov	r0, r4
 800f87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f880:	f000 f8a3 	bl	800f9ca <_malloc_usable_size_r>
 800f884:	4285      	cmp	r5, r0
 800f886:	4606      	mov	r6, r0
 800f888:	d802      	bhi.n	800f890 <_realloc_r+0x34>
 800f88a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f88e:	d8f4      	bhi.n	800f87a <_realloc_r+0x1e>
 800f890:	4629      	mov	r1, r5
 800f892:	4640      	mov	r0, r8
 800f894:	f7fe fa56 	bl	800dd44 <_malloc_r>
 800f898:	4607      	mov	r7, r0
 800f89a:	2800      	cmp	r0, #0
 800f89c:	d0ec      	beq.n	800f878 <_realloc_r+0x1c>
 800f89e:	42b5      	cmp	r5, r6
 800f8a0:	462a      	mov	r2, r5
 800f8a2:	4621      	mov	r1, r4
 800f8a4:	bf28      	it	cs
 800f8a6:	4632      	movcs	r2, r6
 800f8a8:	f7fd f833 	bl	800c912 <memcpy>
 800f8ac:	4621      	mov	r1, r4
 800f8ae:	4640      	mov	r0, r8
 800f8b0:	f7fd fe9a 	bl	800d5e8 <_free_r>
 800f8b4:	463c      	mov	r4, r7
 800f8b6:	e7e0      	b.n	800f87a <_realloc_r+0x1e>

0800f8b8 <_strtoul_l.constprop.0>:
 800f8b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f8bc:	4e34      	ldr	r6, [pc, #208]	@ (800f990 <_strtoul_l.constprop.0+0xd8>)
 800f8be:	4686      	mov	lr, r0
 800f8c0:	460d      	mov	r5, r1
 800f8c2:	4628      	mov	r0, r5
 800f8c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f8c8:	5d37      	ldrb	r7, [r6, r4]
 800f8ca:	f017 0708 	ands.w	r7, r7, #8
 800f8ce:	d1f8      	bne.n	800f8c2 <_strtoul_l.constprop.0+0xa>
 800f8d0:	2c2d      	cmp	r4, #45	@ 0x2d
 800f8d2:	d12f      	bne.n	800f934 <_strtoul_l.constprop.0+0x7c>
 800f8d4:	782c      	ldrb	r4, [r5, #0]
 800f8d6:	2701      	movs	r7, #1
 800f8d8:	1c85      	adds	r5, r0, #2
 800f8da:	f033 0010 	bics.w	r0, r3, #16
 800f8de:	d109      	bne.n	800f8f4 <_strtoul_l.constprop.0+0x3c>
 800f8e0:	2c30      	cmp	r4, #48	@ 0x30
 800f8e2:	d12c      	bne.n	800f93e <_strtoul_l.constprop.0+0x86>
 800f8e4:	7828      	ldrb	r0, [r5, #0]
 800f8e6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800f8ea:	2858      	cmp	r0, #88	@ 0x58
 800f8ec:	d127      	bne.n	800f93e <_strtoul_l.constprop.0+0x86>
 800f8ee:	786c      	ldrb	r4, [r5, #1]
 800f8f0:	2310      	movs	r3, #16
 800f8f2:	3502      	adds	r5, #2
 800f8f4:	f04f 38ff 	mov.w	r8, #4294967295
 800f8f8:	2600      	movs	r6, #0
 800f8fa:	fbb8 f8f3 	udiv	r8, r8, r3
 800f8fe:	fb03 f908 	mul.w	r9, r3, r8
 800f902:	ea6f 0909 	mvn.w	r9, r9
 800f906:	4630      	mov	r0, r6
 800f908:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800f90c:	f1bc 0f09 	cmp.w	ip, #9
 800f910:	d81c      	bhi.n	800f94c <_strtoul_l.constprop.0+0x94>
 800f912:	4664      	mov	r4, ip
 800f914:	42a3      	cmp	r3, r4
 800f916:	dd2a      	ble.n	800f96e <_strtoul_l.constprop.0+0xb6>
 800f918:	f1b6 3fff 	cmp.w	r6, #4294967295
 800f91c:	d007      	beq.n	800f92e <_strtoul_l.constprop.0+0x76>
 800f91e:	4580      	cmp	r8, r0
 800f920:	d322      	bcc.n	800f968 <_strtoul_l.constprop.0+0xb0>
 800f922:	d101      	bne.n	800f928 <_strtoul_l.constprop.0+0x70>
 800f924:	45a1      	cmp	r9, r4
 800f926:	db1f      	blt.n	800f968 <_strtoul_l.constprop.0+0xb0>
 800f928:	fb00 4003 	mla	r0, r0, r3, r4
 800f92c:	2601      	movs	r6, #1
 800f92e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f932:	e7e9      	b.n	800f908 <_strtoul_l.constprop.0+0x50>
 800f934:	2c2b      	cmp	r4, #43	@ 0x2b
 800f936:	bf04      	itt	eq
 800f938:	782c      	ldrbeq	r4, [r5, #0]
 800f93a:	1c85      	addeq	r5, r0, #2
 800f93c:	e7cd      	b.n	800f8da <_strtoul_l.constprop.0+0x22>
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d1d8      	bne.n	800f8f4 <_strtoul_l.constprop.0+0x3c>
 800f942:	2c30      	cmp	r4, #48	@ 0x30
 800f944:	bf0c      	ite	eq
 800f946:	2308      	moveq	r3, #8
 800f948:	230a      	movne	r3, #10
 800f94a:	e7d3      	b.n	800f8f4 <_strtoul_l.constprop.0+0x3c>
 800f94c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f950:	f1bc 0f19 	cmp.w	ip, #25
 800f954:	d801      	bhi.n	800f95a <_strtoul_l.constprop.0+0xa2>
 800f956:	3c37      	subs	r4, #55	@ 0x37
 800f958:	e7dc      	b.n	800f914 <_strtoul_l.constprop.0+0x5c>
 800f95a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f95e:	f1bc 0f19 	cmp.w	ip, #25
 800f962:	d804      	bhi.n	800f96e <_strtoul_l.constprop.0+0xb6>
 800f964:	3c57      	subs	r4, #87	@ 0x57
 800f966:	e7d5      	b.n	800f914 <_strtoul_l.constprop.0+0x5c>
 800f968:	f04f 36ff 	mov.w	r6, #4294967295
 800f96c:	e7df      	b.n	800f92e <_strtoul_l.constprop.0+0x76>
 800f96e:	1c73      	adds	r3, r6, #1
 800f970:	d106      	bne.n	800f980 <_strtoul_l.constprop.0+0xc8>
 800f972:	2322      	movs	r3, #34	@ 0x22
 800f974:	f8ce 3000 	str.w	r3, [lr]
 800f978:	4630      	mov	r0, r6
 800f97a:	b932      	cbnz	r2, 800f98a <_strtoul_l.constprop.0+0xd2>
 800f97c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f980:	b107      	cbz	r7, 800f984 <_strtoul_l.constprop.0+0xcc>
 800f982:	4240      	negs	r0, r0
 800f984:	2a00      	cmp	r2, #0
 800f986:	d0f9      	beq.n	800f97c <_strtoul_l.constprop.0+0xc4>
 800f988:	b106      	cbz	r6, 800f98c <_strtoul_l.constprop.0+0xd4>
 800f98a:	1e69      	subs	r1, r5, #1
 800f98c:	6011      	str	r1, [r2, #0]
 800f98e:	e7f5      	b.n	800f97c <_strtoul_l.constprop.0+0xc4>
 800f990:	08010d19 	.word	0x08010d19

0800f994 <_strtoul_r>:
 800f994:	f7ff bf90 	b.w	800f8b8 <_strtoul_l.constprop.0>

0800f998 <fiprintf>:
 800f998:	b40e      	push	{r1, r2, r3}
 800f99a:	b503      	push	{r0, r1, lr}
 800f99c:	4601      	mov	r1, r0
 800f99e:	ab03      	add	r3, sp, #12
 800f9a0:	4805      	ldr	r0, [pc, #20]	@ (800f9b8 <fiprintf+0x20>)
 800f9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9a6:	6800      	ldr	r0, [r0, #0]
 800f9a8:	9301      	str	r3, [sp, #4]
 800f9aa:	f7ff faf1 	bl	800ef90 <_vfiprintf_r>
 800f9ae:	b002      	add	sp, #8
 800f9b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f9b4:	b003      	add	sp, #12
 800f9b6:	4770      	bx	lr
 800f9b8:	20000188 	.word	0x20000188

0800f9bc <abort>:
 800f9bc:	b508      	push	{r3, lr}
 800f9be:	2006      	movs	r0, #6
 800f9c0:	f000 f834 	bl	800fa2c <raise>
 800f9c4:	2001      	movs	r0, #1
 800f9c6:	f7f3 fe73 	bl	80036b0 <_exit>

0800f9ca <_malloc_usable_size_r>:
 800f9ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9ce:	1f18      	subs	r0, r3, #4
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	bfbc      	itt	lt
 800f9d4:	580b      	ldrlt	r3, [r1, r0]
 800f9d6:	18c0      	addlt	r0, r0, r3
 800f9d8:	4770      	bx	lr

0800f9da <_raise_r>:
 800f9da:	291f      	cmp	r1, #31
 800f9dc:	b538      	push	{r3, r4, r5, lr}
 800f9de:	4605      	mov	r5, r0
 800f9e0:	460c      	mov	r4, r1
 800f9e2:	d904      	bls.n	800f9ee <_raise_r+0x14>
 800f9e4:	2316      	movs	r3, #22
 800f9e6:	6003      	str	r3, [r0, #0]
 800f9e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f9ec:	bd38      	pop	{r3, r4, r5, pc}
 800f9ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f9f0:	b112      	cbz	r2, 800f9f8 <_raise_r+0x1e>
 800f9f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f9f6:	b94b      	cbnz	r3, 800fa0c <_raise_r+0x32>
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	f000 f831 	bl	800fa60 <_getpid_r>
 800f9fe:	4622      	mov	r2, r4
 800fa00:	4601      	mov	r1, r0
 800fa02:	4628      	mov	r0, r5
 800fa04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa08:	f000 b818 	b.w	800fa3c <_kill_r>
 800fa0c:	2b01      	cmp	r3, #1
 800fa0e:	d00a      	beq.n	800fa26 <_raise_r+0x4c>
 800fa10:	1c59      	adds	r1, r3, #1
 800fa12:	d103      	bne.n	800fa1c <_raise_r+0x42>
 800fa14:	2316      	movs	r3, #22
 800fa16:	6003      	str	r3, [r0, #0]
 800fa18:	2001      	movs	r0, #1
 800fa1a:	e7e7      	b.n	800f9ec <_raise_r+0x12>
 800fa1c:	2100      	movs	r1, #0
 800fa1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fa22:	4620      	mov	r0, r4
 800fa24:	4798      	blx	r3
 800fa26:	2000      	movs	r0, #0
 800fa28:	e7e0      	b.n	800f9ec <_raise_r+0x12>
	...

0800fa2c <raise>:
 800fa2c:	4b02      	ldr	r3, [pc, #8]	@ (800fa38 <raise+0xc>)
 800fa2e:	4601      	mov	r1, r0
 800fa30:	6818      	ldr	r0, [r3, #0]
 800fa32:	f7ff bfd2 	b.w	800f9da <_raise_r>
 800fa36:	bf00      	nop
 800fa38:	20000188 	.word	0x20000188

0800fa3c <_kill_r>:
 800fa3c:	b538      	push	{r3, r4, r5, lr}
 800fa3e:	4d07      	ldr	r5, [pc, #28]	@ (800fa5c <_kill_r+0x20>)
 800fa40:	2300      	movs	r3, #0
 800fa42:	4604      	mov	r4, r0
 800fa44:	4608      	mov	r0, r1
 800fa46:	4611      	mov	r1, r2
 800fa48:	602b      	str	r3, [r5, #0]
 800fa4a:	f7f3 fe21 	bl	8003690 <_kill>
 800fa4e:	1c43      	adds	r3, r0, #1
 800fa50:	d102      	bne.n	800fa58 <_kill_r+0x1c>
 800fa52:	682b      	ldr	r3, [r5, #0]
 800fa54:	b103      	cbz	r3, 800fa58 <_kill_r+0x1c>
 800fa56:	6023      	str	r3, [r4, #0]
 800fa58:	bd38      	pop	{r3, r4, r5, pc}
 800fa5a:	bf00      	nop
 800fa5c:	20000bb0 	.word	0x20000bb0

0800fa60 <_getpid_r>:
 800fa60:	f7f3 be0e 	b.w	8003680 <_getpid>

0800fa64 <pow>:
 800fa64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa66:	ed2d 8b02 	vpush	{d8}
 800fa6a:	eeb0 8a40 	vmov.f32	s16, s0
 800fa6e:	eef0 8a60 	vmov.f32	s17, s1
 800fa72:	ec55 4b11 	vmov	r4, r5, d1
 800fa76:	f000 f873 	bl	800fb60 <__ieee754_pow>
 800fa7a:	4622      	mov	r2, r4
 800fa7c:	462b      	mov	r3, r5
 800fa7e:	4620      	mov	r0, r4
 800fa80:	4629      	mov	r1, r5
 800fa82:	ec57 6b10 	vmov	r6, r7, d0
 800fa86:	f7f1 f859 	bl	8000b3c <__aeabi_dcmpun>
 800fa8a:	2800      	cmp	r0, #0
 800fa8c:	d13b      	bne.n	800fb06 <pow+0xa2>
 800fa8e:	ec51 0b18 	vmov	r0, r1, d8
 800fa92:	2200      	movs	r2, #0
 800fa94:	2300      	movs	r3, #0
 800fa96:	f7f1 f81f 	bl	8000ad8 <__aeabi_dcmpeq>
 800fa9a:	b1b8      	cbz	r0, 800facc <pow+0x68>
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	2300      	movs	r3, #0
 800faa0:	4620      	mov	r0, r4
 800faa2:	4629      	mov	r1, r5
 800faa4:	f7f1 f818 	bl	8000ad8 <__aeabi_dcmpeq>
 800faa8:	2800      	cmp	r0, #0
 800faaa:	d146      	bne.n	800fb3a <pow+0xd6>
 800faac:	ec45 4b10 	vmov	d0, r4, r5
 800fab0:	f000 f848 	bl	800fb44 <finite>
 800fab4:	b338      	cbz	r0, 800fb06 <pow+0xa2>
 800fab6:	2200      	movs	r2, #0
 800fab8:	2300      	movs	r3, #0
 800faba:	4620      	mov	r0, r4
 800fabc:	4629      	mov	r1, r5
 800fabe:	f7f1 f815 	bl	8000aec <__aeabi_dcmplt>
 800fac2:	b300      	cbz	r0, 800fb06 <pow+0xa2>
 800fac4:	f7fc fef8 	bl	800c8b8 <__errno>
 800fac8:	2322      	movs	r3, #34	@ 0x22
 800faca:	e01b      	b.n	800fb04 <pow+0xa0>
 800facc:	ec47 6b10 	vmov	d0, r6, r7
 800fad0:	f000 f838 	bl	800fb44 <finite>
 800fad4:	b9e0      	cbnz	r0, 800fb10 <pow+0xac>
 800fad6:	eeb0 0a48 	vmov.f32	s0, s16
 800fada:	eef0 0a68 	vmov.f32	s1, s17
 800fade:	f000 f831 	bl	800fb44 <finite>
 800fae2:	b1a8      	cbz	r0, 800fb10 <pow+0xac>
 800fae4:	ec45 4b10 	vmov	d0, r4, r5
 800fae8:	f000 f82c 	bl	800fb44 <finite>
 800faec:	b180      	cbz	r0, 800fb10 <pow+0xac>
 800faee:	4632      	mov	r2, r6
 800faf0:	463b      	mov	r3, r7
 800faf2:	4630      	mov	r0, r6
 800faf4:	4639      	mov	r1, r7
 800faf6:	f7f1 f821 	bl	8000b3c <__aeabi_dcmpun>
 800fafa:	2800      	cmp	r0, #0
 800fafc:	d0e2      	beq.n	800fac4 <pow+0x60>
 800fafe:	f7fc fedb 	bl	800c8b8 <__errno>
 800fb02:	2321      	movs	r3, #33	@ 0x21
 800fb04:	6003      	str	r3, [r0, #0]
 800fb06:	ecbd 8b02 	vpop	{d8}
 800fb0a:	ec47 6b10 	vmov	d0, r6, r7
 800fb0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb10:	2200      	movs	r2, #0
 800fb12:	2300      	movs	r3, #0
 800fb14:	4630      	mov	r0, r6
 800fb16:	4639      	mov	r1, r7
 800fb18:	f7f0 ffde 	bl	8000ad8 <__aeabi_dcmpeq>
 800fb1c:	2800      	cmp	r0, #0
 800fb1e:	d0f2      	beq.n	800fb06 <pow+0xa2>
 800fb20:	eeb0 0a48 	vmov.f32	s0, s16
 800fb24:	eef0 0a68 	vmov.f32	s1, s17
 800fb28:	f000 f80c 	bl	800fb44 <finite>
 800fb2c:	2800      	cmp	r0, #0
 800fb2e:	d0ea      	beq.n	800fb06 <pow+0xa2>
 800fb30:	ec45 4b10 	vmov	d0, r4, r5
 800fb34:	f000 f806 	bl	800fb44 <finite>
 800fb38:	e7c3      	b.n	800fac2 <pow+0x5e>
 800fb3a:	4f01      	ldr	r7, [pc, #4]	@ (800fb40 <pow+0xdc>)
 800fb3c:	2600      	movs	r6, #0
 800fb3e:	e7e2      	b.n	800fb06 <pow+0xa2>
 800fb40:	3ff00000 	.word	0x3ff00000

0800fb44 <finite>:
 800fb44:	b082      	sub	sp, #8
 800fb46:	ed8d 0b00 	vstr	d0, [sp]
 800fb4a:	9801      	ldr	r0, [sp, #4]
 800fb4c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800fb50:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800fb54:	0fc0      	lsrs	r0, r0, #31
 800fb56:	b002      	add	sp, #8
 800fb58:	4770      	bx	lr
 800fb5a:	0000      	movs	r0, r0
 800fb5c:	0000      	movs	r0, r0
	...

0800fb60 <__ieee754_pow>:
 800fb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb64:	b091      	sub	sp, #68	@ 0x44
 800fb66:	ed8d 1b00 	vstr	d1, [sp]
 800fb6a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800fb6e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800fb72:	ea5a 0001 	orrs.w	r0, sl, r1
 800fb76:	ec57 6b10 	vmov	r6, r7, d0
 800fb7a:	d113      	bne.n	800fba4 <__ieee754_pow+0x44>
 800fb7c:	19b3      	adds	r3, r6, r6
 800fb7e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800fb82:	4152      	adcs	r2, r2
 800fb84:	4298      	cmp	r0, r3
 800fb86:	4b98      	ldr	r3, [pc, #608]	@ (800fde8 <__ieee754_pow+0x288>)
 800fb88:	4193      	sbcs	r3, r2
 800fb8a:	f080 84ea 	bcs.w	8010562 <__ieee754_pow+0xa02>
 800fb8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb92:	4630      	mov	r0, r6
 800fb94:	4639      	mov	r1, r7
 800fb96:	f7f0 fb81 	bl	800029c <__adddf3>
 800fb9a:	ec41 0b10 	vmov	d0, r0, r1
 800fb9e:	b011      	add	sp, #68	@ 0x44
 800fba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fba4:	4a91      	ldr	r2, [pc, #580]	@ (800fdec <__ieee754_pow+0x28c>)
 800fba6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fbaa:	4590      	cmp	r8, r2
 800fbac:	463d      	mov	r5, r7
 800fbae:	4633      	mov	r3, r6
 800fbb0:	d806      	bhi.n	800fbc0 <__ieee754_pow+0x60>
 800fbb2:	d101      	bne.n	800fbb8 <__ieee754_pow+0x58>
 800fbb4:	2e00      	cmp	r6, #0
 800fbb6:	d1ea      	bne.n	800fb8e <__ieee754_pow+0x2e>
 800fbb8:	4592      	cmp	sl, r2
 800fbba:	d801      	bhi.n	800fbc0 <__ieee754_pow+0x60>
 800fbbc:	d10e      	bne.n	800fbdc <__ieee754_pow+0x7c>
 800fbbe:	b169      	cbz	r1, 800fbdc <__ieee754_pow+0x7c>
 800fbc0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800fbc4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800fbc8:	431d      	orrs	r5, r3
 800fbca:	d1e0      	bne.n	800fb8e <__ieee754_pow+0x2e>
 800fbcc:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fbd0:	18db      	adds	r3, r3, r3
 800fbd2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800fbd6:	4152      	adcs	r2, r2
 800fbd8:	429d      	cmp	r5, r3
 800fbda:	e7d4      	b.n	800fb86 <__ieee754_pow+0x26>
 800fbdc:	2d00      	cmp	r5, #0
 800fbde:	46c3      	mov	fp, r8
 800fbe0:	da3a      	bge.n	800fc58 <__ieee754_pow+0xf8>
 800fbe2:	4a83      	ldr	r2, [pc, #524]	@ (800fdf0 <__ieee754_pow+0x290>)
 800fbe4:	4592      	cmp	sl, r2
 800fbe6:	d84d      	bhi.n	800fc84 <__ieee754_pow+0x124>
 800fbe8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800fbec:	4592      	cmp	sl, r2
 800fbee:	f240 84c7 	bls.w	8010580 <__ieee754_pow+0xa20>
 800fbf2:	ea4f 522a 	mov.w	r2, sl, asr #20
 800fbf6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800fbfa:	2a14      	cmp	r2, #20
 800fbfc:	dd0f      	ble.n	800fc1e <__ieee754_pow+0xbe>
 800fbfe:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800fc02:	fa21 f402 	lsr.w	r4, r1, r2
 800fc06:	fa04 f202 	lsl.w	r2, r4, r2
 800fc0a:	428a      	cmp	r2, r1
 800fc0c:	f040 84b8 	bne.w	8010580 <__ieee754_pow+0xa20>
 800fc10:	f004 0401 	and.w	r4, r4, #1
 800fc14:	f1c4 0402 	rsb	r4, r4, #2
 800fc18:	2900      	cmp	r1, #0
 800fc1a:	d158      	bne.n	800fcce <__ieee754_pow+0x16e>
 800fc1c:	e00e      	b.n	800fc3c <__ieee754_pow+0xdc>
 800fc1e:	2900      	cmp	r1, #0
 800fc20:	d154      	bne.n	800fccc <__ieee754_pow+0x16c>
 800fc22:	f1c2 0214 	rsb	r2, r2, #20
 800fc26:	fa4a f402 	asr.w	r4, sl, r2
 800fc2a:	fa04 f202 	lsl.w	r2, r4, r2
 800fc2e:	4552      	cmp	r2, sl
 800fc30:	f040 84a3 	bne.w	801057a <__ieee754_pow+0xa1a>
 800fc34:	f004 0401 	and.w	r4, r4, #1
 800fc38:	f1c4 0402 	rsb	r4, r4, #2
 800fc3c:	4a6d      	ldr	r2, [pc, #436]	@ (800fdf4 <__ieee754_pow+0x294>)
 800fc3e:	4592      	cmp	sl, r2
 800fc40:	d12e      	bne.n	800fca0 <__ieee754_pow+0x140>
 800fc42:	f1b9 0f00 	cmp.w	r9, #0
 800fc46:	f280 8494 	bge.w	8010572 <__ieee754_pow+0xa12>
 800fc4a:	496a      	ldr	r1, [pc, #424]	@ (800fdf4 <__ieee754_pow+0x294>)
 800fc4c:	4632      	mov	r2, r6
 800fc4e:	463b      	mov	r3, r7
 800fc50:	2000      	movs	r0, #0
 800fc52:	f7f0 fe03 	bl	800085c <__aeabi_ddiv>
 800fc56:	e7a0      	b.n	800fb9a <__ieee754_pow+0x3a>
 800fc58:	2400      	movs	r4, #0
 800fc5a:	bbc1      	cbnz	r1, 800fcce <__ieee754_pow+0x16e>
 800fc5c:	4a63      	ldr	r2, [pc, #396]	@ (800fdec <__ieee754_pow+0x28c>)
 800fc5e:	4592      	cmp	sl, r2
 800fc60:	d1ec      	bne.n	800fc3c <__ieee754_pow+0xdc>
 800fc62:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800fc66:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800fc6a:	431a      	orrs	r2, r3
 800fc6c:	f000 8479 	beq.w	8010562 <__ieee754_pow+0xa02>
 800fc70:	4b61      	ldr	r3, [pc, #388]	@ (800fdf8 <__ieee754_pow+0x298>)
 800fc72:	4598      	cmp	r8, r3
 800fc74:	d908      	bls.n	800fc88 <__ieee754_pow+0x128>
 800fc76:	f1b9 0f00 	cmp.w	r9, #0
 800fc7a:	f2c0 8476 	blt.w	801056a <__ieee754_pow+0xa0a>
 800fc7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc82:	e78a      	b.n	800fb9a <__ieee754_pow+0x3a>
 800fc84:	2402      	movs	r4, #2
 800fc86:	e7e8      	b.n	800fc5a <__ieee754_pow+0xfa>
 800fc88:	f1b9 0f00 	cmp.w	r9, #0
 800fc8c:	f04f 0000 	mov.w	r0, #0
 800fc90:	f04f 0100 	mov.w	r1, #0
 800fc94:	da81      	bge.n	800fb9a <__ieee754_pow+0x3a>
 800fc96:	e9dd 0300 	ldrd	r0, r3, [sp]
 800fc9a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800fc9e:	e77c      	b.n	800fb9a <__ieee754_pow+0x3a>
 800fca0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800fca4:	d106      	bne.n	800fcb4 <__ieee754_pow+0x154>
 800fca6:	4632      	mov	r2, r6
 800fca8:	463b      	mov	r3, r7
 800fcaa:	4630      	mov	r0, r6
 800fcac:	4639      	mov	r1, r7
 800fcae:	f7f0 fcab 	bl	8000608 <__aeabi_dmul>
 800fcb2:	e772      	b.n	800fb9a <__ieee754_pow+0x3a>
 800fcb4:	4a51      	ldr	r2, [pc, #324]	@ (800fdfc <__ieee754_pow+0x29c>)
 800fcb6:	4591      	cmp	r9, r2
 800fcb8:	d109      	bne.n	800fcce <__ieee754_pow+0x16e>
 800fcba:	2d00      	cmp	r5, #0
 800fcbc:	db07      	blt.n	800fcce <__ieee754_pow+0x16e>
 800fcbe:	ec47 6b10 	vmov	d0, r6, r7
 800fcc2:	b011      	add	sp, #68	@ 0x44
 800fcc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcc8:	f000 bd52 	b.w	8010770 <__ieee754_sqrt>
 800fccc:	2400      	movs	r4, #0
 800fcce:	ec47 6b10 	vmov	d0, r6, r7
 800fcd2:	9302      	str	r3, [sp, #8]
 800fcd4:	f000 fc88 	bl	80105e8 <fabs>
 800fcd8:	9b02      	ldr	r3, [sp, #8]
 800fcda:	ec51 0b10 	vmov	r0, r1, d0
 800fcde:	bb53      	cbnz	r3, 800fd36 <__ieee754_pow+0x1d6>
 800fce0:	4b44      	ldr	r3, [pc, #272]	@ (800fdf4 <__ieee754_pow+0x294>)
 800fce2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800fce6:	429a      	cmp	r2, r3
 800fce8:	d002      	beq.n	800fcf0 <__ieee754_pow+0x190>
 800fcea:	f1b8 0f00 	cmp.w	r8, #0
 800fcee:	d122      	bne.n	800fd36 <__ieee754_pow+0x1d6>
 800fcf0:	f1b9 0f00 	cmp.w	r9, #0
 800fcf4:	da05      	bge.n	800fd02 <__ieee754_pow+0x1a2>
 800fcf6:	4602      	mov	r2, r0
 800fcf8:	460b      	mov	r3, r1
 800fcfa:	2000      	movs	r0, #0
 800fcfc:	493d      	ldr	r1, [pc, #244]	@ (800fdf4 <__ieee754_pow+0x294>)
 800fcfe:	f7f0 fdad 	bl	800085c <__aeabi_ddiv>
 800fd02:	2d00      	cmp	r5, #0
 800fd04:	f6bf af49 	bge.w	800fb9a <__ieee754_pow+0x3a>
 800fd08:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800fd0c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800fd10:	ea58 0804 	orrs.w	r8, r8, r4
 800fd14:	d108      	bne.n	800fd28 <__ieee754_pow+0x1c8>
 800fd16:	4602      	mov	r2, r0
 800fd18:	460b      	mov	r3, r1
 800fd1a:	4610      	mov	r0, r2
 800fd1c:	4619      	mov	r1, r3
 800fd1e:	f7f0 fabb 	bl	8000298 <__aeabi_dsub>
 800fd22:	4602      	mov	r2, r0
 800fd24:	460b      	mov	r3, r1
 800fd26:	e794      	b.n	800fc52 <__ieee754_pow+0xf2>
 800fd28:	2c01      	cmp	r4, #1
 800fd2a:	f47f af36 	bne.w	800fb9a <__ieee754_pow+0x3a>
 800fd2e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fd32:	4619      	mov	r1, r3
 800fd34:	e731      	b.n	800fb9a <__ieee754_pow+0x3a>
 800fd36:	0feb      	lsrs	r3, r5, #31
 800fd38:	3b01      	subs	r3, #1
 800fd3a:	ea53 0204 	orrs.w	r2, r3, r4
 800fd3e:	d102      	bne.n	800fd46 <__ieee754_pow+0x1e6>
 800fd40:	4632      	mov	r2, r6
 800fd42:	463b      	mov	r3, r7
 800fd44:	e7e9      	b.n	800fd1a <__ieee754_pow+0x1ba>
 800fd46:	3c01      	subs	r4, #1
 800fd48:	431c      	orrs	r4, r3
 800fd4a:	d016      	beq.n	800fd7a <__ieee754_pow+0x21a>
 800fd4c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800fdd8 <__ieee754_pow+0x278>
 800fd50:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800fd54:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fd58:	f240 8112 	bls.w	800ff80 <__ieee754_pow+0x420>
 800fd5c:	4b28      	ldr	r3, [pc, #160]	@ (800fe00 <__ieee754_pow+0x2a0>)
 800fd5e:	459a      	cmp	sl, r3
 800fd60:	4b25      	ldr	r3, [pc, #148]	@ (800fdf8 <__ieee754_pow+0x298>)
 800fd62:	d916      	bls.n	800fd92 <__ieee754_pow+0x232>
 800fd64:	4598      	cmp	r8, r3
 800fd66:	d80b      	bhi.n	800fd80 <__ieee754_pow+0x220>
 800fd68:	f1b9 0f00 	cmp.w	r9, #0
 800fd6c:	da0b      	bge.n	800fd86 <__ieee754_pow+0x226>
 800fd6e:	2000      	movs	r0, #0
 800fd70:	b011      	add	sp, #68	@ 0x44
 800fd72:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd76:	f000 bcf3 	b.w	8010760 <__math_oflow>
 800fd7a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800fde0 <__ieee754_pow+0x280>
 800fd7e:	e7e7      	b.n	800fd50 <__ieee754_pow+0x1f0>
 800fd80:	f1b9 0f00 	cmp.w	r9, #0
 800fd84:	dcf3      	bgt.n	800fd6e <__ieee754_pow+0x20e>
 800fd86:	2000      	movs	r0, #0
 800fd88:	b011      	add	sp, #68	@ 0x44
 800fd8a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd8e:	f000 bcdf 	b.w	8010750 <__math_uflow>
 800fd92:	4598      	cmp	r8, r3
 800fd94:	d20c      	bcs.n	800fdb0 <__ieee754_pow+0x250>
 800fd96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	2300      	movs	r3, #0
 800fd9e:	f7f0 fea5 	bl	8000aec <__aeabi_dcmplt>
 800fda2:	3800      	subs	r0, #0
 800fda4:	bf18      	it	ne
 800fda6:	2001      	movne	r0, #1
 800fda8:	f1b9 0f00 	cmp.w	r9, #0
 800fdac:	daec      	bge.n	800fd88 <__ieee754_pow+0x228>
 800fdae:	e7df      	b.n	800fd70 <__ieee754_pow+0x210>
 800fdb0:	4b10      	ldr	r3, [pc, #64]	@ (800fdf4 <__ieee754_pow+0x294>)
 800fdb2:	4598      	cmp	r8, r3
 800fdb4:	f04f 0200 	mov.w	r2, #0
 800fdb8:	d924      	bls.n	800fe04 <__ieee754_pow+0x2a4>
 800fdba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	f7f0 fe94 	bl	8000aec <__aeabi_dcmplt>
 800fdc4:	3800      	subs	r0, #0
 800fdc6:	bf18      	it	ne
 800fdc8:	2001      	movne	r0, #1
 800fdca:	f1b9 0f00 	cmp.w	r9, #0
 800fdce:	dccf      	bgt.n	800fd70 <__ieee754_pow+0x210>
 800fdd0:	e7da      	b.n	800fd88 <__ieee754_pow+0x228>
 800fdd2:	bf00      	nop
 800fdd4:	f3af 8000 	nop.w
 800fdd8:	00000000 	.word	0x00000000
 800fddc:	3ff00000 	.word	0x3ff00000
 800fde0:	00000000 	.word	0x00000000
 800fde4:	bff00000 	.word	0xbff00000
 800fde8:	fff00000 	.word	0xfff00000
 800fdec:	7ff00000 	.word	0x7ff00000
 800fdf0:	433fffff 	.word	0x433fffff
 800fdf4:	3ff00000 	.word	0x3ff00000
 800fdf8:	3fefffff 	.word	0x3fefffff
 800fdfc:	3fe00000 	.word	0x3fe00000
 800fe00:	43f00000 	.word	0x43f00000
 800fe04:	4b5a      	ldr	r3, [pc, #360]	@ (800ff70 <__ieee754_pow+0x410>)
 800fe06:	f7f0 fa47 	bl	8000298 <__aeabi_dsub>
 800fe0a:	a351      	add	r3, pc, #324	@ (adr r3, 800ff50 <__ieee754_pow+0x3f0>)
 800fe0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe10:	4604      	mov	r4, r0
 800fe12:	460d      	mov	r5, r1
 800fe14:	f7f0 fbf8 	bl	8000608 <__aeabi_dmul>
 800fe18:	a34f      	add	r3, pc, #316	@ (adr r3, 800ff58 <__ieee754_pow+0x3f8>)
 800fe1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe1e:	4606      	mov	r6, r0
 800fe20:	460f      	mov	r7, r1
 800fe22:	4620      	mov	r0, r4
 800fe24:	4629      	mov	r1, r5
 800fe26:	f7f0 fbef 	bl	8000608 <__aeabi_dmul>
 800fe2a:	4b52      	ldr	r3, [pc, #328]	@ (800ff74 <__ieee754_pow+0x414>)
 800fe2c:	4682      	mov	sl, r0
 800fe2e:	468b      	mov	fp, r1
 800fe30:	2200      	movs	r2, #0
 800fe32:	4620      	mov	r0, r4
 800fe34:	4629      	mov	r1, r5
 800fe36:	f7f0 fbe7 	bl	8000608 <__aeabi_dmul>
 800fe3a:	4602      	mov	r2, r0
 800fe3c:	460b      	mov	r3, r1
 800fe3e:	a148      	add	r1, pc, #288	@ (adr r1, 800ff60 <__ieee754_pow+0x400>)
 800fe40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fe44:	f7f0 fa28 	bl	8000298 <__aeabi_dsub>
 800fe48:	4622      	mov	r2, r4
 800fe4a:	462b      	mov	r3, r5
 800fe4c:	f7f0 fbdc 	bl	8000608 <__aeabi_dmul>
 800fe50:	4602      	mov	r2, r0
 800fe52:	460b      	mov	r3, r1
 800fe54:	2000      	movs	r0, #0
 800fe56:	4948      	ldr	r1, [pc, #288]	@ (800ff78 <__ieee754_pow+0x418>)
 800fe58:	f7f0 fa1e 	bl	8000298 <__aeabi_dsub>
 800fe5c:	4622      	mov	r2, r4
 800fe5e:	4680      	mov	r8, r0
 800fe60:	4689      	mov	r9, r1
 800fe62:	462b      	mov	r3, r5
 800fe64:	4620      	mov	r0, r4
 800fe66:	4629      	mov	r1, r5
 800fe68:	f7f0 fbce 	bl	8000608 <__aeabi_dmul>
 800fe6c:	4602      	mov	r2, r0
 800fe6e:	460b      	mov	r3, r1
 800fe70:	4640      	mov	r0, r8
 800fe72:	4649      	mov	r1, r9
 800fe74:	f7f0 fbc8 	bl	8000608 <__aeabi_dmul>
 800fe78:	a33b      	add	r3, pc, #236	@ (adr r3, 800ff68 <__ieee754_pow+0x408>)
 800fe7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe7e:	f7f0 fbc3 	bl	8000608 <__aeabi_dmul>
 800fe82:	4602      	mov	r2, r0
 800fe84:	460b      	mov	r3, r1
 800fe86:	4650      	mov	r0, sl
 800fe88:	4659      	mov	r1, fp
 800fe8a:	f7f0 fa05 	bl	8000298 <__aeabi_dsub>
 800fe8e:	4602      	mov	r2, r0
 800fe90:	460b      	mov	r3, r1
 800fe92:	4680      	mov	r8, r0
 800fe94:	4689      	mov	r9, r1
 800fe96:	4630      	mov	r0, r6
 800fe98:	4639      	mov	r1, r7
 800fe9a:	f7f0 f9ff 	bl	800029c <__adddf3>
 800fe9e:	2400      	movs	r4, #0
 800fea0:	4632      	mov	r2, r6
 800fea2:	463b      	mov	r3, r7
 800fea4:	4620      	mov	r0, r4
 800fea6:	460d      	mov	r5, r1
 800fea8:	f7f0 f9f6 	bl	8000298 <__aeabi_dsub>
 800feac:	4602      	mov	r2, r0
 800feae:	460b      	mov	r3, r1
 800feb0:	4640      	mov	r0, r8
 800feb2:	4649      	mov	r1, r9
 800feb4:	f7f0 f9f0 	bl	8000298 <__aeabi_dsub>
 800feb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800febc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fec0:	2300      	movs	r3, #0
 800fec2:	9304      	str	r3, [sp, #16]
 800fec4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800fec8:	4606      	mov	r6, r0
 800feca:	460f      	mov	r7, r1
 800fecc:	4652      	mov	r2, sl
 800fece:	465b      	mov	r3, fp
 800fed0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fed4:	f7f0 f9e0 	bl	8000298 <__aeabi_dsub>
 800fed8:	4622      	mov	r2, r4
 800feda:	462b      	mov	r3, r5
 800fedc:	f7f0 fb94 	bl	8000608 <__aeabi_dmul>
 800fee0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fee4:	4680      	mov	r8, r0
 800fee6:	4689      	mov	r9, r1
 800fee8:	4630      	mov	r0, r6
 800feea:	4639      	mov	r1, r7
 800feec:	f7f0 fb8c 	bl	8000608 <__aeabi_dmul>
 800fef0:	4602      	mov	r2, r0
 800fef2:	460b      	mov	r3, r1
 800fef4:	4640      	mov	r0, r8
 800fef6:	4649      	mov	r1, r9
 800fef8:	f7f0 f9d0 	bl	800029c <__adddf3>
 800fefc:	4652      	mov	r2, sl
 800fefe:	465b      	mov	r3, fp
 800ff00:	4606      	mov	r6, r0
 800ff02:	460f      	mov	r7, r1
 800ff04:	4620      	mov	r0, r4
 800ff06:	4629      	mov	r1, r5
 800ff08:	f7f0 fb7e 	bl	8000608 <__aeabi_dmul>
 800ff0c:	460b      	mov	r3, r1
 800ff0e:	4602      	mov	r2, r0
 800ff10:	4680      	mov	r8, r0
 800ff12:	4689      	mov	r9, r1
 800ff14:	4630      	mov	r0, r6
 800ff16:	4639      	mov	r1, r7
 800ff18:	f7f0 f9c0 	bl	800029c <__adddf3>
 800ff1c:	4b17      	ldr	r3, [pc, #92]	@ (800ff7c <__ieee754_pow+0x41c>)
 800ff1e:	4299      	cmp	r1, r3
 800ff20:	4604      	mov	r4, r0
 800ff22:	460d      	mov	r5, r1
 800ff24:	468a      	mov	sl, r1
 800ff26:	468b      	mov	fp, r1
 800ff28:	f340 82ef 	ble.w	801050a <__ieee754_pow+0x9aa>
 800ff2c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ff30:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ff34:	4303      	orrs	r3, r0
 800ff36:	f000 81e8 	beq.w	801030a <__ieee754_pow+0x7aa>
 800ff3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff3e:	2200      	movs	r2, #0
 800ff40:	2300      	movs	r3, #0
 800ff42:	f7f0 fdd3 	bl	8000aec <__aeabi_dcmplt>
 800ff46:	3800      	subs	r0, #0
 800ff48:	bf18      	it	ne
 800ff4a:	2001      	movne	r0, #1
 800ff4c:	e710      	b.n	800fd70 <__ieee754_pow+0x210>
 800ff4e:	bf00      	nop
 800ff50:	60000000 	.word	0x60000000
 800ff54:	3ff71547 	.word	0x3ff71547
 800ff58:	f85ddf44 	.word	0xf85ddf44
 800ff5c:	3e54ae0b 	.word	0x3e54ae0b
 800ff60:	55555555 	.word	0x55555555
 800ff64:	3fd55555 	.word	0x3fd55555
 800ff68:	652b82fe 	.word	0x652b82fe
 800ff6c:	3ff71547 	.word	0x3ff71547
 800ff70:	3ff00000 	.word	0x3ff00000
 800ff74:	3fd00000 	.word	0x3fd00000
 800ff78:	3fe00000 	.word	0x3fe00000
 800ff7c:	408fffff 	.word	0x408fffff
 800ff80:	4bd5      	ldr	r3, [pc, #852]	@ (80102d8 <__ieee754_pow+0x778>)
 800ff82:	402b      	ands	r3, r5
 800ff84:	2200      	movs	r2, #0
 800ff86:	b92b      	cbnz	r3, 800ff94 <__ieee754_pow+0x434>
 800ff88:	4bd4      	ldr	r3, [pc, #848]	@ (80102dc <__ieee754_pow+0x77c>)
 800ff8a:	f7f0 fb3d 	bl	8000608 <__aeabi_dmul>
 800ff8e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800ff92:	468b      	mov	fp, r1
 800ff94:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ff98:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ff9c:	4413      	add	r3, r2
 800ff9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ffa0:	4bcf      	ldr	r3, [pc, #828]	@ (80102e0 <__ieee754_pow+0x780>)
 800ffa2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ffa6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ffaa:	459b      	cmp	fp, r3
 800ffac:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ffb0:	dd08      	ble.n	800ffc4 <__ieee754_pow+0x464>
 800ffb2:	4bcc      	ldr	r3, [pc, #816]	@ (80102e4 <__ieee754_pow+0x784>)
 800ffb4:	459b      	cmp	fp, r3
 800ffb6:	f340 81a5 	ble.w	8010304 <__ieee754_pow+0x7a4>
 800ffba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ffbc:	3301      	adds	r3, #1
 800ffbe:	930a      	str	r3, [sp, #40]	@ 0x28
 800ffc0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800ffc4:	f04f 0a00 	mov.w	sl, #0
 800ffc8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ffcc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ffce:	4bc6      	ldr	r3, [pc, #792]	@ (80102e8 <__ieee754_pow+0x788>)
 800ffd0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ffd4:	ed93 7b00 	vldr	d7, [r3]
 800ffd8:	4629      	mov	r1, r5
 800ffda:	ec53 2b17 	vmov	r2, r3, d7
 800ffde:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ffe2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ffe6:	f7f0 f957 	bl	8000298 <__aeabi_dsub>
 800ffea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ffee:	4606      	mov	r6, r0
 800fff0:	460f      	mov	r7, r1
 800fff2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fff6:	f7f0 f951 	bl	800029c <__adddf3>
 800fffa:	4602      	mov	r2, r0
 800fffc:	460b      	mov	r3, r1
 800fffe:	2000      	movs	r0, #0
 8010000:	49ba      	ldr	r1, [pc, #744]	@ (80102ec <__ieee754_pow+0x78c>)
 8010002:	f7f0 fc2b 	bl	800085c <__aeabi_ddiv>
 8010006:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801000a:	4602      	mov	r2, r0
 801000c:	460b      	mov	r3, r1
 801000e:	4630      	mov	r0, r6
 8010010:	4639      	mov	r1, r7
 8010012:	f7f0 faf9 	bl	8000608 <__aeabi_dmul>
 8010016:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801001a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 801001e:	106d      	asrs	r5, r5, #1
 8010020:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8010024:	f04f 0b00 	mov.w	fp, #0
 8010028:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 801002c:	4661      	mov	r1, ip
 801002e:	2200      	movs	r2, #0
 8010030:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8010034:	4658      	mov	r0, fp
 8010036:	46e1      	mov	r9, ip
 8010038:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 801003c:	4614      	mov	r4, r2
 801003e:	461d      	mov	r5, r3
 8010040:	f7f0 fae2 	bl	8000608 <__aeabi_dmul>
 8010044:	4602      	mov	r2, r0
 8010046:	460b      	mov	r3, r1
 8010048:	4630      	mov	r0, r6
 801004a:	4639      	mov	r1, r7
 801004c:	f7f0 f924 	bl	8000298 <__aeabi_dsub>
 8010050:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010054:	4606      	mov	r6, r0
 8010056:	460f      	mov	r7, r1
 8010058:	4620      	mov	r0, r4
 801005a:	4629      	mov	r1, r5
 801005c:	f7f0 f91c 	bl	8000298 <__aeabi_dsub>
 8010060:	4602      	mov	r2, r0
 8010062:	460b      	mov	r3, r1
 8010064:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010068:	f7f0 f916 	bl	8000298 <__aeabi_dsub>
 801006c:	465a      	mov	r2, fp
 801006e:	464b      	mov	r3, r9
 8010070:	f7f0 faca 	bl	8000608 <__aeabi_dmul>
 8010074:	4602      	mov	r2, r0
 8010076:	460b      	mov	r3, r1
 8010078:	4630      	mov	r0, r6
 801007a:	4639      	mov	r1, r7
 801007c:	f7f0 f90c 	bl	8000298 <__aeabi_dsub>
 8010080:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010084:	f7f0 fac0 	bl	8000608 <__aeabi_dmul>
 8010088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801008c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010090:	4610      	mov	r0, r2
 8010092:	4619      	mov	r1, r3
 8010094:	f7f0 fab8 	bl	8000608 <__aeabi_dmul>
 8010098:	a37d      	add	r3, pc, #500	@ (adr r3, 8010290 <__ieee754_pow+0x730>)
 801009a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801009e:	4604      	mov	r4, r0
 80100a0:	460d      	mov	r5, r1
 80100a2:	f7f0 fab1 	bl	8000608 <__aeabi_dmul>
 80100a6:	a37c      	add	r3, pc, #496	@ (adr r3, 8010298 <__ieee754_pow+0x738>)
 80100a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ac:	f7f0 f8f6 	bl	800029c <__adddf3>
 80100b0:	4622      	mov	r2, r4
 80100b2:	462b      	mov	r3, r5
 80100b4:	f7f0 faa8 	bl	8000608 <__aeabi_dmul>
 80100b8:	a379      	add	r3, pc, #484	@ (adr r3, 80102a0 <__ieee754_pow+0x740>)
 80100ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100be:	f7f0 f8ed 	bl	800029c <__adddf3>
 80100c2:	4622      	mov	r2, r4
 80100c4:	462b      	mov	r3, r5
 80100c6:	f7f0 fa9f 	bl	8000608 <__aeabi_dmul>
 80100ca:	a377      	add	r3, pc, #476	@ (adr r3, 80102a8 <__ieee754_pow+0x748>)
 80100cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100d0:	f7f0 f8e4 	bl	800029c <__adddf3>
 80100d4:	4622      	mov	r2, r4
 80100d6:	462b      	mov	r3, r5
 80100d8:	f7f0 fa96 	bl	8000608 <__aeabi_dmul>
 80100dc:	a374      	add	r3, pc, #464	@ (adr r3, 80102b0 <__ieee754_pow+0x750>)
 80100de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e2:	f7f0 f8db 	bl	800029c <__adddf3>
 80100e6:	4622      	mov	r2, r4
 80100e8:	462b      	mov	r3, r5
 80100ea:	f7f0 fa8d 	bl	8000608 <__aeabi_dmul>
 80100ee:	a372      	add	r3, pc, #456	@ (adr r3, 80102b8 <__ieee754_pow+0x758>)
 80100f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f4:	f7f0 f8d2 	bl	800029c <__adddf3>
 80100f8:	4622      	mov	r2, r4
 80100fa:	4606      	mov	r6, r0
 80100fc:	460f      	mov	r7, r1
 80100fe:	462b      	mov	r3, r5
 8010100:	4620      	mov	r0, r4
 8010102:	4629      	mov	r1, r5
 8010104:	f7f0 fa80 	bl	8000608 <__aeabi_dmul>
 8010108:	4602      	mov	r2, r0
 801010a:	460b      	mov	r3, r1
 801010c:	4630      	mov	r0, r6
 801010e:	4639      	mov	r1, r7
 8010110:	f7f0 fa7a 	bl	8000608 <__aeabi_dmul>
 8010114:	465a      	mov	r2, fp
 8010116:	4604      	mov	r4, r0
 8010118:	460d      	mov	r5, r1
 801011a:	464b      	mov	r3, r9
 801011c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010120:	f7f0 f8bc 	bl	800029c <__adddf3>
 8010124:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010128:	f7f0 fa6e 	bl	8000608 <__aeabi_dmul>
 801012c:	4622      	mov	r2, r4
 801012e:	462b      	mov	r3, r5
 8010130:	f7f0 f8b4 	bl	800029c <__adddf3>
 8010134:	465a      	mov	r2, fp
 8010136:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801013a:	464b      	mov	r3, r9
 801013c:	4658      	mov	r0, fp
 801013e:	4649      	mov	r1, r9
 8010140:	f7f0 fa62 	bl	8000608 <__aeabi_dmul>
 8010144:	4b6a      	ldr	r3, [pc, #424]	@ (80102f0 <__ieee754_pow+0x790>)
 8010146:	2200      	movs	r2, #0
 8010148:	4606      	mov	r6, r0
 801014a:	460f      	mov	r7, r1
 801014c:	f7f0 f8a6 	bl	800029c <__adddf3>
 8010150:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010154:	f7f0 f8a2 	bl	800029c <__adddf3>
 8010158:	46d8      	mov	r8, fp
 801015a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 801015e:	460d      	mov	r5, r1
 8010160:	465a      	mov	r2, fp
 8010162:	460b      	mov	r3, r1
 8010164:	4640      	mov	r0, r8
 8010166:	4649      	mov	r1, r9
 8010168:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 801016c:	f7f0 fa4c 	bl	8000608 <__aeabi_dmul>
 8010170:	465c      	mov	r4, fp
 8010172:	4680      	mov	r8, r0
 8010174:	4689      	mov	r9, r1
 8010176:	4b5e      	ldr	r3, [pc, #376]	@ (80102f0 <__ieee754_pow+0x790>)
 8010178:	2200      	movs	r2, #0
 801017a:	4620      	mov	r0, r4
 801017c:	4629      	mov	r1, r5
 801017e:	f7f0 f88b 	bl	8000298 <__aeabi_dsub>
 8010182:	4632      	mov	r2, r6
 8010184:	463b      	mov	r3, r7
 8010186:	f7f0 f887 	bl	8000298 <__aeabi_dsub>
 801018a:	4602      	mov	r2, r0
 801018c:	460b      	mov	r3, r1
 801018e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010192:	f7f0 f881 	bl	8000298 <__aeabi_dsub>
 8010196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801019a:	f7f0 fa35 	bl	8000608 <__aeabi_dmul>
 801019e:	4622      	mov	r2, r4
 80101a0:	4606      	mov	r6, r0
 80101a2:	460f      	mov	r7, r1
 80101a4:	462b      	mov	r3, r5
 80101a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80101aa:	f7f0 fa2d 	bl	8000608 <__aeabi_dmul>
 80101ae:	4602      	mov	r2, r0
 80101b0:	460b      	mov	r3, r1
 80101b2:	4630      	mov	r0, r6
 80101b4:	4639      	mov	r1, r7
 80101b6:	f7f0 f871 	bl	800029c <__adddf3>
 80101ba:	4606      	mov	r6, r0
 80101bc:	460f      	mov	r7, r1
 80101be:	4602      	mov	r2, r0
 80101c0:	460b      	mov	r3, r1
 80101c2:	4640      	mov	r0, r8
 80101c4:	4649      	mov	r1, r9
 80101c6:	f7f0 f869 	bl	800029c <__adddf3>
 80101ca:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80101ce:	a33c      	add	r3, pc, #240	@ (adr r3, 80102c0 <__ieee754_pow+0x760>)
 80101d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d4:	4658      	mov	r0, fp
 80101d6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80101da:	460d      	mov	r5, r1
 80101dc:	f7f0 fa14 	bl	8000608 <__aeabi_dmul>
 80101e0:	465c      	mov	r4, fp
 80101e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101e6:	4642      	mov	r2, r8
 80101e8:	464b      	mov	r3, r9
 80101ea:	4620      	mov	r0, r4
 80101ec:	4629      	mov	r1, r5
 80101ee:	f7f0 f853 	bl	8000298 <__aeabi_dsub>
 80101f2:	4602      	mov	r2, r0
 80101f4:	460b      	mov	r3, r1
 80101f6:	4630      	mov	r0, r6
 80101f8:	4639      	mov	r1, r7
 80101fa:	f7f0 f84d 	bl	8000298 <__aeabi_dsub>
 80101fe:	a332      	add	r3, pc, #200	@ (adr r3, 80102c8 <__ieee754_pow+0x768>)
 8010200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010204:	f7f0 fa00 	bl	8000608 <__aeabi_dmul>
 8010208:	a331      	add	r3, pc, #196	@ (adr r3, 80102d0 <__ieee754_pow+0x770>)
 801020a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020e:	4606      	mov	r6, r0
 8010210:	460f      	mov	r7, r1
 8010212:	4620      	mov	r0, r4
 8010214:	4629      	mov	r1, r5
 8010216:	f7f0 f9f7 	bl	8000608 <__aeabi_dmul>
 801021a:	4602      	mov	r2, r0
 801021c:	460b      	mov	r3, r1
 801021e:	4630      	mov	r0, r6
 8010220:	4639      	mov	r1, r7
 8010222:	f7f0 f83b 	bl	800029c <__adddf3>
 8010226:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010228:	4b32      	ldr	r3, [pc, #200]	@ (80102f4 <__ieee754_pow+0x794>)
 801022a:	4413      	add	r3, r2
 801022c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010230:	f7f0 f834 	bl	800029c <__adddf3>
 8010234:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010238:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801023a:	f7f0 f97b 	bl	8000534 <__aeabi_i2d>
 801023e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010240:	4b2d      	ldr	r3, [pc, #180]	@ (80102f8 <__ieee754_pow+0x798>)
 8010242:	4413      	add	r3, r2
 8010244:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010248:	4606      	mov	r6, r0
 801024a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801024e:	460f      	mov	r7, r1
 8010250:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010254:	f7f0 f822 	bl	800029c <__adddf3>
 8010258:	4642      	mov	r2, r8
 801025a:	464b      	mov	r3, r9
 801025c:	f7f0 f81e 	bl	800029c <__adddf3>
 8010260:	4632      	mov	r2, r6
 8010262:	463b      	mov	r3, r7
 8010264:	f7f0 f81a 	bl	800029c <__adddf3>
 8010268:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 801026c:	4632      	mov	r2, r6
 801026e:	463b      	mov	r3, r7
 8010270:	4658      	mov	r0, fp
 8010272:	460d      	mov	r5, r1
 8010274:	f7f0 f810 	bl	8000298 <__aeabi_dsub>
 8010278:	4642      	mov	r2, r8
 801027a:	464b      	mov	r3, r9
 801027c:	f7f0 f80c 	bl	8000298 <__aeabi_dsub>
 8010280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010284:	f7f0 f808 	bl	8000298 <__aeabi_dsub>
 8010288:	465c      	mov	r4, fp
 801028a:	4602      	mov	r2, r0
 801028c:	e036      	b.n	80102fc <__ieee754_pow+0x79c>
 801028e:	bf00      	nop
 8010290:	4a454eef 	.word	0x4a454eef
 8010294:	3fca7e28 	.word	0x3fca7e28
 8010298:	93c9db65 	.word	0x93c9db65
 801029c:	3fcd864a 	.word	0x3fcd864a
 80102a0:	a91d4101 	.word	0xa91d4101
 80102a4:	3fd17460 	.word	0x3fd17460
 80102a8:	518f264d 	.word	0x518f264d
 80102ac:	3fd55555 	.word	0x3fd55555
 80102b0:	db6fabff 	.word	0xdb6fabff
 80102b4:	3fdb6db6 	.word	0x3fdb6db6
 80102b8:	33333303 	.word	0x33333303
 80102bc:	3fe33333 	.word	0x3fe33333
 80102c0:	e0000000 	.word	0xe0000000
 80102c4:	3feec709 	.word	0x3feec709
 80102c8:	dc3a03fd 	.word	0xdc3a03fd
 80102cc:	3feec709 	.word	0x3feec709
 80102d0:	145b01f5 	.word	0x145b01f5
 80102d4:	be3e2fe0 	.word	0xbe3e2fe0
 80102d8:	7ff00000 	.word	0x7ff00000
 80102dc:	43400000 	.word	0x43400000
 80102e0:	0003988e 	.word	0x0003988e
 80102e4:	000bb679 	.word	0x000bb679
 80102e8:	08010ea8 	.word	0x08010ea8
 80102ec:	3ff00000 	.word	0x3ff00000
 80102f0:	40080000 	.word	0x40080000
 80102f4:	08010e88 	.word	0x08010e88
 80102f8:	08010e98 	.word	0x08010e98
 80102fc:	460b      	mov	r3, r1
 80102fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010302:	e5d7      	b.n	800feb4 <__ieee754_pow+0x354>
 8010304:	f04f 0a01 	mov.w	sl, #1
 8010308:	e65e      	b.n	800ffc8 <__ieee754_pow+0x468>
 801030a:	a3b4      	add	r3, pc, #720	@ (adr r3, 80105dc <__ieee754_pow+0xa7c>)
 801030c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010310:	4630      	mov	r0, r6
 8010312:	4639      	mov	r1, r7
 8010314:	f7ef ffc2 	bl	800029c <__adddf3>
 8010318:	4642      	mov	r2, r8
 801031a:	e9cd 0100 	strd	r0, r1, [sp]
 801031e:	464b      	mov	r3, r9
 8010320:	4620      	mov	r0, r4
 8010322:	4629      	mov	r1, r5
 8010324:	f7ef ffb8 	bl	8000298 <__aeabi_dsub>
 8010328:	4602      	mov	r2, r0
 801032a:	460b      	mov	r3, r1
 801032c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010330:	f7f0 fbfa 	bl	8000b28 <__aeabi_dcmpgt>
 8010334:	2800      	cmp	r0, #0
 8010336:	f47f ae00 	bne.w	800ff3a <__ieee754_pow+0x3da>
 801033a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801033e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8010342:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8010346:	fa43 fa0a 	asr.w	sl, r3, sl
 801034a:	44da      	add	sl, fp
 801034c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8010350:	489d      	ldr	r0, [pc, #628]	@ (80105c8 <__ieee754_pow+0xa68>)
 8010352:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8010356:	4108      	asrs	r0, r1
 8010358:	ea00 030a 	and.w	r3, r0, sl
 801035c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8010360:	f1c1 0114 	rsb	r1, r1, #20
 8010364:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8010368:	fa4a fa01 	asr.w	sl, sl, r1
 801036c:	f1bb 0f00 	cmp.w	fp, #0
 8010370:	4640      	mov	r0, r8
 8010372:	4649      	mov	r1, r9
 8010374:	f04f 0200 	mov.w	r2, #0
 8010378:	bfb8      	it	lt
 801037a:	f1ca 0a00 	rsblt	sl, sl, #0
 801037e:	f7ef ff8b 	bl	8000298 <__aeabi_dsub>
 8010382:	4680      	mov	r8, r0
 8010384:	4689      	mov	r9, r1
 8010386:	4632      	mov	r2, r6
 8010388:	463b      	mov	r3, r7
 801038a:	4640      	mov	r0, r8
 801038c:	4649      	mov	r1, r9
 801038e:	f7ef ff85 	bl	800029c <__adddf3>
 8010392:	2400      	movs	r4, #0
 8010394:	a37c      	add	r3, pc, #496	@ (adr r3, 8010588 <__ieee754_pow+0xa28>)
 8010396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801039a:	4620      	mov	r0, r4
 801039c:	460d      	mov	r5, r1
 801039e:	f7f0 f933 	bl	8000608 <__aeabi_dmul>
 80103a2:	4642      	mov	r2, r8
 80103a4:	e9cd 0100 	strd	r0, r1, [sp]
 80103a8:	464b      	mov	r3, r9
 80103aa:	4620      	mov	r0, r4
 80103ac:	4629      	mov	r1, r5
 80103ae:	f7ef ff73 	bl	8000298 <__aeabi_dsub>
 80103b2:	4602      	mov	r2, r0
 80103b4:	460b      	mov	r3, r1
 80103b6:	4630      	mov	r0, r6
 80103b8:	4639      	mov	r1, r7
 80103ba:	f7ef ff6d 	bl	8000298 <__aeabi_dsub>
 80103be:	a374      	add	r3, pc, #464	@ (adr r3, 8010590 <__ieee754_pow+0xa30>)
 80103c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103c4:	f7f0 f920 	bl	8000608 <__aeabi_dmul>
 80103c8:	a373      	add	r3, pc, #460	@ (adr r3, 8010598 <__ieee754_pow+0xa38>)
 80103ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ce:	4680      	mov	r8, r0
 80103d0:	4689      	mov	r9, r1
 80103d2:	4620      	mov	r0, r4
 80103d4:	4629      	mov	r1, r5
 80103d6:	f7f0 f917 	bl	8000608 <__aeabi_dmul>
 80103da:	4602      	mov	r2, r0
 80103dc:	460b      	mov	r3, r1
 80103de:	4640      	mov	r0, r8
 80103e0:	4649      	mov	r1, r9
 80103e2:	f7ef ff5b 	bl	800029c <__adddf3>
 80103e6:	4604      	mov	r4, r0
 80103e8:	460d      	mov	r5, r1
 80103ea:	4602      	mov	r2, r0
 80103ec:	460b      	mov	r3, r1
 80103ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103f2:	f7ef ff53 	bl	800029c <__adddf3>
 80103f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80103fa:	4680      	mov	r8, r0
 80103fc:	4689      	mov	r9, r1
 80103fe:	f7ef ff4b 	bl	8000298 <__aeabi_dsub>
 8010402:	4602      	mov	r2, r0
 8010404:	460b      	mov	r3, r1
 8010406:	4620      	mov	r0, r4
 8010408:	4629      	mov	r1, r5
 801040a:	f7ef ff45 	bl	8000298 <__aeabi_dsub>
 801040e:	4642      	mov	r2, r8
 8010410:	4606      	mov	r6, r0
 8010412:	460f      	mov	r7, r1
 8010414:	464b      	mov	r3, r9
 8010416:	4640      	mov	r0, r8
 8010418:	4649      	mov	r1, r9
 801041a:	f7f0 f8f5 	bl	8000608 <__aeabi_dmul>
 801041e:	a360      	add	r3, pc, #384	@ (adr r3, 80105a0 <__ieee754_pow+0xa40>)
 8010420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010424:	4604      	mov	r4, r0
 8010426:	460d      	mov	r5, r1
 8010428:	f7f0 f8ee 	bl	8000608 <__aeabi_dmul>
 801042c:	a35e      	add	r3, pc, #376	@ (adr r3, 80105a8 <__ieee754_pow+0xa48>)
 801042e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010432:	f7ef ff31 	bl	8000298 <__aeabi_dsub>
 8010436:	4622      	mov	r2, r4
 8010438:	462b      	mov	r3, r5
 801043a:	f7f0 f8e5 	bl	8000608 <__aeabi_dmul>
 801043e:	a35c      	add	r3, pc, #368	@ (adr r3, 80105b0 <__ieee754_pow+0xa50>)
 8010440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010444:	f7ef ff2a 	bl	800029c <__adddf3>
 8010448:	4622      	mov	r2, r4
 801044a:	462b      	mov	r3, r5
 801044c:	f7f0 f8dc 	bl	8000608 <__aeabi_dmul>
 8010450:	a359      	add	r3, pc, #356	@ (adr r3, 80105b8 <__ieee754_pow+0xa58>)
 8010452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010456:	f7ef ff1f 	bl	8000298 <__aeabi_dsub>
 801045a:	4622      	mov	r2, r4
 801045c:	462b      	mov	r3, r5
 801045e:	f7f0 f8d3 	bl	8000608 <__aeabi_dmul>
 8010462:	a357      	add	r3, pc, #348	@ (adr r3, 80105c0 <__ieee754_pow+0xa60>)
 8010464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010468:	f7ef ff18 	bl	800029c <__adddf3>
 801046c:	4622      	mov	r2, r4
 801046e:	462b      	mov	r3, r5
 8010470:	f7f0 f8ca 	bl	8000608 <__aeabi_dmul>
 8010474:	4602      	mov	r2, r0
 8010476:	460b      	mov	r3, r1
 8010478:	4640      	mov	r0, r8
 801047a:	4649      	mov	r1, r9
 801047c:	f7ef ff0c 	bl	8000298 <__aeabi_dsub>
 8010480:	4604      	mov	r4, r0
 8010482:	460d      	mov	r5, r1
 8010484:	4602      	mov	r2, r0
 8010486:	460b      	mov	r3, r1
 8010488:	4640      	mov	r0, r8
 801048a:	4649      	mov	r1, r9
 801048c:	f7f0 f8bc 	bl	8000608 <__aeabi_dmul>
 8010490:	2200      	movs	r2, #0
 8010492:	e9cd 0100 	strd	r0, r1, [sp]
 8010496:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801049a:	4620      	mov	r0, r4
 801049c:	4629      	mov	r1, r5
 801049e:	f7ef fefb 	bl	8000298 <__aeabi_dsub>
 80104a2:	4602      	mov	r2, r0
 80104a4:	460b      	mov	r3, r1
 80104a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80104aa:	f7f0 f9d7 	bl	800085c <__aeabi_ddiv>
 80104ae:	4632      	mov	r2, r6
 80104b0:	4604      	mov	r4, r0
 80104b2:	460d      	mov	r5, r1
 80104b4:	463b      	mov	r3, r7
 80104b6:	4640      	mov	r0, r8
 80104b8:	4649      	mov	r1, r9
 80104ba:	f7f0 f8a5 	bl	8000608 <__aeabi_dmul>
 80104be:	4632      	mov	r2, r6
 80104c0:	463b      	mov	r3, r7
 80104c2:	f7ef feeb 	bl	800029c <__adddf3>
 80104c6:	4602      	mov	r2, r0
 80104c8:	460b      	mov	r3, r1
 80104ca:	4620      	mov	r0, r4
 80104cc:	4629      	mov	r1, r5
 80104ce:	f7ef fee3 	bl	8000298 <__aeabi_dsub>
 80104d2:	4642      	mov	r2, r8
 80104d4:	464b      	mov	r3, r9
 80104d6:	f7ef fedf 	bl	8000298 <__aeabi_dsub>
 80104da:	460b      	mov	r3, r1
 80104dc:	4602      	mov	r2, r0
 80104de:	493b      	ldr	r1, [pc, #236]	@ (80105cc <__ieee754_pow+0xa6c>)
 80104e0:	2000      	movs	r0, #0
 80104e2:	f7ef fed9 	bl	8000298 <__aeabi_dsub>
 80104e6:	ec41 0b10 	vmov	d0, r0, r1
 80104ea:	ee10 3a90 	vmov	r3, s1
 80104ee:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80104f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104f6:	da30      	bge.n	801055a <__ieee754_pow+0x9fa>
 80104f8:	4650      	mov	r0, sl
 80104fa:	f000 f87d 	bl	80105f8 <scalbn>
 80104fe:	ec51 0b10 	vmov	r0, r1, d0
 8010502:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010506:	f7ff bbd2 	b.w	800fcae <__ieee754_pow+0x14e>
 801050a:	4c31      	ldr	r4, [pc, #196]	@ (80105d0 <__ieee754_pow+0xa70>)
 801050c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010510:	42a3      	cmp	r3, r4
 8010512:	d91a      	bls.n	801054a <__ieee754_pow+0x9ea>
 8010514:	4b2f      	ldr	r3, [pc, #188]	@ (80105d4 <__ieee754_pow+0xa74>)
 8010516:	440b      	add	r3, r1
 8010518:	4303      	orrs	r3, r0
 801051a:	d009      	beq.n	8010530 <__ieee754_pow+0x9d0>
 801051c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010520:	2200      	movs	r2, #0
 8010522:	2300      	movs	r3, #0
 8010524:	f7f0 fae2 	bl	8000aec <__aeabi_dcmplt>
 8010528:	3800      	subs	r0, #0
 801052a:	bf18      	it	ne
 801052c:	2001      	movne	r0, #1
 801052e:	e42b      	b.n	800fd88 <__ieee754_pow+0x228>
 8010530:	4642      	mov	r2, r8
 8010532:	464b      	mov	r3, r9
 8010534:	f7ef feb0 	bl	8000298 <__aeabi_dsub>
 8010538:	4632      	mov	r2, r6
 801053a:	463b      	mov	r3, r7
 801053c:	f7f0 faea 	bl	8000b14 <__aeabi_dcmpge>
 8010540:	2800      	cmp	r0, #0
 8010542:	d1eb      	bne.n	801051c <__ieee754_pow+0x9bc>
 8010544:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 80105e4 <__ieee754_pow+0xa84>
 8010548:	e6f7      	b.n	801033a <__ieee754_pow+0x7da>
 801054a:	469a      	mov	sl, r3
 801054c:	4b22      	ldr	r3, [pc, #136]	@ (80105d8 <__ieee754_pow+0xa78>)
 801054e:	459a      	cmp	sl, r3
 8010550:	f63f aef3 	bhi.w	801033a <__ieee754_pow+0x7da>
 8010554:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010558:	e715      	b.n	8010386 <__ieee754_pow+0x826>
 801055a:	ec51 0b10 	vmov	r0, r1, d0
 801055e:	4619      	mov	r1, r3
 8010560:	e7cf      	b.n	8010502 <__ieee754_pow+0x9a2>
 8010562:	491a      	ldr	r1, [pc, #104]	@ (80105cc <__ieee754_pow+0xa6c>)
 8010564:	2000      	movs	r0, #0
 8010566:	f7ff bb18 	b.w	800fb9a <__ieee754_pow+0x3a>
 801056a:	2000      	movs	r0, #0
 801056c:	2100      	movs	r1, #0
 801056e:	f7ff bb14 	b.w	800fb9a <__ieee754_pow+0x3a>
 8010572:	4630      	mov	r0, r6
 8010574:	4639      	mov	r1, r7
 8010576:	f7ff bb10 	b.w	800fb9a <__ieee754_pow+0x3a>
 801057a:	460c      	mov	r4, r1
 801057c:	f7ff bb5e 	b.w	800fc3c <__ieee754_pow+0xdc>
 8010580:	2400      	movs	r4, #0
 8010582:	f7ff bb49 	b.w	800fc18 <__ieee754_pow+0xb8>
 8010586:	bf00      	nop
 8010588:	00000000 	.word	0x00000000
 801058c:	3fe62e43 	.word	0x3fe62e43
 8010590:	fefa39ef 	.word	0xfefa39ef
 8010594:	3fe62e42 	.word	0x3fe62e42
 8010598:	0ca86c39 	.word	0x0ca86c39
 801059c:	be205c61 	.word	0xbe205c61
 80105a0:	72bea4d0 	.word	0x72bea4d0
 80105a4:	3e663769 	.word	0x3e663769
 80105a8:	c5d26bf1 	.word	0xc5d26bf1
 80105ac:	3ebbbd41 	.word	0x3ebbbd41
 80105b0:	af25de2c 	.word	0xaf25de2c
 80105b4:	3f11566a 	.word	0x3f11566a
 80105b8:	16bebd93 	.word	0x16bebd93
 80105bc:	3f66c16c 	.word	0x3f66c16c
 80105c0:	5555553e 	.word	0x5555553e
 80105c4:	3fc55555 	.word	0x3fc55555
 80105c8:	fff00000 	.word	0xfff00000
 80105cc:	3ff00000 	.word	0x3ff00000
 80105d0:	4090cbff 	.word	0x4090cbff
 80105d4:	3f6f3400 	.word	0x3f6f3400
 80105d8:	3fe00000 	.word	0x3fe00000
 80105dc:	652b82fe 	.word	0x652b82fe
 80105e0:	3c971547 	.word	0x3c971547
 80105e4:	4090cc00 	.word	0x4090cc00

080105e8 <fabs>:
 80105e8:	ec51 0b10 	vmov	r0, r1, d0
 80105ec:	4602      	mov	r2, r0
 80105ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80105f2:	ec43 2b10 	vmov	d0, r2, r3
 80105f6:	4770      	bx	lr

080105f8 <scalbn>:
 80105f8:	b570      	push	{r4, r5, r6, lr}
 80105fa:	ec55 4b10 	vmov	r4, r5, d0
 80105fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010602:	4606      	mov	r6, r0
 8010604:	462b      	mov	r3, r5
 8010606:	b991      	cbnz	r1, 801062e <scalbn+0x36>
 8010608:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801060c:	4323      	orrs	r3, r4
 801060e:	d03d      	beq.n	801068c <scalbn+0x94>
 8010610:	4b35      	ldr	r3, [pc, #212]	@ (80106e8 <scalbn+0xf0>)
 8010612:	4620      	mov	r0, r4
 8010614:	4629      	mov	r1, r5
 8010616:	2200      	movs	r2, #0
 8010618:	f7ef fff6 	bl	8000608 <__aeabi_dmul>
 801061c:	4b33      	ldr	r3, [pc, #204]	@ (80106ec <scalbn+0xf4>)
 801061e:	429e      	cmp	r6, r3
 8010620:	4604      	mov	r4, r0
 8010622:	460d      	mov	r5, r1
 8010624:	da0f      	bge.n	8010646 <scalbn+0x4e>
 8010626:	a328      	add	r3, pc, #160	@ (adr r3, 80106c8 <scalbn+0xd0>)
 8010628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062c:	e01e      	b.n	801066c <scalbn+0x74>
 801062e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010632:	4291      	cmp	r1, r2
 8010634:	d10b      	bne.n	801064e <scalbn+0x56>
 8010636:	4622      	mov	r2, r4
 8010638:	4620      	mov	r0, r4
 801063a:	4629      	mov	r1, r5
 801063c:	f7ef fe2e 	bl	800029c <__adddf3>
 8010640:	4604      	mov	r4, r0
 8010642:	460d      	mov	r5, r1
 8010644:	e022      	b.n	801068c <scalbn+0x94>
 8010646:	460b      	mov	r3, r1
 8010648:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801064c:	3936      	subs	r1, #54	@ 0x36
 801064e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010652:	4296      	cmp	r6, r2
 8010654:	dd0d      	ble.n	8010672 <scalbn+0x7a>
 8010656:	2d00      	cmp	r5, #0
 8010658:	a11d      	add	r1, pc, #116	@ (adr r1, 80106d0 <scalbn+0xd8>)
 801065a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801065e:	da02      	bge.n	8010666 <scalbn+0x6e>
 8010660:	a11d      	add	r1, pc, #116	@ (adr r1, 80106d8 <scalbn+0xe0>)
 8010662:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010666:	a31a      	add	r3, pc, #104	@ (adr r3, 80106d0 <scalbn+0xd8>)
 8010668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801066c:	f7ef ffcc 	bl	8000608 <__aeabi_dmul>
 8010670:	e7e6      	b.n	8010640 <scalbn+0x48>
 8010672:	1872      	adds	r2, r6, r1
 8010674:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010678:	428a      	cmp	r2, r1
 801067a:	dcec      	bgt.n	8010656 <scalbn+0x5e>
 801067c:	2a00      	cmp	r2, #0
 801067e:	dd08      	ble.n	8010692 <scalbn+0x9a>
 8010680:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010684:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8010688:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801068c:	ec45 4b10 	vmov	d0, r4, r5
 8010690:	bd70      	pop	{r4, r5, r6, pc}
 8010692:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8010696:	da08      	bge.n	80106aa <scalbn+0xb2>
 8010698:	2d00      	cmp	r5, #0
 801069a:	a10b      	add	r1, pc, #44	@ (adr r1, 80106c8 <scalbn+0xd0>)
 801069c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106a0:	dac1      	bge.n	8010626 <scalbn+0x2e>
 80106a2:	a10f      	add	r1, pc, #60	@ (adr r1, 80106e0 <scalbn+0xe8>)
 80106a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106a8:	e7bd      	b.n	8010626 <scalbn+0x2e>
 80106aa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80106ae:	3236      	adds	r2, #54	@ 0x36
 80106b0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80106b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80106b8:	4620      	mov	r0, r4
 80106ba:	4b0d      	ldr	r3, [pc, #52]	@ (80106f0 <scalbn+0xf8>)
 80106bc:	4629      	mov	r1, r5
 80106be:	2200      	movs	r2, #0
 80106c0:	e7d4      	b.n	801066c <scalbn+0x74>
 80106c2:	bf00      	nop
 80106c4:	f3af 8000 	nop.w
 80106c8:	c2f8f359 	.word	0xc2f8f359
 80106cc:	01a56e1f 	.word	0x01a56e1f
 80106d0:	8800759c 	.word	0x8800759c
 80106d4:	7e37e43c 	.word	0x7e37e43c
 80106d8:	8800759c 	.word	0x8800759c
 80106dc:	fe37e43c 	.word	0xfe37e43c
 80106e0:	c2f8f359 	.word	0xc2f8f359
 80106e4:	81a56e1f 	.word	0x81a56e1f
 80106e8:	43500000 	.word	0x43500000
 80106ec:	ffff3cb0 	.word	0xffff3cb0
 80106f0:	3c900000 	.word	0x3c900000

080106f4 <with_errno>:
 80106f4:	b510      	push	{r4, lr}
 80106f6:	ed2d 8b02 	vpush	{d8}
 80106fa:	eeb0 8a40 	vmov.f32	s16, s0
 80106fe:	eef0 8a60 	vmov.f32	s17, s1
 8010702:	4604      	mov	r4, r0
 8010704:	f7fc f8d8 	bl	800c8b8 <__errno>
 8010708:	eeb0 0a48 	vmov.f32	s0, s16
 801070c:	eef0 0a68 	vmov.f32	s1, s17
 8010710:	ecbd 8b02 	vpop	{d8}
 8010714:	6004      	str	r4, [r0, #0]
 8010716:	bd10      	pop	{r4, pc}

08010718 <xflow>:
 8010718:	4603      	mov	r3, r0
 801071a:	b507      	push	{r0, r1, r2, lr}
 801071c:	ec51 0b10 	vmov	r0, r1, d0
 8010720:	b183      	cbz	r3, 8010744 <xflow+0x2c>
 8010722:	4602      	mov	r2, r0
 8010724:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010728:	e9cd 2300 	strd	r2, r3, [sp]
 801072c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010730:	f7ef ff6a 	bl	8000608 <__aeabi_dmul>
 8010734:	ec41 0b10 	vmov	d0, r0, r1
 8010738:	2022      	movs	r0, #34	@ 0x22
 801073a:	b003      	add	sp, #12
 801073c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010740:	f7ff bfd8 	b.w	80106f4 <with_errno>
 8010744:	4602      	mov	r2, r0
 8010746:	460b      	mov	r3, r1
 8010748:	e7ee      	b.n	8010728 <xflow+0x10>
 801074a:	0000      	movs	r0, r0
 801074c:	0000      	movs	r0, r0
	...

08010750 <__math_uflow>:
 8010750:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010758 <__math_uflow+0x8>
 8010754:	f7ff bfe0 	b.w	8010718 <xflow>
 8010758:	00000000 	.word	0x00000000
 801075c:	10000000 	.word	0x10000000

08010760 <__math_oflow>:
 8010760:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010768 <__math_oflow+0x8>
 8010764:	f7ff bfd8 	b.w	8010718 <xflow>
 8010768:	00000000 	.word	0x00000000
 801076c:	70000000 	.word	0x70000000

08010770 <__ieee754_sqrt>:
 8010770:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010774:	4a68      	ldr	r2, [pc, #416]	@ (8010918 <__ieee754_sqrt+0x1a8>)
 8010776:	ec55 4b10 	vmov	r4, r5, d0
 801077a:	43aa      	bics	r2, r5
 801077c:	462b      	mov	r3, r5
 801077e:	4621      	mov	r1, r4
 8010780:	d110      	bne.n	80107a4 <__ieee754_sqrt+0x34>
 8010782:	4622      	mov	r2, r4
 8010784:	4620      	mov	r0, r4
 8010786:	4629      	mov	r1, r5
 8010788:	f7ef ff3e 	bl	8000608 <__aeabi_dmul>
 801078c:	4602      	mov	r2, r0
 801078e:	460b      	mov	r3, r1
 8010790:	4620      	mov	r0, r4
 8010792:	4629      	mov	r1, r5
 8010794:	f7ef fd82 	bl	800029c <__adddf3>
 8010798:	4604      	mov	r4, r0
 801079a:	460d      	mov	r5, r1
 801079c:	ec45 4b10 	vmov	d0, r4, r5
 80107a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107a4:	2d00      	cmp	r5, #0
 80107a6:	dc0e      	bgt.n	80107c6 <__ieee754_sqrt+0x56>
 80107a8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80107ac:	4322      	orrs	r2, r4
 80107ae:	d0f5      	beq.n	801079c <__ieee754_sqrt+0x2c>
 80107b0:	b19d      	cbz	r5, 80107da <__ieee754_sqrt+0x6a>
 80107b2:	4622      	mov	r2, r4
 80107b4:	4620      	mov	r0, r4
 80107b6:	4629      	mov	r1, r5
 80107b8:	f7ef fd6e 	bl	8000298 <__aeabi_dsub>
 80107bc:	4602      	mov	r2, r0
 80107be:	460b      	mov	r3, r1
 80107c0:	f7f0 f84c 	bl	800085c <__aeabi_ddiv>
 80107c4:	e7e8      	b.n	8010798 <__ieee754_sqrt+0x28>
 80107c6:	152a      	asrs	r2, r5, #20
 80107c8:	d115      	bne.n	80107f6 <__ieee754_sqrt+0x86>
 80107ca:	2000      	movs	r0, #0
 80107cc:	e009      	b.n	80107e2 <__ieee754_sqrt+0x72>
 80107ce:	0acb      	lsrs	r3, r1, #11
 80107d0:	3a15      	subs	r2, #21
 80107d2:	0549      	lsls	r1, r1, #21
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d0fa      	beq.n	80107ce <__ieee754_sqrt+0x5e>
 80107d8:	e7f7      	b.n	80107ca <__ieee754_sqrt+0x5a>
 80107da:	462a      	mov	r2, r5
 80107dc:	e7fa      	b.n	80107d4 <__ieee754_sqrt+0x64>
 80107de:	005b      	lsls	r3, r3, #1
 80107e0:	3001      	adds	r0, #1
 80107e2:	02dc      	lsls	r4, r3, #11
 80107e4:	d5fb      	bpl.n	80107de <__ieee754_sqrt+0x6e>
 80107e6:	1e44      	subs	r4, r0, #1
 80107e8:	1b12      	subs	r2, r2, r4
 80107ea:	f1c0 0420 	rsb	r4, r0, #32
 80107ee:	fa21 f404 	lsr.w	r4, r1, r4
 80107f2:	4323      	orrs	r3, r4
 80107f4:	4081      	lsls	r1, r0
 80107f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80107fa:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80107fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010802:	07d2      	lsls	r2, r2, #31
 8010804:	bf5c      	itt	pl
 8010806:	005b      	lslpl	r3, r3, #1
 8010808:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801080c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010810:	bf58      	it	pl
 8010812:	0049      	lslpl	r1, r1, #1
 8010814:	2600      	movs	r6, #0
 8010816:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801081a:	106d      	asrs	r5, r5, #1
 801081c:	0049      	lsls	r1, r1, #1
 801081e:	2016      	movs	r0, #22
 8010820:	4632      	mov	r2, r6
 8010822:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8010826:	1917      	adds	r7, r2, r4
 8010828:	429f      	cmp	r7, r3
 801082a:	bfde      	ittt	le
 801082c:	193a      	addle	r2, r7, r4
 801082e:	1bdb      	suble	r3, r3, r7
 8010830:	1936      	addle	r6, r6, r4
 8010832:	0fcf      	lsrs	r7, r1, #31
 8010834:	3801      	subs	r0, #1
 8010836:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801083a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801083e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8010842:	d1f0      	bne.n	8010826 <__ieee754_sqrt+0xb6>
 8010844:	4604      	mov	r4, r0
 8010846:	2720      	movs	r7, #32
 8010848:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801084c:	429a      	cmp	r2, r3
 801084e:	eb00 0e0c 	add.w	lr, r0, ip
 8010852:	db02      	blt.n	801085a <__ieee754_sqrt+0xea>
 8010854:	d113      	bne.n	801087e <__ieee754_sqrt+0x10e>
 8010856:	458e      	cmp	lr, r1
 8010858:	d811      	bhi.n	801087e <__ieee754_sqrt+0x10e>
 801085a:	f1be 0f00 	cmp.w	lr, #0
 801085e:	eb0e 000c 	add.w	r0, lr, ip
 8010862:	da42      	bge.n	80108ea <__ieee754_sqrt+0x17a>
 8010864:	2800      	cmp	r0, #0
 8010866:	db40      	blt.n	80108ea <__ieee754_sqrt+0x17a>
 8010868:	f102 0801 	add.w	r8, r2, #1
 801086c:	1a9b      	subs	r3, r3, r2
 801086e:	458e      	cmp	lr, r1
 8010870:	bf88      	it	hi
 8010872:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8010876:	eba1 010e 	sub.w	r1, r1, lr
 801087a:	4464      	add	r4, ip
 801087c:	4642      	mov	r2, r8
 801087e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8010882:	3f01      	subs	r7, #1
 8010884:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8010888:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801088c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8010890:	d1dc      	bne.n	801084c <__ieee754_sqrt+0xdc>
 8010892:	4319      	orrs	r1, r3
 8010894:	d01b      	beq.n	80108ce <__ieee754_sqrt+0x15e>
 8010896:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801091c <__ieee754_sqrt+0x1ac>
 801089a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8010920 <__ieee754_sqrt+0x1b0>
 801089e:	e9da 0100 	ldrd	r0, r1, [sl]
 80108a2:	e9db 2300 	ldrd	r2, r3, [fp]
 80108a6:	f7ef fcf7 	bl	8000298 <__aeabi_dsub>
 80108aa:	e9da 8900 	ldrd	r8, r9, [sl]
 80108ae:	4602      	mov	r2, r0
 80108b0:	460b      	mov	r3, r1
 80108b2:	4640      	mov	r0, r8
 80108b4:	4649      	mov	r1, r9
 80108b6:	f7f0 f923 	bl	8000b00 <__aeabi_dcmple>
 80108ba:	b140      	cbz	r0, 80108ce <__ieee754_sqrt+0x15e>
 80108bc:	f1b4 3fff 	cmp.w	r4, #4294967295
 80108c0:	e9da 0100 	ldrd	r0, r1, [sl]
 80108c4:	e9db 2300 	ldrd	r2, r3, [fp]
 80108c8:	d111      	bne.n	80108ee <__ieee754_sqrt+0x17e>
 80108ca:	3601      	adds	r6, #1
 80108cc:	463c      	mov	r4, r7
 80108ce:	1072      	asrs	r2, r6, #1
 80108d0:	0863      	lsrs	r3, r4, #1
 80108d2:	07f1      	lsls	r1, r6, #31
 80108d4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80108d8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80108dc:	bf48      	it	mi
 80108de:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80108e2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80108e6:	4618      	mov	r0, r3
 80108e8:	e756      	b.n	8010798 <__ieee754_sqrt+0x28>
 80108ea:	4690      	mov	r8, r2
 80108ec:	e7be      	b.n	801086c <__ieee754_sqrt+0xfc>
 80108ee:	f7ef fcd5 	bl	800029c <__adddf3>
 80108f2:	e9da 8900 	ldrd	r8, r9, [sl]
 80108f6:	4602      	mov	r2, r0
 80108f8:	460b      	mov	r3, r1
 80108fa:	4640      	mov	r0, r8
 80108fc:	4649      	mov	r1, r9
 80108fe:	f7f0 f8f5 	bl	8000aec <__aeabi_dcmplt>
 8010902:	b120      	cbz	r0, 801090e <__ieee754_sqrt+0x19e>
 8010904:	1ca0      	adds	r0, r4, #2
 8010906:	bf08      	it	eq
 8010908:	3601      	addeq	r6, #1
 801090a:	3402      	adds	r4, #2
 801090c:	e7df      	b.n	80108ce <__ieee754_sqrt+0x15e>
 801090e:	1c63      	adds	r3, r4, #1
 8010910:	f023 0401 	bic.w	r4, r3, #1
 8010914:	e7db      	b.n	80108ce <__ieee754_sqrt+0x15e>
 8010916:	bf00      	nop
 8010918:	7ff00000 	.word	0x7ff00000
 801091c:	200001e0 	.word	0x200001e0
 8010920:	200001d8 	.word	0x200001d8

08010924 <_init>:
 8010924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010926:	bf00      	nop
 8010928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801092a:	bc08      	pop	{r3}
 801092c:	469e      	mov	lr, r3
 801092e:	4770      	bx	lr

08010930 <_fini>:
 8010930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010932:	bf00      	nop
 8010934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010936:	bc08      	pop	{r3}
 8010938:	469e      	mov	lr, r3
 801093a:	4770      	bx	lr
