// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef __FCM_ACPU_ADDRESS_MAP_H__
#define __FCM_ACPU_ADDRESS_MAP_H__
#define ACPU_PERI_CRG		0xEC001000
#define ACPU_GPU_LPCTRL		0xE9E03000
#define ACPU_GPU_CRG		0xE9E01000
#define ACPU_GPU_CTRL		0xE9E00000
#define ACPU_MEDIA1_LPCTRL_FT	0xE7C05000
#define ACPU_MEDIA1_TPC		0xE7A02000
#define ACPU_MEDIA1_CRG		0xE7A00000
#define ACPU_AXIFE_VDEC		0xE7400400
#define ACPU_DPU_GLB		0xE7058000
#define ACPU_DPU_TOP		0xE7000000
#define ACPU_M2_CTRL		0xE5800000
#define ACPU_M2_CRG		0xE5609000
#define ACPU_M2_SC_TPC		0xE5608000
#define ACPU_AXIFE_VENC		0xE5302000
#define ACPU_CMD_DMA		0xE5100000
#define ACPU_ISP_MCU_CTRL	0xE508A000
#define ACPU_ISP_CRG		0xE5001000
#define ACPU_ISP_SC		0xE5000000
#define ACPU_USB_SUBSYS_XCTRL	0xE1890000
#define ACPU_LPIS_ACTRL		0xE1508000
#define ACPU_ASP_WDG		0xE130B000
#define ACPU_ASP_CFG		0xE1301000
#define ACPU_ASP_CRG		0xE1300000
#define ACPU_M85_BUS_SERVICE	0xE0F00000
#define ACPU_DDRB_PHY		0xC2C00000
#define ACPU_DDRA_PHY		0xC0100000
#define ACPU_ASP_WDG_SIZE	0x00001000
#define ACPU_AXIFE_VENC_SIZE	0x00001000
#define ACPU_PCTRL		0xEC002000
#define ACPU_AXIFE_VDEC_SIZE	0x00000400
#define ACPU_LMS_SYS_CTRL	0xE0009000
#define ACPU_PERI_IOCTRL	0xEC130000
#define ACPU_PERI_IOCTRL_SIZE	0x00001000
#define ACPU_LPIS_IOC		0xE1506000
#define ACPU_LPIS_IOC_SIZE	0x00001000

#endif
