# RISC-V CPU & Peripheral Desgin
## Design Environment
* Tool : VIVADO

  ![image](https://github.com/minji1025/RISC_V_CPU_Peripheral_Desgin/assets/163821451/c71616a9-68d4-4888-b67f-3ee0a05665d3)

* FPGA Board : Basys3

 <img src="https://github.com/minji1025/chronograph_Design_UART_Verification/assets/163821451/f87ef055-0e4e-4376-9a0c-5371b63081b8" width="40%" height="40%">

 * Compiler & Assembler

![image](https://github.com/minji1025/RISC_V_CPU_Peripheral_Desgin/assets/163821451/92276eb4-9112-479c-b190-4d8a201c71c9)

## Project goal
* CPU (U, J Type) design, Peripheral(TIM & GPIO & UART) design
* STM 32의 Reference Manual 방식을 기반으로 만든 Peripheral의 Reference Manual 제작
* 만든 Peripheral에 대한 Simulation

## Code
https://github.com/minji1025/RISC_V_CPU_Peripheral_Desgin/tree/master
