<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p483" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_483{left:790px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_483{left:828px;bottom:68px;letter-spacing:0.1px;}
#t3_483{left:600px;bottom:1141px;letter-spacing:-0.14px;}
#t4_483{left:70px;bottom:756px;letter-spacing:0.11px;}
#t5_483{left:152px;bottom:756px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_483{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t7_483{left:70px;bottom:716px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_483{left:70px;bottom:700px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t9_483{left:70px;bottom:680px;letter-spacing:-0.13px;}
#ta_483{left:91px;bottom:661px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_483{left:91px;bottom:643px;letter-spacing:-0.12px;}
#tc_483{left:70px;bottom:625px;letter-spacing:-0.15px;}
#td_483{left:91px;bottom:606px;letter-spacing:-0.12px;}
#te_483{left:70px;bottom:588px;letter-spacing:-0.11px;}
#tf_483{left:70px;bottom:529px;letter-spacing:0.12px;}
#tg_483{left:152px;bottom:529px;letter-spacing:0.16px;word-spacing:0.01px;}
#th_483{left:70px;bottom:507px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ti_483{left:70px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_483{left:70px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_483{left:70px;bottom:415px;letter-spacing:0.12px;}
#tl_483{left:152px;bottom:415px;letter-spacing:0.16px;word-spacing:0.01px;}
#tm_483{left:70px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tn_483{left:70px;bottom:376px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#to_483{left:70px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_483{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_483{left:70px;bottom:325px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tr_483{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_483{left:70px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_483{left:70px;bottom:269px;letter-spacing:-0.29px;word-spacing:-0.33px;}
#tu_483{left:70px;bottom:210px;letter-spacing:0.12px;}
#tv_483{left:152px;bottom:210px;letter-spacing:0.15px;word-spacing:0.01px;}
#tw_483{left:70px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_483{left:70px;bottom:161px;}
#ty_483{left:96px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_483{left:70px;bottom:139px;}
#t10_483{left:96px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_483{left:166px;bottom:1069px;letter-spacing:0.11px;word-spacing:0.03px;}
#t12_483{left:245px;bottom:1069px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t13_483{left:132px;bottom:1046px;letter-spacing:-0.11px;}
#t14_483{left:258px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_483{left:487px;bottom:1046px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t16_483{left:673px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t17_483{left:151px;bottom:1022px;letter-spacing:-0.15px;}
#t18_483{left:319px;bottom:1022px;letter-spacing:-0.11px;}
#t19_483{left:458px;bottom:1022px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_483{left:643px;bottom:1022px;letter-spacing:-0.14px;}
#t1b_483{left:131px;bottom:998px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1c_483{left:300px;bottom:998px;letter-spacing:-0.12px;}
#t1d_483{left:458px;bottom:998px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_483{left:643px;bottom:998px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_483{left:154px;bottom:973px;letter-spacing:-0.16px;}
#t1g_483{left:325px;bottom:973px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1h_483{left:458px;bottom:973px;letter-spacing:-0.13px;}
#t1i_483{left:643px;bottom:973px;letter-spacing:-0.14px;}
#t1j_483{left:134px;bottom:949px;letter-spacing:-0.14px;}
#t1k_483{left:306px;bottom:949px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_483{left:458px;bottom:949px;letter-spacing:-0.14px;}
#t1m_483{left:643px;bottom:949px;letter-spacing:-0.14px;}
#t1n_483{left:155px;bottom:924px;letter-spacing:-0.13px;}
#t1o_483{left:319px;bottom:924px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_483{left:458px;bottom:924px;letter-spacing:-0.13px;}
#t1q_483{left:643px;bottom:924px;letter-spacing:-0.14px;}
#t1r_483{left:135px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_483{left:300px;bottom:900px;letter-spacing:-0.12px;}
#t1t_483{left:458px;bottom:900px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_483{left:643px;bottom:900px;letter-spacing:-0.14px;}
#t1v_483{left:158px;bottom:867px;letter-spacing:-0.11px;}
#t1w_483{left:299px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_483{left:282px;bottom:859px;letter-spacing:-0.12px;}
#t1y_483{left:458px;bottom:867px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_483{left:643px;bottom:867px;letter-spacing:-0.14px;}
#t20_483{left:138px;bottom:826px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_483{left:281px;bottom:834px;letter-spacing:-0.11px;}
#t22_483{left:264px;bottom:817px;letter-spacing:-0.12px;}
#t23_483{left:458px;bottom:826px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_483{left:643px;bottom:826px;letter-spacing:-0.14px;}

.s1_483{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_483{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_483{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_483{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_483{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s6_483{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_483{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_483{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts483" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg483Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg483" style="-webkit-user-select: none;"><object width="935" height="1210" data="483/483.svg" type="image/svg+xml" id="pdf483" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_483" class="t s1_483">Vol. 1 </span><span id="t2_483" class="t s1_483">E-11 </span>
<span id="t3_483" class="t s2_483">INTEL® MEMORY PROTECTION EXTENSIONS </span>
<span id="t4_483" class="t s3_483">E.5.4 </span><span id="t5_483" class="t s3_483">BOUND Instruction and Intel MPX </span>
<span id="t6_483" class="t s4_483">If Intel MPX in enabled (see Section 13.5) and a #BR was caused due to a BOUND instruction, then BOUND instruc- </span>
<span id="t7_483" class="t s4_483">tion will write zero to the BNDSTATUS register. In all other situations, BOUND instruction will not modify </span>
<span id="t8_483" class="t s4_483">BNDSTATUS. Specifically, the operation of the BOUND instruction can be described as: </span>
<span id="t9_483" class="t s5_483">IF ( ( BOUND instruction caused #BR) AND ( CR4.OXXSAVE =1 AND XCR0.BNDREGS=1 AND XCR0.BNDCSR =1) AND </span>
<span id="ta_483" class="t s5_483">( (CPL=3 AND BNDCFGU.ENABLE = 1) OR (CPL &lt; 3 AND BNDCFGS.ENABLE = 1) ) ) THEN </span>
<span id="tb_483" class="t s5_483">BNDSTATUS := 0; </span>
<span id="tc_483" class="t s5_483">ELSE </span>
<span id="td_483" class="t s5_483">BNDSTATUS is not modified; </span>
<span id="te_483" class="t s5_483">FI; </span>
<span id="tf_483" class="t s3_483">E.5.5 </span><span id="tg_483" class="t s3_483">Programming Considerations </span>
<span id="th_483" class="t s4_483">Intel MPX instruction set does not dictate any calling convention, but allows the calling convention extensions to be </span>
<span id="ti_483" class="t s4_483">interoperable with legacy code by making use of the of the bound registers and the bound tables to convey argu- </span>
<span id="tj_483" class="t s4_483">ments and return values. </span>
<span id="tk_483" class="t s3_483">E.5.6 </span><span id="tl_483" class="t s3_483">Intel MPX and System Management Mode </span>
<span id="tm_483" class="t s4_483">Upon delivery of an SMI to a processor supporting Intel MPX, the contents of IA32_BNDCFGS is saved to SMM state </span>
<span id="tn_483" class="t s4_483">save map (at offset 7ED0H) and the register is then cleared when entering into SMM. RSM restores IA32_BNDCFGS </span>
<span id="to_483" class="t s4_483">from the SMM state save map. The instruction forces the reserved bits (11:2) to 0 and sign-extends the highest </span>
<span id="tp_483" class="t s4_483">implemented bit of the linear address to guarantee the canonicality of this address (regardless of what is in SMM </span>
<span id="tq_483" class="t s4_483">state save map). </span>
<span id="tr_483" class="t s4_483">The content of IA32_BNDCFGS is cleared after entering into SMM. Thus, Intel MPX is disabled inside an SMM </span>
<span id="ts_483" class="t s4_483">handler until SMM code enables it explicitly. This will prevent initialization of the bound registers by execution of </span>
<span id="tt_483" class="t s4_483">CALL, RET, JMP, or Jcc in SMM code. </span>
<span id="tu_483" class="t s3_483">E.5.7 </span><span id="tv_483" class="t s3_483">Support of Intel MPX in VMCS </span>
<span id="tw_483" class="t s4_483">A new guest-state field for IA32_BNDCFGS is added to the VMCS. In addition, two new controls are added: </span>
<span id="tx_483" class="t s6_483">• </span><span id="ty_483" class="t s4_483">a VM-exit control called “clear BNDCFGS” </span>
<span id="tz_483" class="t s6_483">• </span><span id="t10_483" class="t s4_483">a VM-entry control called “load BNDCFGS.” </span>
<span id="t11_483" class="t s7_483">Table E-4. </span><span id="t12_483" class="t s7_483">Bounds Register INIT Behavior Due to BND Prefix with Branch Instructions </span>
<span id="t13_483" class="t s8_483">Instruction </span><span id="t14_483" class="t s8_483">Branch Instruction Opcodes </span><span id="t15_483" class="t s8_483">BNDPRESERVE = 0 </span><span id="t16_483" class="t s8_483">BNDPRESERVE = 1 </span>
<span id="t17_483" class="t s5_483">CALL </span><span id="t18_483" class="t s5_483">E8, FF/2 </span><span id="t19_483" class="t s5_483">Init BND0-BND3 </span><span id="t1a_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t1b_483" class="t s5_483">BND + CALL </span><span id="t1c_483" class="t s5_483">F2 E8, F2 FF/2 </span><span id="t1d_483" class="t s5_483">BND0-BND3 unchanged </span><span id="t1e_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t1f_483" class="t s5_483">RET </span><span id="t1g_483" class="t s5_483">C2, C3 </span><span id="t1h_483" class="t s5_483">Init BND0-BND3 </span><span id="t1i_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t1j_483" class="t s5_483">BND + RET </span><span id="t1k_483" class="t s5_483">F2 C2, F2 C3 </span><span id="t1l_483" class="t s5_483">BND0-BND3 unchanged </span><span id="t1m_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t1n_483" class="t s5_483">JMP </span><span id="t1o_483" class="t s5_483">E9, FF/4 </span><span id="t1p_483" class="t s5_483">Init BND0-BND3 </span><span id="t1q_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t1r_483" class="t s5_483">BND + JMP </span><span id="t1s_483" class="t s5_483">F2 E9, F2 FF/4 </span><span id="t1t_483" class="t s5_483">BND0-BND3 unchanged </span><span id="t1u_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t1v_483" class="t s5_483">Jcc </span>
<span id="t1w_483" class="t s5_483">70 through 7F, </span>
<span id="t1x_483" class="t s5_483">0F 80 through 0F 8F </span>
<span id="t1y_483" class="t s5_483">Init BND0-BND3 </span><span id="t1z_483" class="t s5_483">BND0-BND3 unchanged </span>
<span id="t20_483" class="t s5_483">BND + Jcc </span>
<span id="t21_483" class="t s5_483">F2 70 through F2 7F, </span>
<span id="t22_483" class="t s5_483">F2 0F 80 through F2 0F 8F </span>
<span id="t23_483" class="t s5_483">BND0-BND3 unchanged </span><span id="t24_483" class="t s5_483">BND0-BND3 unchanged </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
