
parking_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1c0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  0800c2d0  0800c2d0  0000d2d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c680  0800c680  0000e498  2**0
                  CONTENTS
  4 .ARM          00000008  0800c680  0800c680  0000d680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c688  0800c688  0000e498  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c688  0800c688  0000d688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c68c  0800c68c  0000d68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000498  20000000  0800c690  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  20000498  0800cb28  0000e498  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008f8  0800cb28  0000e8f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e498  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014609  00000000  00000000  0000e4c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000278b  00000000  00000000  00022aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  00025258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e6a  00000000  00000000  000264e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d6f  00000000  00000000  0002734a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014bad  00000000  00000000  0002b0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000933a8  00000000  00000000  0003fc66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d300e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000604c  00000000  00000000  000d3054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000d90a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000498 	.word	0x20000498
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c2b8 	.word	0x0800c2b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000049c 	.word	0x2000049c
 800014c:	0800c2b8 	.word	0x0800c2b8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <LidarInit>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void LidarInit() {
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af02      	add	r7, sp, #8
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	VL53L0X_WaitDeviceBooted( Dev );
 8001036:	4b34      	ldr	r3, [pc, #208]	@ (8001108 <LidarInit+0xd8>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4618      	mov	r0, r3
 800103c:	f003 ffc2 	bl	8004fc4 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 8001040:	4b31      	ldr	r3, [pc, #196]	@ (8001108 <LidarInit+0xd8>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4618      	mov	r0, r3
 8001046:	f003 fcd9 	bl	80049fc <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 800104a:	4b2f      	ldr	r3, [pc, #188]	@ (8001108 <LidarInit+0xd8>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f003 fe38 	bl	8004cc4 <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8001054:	4b2c      	ldr	r3, [pc, #176]	@ (8001108 <LidarInit+0xd8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	1c7a      	adds	r2, r7, #1
 800105a:	1cb9      	adds	r1, r7, #2
 800105c:	4618      	mov	r0, r3
 800105e:	f004 fccb 	bl	80059f8 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8001062:	4b29      	ldr	r3, [pc, #164]	@ (8001108 <LidarInit+0xd8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	1cfa      	adds	r2, r7, #3
 8001068:	1d39      	adds	r1, r7, #4
 800106a:	4618      	mov	r0, r3
 800106c:	f005 f946 	bl	80062fc <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <LidarInit+0xd8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2101      	movs	r1, #1
 8001076:	4618      	mov	r0, r3
 8001078:	f004 f842 	bl	8005100 <VL53L0X_SetDeviceMode>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 800107c:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <LidarInit+0xd8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2201      	movs	r2, #1
 8001082:	2100      	movs	r1, #0
 8001084:	4618      	mov	r0, r3
 8001086:	f004 fab3 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800108a:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <LidarInit+0xd8>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2201      	movs	r2, #1
 8001090:	2101      	movs	r1, #1
 8001092:	4618      	mov	r0, r3
 8001094:	f004 faac 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8001098:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <LidarInit+0xd8>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f641 1299 	movw	r2, #6553	@ 0x1999
 80010a0:	2101      	movs	r1, #1
 80010a2:	4618      	mov	r0, r3
 80010a4:	f004 fb52 	bl	800574c <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80010a8:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <LidarInit+0xd8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f004 fb4a 	bl	800574c <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 80010b8:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <LidarInit+0xd8>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 80010c0:	4618      	mov	r0, r3
 80010c2:	f004 f87a 	bl	80051ba <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80010c6:	4b10      	ldr	r3, [pc, #64]	@ (8001108 <LidarInit+0xd8>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2212      	movs	r2, #18
 80010cc:	2100      	movs	r1, #0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f004 f899 	bl	8005206 <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <LidarInit+0xd8>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	220e      	movs	r2, #14
 80010da:	2101      	movs	r1, #1
 80010dc:	4618      	mov	r0, r3
 80010de:	f004 f892 	bl	8005206 <VL53L0X_SetVcselPulsePeriod>

	VL53L0X_SetGpioConfig(Dev,0,
 80010e2:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <LidarInit+0xd8>)
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	2300      	movs	r3, #0
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	2304      	movs	r3, #4
 80010ec:	2201      	movs	r2, #1
 80010ee:	2100      	movs	r1, #0
 80010f0:	f004 ff4c 	bl	8005f8c <VL53L0X_SetGpioConfig>
		    VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
		    VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY,
		    VL53L0X_INTERRUPTPOLARITY_LOW
		);
	VL53L0X_StartMeasurement(Dev);
 80010f4:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <LidarInit+0xd8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f004 fcf9 	bl	8005af0 <VL53L0X_StartMeasurement>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000000 	.word	0x20000000

0800110c <BUZZ_Apply>:


static inline void BUZZ_Apply(uint16_t hz, uint8_t duty_pct)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	460a      	mov	r2, r1
 8001116:	80fb      	strh	r3, [r7, #6]
 8001118:	4613      	mov	r3, r2
 800111a:	717b      	strb	r3, [r7, #5]
    if (hz == 0 || duty_pct == 0) {
 800111c:	88fb      	ldrh	r3, [r7, #6]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d002      	beq.n	8001128 <BUZZ_Apply+0x1c>
 8001122:	797b      	ldrb	r3, [r7, #5]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d104      	bne.n	8001132 <BUZZ_Apply+0x26>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <BUZZ_Apply+0x6c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	635a      	str	r2, [r3, #52]	@ 0x34
        return;
 8001130:	e01d      	b.n	800116e <BUZZ_Apply+0x62>
    }
    uint32_t arr = (1000000UL / hz) - 1;
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	4a11      	ldr	r2, [pc, #68]	@ (800117c <BUZZ_Apply+0x70>)
 8001136:	fbb2 f3f3 	udiv	r3, r2, r3
 800113a:	3b01      	subs	r3, #1
 800113c:	60fb      	str	r3, [r7, #12]
    if (arr < 1) arr = 1;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <BUZZ_Apply+0x3c>
 8001144:	2301      	movs	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <BUZZ_Apply+0x6c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	68fa      	ldr	r2, [r7, #12]
 800114e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001150:	4a09      	ldr	r2, [pc, #36]	@ (8001178 <BUZZ_Apply+0x6c>)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, ((arr + 1) * duty_pct) / 100);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	3301      	adds	r3, #1
 800115a:	797a      	ldrb	r2, [r7, #5]
 800115c:	fb03 f202 	mul.w	r2, r3, r2
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <BUZZ_Apply+0x6c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4906      	ldr	r1, [pc, #24]	@ (8001180 <BUZZ_Apply+0x74>)
 8001166:	fba1 1202 	umull	r1, r2, r1, r2
 800116a:	0952      	lsrs	r2, r2, #5
 800116c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800116e:	3714      	adds	r7, #20
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000514 	.word	0x20000514
 800117c:	000f4240 	.word	0x000f4240
 8001180:	51eb851f 	.word	0x51eb851f

08001184 <BUZZ_StartTone>:

static inline void BUZZ_StartTone(uint16_t hz, uint8_t duty_pct)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	460a      	mov	r2, r1
 800118e:	80fb      	strh	r3, [r7, #6]
 8001190:	4613      	mov	r3, r2
 8001192:	717b      	strb	r3, [r7, #5]
    BUZZ_Apply(hz, duty_pct);
 8001194:	797a      	ldrb	r2, [r7, #5]
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	4611      	mov	r1, r2
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ffb6 	bl	800110c <BUZZ_Apply>
    g_buzzer_enabled = 1;
 80011a0:	4b03      	ldr	r3, [pc, #12]	@ (80011b0 <BUZZ_StartTone+0x2c>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	701a      	strb	r2, [r3, #0]
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000763 	.word	0x20000763

080011b4 <BUZZ_Stop>:

static inline void BUZZ_Stop(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
	 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <BUZZ_Stop+0x1c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2200      	movs	r2, #0
 80011be:	635a      	str	r2, [r3, #52]	@ 0x34
    g_buzzer_enabled = 0;
 80011c0:	4b04      	ldr	r3, [pc, #16]	@ (80011d4 <BUZZ_Stop+0x20>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	701a      	strb	r2, [r3, #0]
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	20000514 	.word	0x20000514
 80011d4:	20000763 	.word	0x20000763

080011d8 <BUZZ_SetPatternForState>:

static void BUZZ_SetPatternForState(uint8_t s)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    if (s == last_state) return;
 80011e2:	4b34      	ldr	r3, [pc, #208]	@ (80012b4 <BUZZ_SetPatternForState+0xdc>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	79fa      	ldrb	r2, [r7, #7]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d05f      	beq.n	80012ac <BUZZ_SetPatternForState+0xd4>
    last_state = s;
 80011ec:	4a31      	ldr	r2, [pc, #196]	@ (80012b4 <BUZZ_SetPatternForState+0xdc>)
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	7013      	strb	r3, [r2, #0]

    switch (s) {
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	2b03      	cmp	r3, #3
 80011f6:	d034      	beq.n	8001262 <BUZZ_SetPatternForState+0x8a>
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	dc49      	bgt.n	8001290 <BUZZ_SetPatternForState+0xb8>
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d002      	beq.n	8001206 <BUZZ_SetPatternForState+0x2e>
 8001200:	2b02      	cmp	r3, #2
 8001202:	d017      	beq.n	8001234 <BUZZ_SetPatternForState+0x5c>
 8001204:	e044      	b.n	8001290 <BUZZ_SetPatternForState+0xb8>
    case 1:
        g_buzz_pat = (BuzzerPattern_t){ .on_ms=1000, .off_ms=0,   .freq_hz=3000, .duty_pct=50 };
 8001206:	4b2c      	ldr	r3, [pc, #176]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001208:	4a2c      	ldr	r2, [pc, #176]	@ (80012bc <BUZZ_SetPatternForState+0xe4>)
 800120a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800120e:	e883 0003 	stmia.w	r3, {r0, r1}
        g_buzz_phase_on = 1; g_buzz_counter = 0;
 8001212:	4b2b      	ldr	r3, [pc, #172]	@ (80012c0 <BUZZ_SetPatternForState+0xe8>)
 8001214:	2201      	movs	r2, #1
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	4b2a      	ldr	r3, [pc, #168]	@ (80012c4 <BUZZ_SetPatternForState+0xec>)
 800121a:	2200      	movs	r2, #0
 800121c:	801a      	strh	r2, [r3, #0]
        BUZZ_StartTone(g_buzz_pat.freq_hz, g_buzz_pat.duty_pct);
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001220:	889b      	ldrh	r3, [r3, #4]
 8001222:	b29b      	uxth	r3, r3
 8001224:	4a24      	ldr	r2, [pc, #144]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001226:	7992      	ldrb	r2, [r2, #6]
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	4611      	mov	r1, r2
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ffa9 	bl	8001184 <BUZZ_StartTone>
        break;
 8001232:	e03c      	b.n	80012ae <BUZZ_SetPatternForState+0xd6>

    case 2:
        g_buzz_pat = (BuzzerPattern_t){ .on_ms=200, .off_ms=200, .freq_hz=2500, .duty_pct=50 };
 8001234:	4b20      	ldr	r3, [pc, #128]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001236:	4a24      	ldr	r2, [pc, #144]	@ (80012c8 <BUZZ_SetPatternForState+0xf0>)
 8001238:	e892 0003 	ldmia.w	r2, {r0, r1}
 800123c:	e883 0003 	stmia.w	r3, {r0, r1}
        g_buzz_phase_on = 1; g_buzz_counter = 0;
 8001240:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <BUZZ_SetPatternForState+0xe8>)
 8001242:	2201      	movs	r2, #1
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <BUZZ_SetPatternForState+0xec>)
 8001248:	2200      	movs	r2, #0
 800124a:	801a      	strh	r2, [r3, #0]
        BUZZ_StartTone(g_buzz_pat.freq_hz, g_buzz_pat.duty_pct);
 800124c:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 800124e:	889b      	ldrh	r3, [r3, #4]
 8001250:	b29b      	uxth	r3, r3
 8001252:	4a19      	ldr	r2, [pc, #100]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001254:	7992      	ldrb	r2, [r2, #6]
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	4611      	mov	r1, r2
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff ff92 	bl	8001184 <BUZZ_StartTone>
        break;
 8001260:	e025      	b.n	80012ae <BUZZ_SetPatternForState+0xd6>

    case 3:
        g_buzz_pat = (BuzzerPattern_t){ .on_ms=80,  .off_ms=420, .freq_hz=2000, .duty_pct=50 };
 8001262:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001264:	4a19      	ldr	r2, [pc, #100]	@ (80012cc <BUZZ_SetPatternForState+0xf4>)
 8001266:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126a:	e883 0003 	stmia.w	r3, {r0, r1}
        g_buzz_phase_on = 1; g_buzz_counter = 0;
 800126e:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <BUZZ_SetPatternForState+0xe8>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
 8001274:	4b13      	ldr	r3, [pc, #76]	@ (80012c4 <BUZZ_SetPatternForState+0xec>)
 8001276:	2200      	movs	r2, #0
 8001278:	801a      	strh	r2, [r3, #0]
        BUZZ_StartTone(g_buzz_pat.freq_hz, g_buzz_pat.duty_pct);
 800127a:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 800127c:	889b      	ldrh	r3, [r3, #4]
 800127e:	b29b      	uxth	r3, r3
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001282:	7992      	ldrb	r2, [r2, #6]
 8001284:	b2d2      	uxtb	r2, r2
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff7b 	bl	8001184 <BUZZ_StartTone>
        break;
 800128e:	e00e      	b.n	80012ae <BUZZ_SetPatternForState+0xd6>

    default:
        g_buzz_pat = (BuzzerPattern_t){0};
 8001290:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <BUZZ_SetPatternForState+0xe0>)
 8001292:	461a      	mov	r2, r3
 8001294:	2300      	movs	r3, #0
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	6053      	str	r3, [r2, #4]
        g_buzz_phase_on = 0; g_buzz_counter = 0;
 800129a:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <BUZZ_SetPatternForState+0xe8>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
 80012a0:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <BUZZ_SetPatternForState+0xec>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	801a      	strh	r2, [r3, #0]
        BUZZ_Stop();
 80012a6:	f7ff ff85 	bl	80011b4 <BUZZ_Stop>
        break;
 80012aa:	e000      	b.n	80012ae <BUZZ_SetPatternForState+0xd6>
    if (s == last_state) return;
 80012ac:	bf00      	nop
    }
}
 80012ae:	3728      	adds	r7, #40	@ 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000004 	.word	0x20000004
 80012b8:	20000758 	.word	0x20000758
 80012bc:	0800c2d0 	.word	0x0800c2d0
 80012c0:	20000762 	.word	0x20000762
 80012c4:	20000760 	.word	0x20000760
 80012c8:	0800c2d8 	.word	0x0800c2d8
 80012cc:	0800c2e0 	.word	0x0800c2e0

080012d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d6:	f000 fdbf 	bl	8001e58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012da:	f000 f91b 	bl	8001514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012de:	f000 fa8d 	bl	80017fc <MX_GPIO_Init>
  MX_I2C1_Init();
 80012e2:	f000 f95f 	bl	80015a4 <MX_I2C1_Init>
  MX_IWDG_Init();
 80012e6:	f000 f98b 	bl	8001600 <MX_IWDG_Init>
  MX_TIM1_Init();
 80012ea:	f000 f9a3 	bl	8001634 <MX_TIM1_Init>
  MX_TIM2_Init();
 80012ee:	f000 fa25 	bl	800173c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80012f2:	4876      	ldr	r0, [pc, #472]	@ (80014cc <main+0x1fc>)
 80012f4:	f002 fd7a 	bl	8003dec <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012f8:	2100      	movs	r1, #0
 80012fa:	4875      	ldr	r0, [pc, #468]	@ (80014d0 <main+0x200>)
 80012fc:	f002 fe18 	bl	8003f30 <HAL_TIM_PWM_Start>

  if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) != RESET)
 8001300:	4b74      	ldr	r3, [pc, #464]	@ (80014d4 <main+0x204>)
 8001302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d012      	beq.n	8001332 <main+0x62>
  	{
  	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800130c:	2201      	movs	r2, #1
 800130e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001312:	4871      	ldr	r0, [pc, #452]	@ (80014d8 <main+0x208>)
 8001314:	f001 f8b8 	bl	8002488 <HAL_GPIO_WritePin>
  	    HAL_Delay(1000);
 8001318:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800131c:	f000 fdfe 	bl	8001f1c <HAL_Delay>
  	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001320:	2200      	movs	r2, #0
 8001322:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001326:	486c      	ldr	r0, [pc, #432]	@ (80014d8 <main+0x208>)
 8001328:	f001 f8ae 	bl	8002488 <HAL_GPIO_WritePin>
  	    __HAL_RCC_CLEAR_RESET_FLAGS();
 800132c:	4b6b      	ldr	r3, [pc, #428]	@ (80014dc <main+0x20c>)
 800132e:	2201      	movs	r2, #1
 8001330:	601a      	str	r2, [r3, #0]
  	}

  HAL_Delay(100);
 8001332:	2064      	movs	r0, #100	@ 0x64
 8001334:	f000 fdf2 	bl	8001f1c <HAL_Delay>

  Dev->I2cHandle = &hi2c1;
 8001338:	4b69      	ldr	r3, [pc, #420]	@ (80014e0 <main+0x210>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a69      	ldr	r2, [pc, #420]	@ (80014e4 <main+0x214>)
 800133e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  Dev->I2cDevAddr = 0x52;
 8001342:	4b67      	ldr	r3, [pc, #412]	@ (80014e0 <main+0x210>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2252      	movs	r2, #82	@ 0x52
 8001348:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

  HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2101      	movs	r1, #1
 8001350:	4865      	ldr	r0, [pc, #404]	@ (80014e8 <main+0x218>)
 8001352:	f001 f899 	bl	8002488 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001356:	2014      	movs	r0, #20
 8001358:	f000 fde0 	bl	8001f1c <HAL_Delay>
  HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_SET);
 800135c:	2201      	movs	r2, #1
 800135e:	2101      	movs	r1, #1
 8001360:	4861      	ldr	r0, [pc, #388]	@ (80014e8 <main+0x218>)
 8001362:	f001 f891 	bl	8002488 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8001366:	2014      	movs	r0, #20
 8001368:	f000 fdd8 	bl	8001f1c <HAL_Delay>

  LidarInit();
 800136c:	f7ff fe60 	bl	8001030 <LidarInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (flag_new_data)
 8001370:	4b5e      	ldr	r3, [pc, #376]	@ (80014ec <main+0x21c>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0fa      	beq.n	8001370 <main+0xa0>
	     {
	         flag_new_data = 0;
 800137a:	4b5c      	ldr	r3, [pc, #368]	@ (80014ec <main+0x21c>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
	         VL53L0X_Error status;
	         status = VL53L0X_GetRangingMeasurementData(Dev, &RangingData);
 8001380:	4b57      	ldr	r3, [pc, #348]	@ (80014e0 <main+0x210>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	495a      	ldr	r1, [pc, #360]	@ (80014f0 <main+0x220>)
 8001386:	4618      	mov	r0, r3
 8001388:	f004 fcb4 	bl	8005cf4 <VL53L0X_GetRangingMeasurementData>
 800138c:	4603      	mov	r3, r0
 800138e:	71fb      	strb	r3, [r7, #7]
	         if (status == VL53L0X_ERROR_NONE && RangingData.RangeStatus == 0)
 8001390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d115      	bne.n	80013c4 <main+0xf4>
 8001398:	4b55      	ldr	r3, [pc, #340]	@ (80014f0 <main+0x220>)
 800139a:	7e1b      	ldrb	r3, [r3, #24]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d111      	bne.n	80013c4 <main+0xf4>
	         {
	             distanceInCm = RangingData.RangeMilliMeter / 10.0f;
 80013a0:	4b53      	ldr	r3, [pc, #332]	@ (80014f0 <main+0x220>)
 80013a2:	891b      	ldrh	r3, [r3, #8]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fc29 	bl	8000bfc <__aeabi_i2f>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4951      	ldr	r1, [pc, #324]	@ (80014f4 <main+0x224>)
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fd2c 	bl	8000e0c <__aeabi_fdiv>
 80013b4:	4603      	mov	r3, r0
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b4f      	ldr	r3, [pc, #316]	@ (80014f8 <main+0x228>)
 80013ba:	601a      	str	r2, [r3, #0]
	             HAL_IWDG_Refresh(&hiwdg);  // refresh iwdg
 80013bc:	484f      	ldr	r0, [pc, #316]	@ (80014fc <main+0x22c>)
 80013be:	f002 f90a 	bl	80035d6 <HAL_IWDG_Refresh>
 80013c2:	e002      	b.n	80013ca <main+0xfa>
	         }
	         else
	             distanceInCm = 8190; // tidak terdeteksi
 80013c4:	4b4c      	ldr	r3, [pc, #304]	@ (80014f8 <main+0x228>)
 80013c6:	4a4e      	ldr	r2, [pc, #312]	@ (8001500 <main+0x230>)
 80013c8:	601a      	str	r2, [r3, #0]

	         VL53L0X_ClearInterruptMask(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
 80013ca:	4b45      	ldr	r3, [pc, #276]	@ (80014e0 <main+0x210>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2104      	movs	r1, #4
 80013d0:	4618      	mov	r0, r3
 80013d2:	f004 ff31 	bl	8006238 <VL53L0X_ClearInterruptMask>
	             SSD1306_Puts(distance, &Font_11x18, 1);
	             SSD1306_UpdateScreen();
	         }*/


	         if (distanceInCm < 7)
 80013d6:	4b48      	ldr	r3, [pc, #288]	@ (80014f8 <main+0x228>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	494a      	ldr	r1, [pc, #296]	@ (8001504 <main+0x234>)
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fdff 	bl	8000fe0 <__aeabi_fcmplt>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <main+0x120>
	             state = 1;
 80013e8:	4b47      	ldr	r3, [pc, #284]	@ (8001508 <main+0x238>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	701a      	strb	r2, [r3, #0]
 80013ee:	e01c      	b.n	800142a <main+0x15a>
	         else if (distanceInCm < 15)
 80013f0:	4b41      	ldr	r3, [pc, #260]	@ (80014f8 <main+0x228>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4945      	ldr	r1, [pc, #276]	@ (800150c <main+0x23c>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fdf2 	bl	8000fe0 <__aeabi_fcmplt>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <main+0x13a>
	             state = 2;
 8001402:	4b41      	ldr	r3, [pc, #260]	@ (8001508 <main+0x238>)
 8001404:	2202      	movs	r2, #2
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	e00f      	b.n	800142a <main+0x15a>
	         else if (distanceInCm < 25)
 800140a:	4b3b      	ldr	r3, [pc, #236]	@ (80014f8 <main+0x228>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4940      	ldr	r1, [pc, #256]	@ (8001510 <main+0x240>)
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fde5 	bl	8000fe0 <__aeabi_fcmplt>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <main+0x154>
	             state = 3;
 800141c:	4b3a      	ldr	r3, [pc, #232]	@ (8001508 <main+0x238>)
 800141e:	2203      	movs	r2, #3
 8001420:	701a      	strb	r2, [r3, #0]
 8001422:	e002      	b.n	800142a <main+0x15a>
	         else
	             state = 0;
 8001424:	4b38      	ldr	r3, [pc, #224]	@ (8001508 <main+0x238>)
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]


	         switch(state)
 800142a:	4b37      	ldr	r3, [pc, #220]	@ (8001508 <main+0x238>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b03      	cmp	r3, #3
 8001430:	d026      	beq.n	8001480 <main+0x1b0>
 8001432:	2b03      	cmp	r3, #3
 8001434:	dc34      	bgt.n	80014a0 <main+0x1d0>
 8001436:	2b01      	cmp	r3, #1
 8001438:	d002      	beq.n	8001440 <main+0x170>
 800143a:	2b02      	cmp	r3, #2
 800143c:	d010      	beq.n	8001460 <main+0x190>
 800143e:	e02f      	b.n	80014a0 <main+0x1d0>
	         {
	             case 1:
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	2120      	movs	r1, #32
 8001444:	4828      	ldr	r0, [pc, #160]	@ (80014e8 <main+0x218>)
 8001446:	f001 f81f 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	2140      	movs	r1, #64	@ 0x40
 800144e:	4826      	ldr	r0, [pc, #152]	@ (80014e8 <main+0x218>)
 8001450:	f001 f81a 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001454:	2200      	movs	r2, #0
 8001456:	2180      	movs	r1, #128	@ 0x80
 8001458:	4823      	ldr	r0, [pc, #140]	@ (80014e8 <main+0x218>)
 800145a:	f001 f815 	bl	8002488 <HAL_GPIO_WritePin>

	                 break;
 800145e:	e02f      	b.n	80014c0 <main+0x1f0>

	             case 2:
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001460:	2201      	movs	r2, #1
 8001462:	2140      	movs	r1, #64	@ 0x40
 8001464:	4820      	ldr	r0, [pc, #128]	@ (80014e8 <main+0x218>)
 8001466:	f001 f80f 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800146a:	2200      	movs	r2, #0
 800146c:	2180      	movs	r1, #128	@ 0x80
 800146e:	481e      	ldr	r0, [pc, #120]	@ (80014e8 <main+0x218>)
 8001470:	f001 f80a 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2120      	movs	r1, #32
 8001478:	481b      	ldr	r0, [pc, #108]	@ (80014e8 <main+0x218>)
 800147a:	f001 f805 	bl	8002488 <HAL_GPIO_WritePin>

	                 break;
 800147e:	e01f      	b.n	80014c0 <main+0x1f0>

	             case 3:
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2180      	movs	r1, #128	@ 0x80
 8001484:	4818      	ldr	r0, [pc, #96]	@ (80014e8 <main+0x218>)
 8001486:	f000 ffff 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2140      	movs	r1, #64	@ 0x40
 800148e:	4816      	ldr	r0, [pc, #88]	@ (80014e8 <main+0x218>)
 8001490:	f000 fffa 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	2120      	movs	r1, #32
 8001498:	4813      	ldr	r0, [pc, #76]	@ (80014e8 <main+0x218>)
 800149a:	f000 fff5 	bl	8002488 <HAL_GPIO_WritePin>

	                 break;
 800149e:	e00f      	b.n	80014c0 <main+0x1f0>

	             default:
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2180      	movs	r1, #128	@ 0x80
 80014a4:	4810      	ldr	r0, [pc, #64]	@ (80014e8 <main+0x218>)
 80014a6:	f000 ffef 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2140      	movs	r1, #64	@ 0x40
 80014ae:	480e      	ldr	r0, [pc, #56]	@ (80014e8 <main+0x218>)
 80014b0:	f000 ffea 	bl	8002488 <HAL_GPIO_WritePin>
	                 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2120      	movs	r1, #32
 80014b8:	480b      	ldr	r0, [pc, #44]	@ (80014e8 <main+0x218>)
 80014ba:	f000 ffe5 	bl	8002488 <HAL_GPIO_WritePin>

	                 break;
 80014be:	bf00      	nop
	         }
	         BUZZ_SetPatternForState(state);
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <main+0x238>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fe87 	bl	80011d8 <BUZZ_SetPatternForState>
	  if (flag_new_data)
 80014ca:	e751      	b.n	8001370 <main+0xa0>
 80014cc:	2000055c 	.word	0x2000055c
 80014d0:	20000514 	.word	0x20000514
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40011000 	.word	0x40011000
 80014dc:	424204e0 	.word	0x424204e0
 80014e0:	20000000 	.word	0x20000000
 80014e4:	200004b4 	.word	0x200004b4
 80014e8:	40010800 	.word	0x40010800
 80014ec:	200005a4 	.word	0x200005a4
 80014f0:	200005a8 	.word	0x200005a8
 80014f4:	41200000 	.word	0x41200000
 80014f8:	20000754 	.word	0x20000754
 80014fc:	20000508 	.word	0x20000508
 8001500:	45fff000 	.word	0x45fff000
 8001504:	40e00000 	.word	0x40e00000
 8001508:	200005a5 	.word	0x200005a5
 800150c:	41700000 	.word	0x41700000
 8001510:	41c80000 	.word	0x41c80000

08001514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b090      	sub	sp, #64	@ 0x40
 8001518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151a:	f107 0318 	add.w	r3, r7, #24
 800151e:	2228      	movs	r2, #40	@ 0x28
 8001520:	2100      	movs	r1, #0
 8001522:	4618      	mov	r0, r3
 8001524:	f008 ff95 	bl	800a452 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001536:	2309      	movs	r3, #9
 8001538:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800153a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800153e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001544:	2301      	movs	r3, #1
 8001546:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001548:	2301      	movs	r3, #1
 800154a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154c:	2302      	movs	r3, #2
 800154e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001550:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001554:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001556:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800155a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800155c:	f107 0318 	add.w	r3, r7, #24
 8001560:	4618      	mov	r0, r3
 8001562:	f002 f847 	bl	80035f4 <HAL_RCC_OscConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800156c:	f000 fa34 	bl	80019d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001570:	230f      	movs	r3, #15
 8001572:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001574:	2302      	movs	r3, #2
 8001576:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800157c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001580:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	2102      	movs	r1, #2
 800158a:	4618      	mov	r0, r3
 800158c:	f002 fab4 	bl	8003af8 <HAL_RCC_ClockConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001596:	f000 fa1f 	bl	80019d8 <Error_Handler>
  }
}
 800159a:	bf00      	nop
 800159c:	3740      	adds	r7, #64	@ 0x40
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015aa:	4a13      	ldr	r2, [pc, #76]	@ (80015f8 <MX_I2C1_Init+0x54>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80015ae:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015b0:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <MX_I2C1_Init+0x58>)
 80015b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c8:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d4:	4b07      	ldr	r3, [pc, #28]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015da:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e0:	4804      	ldr	r0, [pc, #16]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015e2:	f000 ff81 	bl	80024e8 <HAL_I2C_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015ec:	f000 f9f4 	bl	80019d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	200004b4 	.word	0x200004b4
 80015f8:	40005400 	.word	0x40005400
 80015fc:	00061a80 	.word	0x00061a80

08001600 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <MX_IWDG_Init+0x2c>)
 8001606:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <MX_IWDG_Init+0x30>)
 8001608:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800160a:	4b08      	ldr	r3, [pc, #32]	@ (800162c <MX_IWDG_Init+0x2c>)
 800160c:	2204      	movs	r2, #4
 800160e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1250;
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <MX_IWDG_Init+0x2c>)
 8001612:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 8001616:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001618:	4804      	ldr	r0, [pc, #16]	@ (800162c <MX_IWDG_Init+0x2c>)
 800161a:	f001 ff98 	bl	800354e <HAL_IWDG_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001624:	f000 f9d8 	bl	80019d8 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000508 	.word	0x20000508
 8001630:	40003000 	.word	0x40003000

08001634 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b092      	sub	sp, #72	@ 0x48
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
 8001652:	611a      	str	r2, [r3, #16]
 8001654:	615a      	str	r2, [r3, #20]
 8001656:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2220      	movs	r2, #32
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f008 fef7 	bl	800a452 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001664:	4b33      	ldr	r3, [pc, #204]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001666:	4a34      	ldr	r2, [pc, #208]	@ (8001738 <MX_TIM1_Init+0x104>)
 8001668:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800166a:	4b32      	ldr	r3, [pc, #200]	@ (8001734 <MX_TIM1_Init+0x100>)
 800166c:	2247      	movs	r2, #71	@ 0x47
 800166e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b30      	ldr	r3, [pc, #192]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001676:	4b2f      	ldr	r3, [pc, #188]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001678:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800167c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167e:	4b2d      	ldr	r3, [pc, #180]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001684:	4b2b      	ldr	r3, [pc, #172]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800168a:	4b2a      	ldr	r3, [pc, #168]	@ (8001734 <MX_TIM1_Init+0x100>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001690:	4828      	ldr	r0, [pc, #160]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001692:	f002 fbfd 	bl	8003e90 <HAL_TIM_PWM_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800169c:	f000 f99c 	bl	80019d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a4:	2300      	movs	r3, #0
 80016a6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016a8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016ac:	4619      	mov	r1, r3
 80016ae:	4821      	ldr	r0, [pc, #132]	@ (8001734 <MX_TIM1_Init+0x100>)
 80016b0:	f003 f8d0 	bl	8004854 <HAL_TIMEx_MasterConfigSynchronization>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80016ba:	f000 f98d 	bl	80019d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016be:	2360      	movs	r3, #96	@ 0x60
 80016c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016c6:	2300      	movs	r3, #0
 80016c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016ca:	2300      	movs	r3, #0
 80016cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016ce:	2300      	movs	r3, #0
 80016d0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016d2:	2300      	movs	r3, #0
 80016d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016d6:	2300      	movs	r3, #0
 80016d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016de:	2200      	movs	r2, #0
 80016e0:	4619      	mov	r1, r3
 80016e2:	4814      	ldr	r0, [pc, #80]	@ (8001734 <MX_TIM1_Init+0x100>)
 80016e4:	f002 fdb6 	bl	8004254 <HAL_TIM_PWM_ConfigChannel>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80016ee:	f000 f973 	bl	80019d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016f6:	2300      	movs	r3, #0
 80016f8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001706:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800170a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001710:	1d3b      	adds	r3, r7, #4
 8001712:	4619      	mov	r1, r3
 8001714:	4807      	ldr	r0, [pc, #28]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001716:	f003 f8fb 	bl	8004910 <HAL_TIMEx_ConfigBreakDeadTime>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001720:	f000 f95a 	bl	80019d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001724:	4803      	ldr	r0, [pc, #12]	@ (8001734 <MX_TIM1_Init+0x100>)
 8001726:	f000 fa05 	bl	8001b34 <HAL_TIM_MspPostInit>

}
 800172a:	bf00      	nop
 800172c:	3748      	adds	r7, #72	@ 0x48
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000514 	.word	0x20000514
 8001738:	40012c00 	.word	0x40012c00

0800173c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001742:	f107 0320 	add.w	r3, r7, #32
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]
 800175a:	615a      	str	r2, [r3, #20]
 800175c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800175e:	4b26      	ldr	r3, [pc, #152]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 8001760:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001764:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001766:	4b24      	ldr	r3, [pc, #144]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 8001768:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800176c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176e:	4b22      	ldr	r3, [pc, #136]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001774:	4b20      	ldr	r3, [pc, #128]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 8001776:	2263      	movs	r2, #99	@ 0x63
 8001778:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177a:	4b1f      	ldr	r3, [pc, #124]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001780:	4b1d      	ldr	r3, [pc, #116]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001786:	481c      	ldr	r0, [pc, #112]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 8001788:	f002 fb82 	bl	8003e90 <HAL_TIM_PWM_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001792:	f000 f921 	bl	80019d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800179e:	f107 0320 	add.w	r3, r7, #32
 80017a2:	4619      	mov	r1, r3
 80017a4:	4814      	ldr	r0, [pc, #80]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 80017a6:	f003 f855 	bl	8004854 <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80017b0:	f000 f912 	bl	80019d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b4:	2360      	movs	r3, #96	@ 0x60
 80017b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017bc:	2300      	movs	r3, #0
 80017be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	2200      	movs	r2, #0
 80017c8:	4619      	mov	r1, r3
 80017ca:	480b      	ldr	r0, [pc, #44]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 80017cc:	f002 fd42 	bl	8004254 <HAL_TIM_PWM_ConfigChannel>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80017d6:	f000 f8ff 	bl	80019d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80017da:	2200      	movs	r2, #0
 80017dc:	2101      	movs	r1, #1
 80017de:	201c      	movs	r0, #28
 80017e0:	f000 fc97 	bl	8002112 <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017e4:	201c      	movs	r0, #28
 80017e6:	f000 fcb0 	bl	800214a <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017ea:	4803      	ldr	r0, [pc, #12]	@ (80017f8 <MX_TIM2_Init+0xbc>)
 80017ec:	f000 f9a2 	bl	8001b34 <HAL_TIM_MspPostInit>

}
 80017f0:	bf00      	nop
 80017f2:	3728      	adds	r7, #40	@ 0x28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	2000055c 	.word	0x2000055c

080017fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 0310 	add.w	r3, r7, #16
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001810:	4b37      	ldr	r3, [pc, #220]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a36      	ldr	r2, [pc, #216]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 8001816:	f043 0310 	orr.w	r3, r3, #16
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b34      	ldr	r3, [pc, #208]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0310 	and.w	r3, r3, #16
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001828:	4b31      	ldr	r3, [pc, #196]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a30      	ldr	r2, [pc, #192]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 800182e:	f043 0320 	orr.w	r3, r3, #32
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b2e      	ldr	r3, [pc, #184]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0320 	and.w	r3, r3, #32
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001840:	4b2b      	ldr	r3, [pc, #172]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	4a2a      	ldr	r2, [pc, #168]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 8001846:	f043 0304 	orr.w	r3, r3, #4
 800184a:	6193      	str	r3, [r2, #24]
 800184c:	4b28      	ldr	r3, [pc, #160]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001858:	4b25      	ldr	r3, [pc, #148]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a24      	ldr	r2, [pc, #144]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 800185e:	f043 0308 	orr.w	r3, r3, #8
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b22      	ldr	r3, [pc, #136]	@ (80018f0 <MX_GPIO_Init+0xf4>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	603b      	str	r3, [r7, #0]
 800186e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001870:	2200      	movs	r2, #0
 8001872:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001876:	481f      	ldr	r0, [pc, #124]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001878:	f000 fe06 	bl	8002488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Lidar_xshutdown_Pin|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	21e1      	movs	r1, #225	@ 0xe1
 8001880:	481d      	ldr	r0, [pc, #116]	@ (80018f8 <MX_GPIO_Init+0xfc>)
 8001882:	f000 fe01 	bl	8002488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001886:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800188a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188c:	2301      	movs	r3, #1
 800188e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	2302      	movs	r3, #2
 8001896:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	4619      	mov	r1, r3
 800189e:	4815      	ldr	r0, [pc, #84]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 80018a0:	f000 fc6e 	bl	8002180 <HAL_GPIO_Init>

  /*Configure GPIO pins : Lidar_xshutdown_Pin PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = Lidar_xshutdown_Pin|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80018a4:	23e1      	movs	r3, #225	@ 0xe1
 80018a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2302      	movs	r3, #2
 80018b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b4:	f107 0310 	add.w	r3, r7, #16
 80018b8:	4619      	mov	r1, r3
 80018ba:	480f      	ldr	r0, [pc, #60]	@ (80018f8 <MX_GPIO_Init+0xfc>)
 80018bc:	f000 fc60 	bl	8002180 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018c0:	2302      	movs	r3, #2
 80018c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018c4:	4b0d      	ldr	r3, [pc, #52]	@ (80018fc <MX_GPIO_Init+0x100>)
 80018c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c8:	2301      	movs	r3, #1
 80018ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 0310 	add.w	r3, r7, #16
 80018d0:	4619      	mov	r1, r3
 80018d2:	4809      	ldr	r0, [pc, #36]	@ (80018f8 <MX_GPIO_Init+0xfc>)
 80018d4:	f000 fc54 	bl	8002180 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80018d8:	2200      	movs	r2, #0
 80018da:	2100      	movs	r1, #0
 80018dc:	2007      	movs	r0, #7
 80018de:	f000 fc18 	bl	8002112 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80018e2:	2007      	movs	r0, #7
 80018e4:	f000 fc31 	bl	800214a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018e8:	bf00      	nop
 80018ea:	3720      	adds	r7, #32
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40011000 	.word	0x40011000
 80018f8:	40010800 	.word	0x40010800
 80018fc:	10210000 	.word	0x10210000

08001900 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_1)
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	2b02      	cmp	r3, #2
 800190e:	d102      	bne.n	8001916 <HAL_GPIO_EXTI_Callback+0x16>
    {
        flag_new_data = 1;
 8001910:	4b03      	ldr	r3, [pc, #12]	@ (8001920 <HAL_GPIO_EXTI_Callback+0x20>)
 8001912:	2201      	movs	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
    }
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	200005a4 	.word	0x200005a4

08001924 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001934:	d147      	bne.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0xa2>
        if (g_buzz_pat.on_ms == 0 && g_buzz_pat.off_ms == 0) return;
 8001936:	4b25      	ldr	r3, [pc, #148]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	b29b      	uxth	r3, r3
 800193c:	2b00      	cmp	r3, #0
 800193e:	d104      	bne.n	800194a <HAL_TIM_PeriodElapsedCallback+0x26>
 8001940:	4b22      	ldr	r3, [pc, #136]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001942:	885b      	ldrh	r3, [r3, #2]
 8001944:	b29b      	uxth	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d03a      	beq.n	80019c0 <HAL_TIM_PeriodElapsedCallback+0x9c>

        g_buzz_counter += BUZZ_TICK_MS;
 800194a:	4b21      	ldr	r3, [pc, #132]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	b29b      	uxth	r3, r3
 8001950:	330a      	adds	r3, #10
 8001952:	b29a      	uxth	r2, r3
 8001954:	4b1e      	ldr	r3, [pc, #120]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001956:	801a      	strh	r2, [r3, #0]

        if (g_buzz_phase_on) {
 8001958:	4b1e      	ldr	r3, [pc, #120]	@ (80019d4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d015      	beq.n	800198e <HAL_TIM_PeriodElapsedCallback+0x6a>
            if (g_buzz_pat.off_ms == 0) {
 8001962:	4b1a      	ldr	r3, [pc, #104]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001964:	885b      	ldrh	r3, [r3, #2]
 8001966:	b29b      	uxth	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	d02b      	beq.n	80019c4 <HAL_TIM_PeriodElapsedCallback+0xa0>

                return;
            }
            if (g_buzz_counter >= g_buzz_pat.on_ms) {
 800196c:	4b17      	ldr	r3, [pc, #92]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	b29a      	uxth	r2, r3
 8001972:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	b29b      	uxth	r3, r3
 8001978:	429a      	cmp	r2, r3
 800197a:	d824      	bhi.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0xa2>
                g_buzz_phase_on = 0;
 800197c:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
                g_buzz_counter = 0;
 8001982:	4b13      	ldr	r3, [pc, #76]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001984:	2200      	movs	r2, #0
 8001986:	801a      	strh	r2, [r3, #0]
                BUZZ_Stop();  //
 8001988:	f7ff fc14 	bl	80011b4 <BUZZ_Stop>
 800198c:	e01b      	b.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0xa2>
            }
        } else {
            if (g_buzz_counter >= g_buzz_pat.off_ms) {
 800198e:	4b0f      	ldr	r3, [pc, #60]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001990:	885b      	ldrh	r3, [r3, #2]
 8001992:	b29a      	uxth	r2, r3
 8001994:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	b29b      	uxth	r3, r3
 800199a:	429a      	cmp	r2, r3
 800199c:	d813      	bhi.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0xa2>
                g_buzz_phase_on = 1;
 800199e:	4b0d      	ldr	r3, [pc, #52]	@ (80019d4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	701a      	strb	r2, [r3, #0]
                g_buzz_counter = 0;
 80019a4:	4b0a      	ldr	r3, [pc, #40]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	801a      	strh	r2, [r3, #0]
                BUZZ_StartTone(g_buzz_pat.freq_hz, g_buzz_pat.duty_pct);
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80019ac:	889b      	ldrh	r3, [r3, #4]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4a06      	ldr	r2, [pc, #24]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80019b2:	7992      	ldrb	r2, [r2, #6]
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	4611      	mov	r1, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fbe3 	bl	8001184 <BUZZ_StartTone>
 80019be:	e002      	b.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0xa2>
        if (g_buzz_pat.on_ms == 0 && g_buzz_pat.off_ms == 0) return;
 80019c0:	bf00      	nop
 80019c2:	e000      	b.n	80019c6 <HAL_TIM_PeriodElapsedCallback+0xa2>
                return;
 80019c4:	bf00      	nop
            }
        }
    }
}
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000758 	.word	0x20000758
 80019d0:	20000760 	.word	0x20000760
 80019d4:	20000762 	.word	0x20000762

080019d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019dc:	b672      	cpsid	i
}
 80019de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <Error_Handler+0x8>

080019e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019ea:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <HAL_MspInit+0x5c>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	4a14      	ldr	r2, [pc, #80]	@ (8001a40 <HAL_MspInit+0x5c>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	6193      	str	r3, [r2, #24]
 80019f6:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <HAL_MspInit+0x5c>)
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a02:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <HAL_MspInit+0x5c>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	4a0e      	ldr	r2, [pc, #56]	@ (8001a40 <HAL_MspInit+0x5c>)
 8001a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a0c:	61d3      	str	r3, [r2, #28]
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <HAL_MspInit+0x5c>)
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <HAL_MspInit+0x60>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	4a04      	ldr	r2, [pc, #16]	@ (8001a44 <HAL_MspInit+0x60>)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a36:	bf00      	nop
 8001a38:	3714      	adds	r7, #20
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bc80      	pop	{r7}
 8001a3e:	4770      	bx	lr
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40010000 	.word	0x40010000

08001a48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0310 	add.w	r3, r7, #16
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a15      	ldr	r2, [pc, #84]	@ (8001ab8 <HAL_I2C_MspInit+0x70>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d123      	bne.n	8001ab0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a68:	4b14      	ldr	r3, [pc, #80]	@ (8001abc <HAL_I2C_MspInit+0x74>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	4a13      	ldr	r2, [pc, #76]	@ (8001abc <HAL_I2C_MspInit+0x74>)
 8001a6e:	f043 0308 	orr.w	r3, r3, #8
 8001a72:	6193      	str	r3, [r2, #24]
 8001a74:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_I2C_MspInit+0x74>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a80:	23c0      	movs	r3, #192	@ 0xc0
 8001a82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a84:	2312      	movs	r3, #18
 8001a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	4619      	mov	r1, r3
 8001a92:	480b      	ldr	r0, [pc, #44]	@ (8001ac0 <HAL_I2C_MspInit+0x78>)
 8001a94:	f000 fb74 	bl	8002180 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a98:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <HAL_I2C_MspInit+0x74>)
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <HAL_I2C_MspInit+0x74>)
 8001a9e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001aa2:	61d3      	str	r3, [r2, #28]
 8001aa4:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <HAL_I2C_MspInit+0x74>)
 8001aa6:	69db      	ldr	r3, [r3, #28]
 8001aa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ab0:	bf00      	nop
 8001ab2:	3720      	adds	r7, #32
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40005400 	.word	0x40005400
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	40010c00 	.word	0x40010c00

08001ac4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a16      	ldr	r2, [pc, #88]	@ (8001b2c <HAL_TIM_PWM_MspInit+0x68>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d10c      	bne.n	8001af0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ad6:	4b16      	ldr	r3, [pc, #88]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x6c>)
 8001ad8:	699b      	ldr	r3, [r3, #24]
 8001ada:	4a15      	ldr	r2, [pc, #84]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x6c>)
 8001adc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ae0:	6193      	str	r3, [r2, #24]
 8001ae2:	4b13      	ldr	r3, [pc, #76]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x6c>)
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001aee:	e018      	b.n	8001b22 <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001af8:	d113      	bne.n	8001b22 <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001afa:	4b0d      	ldr	r3, [pc, #52]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x6c>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	4a0c      	ldr	r2, [pc, #48]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x6c>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	61d3      	str	r3, [r2, #28]
 8001b06:	4b0a      	ldr	r3, [pc, #40]	@ (8001b30 <HAL_TIM_PWM_MspInit+0x6c>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2100      	movs	r1, #0
 8001b16:	201c      	movs	r0, #28
 8001b18:	f000 fafb 	bl	8002112 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b1c:	201c      	movs	r0, #28
 8001b1e:	f000 fb14 	bl	800214a <HAL_NVIC_EnableIRQ>
}
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40012c00 	.word	0x40012c00
 8001b30:	40021000 	.word	0x40021000

08001b34 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08a      	sub	sp, #40	@ 0x28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a28      	ldr	r2, [pc, #160]	@ (8001bf0 <HAL_TIM_MspPostInit+0xbc>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d119      	bne.n	8001b88 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b54:	4b27      	ldr	r3, [pc, #156]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc0>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	4a26      	ldr	r2, [pc, #152]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc0>)
 8001b5a:	f043 0304 	orr.w	r3, r3, #4
 8001b5e:	6193      	str	r3, [r2, #24]
 8001b60:	4b24      	ldr	r3, [pc, #144]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc0>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b72:	2302      	movs	r3, #2
 8001b74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b76:	2302      	movs	r3, #2
 8001b78:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	4619      	mov	r1, r3
 8001b80:	481d      	ldr	r0, [pc, #116]	@ (8001bf8 <HAL_TIM_MspPostInit+0xc4>)
 8001b82:	f000 fafd 	bl	8002180 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b86:	e02f      	b.n	8001be8 <HAL_TIM_MspPostInit+0xb4>
  else if(htim->Instance==TIM2)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b90:	d12a      	bne.n	8001be8 <HAL_TIM_MspPostInit+0xb4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc0>)
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	4a17      	ldr	r2, [pc, #92]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc0>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6193      	str	r3, [r2, #24]
 8001b9e:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc0>)
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	480e      	ldr	r0, [pc, #56]	@ (8001bf8 <HAL_TIM_MspPostInit+0xc4>)
 8001bc0:	f000 fade 	bl	8002180 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bfc <HAL_TIM_MspPostInit+0xc8>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001be2:	4a06      	ldr	r2, [pc, #24]	@ (8001bfc <HAL_TIM_MspPostInit+0xc8>)
 8001be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be6:	6053      	str	r3, [r2, #4]
}
 8001be8:	bf00      	nop
 8001bea:	3728      	adds	r7, #40	@ 0x28
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40012c00 	.word	0x40012c00
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40010800 	.word	0x40010800
 8001bfc:	40010000 	.word	0x40010000

08001c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <NMI_Handler+0x4>

08001c08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0c:	bf00      	nop
 8001c0e:	e7fd      	b.n	8001c0c <HardFault_Handler+0x4>

08001c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c14:	bf00      	nop
 8001c16:	e7fd      	b.n	8001c14 <MemManage_Handler+0x4>

08001c18 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <BusFault_Handler+0x4>

08001c20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <UsageFault_Handler+0x4>

08001c28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr

08001c34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bc80      	pop	{r7}
 8001c3e:	4770      	bx	lr

08001c40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr

08001c4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c50:	f000 f948 	bl	8001ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001c5c:	2002      	movs	r0, #2
 8001c5e:	f000 fc2b 	bl	80024b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c6c:	4802      	ldr	r0, [pc, #8]	@ (8001c78 <TIM2_IRQHandler+0x10>)
 8001c6e:	f002 fa01 	bl	8004074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	2000055c 	.word	0x2000055c

08001c7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  return 1;
 8001c80:	2301      	movs	r3, #1
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr

08001c8a <_kill>:

int _kill(int pid, int sig)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b082      	sub	sp, #8
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
 8001c92:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c94:	f008 fc30 	bl	800a4f8 <__errno>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2216      	movs	r2, #22
 8001c9c:	601a      	str	r2, [r3, #0]
  return -1;
 8001c9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <_exit>:

void _exit (int status)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cb2:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff ffe7 	bl	8001c8a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cbc:	bf00      	nop
 8001cbe:	e7fd      	b.n	8001cbc <_exit+0x12>

08001cc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	60b9      	str	r1, [r7, #8]
 8001cca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	e00a      	b.n	8001ce8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cd2:	f3af 8000 	nop.w
 8001cd6:	4601      	mov	r1, r0
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	60ba      	str	r2, [r7, #8]
 8001cde:	b2ca      	uxtb	r2, r1
 8001ce0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	dbf0      	blt.n	8001cd2 <_read+0x12>
  }

  return len;
 8001cf0:	687b      	ldr	r3, [r7, #4]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b086      	sub	sp, #24
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	60f8      	str	r0, [r7, #12]
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]
 8001d0a:	e009      	b.n	8001d20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	1c5a      	adds	r2, r3, #1
 8001d10:	60ba      	str	r2, [r7, #8]
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	617b      	str	r3, [r7, #20]
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	dbf1      	blt.n	8001d0c <_write+0x12>
  }
  return len;
 8001d28:	687b      	ldr	r3, [r7, #4]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <_close>:

int _close(int file)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr

08001d48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d58:	605a      	str	r2, [r3, #4]
  return 0;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc80      	pop	{r7}
 8001d64:	4770      	bx	lr

08001d66 <_isatty>:

int _isatty(int file)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d6e:	2301      	movs	r3, #1
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr

08001d7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b085      	sub	sp, #20
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr
	...

08001d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d9c:	4a14      	ldr	r2, [pc, #80]	@ (8001df0 <_sbrk+0x5c>)
 8001d9e:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <_sbrk+0x60>)
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da8:	4b13      	ldr	r3, [pc, #76]	@ (8001df8 <_sbrk+0x64>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d102      	bne.n	8001db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db0:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <_sbrk+0x64>)
 8001db2:	4a12      	ldr	r2, [pc, #72]	@ (8001dfc <_sbrk+0x68>)
 8001db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db6:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <_sbrk+0x64>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d207      	bcs.n	8001dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc4:	f008 fb98 	bl	800a4f8 <__errno>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	220c      	movs	r2, #12
 8001dcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dce:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd2:	e009      	b.n	8001de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd4:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <_sbrk+0x64>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dda:	4b07      	ldr	r3, [pc, #28]	@ (8001df8 <_sbrk+0x64>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	4a05      	ldr	r2, [pc, #20]	@ (8001df8 <_sbrk+0x64>)
 8001de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de6:	68fb      	ldr	r3, [r7, #12]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20005000 	.word	0x20005000
 8001df4:	00000400 	.word	0x00000400
 8001df8:	20000764 	.word	0x20000764
 8001dfc:	200008f8 	.word	0x200008f8

08001e00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e0c:	f7ff fff8 	bl	8001e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e10:	480b      	ldr	r0, [pc, #44]	@ (8001e40 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e12:	490c      	ldr	r1, [pc, #48]	@ (8001e44 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e14:	4a0c      	ldr	r2, [pc, #48]	@ (8001e48 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e18:	e002      	b.n	8001e20 <LoopCopyDataInit>

08001e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e1e:	3304      	adds	r3, #4

08001e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e24:	d3f9      	bcc.n	8001e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e26:	4a09      	ldr	r2, [pc, #36]	@ (8001e4c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e28:	4c09      	ldr	r4, [pc, #36]	@ (8001e50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e2c:	e001      	b.n	8001e32 <LoopFillZerobss>

08001e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e30:	3204      	adds	r2, #4

08001e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e34:	d3fb      	bcc.n	8001e2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e36:	f008 fb65 	bl	800a504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e3a:	f7ff fa49 	bl	80012d0 <main>
  bx lr
 8001e3e:	4770      	bx	lr
  ldr r0, =_sdata
 8001e40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e44:	20000498 	.word	0x20000498
  ldr r2, =_sidata
 8001e48:	0800c690 	.word	0x0800c690
  ldr r2, =_sbss
 8001e4c:	20000498 	.word	0x20000498
  ldr r4, =_ebss
 8001e50:	200008f8 	.word	0x200008f8

08001e54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e54:	e7fe      	b.n	8001e54 <ADC1_2_IRQHandler>
	...

08001e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e5c:	4b08      	ldr	r3, [pc, #32]	@ (8001e80 <HAL_Init+0x28>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a07      	ldr	r2, [pc, #28]	@ (8001e80 <HAL_Init+0x28>)
 8001e62:	f043 0310 	orr.w	r3, r3, #16
 8001e66:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e68:	2003      	movs	r0, #3
 8001e6a:	f000 f947 	bl	80020fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e6e:	200f      	movs	r0, #15
 8001e70:	f000 f808 	bl	8001e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e74:	f7ff fdb6 	bl	80019e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40022000 	.word	0x40022000

08001e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ed8 <HAL_InitTick+0x54>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4b12      	ldr	r3, [pc, #72]	@ (8001edc <HAL_InitTick+0x58>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	4619      	mov	r1, r3
 8001e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 f95f 	bl	8002166 <HAL_SYSTICK_Config>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00e      	b.n	8001ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b0f      	cmp	r3, #15
 8001eb6:	d80a      	bhi.n	8001ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec0:	f000 f927 	bl	8002112 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ec4:	4a06      	ldr	r2, [pc, #24]	@ (8001ee0 <HAL_InitTick+0x5c>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	e000      	b.n	8001ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000008 	.word	0x20000008
 8001edc:	20000010 	.word	0x20000010
 8001ee0:	2000000c 	.word	0x2000000c

08001ee4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_IncTick+0x1c>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	461a      	mov	r2, r3
 8001eee:	4b05      	ldr	r3, [pc, #20]	@ (8001f04 <HAL_IncTick+0x20>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	4a03      	ldr	r2, [pc, #12]	@ (8001f04 <HAL_IncTick+0x20>)
 8001ef6:	6013      	str	r3, [r2, #0]
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr
 8001f00:	20000010 	.word	0x20000010
 8001f04:	20000768 	.word	0x20000768

08001f08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f0c:	4b02      	ldr	r3, [pc, #8]	@ (8001f18 <HAL_GetTick+0x10>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr
 8001f18:	20000768 	.word	0x20000768

08001f1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f24:	f7ff fff0 	bl	8001f08 <HAL_GetTick>
 8001f28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d005      	beq.n	8001f42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f36:	4b0a      	ldr	r3, [pc, #40]	@ (8001f60 <HAL_Delay+0x44>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4413      	add	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f42:	bf00      	nop
 8001f44:	f7ff ffe0 	bl	8001f08 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d8f7      	bhi.n	8001f44 <HAL_Delay+0x28>
  {
  }
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000010 	.word	0x20000010

08001f64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f74:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f80:	4013      	ands	r3, r2
 8001f82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f96:	4a04      	ldr	r2, [pc, #16]	@ (8001fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	60d3      	str	r3, [r2, #12]
}
 8001f9c:	bf00      	nop
 8001f9e:	3714      	adds	r7, #20
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb0:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	0a1b      	lsrs	r3, r3, #8
 8001fb6:	f003 0307 	and.w	r3, r3, #7
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	db0b      	blt.n	8001ff2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	f003 021f 	and.w	r2, r3, #31
 8001fe0:	4906      	ldr	r1, [pc, #24]	@ (8001ffc <__NVIC_EnableIRQ+0x34>)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	095b      	lsrs	r3, r3, #5
 8001fe8:	2001      	movs	r0, #1
 8001fea:	fa00 f202 	lsl.w	r2, r0, r2
 8001fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr
 8001ffc:	e000e100 	.word	0xe000e100

08002000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	6039      	str	r1, [r7, #0]
 800200a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800200c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002010:	2b00      	cmp	r3, #0
 8002012:	db0a      	blt.n	800202a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	b2da      	uxtb	r2, r3
 8002018:	490c      	ldr	r1, [pc, #48]	@ (800204c <__NVIC_SetPriority+0x4c>)
 800201a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201e:	0112      	lsls	r2, r2, #4
 8002020:	b2d2      	uxtb	r2, r2
 8002022:	440b      	add	r3, r1
 8002024:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002028:	e00a      	b.n	8002040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	b2da      	uxtb	r2, r3
 800202e:	4908      	ldr	r1, [pc, #32]	@ (8002050 <__NVIC_SetPriority+0x50>)
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	3b04      	subs	r3, #4
 8002038:	0112      	lsls	r2, r2, #4
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	440b      	add	r3, r1
 800203e:	761a      	strb	r2, [r3, #24]
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	e000e100 	.word	0xe000e100
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002054:	b480      	push	{r7}
 8002056:	b089      	sub	sp, #36	@ 0x24
 8002058:	af00      	add	r7, sp, #0
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	f1c3 0307 	rsb	r3, r3, #7
 800206e:	2b04      	cmp	r3, #4
 8002070:	bf28      	it	cs
 8002072:	2304      	movcs	r3, #4
 8002074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	3304      	adds	r3, #4
 800207a:	2b06      	cmp	r3, #6
 800207c:	d902      	bls.n	8002084 <NVIC_EncodePriority+0x30>
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	3b03      	subs	r3, #3
 8002082:	e000      	b.n	8002086 <NVIC_EncodePriority+0x32>
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002088:	f04f 32ff 	mov.w	r2, #4294967295
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43da      	mvns	r2, r3
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	401a      	ands	r2, r3
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800209c:	f04f 31ff 	mov.w	r1, #4294967295
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	fa01 f303 	lsl.w	r3, r1, r3
 80020a6:	43d9      	mvns	r1, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020ac:	4313      	orrs	r3, r2
         );
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3724      	adds	r7, #36	@ 0x24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr

080020b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020c8:	d301      	bcc.n	80020ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00f      	b.n	80020ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ce:	4a0a      	ldr	r2, [pc, #40]	@ (80020f8 <SysTick_Config+0x40>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d6:	210f      	movs	r1, #15
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f7ff ff90 	bl	8002000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e0:	4b05      	ldr	r3, [pc, #20]	@ (80020f8 <SysTick_Config+0x40>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e6:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <SysTick_Config+0x40>)
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	e000e010 	.word	0xe000e010

080020fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff2d 	bl	8001f64 <__NVIC_SetPriorityGrouping>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002124:	f7ff ff42 	bl	8001fac <__NVIC_GetPriorityGrouping>
 8002128:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	6978      	ldr	r0, [r7, #20]
 8002130:	f7ff ff90 	bl	8002054 <NVIC_EncodePriority>
 8002134:	4602      	mov	r2, r0
 8002136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213a:	4611      	mov	r1, r2
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff5f 	bl	8002000 <__NVIC_SetPriority>
}
 8002142:	bf00      	nop
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff ff35 	bl	8001fc8 <__NVIC_EnableIRQ>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7ff ffa2 	bl	80020b8 <SysTick_Config>
 8002174:	4603      	mov	r3, r0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002180:	b480      	push	{r7}
 8002182:	b08b      	sub	sp, #44	@ 0x2c
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800218a:	2300      	movs	r3, #0
 800218c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800218e:	2300      	movs	r3, #0
 8002190:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002192:	e169      	b.n	8002468 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002194:	2201      	movs	r2, #1
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	69fa      	ldr	r2, [r7, #28]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	f040 8158 	bne.w	8002462 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4a9a      	ldr	r2, [pc, #616]	@ (8002420 <HAL_GPIO_Init+0x2a0>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d05e      	beq.n	800227a <HAL_GPIO_Init+0xfa>
 80021bc:	4a98      	ldr	r2, [pc, #608]	@ (8002420 <HAL_GPIO_Init+0x2a0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d875      	bhi.n	80022ae <HAL_GPIO_Init+0x12e>
 80021c2:	4a98      	ldr	r2, [pc, #608]	@ (8002424 <HAL_GPIO_Init+0x2a4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d058      	beq.n	800227a <HAL_GPIO_Init+0xfa>
 80021c8:	4a96      	ldr	r2, [pc, #600]	@ (8002424 <HAL_GPIO_Init+0x2a4>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d86f      	bhi.n	80022ae <HAL_GPIO_Init+0x12e>
 80021ce:	4a96      	ldr	r2, [pc, #600]	@ (8002428 <HAL_GPIO_Init+0x2a8>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d052      	beq.n	800227a <HAL_GPIO_Init+0xfa>
 80021d4:	4a94      	ldr	r2, [pc, #592]	@ (8002428 <HAL_GPIO_Init+0x2a8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d869      	bhi.n	80022ae <HAL_GPIO_Init+0x12e>
 80021da:	4a94      	ldr	r2, [pc, #592]	@ (800242c <HAL_GPIO_Init+0x2ac>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d04c      	beq.n	800227a <HAL_GPIO_Init+0xfa>
 80021e0:	4a92      	ldr	r2, [pc, #584]	@ (800242c <HAL_GPIO_Init+0x2ac>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d863      	bhi.n	80022ae <HAL_GPIO_Init+0x12e>
 80021e6:	4a92      	ldr	r2, [pc, #584]	@ (8002430 <HAL_GPIO_Init+0x2b0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d046      	beq.n	800227a <HAL_GPIO_Init+0xfa>
 80021ec:	4a90      	ldr	r2, [pc, #576]	@ (8002430 <HAL_GPIO_Init+0x2b0>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d85d      	bhi.n	80022ae <HAL_GPIO_Init+0x12e>
 80021f2:	2b12      	cmp	r3, #18
 80021f4:	d82a      	bhi.n	800224c <HAL_GPIO_Init+0xcc>
 80021f6:	2b12      	cmp	r3, #18
 80021f8:	d859      	bhi.n	80022ae <HAL_GPIO_Init+0x12e>
 80021fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002200 <HAL_GPIO_Init+0x80>)
 80021fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002200:	0800227b 	.word	0x0800227b
 8002204:	08002255 	.word	0x08002255
 8002208:	08002267 	.word	0x08002267
 800220c:	080022a9 	.word	0x080022a9
 8002210:	080022af 	.word	0x080022af
 8002214:	080022af 	.word	0x080022af
 8002218:	080022af 	.word	0x080022af
 800221c:	080022af 	.word	0x080022af
 8002220:	080022af 	.word	0x080022af
 8002224:	080022af 	.word	0x080022af
 8002228:	080022af 	.word	0x080022af
 800222c:	080022af 	.word	0x080022af
 8002230:	080022af 	.word	0x080022af
 8002234:	080022af 	.word	0x080022af
 8002238:	080022af 	.word	0x080022af
 800223c:	080022af 	.word	0x080022af
 8002240:	080022af 	.word	0x080022af
 8002244:	0800225d 	.word	0x0800225d
 8002248:	08002271 	.word	0x08002271
 800224c:	4a79      	ldr	r2, [pc, #484]	@ (8002434 <HAL_GPIO_Init+0x2b4>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d013      	beq.n	800227a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002252:	e02c      	b.n	80022ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	623b      	str	r3, [r7, #32]
          break;
 800225a:	e029      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	3304      	adds	r3, #4
 8002262:	623b      	str	r3, [r7, #32]
          break;
 8002264:	e024      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	3308      	adds	r3, #8
 800226c:	623b      	str	r3, [r7, #32]
          break;
 800226e:	e01f      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	330c      	adds	r3, #12
 8002276:	623b      	str	r3, [r7, #32]
          break;
 8002278:	e01a      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d102      	bne.n	8002288 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002282:	2304      	movs	r3, #4
 8002284:	623b      	str	r3, [r7, #32]
          break;
 8002286:	e013      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d105      	bne.n	800229c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002290:	2308      	movs	r3, #8
 8002292:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69fa      	ldr	r2, [r7, #28]
 8002298:	611a      	str	r2, [r3, #16]
          break;
 800229a:	e009      	b.n	80022b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800229c:	2308      	movs	r3, #8
 800229e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69fa      	ldr	r2, [r7, #28]
 80022a4:	615a      	str	r2, [r3, #20]
          break;
 80022a6:	e003      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022a8:	2300      	movs	r3, #0
 80022aa:	623b      	str	r3, [r7, #32]
          break;
 80022ac:	e000      	b.n	80022b0 <HAL_GPIO_Init+0x130>
          break;
 80022ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	2bff      	cmp	r3, #255	@ 0xff
 80022b4:	d801      	bhi.n	80022ba <HAL_GPIO_Init+0x13a>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	e001      	b.n	80022be <HAL_GPIO_Init+0x13e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3304      	adds	r3, #4
 80022be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2bff      	cmp	r3, #255	@ 0xff
 80022c4:	d802      	bhi.n	80022cc <HAL_GPIO_Init+0x14c>
 80022c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	e002      	b.n	80022d2 <HAL_GPIO_Init+0x152>
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	3b08      	subs	r3, #8
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	210f      	movs	r1, #15
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	fa01 f303 	lsl.w	r3, r1, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	401a      	ands	r2, r3
 80022e4:	6a39      	ldr	r1, [r7, #32]
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ec:	431a      	orrs	r2, r3
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 80b1 	beq.w	8002462 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002300:	4b4d      	ldr	r3, [pc, #308]	@ (8002438 <HAL_GPIO_Init+0x2b8>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	4a4c      	ldr	r2, [pc, #304]	@ (8002438 <HAL_GPIO_Init+0x2b8>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6193      	str	r3, [r2, #24]
 800230c:	4b4a      	ldr	r3, [pc, #296]	@ (8002438 <HAL_GPIO_Init+0x2b8>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	60bb      	str	r3, [r7, #8]
 8002316:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002318:	4a48      	ldr	r2, [pc, #288]	@ (800243c <HAL_GPIO_Init+0x2bc>)
 800231a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231c:	089b      	lsrs	r3, r3, #2
 800231e:	3302      	adds	r3, #2
 8002320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002324:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002328:	f003 0303 	and.w	r3, r3, #3
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	220f      	movs	r2, #15
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	4013      	ands	r3, r2
 800233a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a40      	ldr	r2, [pc, #256]	@ (8002440 <HAL_GPIO_Init+0x2c0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d013      	beq.n	800236c <HAL_GPIO_Init+0x1ec>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a3f      	ldr	r2, [pc, #252]	@ (8002444 <HAL_GPIO_Init+0x2c4>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d00d      	beq.n	8002368 <HAL_GPIO_Init+0x1e8>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a3e      	ldr	r2, [pc, #248]	@ (8002448 <HAL_GPIO_Init+0x2c8>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d007      	beq.n	8002364 <HAL_GPIO_Init+0x1e4>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a3d      	ldr	r2, [pc, #244]	@ (800244c <HAL_GPIO_Init+0x2cc>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d101      	bne.n	8002360 <HAL_GPIO_Init+0x1e0>
 800235c:	2303      	movs	r3, #3
 800235e:	e006      	b.n	800236e <HAL_GPIO_Init+0x1ee>
 8002360:	2304      	movs	r3, #4
 8002362:	e004      	b.n	800236e <HAL_GPIO_Init+0x1ee>
 8002364:	2302      	movs	r3, #2
 8002366:	e002      	b.n	800236e <HAL_GPIO_Init+0x1ee>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <HAL_GPIO_Init+0x1ee>
 800236c:	2300      	movs	r3, #0
 800236e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002370:	f002 0203 	and.w	r2, r2, #3
 8002374:	0092      	lsls	r2, r2, #2
 8002376:	4093      	lsls	r3, r2
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	4313      	orrs	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800237e:	492f      	ldr	r1, [pc, #188]	@ (800243c <HAL_GPIO_Init+0x2bc>)
 8002380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002382:	089b      	lsrs	r3, r3, #2
 8002384:	3302      	adds	r3, #2
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d006      	beq.n	80023a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002398:	4b2d      	ldr	r3, [pc, #180]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	492c      	ldr	r1, [pc, #176]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	608b      	str	r3, [r1, #8]
 80023a4:	e006      	b.n	80023b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	43db      	mvns	r3, r3
 80023ae:	4928      	ldr	r1, [pc, #160]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023b0:	4013      	ands	r3, r2
 80023b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d006      	beq.n	80023ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023c0:	4b23      	ldr	r3, [pc, #140]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	4922      	ldr	r1, [pc, #136]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	60cb      	str	r3, [r1, #12]
 80023cc:	e006      	b.n	80023dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023ce:	4b20      	ldr	r3, [pc, #128]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	43db      	mvns	r3, r3
 80023d6:	491e      	ldr	r1, [pc, #120]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023d8:	4013      	ands	r3, r2
 80023da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d006      	beq.n	80023f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023e8:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	4918      	ldr	r1, [pc, #96]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]
 80023f4:	e006      	b.n	8002404 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023f6:	4b16      	ldr	r3, [pc, #88]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 80023f8:	685a      	ldr	r2, [r3, #4]
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	43db      	mvns	r3, r3
 80023fe:	4914      	ldr	r1, [pc, #80]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 8002400:	4013      	ands	r3, r2
 8002402:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d021      	beq.n	8002454 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002410:	4b0f      	ldr	r3, [pc, #60]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	490e      	ldr	r1, [pc, #56]	@ (8002450 <HAL_GPIO_Init+0x2d0>)
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	4313      	orrs	r3, r2
 800241a:	600b      	str	r3, [r1, #0]
 800241c:	e021      	b.n	8002462 <HAL_GPIO_Init+0x2e2>
 800241e:	bf00      	nop
 8002420:	10320000 	.word	0x10320000
 8002424:	10310000 	.word	0x10310000
 8002428:	10220000 	.word	0x10220000
 800242c:	10210000 	.word	0x10210000
 8002430:	10120000 	.word	0x10120000
 8002434:	10110000 	.word	0x10110000
 8002438:	40021000 	.word	0x40021000
 800243c:	40010000 	.word	0x40010000
 8002440:	40010800 	.word	0x40010800
 8002444:	40010c00 	.word	0x40010c00
 8002448:	40011000 	.word	0x40011000
 800244c:	40011400 	.word	0x40011400
 8002450:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002454:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <HAL_GPIO_Init+0x304>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	43db      	mvns	r3, r3
 800245c:	4909      	ldr	r1, [pc, #36]	@ (8002484 <HAL_GPIO_Init+0x304>)
 800245e:	4013      	ands	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002464:	3301      	adds	r3, #1
 8002466:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246e:	fa22 f303 	lsr.w	r3, r2, r3
 8002472:	2b00      	cmp	r3, #0
 8002474:	f47f ae8e 	bne.w	8002194 <HAL_GPIO_Init+0x14>
  }
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	372c      	adds	r7, #44	@ 0x2c
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr
 8002484:	40010400 	.word	0x40010400

08002488 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	460b      	mov	r3, r1
 8002492:	807b      	strh	r3, [r7, #2]
 8002494:	4613      	mov	r3, r2
 8002496:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002498:	787b      	ldrb	r3, [r7, #1]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d003      	beq.n	80024a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800249e:	887a      	ldrh	r2, [r7, #2]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024a4:	e003      	b.n	80024ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024a6:	887b      	ldrh	r3, [r7, #2]
 80024a8:	041a      	lsls	r2, r3, #16
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	611a      	str	r2, [r3, #16]
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80024c2:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024c4:	695a      	ldr	r2, [r3, #20]
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	4013      	ands	r3, r2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d006      	beq.n	80024dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024ce:	4a05      	ldr	r2, [pc, #20]	@ (80024e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024d0:	88fb      	ldrh	r3, [r7, #6]
 80024d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024d4:	88fb      	ldrh	r3, [r7, #6]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff fa12 	bl	8001900 <HAL_GPIO_EXTI_Callback>
  }
}
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40010400 	.word	0x40010400

080024e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e12b      	b.n	8002752 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d106      	bne.n	8002514 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f7ff fa9a 	bl	8001a48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2224      	movs	r2, #36	@ 0x24
 8002518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 0201 	bic.w	r2, r2, #1
 800252a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800253a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800254a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800254c:	f001 fc1c 	bl	8003d88 <HAL_RCC_GetPCLK1Freq>
 8002550:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	4a81      	ldr	r2, [pc, #516]	@ (800275c <HAL_I2C_Init+0x274>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d807      	bhi.n	800256c <HAL_I2C_Init+0x84>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4a80      	ldr	r2, [pc, #512]	@ (8002760 <HAL_I2C_Init+0x278>)
 8002560:	4293      	cmp	r3, r2
 8002562:	bf94      	ite	ls
 8002564:	2301      	movls	r3, #1
 8002566:	2300      	movhi	r3, #0
 8002568:	b2db      	uxtb	r3, r3
 800256a:	e006      	b.n	800257a <HAL_I2C_Init+0x92>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4a7d      	ldr	r2, [pc, #500]	@ (8002764 <HAL_I2C_Init+0x27c>)
 8002570:	4293      	cmp	r3, r2
 8002572:	bf94      	ite	ls
 8002574:	2301      	movls	r3, #1
 8002576:	2300      	movhi	r3, #0
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e0e7      	b.n	8002752 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	4a78      	ldr	r2, [pc, #480]	@ (8002768 <HAL_I2C_Init+0x280>)
 8002586:	fba2 2303 	umull	r2, r3, r2, r3
 800258a:	0c9b      	lsrs	r3, r3, #18
 800258c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	430a      	orrs	r2, r1
 80025a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	4a6a      	ldr	r2, [pc, #424]	@ (800275c <HAL_I2C_Init+0x274>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d802      	bhi.n	80025bc <HAL_I2C_Init+0xd4>
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	3301      	adds	r3, #1
 80025ba:	e009      	b.n	80025d0 <HAL_I2C_Init+0xe8>
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	4a69      	ldr	r2, [pc, #420]	@ (800276c <HAL_I2C_Init+0x284>)
 80025c8:	fba2 2303 	umull	r2, r3, r2, r3
 80025cc:	099b      	lsrs	r3, r3, #6
 80025ce:	3301      	adds	r3, #1
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6812      	ldr	r2, [r2, #0]
 80025d4:	430b      	orrs	r3, r1
 80025d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80025e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	495c      	ldr	r1, [pc, #368]	@ (800275c <HAL_I2C_Init+0x274>)
 80025ec:	428b      	cmp	r3, r1
 80025ee:	d819      	bhi.n	8002624 <HAL_I2C_Init+0x13c>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1e59      	subs	r1, r3, #1
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80025fe:	1c59      	adds	r1, r3, #1
 8002600:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002604:	400b      	ands	r3, r1
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00a      	beq.n	8002620 <HAL_I2C_Init+0x138>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	1e59      	subs	r1, r3, #1
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	fbb1 f3f3 	udiv	r3, r1, r3
 8002618:	3301      	adds	r3, #1
 800261a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800261e:	e051      	b.n	80026c4 <HAL_I2C_Init+0x1dc>
 8002620:	2304      	movs	r3, #4
 8002622:	e04f      	b.n	80026c4 <HAL_I2C_Init+0x1dc>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d111      	bne.n	8002650 <HAL_I2C_Init+0x168>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	1e58      	subs	r0, r3, #1
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6859      	ldr	r1, [r3, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	440b      	add	r3, r1
 800263a:	fbb0 f3f3 	udiv	r3, r0, r3
 800263e:	3301      	adds	r3, #1
 8002640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002644:	2b00      	cmp	r3, #0
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	e012      	b.n	8002676 <HAL_I2C_Init+0x18e>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	1e58      	subs	r0, r3, #1
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6859      	ldr	r1, [r3, #4]
 8002658:	460b      	mov	r3, r1
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	0099      	lsls	r1, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	fbb0 f3f3 	udiv	r3, r0, r3
 8002666:	3301      	adds	r3, #1
 8002668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800266c:	2b00      	cmp	r3, #0
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_I2C_Init+0x196>
 800267a:	2301      	movs	r3, #1
 800267c:	e022      	b.n	80026c4 <HAL_I2C_Init+0x1dc>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10e      	bne.n	80026a4 <HAL_I2C_Init+0x1bc>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	1e58      	subs	r0, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6859      	ldr	r1, [r3, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	440b      	add	r3, r1
 8002694:	fbb0 f3f3 	udiv	r3, r0, r3
 8002698:	3301      	adds	r3, #1
 800269a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800269e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026a2:	e00f      	b.n	80026c4 <HAL_I2C_Init+0x1dc>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	1e58      	subs	r0, r3, #1
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6859      	ldr	r1, [r3, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	0099      	lsls	r1, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ba:	3301      	adds	r3, #1
 80026bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	6809      	ldr	r1, [r1, #0]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69da      	ldr	r2, [r3, #28]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a1b      	ldr	r3, [r3, #32]
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80026f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6911      	ldr	r1, [r2, #16]
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68d2      	ldr	r2, [r2, #12]
 80026fe:	4311      	orrs	r1, r2
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	6812      	ldr	r2, [r2, #0]
 8002704:	430b      	orrs	r3, r1
 8002706:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695a      	ldr	r2, [r3, #20]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	431a      	orrs	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 0201 	orr.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2220      	movs	r2, #32
 800273e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	000186a0 	.word	0x000186a0
 8002760:	001e847f 	.word	0x001e847f
 8002764:	003d08ff 	.word	0x003d08ff
 8002768:	431bde83 	.word	0x431bde83
 800276c:	10624dd3 	.word	0x10624dd3

08002770 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af02      	add	r7, sp, #8
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	461a      	mov	r2, r3
 800277c:	460b      	mov	r3, r1
 800277e:	817b      	strh	r3, [r7, #10]
 8002780:	4613      	mov	r3, r2
 8002782:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002784:	f7ff fbc0 	bl	8001f08 <HAL_GetTick>
 8002788:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b20      	cmp	r3, #32
 8002794:	f040 80e0 	bne.w	8002958 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2319      	movs	r3, #25
 800279e:	2201      	movs	r2, #1
 80027a0:	4970      	ldr	r1, [pc, #448]	@ (8002964 <HAL_I2C_Master_Transmit+0x1f4>)
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fc9e 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80027ae:	2302      	movs	r3, #2
 80027b0:	e0d3      	b.n	800295a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_I2C_Master_Transmit+0x50>
 80027bc:	2302      	movs	r3, #2
 80027be:	e0cc      	b.n	800295a <HAL_I2C_Master_Transmit+0x1ea>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d007      	beq.n	80027e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 0201 	orr.w	r2, r2, #1
 80027e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2221      	movs	r2, #33	@ 0x21
 80027fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2210      	movs	r2, #16
 8002802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	893a      	ldrh	r2, [r7, #8]
 8002816:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800281c:	b29a      	uxth	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	4a50      	ldr	r2, [pc, #320]	@ (8002968 <HAL_I2C_Master_Transmit+0x1f8>)
 8002826:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002828:	8979      	ldrh	r1, [r7, #10]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	6a3a      	ldr	r2, [r7, #32]
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 fb08 	bl	8002e44 <I2C_MasterRequestWrite>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e08d      	b.n	800295a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	699b      	ldr	r3, [r3, #24]
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002854:	e066      	b.n	8002924 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	6a39      	ldr	r1, [r7, #32]
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 fd5c 	bl	8003318 <I2C_WaitOnTXEFlagUntilTimeout>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00d      	beq.n	8002882 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2b04      	cmp	r3, #4
 800286c:	d107      	bne.n	800287e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800287c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e06b      	b.n	800295a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	781a      	ldrb	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002892:	1c5a      	adds	r2, r3, #1
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800289c:	b29b      	uxth	r3, r3
 800289e:	3b01      	subs	r3, #1
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028aa:	3b01      	subs	r3, #1
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d11b      	bne.n	80028f8 <HAL_I2C_Master_Transmit+0x188>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d017      	beq.n	80028f8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028f8:	697a      	ldr	r2, [r7, #20]
 80028fa:	6a39      	ldr	r1, [r7, #32]
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 fd53 	bl	80033a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d00d      	beq.n	8002924 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	2b04      	cmp	r3, #4
 800290e:	d107      	bne.n	8002920 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800291e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e01a      	b.n	800295a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002928:	2b00      	cmp	r3, #0
 800292a:	d194      	bne.n	8002856 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800293a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002954:	2300      	movs	r3, #0
 8002956:	e000      	b.n	800295a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002958:	2302      	movs	r3, #2
  }
}
 800295a:	4618      	mov	r0, r3
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	00100002 	.word	0x00100002
 8002968:	ffff0000 	.word	0xffff0000

0800296c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b08c      	sub	sp, #48	@ 0x30
 8002970:	af02      	add	r7, sp, #8
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	461a      	mov	r2, r3
 8002978:	460b      	mov	r3, r1
 800297a:	817b      	strh	r3, [r7, #10]
 800297c:	4613      	mov	r3, r2
 800297e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002980:	2300      	movs	r3, #0
 8002982:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7ff fac0 	bl	8001f08 <HAL_GetTick>
 8002988:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b20      	cmp	r3, #32
 8002994:	f040 824b 	bne.w	8002e2e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2319      	movs	r3, #25
 800299e:	2201      	movs	r2, #1
 80029a0:	497f      	ldr	r1, [pc, #508]	@ (8002ba0 <HAL_I2C_Master_Receive+0x234>)
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 fb9e 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80029ae:	2302      	movs	r3, #2
 80029b0:	e23e      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_I2C_Master_Receive+0x54>
 80029bc:	2302      	movs	r3, #2
 80029be:	e237      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d007      	beq.n	80029e6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f042 0201 	orr.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2222      	movs	r2, #34	@ 0x22
 80029fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2210      	movs	r2, #16
 8002a02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	893a      	ldrh	r2, [r7, #8]
 8002a16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4a5f      	ldr	r2, [pc, #380]	@ (8002ba4 <HAL_I2C_Master_Receive+0x238>)
 8002a26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a28:	8979      	ldrh	r1, [r7, #10]
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fa8a 	bl	8002f48 <I2C_MasterRequestRead>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e1f8      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d113      	bne.n	8002a6e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	61fb      	str	r3, [r7, #28]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	61fb      	str	r3, [r7, #28]
 8002a5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e1cc      	b.n	8002e08 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d11e      	bne.n	8002ab4 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a84:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a86:	b672      	cpsid	i
}
 8002a88:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	61bb      	str	r3, [r7, #24]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	61bb      	str	r3, [r7, #24]
 8002a9e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ab0:	b662      	cpsie	i
}
 8002ab2:	e035      	b.n	8002b20 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d11e      	bne.n	8002afa <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002aca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002acc:	b672      	cpsid	i
}
 8002ace:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	617b      	str	r3, [r7, #20]
 8002ae4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002af6:	b662      	cpsie	i
}
 8002af8:	e012      	b.n	8002b20 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002b20:	e172      	b.n	8002e08 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	f200 811f 	bhi.w	8002d6a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d123      	bne.n	8002b7c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 fc7d 	bl	8003438 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e173      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	691a      	ldr	r2, [r3, #16]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b64:	3b01      	subs	r3, #1
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	3b01      	subs	r3, #1
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b7a:	e145      	b.n	8002e08 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d152      	bne.n	8002c2a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	4906      	ldr	r1, [pc, #24]	@ (8002ba8 <HAL_I2C_Master_Receive+0x23c>)
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 faa8 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d008      	beq.n	8002bac <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e148      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
 8002b9e:	bf00      	nop
 8002ba0:	00100002 	.word	0x00100002
 8002ba4:	ffff0000 	.word	0xffff0000
 8002ba8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002bac:	b672      	cpsid	i
}
 8002bae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	691a      	ldr	r2, [r3, #16]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd2:	1c5a      	adds	r2, r3, #1
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	3b01      	subs	r3, #1
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002bf2:	b662      	cpsie	i
}
 8002bf4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	691a      	ldr	r2, [r3, #16]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c00:	b2d2      	uxtb	r2, r2
 8002c02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	1c5a      	adds	r2, r3, #1
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c28:	e0ee      	b.n	8002e08 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c30:	2200      	movs	r2, #0
 8002c32:	4981      	ldr	r1, [pc, #516]	@ (8002e38 <HAL_I2C_Master_Receive+0x4cc>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fa55 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0f5      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c52:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c54:	b672      	cpsid	i
}
 8002c56:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691a      	ldr	r2, [r3, #16]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c62:	b2d2      	uxtb	r2, r2
 8002c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6a:	1c5a      	adds	r2, r3, #1
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c74:	3b01      	subs	r3, #1
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c80:	b29b      	uxth	r3, r3
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002c8a:	4b6c      	ldr	r3, [pc, #432]	@ (8002e3c <HAL_I2C_Master_Receive+0x4d0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	08db      	lsrs	r3, r3, #3
 8002c90:	4a6b      	ldr	r2, [pc, #428]	@ (8002e40 <HAL_I2C_Master_Receive+0x4d4>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	0a1a      	lsrs	r2, r3, #8
 8002c98:	4613      	mov	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	4413      	add	r3, r2
 8002c9e:	00da      	lsls	r2, r3, #3
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d118      	bne.n	8002ce2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	f043 0220 	orr.w	r2, r3, #32
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002cd2:	b662      	cpsie	i
}
 8002cd4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e0a6      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d1d9      	bne.n	8002ca4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	691a      	ldr	r2, [r3, #16]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0a:	b2d2      	uxtb	r2, r2
 8002d0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d12:	1c5a      	adds	r2, r3, #1
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002d32:	b662      	cpsie	i
}
 8002d34:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d40:	b2d2      	uxtb	r2, r2
 8002d42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d52:	3b01      	subs	r3, #1
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d68:	e04e      	b.n	8002e08 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 fb62 	bl	8003438 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e058      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	691a      	ldr	r2, [r3, #16]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d88:	b2d2      	uxtb	r2, r2
 8002d8a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	1c5a      	adds	r2, r3, #1
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	f003 0304 	and.w	r3, r3, #4
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	d124      	bne.n	8002e08 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d107      	bne.n	8002dd6 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dd4:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df2:	3b01      	subs	r3, #1
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f47f ae88 	bne.w	8002b22 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2220      	movs	r2, #32
 8002e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002e2e:	2302      	movs	r3, #2
  }
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3728      	adds	r7, #40	@ 0x28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	00010004 	.word	0x00010004
 8002e3c:	20000008 	.word	0x20000008
 8002e40:	14f8b589 	.word	0x14f8b589

08002e44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b088      	sub	sp, #32
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	607a      	str	r2, [r7, #4]
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	460b      	mov	r3, r1
 8002e52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d006      	beq.n	8002e6e <I2C_MasterRequestWrite+0x2a>
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d003      	beq.n	8002e6e <I2C_MasterRequestWrite+0x2a>
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e6c:	d108      	bne.n	8002e80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	e00b      	b.n	8002e98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e84:	2b12      	cmp	r3, #18
 8002e86:	d107      	bne.n	8002e98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 f91d 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00d      	beq.n	8002ecc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ebe:	d103      	bne.n	8002ec8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ec6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e035      	b.n	8002f38 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ed4:	d108      	bne.n	8002ee8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ed6:	897b      	ldrh	r3, [r7, #10]
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	461a      	mov	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ee4:	611a      	str	r2, [r3, #16]
 8002ee6:	e01b      	b.n	8002f20 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ee8:	897b      	ldrh	r3, [r7, #10]
 8002eea:	11db      	asrs	r3, r3, #7
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	f003 0306 	and.w	r3, r3, #6
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	f063 030f 	orn	r3, r3, #15
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	490e      	ldr	r1, [pc, #56]	@ (8002f40 <I2C_MasterRequestWrite+0xfc>)
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 f966 	bl	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e010      	b.n	8002f38 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f16:	897b      	ldrh	r3, [r7, #10]
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	4907      	ldr	r1, [pc, #28]	@ (8002f44 <I2C_MasterRequestWrite+0x100>)
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 f956 	bl	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e000      	b.n	8002f38 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3718      	adds	r7, #24
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	00010008 	.word	0x00010008
 8002f44:	00010002 	.word	0x00010002

08002f48 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	603b      	str	r3, [r7, #0]
 8002f54:	460b      	mov	r3, r1
 8002f56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f6c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d006      	beq.n	8002f82 <I2C_MasterRequestRead+0x3a>
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d003      	beq.n	8002f82 <I2C_MasterRequestRead+0x3a>
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f80:	d108      	bne.n	8002f94 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f90:	601a      	str	r2, [r3, #0]
 8002f92:	e00b      	b.n	8002fac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	2b11      	cmp	r3, #17
 8002f9a:	d107      	bne.n	8002fac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002faa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f000 f893 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00d      	beq.n	8002fe0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fd2:	d103      	bne.n	8002fdc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e079      	b.n	80030d4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fe8:	d108      	bne.n	8002ffc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002fea:	897b      	ldrh	r3, [r7, #10]
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	f043 0301 	orr.w	r3, r3, #1
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	611a      	str	r2, [r3, #16]
 8002ffa:	e05f      	b.n	80030bc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ffc:	897b      	ldrh	r3, [r7, #10]
 8002ffe:	11db      	asrs	r3, r3, #7
 8003000:	b2db      	uxtb	r3, r3
 8003002:	f003 0306 	and.w	r3, r3, #6
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f063 030f 	orn	r3, r3, #15
 800300c:	b2da      	uxtb	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	4930      	ldr	r1, [pc, #192]	@ (80030dc <I2C_MasterRequestRead+0x194>)
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 f8dc 	bl	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e054      	b.n	80030d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800302a:	897b      	ldrh	r3, [r7, #10]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	4929      	ldr	r1, [pc, #164]	@ (80030e0 <I2C_MasterRequestRead+0x198>)
 800303a:	68f8      	ldr	r0, [r7, #12]
 800303c:	f000 f8cc 	bl	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e044      	b.n	80030d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800306e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 f831 	bl	80030e4 <I2C_WaitOnFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00d      	beq.n	80030a4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003092:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003096:	d103      	bne.n	80030a0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800309e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e017      	b.n	80030d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80030a4:	897b      	ldrh	r3, [r7, #10]
 80030a6:	11db      	asrs	r3, r3, #7
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	f003 0306 	and.w	r3, r3, #6
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	f063 030e 	orn	r3, r3, #14
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	4907      	ldr	r1, [pc, #28]	@ (80030e0 <I2C_MasterRequestRead+0x198>)
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f888 	bl	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e000      	b.n	80030d4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	00010008 	.word	0x00010008
 80030e0:	00010002 	.word	0x00010002

080030e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	603b      	str	r3, [r7, #0]
 80030f0:	4613      	mov	r3, r2
 80030f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030f4:	e048      	b.n	8003188 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030fc:	d044      	beq.n	8003188 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fe:	f7fe ff03 	bl	8001f08 <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	429a      	cmp	r2, r3
 800310c:	d302      	bcc.n	8003114 <I2C_WaitOnFlagUntilTimeout+0x30>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d139      	bne.n	8003188 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	0c1b      	lsrs	r3, r3, #16
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b01      	cmp	r3, #1
 800311c:	d10d      	bne.n	800313a <I2C_WaitOnFlagUntilTimeout+0x56>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	43da      	mvns	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4013      	ands	r3, r2
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	e00c      	b.n	8003154 <I2C_WaitOnFlagUntilTimeout+0x70>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	43da      	mvns	r2, r3
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	4013      	ands	r3, r2
 8003146:	b29b      	uxth	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	bf0c      	ite	eq
 800314c:	2301      	moveq	r3, #1
 800314e:	2300      	movne	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	461a      	mov	r2, r3
 8003154:	79fb      	ldrb	r3, [r7, #7]
 8003156:	429a      	cmp	r2, r3
 8003158:	d116      	bne.n	8003188 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2220      	movs	r2, #32
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003174:	f043 0220 	orr.w	r2, r3, #32
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e023      	b.n	80031d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	0c1b      	lsrs	r3, r3, #16
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b01      	cmp	r3, #1
 8003190:	d10d      	bne.n	80031ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	43da      	mvns	r2, r3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	4013      	ands	r3, r2
 800319e:	b29b      	uxth	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	bf0c      	ite	eq
 80031a4:	2301      	moveq	r3, #1
 80031a6:	2300      	movne	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	e00c      	b.n	80031c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	43da      	mvns	r2, r3
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	4013      	ands	r3, r2
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	2b00      	cmp	r3, #0
 80031be:	bf0c      	ite	eq
 80031c0:	2301      	moveq	r3, #1
 80031c2:	2300      	movne	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	461a      	mov	r2, r3
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d093      	beq.n	80030f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031e6:	e071      	b.n	80032cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031f6:	d123      	bne.n	8003240 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003206:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003210:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322c:	f043 0204 	orr.w	r2, r3, #4
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e067      	b.n	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003246:	d041      	beq.n	80032cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003248:	f7fe fe5e 	bl	8001f08 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	429a      	cmp	r2, r3
 8003256:	d302      	bcc.n	800325e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d136      	bne.n	80032cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	0c1b      	lsrs	r3, r3, #16
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b01      	cmp	r3, #1
 8003266:	d10c      	bne.n	8003282 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	43da      	mvns	r2, r3
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	4013      	ands	r3, r2
 8003274:	b29b      	uxth	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	bf14      	ite	ne
 800327a:	2301      	movne	r3, #1
 800327c:	2300      	moveq	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	e00b      	b.n	800329a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	43da      	mvns	r2, r3
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	4013      	ands	r3, r2
 800328e:	b29b      	uxth	r3, r3
 8003290:	2b00      	cmp	r3, #0
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d016      	beq.n	80032cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b8:	f043 0220 	orr.w	r2, r3, #32
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e021      	b.n	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	0c1b      	lsrs	r3, r3, #16
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d10c      	bne.n	80032f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	43da      	mvns	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	4013      	ands	r3, r2
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf14      	ite	ne
 80032e8:	2301      	movne	r3, #1
 80032ea:	2300      	moveq	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	e00b      	b.n	8003308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	43da      	mvns	r2, r3
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	4013      	ands	r3, r2
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	bf14      	ite	ne
 8003302:	2301      	movne	r3, #1
 8003304:	2300      	moveq	r3, #0
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	f47f af6d 	bne.w	80031e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}

08003318 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003324:	e034      	b.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f8e3 	bl	80034f2 <I2C_IsAcknowledgeFailed>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e034      	b.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333c:	d028      	beq.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800333e:	f7fe fde3 	bl	8001f08 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	429a      	cmp	r2, r3
 800334c:	d302      	bcc.n	8003354 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d11d      	bne.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800335e:	2b80      	cmp	r3, #128	@ 0x80
 8003360:	d016      	beq.n	8003390 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2220      	movs	r2, #32
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337c:	f043 0220 	orr.w	r2, r3, #32
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e007      	b.n	80033a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800339a:	2b80      	cmp	r3, #128	@ 0x80
 800339c:	d1c3      	bne.n	8003326 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033b4:	e034      	b.n	8003420 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 f89b 	bl	80034f2 <I2C_IsAcknowledgeFailed>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e034      	b.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033cc:	d028      	beq.n	8003420 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ce:	f7fe fd9b 	bl	8001f08 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d302      	bcc.n	80033e4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d11d      	bne.n	8003420 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	d016      	beq.n	8003420 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340c:	f043 0220 	orr.w	r2, r3, #32
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e007      	b.n	8003430 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	f003 0304 	and.w	r3, r3, #4
 800342a:	2b04      	cmp	r3, #4
 800342c:	d1c3      	bne.n	80033b6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003444:	e049      	b.n	80034da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	f003 0310 	and.w	r3, r3, #16
 8003450:	2b10      	cmp	r3, #16
 8003452:	d119      	bne.n	8003488 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0210 	mvn.w	r2, #16
 800345c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e030      	b.n	80034ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003488:	f7fe fd3e 	bl	8001f08 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	429a      	cmp	r2, r3
 8003496:	d302      	bcc.n	800349e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d11d      	bne.n	80034da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a8:	2b40      	cmp	r3, #64	@ 0x40
 80034aa:	d016      	beq.n	80034da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2220      	movs	r2, #32
 80034b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c6:	f043 0220 	orr.w	r2, r3, #32
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e007      	b.n	80034ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e4:	2b40      	cmp	r3, #64	@ 0x40
 80034e6:	d1ae      	bne.n	8003446 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003508:	d11b      	bne.n	8003542 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003512:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	f043 0204 	orr.w	r2, r3, #4
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e036      	b.n	80035ce <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003568:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003572:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6852      	ldr	r2, [r2, #4]
 800357c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6892      	ldr	r2, [r2, #8]
 8003586:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003588:	f7fe fcbe 	bl	8001f08 <HAL_GetTick>
 800358c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800358e:	e011      	b.n	80035b4 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003590:	f7fe fcba 	bl	8001f08 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	f241 323c 	movw	r2, #4924	@ 0x133c
 800359e:	4293      	cmp	r3, r2
 80035a0:	d908      	bls.n	80035b4 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	f003 0303 	and.w	r3, r3, #3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e00c      	b.n	80035ce <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d1e6      	bne.n	8003590 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80035ca:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80035e6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr

080035f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e272      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8087 	beq.w	8003722 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003614:	4b92      	ldr	r3, [pc, #584]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 030c 	and.w	r3, r3, #12
 800361c:	2b04      	cmp	r3, #4
 800361e:	d00c      	beq.n	800363a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003620:	4b8f      	ldr	r3, [pc, #572]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 030c 	and.w	r3, r3, #12
 8003628:	2b08      	cmp	r3, #8
 800362a:	d112      	bne.n	8003652 <HAL_RCC_OscConfig+0x5e>
 800362c:	4b8c      	ldr	r3, [pc, #560]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003638:	d10b      	bne.n	8003652 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800363a:	4b89      	ldr	r3, [pc, #548]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d06c      	beq.n	8003720 <HAL_RCC_OscConfig+0x12c>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d168      	bne.n	8003720 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e24c      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800365a:	d106      	bne.n	800366a <HAL_RCC_OscConfig+0x76>
 800365c:	4b80      	ldr	r3, [pc, #512]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a7f      	ldr	r2, [pc, #508]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003662:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	e02e      	b.n	80036c8 <HAL_RCC_OscConfig+0xd4>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10c      	bne.n	800368c <HAL_RCC_OscConfig+0x98>
 8003672:	4b7b      	ldr	r3, [pc, #492]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a7a      	ldr	r2, [pc, #488]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003678:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	4b78      	ldr	r3, [pc, #480]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a77      	ldr	r2, [pc, #476]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003684:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003688:	6013      	str	r3, [r2, #0]
 800368a:	e01d      	b.n	80036c8 <HAL_RCC_OscConfig+0xd4>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003694:	d10c      	bne.n	80036b0 <HAL_RCC_OscConfig+0xbc>
 8003696:	4b72      	ldr	r3, [pc, #456]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a71      	ldr	r2, [pc, #452]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800369c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	4b6f      	ldr	r3, [pc, #444]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ac:	6013      	str	r3, [r2, #0]
 80036ae:	e00b      	b.n	80036c8 <HAL_RCC_OscConfig+0xd4>
 80036b0:	4b6b      	ldr	r3, [pc, #428]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a6a      	ldr	r2, [pc, #424]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	4b68      	ldr	r3, [pc, #416]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a67      	ldr	r2, [pc, #412]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d013      	beq.n	80036f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d0:	f7fe fc1a 	bl	8001f08 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d8:	f7fe fc16 	bl	8001f08 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b64      	cmp	r3, #100	@ 0x64
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e200      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ea:	4b5d      	ldr	r3, [pc, #372]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0f0      	beq.n	80036d8 <HAL_RCC_OscConfig+0xe4>
 80036f6:	e014      	b.n	8003722 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fe fc06 	bl	8001f08 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003700:	f7fe fc02 	bl	8001f08 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	@ 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e1ec      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003712:	4b53      	ldr	r3, [pc, #332]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1f0      	bne.n	8003700 <HAL_RCC_OscConfig+0x10c>
 800371e:	e000      	b.n	8003722 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003720:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d063      	beq.n	80037f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800372e:	4b4c      	ldr	r3, [pc, #304]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00b      	beq.n	8003752 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800373a:	4b49      	ldr	r3, [pc, #292]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f003 030c 	and.w	r3, r3, #12
 8003742:	2b08      	cmp	r3, #8
 8003744:	d11c      	bne.n	8003780 <HAL_RCC_OscConfig+0x18c>
 8003746:	4b46      	ldr	r3, [pc, #280]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d116      	bne.n	8003780 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003752:	4b43      	ldr	r3, [pc, #268]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d005      	beq.n	800376a <HAL_RCC_OscConfig+0x176>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d001      	beq.n	800376a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e1c0      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800376a:	4b3d      	ldr	r3, [pc, #244]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	4939      	ldr	r1, [pc, #228]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800377a:	4313      	orrs	r3, r2
 800377c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800377e:	e03a      	b.n	80037f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d020      	beq.n	80037ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003788:	4b36      	ldr	r3, [pc, #216]	@ (8003864 <HAL_RCC_OscConfig+0x270>)
 800378a:	2201      	movs	r2, #1
 800378c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378e:	f7fe fbbb 	bl	8001f08 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003796:	f7fe fbb7 	bl	8001f08 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e1a1      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0f0      	beq.n	8003796 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	00db      	lsls	r3, r3, #3
 80037c2:	4927      	ldr	r1, [pc, #156]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	600b      	str	r3, [r1, #0]
 80037c8:	e015      	b.n	80037f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ca:	4b26      	ldr	r3, [pc, #152]	@ (8003864 <HAL_RCC_OscConfig+0x270>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d0:	f7fe fb9a 	bl	8001f08 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d6:	e008      	b.n	80037ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d8:	f7fe fb96 	bl	8001f08 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d901      	bls.n	80037ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e180      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f0      	bne.n	80037d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d03a      	beq.n	8003878 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d019      	beq.n	800383e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800380a:	4b17      	ldr	r3, [pc, #92]	@ (8003868 <HAL_RCC_OscConfig+0x274>)
 800380c:	2201      	movs	r2, #1
 800380e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003810:	f7fe fb7a 	bl	8001f08 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003818:	f7fe fb76 	bl	8001f08 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e160      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382a:	4b0d      	ldr	r3, [pc, #52]	@ (8003860 <HAL_RCC_OscConfig+0x26c>)
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003836:	2001      	movs	r0, #1
 8003838:	f000 faba 	bl	8003db0 <RCC_Delay>
 800383c:	e01c      	b.n	8003878 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800383e:	4b0a      	ldr	r3, [pc, #40]	@ (8003868 <HAL_RCC_OscConfig+0x274>)
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003844:	f7fe fb60 	bl	8001f08 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800384a:	e00f      	b.n	800386c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800384c:	f7fe fb5c 	bl	8001f08 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d908      	bls.n	800386c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e146      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
 800385e:	bf00      	nop
 8003860:	40021000 	.word	0x40021000
 8003864:	42420000 	.word	0x42420000
 8003868:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800386c:	4b92      	ldr	r3, [pc, #584]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800386e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1e9      	bne.n	800384c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 80a6 	beq.w	80039d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003886:	2300      	movs	r3, #0
 8003888:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800388a:	4b8b      	ldr	r3, [pc, #556]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10d      	bne.n	80038b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003896:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	4a87      	ldr	r2, [pc, #540]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800389c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038a0:	61d3      	str	r3, [r2, #28]
 80038a2:	4b85      	ldr	r3, [pc, #532]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80038a4:	69db      	ldr	r3, [r3, #28]
 80038a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	60bb      	str	r3, [r7, #8]
 80038ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038ae:	2301      	movs	r3, #1
 80038b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b2:	4b82      	ldr	r3, [pc, #520]	@ (8003abc <HAL_RCC_OscConfig+0x4c8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d118      	bne.n	80038f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038be:	4b7f      	ldr	r3, [pc, #508]	@ (8003abc <HAL_RCC_OscConfig+0x4c8>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a7e      	ldr	r2, [pc, #504]	@ (8003abc <HAL_RCC_OscConfig+0x4c8>)
 80038c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038ca:	f7fe fb1d 	bl	8001f08 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d2:	f7fe fb19 	bl	8001f08 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b64      	cmp	r3, #100	@ 0x64
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e103      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e4:	4b75      	ldr	r3, [pc, #468]	@ (8003abc <HAL_RCC_OscConfig+0x4c8>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d106      	bne.n	8003906 <HAL_RCC_OscConfig+0x312>
 80038f8:	4b6f      	ldr	r3, [pc, #444]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	4a6e      	ldr	r2, [pc, #440]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80038fe:	f043 0301 	orr.w	r3, r3, #1
 8003902:	6213      	str	r3, [r2, #32]
 8003904:	e02d      	b.n	8003962 <HAL_RCC_OscConfig+0x36e>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10c      	bne.n	8003928 <HAL_RCC_OscConfig+0x334>
 800390e:	4b6a      	ldr	r3, [pc, #424]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	4a69      	ldr	r2, [pc, #420]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	f023 0301 	bic.w	r3, r3, #1
 8003918:	6213      	str	r3, [r2, #32]
 800391a:	4b67      	ldr	r3, [pc, #412]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800391c:	6a1b      	ldr	r3, [r3, #32]
 800391e:	4a66      	ldr	r2, [pc, #408]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003920:	f023 0304 	bic.w	r3, r3, #4
 8003924:	6213      	str	r3, [r2, #32]
 8003926:	e01c      	b.n	8003962 <HAL_RCC_OscConfig+0x36e>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	2b05      	cmp	r3, #5
 800392e:	d10c      	bne.n	800394a <HAL_RCC_OscConfig+0x356>
 8003930:	4b61      	ldr	r3, [pc, #388]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	4a60      	ldr	r2, [pc, #384]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003936:	f043 0304 	orr.w	r3, r3, #4
 800393a:	6213      	str	r3, [r2, #32]
 800393c:	4b5e      	ldr	r3, [pc, #376]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	4a5d      	ldr	r2, [pc, #372]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	6213      	str	r3, [r2, #32]
 8003948:	e00b      	b.n	8003962 <HAL_RCC_OscConfig+0x36e>
 800394a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	4a5a      	ldr	r2, [pc, #360]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	6213      	str	r3, [r2, #32]
 8003956:	4b58      	ldr	r3, [pc, #352]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	4a57      	ldr	r2, [pc, #348]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800395c:	f023 0304 	bic.w	r3, r3, #4
 8003960:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d015      	beq.n	8003996 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800396a:	f7fe facd 	bl	8001f08 <HAL_GetTick>
 800396e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003970:	e00a      	b.n	8003988 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003972:	f7fe fac9 	bl	8001f08 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003980:	4293      	cmp	r3, r2
 8003982:	d901      	bls.n	8003988 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e0b1      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003988:	4b4b      	ldr	r3, [pc, #300]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0ee      	beq.n	8003972 <HAL_RCC_OscConfig+0x37e>
 8003994:	e014      	b.n	80039c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003996:	f7fe fab7 	bl	8001f08 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399c:	e00a      	b.n	80039b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f7fe fab3 	bl	8001f08 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e09b      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039b4:	4b40      	ldr	r3, [pc, #256]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1ee      	bne.n	800399e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039c0:	7dfb      	ldrb	r3, [r7, #23]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d105      	bne.n	80039d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	4a3b      	ldr	r2, [pc, #236]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80039cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 8087 	beq.w	8003aea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039dc:	4b36      	ldr	r3, [pc, #216]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 030c 	and.w	r3, r3, #12
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d061      	beq.n	8003aac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d146      	bne.n	8003a7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039f0:	4b33      	ldr	r3, [pc, #204]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f6:	f7fe fa87 	bl	8001f08 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039fc:	e008      	b.n	8003a10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039fe:	f7fe fa83 	bl	8001f08 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e06d      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a10:	4b29      	ldr	r3, [pc, #164]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1f0      	bne.n	80039fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a24:	d108      	bne.n	8003a38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a26:	4b24      	ldr	r3, [pc, #144]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	4921      	ldr	r1, [pc, #132]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a38:	4b1f      	ldr	r3, [pc, #124]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a19      	ldr	r1, [r3, #32]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a48:	430b      	orrs	r3, r1
 8003a4a:	491b      	ldr	r1, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a50:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a56:	f7fe fa57 	bl	8001f08 <HAL_GetTick>
 8003a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a5c:	e008      	b.n	8003a70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a5e:	f7fe fa53 	bl	8001f08 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d901      	bls.n	8003a70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e03d      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a70:	4b11      	ldr	r3, [pc, #68]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d0f0      	beq.n	8003a5e <HAL_RCC_OscConfig+0x46a>
 8003a7c:	e035      	b.n	8003aea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7e:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <HAL_RCC_OscConfig+0x4cc>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a84:	f7fe fa40 	bl	8001f08 <HAL_GetTick>
 8003a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8c:	f7fe fa3c 	bl	8001f08 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e026      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a9e:	4b06      	ldr	r3, [pc, #24]	@ (8003ab8 <HAL_RCC_OscConfig+0x4c4>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d1f0      	bne.n	8003a8c <HAL_RCC_OscConfig+0x498>
 8003aaa:	e01e      	b.n	8003aea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d107      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e019      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	40007000 	.word	0x40007000
 8003ac0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8003af4 <HAL_RCC_OscConfig+0x500>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d106      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d001      	beq.n	8003aea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e000      	b.n	8003aec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	40021000 	.word	0x40021000

08003af8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0d0      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b0c:	4b6a      	ldr	r3, [pc, #424]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d910      	bls.n	8003b3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1a:	4b67      	ldr	r3, [pc, #412]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f023 0207 	bic.w	r2, r3, #7
 8003b22:	4965      	ldr	r1, [pc, #404]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2a:	4b63      	ldr	r3, [pc, #396]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0307 	and.w	r3, r3, #7
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d001      	beq.n	8003b3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e0b8      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d020      	beq.n	8003b8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d005      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b54:	4b59      	ldr	r3, [pc, #356]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4a58      	ldr	r2, [pc, #352]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0308 	and.w	r3, r3, #8
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d005      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b6c:	4b53      	ldr	r3, [pc, #332]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	4a52      	ldr	r2, [pc, #328]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b72:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003b76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b78:	4b50      	ldr	r3, [pc, #320]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	494d      	ldr	r1, [pc, #308]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d040      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d107      	bne.n	8003bae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b9e:	4b47      	ldr	r3, [pc, #284]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d115      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e07f      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d107      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb6:	4b41      	ldr	r3, [pc, #260]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d109      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e073      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc6:	4b3d      	ldr	r3, [pc, #244]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e06b      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bd6:	4b39      	ldr	r3, [pc, #228]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f023 0203 	bic.w	r2, r3, #3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	4936      	ldr	r1, [pc, #216]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003be8:	f7fe f98e 	bl	8001f08 <HAL_GetTick>
 8003bec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bee:	e00a      	b.n	8003c06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bf0:	f7fe f98a 	bl	8001f08 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e053      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c06:	4b2d      	ldr	r3, [pc, #180]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f003 020c 	and.w	r2, r3, #12
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d1eb      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c18:	4b27      	ldr	r3, [pc, #156]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0307 	and.w	r3, r3, #7
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d210      	bcs.n	8003c48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c26:	4b24      	ldr	r3, [pc, #144]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f023 0207 	bic.w	r2, r3, #7
 8003c2e:	4922      	ldr	r1, [pc, #136]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c36:	4b20      	ldr	r3, [pc, #128]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d001      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e032      	b.n	8003cae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d008      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c54:	4b19      	ldr	r3, [pc, #100]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	4916      	ldr	r1, [pc, #88]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d009      	beq.n	8003c86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c72:	4b12      	ldr	r3, [pc, #72]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	00db      	lsls	r3, r3, #3
 8003c80:	490e      	ldr	r1, [pc, #56]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c86:	f000 f821 	bl	8003ccc <HAL_RCC_GetSysClockFreq>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003cbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	091b      	lsrs	r3, r3, #4
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	490a      	ldr	r1, [pc, #40]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c98:	5ccb      	ldrb	r3, [r1, r3]
 8003c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c9e:	4a09      	ldr	r2, [pc, #36]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1cc>)
 8003ca0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ca2:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <HAL_RCC_ClockConfig+0x1d0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fe f8ec 	bl	8001e84 <HAL_InitTick>

  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40022000 	.word	0x40022000
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	0800c2e8 	.word	0x0800c2e8
 8003cc4:	20000008 	.word	0x20000008
 8003cc8:	2000000c 	.word	0x2000000c

08003ccc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b087      	sub	sp, #28
 8003cd0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60bb      	str	r3, [r7, #8]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	2300      	movs	r3, #0
 8003ce0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f003 030c 	and.w	r3, r3, #12
 8003cf2:	2b04      	cmp	r3, #4
 8003cf4:	d002      	beq.n	8003cfc <HAL_RCC_GetSysClockFreq+0x30>
 8003cf6:	2b08      	cmp	r3, #8
 8003cf8:	d003      	beq.n	8003d02 <HAL_RCC_GetSysClockFreq+0x36>
 8003cfa:	e027      	b.n	8003d4c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cfc:	4b19      	ldr	r3, [pc, #100]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cfe:	613b      	str	r3, [r7, #16]
      break;
 8003d00:	e027      	b.n	8003d52 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	0c9b      	lsrs	r3, r3, #18
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	4a17      	ldr	r2, [pc, #92]	@ (8003d68 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d0c:	5cd3      	ldrb	r3, [r2, r3]
 8003d0e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d010      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d1a:	4b11      	ldr	r3, [pc, #68]	@ (8003d60 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	0c5b      	lsrs	r3, r3, #17
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	4a11      	ldr	r2, [pc, #68]	@ (8003d6c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d26:	5cd3      	ldrb	r3, [r2, r3]
 8003d28:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d2e:	fb03 f202 	mul.w	r2, r3, r2
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d38:	617b      	str	r3, [r7, #20]
 8003d3a:	e004      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003d70 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d40:	fb02 f303 	mul.w	r3, r2, r3
 8003d44:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	613b      	str	r3, [r7, #16]
      break;
 8003d4a:	e002      	b.n	8003d52 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d4c:	4b05      	ldr	r3, [pc, #20]	@ (8003d64 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d4e:	613b      	str	r3, [r7, #16]
      break;
 8003d50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d52:	693b      	ldr	r3, [r7, #16]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	371c      	adds	r7, #28
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bc80      	pop	{r7}
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	40021000 	.word	0x40021000
 8003d64:	007a1200 	.word	0x007a1200
 8003d68:	0800c300 	.word	0x0800c300
 8003d6c:	0800c310 	.word	0x0800c310
 8003d70:	003d0900 	.word	0x003d0900

08003d74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d78:	4b02      	ldr	r3, [pc, #8]	@ (8003d84 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr
 8003d84:	20000008 	.word	0x20000008

08003d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d8c:	f7ff fff2 	bl	8003d74 <HAL_RCC_GetHCLKFreq>
 8003d90:	4602      	mov	r2, r0
 8003d92:	4b05      	ldr	r3, [pc, #20]	@ (8003da8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	0a1b      	lsrs	r3, r3, #8
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	4903      	ldr	r1, [pc, #12]	@ (8003dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d9e:	5ccb      	ldrb	r3, [r1, r3]
 8003da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	40021000 	.word	0x40021000
 8003dac:	0800c2f8 	.word	0x0800c2f8

08003db0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b085      	sub	sp, #20
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003db8:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <RCC_Delay+0x34>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8003de8 <RCC_Delay+0x38>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	0a5b      	lsrs	r3, r3, #9
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	fb02 f303 	mul.w	r3, r2, r3
 8003dca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dcc:	bf00      	nop
  }
  while (Delay --);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	1e5a      	subs	r2, r3, #1
 8003dd2:	60fa      	str	r2, [r7, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1f9      	bne.n	8003dcc <RCC_Delay+0x1c>
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop
 8003ddc:	3714      	adds	r7, #20
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr
 8003de4:	20000008 	.word	0x20000008
 8003de8:	10624dd3 	.word	0x10624dd3

08003dec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d001      	beq.n	8003e04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e03a      	b.n	8003e7a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68da      	ldr	r2, [r3, #12]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a18      	ldr	r2, [pc, #96]	@ (8003e84 <HAL_TIM_Base_Start_IT+0x98>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d00e      	beq.n	8003e44 <HAL_TIM_Base_Start_IT+0x58>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e2e:	d009      	beq.n	8003e44 <HAL_TIM_Base_Start_IT+0x58>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a14      	ldr	r2, [pc, #80]	@ (8003e88 <HAL_TIM_Base_Start_IT+0x9c>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d004      	beq.n	8003e44 <HAL_TIM_Base_Start_IT+0x58>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a13      	ldr	r2, [pc, #76]	@ (8003e8c <HAL_TIM_Base_Start_IT+0xa0>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d111      	bne.n	8003e68 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 0307 	and.w	r3, r3, #7
 8003e4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b06      	cmp	r3, #6
 8003e54:	d010      	beq.n	8003e78 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f042 0201 	orr.w	r2, r2, #1
 8003e64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e66:	e007      	b.n	8003e78 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f042 0201 	orr.w	r2, r2, #1
 8003e76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr
 8003e84:	40012c00 	.word	0x40012c00
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	40000800 	.word	0x40000800

08003e90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e041      	b.n	8003f26 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d106      	bne.n	8003ebc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fd fe04 	bl	8001ac4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3304      	adds	r3, #4
 8003ecc:	4619      	mov	r1, r3
 8003ece:	4610      	mov	r0, r2
 8003ed0:	f000 faa6 	bl	8004420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
	...

08003f30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d109      	bne.n	8003f54 <HAL_TIM_PWM_Start+0x24>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	bf14      	ite	ne
 8003f4c:	2301      	movne	r3, #1
 8003f4e:	2300      	moveq	r3, #0
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	e022      	b.n	8003f9a <HAL_TIM_PWM_Start+0x6a>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d109      	bne.n	8003f6e <HAL_TIM_PWM_Start+0x3e>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	bf14      	ite	ne
 8003f66:	2301      	movne	r3, #1
 8003f68:	2300      	moveq	r3, #0
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	e015      	b.n	8003f9a <HAL_TIM_PWM_Start+0x6a>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d109      	bne.n	8003f88 <HAL_TIM_PWM_Start+0x58>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	bf14      	ite	ne
 8003f80:	2301      	movne	r3, #1
 8003f82:	2300      	moveq	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	e008      	b.n	8003f9a <HAL_TIM_PWM_Start+0x6a>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	bf14      	ite	ne
 8003f94:	2301      	movne	r3, #1
 8003f96:	2300      	moveq	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e05e      	b.n	8004060 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d104      	bne.n	8003fb2 <HAL_TIM_PWM_Start+0x82>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb0:	e013      	b.n	8003fda <HAL_TIM_PWM_Start+0xaa>
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d104      	bne.n	8003fc2 <HAL_TIM_PWM_Start+0x92>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fc0:	e00b      	b.n	8003fda <HAL_TIM_PWM_Start+0xaa>
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d104      	bne.n	8003fd2 <HAL_TIM_PWM_Start+0xa2>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd0:	e003      	b.n	8003fda <HAL_TIM_PWM_Start+0xaa>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	6839      	ldr	r1, [r7, #0]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fc12 	bl	800480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a1e      	ldr	r2, [pc, #120]	@ (8004068 <HAL_TIM_PWM_Start+0x138>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d107      	bne.n	8004002 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004000:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a18      	ldr	r2, [pc, #96]	@ (8004068 <HAL_TIM_PWM_Start+0x138>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00e      	beq.n	800402a <HAL_TIM_PWM_Start+0xfa>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004014:	d009      	beq.n	800402a <HAL_TIM_PWM_Start+0xfa>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a14      	ldr	r2, [pc, #80]	@ (800406c <HAL_TIM_PWM_Start+0x13c>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d004      	beq.n	800402a <HAL_TIM_PWM_Start+0xfa>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a12      	ldr	r2, [pc, #72]	@ (8004070 <HAL_TIM_PWM_Start+0x140>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d111      	bne.n	800404e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b06      	cmp	r3, #6
 800403a:	d010      	beq.n	800405e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800404c:	e007      	b.n	800405e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f042 0201 	orr.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40012c00 	.word	0x40012c00
 800406c:	40000400 	.word	0x40000400
 8004070:	40000800 	.word	0x40000800

08004074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d020      	beq.n	80040d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d01b      	beq.n	80040d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0202 	mvn.w	r2, #2
 80040a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	f003 0303 	and.w	r3, r3, #3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f993 	bl	80043ea <HAL_TIM_IC_CaptureCallback>
 80040c4:	e005      	b.n	80040d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f986 	bl	80043d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f995 	bl	80043fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f003 0304 	and.w	r3, r3, #4
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d020      	beq.n	8004124 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01b      	beq.n	8004124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0204 	mvn.w	r2, #4
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2202      	movs	r2, #2
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f96d 	bl	80043ea <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f960 	bl	80043d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f96f 	bl	80043fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0308 	and.w	r3, r3, #8
 800412a:	2b00      	cmp	r3, #0
 800412c:	d020      	beq.n	8004170 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0308 	and.w	r3, r3, #8
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01b      	beq.n	8004170 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0208 	mvn.w	r2, #8
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2204      	movs	r2, #4
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f947 	bl	80043ea <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f93a 	bl	80043d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f949 	bl	80043fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	d020      	beq.n	80041bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 0310 	and.w	r3, r3, #16
 8004180:	2b00      	cmp	r3, #0
 8004182:	d01b      	beq.n	80041bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f06f 0210 	mvn.w	r2, #16
 800418c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2208      	movs	r2, #8
 8004192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f921 	bl	80043ea <HAL_TIM_IC_CaptureCallback>
 80041a8:	e005      	b.n	80041b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f914 	bl	80043d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f923 	bl	80043fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00c      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d007      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 0201 	mvn.w	r2, #1
 80041d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fd fba2 	bl	8001924 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00c      	beq.n	8004204 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d007      	beq.n	8004204 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 fbe0 	bl	80049c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00c      	beq.n	8004228 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004214:	2b00      	cmp	r3, #0
 8004216:	d007      	beq.n	8004228 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f8f3 	bl	800440e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f003 0320 	and.w	r3, r3, #32
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00c      	beq.n	800424c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f003 0320 	and.w	r3, r3, #32
 8004238:	2b00      	cmp	r3, #0
 800423a:	d007      	beq.n	800424c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f06f 0220 	mvn.w	r2, #32
 8004244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fbb3 	bl	80049b2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800424c:	bf00      	nop
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004260:	2300      	movs	r3, #0
 8004262:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800426e:	2302      	movs	r3, #2
 8004270:	e0ae      	b.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b0c      	cmp	r3, #12
 800427e:	f200 809f 	bhi.w	80043c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004282:	a201      	add	r2, pc, #4	@ (adr r2, 8004288 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004288:	080042bd 	.word	0x080042bd
 800428c:	080043c1 	.word	0x080043c1
 8004290:	080043c1 	.word	0x080043c1
 8004294:	080043c1 	.word	0x080043c1
 8004298:	080042fd 	.word	0x080042fd
 800429c:	080043c1 	.word	0x080043c1
 80042a0:	080043c1 	.word	0x080043c1
 80042a4:	080043c1 	.word	0x080043c1
 80042a8:	0800433f 	.word	0x0800433f
 80042ac:	080043c1 	.word	0x080043c1
 80042b0:	080043c1 	.word	0x080043c1
 80042b4:	080043c1 	.word	0x080043c1
 80042b8:	0800437f 	.word	0x0800437f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68b9      	ldr	r1, [r7, #8]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 f91a 	bl	80044fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0208 	orr.w	r2, r2, #8
 80042d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699a      	ldr	r2, [r3, #24]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0204 	bic.w	r2, r2, #4
 80042e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6999      	ldr	r1, [r3, #24]
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	619a      	str	r2, [r3, #24]
      break;
 80042fa:	e064      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68b9      	ldr	r1, [r7, #8]
 8004302:	4618      	mov	r0, r3
 8004304:	f000 f960 	bl	80045c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004316:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004326:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6999      	ldr	r1, [r3, #24]
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	021a      	lsls	r2, r3, #8
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	619a      	str	r2, [r3, #24]
      break;
 800433c:	e043      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68b9      	ldr	r1, [r7, #8]
 8004344:	4618      	mov	r0, r3
 8004346:	f000 f9a9 	bl	800469c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69da      	ldr	r2, [r3, #28]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 0208 	orr.w	r2, r2, #8
 8004358:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0204 	bic.w	r2, r2, #4
 8004368:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69d9      	ldr	r1, [r3, #28]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	61da      	str	r2, [r3, #28]
      break;
 800437c:	e023      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68b9      	ldr	r1, [r7, #8]
 8004384:	4618      	mov	r0, r3
 8004386:	f000 f9f3 	bl	8004770 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	69da      	ldr	r2, [r3, #28]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004398:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69da      	ldr	r2, [r3, #28]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69d9      	ldr	r1, [r3, #28]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	021a      	lsls	r2, r3, #8
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	61da      	str	r2, [r3, #28]
      break;
 80043be:	e002      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	75fb      	strb	r3, [r7, #23]
      break;
 80043c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bc80      	pop	{r7}
 80043e8:	4770      	bx	lr

080043ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bc80      	pop	{r7}
 80043fa:	4770      	bx	lr

080043fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr

0800440e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr

08004420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a2f      	ldr	r2, [pc, #188]	@ (80044f0 <TIM_Base_SetConfig+0xd0>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00b      	beq.n	8004450 <TIM_Base_SetConfig+0x30>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443e:	d007      	beq.n	8004450 <TIM_Base_SetConfig+0x30>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a2c      	ldr	r2, [pc, #176]	@ (80044f4 <TIM_Base_SetConfig+0xd4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d003      	beq.n	8004450 <TIM_Base_SetConfig+0x30>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a2b      	ldr	r2, [pc, #172]	@ (80044f8 <TIM_Base_SetConfig+0xd8>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d108      	bne.n	8004462 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a22      	ldr	r2, [pc, #136]	@ (80044f0 <TIM_Base_SetConfig+0xd0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00b      	beq.n	8004482 <TIM_Base_SetConfig+0x62>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004470:	d007      	beq.n	8004482 <TIM_Base_SetConfig+0x62>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1f      	ldr	r2, [pc, #124]	@ (80044f4 <TIM_Base_SetConfig+0xd4>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d003      	beq.n	8004482 <TIM_Base_SetConfig+0x62>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1e      	ldr	r2, [pc, #120]	@ (80044f8 <TIM_Base_SetConfig+0xd8>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d108      	bne.n	8004494 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004488:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	4313      	orrs	r3, r2
 8004492:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	4313      	orrs	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a0d      	ldr	r2, [pc, #52]	@ (80044f0 <TIM_Base_SetConfig+0xd0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d103      	bne.n	80044c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d005      	beq.n	80044e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	f023 0201 	bic.w	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	611a      	str	r2, [r3, #16]
  }
}
 80044e6:	bf00      	nop
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	40000400 	.word	0x40000400
 80044f8:	40000800 	.word	0x40000800

080044fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a1b      	ldr	r3, [r3, #32]
 800450a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	f023 0201 	bic.w	r2, r3, #1
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800452a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0303 	bic.w	r3, r3, #3
 8004532:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f023 0302 	bic.w	r3, r3, #2
 8004544:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	4313      	orrs	r3, r2
 800454e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a1c      	ldr	r2, [pc, #112]	@ (80045c4 <TIM_OC1_SetConfig+0xc8>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d10c      	bne.n	8004572 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	f023 0308 	bic.w	r3, r3, #8
 800455e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	4313      	orrs	r3, r2
 8004568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	f023 0304 	bic.w	r3, r3, #4
 8004570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a13      	ldr	r2, [pc, #76]	@ (80045c4 <TIM_OC1_SetConfig+0xc8>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d111      	bne.n	800459e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4313      	orrs	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	697a      	ldr	r2, [r7, #20]
 80045b6:	621a      	str	r2, [r3, #32]
}
 80045b8:	bf00      	nop
 80045ba:	371c      	adds	r7, #28
 80045bc:	46bd      	mov	sp, r7
 80045be:	bc80      	pop	{r7}
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40012c00 	.word	0x40012c00

080045c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f023 0210 	bic.w	r2, r3, #16
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	021b      	lsls	r3, r3, #8
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	4313      	orrs	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f023 0320 	bic.w	r3, r3, #32
 8004612:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	011b      	lsls	r3, r3, #4
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	4313      	orrs	r3, r2
 800461e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a1d      	ldr	r2, [pc, #116]	@ (8004698 <TIM_OC2_SetConfig+0xd0>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d10d      	bne.n	8004644 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800462e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	011b      	lsls	r3, r3, #4
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004642:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a14      	ldr	r2, [pc, #80]	@ (8004698 <TIM_OC2_SetConfig+0xd0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d113      	bne.n	8004674 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004652:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800465a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4313      	orrs	r3, r2
 8004672:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	621a      	str	r2, [r3, #32]
}
 800468e:	bf00      	nop
 8004690:	371c      	adds	r7, #28
 8004692:	46bd      	mov	sp, r7
 8004694:	bc80      	pop	{r7}
 8004696:	4770      	bx	lr
 8004698:	40012c00 	.word	0x40012c00

0800469c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0303 	bic.w	r3, r3, #3
 80046d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80046e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	021b      	lsls	r3, r3, #8
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a1d      	ldr	r2, [pc, #116]	@ (800476c <TIM_OC3_SetConfig+0xd0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d10d      	bne.n	8004716 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004700:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	021b      	lsls	r3, r3, #8
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	4313      	orrs	r3, r2
 800470c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004714:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a14      	ldr	r2, [pc, #80]	@ (800476c <TIM_OC3_SetConfig+0xd0>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d113      	bne.n	8004746 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800472c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	4313      	orrs	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4313      	orrs	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	621a      	str	r2, [r3, #32]
}
 8004760:	bf00      	nop
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	40012c00 	.word	0x40012c00

08004770 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004770:	b480      	push	{r7}
 8004772:	b087      	sub	sp, #28
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a1b      	ldr	r3, [r3, #32]
 8004784:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800479e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	021b      	lsls	r3, r3, #8
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	031b      	lsls	r3, r3, #12
 80047c2:	693a      	ldr	r2, [r7, #16]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4a0f      	ldr	r2, [pc, #60]	@ (8004808 <TIM_OC4_SetConfig+0x98>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d109      	bne.n	80047e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	019b      	lsls	r3, r3, #6
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	621a      	str	r2, [r3, #32]
}
 80047fe:	bf00      	nop
 8004800:	371c      	adds	r7, #28
 8004802:	46bd      	mov	sp, r7
 8004804:	bc80      	pop	{r7}
 8004806:	4770      	bx	lr
 8004808:	40012c00 	.word	0x40012c00

0800480c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 031f 	and.w	r3, r3, #31
 800481e:	2201      	movs	r2, #1
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a1a      	ldr	r2, [r3, #32]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	43db      	mvns	r3, r3
 800482e:	401a      	ands	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a1a      	ldr	r2, [r3, #32]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	431a      	orrs	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	621a      	str	r2, [r3, #32]
}
 800484a:	bf00      	nop
 800484c:	371c      	adds	r7, #28
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004864:	2b01      	cmp	r3, #1
 8004866:	d101      	bne.n	800486c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004868:	2302      	movs	r3, #2
 800486a:	e046      	b.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004892:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a16      	ldr	r2, [pc, #88]	@ (8004904 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d00e      	beq.n	80048ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b8:	d009      	beq.n	80048ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a12      	ldr	r2, [pc, #72]	@ (8004908 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d004      	beq.n	80048ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a10      	ldr	r2, [pc, #64]	@ (800490c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d10c      	bne.n	80048e8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	4313      	orrs	r3, r2
 80048de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40000400 	.word	0x40000400
 800490c:	40000800 	.word	0x40000800

08004910 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800491a:	2300      	movs	r3, #0
 800491c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004928:	2302      	movs	r3, #2
 800492a:	e03d      	b.n	80049a8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	4313      	orrs	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	4313      	orrs	r3, r2
 800494e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4313      	orrs	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4313      	orrs	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bc80      	pop	{r7}
 80049b0:	4770      	bx	lr

080049b2 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b083      	sub	sp, #12
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049ba:	bf00      	nop
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	bc80      	pop	{r7}
 80049c2:	4770      	bx	lr

080049c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bc80      	pop	{r7}
 80049d4:	4770      	bx	lr

080049d6 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b084      	sub	sp, #16
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049e0:	2300      	movs	r3, #0
 80049e2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80049e4:	6839      	ldr	r1, [r7, #0]
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f001 fc9d 	bl	8006326 <VL53L0X_get_offset_calibration_data_micro_meter>
 80049ec:	4603      	mov	r3, r0
 80049ee:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80049f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 80049fc:	b5b0      	push	{r4, r5, r7, lr}
 80049fe:	b096      	sub	sp, #88	@ 0x58
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a04:	2300      	movs	r3, #0
 8004a06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8004a0a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d107      	bne.n	8004a22 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8004a12:	2200      	movs	r2, #0
 8004a14:	2188      	movs	r1, #136	@ 0x88
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f004 fe8c 	bl	8009734 <VL53L0X_WrByte>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a30:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004a3a:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a9e      	ldr	r2, [pc, #632]	@ (8004cbc <VL53L0X_DataInit+0x2c0>)
 8004a42:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a9d      	ldr	r2, [pc, #628]	@ (8004cc0 <VL53L0X_DataInit+0x2c4>)
 8004a4a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004a54:	f107 0310 	add.w	r3, r7, #16
 8004a58:	4619      	mov	r1, r3
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fabf 	bl	8004fde <VL53L0X_GetDeviceParameters>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8004a66:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d112      	bne.n	8004a94 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8004a72:	2300      	movs	r3, #0
 8004a74:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f103 0410 	add.w	r4, r3, #16
 8004a7c:	f107 0510 	add.w	r5, r7, #16
 8004a80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004a90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2264      	movs	r2, #100	@ 0x64
 8004a98:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8004aa2:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004aac:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8004ab6:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	2180      	movs	r1, #128	@ 0x80
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f004 fe34 	bl	8009734 <VL53L0X_WrByte>
 8004acc:	4603      	mov	r3, r0
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004ada:	2201      	movs	r2, #1
 8004adc:	21ff      	movs	r1, #255	@ 0xff
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f004 fe28 	bl	8009734 <VL53L0X_WrByte>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004aec:	4313      	orrs	r3, r2
 8004aee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004af2:	2200      	movs	r2, #0
 8004af4:	2100      	movs	r1, #0
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f004 fe1c 	bl	8009734 <VL53L0X_WrByte>
 8004afc:	4603      	mov	r3, r0
 8004afe:	461a      	mov	r2, r3
 8004b00:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8004b0a:	f107 030f 	add.w	r3, r7, #15
 8004b0e:	461a      	mov	r2, r3
 8004b10:	2191      	movs	r1, #145	@ 0x91
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f004 fe90 	bl	8009838 <VL53L0X_RdByte>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b20:	4313      	orrs	r3, r2
 8004b22:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8004b26:	7bfa      	ldrb	r2, [r7, #15]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004b2e:	2201      	movs	r2, #1
 8004b30:	2100      	movs	r1, #0
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f004 fdfe 	bl	8009734 <VL53L0X_WrByte>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004b46:	2200      	movs	r2, #0
 8004b48:	21ff      	movs	r1, #255	@ 0xff
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f004 fdf2 	bl	8009734 <VL53L0X_WrByte>
 8004b50:	4603      	mov	r3, r0
 8004b52:	461a      	mov	r2, r3
 8004b54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2180      	movs	r1, #128	@ 0x80
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f004 fde6 	bl	8009734 <VL53L0X_WrByte>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004b76:	2300      	movs	r3, #0
 8004b78:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b7a:	e014      	b.n	8004ba6 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8004b7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d114      	bne.n	8004bae <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004b84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	2201      	movs	r2, #1
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 fd2f 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
 8004b92:	4603      	mov	r3, r0
 8004b94:	461a      	mov	r2, r3
 8004b96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004ba0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ba8:	2b05      	cmp	r3, #5
 8004baa:	dde7      	ble.n	8004b7c <VL53L0X_DataInit+0x180>
 8004bac:	e000      	b.n	8004bb0 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8004bae:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8004bb0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d107      	bne.n	8004bc8 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2102      	movs	r1, #2
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 fd17 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004bc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d107      	bne.n	8004be0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	2103      	movs	r1, #3
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fd0b 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004be0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d107      	bne.n	8004bf8 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004be8:	2200      	movs	r2, #0
 8004bea:	2104      	movs	r1, #4
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 fcff 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004bf8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d107      	bne.n	8004c10 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004c00:	2200      	movs	r2, #0
 8004c02:	2105      	movs	r1, #5
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 fcf3 	bl	80055f0 <VL53L0X_SetLimitCheckEnable>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8004c10:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d108      	bne.n	8004c2a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004c18:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fd94 	bl	800574c <VL53L0X_SetLimitCheckValue>
 8004c24:	4603      	mov	r3, r0
 8004c26:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004c2a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d108      	bne.n	8004c44 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004c32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c36:	2101      	movs	r1, #1
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 fd87 	bl	800574c <VL53L0X_SetLimitCheckValue>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004c44:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d108      	bne.n	8004c5e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004c4c:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8004c50:	2102      	movs	r1, #2
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fd7a 	bl	800574c <VL53L0X_SetLimitCheckValue>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004c5e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d107      	bne.n	8004c76 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004c66:	2200      	movs	r2, #0
 8004c68:	2103      	movs	r1, #3
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fd6e 	bl	800574c <VL53L0X_SetLimitCheckValue>
 8004c70:	4603      	mov	r3, r0
 8004c72:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004c76:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10f      	bne.n	8004c9e <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	22ff      	movs	r2, #255	@ 0xff
 8004c82:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004c86:	22ff      	movs	r2, #255	@ 0xff
 8004c88:	2101      	movs	r1, #1
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f004 fd52 	bl	8009734 <VL53L0X_WrByte>
 8004c90:	4603      	mov	r3, r0
 8004c92:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8004c9e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d103      	bne.n	8004cae <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8004cae:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3758      	adds	r7, #88	@ 0x58
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bdb0      	pop	{r4, r5, r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	00016b85 	.word	0x00016b85
 8004cc0:	000970a4 	.word	0x000970a4

08004cc4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8004cc4:	b5b0      	push	{r4, r5, r7, lr}
 8004cc6:	b09e      	sub	sp, #120	@ 0x78
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8004cd2:	f107 031c 	add.w	r3, r7, #28
 8004cd6:	2240      	movs	r2, #64	@ 0x40
 8004cd8:	2100      	movs	r1, #0
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f005 fbb9 	bl	800a452 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8004d00:	2101      	movs	r1, #1
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f002 fa61 	bl	80071ca <VL53L0X_get_info_from_device>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8004d14:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8004d1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8004d20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d80d      	bhi.n	8004d44 <VL53L0X_StaticInit+0x80>
 8004d28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d102      	bne.n	8004d36 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8004d30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	d806      	bhi.n	8004d44 <VL53L0X_StaticInit+0x80>
 8004d36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10e      	bne.n	8004d5c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8004d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d40:	2b0c      	cmp	r3, #12
 8004d42:	d90b      	bls.n	8004d5c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8004d44:	f107 0218 	add.w	r2, r7, #24
 8004d48:	f107 0314 	add.w	r3, r7, #20
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f001 fce3 	bl	800671a <VL53L0X_perform_ref_spad_management>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8004d5a:	e009      	b.n	8004d70 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8004d5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004d60:	461a      	mov	r2, r3
 8004d62:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f001 fee4 	bl	8006b32 <VL53L0X_set_reference_spads>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8004d70:	4b93      	ldr	r3, [pc, #588]	@ (8004fc0 <VL53L0X_StaticInit+0x2fc>)
 8004d72:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8004d74:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10f      	bne.n	8004d9c <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004d82:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8004d86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d104      	bne.n	8004d98 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8004d94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d96:	e001      	b.n	8004d9c <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8004d98:	4b89      	ldr	r3, [pc, #548]	@ (8004fc0 <VL53L0X_StaticInit+0x2fc>)
 8004d9a:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8004d9c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d106      	bne.n	8004db2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8004da4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f003 fdae 	bl	8008908 <VL53L0X_load_tuning_settings>
 8004dac:	4603      	mov	r3, r0
 8004dae:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8004db2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d10a      	bne.n	8004dd0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8004dba:	2300      	movs	r3, #0
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	2304      	movs	r3, #4
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f001 f8e1 	bl	8005f8c <VL53L0X_SetGpioConfig>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004dd0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d121      	bne.n	8004e1c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004dd8:	2201      	movs	r2, #1
 8004dda:	21ff      	movs	r1, #255	@ 0xff
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f004 fca9 	bl	8009734 <VL53L0X_WrByte>
 8004de2:	4603      	mov	r3, r0
 8004de4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004de8:	f107 031a 	add.w	r3, r7, #26
 8004dec:	461a      	mov	r2, r3
 8004dee:	2184      	movs	r1, #132	@ 0x84
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f004 fd4b 	bl	800988c <VL53L0X_RdWord>
 8004df6:	4603      	mov	r3, r0
 8004df8:	461a      	mov	r2, r3
 8004dfa:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004e04:	2200      	movs	r2, #0
 8004e06:	21ff      	movs	r1, #255	@ 0xff
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f004 fc93 	bl	8009734 <VL53L0X_WrByte>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	461a      	mov	r2, r3
 8004e12:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8004e16:	4313      	orrs	r3, r2
 8004e18:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004e1c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d104      	bne.n	8004e2e <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8004e24:	8b7b      	ldrh	r3, [r7, #26]
 8004e26:	011a      	lsls	r2, r3, #4
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8004e2e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d108      	bne.n	8004e48 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004e36:	f107 031c 	add.w	r3, r7, #28
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f8ce 	bl	8004fde <VL53L0X_GetDeviceParameters>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8004e48:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d110      	bne.n	8004e72 <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8004e50:	f107 0319 	add.w	r3, r7, #25
 8004e54:	4619      	mov	r1, r3
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f990 	bl	800517c <VL53L0X_GetFractionEnable>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8004e62:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d103      	bne.n	8004e72 <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8004e6a:	7e7a      	ldrb	r2, [r7, #25]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8004e72:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10e      	bne.n	8004e98 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f103 0410 	add.w	r4, r3, #16
 8004e80:	f107 051c 	add.w	r5, r7, #28
 8004e84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e90:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004e94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8004e98:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d111      	bne.n	8004ec4 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 8004ea0:	f107 0319 	add.w	r3, r7, #25
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f004 fcc5 	bl	8009838 <VL53L0X_RdByte>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8004eb4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d103      	bne.n	8004ec4 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8004ebc:	7e7a      	ldrb	r2, [r7, #25]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8004ec4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d107      	bne.n	8004edc <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004ecc:	2200      	movs	r2, #0
 8004ece:	2100      	movs	r1, #0
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f9c7 	bl	8005264 <VL53L0X_SetSequenceStepEnable>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8004edc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d107      	bne.n	8004ef4 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	2102      	movs	r1, #2
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 f9bb 	bl	8005264 <VL53L0X_SetSequenceStepEnable>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8004ef4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d103      	bne.n	8004f04 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2203      	movs	r2, #3
 8004f00:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004f04:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d109      	bne.n	8004f20 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8004f0c:	f107 0313 	add.w	r3, r7, #19
 8004f10:	461a      	mov	r2, r3
 8004f12:	2100      	movs	r1, #0
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 f98e 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004f20:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d103      	bne.n	8004f30 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004f28:	7cfa      	ldrb	r2, [r7, #19]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004f30:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d109      	bne.n	8004f4c <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 8004f38:	f107 0313 	add.w	r3, r7, #19
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	2101      	movs	r1, #1
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 f978 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8004f46:	4603      	mov	r3, r0
 8004f48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004f4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d103      	bne.n	8004f5c <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004f54:	7cfa      	ldrb	r2, [r7, #19]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8004f5c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d109      	bne.n	8004f78 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 8004f64:	f107 030c 	add.w	r3, r7, #12
 8004f68:	461a      	mov	r2, r3
 8004f6a:	2103      	movs	r1, #3
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f002 fea9 	bl	8007cc4 <get_sequence_step_timeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004f78:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d103      	bne.n	8004f88 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8004f88:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d109      	bne.n	8004fa4 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 8004f90:	f107 030c 	add.w	r3, r7, #12
 8004f94:	461a      	mov	r2, r3
 8004f96:	2104      	movs	r1, #4
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f002 fe93 	bl	8007cc4 <get_sequence_step_timeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004fa4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d103      	bne.n	8004fb4 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004fb4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3770      	adds	r7, #112	@ 0x70
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bdb0      	pop	{r4, r5, r7, pc}
 8004fc0:	20000014 	.word	0x20000014

08004fc4 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8004fcc:	239d      	movs	r3, #157	@ 0x9d
 8004fce:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8004fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr

08004fde <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
 8004fe6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	4619      	mov	r1, r3
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f8b1 	bl	8005158 <VL53L0X_GetDeviceMode>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d107      	bne.n	8005012 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	3308      	adds	r3, #8
 8005006:	4619      	mov	r1, r3
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 fa75 	bl	80054f8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800500e:	4603      	mov	r3, r0
 8005010:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8005012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d102      	bne.n	8005020 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2200      	movs	r2, #0
 800501e:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8005020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d107      	bne.n	8005038 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	3310      	adds	r3, #16
 800502c:	4619      	mov	r1, r3
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 faaa 	bl	8005588 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8005034:	4603      	mov	r3, r0
 8005036:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8005038:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d107      	bne.n	8005050 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	3314      	adds	r3, #20
 8005044:	4619      	mov	r1, r3
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7ff fcc5 	bl	80049d6 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800504c:	4603      	mov	r3, r0
 800504e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8005050:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d134      	bne.n	80050c2 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005058:	2300      	movs	r3, #0
 800505a:	60bb      	str	r3, [r7, #8]
 800505c:	e02a      	b.n	80050b4 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800505e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d12a      	bne.n	80050bc <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	b299      	uxth	r1, r3
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	3308      	adds	r3, #8
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	4413      	add	r3, r2
 8005074:	3304      	adds	r3, #4
 8005076:	461a      	mov	r2, r3
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 fbc9 	bl	8005810 <VL53L0X_GetLimitCheckValue>
 800507e:	4603      	mov	r3, r0
 8005080:	461a      	mov	r2, r3
 8005082:	7bfb      	ldrb	r3, [r7, #15]
 8005084:	4313      	orrs	r3, r2
 8005086:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8005088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d117      	bne.n	80050c0 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	b299      	uxth	r1, r3
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	3318      	adds	r3, #24
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	4413      	add	r3, r2
 800509c:	461a      	mov	r2, r3
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fb32 	bl	8005708 <VL53L0X_GetLimitCheckEnable>
 80050a4:	4603      	mov	r3, r0
 80050a6:	461a      	mov	r2, r3
 80050a8:	7bfb      	ldrb	r3, [r7, #15]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	3301      	adds	r3, #1
 80050b2:	60bb      	str	r3, [r7, #8]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2b05      	cmp	r3, #5
 80050b8:	ddd1      	ble.n	800505e <VL53L0X_GetDeviceParameters+0x80>
 80050ba:	e002      	b.n	80050c2 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80050bc:	bf00      	nop
 80050be:	e000      	b.n	80050c2 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80050c0:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80050c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d107      	bne.n	80050da <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	333c      	adds	r3, #60	@ 0x3c
 80050ce:	4619      	mov	r1, r3
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fc2b 	bl	800592c <VL53L0X_GetWrapAroundCheckEnable>
 80050d6:	4603      	mov	r3, r0
 80050d8:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80050da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d107      	bne.n	80050f2 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	3304      	adds	r3, #4
 80050e6:	4619      	mov	r1, r3
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f879 	bl	80051e0 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80050ee:	4603      	mov	r3, r0
 80050f0:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80050f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
	...

08005100 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	460b      	mov	r3, r1
 800510a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800510c:	2300      	movs	r3, #0
 800510e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8005110:	78fb      	ldrb	r3, [r7, #3]
 8005112:	2b15      	cmp	r3, #21
 8005114:	bf8c      	ite	hi
 8005116:	2201      	movhi	r2, #1
 8005118:	2200      	movls	r2, #0
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	2a00      	cmp	r2, #0
 800511e:	d10f      	bne.n	8005140 <VL53L0X_SetDeviceMode+0x40>
 8005120:	4a0c      	ldr	r2, [pc, #48]	@ (8005154 <VL53L0X_SetDeviceMode+0x54>)
 8005122:	fa22 f303 	lsr.w	r3, r2, r3
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	bf14      	ite	ne
 800512e:	2301      	movne	r3, #1
 8005130:	2300      	moveq	r3, #0
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	78fa      	ldrb	r2, [r7, #3]
 800513c:	741a      	strb	r2, [r3, #16]
		break;
 800513e:	e001      	b.n	8005144 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005140:	23f8      	movs	r3, #248	@ 0xf8
 8005142:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005144:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005148:	4618      	mov	r0, r3
 800514a:	3714      	adds	r7, #20
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	0030000b 	.word	0x0030000b

08005158 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005162:	2300      	movs	r3, #0
 8005164:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	7c1a      	ldrb	r2, [r3, #16]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800516e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005172:	4618      	mov	r0, r3
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	bc80      	pop	{r7}
 800517a:	4770      	bx	lr

0800517c <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005186:	2300      	movs	r3, #0
 8005188:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	2109      	movs	r1, #9
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f004 fb52 	bl	8009838 <VL53L0X_RdByte>
 8005194:	4603      	mov	r3, r0
 8005196:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d106      	bne.n	80051ae <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80051ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b084      	sub	sp, #16
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80051c4:	2300      	movs	r3, #0
 80051c6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80051c8:	6839      	ldr	r1, [r7, #0]
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f003 fa0a 	bl	80085e4 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80051d0:	4603      	mov	r3, r0
 80051d2:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80051d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3710      	adds	r7, #16
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80051ee:	6839      	ldr	r1, [r7, #0]
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f003 fad7 	bl	80087a4 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80051f6:	4603      	mov	r3, r0
 80051f8:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80051fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b084      	sub	sp, #16
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	460b      	mov	r3, r1
 8005210:	70fb      	strb	r3, [r7, #3]
 8005212:	4613      	mov	r3, r2
 8005214:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005216:	2300      	movs	r3, #0
 8005218:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800521a:	78ba      	ldrb	r2, [r7, #2]
 800521c:	78fb      	ldrb	r3, [r7, #3]
 800521e:	4619      	mov	r1, r3
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f002 ff21 	bl	8008068 <VL53L0X_set_vcsel_pulse_period>
 8005226:	4603      	mov	r3, r0
 8005228:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800522a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8005236:	b580      	push	{r7, lr}
 8005238:	b086      	sub	sp, #24
 800523a:	af00      	add	r7, sp, #0
 800523c:	60f8      	str	r0, [r7, #12]
 800523e:	460b      	mov	r3, r1
 8005240:	607a      	str	r2, [r7, #4]
 8005242:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005244:	2300      	movs	r3, #0
 8005246:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8005248:	7afb      	ldrb	r3, [r7, #11]
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	4619      	mov	r1, r3
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f003 f991 	bl	8008576 <VL53L0X_get_vcsel_pulse_period>
 8005254:	4603      	mov	r3, r0
 8005256:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8005258:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800525c:	4618      	mov	r0, r3
 800525e:	3718      	adds	r7, #24
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	460b      	mov	r3, r1
 800526e:	70fb      	strb	r3, [r7, #3]
 8005270:	4613      	mov	r3, r2
 8005272:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005274:	2300      	movs	r3, #0
 8005276:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005278:	2300      	movs	r3, #0
 800527a:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005280:	f107 030f 	add.w	r3, r7, #15
 8005284:	461a      	mov	r2, r3
 8005286:	2101      	movs	r1, #1
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f004 fad5 	bl	8009838 <VL53L0X_RdByte>
 800528e:	4603      	mov	r3, r0
 8005290:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8005296:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d159      	bne.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800529e:	78bb      	ldrb	r3, [r7, #2]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d12b      	bne.n	80052fc <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80052a4:	78fb      	ldrb	r3, [r7, #3]
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d825      	bhi.n	80052f6 <VL53L0X_SetSequenceStepEnable+0x92>
 80052aa:	a201      	add	r2, pc, #4	@ (adr r2, 80052b0 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80052ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b0:	080052c5 	.word	0x080052c5
 80052b4:	080052cf 	.word	0x080052cf
 80052b8:	080052d9 	.word	0x080052d9
 80052bc:	080052e3 	.word	0x080052e3
 80052c0:	080052ed 	.word	0x080052ed
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80052c4:	7dbb      	ldrb	r3, [r7, #22]
 80052c6:	f043 0310 	orr.w	r3, r3, #16
 80052ca:	75bb      	strb	r3, [r7, #22]
				break;
 80052cc:	e041      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80052ce:	7dbb      	ldrb	r3, [r7, #22]
 80052d0:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80052d4:	75bb      	strb	r3, [r7, #22]
				break;
 80052d6:	e03c      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80052d8:	7dbb      	ldrb	r3, [r7, #22]
 80052da:	f043 0304 	orr.w	r3, r3, #4
 80052de:	75bb      	strb	r3, [r7, #22]
				break;
 80052e0:	e037      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80052e2:	7dbb      	ldrb	r3, [r7, #22]
 80052e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052e8:	75bb      	strb	r3, [r7, #22]
				break;
 80052ea:	e032      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80052ec:	7dbb      	ldrb	r3, [r7, #22]
 80052ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80052f2:	75bb      	strb	r3, [r7, #22]
				break;
 80052f4:	e02d      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80052f6:	23fc      	movs	r3, #252	@ 0xfc
 80052f8:	75fb      	strb	r3, [r7, #23]
 80052fa:	e02a      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80052fc:	78fb      	ldrb	r3, [r7, #3]
 80052fe:	2b04      	cmp	r3, #4
 8005300:	d825      	bhi.n	800534e <VL53L0X_SetSequenceStepEnable+0xea>
 8005302:	a201      	add	r2, pc, #4	@ (adr r2, 8005308 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8005304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005308:	0800531d 	.word	0x0800531d
 800530c:	08005327 	.word	0x08005327
 8005310:	08005331 	.word	0x08005331
 8005314:	0800533b 	.word	0x0800533b
 8005318:	08005345 	.word	0x08005345
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800531c:	7dbb      	ldrb	r3, [r7, #22]
 800531e:	f023 0310 	bic.w	r3, r3, #16
 8005322:	75bb      	strb	r3, [r7, #22]
				break;
 8005324:	e015      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8005326:	7dbb      	ldrb	r3, [r7, #22]
 8005328:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800532c:	75bb      	strb	r3, [r7, #22]
				break;
 800532e:	e010      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f023 0304 	bic.w	r3, r3, #4
 8005336:	75bb      	strb	r3, [r7, #22]
				break;
 8005338:	e00b      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800533a:	7dbb      	ldrb	r3, [r7, #22]
 800533c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005340:	75bb      	strb	r3, [r7, #22]
				break;
 8005342:	e006      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8005344:	7dbb      	ldrb	r3, [r7, #22]
 8005346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800534a:	75bb      	strb	r3, [r7, #22]
				break;
 800534c:	e001      	b.n	8005352 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800534e:	23fc      	movs	r3, #252	@ 0xfc
 8005350:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8005352:	7bfb      	ldrb	r3, [r7, #15]
 8005354:	7dba      	ldrb	r2, [r7, #22]
 8005356:	429a      	cmp	r2, r3
 8005358:	d01e      	beq.n	8005398 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800535a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d107      	bne.n	8005372 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8005362:	7dbb      	ldrb	r3, [r7, #22]
 8005364:	461a      	mov	r2, r3
 8005366:	2101      	movs	r1, #1
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f004 f9e3 	bl	8009734 <VL53L0X_WrByte>
 800536e:	4603      	mov	r3, r0
 8005370:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8005372:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d103      	bne.n	8005382 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	7dba      	ldrb	r2, [r7, #22]
 800537e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8005382:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d106      	bne.n	8005398 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8005390:	6939      	ldr	r1, [r7, #16]
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7ff ff11 	bl	80051ba <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8005398:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800539c:	4618      	mov	r0, r3
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b087      	sub	sp, #28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	607b      	str	r3, [r7, #4]
 80053ae:	460b      	mov	r3, r1
 80053b0:	72fb      	strb	r3, [r7, #11]
 80053b2:	4613      	mov	r3, r2
 80053b4:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80053b6:	2300      	movs	r3, #0
 80053b8:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80053c0:	7afb      	ldrb	r3, [r7, #11]
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	d836      	bhi.n	8005434 <sequence_step_enabled+0x90>
 80053c6:	a201      	add	r2, pc, #4	@ (adr r2, 80053cc <sequence_step_enabled+0x28>)
 80053c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053cc:	080053e1 	.word	0x080053e1
 80053d0:	080053f3 	.word	0x080053f3
 80053d4:	08005405 	.word	0x08005405
 80053d8:	08005417 	.word	0x08005417
 80053dc:	08005429 	.word	0x08005429
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80053e0:	7abb      	ldrb	r3, [r7, #10]
 80053e2:	111b      	asrs	r3, r3, #4
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	b2da      	uxtb	r2, r3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	701a      	strb	r2, [r3, #0]
		break;
 80053f0:	e022      	b.n	8005438 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80053f2:	7abb      	ldrb	r3, [r7, #10]
 80053f4:	10db      	asrs	r3, r3, #3
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	701a      	strb	r2, [r3, #0]
		break;
 8005402:	e019      	b.n	8005438 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8005404:	7abb      	ldrb	r3, [r7, #10]
 8005406:	109b      	asrs	r3, r3, #2
 8005408:	b2db      	uxtb	r3, r3
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	b2da      	uxtb	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	701a      	strb	r2, [r3, #0]
		break;
 8005414:	e010      	b.n	8005438 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8005416:	7abb      	ldrb	r3, [r7, #10]
 8005418:	119b      	asrs	r3, r3, #6
 800541a:	b2db      	uxtb	r3, r3
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	b2da      	uxtb	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	701a      	strb	r2, [r3, #0]
		break;
 8005426:	e007      	b.n	8005438 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8005428:	7abb      	ldrb	r3, [r7, #10]
 800542a:	09db      	lsrs	r3, r3, #7
 800542c:	b2da      	uxtb	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	701a      	strb	r2, [r3, #0]
		break;
 8005432:	e001      	b.n	8005438 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005434:	23fc      	movs	r3, #252	@ 0xfc
 8005436:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005438:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800543c:	4618      	mov	r0, r3
 800543e:	371c      	adds	r7, #28
 8005440:	46bd      	mov	sp, r7
 8005442:	bc80      	pop	{r7}
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop

08005448 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005452:	2300      	movs	r3, #0
 8005454:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8005456:	2300      	movs	r3, #0
 8005458:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800545a:	f107 030e 	add.w	r3, r7, #14
 800545e:	461a      	mov	r2, r3
 8005460:	2101      	movs	r1, #1
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f004 f9e8 	bl	8009838 <VL53L0X_RdByte>
 8005468:	4603      	mov	r3, r0
 800546a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800546c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d107      	bne.n	8005484 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8005474:	7bba      	ldrb	r2, [r7, #14]
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2100      	movs	r1, #0
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7ff ff92 	bl	80053a4 <sequence_step_enabled>
 8005480:	4603      	mov	r3, r0
 8005482:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d108      	bne.n	800549e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800548c:	7bba      	ldrb	r2, [r7, #14]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	3302      	adds	r3, #2
 8005492:	2101      	movs	r1, #1
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f7ff ff85 	bl	80053a4 <sequence_step_enabled>
 800549a:	4603      	mov	r3, r0
 800549c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800549e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d108      	bne.n	80054b8 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80054a6:	7bba      	ldrb	r2, [r7, #14]
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	3301      	adds	r3, #1
 80054ac:	2102      	movs	r1, #2
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f7ff ff78 	bl	80053a4 <sequence_step_enabled>
 80054b4:	4603      	mov	r3, r0
 80054b6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80054b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d108      	bne.n	80054d2 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 80054c0:	7bba      	ldrb	r2, [r7, #14]
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	3303      	adds	r3, #3
 80054c6:	2103      	movs	r1, #3
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7ff ff6b 	bl	80053a4 <sequence_step_enabled>
 80054ce:	4603      	mov	r3, r0
 80054d0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80054d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d108      	bne.n	80054ec <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80054da:	7bba      	ldrb	r2, [r7, #14]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	3304      	adds	r3, #4
 80054e0:	2104      	movs	r1, #4
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7ff ff5e 	bl	80053a4 <sequence_step_enabled>
 80054e8:	4603      	mov	r3, r0
 80054ea:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80054ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005502:	2300      	movs	r3, #0
 8005504:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8005506:	f107 030c 	add.w	r3, r7, #12
 800550a:	461a      	mov	r2, r3
 800550c:	21f8      	movs	r1, #248	@ 0xf8
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f004 f9bc 	bl	800988c <VL53L0X_RdWord>
 8005514:	4603      	mov	r3, r0
 8005516:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8005518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d108      	bne.n	8005532 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8005520:	f107 0308 	add.w	r3, r7, #8
 8005524:	461a      	mov	r2, r3
 8005526:	2104      	movs	r1, #4
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f004 f9e5 	bl	80098f8 <VL53L0X_RdDWord>
 800552e:	4603      	mov	r3, r0
 8005530:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10c      	bne.n	8005554 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800553a:	89bb      	ldrh	r3, [r7, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	89ba      	ldrh	r2, [r7, #12]
 8005544:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005554:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005558:	4618      	mov	r0, r3
 800555a:	3710      	adds	r7, #16
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8005560:	b480      	push	{r7}
 8005562:	b085      	sub	sp, #20
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800556a:	2300      	movs	r3, #0
 800556c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	7f1b      	ldrb	r3, [r3, #28]
 8005572:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	7bba      	ldrb	r2, [r7, #14]
 8005578:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800557a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	bc80      	pop	{r7}
 8005586:	4770      	bx	lr

08005588 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b086      	sub	sp, #24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005592:	2300      	movs	r3, #0
 8005594:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8005596:	f107 030e 	add.w	r3, r7, #14
 800559a:	461a      	mov	r2, r3
 800559c:	2120      	movs	r1, #32
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f004 f974 	bl	800988c <VL53L0X_RdWord>
 80055a4:	4603      	mov	r3, r0
 80055a6:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80055a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d118      	bne.n	80055e2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80055b0:	89fb      	ldrh	r3, [r7, #14]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d109      	bne.n	80055ca <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	771a      	strb	r2, [r3, #28]
 80055c8:	e00b      	b.n	80055e2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80055ca:	89fb      	ldrh	r3, [r7, #14]
 80055cc:	00db      	lsls	r3, r3, #3
 80055ce:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80055e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3718      	adds	r7, #24
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
	...

080055f0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	460b      	mov	r3, r1
 80055fa:	807b      	strh	r3, [r7, #2]
 80055fc:	4613      	mov	r3, r2
 80055fe:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005600:	2300      	movs	r3, #0
 8005602:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8005604:	2300      	movs	r3, #0
 8005606:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800560c:	2300      	movs	r3, #0
 800560e:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8005610:	887b      	ldrh	r3, [r7, #2]
 8005612:	2b05      	cmp	r3, #5
 8005614:	d902      	bls.n	800561c <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005616:	23fc      	movs	r3, #252	@ 0xfc
 8005618:	75fb      	strb	r3, [r7, #23]
 800561a:	e05b      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800561c:	787b      	ldrb	r3, [r7, #1]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d106      	bne.n	8005630 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8005622:	2300      	movs	r3, #0
 8005624:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8005626:	2300      	movs	r3, #0
 8005628:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800562a:	2301      	movs	r3, #1
 800562c:	73bb      	strb	r3, [r7, #14]
 800562e:	e00a      	b.n	8005646 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8005630:	887b      	ldrh	r3, [r7, #2]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	330c      	adds	r3, #12
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4413      	add	r3, r2
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800563e:	2300      	movs	r3, #0
 8005640:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8005642:	2301      	movs	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8005646:	887b      	ldrh	r3, [r7, #2]
 8005648:	2b05      	cmp	r3, #5
 800564a:	d841      	bhi.n	80056d0 <VL53L0X_SetLimitCheckEnable+0xe0>
 800564c:	a201      	add	r2, pc, #4	@ (adr r2, 8005654 <VL53L0X_SetLimitCheckEnable+0x64>)
 800564e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005652:	bf00      	nop
 8005654:	0800566d 	.word	0x0800566d
 8005658:	08005677 	.word	0x08005677
 800565c:	0800568d 	.word	0x0800568d
 8005660:	08005697 	.word	0x08005697
 8005664:	080056a1 	.word	0x080056a1
 8005668:	080056b9 	.word	0x080056b9

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	7bfa      	ldrb	r2, [r7, #15]
 8005670:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8005674:	e02e      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800567a:	b29b      	uxth	r3, r3
 800567c:	461a      	mov	r2, r3
 800567e:	2144      	movs	r1, #68	@ 0x44
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f004 f87b 	bl	800977c <VL53L0X_WrWord>
 8005686:	4603      	mov	r3, r0
 8005688:	75fb      	strb	r3, [r7, #23]

			break;
 800568a:	e023      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	7bfa      	ldrb	r2, [r7, #15]
 8005690:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8005694:	e01e      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	7bfa      	ldrb	r2, [r7, #15]
 800569a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800569e:	e019      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80056a0:	7bbb      	ldrb	r3, [r7, #14]
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80056a6:	7b7b      	ldrb	r3, [r7, #13]
 80056a8:	22fe      	movs	r2, #254	@ 0xfe
 80056aa:	2160      	movs	r1, #96	@ 0x60
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f004 f88f 	bl	80097d0 <VL53L0X_UpdateByte>
 80056b2:	4603      	mov	r3, r0
 80056b4:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80056b6:	e00d      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80056b8:	7bbb      	ldrb	r3, [r7, #14]
 80056ba:	011b      	lsls	r3, r3, #4
 80056bc:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80056be:	7b7b      	ldrb	r3, [r7, #13]
 80056c0:	22ef      	movs	r2, #239	@ 0xef
 80056c2:	2160      	movs	r1, #96	@ 0x60
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f004 f883 	bl	80097d0 <VL53L0X_UpdateByte>
 80056ca:	4603      	mov	r3, r0
 80056cc:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80056ce:	e001      	b.n	80056d4 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80056d0:	23fc      	movs	r3, #252	@ 0xfc
 80056d2:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80056d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10f      	bne.n	80056fc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80056dc:	787b      	ldrb	r3, [r7, #1]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d106      	bne.n	80056f0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80056e2:	887b      	ldrh	r3, [r7, #2]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	4413      	add	r3, r2
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80056ee:	e005      	b.n	80056fc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80056f0:	887b      	ldrh	r3, [r7, #2]
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	4413      	add	r3, r2
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80056fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005700:	4618      	mov	r0, r3
 8005702:	3718      	adds	r7, #24
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	460b      	mov	r3, r1
 8005712:	607a      	str	r2, [r7, #4]
 8005714:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005716:	2300      	movs	r3, #0
 8005718:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800571a:	897b      	ldrh	r3, [r7, #10]
 800571c:	2b05      	cmp	r3, #5
 800571e:	d905      	bls.n	800572c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005720:	23fc      	movs	r3, #252	@ 0xfc
 8005722:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	701a      	strb	r2, [r3, #0]
 800572a:	e008      	b.n	800573e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800572c:	897b      	ldrh	r3, [r7, #10]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	4413      	add	r3, r2
 8005732:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005736:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	7dba      	ldrb	r2, [r7, #22]
 800573c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800573e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005742:	4618      	mov	r0, r3
 8005744:	371c      	adds	r7, #28
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr

0800574c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b086      	sub	sp, #24
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	460b      	mov	r3, r1
 8005756:	607a      	str	r2, [r7, #4]
 8005758:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800575a:	2300      	movs	r3, #0
 800575c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800575e:	897b      	ldrh	r3, [r7, #10]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4413      	add	r3, r2
 8005764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005768:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800576a:	7dbb      	ldrb	r3, [r7, #22]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d107      	bne.n	8005780 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8005770:	897b      	ldrh	r3, [r7, #10]
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	330c      	adds	r3, #12
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	4413      	add	r3, r2
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	605a      	str	r2, [r3, #4]
 800577e:	e040      	b.n	8005802 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8005780:	897b      	ldrh	r3, [r7, #10]
 8005782:	2b05      	cmp	r3, #5
 8005784:	d830      	bhi.n	80057e8 <VL53L0X_SetLimitCheckValue+0x9c>
 8005786:	a201      	add	r2, pc, #4	@ (adr r2, 800578c <VL53L0X_SetLimitCheckValue+0x40>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057a5 	.word	0x080057a5
 8005790:	080057ad 	.word	0x080057ad
 8005794:	080057c3 	.word	0x080057c3
 8005798:	080057cb 	.word	0x080057cb
 800579c:	080057d3 	.word	0x080057d3
 80057a0:	080057d3 	.word	0x080057d3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80057aa:	e01f      	b.n	80057ec <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	461a      	mov	r2, r3
 80057b4:	2144      	movs	r1, #68	@ 0x44
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	f003 ffe0 	bl	800977c <VL53L0X_WrWord>
 80057bc:	4603      	mov	r3, r0
 80057be:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80057c0:	e014      	b.n	80057ec <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 80057c8:	e010      	b.n	80057ec <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80057d0:	e00c      	b.n	80057ec <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	461a      	mov	r2, r3
 80057da:	2164      	movs	r1, #100	@ 0x64
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f003 ffcd 	bl	800977c <VL53L0X_WrWord>
 80057e2:	4603      	mov	r3, r0
 80057e4:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80057e6:	e001      	b.n	80057ec <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80057e8:	23fc      	movs	r3, #252	@ 0xfc
 80057ea:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 80057ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d106      	bne.n	8005802 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80057f4:	897b      	ldrh	r3, [r7, #10]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	330c      	adds	r3, #12
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005802:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop

08005810 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b088      	sub	sp, #32
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	460b      	mov	r3, r1
 800581a:	607a      	str	r2, [r7, #4]
 800581c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800581e:	2300      	movs	r3, #0
 8005820:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8005822:	2300      	movs	r3, #0
 8005824:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8005826:	897b      	ldrh	r3, [r7, #10]
 8005828:	2b05      	cmp	r3, #5
 800582a:	d847      	bhi.n	80058bc <VL53L0X_GetLimitCheckValue+0xac>
 800582c:	a201      	add	r2, pc, #4	@ (adr r2, 8005834 <VL53L0X_GetLimitCheckValue+0x24>)
 800582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005832:	bf00      	nop
 8005834:	0800584d 	.word	0x0800584d
 8005838:	08005859 	.word	0x08005859
 800583c:	0800587f 	.word	0x0800587f
 8005840:	0800588b 	.word	0x0800588b
 8005844:	08005897 	.word	0x08005897
 8005848:	08005897 	.word	0x08005897

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005850:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8005852:	2300      	movs	r3, #0
 8005854:	77bb      	strb	r3, [r7, #30]
		break;
 8005856:	e033      	b.n	80058c0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8005858:	f107 0316 	add.w	r3, r7, #22
 800585c:	461a      	mov	r2, r3
 800585e:	2144      	movs	r1, #68	@ 0x44
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f004 f813 	bl	800988c <VL53L0X_RdWord>
 8005866:	4603      	mov	r3, r0
 8005868:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800586a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d102      	bne.n	8005878 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8005872:	8afb      	ldrh	r3, [r7, #22]
 8005874:	025b      	lsls	r3, r3, #9
 8005876:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8005878:	2301      	movs	r3, #1
 800587a:	77bb      	strb	r3, [r7, #30]
		break;
 800587c:	e020      	b.n	80058c0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005882:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8005884:	2300      	movs	r3, #0
 8005886:	77bb      	strb	r3, [r7, #30]
		break;
 8005888:	e01a      	b.n	80058c0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8005890:	2300      	movs	r3, #0
 8005892:	77bb      	strb	r3, [r7, #30]
		break;
 8005894:	e014      	b.n	80058c0 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8005896:	f107 0316 	add.w	r3, r7, #22
 800589a:	461a      	mov	r2, r3
 800589c:	2164      	movs	r1, #100	@ 0x64
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f003 fff4 	bl	800988c <VL53L0X_RdWord>
 80058a4:	4603      	mov	r3, r0
 80058a6:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80058a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d102      	bne.n	80058b6 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80058b0:	8afb      	ldrh	r3, [r7, #22]
 80058b2:	025b      	lsls	r3, r3, #9
 80058b4:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 80058b6:	2300      	movs	r3, #0
 80058b8:	77bb      	strb	r3, [r7, #30]
		break;
 80058ba:	e001      	b.n	80058c0 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80058bc:	23fc      	movs	r3, #252	@ 0xfc
 80058be:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80058c0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d12a      	bne.n	800591e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 80058c8:	7fbb      	ldrb	r3, [r7, #30]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d124      	bne.n	8005918 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d110      	bne.n	80058f6 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80058d4:	897b      	ldrh	r3, [r7, #10]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	330c      	adds	r3, #12
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80058e8:	897b      	ldrh	r3, [r7, #10]
 80058ea:	68fa      	ldr	r2, [r7, #12]
 80058ec:	4413      	add	r3, r2
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80058f4:	e013      	b.n	800591e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80058fc:	897b      	ldrh	r3, [r7, #10]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	330c      	adds	r3, #12
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800590a:	897b      	ldrh	r3, [r7, #10]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4413      	add	r3, r2
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8005916:	e002      	b.n	800591e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	69ba      	ldr	r2, [r7, #24]
 800591c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800591e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8005922:	4618      	mov	r0, r3
 8005924:	3720      	adds	r7, #32
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop

0800592c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005936:	2300      	movs	r3, #0
 8005938:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800593a:	f107 030e 	add.w	r3, r7, #14
 800593e:	461a      	mov	r2, r3
 8005940:	2101      	movs	r1, #1
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f003 ff78 	bl	8009838 <VL53L0X_RdByte>
 8005948:	4603      	mov	r3, r0
 800594a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800594c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10e      	bne.n	8005972 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8005954:	7bba      	ldrb	r2, [r7, #14]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 800595c:	7bbb      	ldrb	r3, [r7, #14]
 800595e:	b25b      	sxtb	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	da03      	bge.n	800596c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	2201      	movs	r2, #1
 8005968:	701a      	strb	r2, [r3, #0]
 800596a:	e002      	b.n	8005972 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	2200      	movs	r2, #0
 8005970:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d104      	bne.n	8005984 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	781a      	ldrb	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005984:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005998:	2300      	movs	r3, #0
 800599a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800599c:	f107 030e 	add.w	r3, r7, #14
 80059a0:	4619      	mov	r1, r3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7ff fbd8 	bl	8005158 <VL53L0X_GetDeviceMode>
 80059a8:	4603      	mov	r3, r0
 80059aa:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80059ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d107      	bne.n	80059c4 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80059b4:	7bbb      	ldrb	r3, [r7, #14]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d104      	bne.n	80059c4 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f898 	bl	8005af0 <VL53L0X_StartMeasurement>
 80059c0:	4603      	mov	r3, r0
 80059c2:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80059c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d104      	bne.n	80059d6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f001 fb32 	bl	8007036 <VL53L0X_measurement_poll_for_completion>
 80059d2:	4603      	mov	r3, r0
 80059d4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80059d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d106      	bne.n	80059ec <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80059de:	7bbb      	ldrb	r3, [r7, #14]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d103      	bne.n	80059ec <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2203      	movs	r2, #3
 80059e8:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 80059ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3710      	adds	r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b086      	sub	sp, #24
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a04:	2300      	movs	r3, #0
 8005a06:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8005a08:	2301      	movs	r3, #1
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	68b9      	ldr	r1, [r7, #8]
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f001 fad4 	bl	8006fbc <VL53L0X_perform_ref_calibration>
 8005a14:	4603      	mov	r3, r0
 8005a16:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8005a18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b086      	sub	sp, #24
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a30:	2300      	movs	r3, #0
 8005a32:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8005a3a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8005a3c:	7dbb      	ldrb	r3, [r7, #22]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d005      	beq.n	8005a4e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8005a42:	7dbb      	ldrb	r3, [r7, #22]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d002      	beq.n	8005a4e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8005a48:	7dbb      	ldrb	r3, [r7, #22]
 8005a4a:	2b03      	cmp	r3, #3
 8005a4c:	d147      	bne.n	8005ade <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8005a4e:	f107 030c 	add.w	r3, r7, #12
 8005a52:	f107 0210 	add.w	r2, r7, #16
 8005a56:	2101      	movs	r1, #1
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fbb9 	bl	80061d0 <VL53L0X_GetInterruptThresholds>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8005a68:	d803      	bhi.n	8005a72 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8005a6a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8005a6c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8005a70:	d935      	bls.n	8005ade <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8005a72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d131      	bne.n	8005ade <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8005a7a:	78fb      	ldrb	r3, [r7, #3]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d006      	beq.n	8005a8e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8005a80:	491a      	ldr	r1, [pc, #104]	@ (8005aec <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f002 ff40 	bl	8008908 <VL53L0X_load_tuning_settings>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	75fb      	strb	r3, [r7, #23]
 8005a8c:	e027      	b.n	8005ade <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8005a8e:	2204      	movs	r2, #4
 8005a90:	21ff      	movs	r1, #255	@ 0xff
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f003 fe4e 	bl	8009734 <VL53L0X_WrByte>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	7dfb      	ldrb	r3, [r7, #23]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	2170      	movs	r1, #112	@ 0x70
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f003 fe44 	bl	8009734 <VL53L0X_WrByte>
 8005aac:	4603      	mov	r3, r0
 8005aae:	461a      	mov	r2, r3
 8005ab0:	7dfb      	ldrb	r3, [r7, #23]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	21ff      	movs	r1, #255	@ 0xff
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f003 fe3a 	bl	8009734 <VL53L0X_WrByte>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	7dfb      	ldrb	r3, [r7, #23]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005aca:	2200      	movs	r2, #0
 8005acc:	2180      	movs	r1, #128	@ 0x80
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f003 fe30 	bl	8009734 <VL53L0X_WrByte>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	7dfb      	ldrb	r3, [r7, #23]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8005ade:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3718      	adds	r7, #24
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	20000108 	.word	0x20000108

08005af0 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b086      	sub	sp, #24
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005af8:	2300      	movs	r3, #0
 8005afa:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8005afc:	2301      	movs	r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8005b00:	f107 030e 	add.w	r3, r7, #14
 8005b04:	4619      	mov	r1, r3
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7ff fb26 	bl	8005158 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	2180      	movs	r1, #128	@ 0x80
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f003 fe0f 	bl	8009734 <VL53L0X_WrByte>
 8005b16:	4603      	mov	r3, r0
 8005b18:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	21ff      	movs	r1, #255	@ 0xff
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f003 fe08 	bl	8009734 <VL53L0X_WrByte>
 8005b24:	4603      	mov	r3, r0
 8005b26:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f003 fe01 	bl	8009734 <VL53L0X_WrByte>
 8005b32:	4603      	mov	r3, r0
 8005b34:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	2191      	movs	r1, #145	@ 0x91
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f003 fdf7 	bl	8009734 <VL53L0X_WrByte>
 8005b46:	4603      	mov	r3, r0
 8005b48:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f003 fdf0 	bl	8009734 <VL53L0X_WrByte>
 8005b54:	4603      	mov	r3, r0
 8005b56:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005b58:	2200      	movs	r2, #0
 8005b5a:	21ff      	movs	r1, #255	@ 0xff
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f003 fde9 	bl	8009734 <VL53L0X_WrByte>
 8005b62:	4603      	mov	r3, r0
 8005b64:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005b66:	2200      	movs	r2, #0
 8005b68:	2180      	movs	r1, #128	@ 0x80
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f003 fde2 	bl	8009734 <VL53L0X_WrByte>
 8005b70:	4603      	mov	r3, r0
 8005b72:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8005b74:	7bbb      	ldrb	r3, [r7, #14]
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d054      	beq.n	8005c24 <VL53L0X_StartMeasurement+0x134>
 8005b7a:	2b03      	cmp	r3, #3
 8005b7c:	dc6c      	bgt.n	8005c58 <VL53L0X_StartMeasurement+0x168>
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d002      	beq.n	8005b88 <VL53L0X_StartMeasurement+0x98>
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d034      	beq.n	8005bf0 <VL53L0X_StartMeasurement+0x100>
 8005b86:	e067      	b.n	8005c58 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8005b88:	2201      	movs	r2, #1
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f003 fdd1 	bl	8009734 <VL53L0X_WrByte>
 8005b92:	4603      	mov	r3, r0
 8005b94:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
 8005b98:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8005b9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d15d      	bne.n	8005c5e <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d008      	beq.n	8005bbe <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8005bac:	f107 030d 	add.w	r3, r7, #13
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	2100      	movs	r1, #0
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f003 fe3f 	bl	8009838 <VL53L0X_RdByte>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8005bc4:	7b7a      	ldrb	r2, [r7, #13]
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	4013      	ands	r3, r2
 8005bca:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005bcc:	7bfa      	ldrb	r2, [r7, #15]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d107      	bne.n	8005be2 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8005bd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d103      	bne.n	8005be2 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005be0:	d3e1      	bcc.n	8005ba6 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005be8:	d339      	bcc.n	8005c5e <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8005bea:	23f9      	movs	r3, #249	@ 0xf9
 8005bec:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8005bee:	e036      	b.n	8005c5e <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005bf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d105      	bne.n	8005c04 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f7ff ff12 	bl	8005a24 <VL53L0X_CheckAndLoadInterruptSettings>
 8005c00:	4603      	mov	r3, r0
 8005c02:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005c04:	2202      	movs	r2, #2
 8005c06:	2100      	movs	r1, #0
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f003 fd93 	bl	8009734 <VL53L0X_WrByte>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8005c12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d123      	bne.n	8005c62 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2204      	movs	r2, #4
 8005c1e:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8005c22:	e01e      	b.n	8005c62 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005c24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d105      	bne.n	8005c38 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7ff fef8 	bl	8005a24 <VL53L0X_CheckAndLoadInterruptSettings>
 8005c34:	4603      	mov	r3, r0
 8005c36:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8005c38:	2204      	movs	r2, #4
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f003 fd79 	bl	8009734 <VL53L0X_WrByte>
 8005c42:	4603      	mov	r3, r0
 8005c44:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8005c46:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10b      	bne.n	8005c66 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2204      	movs	r2, #4
 8005c52:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8005c56:	e006      	b.n	8005c66 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8005c58:	23f8      	movs	r3, #248	@ 0xf8
 8005c5a:	75fb      	strb	r3, [r7, #23]
 8005c5c:	e004      	b.n	8005c68 <VL53L0X_StartMeasurement+0x178>
		break;
 8005c5e:	bf00      	nop
 8005c60:	e002      	b.n	8005c68 <VL53L0X_StartMeasurement+0x178>
		break;
 8005c62:	bf00      	nop
 8005c64:	e000      	b.n	8005c68 <VL53L0X_StartMeasurement+0x178>
		break;
 8005c66:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8005c68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8005c88:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8005c8a:	7bbb      	ldrb	r3, [r7, #14]
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	d112      	bne.n	8005cb6 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8005c90:	f107 0308 	add.w	r3, r7, #8
 8005c94:	4619      	mov	r1, r3
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 fb0e 	bl	80062b8 <VL53L0X_GetInterruptMaskStatus>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d103      	bne.n	8005cae <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	701a      	strb	r2, [r3, #0]
 8005cac:	e01c      	b.n	8005ce8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	701a      	strb	r2, [r3, #0]
 8005cb4:	e018      	b.n	8005ce8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8005cb6:	f107 030d 	add.w	r3, r7, #13
 8005cba:	461a      	mov	r2, r3
 8005cbc:	2114      	movs	r1, #20
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f003 fdba 	bl	8009838 <VL53L0X_RdByte>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8005cc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10b      	bne.n	8005ce8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8005cd0:	7b7b      	ldrb	r3, [r7, #13]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	701a      	strb	r2, [r3, #0]
 8005ce0:	e002      	b.n	8005ce8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005cf4:	b5b0      	push	{r4, r5, r7, lr}
 8005cf6:	b096      	sub	sp, #88	@ 0x58
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8005d04:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8005d08:	230c      	movs	r3, #12
 8005d0a:	2114      	movs	r1, #20
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f003 fce5 	bl	80096dc <VL53L0X_ReadMulti>
 8005d12:	4603      	mov	r3, r0
 8005d14:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8005d18:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f040 80c8 	bne.w	8005eb2 <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2200      	movs	r2, #0
 8005d26:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8005d2e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8005d32:	021b      	lsls	r3, r3, #8
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	2200      	movs	r2, #0
 8005d44:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8005d46:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d4a:	021b      	lsls	r3, r3, #8
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005d52:	4413      	add	r3, r2
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	025b      	lsls	r3, r3, #9
 8005d58:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d5e:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8005d60:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005d64:	021b      	lsls	r3, r3, #8
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8005d6c:	4413      	add	r3, r2
 8005d6e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8005d72:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005d76:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8005d7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005d80:	021b      	lsls	r3, r3, #8
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005d88:	4413      	add	r3, r2
 8005d8a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005d94:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8005d96:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d9a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8005da4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8005dac:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8005db0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005db2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005db6:	d046      	beq.n	8005e46 <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8005db8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005dba:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8005dbe:	fb02 f303 	mul.w	r3, r2, r3
 8005dc2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8005dc6:	4a58      	ldr	r2, [pc, #352]	@ (8005f28 <VL53L0X_GetRangingMeasurementData+0x234>)
 8005dc8:	fb82 1203 	smull	r1, r2, r2, r3
 8005dcc:	1192      	asrs	r2, r2, #6
 8005dce:	17db      	asrs	r3, r3, #31
 8005dd0:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8005dd2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	7f1b      	ldrb	r3, [r3, #28]
 8005de0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8005de4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d02c      	beq.n	8005e46 <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8005dec:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005dee:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005df2:	fb02 f303 	mul.w	r3, r2, r3
 8005df6:	121a      	asrs	r2, r3, #8
					<= 0) {
 8005df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d10d      	bne.n	8005e1a <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 8005dfe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d004      	beq.n	8005e10 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8005e06:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8005e0a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005e0e:	e016      	b.n	8005e3e <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8005e10:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8005e14:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005e18:	e011      	b.n	8005e3e <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8005e1a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005e1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e20:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8005e24:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005e26:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8005e2a:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8005e2e:	121b      	asrs	r3, r3, #8
 8005e30:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8005e32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e34:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8005e36:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8005e3a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8005e3e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005e42:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8005e46:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00d      	beq.n	8005e6a <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8005e4e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005e52:	089b      	lsrs	r3, r3, #2
 8005e54:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8005e5a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	019b      	lsls	r3, r3, #6
 8005e62:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	75da      	strb	r2, [r3, #23]
 8005e68:	e006      	b.n	8005e78 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8005e70:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2200      	movs	r2, #0
 8005e76:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8005e78:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005e7c:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8005e80:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f003 f9d8 	bl	8009244 <VL53L0X_get_pal_range_status>
 8005e94:	4603      	mov	r3, r0
 8005e96:	461a      	mov	r2, r3
 8005e98:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8005ea2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8005eaa:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005eb2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d12f      	bne.n	8005f1a <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f107 040c 	add.w	r4, r7, #12
 8005ec0:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8005ec4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ec8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005ecc:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8005ed4:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8005eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8005ee2:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8005ee8:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8005eee:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8005ef4:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8005efa:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8005f00:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8005f0a:	f107 050c 	add.w	r5, r7, #12
 8005f0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f12:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005f16:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005f1a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3750      	adds	r7, #80	@ 0x50
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bdb0      	pop	{r4, r5, r7, pc}
 8005f26:	bf00      	nop
 8005f28:	10624dd3 	.word	0x10624dd3

08005f2c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f36:	2300      	movs	r3, #0
 8005f38:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff f8df 	bl	8005100 <VL53L0X_SetDeviceMode>
 8005f42:	4603      	mov	r3, r0
 8005f44:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d104      	bne.n	8005f58 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7ff fd1e 	bl	8005990 <VL53L0X_PerformSingleMeasurement>
 8005f54:	4603      	mov	r3, r0
 8005f56:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8005f58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d105      	bne.n	8005f6c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8005f60:	6839      	ldr	r1, [r7, #0]
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7ff fec6 	bl	8005cf4 <VL53L0X_GetRangingMeasurementData>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8005f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d105      	bne.n	8005f80 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005f74:	2100      	movs	r1, #0
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f95e 	bl	8006238 <VL53L0X_ClearInterruptMask>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8005f80:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3710      	adds	r7, #16
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	4608      	mov	r0, r1
 8005f96:	4611      	mov	r1, r2
 8005f98:	461a      	mov	r2, r3
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	70fb      	strb	r3, [r7, #3]
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	70bb      	strb	r3, [r7, #2]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8005faa:	78fb      	ldrb	r3, [r7, #3]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d002      	beq.n	8005fb6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8005fb0:	23f6      	movs	r3, #246	@ 0xf6
 8005fb2:	73fb      	strb	r3, [r7, #15]
 8005fb4:	e105      	b.n	80061c2 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8005fb6:	78bb      	ldrb	r3, [r7, #2]
 8005fb8:	2b14      	cmp	r3, #20
 8005fba:	d110      	bne.n	8005fde <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8005fbc:	7e3b      	ldrb	r3, [r7, #24]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d102      	bne.n	8005fc8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8005fc2:	2310      	movs	r3, #16
 8005fc4:	73bb      	strb	r3, [r7, #14]
 8005fc6:	e001      	b.n	8005fcc <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8005fcc:	7bbb      	ldrb	r3, [r7, #14]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	2184      	movs	r1, #132	@ 0x84
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f003 fbae 	bl	8009734 <VL53L0X_WrByte>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	73fb      	strb	r3, [r7, #15]
 8005fdc:	e0f1      	b.n	80061c2 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8005fde:	78bb      	ldrb	r3, [r7, #2]
 8005fe0:	2b15      	cmp	r3, #21
 8005fe2:	f040 8097 	bne.w	8006114 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	21ff      	movs	r1, #255	@ 0xff
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f003 fba2 	bl	8009734 <VL53L0X_WrByte>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f003 fb98 	bl	8009734 <VL53L0X_WrByte>
 8006004:	4603      	mov	r3, r0
 8006006:	461a      	mov	r2, r3
 8006008:	7bfb      	ldrb	r3, [r7, #15]
 800600a:	4313      	orrs	r3, r2
 800600c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800600e:	2200      	movs	r2, #0
 8006010:	21ff      	movs	r1, #255	@ 0xff
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f003 fb8e 	bl	8009734 <VL53L0X_WrByte>
 8006018:	4603      	mov	r3, r0
 800601a:	461a      	mov	r2, r3
 800601c:	7bfb      	ldrb	r3, [r7, #15]
 800601e:	4313      	orrs	r3, r2
 8006020:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006022:	2201      	movs	r2, #1
 8006024:	2180      	movs	r1, #128	@ 0x80
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f003 fb84 	bl	8009734 <VL53L0X_WrByte>
 800602c:	4603      	mov	r3, r0
 800602e:	461a      	mov	r2, r3
 8006030:	7bfb      	ldrb	r3, [r7, #15]
 8006032:	4313      	orrs	r3, r2
 8006034:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8006036:	2202      	movs	r2, #2
 8006038:	2185      	movs	r1, #133	@ 0x85
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f003 fb7a 	bl	8009734 <VL53L0X_WrByte>
 8006040:	4603      	mov	r3, r0
 8006042:	461a      	mov	r2, r3
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	4313      	orrs	r3, r2
 8006048:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800604a:	2204      	movs	r2, #4
 800604c:	21ff      	movs	r1, #255	@ 0xff
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f003 fb70 	bl	8009734 <VL53L0X_WrByte>
 8006054:	4603      	mov	r3, r0
 8006056:	461a      	mov	r2, r3
 8006058:	7bfb      	ldrb	r3, [r7, #15]
 800605a:	4313      	orrs	r3, r2
 800605c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800605e:	2200      	movs	r2, #0
 8006060:	21cd      	movs	r1, #205	@ 0xcd
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f003 fb66 	bl	8009734 <VL53L0X_WrByte>
 8006068:	4603      	mov	r3, r0
 800606a:	461a      	mov	r2, r3
 800606c:	7bfb      	ldrb	r3, [r7, #15]
 800606e:	4313      	orrs	r3, r2
 8006070:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8006072:	2211      	movs	r2, #17
 8006074:	21cc      	movs	r1, #204	@ 0xcc
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f003 fb5c 	bl	8009734 <VL53L0X_WrByte>
 800607c:	4603      	mov	r3, r0
 800607e:	461a      	mov	r2, r3
 8006080:	7bfb      	ldrb	r3, [r7, #15]
 8006082:	4313      	orrs	r3, r2
 8006084:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8006086:	2207      	movs	r2, #7
 8006088:	21ff      	movs	r1, #255	@ 0xff
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f003 fb52 	bl	8009734 <VL53L0X_WrByte>
 8006090:	4603      	mov	r3, r0
 8006092:	461a      	mov	r2, r3
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	4313      	orrs	r3, r2
 8006098:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800609a:	2200      	movs	r2, #0
 800609c:	21be      	movs	r1, #190	@ 0xbe
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f003 fb48 	bl	8009734 <VL53L0X_WrByte>
 80060a4:	4603      	mov	r3, r0
 80060a6:	461a      	mov	r2, r3
 80060a8:	7bfb      	ldrb	r3, [r7, #15]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80060ae:	2206      	movs	r2, #6
 80060b0:	21ff      	movs	r1, #255	@ 0xff
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f003 fb3e 	bl	8009734 <VL53L0X_WrByte>
 80060b8:	4603      	mov	r3, r0
 80060ba:	461a      	mov	r2, r3
 80060bc:	7bfb      	ldrb	r3, [r7, #15]
 80060be:	4313      	orrs	r3, r2
 80060c0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80060c2:	2209      	movs	r2, #9
 80060c4:	21cc      	movs	r1, #204	@ 0xcc
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f003 fb34 	bl	8009734 <VL53L0X_WrByte>
 80060cc:	4603      	mov	r3, r0
 80060ce:	461a      	mov	r2, r3
 80060d0:	7bfb      	ldrb	r3, [r7, #15]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80060d6:	2200      	movs	r2, #0
 80060d8:	21ff      	movs	r1, #255	@ 0xff
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f003 fb2a 	bl	8009734 <VL53L0X_WrByte>
 80060e0:	4603      	mov	r3, r0
 80060e2:	461a      	mov	r2, r3
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80060ea:	2201      	movs	r2, #1
 80060ec:	21ff      	movs	r1, #255	@ 0xff
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f003 fb20 	bl	8009734 <VL53L0X_WrByte>
 80060f4:	4603      	mov	r3, r0
 80060f6:	461a      	mov	r2, r3
 80060f8:	7bfb      	ldrb	r3, [r7, #15]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80060fe:	2200      	movs	r2, #0
 8006100:	2100      	movs	r1, #0
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f003 fb16 	bl	8009734 <VL53L0X_WrByte>
 8006108:	4603      	mov	r3, r0
 800610a:	461a      	mov	r2, r3
 800610c:	7bfb      	ldrb	r3, [r7, #15]
 800610e:	4313      	orrs	r3, r2
 8006110:	73fb      	strb	r3, [r7, #15]
 8006112:	e056      	b.n	80061c2 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8006114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d120      	bne.n	800615e <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800611c:	787b      	ldrb	r3, [r7, #1]
 800611e:	2b04      	cmp	r3, #4
 8006120:	d81b      	bhi.n	800615a <VL53L0X_SetGpioConfig+0x1ce>
 8006122:	a201      	add	r2, pc, #4	@ (adr r2, 8006128 <VL53L0X_SetGpioConfig+0x19c>)
 8006124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006128:	0800613d 	.word	0x0800613d
 800612c:	08006143 	.word	0x08006143
 8006130:	08006149 	.word	0x08006149
 8006134:	0800614f 	.word	0x0800614f
 8006138:	08006155 	.word	0x08006155
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800613c:	2300      	movs	r3, #0
 800613e:	73bb      	strb	r3, [r7, #14]
				break;
 8006140:	e00d      	b.n	800615e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8006142:	2301      	movs	r3, #1
 8006144:	73bb      	strb	r3, [r7, #14]
				break;
 8006146:	e00a      	b.n	800615e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8006148:	2302      	movs	r3, #2
 800614a:	73bb      	strb	r3, [r7, #14]
				break;
 800614c:	e007      	b.n	800615e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800614e:	2303      	movs	r3, #3
 8006150:	73bb      	strb	r3, [r7, #14]
				break;
 8006152:	e004      	b.n	800615e <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8006154:	2304      	movs	r3, #4
 8006156:	73bb      	strb	r3, [r7, #14]
				break;
 8006158:	e001      	b.n	800615e <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800615a:	23f5      	movs	r3, #245	@ 0xf5
 800615c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800615e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d107      	bne.n	8006176 <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 8006166:	7bbb      	ldrb	r3, [r7, #14]
 8006168:	461a      	mov	r2, r3
 800616a:	210a      	movs	r1, #10
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f003 fae1 	bl	8009734 <VL53L0X_WrByte>
 8006172:	4603      	mov	r3, r0
 8006174:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8006176:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10f      	bne.n	800619e <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800617e:	7e3b      	ldrb	r3, [r7, #24]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d102      	bne.n	800618a <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8006184:	2300      	movs	r3, #0
 8006186:	73bb      	strb	r3, [r7, #14]
 8006188:	e001      	b.n	800618e <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800618a:	2310      	movs	r3, #16
 800618c:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800618e:	7bbb      	ldrb	r3, [r7, #14]
 8006190:	22ef      	movs	r2, #239	@ 0xef
 8006192:	2184      	movs	r1, #132	@ 0x84
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f003 fb1b 	bl	80097d0 <VL53L0X_UpdateByte>
 800619a:	4603      	mov	r3, r0
 800619c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800619e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d103      	bne.n	80061ae <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	787a      	ldrb	r2, [r7, #1]
 80061aa:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80061ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d105      	bne.n	80061c2 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80061b6:	2100      	movs	r1, #0
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 f83d 	bl	8006238 <VL53L0X_ClearInterruptMask>
 80061be:	4603      	mov	r3, r0
 80061c0:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80061c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop

080061d0 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	607a      	str	r2, [r7, #4]
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	460b      	mov	r3, r1
 80061de:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061e0:	2300      	movs	r3, #0
 80061e2:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80061e4:	f107 0314 	add.w	r3, r7, #20
 80061e8:	461a      	mov	r2, r3
 80061ea:	210e      	movs	r1, #14
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f003 fb4d 	bl	800988c <VL53L0X_RdWord>
 80061f2:	4603      	mov	r3, r0
 80061f4:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80061f6:	8abb      	ldrh	r3, [r7, #20]
 80061f8:	045a      	lsls	r2, r3, #17
 80061fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006234 <VL53L0X_GetInterruptThresholds+0x64>)
 80061fc:	4013      	ands	r3, r2
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8006202:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10e      	bne.n	8006228 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800620a:	f107 0314 	add.w	r3, r7, #20
 800620e:	461a      	mov	r2, r3
 8006210:	210c      	movs	r1, #12
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f003 fb3a 	bl	800988c <VL53L0X_RdWord>
 8006218:	4603      	mov	r3, r0
 800621a:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800621c:	8abb      	ldrh	r3, [r7, #20]
 800621e:	045a      	lsls	r2, r3, #17
 8006220:	4b04      	ldr	r3, [pc, #16]	@ (8006234 <VL53L0X_GetInterruptThresholds+0x64>)
 8006222:	4013      	ands	r3, r2
		*pThresholdHigh =
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006228:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3718      	adds	r7, #24
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	1ffe0000 	.word	0x1ffe0000

08006238 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006242:	2300      	movs	r3, #0
 8006244:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8006246:	2300      	movs	r3, #0
 8006248:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800624a:	2201      	movs	r2, #1
 800624c:	210b      	movs	r1, #11
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f003 fa70 	bl	8009734 <VL53L0X_WrByte>
 8006254:	4603      	mov	r3, r0
 8006256:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8006258:	2200      	movs	r2, #0
 800625a:	210b      	movs	r1, #11
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f003 fa69 	bl	8009734 <VL53L0X_WrByte>
 8006262:	4603      	mov	r3, r0
 8006264:	461a      	mov	r2, r3
 8006266:	7bfb      	ldrb	r3, [r7, #15]
 8006268:	4313      	orrs	r3, r2
 800626a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800626c:	f107 030d 	add.w	r3, r7, #13
 8006270:	461a      	mov	r2, r3
 8006272:	2113      	movs	r1, #19
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f003 fadf 	bl	8009838 <VL53L0X_RdByte>
 800627a:	4603      	mov	r3, r0
 800627c:	461a      	mov	r2, r3
 800627e:	7bfb      	ldrb	r3, [r7, #15]
 8006280:	4313      	orrs	r3, r2
 8006282:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8006284:	7bbb      	ldrb	r3, [r7, #14]
 8006286:	3301      	adds	r3, #1
 8006288:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800628a:	7b7b      	ldrb	r3, [r7, #13]
 800628c:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8006290:	2b00      	cmp	r3, #0
 8006292:	d006      	beq.n	80062a2 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8006294:	7bbb      	ldrb	r3, [r7, #14]
 8006296:	2b02      	cmp	r3, #2
 8006298:	d803      	bhi.n	80062a2 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800629a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d0d3      	beq.n	800624a <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80062a2:	7bbb      	ldrb	r3, [r7, #14]
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	d901      	bls.n	80062ac <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80062a8:	23f4      	movs	r3, #244	@ 0xf4
 80062aa:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80062ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062c2:	2300      	movs	r3, #0
 80062c4:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80062c6:	f107 030e 	add.w	r3, r7, #14
 80062ca:	461a      	mov	r2, r3
 80062cc:	2113      	movs	r1, #19
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f003 fab2 	bl	8009838 <VL53L0X_RdByte>
 80062d4:	4603      	mov	r3, r0
 80062d6:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80062d8:	7bbb      	ldrb	r3, [r7, #14]
 80062da:	f003 0207 	and.w	r2, r3, #7
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80062e2:	7bbb      	ldrb	r3, [r7, #14]
 80062e4:	f003 0318 	and.w	r3, r3, #24
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d001      	beq.n	80062f0 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80062ec:	23fa      	movs	r3, #250	@ 0xfa
 80062ee:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80062f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006308:	2300      	movs	r3, #0
 800630a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	68f8      	ldr	r0, [r7, #12]
 8006312:	f000 fa02 	bl	800671a <VL53L0X_perform_ref_spad_management>
 8006316:	4603      	mov	r3, r0
 8006318:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800631a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800631e:	4618      	mov	r0, r3
 8006320:	3718      	adds	r7, #24
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8006326:	b580      	push	{r7, lr}
 8006328:	b084      	sub	sp, #16
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006330:	2300      	movs	r3, #0
 8006332:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8006334:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8006338:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800633a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800633e:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8006340:	f107 0308 	add.w	r3, r7, #8
 8006344:	461a      	mov	r2, r3
 8006346:	2128      	movs	r1, #40	@ 0x28
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f003 fa9f 	bl	800988c <VL53L0X_RdWord>
 800634e:	4603      	mov	r3, r0
 8006350:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8006352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d11e      	bne.n	8006398 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800635a:	893b      	ldrh	r3, [r7, #8]
 800635c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006360:	b29b      	uxth	r3, r3
 8006362:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8006364:	893b      	ldrh	r3, [r7, #8]
 8006366:	461a      	mov	r2, r3
 8006368:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800636c:	429a      	cmp	r2, r3
 800636e:	dd0b      	ble.n	8006388 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8006370:	893a      	ldrh	r2, [r7, #8]
 8006372:	897b      	ldrh	r3, [r7, #10]
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	b29b      	uxth	r3, r3
 8006378:	b21b      	sxth	r3, r3
 800637a:	461a      	mov	r2, r3
					* 250;
 800637c:	23fa      	movs	r3, #250	@ 0xfa
 800637e:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	601a      	str	r2, [r3, #0]
 8006386:	e007      	b.n	8006398 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8006388:	893b      	ldrh	r3, [r7, #8]
 800638a:	b21b      	sxth	r3, r3
 800638c:	461a      	mov	r2, r3
 800638e:	23fa      	movs	r3, #250	@ 0xfa
 8006390:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8006398:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b08b      	sub	sp, #44	@ 0x2c
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80063b2:	2308      	movs	r3, #8
 80063b4:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80063b6:	2300      	movs	r3, #0
 80063b8:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295
 80063c0:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ca:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	69ba      	ldr	r2, [r7, #24]
 80063d0:	fbb3 f2f2 	udiv	r2, r3, r2
 80063d4:	69b9      	ldr	r1, [r7, #24]
 80063d6:	fb01 f202 	mul.w	r2, r1, r2
 80063da:	1a9b      	subs	r3, r3, r2
 80063dc:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80063e2:	e030      	b.n	8006446 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80063e4:	2300      	movs	r3, #0
 80063e6:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ec:	4413      	add	r3, r2
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80063f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d11e      	bne.n	8006438 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80063fa:	7ffa      	ldrb	r2, [r7, #31]
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	fa42 f303 	asr.w	r3, r2, r3
 8006402:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8006408:	e016      	b.n	8006438 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800640a:	7ffb      	ldrb	r3, [r7, #31]
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00b      	beq.n	800642c <get_next_good_spad+0x88>
				success = 1;
 8006414:	2301      	movs	r3, #1
 8006416:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8006418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	fb03 f202 	mul.w	r2, r3, r2
 8006420:	6a3b      	ldr	r3, [r7, #32]
 8006422:	4413      	add	r3, r2
 8006424:	461a      	mov	r2, r3
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	601a      	str	r2, [r3, #0]
				break;
 800642a:	e009      	b.n	8006440 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800642c:	7ffb      	ldrb	r3, [r7, #31]
 800642e:	085b      	lsrs	r3, r3, #1
 8006430:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	3301      	adds	r3, #1
 8006436:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8006438:	6a3a      	ldr	r2, [r7, #32]
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	429a      	cmp	r2, r3
 800643e:	d3e4      	bcc.n	800640a <get_next_good_spad+0x66>
				coarseIndex++) {
 8006440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006442:	3301      	adds	r3, #1
 8006444:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8006446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	429a      	cmp	r2, r3
 800644c:	d202      	bcs.n	8006454 <get_next_good_spad+0xb0>
 800644e:	7fbb      	ldrb	r3, [r7, #30]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0c7      	beq.n	80063e4 <get_next_good_spad+0x40>
		}
	}
}
 8006454:	bf00      	nop
 8006456:	372c      	adds	r7, #44	@ 0x2c
 8006458:	46bd      	mov	sp, r7
 800645a:	bc80      	pop	{r7}
 800645c:	4770      	bx	lr
	...

08006460 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8006460:	b480      	push	{r7}
 8006462:	b085      	sub	sp, #20
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8006468:	2301      	movs	r3, #1
 800646a:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	099b      	lsrs	r3, r3, #6
 8006470:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8006472:	4a07      	ldr	r2, [pc, #28]	@ (8006490 <is_aperture+0x30>)
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d101      	bne.n	8006482 <is_aperture+0x22>
		isAperture = 0;
 800647e:	2300      	movs	r3, #0
 8006480:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8006482:	7bfb      	ldrb	r3, [r7, #15]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3714      	adds	r7, #20
 8006488:	46bd      	mov	sp, r7
 800648a:	bc80      	pop	{r7}
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	200002c0 	.word	0x200002c0

08006494 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8006494:	b480      	push	{r7}
 8006496:	b089      	sub	sp, #36	@ 0x24
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80064a0:	2300      	movs	r3, #0
 80064a2:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80064a4:	2308      	movs	r3, #8
 80064a6:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b0:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80064ba:	69b9      	ldr	r1, [r7, #24]
 80064bc:	fb01 f202 	mul.w	r2, r1, r2
 80064c0:	1a9b      	subs	r3, r3, r2
 80064c2:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d302      	bcc.n	80064d2 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80064cc:	23ce      	movs	r3, #206	@ 0xce
 80064ce:	77fb      	strb	r3, [r7, #31]
 80064d0:	e010      	b.n	80064f4 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	4413      	add	r3, r2
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	b25a      	sxtb	r2, r3
 80064dc:	2101      	movs	r1, #1
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	fa01 f303 	lsl.w	r3, r1, r3
 80064e4:	b25b      	sxtb	r3, r3
 80064e6:	4313      	orrs	r3, r2
 80064e8:	b259      	sxtb	r1, r3
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	4413      	add	r3, r2
 80064f0:	b2ca      	uxtb	r2, r1
 80064f2:	701a      	strb	r2, [r3, #0]

	return status;
 80064f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3724      	adds	r7, #36	@ 0x24
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bc80      	pop	{r7}
 8006500:	4770      	bx	lr

08006502 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b084      	sub	sp, #16
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800650c:	2306      	movs	r3, #6
 800650e:	683a      	ldr	r2, [r7, #0]
 8006510:	21b0      	movs	r1, #176	@ 0xb0
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f003 f8b2 	bl	800967c <VL53L0X_WriteMulti>
 8006518:	4603      	mov	r3, r0
 800651a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800651c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006520:	4618      	mov	r0, r3
 8006522:	3710      	adds	r7, #16
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}

08006528 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8006532:	2306      	movs	r3, #6
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	21b0      	movs	r1, #176	@ 0xb0
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f003 f8cf 	bl	80096dc <VL53L0X_ReadMulti>
 800653e:	4603      	mov	r3, r0
 8006540:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8006542:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006546:	4618      	mov	r0, r3
 8006548:	3710      	adds	r7, #16
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}

0800654e <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b08c      	sub	sp, #48	@ 0x30
 8006552:	af00      	add	r7, sp, #0
 8006554:	60f8      	str	r0, [r7, #12]
 8006556:	607a      	str	r2, [r7, #4]
 8006558:	603b      	str	r3, [r7, #0]
 800655a:	460b      	mov	r3, r1
 800655c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800655e:	2300      	movs	r3, #0
 8006560:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8006564:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006566:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8006568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800656a:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800656c:	2300      	movs	r3, #0
 800656e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006570:	e02b      	b.n	80065ca <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8006572:	f107 031c 	add.w	r3, r7, #28
 8006576:	6a3a      	ldr	r2, [r7, #32]
 8006578:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f7ff ff12 	bl	80063a4 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006586:	d103      	bne.n	8006590 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8006588:	23ce      	movs	r3, #206	@ 0xce
 800658a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800658e:	e020      	b.n	80065d2 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	461a      	mov	r2, r3
 8006594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006596:	4413      	add	r3, r2
 8006598:	4618      	mov	r0, r3
 800659a:	f7ff ff61 	bl	8006460 <is_aperture>
 800659e:	4603      	mov	r3, r0
 80065a0:	461a      	mov	r2, r3
 80065a2:	7afb      	ldrb	r3, [r7, #11]
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d003      	beq.n	80065b0 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80065a8:	23ce      	movs	r3, #206	@ 0xce
 80065aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80065ae:	e010      	b.n	80065d2 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80065b4:	6a3a      	ldr	r2, [r7, #32]
 80065b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80065b8:	6838      	ldr	r0, [r7, #0]
 80065ba:	f7ff ff6b 	bl	8006494 <enable_spad_bit>
		currentSpad++;
 80065be:	6a3b      	ldr	r3, [r7, #32]
 80065c0:	3301      	adds	r3, #1
 80065c2:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80065c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c6:	3301      	adds	r3, #1
 80065c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065ce:	429a      	cmp	r2, r3
 80065d0:	d3cf      	bcc.n	8006572 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80065d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065d4:	6a3a      	ldr	r2, [r7, #32]
 80065d6:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80065d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d106      	bne.n	80065ee <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 80065e0:	6839      	ldr	r1, [r7, #0]
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f7ff ff8d 	bl	8006502 <set_ref_spad_map>
 80065e8:	4603      	mov	r3, r0
 80065ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 80065ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d121      	bne.n	800663a <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 80065f6:	f107 0314 	add.w	r3, r7, #20
 80065fa:	4619      	mov	r1, r3
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f7ff ff93 	bl	8006528 <get_ref_spad_map>
 8006602:	4603      	mov	r3, r0
 8006604:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8006608:	2300      	movs	r3, #0
 800660a:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800660c:	e011      	b.n	8006632 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800660e:	683a      	ldr	r2, [r7, #0]
 8006610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006612:	4413      	add	r3, r2
 8006614:	781a      	ldrb	r2, [r3, #0]
 8006616:	f107 0114 	add.w	r1, r7, #20
 800661a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661c:	440b      	add	r3, r1
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	429a      	cmp	r2, r3
 8006622:	d003      	beq.n	800662c <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8006624:	23ce      	movs	r3, #206	@ 0xce
 8006626:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800662a:	e006      	b.n	800663a <enable_ref_spads+0xec>
			}
			i++;
 800662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662e:	3301      	adds	r3, #1
 8006630:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 8006632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006636:	429a      	cmp	r2, r3
 8006638:	d3e9      	bcc.n	800660e <enable_ref_spads+0xc0>
		}
	}
	return status;
 800663a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800663e:	4618      	mov	r0, r3
 8006640:	3730      	adds	r7, #48	@ 0x30
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b08a      	sub	sp, #40	@ 0x28
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
 800664e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8006650:	2300      	movs	r3, #0
 8006652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8006656:	2300      	movs	r3, #0
 8006658:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006662:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8006666:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800666a:	2b00      	cmp	r3, #0
 800666c:	d107      	bne.n	800667e <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800666e:	22c0      	movs	r2, #192	@ 0xc0
 8006670:	2101      	movs	r1, #1
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f003 f85e 	bl	8009734 <VL53L0X_WrByte>
 8006678:	4603      	mov	r3, r0
 800667a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800667e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006682:	2b00      	cmp	r3, #0
 8006684:	d108      	bne.n	8006698 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8006686:	f107 0308 	add.w	r3, r7, #8
 800668a:	4619      	mov	r1, r3
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7ff fc4d 	bl	8005f2c <VL53L0X_PerformSingleRangingMeasurement>
 8006692:	4603      	mov	r3, r0
 8006694:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8006698:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800669c:	2b00      	cmp	r3, #0
 800669e:	d107      	bne.n	80066b0 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80066a0:	2201      	movs	r2, #1
 80066a2:	21ff      	movs	r1, #255	@ 0xff
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f003 f845 	bl	8009734 <VL53L0X_WrByte>
 80066aa:	4603      	mov	r3, r0
 80066ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 80066b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d107      	bne.n	80066c8 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	21b6      	movs	r1, #182	@ 0xb6
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f003 f8e5 	bl	800988c <VL53L0X_RdWord>
 80066c2:	4603      	mov	r3, r0
 80066c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80066c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d107      	bne.n	80066e0 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80066d0:	2200      	movs	r2, #0
 80066d2:	21ff      	movs	r1, #255	@ 0xff
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f003 f82d 	bl	8009734 <VL53L0X_WrByte>
 80066da:	4603      	mov	r3, r0
 80066dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80066e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d112      	bne.n	800670e <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80066e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80066ec:	461a      	mov	r2, r3
 80066ee:	2101      	movs	r1, #1
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f003 f81f 	bl	8009734 <VL53L0X_WrByte>
 80066f6:	4603      	mov	r3, r0
 80066f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 80066fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006700:	2b00      	cmp	r3, #0
 8006702:	d104      	bne.n	800670e <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800670a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 800670e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8006712:	4618      	mov	r0, r3
 8006714:	3728      	adds	r7, #40	@ 0x28
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800671a:	b590      	push	{r4, r7, lr}
 800671c:	b09d      	sub	sp, #116	@ 0x74
 800671e:	af06      	add	r7, sp, #24
 8006720:	60f8      	str	r0, [r7, #12]
 8006722:	60b9      	str	r1, [r7, #8]
 8006724:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006726:	2300      	movs	r3, #0
 8006728:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800672c:	23b4      	movs	r3, #180	@ 0xb4
 800672e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 8006732:	2303      	movs	r3, #3
 8006734:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8006736:	232c      	movs	r3, #44	@ 0x2c
 8006738:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 800673a:	2300      	movs	r3, #0
 800673c:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 800673e:	2300      	movs	r3, #0
 8006740:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8006742:	2300      	movs	r3, #0
 8006744:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8006746:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800674a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800674c:	2300      	movs	r3, #0
 800674e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 8006750:	2300      	movs	r3, #0
 8006752:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 8006754:	2306      	movs	r3, #6
 8006756:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8006758:	2300      	movs	r3, #0
 800675a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 800675c:	2300      	movs	r3, #0
 800675e:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 8006760:	2300      	movs	r3, #0
 8006762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 8006766:	2300      	movs	r3, #0
 8006768:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800676e:	2300      	movs	r3, #0
 8006770:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8006772:	2300      	movs	r3, #0
 8006774:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 800677e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8006780:	2300      	movs	r3, #0
 8006782:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006784:	e009      	b.n	800679a <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800678a:	4413      	add	r3, r2
 800678c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8006790:	2200      	movs	r2, #0
 8006792:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8006794:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006796:	3301      	adds	r3, #1
 8006798:	64bb      	str	r3, [r7, #72]	@ 0x48
 800679a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800679c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679e:	429a      	cmp	r2, r3
 80067a0:	d3f1      	bcc.n	8006786 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80067a2:	2201      	movs	r2, #1
 80067a4:	21ff      	movs	r1, #255	@ 0xff
 80067a6:	68f8      	ldr	r0, [r7, #12]
 80067a8:	f002 ffc4 	bl	8009734 <VL53L0X_WrByte>
 80067ac:	4603      	mov	r3, r0
 80067ae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80067b2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d107      	bne.n	80067ca <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80067ba:	2200      	movs	r2, #0
 80067bc:	214f      	movs	r1, #79	@ 0x4f
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f002 ffb8 	bl	8009734 <VL53L0X_WrByte>
 80067c4:	4603      	mov	r3, r0
 80067c6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80067ca:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d107      	bne.n	80067e2 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80067d2:	222c      	movs	r2, #44	@ 0x2c
 80067d4:	214e      	movs	r1, #78	@ 0x4e
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f002 ffac 	bl	8009734 <VL53L0X_WrByte>
 80067dc:	4603      	mov	r3, r0
 80067de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80067e2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d107      	bne.n	80067fa <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80067ea:	2200      	movs	r2, #0
 80067ec:	21ff      	movs	r1, #255	@ 0xff
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f002 ffa0 	bl	8009734 <VL53L0X_WrByte>
 80067f4:	4603      	mov	r3, r0
 80067f6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80067fa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d109      	bne.n	8006816 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8006802:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8006806:	461a      	mov	r2, r3
 8006808:	21b6      	movs	r1, #182	@ 0xb6
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f002 ff92 	bl	8009734 <VL53L0X_WrByte>
 8006810:	4603      	mov	r3, r0
 8006812:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8006816:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800681a:	2b00      	cmp	r3, #0
 800681c:	d107      	bne.n	800682e <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800681e:	2200      	movs	r2, #0
 8006820:	2180      	movs	r1, #128	@ 0x80
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f002 ff86 	bl	8009734 <VL53L0X_WrByte>
 8006828:	4603      	mov	r3, r0
 800682a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800682e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10a      	bne.n	800684c <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8006836:	f107 0210 	add.w	r2, r7, #16
 800683a:	f107 0111 	add.w	r1, r7, #17
 800683e:	2300      	movs	r3, #0
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f000 fbbb 	bl	8006fbc <VL53L0X_perform_ref_calibration>
 8006846:	4603      	mov	r3, r0
 8006848:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800684c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006850:	2b00      	cmp	r3, #0
 8006852:	d121      	bne.n	8006898 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8006854:	2300      	movs	r3, #0
 8006856:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8006858:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800685a:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800685c:	2300      	movs	r3, #0
 800685e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8006860:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006862:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 8006870:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8006874:	f107 0218 	add.w	r2, r7, #24
 8006878:	9204      	str	r2, [sp, #16]
 800687a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800687c:	9203      	str	r2, [sp, #12]
 800687e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006880:	9202      	str	r2, [sp, #8]
 8006882:	9301      	str	r3, [sp, #4]
 8006884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	4623      	mov	r3, r4
 800688a:	4602      	mov	r2, r0
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f7ff fe5e 	bl	800654e <enable_ref_spads>
 8006892:	4603      	mov	r3, r0
 8006894:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006898:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800689c:	2b00      	cmp	r3, #0
 800689e:	d174      	bne.n	800698a <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 80068a4:	f107 0312 	add.w	r3, r7, #18
 80068a8:	4619      	mov	r1, r3
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f7ff fecb 	bl	8006646 <perform_ref_signal_measurement>
 80068b0:	4603      	mov	r3, r0
 80068b2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80068b6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d161      	bne.n	8006982 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80068be:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80068c0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d25d      	bcs.n	8006982 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 80068c6:	2300      	movs	r3, #0
 80068c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068ca:	e009      	b.n	80068e0 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80068d6:	2200      	movs	r2, #0
 80068d8:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 80068da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068dc:	3301      	adds	r3, #1
 80068de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d3f1      	bcc.n	80068cc <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 80068e8:	e002      	b.n	80068f0 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 80068ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068ec:	3301      	adds	r3, #1
 80068ee:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 80068f0:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80068f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068f6:	4413      	add	r3, r2
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7ff fdb1 	bl	8006460 <is_aperture>
 80068fe:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8006900:	2b00      	cmp	r3, #0
 8006902:	d103      	bne.n	800690c <VL53L0X_perform_ref_spad_management+0x1f2>
 8006904:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006908:	429a      	cmp	r2, r3
 800690a:	d3ee      	bcc.n	80068ea <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800690c:	2301      	movs	r3, #1
 800690e:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8006910:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006912:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 8006920:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8006924:	f107 0218 	add.w	r2, r7, #24
 8006928:	9204      	str	r2, [sp, #16]
 800692a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800692c:	9203      	str	r2, [sp, #12]
 800692e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006930:	9202      	str	r2, [sp, #8]
 8006932:	9301      	str	r3, [sp, #4]
 8006934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006936:	9300      	str	r3, [sp, #0]
 8006938:	4623      	mov	r3, r4
 800693a:	4602      	mov	r2, r0
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	f7ff fe06 	bl	800654e <enable_ref_spads>
 8006942:	4603      	mov	r3, r0
 8006944:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8006948:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800694c:	2b00      	cmp	r3, #0
 800694e:	d11b      	bne.n	8006988 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8006954:	f107 0312 	add.w	r3, r7, #18
 8006958:	4619      	mov	r1, r3
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f7ff fe73 	bl	8006646 <perform_ref_signal_measurement>
 8006960:	4603      	mov	r3, r0
 8006962:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8006966:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800696a:	2b00      	cmp	r3, #0
 800696c:	d10c      	bne.n	8006988 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800696e:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8006970:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006972:	429a      	cmp	r2, r3
 8006974:	d208      	bcs.n	8006988 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8006976:	2301      	movs	r3, #1
 8006978:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 800697c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800697e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8006980:	e002      	b.n	8006988 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8006982:	2300      	movs	r3, #0
 8006984:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006986:	e000      	b.n	800698a <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8006988:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800698a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800698e:	2b00      	cmp	r3, #0
 8006990:	f040 80af 	bne.w	8006af2 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8006994:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8006996:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006998:	429a      	cmp	r2, r3
 800699a:	f240 80aa 	bls.w	8006af2 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800699e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069a0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 80069a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 80069ae:	f107 031c 	add.w	r3, r7, #28
 80069b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069b4:	4618      	mov	r0, r3
 80069b6:	f003 fde2 	bl	800a57e <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80069ba:	8a7b      	ldrh	r3, [r7, #18]
 80069bc:	461a      	mov	r2, r3
 80069be:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	bfb8      	it	lt
 80069c6:	425b      	neglt	r3, r3
 80069c8:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 80069ca:	2300      	movs	r3, #0
 80069cc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 80069d0:	e086      	b.n	8006ae0 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 80069d8:	f107 0314 	add.w	r3, r7, #20
 80069dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80069de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069e0:	f7ff fce0 	bl	80063a4 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ea:	d103      	bne.n	80069f4 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80069ec:	23ce      	movs	r3, #206	@ 0xce
 80069ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 80069f2:	e07e      	b.n	8006af2 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80069f4:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	4413      	add	r3, r2
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7ff fd2f 	bl	8006460 <is_aperture>
 8006a02:	4603      	mov	r3, r0
 8006a04:	461a      	mov	r2, r3
 8006a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8006a12:	e06e      	b.n	8006af2 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8006a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a16:	3301      	adds	r3, #1
 8006a18:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8006a24:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7ff fd33 	bl	8006494 <enable_spad_bit>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8006a34:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10c      	bne.n	8006a56 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8006a3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a3e:	3301      	adds	r3, #1
 8006a40:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8006a48:	4619      	mov	r1, r3
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7ff fd59 	bl	8006502 <set_ref_spad_map>
 8006a50:	4603      	mov	r3, r0
 8006a52:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8006a56:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d146      	bne.n	8006aec <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8006a5e:	f107 0312 	add.w	r3, r7, #18
 8006a62:	4619      	mov	r1, r3
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f7ff fdee 	bl	8006646 <perform_ref_signal_measurement>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8006a70:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d13b      	bne.n	8006af0 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8006a78:	8a7b      	ldrh	r3, [r7, #18]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	bfb8      	it	lt
 8006a84:	425b      	neglt	r3, r3
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8006a88:	8a7b      	ldrh	r3, [r7, #18]
 8006a8a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d21c      	bcs.n	8006aca <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8006a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d914      	bls.n	8006ac2 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8006a98:	f107 031c 	add.w	r3, r7, #28
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	68f8      	ldr	r0, [r7, #12]
 8006aa0:	f7ff fd2f 	bl	8006502 <set_ref_spad_map>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8006ab0:	f107 011c 	add.w	r1, r7, #28
 8006ab4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f003 fd61 	bl	800a57e <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8006abc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ac8:	e00a      	b.n	8006ae0 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8006aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006acc:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8006ad4:	f107 031c 	add.w	r3, r7, #28
 8006ad8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ada:	4618      	mov	r0, r3
 8006adc:	f003 fd4f 	bl	800a57e <memcpy>
		while (!complete) {
 8006ae0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f43f af74 	beq.w	80069d2 <VL53L0X_perform_ref_spad_management+0x2b8>
 8006aea:	e002      	b.n	8006af2 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8006aec:	bf00      	nop
 8006aee:	e000      	b.n	8006af2 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8006af0:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006af2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d115      	bne.n	8006b26 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006afe:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8006b06:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	b2da      	uxtb	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	781a      	ldrb	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8006b26:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	375c      	adds	r7, #92	@ 0x5c
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd90      	pop	{r4, r7, pc}

08006b32 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8006b32:	b590      	push	{r4, r7, lr}
 8006b34:	b093      	sub	sp, #76	@ 0x4c
 8006b36:	af06      	add	r7, sp, #24
 8006b38:	60f8      	str	r0, [r7, #12]
 8006b3a:	60b9      	str	r1, [r7, #8]
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b40:	2300      	movs	r3, #0
 8006b42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8006b46:	2300      	movs	r3, #0
 8006b48:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8006b4a:	23b4      	movs	r3, #180	@ 0xb4
 8006b4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8006b50:	2306      	movs	r3, #6
 8006b52:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8006b54:	232c      	movs	r3, #44	@ 0x2c
 8006b56:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006b58:	2201      	movs	r2, #1
 8006b5a:	21ff      	movs	r1, #255	@ 0xff
 8006b5c:	68f8      	ldr	r0, [r7, #12]
 8006b5e:	f002 fde9 	bl	8009734 <VL53L0X_WrByte>
 8006b62:	4603      	mov	r3, r0
 8006b64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8006b68:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d107      	bne.n	8006b80 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8006b70:	2200      	movs	r2, #0
 8006b72:	214f      	movs	r1, #79	@ 0x4f
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f002 fddd 	bl	8009734 <VL53L0X_WrByte>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8006b80:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d107      	bne.n	8006b98 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8006b88:	222c      	movs	r2, #44	@ 0x2c
 8006b8a:	214e      	movs	r1, #78	@ 0x4e
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f002 fdd1 	bl	8009734 <VL53L0X_WrByte>
 8006b92:	4603      	mov	r3, r0
 8006b94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8006b98:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d107      	bne.n	8006bb0 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	21ff      	movs	r1, #255	@ 0xff
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f002 fdc5 	bl	8009734 <VL53L0X_WrByte>
 8006baa:	4603      	mov	r3, r0
 8006bac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8006bb0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d109      	bne.n	8006bcc <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8006bb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	21b6      	movs	r1, #182	@ 0xb6
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f002 fdb7 	bl	8009734 <VL53L0X_WrByte>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8006bcc:	2300      	movs	r3, #0
 8006bce:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bd0:	e009      	b.n	8006be6 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8006bdc:	2200      	movs	r2, #0
 8006bde:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8006be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be2:	3301      	adds	r3, #1
 8006be4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d3f1      	bcc.n	8006bd2 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8006bee:	79fb      	ldrb	r3, [r7, #7]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d011      	beq.n	8006c18 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006bf4:	e002      	b.n	8006bfc <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8006bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006bfc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c02:	4413      	add	r3, r2
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7ff fc2b 	bl	8006460 <is_aperture>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d103      	bne.n	8006c18 <VL53L0X_set_reference_spads+0xe6>
 8006c10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d3ee      	bcc.n	8006bf6 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8006c24:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006c28:	79f9      	ldrb	r1, [r7, #7]
 8006c2a:	f107 0214 	add.w	r2, r7, #20
 8006c2e:	9204      	str	r2, [sp, #16]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	9203      	str	r2, [sp, #12]
 8006c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c36:	9202      	str	r2, [sp, #8]
 8006c38:	9301      	str	r3, [sp, #4]
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	4623      	mov	r3, r4
 8006c40:	4602      	mov	r2, r0
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f7ff fc83 	bl	800654e <enable_ref_spads>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8006c4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10c      	bne.n	8006c70 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	79fa      	ldrb	r2, [r7, #7]
 8006c6c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8006c70:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3734      	adds	r7, #52	@ 0x34
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd90      	pop	{r4, r7, pc}

08006c7c <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	460b      	mov	r3, r1
 8006c86:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006c8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10a      	bne.n	8006caa <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8006c94:	78fb      	ldrb	r3, [r7, #3]
 8006c96:	f043 0301 	orr.w	r3, r3, #1
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	2100      	movs	r1, #0
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f002 fd47 	bl	8009734 <VL53L0X_WrByte>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8006caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d104      	bne.n	8006cbc <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f9bf 	bl	8007036 <VL53L0X_measurement_poll_for_completion>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d105      	bne.n	8006cd0 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f7ff fab6 	bl	8006238 <VL53L0X_ClearInterruptMask>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d106      	bne.n	8006ce6 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2100      	movs	r1, #0
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f002 fd29 	bl	8009734 <VL53L0X_WrByte>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	73fb      	strb	r3, [r7, #15]

	return Status;
 8006ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8006cf2:	b580      	push	{r7, lr}
 8006cf4:	b084      	sub	sp, #16
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
 8006cfa:	4608      	mov	r0, r1
 8006cfc:	4611      	mov	r1, r2
 8006cfe:	461a      	mov	r2, r3
 8006d00:	4603      	mov	r3, r0
 8006d02:	70fb      	strb	r3, [r7, #3]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70bb      	strb	r3, [r7, #2]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8006d10:	2300      	movs	r3, #0
 8006d12:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006d14:	2201      	movs	r2, #1
 8006d16:	21ff      	movs	r1, #255	@ 0xff
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f002 fd0b 	bl	8009734 <VL53L0X_WrByte>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	461a      	mov	r2, r3
 8006d22:	7bfb      	ldrb	r3, [r7, #15]
 8006d24:	4313      	orrs	r3, r2
 8006d26:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f002 fd01 	bl	8009734 <VL53L0X_WrByte>
 8006d32:	4603      	mov	r3, r0
 8006d34:	461a      	mov	r2, r3
 8006d36:	7bfb      	ldrb	r3, [r7, #15]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	21ff      	movs	r1, #255	@ 0xff
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f002 fcf7 	bl	8009734 <VL53L0X_WrByte>
 8006d46:	4603      	mov	r3, r0
 8006d48:	461a      	mov	r2, r3
 8006d4a:	7bfb      	ldrb	r3, [r7, #15]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8006d50:	78fb      	ldrb	r3, [r7, #3]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d01e      	beq.n	8006d94 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8006d56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d009      	beq.n	8006d72 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8006d5e:	69ba      	ldr	r2, [r7, #24]
 8006d60:	21cb      	movs	r1, #203	@ 0xcb
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f002 fd68 	bl	8009838 <VL53L0X_RdByte>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	7bfb      	ldrb	r3, [r7, #15]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006d72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d02a      	beq.n	8006dd0 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8006d7a:	f107 030e 	add.w	r3, r7, #14
 8006d7e:	461a      	mov	r2, r3
 8006d80:	21ee      	movs	r1, #238	@ 0xee
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f002 fd58 	bl	8009838 <VL53L0X_RdByte>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	73fb      	strb	r3, [r7, #15]
 8006d92:	e01d      	b.n	8006dd0 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8006d94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00a      	beq.n	8006db2 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8006d9c:	78bb      	ldrb	r3, [r7, #2]
 8006d9e:	461a      	mov	r2, r3
 8006da0:	21cb      	movs	r1, #203	@ 0xcb
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f002 fcc6 	bl	8009734 <VL53L0X_WrByte>
 8006da8:	4603      	mov	r3, r0
 8006daa:	461a      	mov	r2, r3
 8006dac:	7bfb      	ldrb	r3, [r7, #15]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8006db2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8006dba:	787b      	ldrb	r3, [r7, #1]
 8006dbc:	2280      	movs	r2, #128	@ 0x80
 8006dbe:	21ee      	movs	r1, #238	@ 0xee
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f002 fd05 	bl	80097d0 <VL53L0X_UpdateByte>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	461a      	mov	r2, r3
 8006dca:	7bfb      	ldrb	r3, [r7, #15]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	21ff      	movs	r1, #255	@ 0xff
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f002 fcad 	bl	8009734 <VL53L0X_WrByte>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	461a      	mov	r2, r3
 8006dde:	7bfb      	ldrb	r3, [r7, #15]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006de4:	2201      	movs	r2, #1
 8006de6:	2100      	movs	r1, #0
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f002 fca3 	bl	8009734 <VL53L0X_WrByte>
 8006dee:	4603      	mov	r3, r0
 8006df0:	461a      	mov	r2, r3
 8006df2:	7bfb      	ldrb	r3, [r7, #15]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006df8:	2200      	movs	r2, #0
 8006dfa:	21ff      	movs	r1, #255	@ 0xff
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f002 fc99 	bl	8009734 <VL53L0X_WrByte>
 8006e02:	4603      	mov	r3, r0
 8006e04:	461a      	mov	r2, r3
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8006e0c:	7bbb      	ldrb	r3, [r7, #14]
 8006e0e:	f023 0310 	bic.w	r3, r3, #16
 8006e12:	b2da      	uxtb	r2, r3
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	701a      	strb	r2, [r3, #0]

	return Status;
 8006e18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b08a      	sub	sp, #40	@ 0x28
 8006e28:	af04      	add	r7, sp, #16
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	4611      	mov	r1, r2
 8006e30:	461a      	mov	r2, r3
 8006e32:	460b      	mov	r3, r1
 8006e34:	71fb      	strb	r3, [r7, #7]
 8006e36:	4613      	mov	r3, r2
 8006e38:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8006e42:	2300      	movs	r3, #0
 8006e44:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8006e46:	2300      	movs	r3, #0
 8006e48:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8006e4e:	79bb      	ldrb	r3, [r7, #6]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006e5a:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	2101      	movs	r1, #1
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f002 fc67 	bl	8009734 <VL53L0X_WrByte>
 8006e66:	4603      	mov	r3, r0
 8006e68:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8006e6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d105      	bne.n	8006e7e <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8006e72:	2140      	movs	r1, #64	@ 0x40
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7ff ff01 	bl	8006c7c <VL53L0X_perform_single_ref_calibration>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8006e7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d115      	bne.n	8006eb2 <VL53L0X_perform_vhv_calibration+0x8e>
 8006e86:	79fb      	ldrb	r3, [r7, #7]
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d112      	bne.n	8006eb2 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8006e8c:	7d39      	ldrb	r1, [r7, #20]
 8006e8e:	7d7a      	ldrb	r2, [r7, #21]
 8006e90:	2300      	movs	r3, #0
 8006e92:	9303      	str	r3, [sp, #12]
 8006e94:	2301      	movs	r3, #1
 8006e96:	9302      	str	r3, [sp, #8]
 8006e98:	f107 0313 	add.w	r3, r7, #19
 8006e9c:	9301      	str	r3, [sp, #4]
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	9300      	str	r3, [sp, #0]
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	2101      	movs	r1, #1
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f7ff ff23 	bl	8006cf2 <VL53L0X_ref_calibration_io>
 8006eac:	4603      	mov	r3, r0
 8006eae:	75fb      	strb	r3, [r7, #23]
 8006eb0:	e002      	b.n	8006eb8 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006eb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d112      	bne.n	8006ee6 <VL53L0X_perform_vhv_calibration+0xc2>
 8006ec0:	79bb      	ldrb	r3, [r7, #6]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00f      	beq.n	8006ee6 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006ec6:	7dbb      	ldrb	r3, [r7, #22]
 8006ec8:	461a      	mov	r2, r3
 8006eca:	2101      	movs	r1, #1
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f002 fc31 	bl	8009734 <VL53L0X_WrByte>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006ed6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d103      	bne.n	8006ee6 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	7dba      	ldrb	r2, [r7, #22]
 8006ee2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8006ee6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b08a      	sub	sp, #40	@ 0x28
 8006ef6:	af04      	add	r7, sp, #16
 8006ef8:	60f8      	str	r0, [r7, #12]
 8006efa:	60b9      	str	r1, [r7, #8]
 8006efc:	4611      	mov	r1, r2
 8006efe:	461a      	mov	r2, r3
 8006f00:	460b      	mov	r3, r1
 8006f02:	71fb      	strb	r3, [r7, #7]
 8006f04:	4613      	mov	r3, r2
 8006f06:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8006f10:	2300      	movs	r3, #0
 8006f12:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8006f14:	2300      	movs	r3, #0
 8006f16:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8006f18:	79bb      	ldrb	r3, [r7, #6]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d003      	beq.n	8006f26 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006f24:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8006f26:	2202      	movs	r2, #2
 8006f28:	2101      	movs	r1, #1
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f002 fc02 	bl	8009734 <VL53L0X_WrByte>
 8006f30:	4603      	mov	r3, r0
 8006f32:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8006f34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d105      	bne.n	8006f48 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8006f3c:	2100      	movs	r1, #0
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f7ff fe9c 	bl	8006c7c <VL53L0X_perform_single_ref_calibration>
 8006f44:	4603      	mov	r3, r0
 8006f46:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8006f48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d115      	bne.n	8006f7c <VL53L0X_perform_phase_calibration+0x8a>
 8006f50:	79fb      	ldrb	r3, [r7, #7]
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d112      	bne.n	8006f7c <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8006f56:	7d39      	ldrb	r1, [r7, #20]
 8006f58:	7d7a      	ldrb	r2, [r7, #21]
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	9303      	str	r3, [sp, #12]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	9302      	str	r3, [sp, #8]
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	9301      	str	r3, [sp, #4]
 8006f66:	f107 0313 	add.w	r3, r7, #19
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	2101      	movs	r1, #1
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f7ff febe 	bl	8006cf2 <VL53L0X_ref_calibration_io>
 8006f76:	4603      	mov	r3, r0
 8006f78:	75fb      	strb	r3, [r7, #23]
 8006f7a:	e002      	b.n	8006f82 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006f82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d112      	bne.n	8006fb0 <VL53L0X_perform_phase_calibration+0xbe>
 8006f8a:	79bb      	ldrb	r3, [r7, #6]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00f      	beq.n	8006fb0 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006f90:	7dbb      	ldrb	r3, [r7, #22]
 8006f92:	461a      	mov	r2, r3
 8006f94:	2101      	movs	r1, #1
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f002 fbcc 	bl	8009734 <VL53L0X_WrByte>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006fa0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d103      	bne.n	8006fb0 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	7dba      	ldrb	r2, [r7, #22]
 8006fac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8006fb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3718      	adds	r7, #24
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
 8006fc8:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006fd8:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8006fda:	78fa      	ldrb	r2, [r7, #3]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	68b9      	ldr	r1, [r7, #8]
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	f7ff ff1f 	bl	8006e24 <VL53L0X_perform_vhv_calibration>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006fea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d107      	bne.n	8007002 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8006ff2:	78fa      	ldrb	r2, [r7, #3]
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	6879      	ldr	r1, [r7, #4]
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f7ff ff7a 	bl	8006ef2 <VL53L0X_perform_phase_calibration>
 8006ffe:	4603      	mov	r3, r0
 8007000:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8007002:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10f      	bne.n	800702a <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800700a:	7dbb      	ldrb	r3, [r7, #22]
 800700c:	461a      	mov	r2, r3
 800700e:	2101      	movs	r1, #1
 8007010:	68f8      	ldr	r0, [r7, #12]
 8007012:	f002 fb8f 	bl	8009734 <VL53L0X_WrByte>
 8007016:	4603      	mov	r3, r0
 8007018:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800701a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d103      	bne.n	800702a <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	7dba      	ldrb	r2, [r7, #22]
 8007026:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800702a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800702e:	4618      	mov	r0, r3
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b086      	sub	sp, #24
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800703e:	2300      	movs	r3, #0
 8007040:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8007042:	2300      	movs	r3, #0
 8007044:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8007046:	2300      	movs	r3, #0
 8007048:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800704a:	f107 030f 	add.w	r3, r7, #15
 800704e:	4619      	mov	r1, r3
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f7fe fe0f 	bl	8005c74 <VL53L0X_GetMeasurementDataReady>
 8007056:	4603      	mov	r3, r0
 8007058:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800705a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d110      	bne.n	8007084 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8007062:	7bfb      	ldrb	r3, [r7, #15]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d00f      	beq.n	8007088 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	3301      	adds	r3, #1
 800706c:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007074:	d302      	bcc.n	800707c <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8007076:	23f9      	movs	r3, #249	@ 0xf9
 8007078:	75fb      	strb	r3, [r7, #23]
			break;
 800707a:	e006      	b.n	800708a <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f002 fc77 	bl	8009970 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8007082:	e7e2      	b.n	800704a <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8007084:	bf00      	nop
 8007086:	e000      	b.n	800708a <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8007088:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800708a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800708e:	4618      	mov	r0, r3
 8007090:	3718      	adds	r7, #24
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8007096:	b480      	push	{r7}
 8007098:	b085      	sub	sp, #20
 800709a:	af00      	add	r7, sp, #0
 800709c:	4603      	mov	r3, r0
 800709e:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80070a0:	2300      	movs	r3, #0
 80070a2:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80070a4:	79fb      	ldrb	r3, [r7, #7]
 80070a6:	3301      	adds	r3, #1
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	005b      	lsls	r3, r3, #1
 80070ac:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80070ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3714      	adds	r7, #20
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bc80      	pop	{r7}
 80070b8:	4770      	bx	lr

080070ba <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 80070ba:	b480      	push	{r7}
 80070bc:	b085      	sub	sp, #20
 80070be:	af00      	add	r7, sp, #0
 80070c0:	4603      	mov	r3, r0
 80070c2:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 80070c4:	2300      	movs	r3, #0
 80070c6:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 80070c8:	79fb      	ldrb	r3, [r7, #7]
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	3b01      	subs	r3, #1
 80070d0:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 80070d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3714      	adds	r7, #20
 80070d8:	46bd      	mov	sp, r7
 80070da:	bc80      	pop	{r7}
 80070dc:	4770      	bx	lr

080070de <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 80070de:	b480      	push	{r7}
 80070e0:	b085      	sub	sp, #20
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 80070ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80070ee:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 80070f0:	e002      	b.n	80070f8 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	089b      	lsrs	r3, r3, #2
 80070f6:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d8f8      	bhi.n	80070f2 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8007100:	e017      	b.n	8007132 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4413      	add	r3, r2
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	429a      	cmp	r2, r3
 800710c:	d30b      	bcc.n	8007126 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	4413      	add	r3, r2
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	085b      	lsrs	r3, r3, #1
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	4413      	add	r3, r2
 8007122:	60fb      	str	r3, [r7, #12]
 8007124:	e002      	b.n	800712c <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	085b      	lsrs	r3, r3, #1
 800712a:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	089b      	lsrs	r3, r3, #2
 8007130:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1e4      	bne.n	8007102 <VL53L0X_isqrt+0x24>
	}

	return res;
 8007138:	68fb      	ldr	r3, [r7, #12]
}
 800713a:	4618      	mov	r0, r3
 800713c:	3714      	adds	r7, #20
 800713e:	46bd      	mov	sp, r7
 8007140:	bc80      	pop	{r7}
 8007142:	4770      	bx	lr

08007144 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800714c:	2300      	movs	r3, #0
 800714e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8007150:	2200      	movs	r2, #0
 8007152:	2183      	movs	r1, #131	@ 0x83
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f002 faed 	bl	8009734 <VL53L0X_WrByte>
 800715a:	4603      	mov	r3, r0
 800715c:	461a      	mov	r2, r3
 800715e:	7dfb      	ldrb	r3, [r7, #23]
 8007160:	4313      	orrs	r3, r2
 8007162:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8007164:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d11e      	bne.n	80071aa <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800716c:	2300      	movs	r3, #0
 800716e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8007170:	f107 030f 	add.w	r3, r7, #15
 8007174:	461a      	mov	r2, r3
 8007176:	2183      	movs	r1, #131	@ 0x83
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f002 fb5d 	bl	8009838 <VL53L0X_RdByte>
 800717e:	4603      	mov	r3, r0
 8007180:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8007182:	7bfb      	ldrb	r3, [r7, #15]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d10a      	bne.n	800719e <VL53L0X_device_read_strobe+0x5a>
 8007188:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d106      	bne.n	800719e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	3301      	adds	r3, #1
 8007194:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800719c:	d3e8      	bcc.n	8007170 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80071a4:	d301      	bcc.n	80071aa <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80071a6:	23f9      	movs	r3, #249	@ 0xf9
 80071a8:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80071aa:	2201      	movs	r2, #1
 80071ac:	2183      	movs	r1, #131	@ 0x83
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f002 fac0 	bl	8009734 <VL53L0X_WrByte>
 80071b4:	4603      	mov	r3, r0
 80071b6:	461a      	mov	r2, r3
 80071b8:	7dfb      	ldrb	r3, [r7, #23]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80071be:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3718      	adds	r7, #24
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}

080071ca <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b098      	sub	sp, #96	@ 0x60
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
 80071d2:	460b      	mov	r3, r1
 80071d4:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071d6:	2300      	movs	r3, #0
 80071d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 80071dc:	2300      	movs	r3, #0
 80071de:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 80071e2:	2300      	movs	r3, #0
 80071e4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 80071e8:	2300      	movs	r3, #0
 80071ea:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 80071ec:	2300      	movs	r3, #0
 80071ee:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 80071f0:	2300      	movs	r3, #0
 80071f2:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 80071f4:	2300      	movs	r3, #0
 80071f6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 80071fa:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80071fe:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8007200:	2300      	movs	r3, #0
 8007202:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8007204:	2300      	movs	r3, #0
 8007206:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8007208:	2300      	movs	r3, #0
 800720a:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8007212:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8007216:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800721a:	2b07      	cmp	r3, #7
 800721c:	f000 8408 	beq.w	8007a30 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007220:	2201      	movs	r2, #1
 8007222:	2180      	movs	r1, #128	@ 0x80
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f002 fa85 	bl	8009734 <VL53L0X_WrByte>
 800722a:	4603      	mov	r3, r0
 800722c:	461a      	mov	r2, r3
 800722e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007232:	4313      	orrs	r3, r2
 8007234:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007238:	2201      	movs	r2, #1
 800723a:	21ff      	movs	r1, #255	@ 0xff
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f002 fa79 	bl	8009734 <VL53L0X_WrByte>
 8007242:	4603      	mov	r3, r0
 8007244:	461a      	mov	r2, r3
 8007246:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800724a:	4313      	orrs	r3, r2
 800724c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007250:	2200      	movs	r2, #0
 8007252:	2100      	movs	r1, #0
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f002 fa6d 	bl	8009734 <VL53L0X_WrByte>
 800725a:	4603      	mov	r3, r0
 800725c:	461a      	mov	r2, r3
 800725e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007262:	4313      	orrs	r3, r2
 8007264:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8007268:	2206      	movs	r2, #6
 800726a:	21ff      	movs	r1, #255	@ 0xff
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f002 fa61 	bl	8009734 <VL53L0X_WrByte>
 8007272:	4603      	mov	r3, r0
 8007274:	461a      	mov	r2, r3
 8007276:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800727a:	4313      	orrs	r3, r2
 800727c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8007280:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8007284:	461a      	mov	r2, r3
 8007286:	2183      	movs	r1, #131	@ 0x83
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f002 fad5 	bl	8009838 <VL53L0X_RdByte>
 800728e:	4603      	mov	r3, r0
 8007290:	461a      	mov	r2, r3
 8007292:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007296:	4313      	orrs	r3, r2
 8007298:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800729c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80072a0:	f043 0304 	orr.w	r3, r3, #4
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	461a      	mov	r2, r3
 80072a8:	2183      	movs	r1, #131	@ 0x83
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f002 fa42 	bl	8009734 <VL53L0X_WrByte>
 80072b0:	4603      	mov	r3, r0
 80072b2:	461a      	mov	r2, r3
 80072b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80072b8:	4313      	orrs	r3, r2
 80072ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80072be:	2207      	movs	r2, #7
 80072c0:	21ff      	movs	r1, #255	@ 0xff
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f002 fa36 	bl	8009734 <VL53L0X_WrByte>
 80072c8:	4603      	mov	r3, r0
 80072ca:	461a      	mov	r2, r3
 80072cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80072d0:	4313      	orrs	r3, r2
 80072d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80072d6:	2201      	movs	r2, #1
 80072d8:	2181      	movs	r1, #129	@ 0x81
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f002 fa2a 	bl	8009734 <VL53L0X_WrByte>
 80072e0:	4603      	mov	r3, r0
 80072e2:	461a      	mov	r2, r3
 80072e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80072e8:	4313      	orrs	r3, r2
 80072ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f002 fb3e 	bl	8009970 <VL53L0X_PollingDelay>
 80072f4:	4603      	mov	r3, r0
 80072f6:	461a      	mov	r2, r3
 80072f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80072fc:	4313      	orrs	r3, r2
 80072fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007302:	2201      	movs	r2, #1
 8007304:	2180      	movs	r1, #128	@ 0x80
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f002 fa14 	bl	8009734 <VL53L0X_WrByte>
 800730c:	4603      	mov	r3, r0
 800730e:	461a      	mov	r2, r3
 8007310:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007314:	4313      	orrs	r3, r2
 8007316:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800731a:	78fb      	ldrb	r3, [r7, #3]
 800731c:	f003 0301 	and.w	r3, r3, #1
 8007320:	2b00      	cmp	r3, #0
 8007322:	f000 8098 	beq.w	8007456 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8007326:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800732a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800732e:	2b00      	cmp	r3, #0
 8007330:	f040 8091 	bne.w	8007456 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8007334:	226b      	movs	r2, #107	@ 0x6b
 8007336:	2194      	movs	r1, #148	@ 0x94
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f002 f9fb 	bl	8009734 <VL53L0X_WrByte>
 800733e:	4603      	mov	r3, r0
 8007340:	461a      	mov	r2, r3
 8007342:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007346:	4313      	orrs	r3, r2
 8007348:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7ff fef9 	bl	8007144 <VL53L0X_device_read_strobe>
 8007352:	4603      	mov	r3, r0
 8007354:	461a      	mov	r2, r3
 8007356:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800735a:	4313      	orrs	r3, r2
 800735c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007360:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007364:	461a      	mov	r2, r3
 8007366:	2190      	movs	r1, #144	@ 0x90
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f002 fac5 	bl	80098f8 <VL53L0X_RdDWord>
 800736e:	4603      	mov	r3, r0
 8007370:	461a      	mov	r2, r3
 8007372:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007376:	4313      	orrs	r3, r2
 8007378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	0a1b      	lsrs	r3, r3, #8
 8007380:	b2db      	uxtb	r3, r3
 8007382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007386:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800738a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738c:	0bdb      	lsrs	r3, r3, #15
 800738e:	b2db      	uxtb	r3, r3
 8007390:	f003 0301 	and.w	r3, r3, #1
 8007394:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8007398:	2224      	movs	r2, #36	@ 0x24
 800739a:	2194      	movs	r1, #148	@ 0x94
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f002 f9c9 	bl	8009734 <VL53L0X_WrByte>
 80073a2:	4603      	mov	r3, r0
 80073a4:	461a      	mov	r2, r3
 80073a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80073aa:	4313      	orrs	r3, r2
 80073ac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff fec7 	bl	8007144 <VL53L0X_device_read_strobe>
 80073b6:	4603      	mov	r3, r0
 80073b8:	461a      	mov	r2, r3
 80073ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80073be:	4313      	orrs	r3, r2
 80073c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80073c4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80073c8:	461a      	mov	r2, r3
 80073ca:	2190      	movs	r1, #144	@ 0x90
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f002 fa93 	bl	80098f8 <VL53L0X_RdDWord>
 80073d2:	4603      	mov	r3, r0
 80073d4:	461a      	mov	r2, r3
 80073d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80073da:	4313      	orrs	r3, r2
 80073dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	0e1b      	lsrs	r3, r3, #24
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80073e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ea:	0c1b      	lsrs	r3, r3, #16
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80073f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f2:	0a1b      	lsrs	r3, r3, #8
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80073f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80073fe:	2225      	movs	r2, #37	@ 0x25
 8007400:	2194      	movs	r1, #148	@ 0x94
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f002 f996 	bl	8009734 <VL53L0X_WrByte>
 8007408:	4603      	mov	r3, r0
 800740a:	461a      	mov	r2, r3
 800740c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007410:	4313      	orrs	r3, r2
 8007412:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f7ff fe94 	bl	8007144 <VL53L0X_device_read_strobe>
 800741c:	4603      	mov	r3, r0
 800741e:	461a      	mov	r2, r3
 8007420:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007424:	4313      	orrs	r3, r2
 8007426:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800742a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800742e:	461a      	mov	r2, r3
 8007430:	2190      	movs	r1, #144	@ 0x90
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f002 fa60 	bl	80098f8 <VL53L0X_RdDWord>
 8007438:	4603      	mov	r3, r0
 800743a:	461a      	mov	r2, r3
 800743c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007440:	4313      	orrs	r3, r2
 8007442:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007448:	0e1b      	lsrs	r3, r3, #24
 800744a:	b2db      	uxtb	r3, r3
 800744c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800744e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007450:	0c1b      	lsrs	r3, r3, #16
 8007452:	b2db      	uxtb	r3, r3
 8007454:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8007456:	78fb      	ldrb	r3, [r7, #3]
 8007458:	f003 0302 	and.w	r3, r3, #2
 800745c:	2b00      	cmp	r3, #0
 800745e:	f000 8189 	beq.w	8007774 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8007462:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007466:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800746a:	2b00      	cmp	r3, #0
 800746c:	f040 8182 	bne.w	8007774 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8007470:	2202      	movs	r2, #2
 8007472:	2194      	movs	r1, #148	@ 0x94
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f002 f95d 	bl	8009734 <VL53L0X_WrByte>
 800747a:	4603      	mov	r3, r0
 800747c:	461a      	mov	r2, r3
 800747e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007482:	4313      	orrs	r3, r2
 8007484:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f7ff fe5b 	bl	8007144 <VL53L0X_device_read_strobe>
 800748e:	4603      	mov	r3, r0
 8007490:	461a      	mov	r2, r3
 8007492:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007496:	4313      	orrs	r3, r2
 8007498:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800749c:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80074a0:	461a      	mov	r2, r3
 80074a2:	2190      	movs	r1, #144	@ 0x90
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f002 f9c7 	bl	8009838 <VL53L0X_RdByte>
 80074aa:	4603      	mov	r3, r0
 80074ac:	461a      	mov	r2, r3
 80074ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80074b2:	4313      	orrs	r3, r2
 80074b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80074b8:	227b      	movs	r2, #123	@ 0x7b
 80074ba:	2194      	movs	r1, #148	@ 0x94
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f002 f939 	bl	8009734 <VL53L0X_WrByte>
 80074c2:	4603      	mov	r3, r0
 80074c4:	461a      	mov	r2, r3
 80074c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f7ff fe37 	bl	8007144 <VL53L0X_device_read_strobe>
 80074d6:	4603      	mov	r3, r0
 80074d8:	461a      	mov	r2, r3
 80074da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80074de:	4313      	orrs	r3, r2
 80074e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80074e4:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 80074e8:	461a      	mov	r2, r3
 80074ea:	2190      	movs	r1, #144	@ 0x90
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f002 f9a3 	bl	8009838 <VL53L0X_RdByte>
 80074f2:	4603      	mov	r3, r0
 80074f4:	461a      	mov	r2, r3
 80074f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80074fa:	4313      	orrs	r3, r2
 80074fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8007500:	2277      	movs	r2, #119	@ 0x77
 8007502:	2194      	movs	r1, #148	@ 0x94
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f002 f915 	bl	8009734 <VL53L0X_WrByte>
 800750a:	4603      	mov	r3, r0
 800750c:	461a      	mov	r2, r3
 800750e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007512:	4313      	orrs	r3, r2
 8007514:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f7ff fe13 	bl	8007144 <VL53L0X_device_read_strobe>
 800751e:	4603      	mov	r3, r0
 8007520:	461a      	mov	r2, r3
 8007522:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007526:	4313      	orrs	r3, r2
 8007528:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800752c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007530:	461a      	mov	r2, r3
 8007532:	2190      	movs	r1, #144	@ 0x90
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f002 f9df 	bl	80098f8 <VL53L0X_RdDWord>
 800753a:	4603      	mov	r3, r0
 800753c:	461a      	mov	r2, r3
 800753e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007542:	4313      	orrs	r3, r2
 8007544:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8007548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754a:	0e5b      	lsrs	r3, r3, #25
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007552:	b2db      	uxtb	r3, r3
 8007554:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	0c9b      	lsrs	r3, r3, #18
 800755a:	b2db      	uxtb	r3, r3
 800755c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007560:	b2db      	uxtb	r3, r3
 8007562:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8007564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007566:	0adb      	lsrs	r3, r3, #11
 8007568:	b2db      	uxtb	r3, r3
 800756a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800756e:	b2db      	uxtb	r3, r3
 8007570:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8007572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007574:	091b      	lsrs	r3, r3, #4
 8007576:	b2db      	uxtb	r3, r3
 8007578:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800757c:	b2db      	uxtb	r3, r3
 800757e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8007580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007582:	b2db      	uxtb	r3, r3
 8007584:	00db      	lsls	r3, r3, #3
 8007586:	b2db      	uxtb	r3, r3
 8007588:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800758c:	b2db      	uxtb	r3, r3
 800758e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8007592:	2278      	movs	r2, #120	@ 0x78
 8007594:	2194      	movs	r1, #148	@ 0x94
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f002 f8cc 	bl	8009734 <VL53L0X_WrByte>
 800759c:	4603      	mov	r3, r0
 800759e:	461a      	mov	r2, r3
 80075a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f7ff fdca 	bl	8007144 <VL53L0X_device_read_strobe>
 80075b0:	4603      	mov	r3, r0
 80075b2:	461a      	mov	r2, r3
 80075b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80075b8:	4313      	orrs	r3, r2
 80075ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80075be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80075c2:	461a      	mov	r2, r3
 80075c4:	2190      	movs	r1, #144	@ 0x90
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f002 f996 	bl	80098f8 <VL53L0X_RdDWord>
 80075cc:	4603      	mov	r3, r0
 80075ce:	461a      	mov	r2, r3
 80075d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80075d4:	4313      	orrs	r3, r2
 80075d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80075da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075dc:	0f5b      	lsrs	r3, r3, #29
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075e4:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 80075e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80075ea:	4413      	add	r3, r2
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 80075f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f2:	0d9b      	lsrs	r3, r3, #22
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80075fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007600:	0bdb      	lsrs	r3, r3, #15
 8007602:	b2db      	uxtb	r3, r3
 8007604:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007608:	b2db      	uxtb	r3, r3
 800760a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800760c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760e:	0a1b      	lsrs	r3, r3, #8
 8007610:	b2db      	uxtb	r3, r3
 8007612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007616:	b2db      	uxtb	r3, r3
 8007618:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800761a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761c:	085b      	lsrs	r3, r3, #1
 800761e:	b2db      	uxtb	r3, r3
 8007620:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007624:	b2db      	uxtb	r3, r3
 8007626:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8007628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762a:	b2db      	uxtb	r3, r3
 800762c:	019b      	lsls	r3, r3, #6
 800762e:	b2db      	uxtb	r3, r3
 8007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007634:	b2db      	uxtb	r3, r3
 8007636:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800763a:	2279      	movs	r2, #121	@ 0x79
 800763c:	2194      	movs	r1, #148	@ 0x94
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f002 f878 	bl	8009734 <VL53L0X_WrByte>
 8007644:	4603      	mov	r3, r0
 8007646:	461a      	mov	r2, r3
 8007648:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800764c:	4313      	orrs	r3, r2
 800764e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f7ff fd76 	bl	8007144 <VL53L0X_device_read_strobe>
 8007658:	4603      	mov	r3, r0
 800765a:	461a      	mov	r2, r3
 800765c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007660:	4313      	orrs	r3, r2
 8007662:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007666:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800766a:	461a      	mov	r2, r3
 800766c:	2190      	movs	r1, #144	@ 0x90
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f002 f942 	bl	80098f8 <VL53L0X_RdDWord>
 8007674:	4603      	mov	r3, r0
 8007676:	461a      	mov	r2, r3
 8007678:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800767c:	4313      	orrs	r3, r2
 800767e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	0e9b      	lsrs	r3, r3, #26
 8007686:	b2db      	uxtb	r3, r3
 8007688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800768c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800768e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007692:	4413      	add	r3, r2
 8007694:	b2db      	uxtb	r3, r3
 8007696:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769a:	0cdb      	lsrs	r3, r3, #19
 800769c:	b2db      	uxtb	r3, r3
 800769e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80076a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a8:	0b1b      	lsrs	r3, r3, #12
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	095b      	lsrs	r3, r3, #5
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80076c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80076d4:	227a      	movs	r2, #122	@ 0x7a
 80076d6:	2194      	movs	r1, #148	@ 0x94
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f002 f82b 	bl	8009734 <VL53L0X_WrByte>
 80076de:	4603      	mov	r3, r0
 80076e0:	461a      	mov	r2, r3
 80076e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80076e6:	4313      	orrs	r3, r2
 80076e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f7ff fd29 	bl	8007144 <VL53L0X_device_read_strobe>
 80076f2:	4603      	mov	r3, r0
 80076f4:	461a      	mov	r2, r3
 80076f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80076fa:	4313      	orrs	r3, r2
 80076fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8007700:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007704:	461a      	mov	r2, r3
 8007706:	2190      	movs	r1, #144	@ 0x90
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f002 f8f5 	bl	80098f8 <VL53L0X_RdDWord>
 800770e:	4603      	mov	r3, r0
 8007710:	461a      	mov	r2, r3
 8007712:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007716:	4313      	orrs	r3, r2
 8007718:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800771c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771e:	0f9b      	lsrs	r3, r3, #30
 8007720:	b2db      	uxtb	r3, r3
 8007722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007726:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8007728:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800772c:	4413      	add	r3, r2
 800772e:	b2db      	uxtb	r3, r3
 8007730:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8007732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007734:	0ddb      	lsrs	r3, r3, #23
 8007736:	b2db      	uxtb	r3, r3
 8007738:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800773c:	b2db      	uxtb	r3, r3
 800773e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8007740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007742:	0c1b      	lsrs	r3, r3, #16
 8007744:	b2db      	uxtb	r3, r3
 8007746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800774a:	b2db      	uxtb	r3, r3
 800774c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800774e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007750:	0a5b      	lsrs	r3, r3, #9
 8007752:	b2db      	uxtb	r3, r3
 8007754:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007758:	b2db      	uxtb	r3, r3
 800775a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800775e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007760:	089b      	lsrs	r3, r3, #2
 8007762:	b2db      	uxtb	r3, r3
 8007764:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007768:	b2db      	uxtb	r3, r3
 800776a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800776e:	2300      	movs	r3, #0
 8007770:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 8007774:	78fb      	ldrb	r3, [r7, #3]
 8007776:	f003 0304 	and.w	r3, r3, #4
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 80f1 	beq.w	8007962 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8007780:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007784:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8007788:	2b00      	cmp	r3, #0
 800778a:	f040 80ea 	bne.w	8007962 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800778e:	227b      	movs	r2, #123	@ 0x7b
 8007790:	2194      	movs	r1, #148	@ 0x94
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f001 ffce 	bl	8009734 <VL53L0X_WrByte>
 8007798:	4603      	mov	r3, r0
 800779a:	461a      	mov	r2, r3
 800779c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077a0:	4313      	orrs	r3, r2
 80077a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7ff fccc 	bl	8007144 <VL53L0X_device_read_strobe>
 80077ac:	4603      	mov	r3, r0
 80077ae:	461a      	mov	r2, r3
 80077b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077b4:	4313      	orrs	r3, r2
 80077b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80077ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80077be:	461a      	mov	r2, r3
 80077c0:	2190      	movs	r1, #144	@ 0x90
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f002 f898 	bl	80098f8 <VL53L0X_RdDWord>
 80077c8:	4603      	mov	r3, r0
 80077ca:	461a      	mov	r2, r3
 80077cc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077d0:	4313      	orrs	r3, r2
 80077d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 80077d6:	227c      	movs	r2, #124	@ 0x7c
 80077d8:	2194      	movs	r1, #148	@ 0x94
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f001 ffaa 	bl	8009734 <VL53L0X_WrByte>
 80077e0:	4603      	mov	r3, r0
 80077e2:	461a      	mov	r2, r3
 80077e4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077e8:	4313      	orrs	r3, r2
 80077ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f7ff fca8 	bl	8007144 <VL53L0X_device_read_strobe>
 80077f4:	4603      	mov	r3, r0
 80077f6:	461a      	mov	r2, r3
 80077f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077fc:	4313      	orrs	r3, r2
 80077fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8007802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007806:	461a      	mov	r2, r3
 8007808:	2190      	movs	r1, #144	@ 0x90
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f002 f874 	bl	80098f8 <VL53L0X_RdDWord>
 8007810:	4603      	mov	r3, r0
 8007812:	461a      	mov	r2, r3
 8007814:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007818:	4313      	orrs	r3, r2
 800781a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800781e:	2273      	movs	r2, #115	@ 0x73
 8007820:	2194      	movs	r1, #148	@ 0x94
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f001 ff86 	bl	8009734 <VL53L0X_WrByte>
 8007828:	4603      	mov	r3, r0
 800782a:	461a      	mov	r2, r3
 800782c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007830:	4313      	orrs	r3, r2
 8007832:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f7ff fc84 	bl	8007144 <VL53L0X_device_read_strobe>
 800783c:	4603      	mov	r3, r0
 800783e:	461a      	mov	r2, r3
 8007840:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007844:	4313      	orrs	r3, r2
 8007846:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800784a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800784e:	461a      	mov	r2, r3
 8007850:	2190      	movs	r1, #144	@ 0x90
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f002 f850 	bl	80098f8 <VL53L0X_RdDWord>
 8007858:	4603      	mov	r3, r0
 800785a:	461a      	mov	r2, r3
 800785c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007860:	4313      	orrs	r3, r2
 8007862:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8007866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007868:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800786a:	b29b      	uxth	r3, r3
 800786c:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800786e:	2274      	movs	r2, #116	@ 0x74
 8007870:	2194      	movs	r1, #148	@ 0x94
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f001 ff5e 	bl	8009734 <VL53L0X_WrByte>
 8007878:	4603      	mov	r3, r0
 800787a:	461a      	mov	r2, r3
 800787c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007880:	4313      	orrs	r3, r2
 8007882:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7ff fc5c 	bl	8007144 <VL53L0X_device_read_strobe>
 800788c:	4603      	mov	r3, r0
 800788e:	461a      	mov	r2, r3
 8007890:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007894:	4313      	orrs	r3, r2
 8007896:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800789a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800789e:	461a      	mov	r2, r3
 80078a0:	2190      	movs	r1, #144	@ 0x90
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f002 f828 	bl	80098f8 <VL53L0X_RdDWord>
 80078a8:	4603      	mov	r3, r0
 80078aa:	461a      	mov	r2, r3
 80078ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078b0:	4313      	orrs	r3, r2
 80078b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80078b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80078ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80078bc:	4313      	orrs	r3, r2
 80078be:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80078c0:	2275      	movs	r2, #117	@ 0x75
 80078c2:	2194      	movs	r1, #148	@ 0x94
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f001 ff35 	bl	8009734 <VL53L0X_WrByte>
 80078ca:	4603      	mov	r3, r0
 80078cc:	461a      	mov	r2, r3
 80078ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078d2:	4313      	orrs	r3, r2
 80078d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f7ff fc33 	bl	8007144 <VL53L0X_device_read_strobe>
 80078de:	4603      	mov	r3, r0
 80078e0:	461a      	mov	r2, r3
 80078e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80078e6:	4313      	orrs	r3, r2
 80078e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80078ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80078f0:	461a      	mov	r2, r3
 80078f2:	2190      	movs	r1, #144	@ 0x90
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f001 ffff 	bl	80098f8 <VL53L0X_RdDWord>
 80078fa:	4603      	mov	r3, r0
 80078fc:	461a      	mov	r2, r3
 80078fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007902:	4313      	orrs	r3, r2
 8007904:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8007908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800790c:	b29b      	uxth	r3, r3
 800790e:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8007910:	2276      	movs	r2, #118	@ 0x76
 8007912:	2194      	movs	r1, #148	@ 0x94
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f001 ff0d 	bl	8009734 <VL53L0X_WrByte>
 800791a:	4603      	mov	r3, r0
 800791c:	461a      	mov	r2, r3
 800791e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007922:	4313      	orrs	r3, r2
 8007924:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7ff fc0b 	bl	8007144 <VL53L0X_device_read_strobe>
 800792e:	4603      	mov	r3, r0
 8007930:	461a      	mov	r2, r3
 8007932:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007936:	4313      	orrs	r3, r2
 8007938:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800793c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007940:	461a      	mov	r2, r3
 8007942:	2190      	movs	r1, #144	@ 0x90
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f001 ffd7 	bl	80098f8 <VL53L0X_RdDWord>
 800794a:	4603      	mov	r3, r0
 800794c:	461a      	mov	r2, r3
 800794e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007952:	4313      	orrs	r3, r2
 8007954:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8007958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800795c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800795e:	4313      	orrs	r3, r2
 8007960:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8007962:	2200      	movs	r2, #0
 8007964:	2181      	movs	r1, #129	@ 0x81
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f001 fee4 	bl	8009734 <VL53L0X_WrByte>
 800796c:	4603      	mov	r3, r0
 800796e:	461a      	mov	r2, r3
 8007970:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007974:	4313      	orrs	r3, r2
 8007976:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800797a:	2206      	movs	r2, #6
 800797c:	21ff      	movs	r1, #255	@ 0xff
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f001 fed8 	bl	8009734 <VL53L0X_WrByte>
 8007984:	4603      	mov	r3, r0
 8007986:	461a      	mov	r2, r3
 8007988:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800798c:	4313      	orrs	r3, r2
 800798e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8007992:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8007996:	461a      	mov	r2, r3
 8007998:	2183      	movs	r1, #131	@ 0x83
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f001 ff4c 	bl	8009838 <VL53L0X_RdByte>
 80079a0:	4603      	mov	r3, r0
 80079a2:	461a      	mov	r2, r3
 80079a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079a8:	4313      	orrs	r3, r2
 80079aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80079ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80079b2:	f023 0304 	bic.w	r3, r3, #4
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	461a      	mov	r2, r3
 80079ba:	2183      	movs	r1, #131	@ 0x83
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f001 feb9 	bl	8009734 <VL53L0X_WrByte>
 80079c2:	4603      	mov	r3, r0
 80079c4:	461a      	mov	r2, r3
 80079c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079ca:	4313      	orrs	r3, r2
 80079cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80079d0:	2201      	movs	r2, #1
 80079d2:	21ff      	movs	r1, #255	@ 0xff
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f001 fead 	bl	8009734 <VL53L0X_WrByte>
 80079da:	4603      	mov	r3, r0
 80079dc:	461a      	mov	r2, r3
 80079de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079e2:	4313      	orrs	r3, r2
 80079e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80079e8:	2201      	movs	r2, #1
 80079ea:	2100      	movs	r1, #0
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f001 fea1 	bl	8009734 <VL53L0X_WrByte>
 80079f2:	4603      	mov	r3, r0
 80079f4:	461a      	mov	r2, r3
 80079f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80079fa:	4313      	orrs	r3, r2
 80079fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007a00:	2200      	movs	r2, #0
 8007a02:	21ff      	movs	r1, #255	@ 0xff
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f001 fe95 	bl	8009734 <VL53L0X_WrByte>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a12:	4313      	orrs	r3, r2
 8007a14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007a18:	2200      	movs	r2, #0
 8007a1a:	2180      	movs	r1, #128	@ 0x80
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 fe89 	bl	8009734 <VL53L0X_WrByte>
 8007a22:	4603      	mov	r3, r0
 8007a24:	461a      	mov	r2, r3
 8007a26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007a30:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f040 808f 	bne.w	8007b58 <VL53L0X_get_info_from_device+0x98e>
 8007a3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007a3e:	2b07      	cmp	r3, #7
 8007a40:	f000 808a 	beq.w	8007b58 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8007a44:	78fb      	ldrb	r3, [r7, #3]
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d024      	beq.n	8007a98 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8007a4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007a52:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d11e      	bne.n	8007a98 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8007a60:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8007a6a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8007a6e:	2300      	movs	r3, #0
 8007a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a72:	e00e      	b.n	8007a92 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8007a74:	f107 0208 	add.w	r2, r7, #8
 8007a78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a7a:	4413      	add	r3, r2
 8007a7c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a82:	4413      	add	r3, r2
 8007a84:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8007a88:	460a      	mov	r2, r1
 8007a8a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8007a8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a8e:	3301      	adds	r3, #1
 8007a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a94:	2b05      	cmp	r3, #5
 8007a96:	dded      	ble.n	8007a74 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8007a98:	78fb      	ldrb	r3, [r7, #3]
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d018      	beq.n	8007ad4 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8007aa2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007aa6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d112      	bne.n	8007ad4 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007aae:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007ab8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	33f3      	adds	r3, #243	@ 0xf3
 8007ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8007ac8:	f107 0310 	add.w	r3, r7, #16
 8007acc:	4619      	mov	r1, r3
 8007ace:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007ad0:	f002 fd3f 	bl	800a552 <strcpy>

		}

		if (((option & 4) == 4) &&
 8007ad4:	78fb      	ldrb	r3, [r7, #3]
 8007ad6:	f003 0304 	and.w	r3, r3, #4
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d030      	beq.n	8007b40 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8007ade:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007ae2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d12a      	bne.n	8007b40 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007aea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8007afa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007afc:	025b      	lsls	r3, r3, #9
 8007afe:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b04:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8007b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d011      	beq.n	8007b38 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8007b14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8007b1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007b22:	fb02 f303 	mul.w	r3, r2, r3
 8007b26:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8007b28:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8007b2c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8007b30:	425b      	negs	r3, r3
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8007b38:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8007b40:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8007b4e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007b58:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3760      	adds	r7, #96	@ 0x60
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8007b70:	f240 6277 	movw	r2, #1655	@ 0x677
 8007b74:	f04f 0300 	mov.w	r3, #0
 8007b78:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8007b7c:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8007b80:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8007b82:	78fb      	ldrb	r3, [r7, #3]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	fb02 f303 	mul.w	r3, r2, r3
 8007b90:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8007b92:	68bb      	ldr	r3, [r7, #8]
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	371c      	adds	r7, #28
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bc80      	pop	{r7}
 8007b9c:	4770      	bx	lr

08007b9e <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	b087      	sub	sp, #28
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8007baa:	2300      	movs	r3, #0
 8007bac:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d015      	beq.n	8007be4 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007bbe:	e005      	b.n	8007bcc <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	085b      	lsrs	r3, r3, #1
 8007bc4:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8007bc6:	89fb      	ldrh	r3, [r7, #14]
 8007bc8:	3301      	adds	r3, #1
 8007bca:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	2bff      	cmp	r3, #255	@ 0xff
 8007bd0:	d8f6      	bhi.n	8007bc0 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8007bd2:	89fb      	ldrh	r3, [r7, #14]
 8007bd4:	021b      	lsls	r3, r3, #8
 8007bd6:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8007be0:	4413      	add	r3, r2
 8007be2:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007be4:	8afb      	ldrh	r3, [r7, #22]

}
 8007be6:	4618      	mov	r0, r3
 8007be8:	371c      	adds	r7, #28
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bc80      	pop	{r7}
 8007bee:	4770      	bx	lr

08007bf0 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007bfe:	88fb      	ldrh	r3, [r7, #6]
 8007c00:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8007c02:	88fa      	ldrh	r2, [r7, #6]
 8007c04:	0a12      	lsrs	r2, r2, #8
 8007c06:	b292      	uxth	r2, r2
 8007c08:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3714      	adds	r7, #20
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bc80      	pop	{r7}
 8007c18:	4770      	bx	lr
	...

08007c1c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b088      	sub	sp, #32
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	4613      	mov	r3, r2
 8007c28:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007c2e:	79fb      	ldrb	r3, [r7, #7]
 8007c30:	4619      	mov	r1, r3
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f7ff ff96 	bl	8007b64 <VL53L0X_calc_macro_period_ps>
 8007c38:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007c40:	4a0a      	ldr	r2, [pc, #40]	@ (8007c6c <VL53L0X_calc_timeout_mclks+0x50>)
 8007c42:	fba2 2303 	umull	r2, r3, r2, r3
 8007c46:	099b      	lsrs	r3, r3, #6
 8007c48:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007c50:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	085b      	lsrs	r3, r3, #1
 8007c58:	441a      	add	r2, r3
	timeout_period_mclks =
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c60:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8007c62:	69fb      	ldr	r3, [r7, #28]
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	10624dd3 	.word	0x10624dd3

08007c70 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	460b      	mov	r3, r1
 8007c7a:	807b      	strh	r3, [r7, #2]
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8007c80:	2300      	movs	r3, #0
 8007c82:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007c84:	787b      	ldrb	r3, [r7, #1]
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7ff ff6b 	bl	8007b64 <VL53L0X_calc_macro_period_ps>
 8007c8e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007c96:	4a0a      	ldr	r2, [pc, #40]	@ (8007cc0 <VL53L0X_calc_timeout_us+0x50>)
 8007c98:	fba2 2303 	umull	r2, r3, r2, r3
 8007c9c:	099b      	lsrs	r3, r3, #6
 8007c9e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8007ca0:	887b      	ldrh	r3, [r7, #2]
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	fb02 f303 	mul.w	r3, r2, r3
 8007ca8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8007cac:	4a04      	ldr	r2, [pc, #16]	@ (8007cc0 <VL53L0X_calc_timeout_us+0x50>)
 8007cae:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb2:	099b      	lsrs	r3, r3, #6
 8007cb4:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8007cb6:	697b      	ldr	r3, [r7, #20]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3718      	adds	r7, #24
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}
 8007cc0:	10624dd3 	.word	0x10624dd3

08007cc4 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b08c      	sub	sp, #48	@ 0x30
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	460b      	mov	r3, r1
 8007cce:	607a      	str	r2, [r7, #4]
 8007cd0:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8007cea:	7afb      	ldrb	r3, [r7, #11]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d005      	beq.n	8007cfc <get_sequence_step_timeout+0x38>
 8007cf0:	7afb      	ldrb	r3, [r7, #11]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d002      	beq.n	8007cfc <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8007cf6:	7afb      	ldrb	r3, [r7, #11]
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d127      	bne.n	8007d4c <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007cfc:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007d00:	461a      	mov	r2, r3
 8007d02:	2100      	movs	r1, #0
 8007d04:	68f8      	ldr	r0, [r7, #12]
 8007d06:	f7fd fa96 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8007d10:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d109      	bne.n	8007d2c <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8007d18:	f107 0320 	add.w	r3, r7, #32
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	2146      	movs	r1, #70	@ 0x46
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f001 fd89 	bl	8009838 <VL53L0X_RdByte>
 8007d26:	4603      	mov	r3, r0
 8007d28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8007d2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff ff5d 	bl	8007bf0 <VL53L0X_decode_timeout>
 8007d36:	4603      	mov	r3, r0
 8007d38:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007d3a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8007d3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007d40:	4619      	mov	r1, r3
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f7ff ff94 	bl	8007c70 <VL53L0X_calc_timeout_us>
 8007d48:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007d4a:	e092      	b.n	8007e72 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8007d4c:	7afb      	ldrb	r3, [r7, #11]
 8007d4e:	2b03      	cmp	r3, #3
 8007d50:	d135      	bne.n	8007dbe <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007d52:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007d56:	461a      	mov	r2, r3
 8007d58:	2100      	movs	r1, #0
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f7fd fa6b 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007d60:	4603      	mov	r3, r0
 8007d62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007d66:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f040 8081 	bne.w	8007e72 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007d70:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007d74:	461a      	mov	r2, r3
 8007d76:	2100      	movs	r1, #0
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f7fd fa5c 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8007d84:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d109      	bne.n	8007da0 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 8007d8c:	f107 031e 	add.w	r3, r7, #30
 8007d90:	461a      	mov	r2, r3
 8007d92:	2151      	movs	r1, #81	@ 0x51
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f001 fd79 	bl	800988c <VL53L0X_RdWord>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007da0:	8bfb      	ldrh	r3, [r7, #30]
 8007da2:	4618      	mov	r0, r3
 8007da4:	f7ff ff24 	bl	8007bf0 <VL53L0X_decode_timeout>
 8007da8:	4603      	mov	r3, r0
 8007daa:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007dac:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8007db0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007db2:	4619      	mov	r1, r3
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f7ff ff5b 	bl	8007c70 <VL53L0X_calc_timeout_us>
 8007dba:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007dbc:	e059      	b.n	8007e72 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007dbe:	7afb      	ldrb	r3, [r7, #11]
 8007dc0:	2b04      	cmp	r3, #4
 8007dc2:	d156      	bne.n	8007e72 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007dc4:	f107 0314 	add.w	r3, r7, #20
 8007dc8:	4619      	mov	r1, r3
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f7fd fb3c 	bl	8005448 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8007dd4:	7dfb      	ldrb	r3, [r7, #23]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d01d      	beq.n	8007e16 <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007dda:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007dde:	461a      	mov	r2, r3
 8007de0:	2100      	movs	r1, #0
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f7fd fa27 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007de8:	4603      	mov	r3, r0
 8007dea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8007dee:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d10f      	bne.n	8007e16 <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 8007df6:	f107 031e 	add.w	r3, r7, #30
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	2151      	movs	r1, #81	@ 0x51
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f001 fd44 	bl	800988c <VL53L0X_RdWord>
 8007e04:	4603      	mov	r3, r0
 8007e06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007e0a:	8bfb      	ldrh	r3, [r7, #30]
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7ff feef 	bl	8007bf0 <VL53L0X_decode_timeout>
 8007e12:	4603      	mov	r3, r0
 8007e14:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007e16:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d109      	bne.n	8007e32 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007e1e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8007e22:	461a      	mov	r2, r3
 8007e24:	2101      	movs	r1, #1
 8007e26:	68f8      	ldr	r0, [r7, #12]
 8007e28:	f7fd fa05 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8007e32:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10f      	bne.n	8007e5a <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 8007e3a:	f107 031c 	add.w	r3, r7, #28
 8007e3e:	461a      	mov	r2, r3
 8007e40:	2171      	movs	r1, #113	@ 0x71
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f001 fd22 	bl	800988c <VL53L0X_RdWord>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007e4e:	8bbb      	ldrh	r3, [r7, #28]
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7ff fecd 	bl	8007bf0 <VL53L0X_decode_timeout>
 8007e56:	4603      	mov	r3, r0
 8007e58:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8007e5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007e5c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007e62:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8007e66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e68:	4619      	mov	r1, r3
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f7ff ff00 	bl	8007c70 <VL53L0X_calc_timeout_us>
 8007e70:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e76:	601a      	str	r2, [r3, #0]

	return Status;
 8007e78:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3730      	adds	r7, #48	@ 0x30
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b08a      	sub	sp, #40	@ 0x28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	607a      	str	r2, [r7, #4]
 8007e90:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e92:	2300      	movs	r3, #0
 8007e94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8007e98:	7afb      	ldrb	r3, [r7, #11]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d005      	beq.n	8007eaa <set_sequence_step_timeout+0x26>
 8007e9e:	7afb      	ldrb	r3, [r7, #11]
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d002      	beq.n	8007eaa <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8007ea4:	7afb      	ldrb	r3, [r7, #11]
 8007ea6:	2b02      	cmp	r3, #2
 8007ea8:	d138      	bne.n	8007f1c <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007eaa:	f107 031b 	add.w	r3, r7, #27
 8007eae:	461a      	mov	r2, r3
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	68f8      	ldr	r0, [r7, #12]
 8007eb4:	f7fd f9bf 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8007ebe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d11a      	bne.n	8007efc <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8007ec6:	7efb      	ldrb	r3, [r7, #27]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	6879      	ldr	r1, [r7, #4]
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f7ff fea5 	bl	8007c1c <VL53L0X_calc_timeout_mclks>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8007ed6:	8bbb      	ldrh	r3, [r7, #28]
 8007ed8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007edc:	d903      	bls.n	8007ee6 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8007ede:	23ff      	movs	r3, #255	@ 0xff
 8007ee0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007ee4:	e004      	b.n	8007ef0 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8007ee6:	8bbb      	ldrh	r3, [r7, #28]
 8007ee8:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8007eea:	3b01      	subs	r3, #1
 8007eec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007ef0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007efc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f040 80ab 	bne.w	800805c <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8007f06:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	2146      	movs	r1, #70	@ 0x46
 8007f0e:	68f8      	ldr	r0, [r7, #12]
 8007f10:	f001 fc10 	bl	8009734 <VL53L0X_WrByte>
 8007f14:	4603      	mov	r3, r0
 8007f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8007f1a:	e09f      	b.n	800805c <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8007f1c:	7afb      	ldrb	r3, [r7, #11]
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d135      	bne.n	8007f8e <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8007f22:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d11b      	bne.n	8007f62 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007f2a:	f107 031b 	add.w	r3, r7, #27
 8007f2e:	461a      	mov	r2, r3
 8007f30:	2100      	movs	r1, #0
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f7fd f97f 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8007f3e:	7efb      	ldrb	r3, [r7, #27]
 8007f40:	461a      	mov	r2, r3
 8007f42:	6879      	ldr	r1, [r7, #4]
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f7ff fe69 	bl	8007c1c <VL53L0X_calc_timeout_mclks>
 8007f4a:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8007f4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8007f4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007f50:	4618      	mov	r0, r3
 8007f52:	f7ff fe24 	bl	8007b9e <VL53L0X_encode_timeout>
 8007f56:	4603      	mov	r3, r0
 8007f58:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007f5a:	8b3a      	ldrh	r2, [r7, #24]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8007f62:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d108      	bne.n	8007f7c <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8007f6a:	8b3b      	ldrh	r3, [r7, #24]
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	2151      	movs	r1, #81	@ 0x51
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f001 fc03 	bl	800977c <VL53L0X_WrWord>
 8007f76:	4603      	mov	r3, r0
 8007f78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8007f7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d16b      	bne.n	800805c <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8007f8c:	e066      	b.n	800805c <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007f8e:	7afb      	ldrb	r3, [r7, #11]
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d160      	bne.n	8008056 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8007f94:	f107 0310 	add.w	r3, r7, #16
 8007f98:	4619      	mov	r1, r3
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f7fd fa54 	bl	8005448 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8007fa4:	7cfb      	ldrb	r3, [r7, #19]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d01d      	beq.n	8007fe6 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007faa:	f107 031b 	add.w	r3, r7, #27
 8007fae:	461a      	mov	r2, r3
 8007fb0:	2100      	movs	r1, #0
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f7fd f93f 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8007fbe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10f      	bne.n	8007fe6 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8007fc6:	f107 0318 	add.w	r3, r7, #24
 8007fca:	461a      	mov	r2, r3
 8007fcc:	2151      	movs	r1, #81	@ 0x51
 8007fce:	68f8      	ldr	r0, [r7, #12]
 8007fd0:	f001 fc5c 	bl	800988c <VL53L0X_RdWord>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8007fda:	8b3b      	ldrh	r3, [r7, #24]
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f7ff fe07 	bl	8007bf0 <VL53L0X_decode_timeout>
 8007fe2:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8007fe4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007fe6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d109      	bne.n	8008002 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007fee:	f107 031b 	add.w	r3, r7, #27
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f7fd f91d 	bl	8005236 <VL53L0X_GetVcselPulsePeriod>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8008002:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008006:	2b00      	cmp	r3, #0
 8008008:	d128      	bne.n	800805c <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800800a:	7efb      	ldrb	r3, [r7, #27]
 800800c:	461a      	mov	r2, r3
 800800e:	6879      	ldr	r1, [r7, #4]
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f7ff fe03 	bl	8007c1c <VL53L0X_calc_timeout_mclks>
 8008016:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8008018:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800801a:	6a3a      	ldr	r2, [r7, #32]
 800801c:	4413      	add	r3, r2
 800801e:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8008020:	6a38      	ldr	r0, [r7, #32]
 8008022:	f7ff fdbc 	bl	8007b9e <VL53L0X_encode_timeout>
 8008026:	4603      	mov	r3, r0
 8008028:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800802a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800802e:	2b00      	cmp	r3, #0
 8008030:	d108      	bne.n	8008044 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8008032:	8bfb      	ldrh	r3, [r7, #30]
 8008034:	461a      	mov	r2, r3
 8008036:	2171      	movs	r1, #113	@ 0x71
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f001 fb9f 	bl	800977c <VL53L0X_WrWord>
 800803e:	4603      	mov	r3, r0
 8008040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8008044:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008048:	2b00      	cmp	r3, #0
 800804a:	d107      	bne.n	800805c <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 8008054:	e002      	b.n	800805c <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008056:	23fc      	movs	r3, #252	@ 0xfc
 8008058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800805c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8008060:	4618      	mov	r0, r3
 8008062:	3728      	adds	r7, #40	@ 0x28
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08a      	sub	sp, #40	@ 0x28
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	460b      	mov	r3, r1
 8008072:	70fb      	strb	r3, [r7, #3]
 8008074:	4613      	mov	r3, r2
 8008076:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008078:	2300      	movs	r3, #0
 800807a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800807e:	230c      	movs	r3, #12
 8008080:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8008084:	2312      	movs	r3, #18
 8008086:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800808a:	2308      	movs	r3, #8
 800808c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8008090:	230e      	movs	r3, #14
 8008092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8008096:	2300      	movs	r3, #0
 8008098:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800809a:	78bb      	ldrb	r3, [r7, #2]
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d003      	beq.n	80080ae <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80080a6:	23fc      	movs	r3, #252	@ 0xfc
 80080a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80080ac:	e020      	b.n	80080f0 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 80080ae:	78fb      	ldrb	r3, [r7, #3]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10d      	bne.n	80080d0 <VL53L0X_set_vcsel_pulse_period+0x68>
 80080b4:	78ba      	ldrb	r2, [r7, #2]
 80080b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d304      	bcc.n	80080c8 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 80080be:	78ba      	ldrb	r2, [r7, #2]
 80080c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d903      	bls.n	80080d0 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80080c8:	23fc      	movs	r3, #252	@ 0xfc
 80080ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80080ce:	e00f      	b.n	80080f0 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 80080d0:	78fb      	ldrb	r3, [r7, #3]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d10c      	bne.n	80080f0 <VL53L0X_set_vcsel_pulse_period+0x88>
 80080d6:	78ba      	ldrb	r2, [r7, #2]
 80080d8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80080dc:	429a      	cmp	r2, r3
 80080de:	d304      	bcc.n	80080ea <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 80080e0:	78ba      	ldrb	r2, [r7, #2]
 80080e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d902      	bls.n	80080f0 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80080ea:	23fc      	movs	r3, #252	@ 0xfc
 80080ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 80080f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d002      	beq.n	80080fe <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 80080f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80080fc:	e237      	b.n	800856e <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 80080fe:	78fb      	ldrb	r3, [r7, #3]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d150      	bne.n	80081a6 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8008104:	78bb      	ldrb	r3, [r7, #2]
 8008106:	2b0c      	cmp	r3, #12
 8008108:	d110      	bne.n	800812c <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800810a:	2218      	movs	r2, #24
 800810c:	2157      	movs	r1, #87	@ 0x57
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f001 fb10 	bl	8009734 <VL53L0X_WrByte>
 8008114:	4603      	mov	r3, r0
 8008116:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800811a:	2208      	movs	r2, #8
 800811c:	2156      	movs	r1, #86	@ 0x56
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f001 fb08 	bl	8009734 <VL53L0X_WrByte>
 8008124:	4603      	mov	r3, r0
 8008126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800812a:	e17f      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800812c:	78bb      	ldrb	r3, [r7, #2]
 800812e:	2b0e      	cmp	r3, #14
 8008130:	d110      	bne.n	8008154 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8008132:	2230      	movs	r2, #48	@ 0x30
 8008134:	2157      	movs	r1, #87	@ 0x57
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f001 fafc 	bl	8009734 <VL53L0X_WrByte>
 800813c:	4603      	mov	r3, r0
 800813e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8008142:	2208      	movs	r2, #8
 8008144:	2156      	movs	r1, #86	@ 0x56
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f001 faf4 	bl	8009734 <VL53L0X_WrByte>
 800814c:	4603      	mov	r3, r0
 800814e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008152:	e16b      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8008154:	78bb      	ldrb	r3, [r7, #2]
 8008156:	2b10      	cmp	r3, #16
 8008158:	d110      	bne.n	800817c <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800815a:	2240      	movs	r2, #64	@ 0x40
 800815c:	2157      	movs	r1, #87	@ 0x57
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f001 fae8 	bl	8009734 <VL53L0X_WrByte>
 8008164:	4603      	mov	r3, r0
 8008166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800816a:	2208      	movs	r2, #8
 800816c:	2156      	movs	r1, #86	@ 0x56
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f001 fae0 	bl	8009734 <VL53L0X_WrByte>
 8008174:	4603      	mov	r3, r0
 8008176:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800817a:	e157      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800817c:	78bb      	ldrb	r3, [r7, #2]
 800817e:	2b12      	cmp	r3, #18
 8008180:	f040 8154 	bne.w	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8008184:	2250      	movs	r2, #80	@ 0x50
 8008186:	2157      	movs	r1, #87	@ 0x57
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f001 fad3 	bl	8009734 <VL53L0X_WrByte>
 800818e:	4603      	mov	r3, r0
 8008190:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8008194:	2208      	movs	r2, #8
 8008196:	2156      	movs	r1, #86	@ 0x56
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f001 facb 	bl	8009734 <VL53L0X_WrByte>
 800819e:	4603      	mov	r3, r0
 80081a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80081a4:	e142      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 80081a6:	78fb      	ldrb	r3, [r7, #3]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	f040 813f 	bne.w	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 80081ae:	78bb      	ldrb	r3, [r7, #2]
 80081b0:	2b08      	cmp	r3, #8
 80081b2:	d14c      	bne.n	800824e <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 80081b4:	2210      	movs	r2, #16
 80081b6:	2148      	movs	r1, #72	@ 0x48
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f001 fabb 	bl	8009734 <VL53L0X_WrByte>
 80081be:	4603      	mov	r3, r0
 80081c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 80081c4:	2208      	movs	r2, #8
 80081c6:	2147      	movs	r1, #71	@ 0x47
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f001 fab3 	bl	8009734 <VL53L0X_WrByte>
 80081ce:	4603      	mov	r3, r0
 80081d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80081d4:	2202      	movs	r2, #2
 80081d6:	2132      	movs	r1, #50	@ 0x32
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f001 faab 	bl	8009734 <VL53L0X_WrByte>
 80081de:	4603      	mov	r3, r0
 80081e0:	461a      	mov	r2, r3
 80081e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081e6:	4313      	orrs	r3, r2
 80081e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 80081ec:	220c      	movs	r2, #12
 80081ee:	2130      	movs	r1, #48	@ 0x30
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f001 fa9f 	bl	8009734 <VL53L0X_WrByte>
 80081f6:	4603      	mov	r3, r0
 80081f8:	461a      	mov	r2, r3
 80081fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081fe:	4313      	orrs	r3, r2
 8008200:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008204:	2201      	movs	r2, #1
 8008206:	21ff      	movs	r1, #255	@ 0xff
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f001 fa93 	bl	8009734 <VL53L0X_WrByte>
 800820e:	4603      	mov	r3, r0
 8008210:	461a      	mov	r2, r3
 8008212:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008216:	4313      	orrs	r3, r2
 8008218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800821c:	2230      	movs	r2, #48	@ 0x30
 800821e:	2130      	movs	r1, #48	@ 0x30
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 fa87 	bl	8009734 <VL53L0X_WrByte>
 8008226:	4603      	mov	r3, r0
 8008228:	461a      	mov	r2, r3
 800822a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800822e:	4313      	orrs	r3, r2
 8008230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008234:	2200      	movs	r2, #0
 8008236:	21ff      	movs	r1, #255	@ 0xff
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f001 fa7b 	bl	8009734 <VL53L0X_WrByte>
 800823e:	4603      	mov	r3, r0
 8008240:	461a      	mov	r2, r3
 8008242:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008246:	4313      	orrs	r3, r2
 8008248:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800824c:	e0ee      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800824e:	78bb      	ldrb	r3, [r7, #2]
 8008250:	2b0a      	cmp	r3, #10
 8008252:	d14c      	bne.n	80082ee <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8008254:	2228      	movs	r2, #40	@ 0x28
 8008256:	2148      	movs	r1, #72	@ 0x48
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f001 fa6b 	bl	8009734 <VL53L0X_WrByte>
 800825e:	4603      	mov	r3, r0
 8008260:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8008264:	2208      	movs	r2, #8
 8008266:	2147      	movs	r1, #71	@ 0x47
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f001 fa63 	bl	8009734 <VL53L0X_WrByte>
 800826e:	4603      	mov	r3, r0
 8008270:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8008274:	2203      	movs	r2, #3
 8008276:	2132      	movs	r1, #50	@ 0x32
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f001 fa5b 	bl	8009734 <VL53L0X_WrByte>
 800827e:	4603      	mov	r3, r0
 8008280:	461a      	mov	r2, r3
 8008282:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008286:	4313      	orrs	r3, r2
 8008288:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800828c:	2209      	movs	r2, #9
 800828e:	2130      	movs	r1, #48	@ 0x30
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 fa4f 	bl	8009734 <VL53L0X_WrByte>
 8008296:	4603      	mov	r3, r0
 8008298:	461a      	mov	r2, r3
 800829a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800829e:	4313      	orrs	r3, r2
 80082a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80082a4:	2201      	movs	r2, #1
 80082a6:	21ff      	movs	r1, #255	@ 0xff
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f001 fa43 	bl	8009734 <VL53L0X_WrByte>
 80082ae:	4603      	mov	r3, r0
 80082b0:	461a      	mov	r2, r3
 80082b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082b6:	4313      	orrs	r3, r2
 80082b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 80082bc:	2220      	movs	r2, #32
 80082be:	2130      	movs	r1, #48	@ 0x30
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f001 fa37 	bl	8009734 <VL53L0X_WrByte>
 80082c6:	4603      	mov	r3, r0
 80082c8:	461a      	mov	r2, r3
 80082ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082ce:	4313      	orrs	r3, r2
 80082d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80082d4:	2200      	movs	r2, #0
 80082d6:	21ff      	movs	r1, #255	@ 0xff
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f001 fa2b 	bl	8009734 <VL53L0X_WrByte>
 80082de:	4603      	mov	r3, r0
 80082e0:	461a      	mov	r2, r3
 80082e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082e6:	4313      	orrs	r3, r2
 80082e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80082ec:	e09e      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 80082ee:	78bb      	ldrb	r3, [r7, #2]
 80082f0:	2b0c      	cmp	r3, #12
 80082f2:	d14c      	bne.n	800838e <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 80082f4:	2238      	movs	r2, #56	@ 0x38
 80082f6:	2148      	movs	r1, #72	@ 0x48
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f001 fa1b 	bl	8009734 <VL53L0X_WrByte>
 80082fe:	4603      	mov	r3, r0
 8008300:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8008304:	2208      	movs	r2, #8
 8008306:	2147      	movs	r1, #71	@ 0x47
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f001 fa13 	bl	8009734 <VL53L0X_WrByte>
 800830e:	4603      	mov	r3, r0
 8008310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8008314:	2203      	movs	r2, #3
 8008316:	2132      	movs	r1, #50	@ 0x32
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f001 fa0b 	bl	8009734 <VL53L0X_WrByte>
 800831e:	4603      	mov	r3, r0
 8008320:	461a      	mov	r2, r3
 8008322:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008326:	4313      	orrs	r3, r2
 8008328:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800832c:	2208      	movs	r2, #8
 800832e:	2130      	movs	r1, #48	@ 0x30
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f001 f9ff 	bl	8009734 <VL53L0X_WrByte>
 8008336:	4603      	mov	r3, r0
 8008338:	461a      	mov	r2, r3
 800833a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800833e:	4313      	orrs	r3, r2
 8008340:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008344:	2201      	movs	r2, #1
 8008346:	21ff      	movs	r1, #255	@ 0xff
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f001 f9f3 	bl	8009734 <VL53L0X_WrByte>
 800834e:	4603      	mov	r3, r0
 8008350:	461a      	mov	r2, r3
 8008352:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008356:	4313      	orrs	r3, r2
 8008358:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800835c:	2220      	movs	r2, #32
 800835e:	2130      	movs	r1, #48	@ 0x30
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f001 f9e7 	bl	8009734 <VL53L0X_WrByte>
 8008366:	4603      	mov	r3, r0
 8008368:	461a      	mov	r2, r3
 800836a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800836e:	4313      	orrs	r3, r2
 8008370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008374:	2200      	movs	r2, #0
 8008376:	21ff      	movs	r1, #255	@ 0xff
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f001 f9db 	bl	8009734 <VL53L0X_WrByte>
 800837e:	4603      	mov	r3, r0
 8008380:	461a      	mov	r2, r3
 8008382:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008386:	4313      	orrs	r3, r2
 8008388:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800838c:	e04e      	b.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800838e:	78bb      	ldrb	r3, [r7, #2]
 8008390:	2b0e      	cmp	r3, #14
 8008392:	d14b      	bne.n	800842c <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8008394:	2248      	movs	r2, #72	@ 0x48
 8008396:	2148      	movs	r1, #72	@ 0x48
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f001 f9cb 	bl	8009734 <VL53L0X_WrByte>
 800839e:	4603      	mov	r3, r0
 80083a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 80083a4:	2208      	movs	r2, #8
 80083a6:	2147      	movs	r1, #71	@ 0x47
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f001 f9c3 	bl	8009734 <VL53L0X_WrByte>
 80083ae:	4603      	mov	r3, r0
 80083b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80083b4:	2203      	movs	r2, #3
 80083b6:	2132      	movs	r1, #50	@ 0x32
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f001 f9bb 	bl	8009734 <VL53L0X_WrByte>
 80083be:	4603      	mov	r3, r0
 80083c0:	461a      	mov	r2, r3
 80083c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083c6:	4313      	orrs	r3, r2
 80083c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80083cc:	2207      	movs	r2, #7
 80083ce:	2130      	movs	r1, #48	@ 0x30
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f001 f9af 	bl	8009734 <VL53L0X_WrByte>
 80083d6:	4603      	mov	r3, r0
 80083d8:	461a      	mov	r2, r3
 80083da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083de:	4313      	orrs	r3, r2
 80083e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80083e4:	2201      	movs	r2, #1
 80083e6:	21ff      	movs	r1, #255	@ 0xff
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f001 f9a3 	bl	8009734 <VL53L0X_WrByte>
 80083ee:	4603      	mov	r3, r0
 80083f0:	461a      	mov	r2, r3
 80083f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083f6:	4313      	orrs	r3, r2
 80083f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 80083fc:	2220      	movs	r2, #32
 80083fe:	2130      	movs	r1, #48	@ 0x30
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f001 f997 	bl	8009734 <VL53L0X_WrByte>
 8008406:	4603      	mov	r3, r0
 8008408:	461a      	mov	r2, r3
 800840a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800840e:	4313      	orrs	r3, r2
 8008410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008414:	2200      	movs	r2, #0
 8008416:	21ff      	movs	r1, #255	@ 0xff
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f001 f98b 	bl	8009734 <VL53L0X_WrByte>
 800841e:	4603      	mov	r3, r0
 8008420:	461a      	mov	r2, r3
 8008422:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008426:	4313      	orrs	r3, r2
 8008428:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800842c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008430:	2b00      	cmp	r3, #0
 8008432:	d17e      	bne.n	8008532 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8008434:	78bb      	ldrb	r3, [r7, #2]
 8008436:	4618      	mov	r0, r3
 8008438:	f7fe fe3f 	bl	80070ba <VL53L0X_encode_vcsel_period>
 800843c:	4603      	mov	r3, r0
 800843e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8008442:	78fb      	ldrb	r3, [r7, #3]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d002      	beq.n	800844e <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8008448:	2b01      	cmp	r3, #1
 800844a:	d045      	beq.n	80084d8 <VL53L0X_set_vcsel_pulse_period+0x470>
 800844c:	e06e      	b.n	800852c <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800844e:	f107 0314 	add.w	r3, r7, #20
 8008452:	461a      	mov	r2, r3
 8008454:	2103      	movs	r1, #3
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f7ff fc34 	bl	8007cc4 <get_sequence_step_timeout>
 800845c:	4603      	mov	r3, r0
 800845e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8008462:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008466:	2b00      	cmp	r3, #0
 8008468:	d109      	bne.n	800847e <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800846a:	f107 0310 	add.w	r3, r7, #16
 800846e:	461a      	mov	r2, r3
 8008470:	2102      	movs	r1, #2
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f7ff fc26 	bl	8007cc4 <get_sequence_step_timeout>
 8008478:	4603      	mov	r3, r0
 800847a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800847e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008482:	2b00      	cmp	r3, #0
 8008484:	d109      	bne.n	800849a <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8008486:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800848a:	461a      	mov	r2, r3
 800848c:	2150      	movs	r1, #80	@ 0x50
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f001 f950 	bl	8009734 <VL53L0X_WrByte>
 8008494:	4603      	mov	r3, r0
 8008496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800849a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d108      	bne.n	80084b4 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	461a      	mov	r2, r3
 80084a6:	2103      	movs	r1, #3
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f7ff fceb 	bl	8007e84 <set_sequence_step_timeout>
 80084ae:	4603      	mov	r3, r0
 80084b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 80084b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d108      	bne.n	80084ce <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	461a      	mov	r2, r3
 80084c0:	2102      	movs	r1, #2
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7ff fcde 	bl	8007e84 <set_sequence_step_timeout>
 80084c8:	4603      	mov	r3, r0
 80084ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	78ba      	ldrb	r2, [r7, #2]
 80084d2:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80084d6:	e02c      	b.n	8008532 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80084d8:	f107 0318 	add.w	r3, r7, #24
 80084dc:	461a      	mov	r2, r3
 80084de:	2104      	movs	r1, #4
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f7ff fbef 	bl	8007cc4 <get_sequence_step_timeout>
 80084e6:	4603      	mov	r3, r0
 80084e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80084ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d109      	bne.n	8008508 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 80084f4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80084f8:	461a      	mov	r2, r3
 80084fa:	2170      	movs	r1, #112	@ 0x70
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f001 f919 	bl	8009734 <VL53L0X_WrByte>
 8008502:	4603      	mov	r3, r0
 8008504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8008508:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800850c:	2b00      	cmp	r3, #0
 800850e:	d108      	bne.n	8008522 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	461a      	mov	r2, r3
 8008514:	2104      	movs	r1, #4
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f7ff fcb4 	bl	8007e84 <set_sequence_step_timeout>
 800851c:	4603      	mov	r3, r0
 800851e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	78ba      	ldrb	r2, [r7, #2]
 8008526:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800852a:	e002      	b.n	8008532 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800852c:	23fc      	movs	r3, #252	@ 0xfc
 800852e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8008532:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008536:	2b00      	cmp	r3, #0
 8008538:	d109      	bne.n	800854e <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	695b      	ldr	r3, [r3, #20]
 800853e:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8008540:	69f9      	ldr	r1, [r7, #28]
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7fc fe39 	bl	80051ba <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8008548:	4603      	mov	r3, r0
 800854a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800854e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008552:	2b00      	cmp	r3, #0
 8008554:	d109      	bne.n	800856a <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 8008556:	f107 010f 	add.w	r1, r7, #15
 800855a:	2301      	movs	r3, #1
 800855c:	2200      	movs	r2, #0
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f7fe fcc7 	bl	8006ef2 <VL53L0X_perform_phase_calibration>
 8008564:	4603      	mov	r3, r0
 8008566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800856a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800856e:	4618      	mov	r0, r3
 8008570:	3728      	adds	r7, #40	@ 0x28
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b086      	sub	sp, #24
 800857a:	af00      	add	r7, sp, #0
 800857c:	60f8      	str	r0, [r7, #12]
 800857e:	460b      	mov	r3, r1
 8008580:	607a      	str	r2, [r7, #4]
 8008582:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008584:	2300      	movs	r3, #0
 8008586:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8008588:	7afb      	ldrb	r3, [r7, #11]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d002      	beq.n	8008594 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800858e:	2b01      	cmp	r3, #1
 8008590:	d00a      	beq.n	80085a8 <VL53L0X_get_vcsel_pulse_period+0x32>
 8008592:	e013      	b.n	80085bc <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8008594:	f107 0316 	add.w	r3, r7, #22
 8008598:	461a      	mov	r2, r3
 800859a:	2150      	movs	r1, #80	@ 0x50
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f001 f94b 	bl	8009838 <VL53L0X_RdByte>
 80085a2:	4603      	mov	r3, r0
 80085a4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80085a6:	e00b      	b.n	80085c0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80085a8:	f107 0316 	add.w	r3, r7, #22
 80085ac:	461a      	mov	r2, r3
 80085ae:	2170      	movs	r1, #112	@ 0x70
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f001 f941 	bl	8009838 <VL53L0X_RdByte>
 80085b6:	4603      	mov	r3, r0
 80085b8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80085ba:	e001      	b.n	80085c0 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80085bc:	23fc      	movs	r3, #252	@ 0xfc
 80085be:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80085c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d107      	bne.n	80085d8 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80085c8:	7dbb      	ldrb	r3, [r7, #22]
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7fe fd63 	bl	8007096 <VL53L0X_decode_vcsel_period>
 80085d0:	4603      	mov	r3, r0
 80085d2:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	701a      	strb	r2, [r3, #0]

	return Status;
 80085d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3718      	adds	r7, #24
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b092      	sub	sp, #72	@ 0x48
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085ee:	2300      	movs	r3, #0
 80085f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80085f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80085f8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80085fa:	f240 7376 	movw	r3, #1910	@ 0x776
 80085fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8008600:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8008604:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8008606:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800860a:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800860c:	f240 234e 	movw	r3, #590	@ 0x24e
 8008610:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8008612:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8008616:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8008618:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800861c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800861e:	f240 2326 	movw	r3, #550	@ 0x226
 8008622:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8008624:	2300      	movs	r3, #0
 8008626:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8008628:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800862c:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800862e:	2300      	movs	r3, #0
 8008630:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	6a3b      	ldr	r3, [r7, #32]
 8008636:	429a      	cmp	r2, r3
 8008638:	d205      	bcs.n	8008646 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800863a:	23fc      	movs	r3, #252	@ 0xfc
 800863c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 8008640:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008644:	e0aa      	b.n	800879c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8008646:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800864a:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800864c:	683a      	ldr	r2, [r7, #0]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008652:	f107 0314 	add.w	r3, r7, #20
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f7fc fef5 	bl	8005448 <VL53L0X_GetSequenceStepEnables>
 800865e:	4603      	mov	r3, r0
 8008660:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8008664:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008668:	2b00      	cmp	r3, #0
 800866a:	d15b      	bne.n	8008724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800866c:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800866e:	2b00      	cmp	r3, #0
 8008670:	d105      	bne.n	800867e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8008672:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 8008674:	2b00      	cmp	r3, #0
 8008676:	d102      	bne.n	800867e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8008678:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800867a:	2b00      	cmp	r3, #0
 800867c:	d052      	beq.n	8008724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800867e:	f107 0310 	add.w	r3, r7, #16
 8008682:	461a      	mov	r2, r3
 8008684:	2102      	movs	r1, #2
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7ff fb1c 	bl	8007cc4 <get_sequence_step_timeout>
 800868c:	4603      	mov	r3, r0
 800868e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 8008692:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008696:	2b00      	cmp	r3, #0
 8008698:	d002      	beq.n	80086a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800869a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800869e:	e07d      	b.n	800879c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80086a0:	7d3b      	ldrb	r3, [r7, #20]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00f      	beq.n	80086c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80086a6:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80086a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086aa:	4413      	add	r3, r2
 80086ac:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80086ae:	69fa      	ldr	r2, [r7, #28]
 80086b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d204      	bcs.n	80086c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80086b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086b8:	69fb      	ldr	r3, [r7, #28]
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80086be:	e002      	b.n	80086c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80086c0:	23fc      	movs	r3, #252	@ 0xfc
 80086c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80086c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d002      	beq.n	80086d4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 80086ce:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80086d2:	e063      	b.n	800879c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80086d4:	7dbb      	ldrb	r3, [r7, #22]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d011      	beq.n	80086fe <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086de:	4413      	add	r3, r2
 80086e0:	005b      	lsls	r3, r3, #1
 80086e2:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80086e4:	69fa      	ldr	r2, [r7, #28]
 80086e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d204      	bcs.n	80086f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80086ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80086f4:	e016      	b.n	8008724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80086f6:	23fc      	movs	r3, #252	@ 0xfc
 80086f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80086fc:	e012      	b.n	8008724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 80086fe:	7d7b      	ldrb	r3, [r7, #21]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d00f      	beq.n	8008724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008708:	4413      	add	r3, r2
 800870a:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800870c:	69fa      	ldr	r2, [r7, #28]
 800870e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008710:	429a      	cmp	r2, r3
 8008712:	d204      	bcs.n	800871e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8008714:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	643b      	str	r3, [r7, #64]	@ 0x40
 800871c:	e002      	b.n	8008724 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800871e:	23fc      	movs	r3, #252	@ 0xfc
 8008720:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8008724:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800872c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008730:	e034      	b.n	800879c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8008732:	7dfb      	ldrb	r3, [r7, #23]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d019      	beq.n	800876c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8008738:	f107 030c 	add.w	r3, r7, #12
 800873c:	461a      	mov	r2, r3
 800873e:	2103      	movs	r1, #3
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff fabf 	bl	8007cc4 <get_sequence_step_timeout>
 8008746:	4603      	mov	r3, r0
 8008748:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008750:	4413      	add	r3, r2
 8008752:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8008754:	69fa      	ldr	r2, [r7, #28]
 8008756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008758:	429a      	cmp	r2, r3
 800875a:	d204      	bcs.n	8008766 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800875c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800875e:	69fb      	ldr	r3, [r7, #28]
 8008760:	1ad3      	subs	r3, r2, r3
 8008762:	643b      	str	r3, [r7, #64]	@ 0x40
 8008764:	e002      	b.n	800876c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008766:	23fc      	movs	r3, #252	@ 0xfc
 8008768:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800876c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008770:	2b00      	cmp	r3, #0
 8008772:	d111      	bne.n	8008798 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 8008774:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00e      	beq.n	8008798 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800877a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800877c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 8008782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008784:	2104      	movs	r1, #4
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7ff fb7c 	bl	8007e84 <set_sequence_step_timeout>
 800878c:	4603      	mov	r3, r0
 800878e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8008798:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800879c:	4618      	mov	r0, r3
 800879e:	3748      	adds	r7, #72	@ 0x48
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b090      	sub	sp, #64	@ 0x40
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087ae:	2300      	movs	r3, #0
 80087b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80087b4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80087b8:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80087ba:	f240 7376 	movw	r3, #1910	@ 0x776
 80087be:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80087c0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80087c4:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80087c6:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80087ca:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80087cc:	f240 234e 	movw	r3, #590	@ 0x24e
 80087d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80087d2:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80087d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80087d8:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80087de:	f240 2326 	movw	r3, #550	@ 0x226
 80087e2:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80087e4:	2300      	movs	r3, #0
 80087e6:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80087e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80087ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ec:	441a      	add	r2, r3
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80087f2:	f107 0318 	add.w	r3, r7, #24
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7fc fe25 	bl	8005448 <VL53L0X_GetSequenceStepEnables>
 80087fe:	4603      	mov	r3, r0
 8008800:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8008804:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008808:	2b00      	cmp	r3, #0
 800880a:	d002      	beq.n	8008812 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800880c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8008810:	e075      	b.n	80088fe <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8008812:	7e3b      	ldrb	r3, [r7, #24]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d105      	bne.n	8008824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8008818:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800881a:	2b00      	cmp	r3, #0
 800881c:	d102      	bne.n	8008824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800881e:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8008820:	2b00      	cmp	r3, #0
 8008822:	d030      	beq.n	8008886 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8008824:	f107 0310 	add.w	r3, r7, #16
 8008828:	461a      	mov	r2, r3
 800882a:	2102      	movs	r1, #2
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f7ff fa49 	bl	8007cc4 <get_sequence_step_timeout>
 8008832:	4603      	mov	r3, r0
 8008834:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8008838:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800883c:	2b00      	cmp	r3, #0
 800883e:	d122      	bne.n	8008886 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8008840:	7e3b      	ldrb	r3, [r7, #24]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d007      	beq.n	8008856 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800884a:	6939      	ldr	r1, [r7, #16]
 800884c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800884e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8008850:	441a      	add	r2, r3
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8008856:	7ebb      	ldrb	r3, [r7, #26]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d009      	beq.n	8008870 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8008860:	6939      	ldr	r1, [r7, #16]
 8008862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008864:	440b      	add	r3, r1
 8008866:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8008868:	441a      	add	r2, r3
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	e00a      	b.n	8008886 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8008870:	7e7b      	ldrb	r3, [r7, #25]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d007      	beq.n	8008886 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800887a:	6939      	ldr	r1, [r7, #16]
 800887c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887e:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8008880:	441a      	add	r2, r3
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008886:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800888a:	2b00      	cmp	r3, #0
 800888c:	d114      	bne.n	80088b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800888e:	7efb      	ldrb	r3, [r7, #27]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d011      	beq.n	80088b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 8008894:	f107 030c 	add.w	r3, r7, #12
 8008898:	461a      	mov	r2, r3
 800889a:	2103      	movs	r1, #3
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f7ff fa11 	bl	8007cc4 <get_sequence_step_timeout>
 80088a2:	4603      	mov	r3, r0
 80088a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80088ac:	68f9      	ldr	r1, [r7, #12]
 80088ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b0:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80088b2:	441a      	add	r2, r3
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80088b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d114      	bne.n	80088ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80088c0:	7f3b      	ldrb	r3, [r7, #28]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d011      	beq.n	80088ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80088c6:	f107 0314 	add.w	r3, r7, #20
 80088ca:	461a      	mov	r2, r3
 80088cc:	2104      	movs	r1, #4
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f7ff f9f8 	bl	8007cc4 <get_sequence_step_timeout>
 80088d4:	4603      	mov	r3, r0
 80088d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 80088de:	6979      	ldr	r1, [r7, #20]
 80088e0:	6a3b      	ldr	r3, [r7, #32]
 80088e2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80088e4:	441a      	add	r2, r3
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80088ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d103      	bne.n	80088fa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80088fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3740      	adds	r7, #64	@ 0x40
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
	...

08008908 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b088      	sub	sp, #32
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008912:	2300      	movs	r3, #0
 8008914:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8008916:	2300      	movs	r3, #0
 8008918:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800891a:	e0c6      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	683a      	ldr	r2, [r7, #0]
 8008920:	4413      	add	r3, r2
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	74fb      	strb	r3, [r7, #19]
		Index++;
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	3301      	adds	r3, #1
 800892a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800892c:	7cfb      	ldrb	r3, [r7, #19]
 800892e:	2bff      	cmp	r3, #255	@ 0xff
 8008930:	f040 808d 	bne.w	8008a4e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	683a      	ldr	r2, [r7, #0]
 8008938:	4413      	add	r3, r2
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	747b      	strb	r3, [r7, #17]
			Index++;
 800893e:	697b      	ldr	r3, [r7, #20]
 8008940:	3301      	adds	r3, #1
 8008942:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8008944:	7c7b      	ldrb	r3, [r7, #17]
 8008946:	2b03      	cmp	r3, #3
 8008948:	d87e      	bhi.n	8008a48 <VL53L0X_load_tuning_settings+0x140>
 800894a:	a201      	add	r2, pc, #4	@ (adr r2, 8008950 <VL53L0X_load_tuning_settings+0x48>)
 800894c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008950:	08008961 	.word	0x08008961
 8008954:	0800899b 	.word	0x0800899b
 8008958:	080089d5 	.word	0x080089d5
 800895c:	08008a0f 	.word	0x08008a0f
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	683a      	ldr	r2, [r7, #0]
 8008964:	4413      	add	r3, r2
 8008966:	781b      	ldrb	r3, [r3, #0]
 8008968:	743b      	strb	r3, [r7, #16]
				Index++;
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	3301      	adds	r3, #1
 800896e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	4413      	add	r3, r2
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	73fb      	strb	r3, [r7, #15]
				Index++;
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	3301      	adds	r3, #1
 800897e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8008980:	7c3b      	ldrb	r3, [r7, #16]
 8008982:	b29b      	uxth	r3, r3
 8008984:	021b      	lsls	r3, r3, #8
 8008986:	b29a      	uxth	r2, r3
 8008988:	7bfb      	ldrb	r3, [r7, #15]
 800898a:	b29b      	uxth	r3, r3
 800898c:	4413      	add	r3, r2
 800898e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	89ba      	ldrh	r2, [r7, #12]
 8008994:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 8008998:	e087      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	683a      	ldr	r2, [r7, #0]
 800899e:	4413      	add	r3, r2
 80089a0:	781b      	ldrb	r3, [r3, #0]
 80089a2:	743b      	strb	r3, [r7, #16]
				Index++;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	3301      	adds	r3, #1
 80089a8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	683a      	ldr	r2, [r7, #0]
 80089ae:	4413      	add	r3, r2
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	73fb      	strb	r3, [r7, #15]
				Index++;
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	3301      	adds	r3, #1
 80089b8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80089ba:	7c3b      	ldrb	r3, [r7, #16]
 80089bc:	b29b      	uxth	r3, r3
 80089be:	021b      	lsls	r3, r3, #8
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	7bfb      	ldrb	r3, [r7, #15]
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	4413      	add	r3, r2
 80089c8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	89ba      	ldrh	r2, [r7, #12]
 80089ce:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 80089d2:	e06a      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	4413      	add	r3, r2
 80089da:	781b      	ldrb	r3, [r3, #0]
 80089dc:	743b      	strb	r3, [r7, #16]
				Index++;
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	3301      	adds	r3, #1
 80089e2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	683a      	ldr	r2, [r7, #0]
 80089e8:	4413      	add	r3, r2
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	73fb      	strb	r3, [r7, #15]
				Index++;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	3301      	adds	r3, #1
 80089f2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80089f4:	7c3b      	ldrb	r3, [r7, #16]
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	021b      	lsls	r3, r3, #8
 80089fa:	b29a      	uxth	r2, r3
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	4413      	add	r3, r2
 8008a02:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	89ba      	ldrh	r2, [r7, #12]
 8008a08:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 8008a0c:	e04d      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	683a      	ldr	r2, [r7, #0]
 8008a12:	4413      	add	r3, r2
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	743b      	strb	r3, [r7, #16]
				Index++;
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	683a      	ldr	r2, [r7, #0]
 8008a22:	4413      	add	r3, r2
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	73fb      	strb	r3, [r7, #15]
				Index++;
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8008a2e:	7c3b      	ldrb	r3, [r7, #16]
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	021b      	lsls	r3, r3, #8
 8008a34:	b29a      	uxth	r2, r3
 8008a36:	7bfb      	ldrb	r3, [r7, #15]
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	4413      	add	r3, r2
 8008a3c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	89ba      	ldrh	r2, [r7, #12]
 8008a42:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 8008a46:	e030      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008a48:	23fc      	movs	r3, #252	@ 0xfc
 8008a4a:	77fb      	strb	r3, [r7, #31]
 8008a4c:	e02d      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8008a4e:	7cfb      	ldrb	r3, [r7, #19]
 8008a50:	2b04      	cmp	r3, #4
 8008a52:	d828      	bhi.n	8008aa6 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	4413      	add	r3, r2
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	74bb      	strb	r3, [r7, #18]
			Index++;
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	3301      	adds	r3, #1
 8008a62:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8008a64:	2300      	movs	r3, #0
 8008a66:	61bb      	str	r3, [r7, #24]
 8008a68:	e00f      	b.n	8008a8a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	4413      	add	r3, r2
 8008a70:	7819      	ldrb	r1, [r3, #0]
 8008a72:	f107 0208 	add.w	r2, r7, #8
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	4413      	add	r3, r2
 8008a7a:	460a      	mov	r2, r1
 8008a7c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	3301      	adds	r3, #1
 8008a82:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	3301      	adds	r3, #1
 8008a88:	61bb      	str	r3, [r7, #24]
 8008a8a:	7cfb      	ldrb	r3, [r7, #19]
 8008a8c:	69ba      	ldr	r2, [r7, #24]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	dbeb      	blt.n	8008a6a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8008a92:	7cfb      	ldrb	r3, [r7, #19]
 8008a94:	f107 0208 	add.w	r2, r7, #8
 8008a98:	7cb9      	ldrb	r1, [r7, #18]
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 fdee 	bl	800967c <VL53L0X_WriteMulti>
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	77fb      	strb	r3, [r7, #31]
 8008aa4:	e001      	b.n	8008aaa <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008aa6:	23fc      	movs	r3, #252	@ 0xfc
 8008aa8:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	683a      	ldr	r2, [r7, #0]
 8008aae:	4413      	add	r3, r2
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d004      	beq.n	8008ac0 <VL53L0X_load_tuning_settings+0x1b8>
 8008ab6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f43f af2e 	beq.w	800891c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008ac0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3720      	adds	r7, #32
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b088      	sub	sp, #32
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8008ae2:	f107 0313 	add.w	r3, r7, #19
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	f7fc fd39 	bl	8005560 <VL53L0X_GetXTalkCompensationEnable>
 8008aee:	4603      	mov	r3, r0
 8008af0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8008af2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d111      	bne.n	8008b1e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8008afa:	7cfb      	ldrb	r3, [r7, #19]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00e      	beq.n	8008b1e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	6a1b      	ldr	r3, [r3, #32]
 8008b04:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	8a9b      	ldrh	r3, [r3, #20]
 8008b0a:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	fb02 f303 	mul.w	r3, r2, r3
 8008b12:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	3380      	adds	r3, #128	@ 0x80
 8008b18:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8008b1e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3720      	adds	r7, #32
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}

08008b2a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8008b2a:	b580      	push	{r7, lr}
 8008b2c:	b086      	sub	sp, #24
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	60f8      	str	r0, [r7, #12]
 8008b32:	60b9      	str	r1, [r7, #8]
 8008b34:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b36:	2300      	movs	r3, #0
 8008b38:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8008b42:	f107 0310 	add.w	r3, r7, #16
 8008b46:	461a      	mov	r2, r3
 8008b48:	68b9      	ldr	r1, [r7, #8]
 8008b4a:	68f8      	ldr	r0, [r7, #12]
 8008b4c:	f7ff ffbe 	bl	8008acc <VL53L0X_get_total_xtalk_rate>
 8008b50:	4603      	mov	r3, r0
 8008b52:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8008b54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d105      	bne.n	8008b68 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	441a      	add	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	601a      	str	r2, [r3, #0]

	return Status;
 8008b68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3718      	adds	r7, #24
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b09a      	sub	sp, #104	@ 0x68
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	60f8      	str	r0, [r7, #12]
 8008b7c:	60b9      	str	r1, [r7, #8]
 8008b7e:	607a      	str	r2, [r7, #4]
 8008b80:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 8008b82:	2312      	movs	r3, #18
 8008b84:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 8008b86:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008b8a:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8008b8c:	2342      	movs	r3, #66	@ 0x42
 8008b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8008b90:	2306      	movs	r3, #6
 8008b92:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 8008b94:	2307      	movs	r3, #7
 8008b96:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 8008ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8008bac:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8008bae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008bb2:	fb02 f303 	mul.w	r3, r2, r3
 8008bb6:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8008bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bba:	3380      	adds	r3, #128	@ 0x80
 8008bbc:	0a1b      	lsrs	r3, r3, #8
 8008bbe:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8008bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bc2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008bc4:	fb02 f303 	mul.w	r3, r2, r3
 8008bc8:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d01a      	beq.n	8008c0a <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	029b      	lsls	r3, r3, #10
 8008bd8:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8008bde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008be0:	4413      	add	r3, r2
 8008be2:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8008be4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bec:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8008bee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	005b      	lsls	r3, r3, #1
 8008bf4:	4413      	add	r3, r2
 8008bf6:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8008bf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bfa:	fb03 f303 	mul.w	r3, r3, r3
 8008bfe:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8008c00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c02:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008c06:	0c1b      	lsrs	r3, r3, #16
 8008c08:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008c0e:	fb02 f303 	mul.w	r3, r2, r3
 8008c12:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8008c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c16:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008c1a:	0c1b      	lsrs	r3, r3, #16
 8008c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8008c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c20:	fb03 f303 	mul.w	r3, r3, r3
 8008c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8008c26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c28:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008c2c:	0c1b      	lsrs	r3, r3, #16
 8008c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8008c30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c32:	085a      	lsrs	r2, r3, #1
 8008c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c36:	441a      	add	r2, r3
 8008c38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8008c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c44:	fb02 f303 	mul.w	r3, r2, r3
 8008c48:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8008c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c50:	d302      	bcc.n	8008c58 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 8008c52:	4b54      	ldr	r3, [pc, #336]	@ (8008da4 <VL53L0X_calc_dmax+0x230>)
 8008c54:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c56:	e015      	b.n	8008c84 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8008c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c5a:	085a      	lsrs	r2, r3, #1
 8008c5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c5e:	441a      	add	r2, r3
 8008c60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c66:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8008c68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c6c:	fb02 f303 	mul.w	r3, r2, r3
 8008c70:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8008c72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c74:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008c78:	0c1b      	lsrs	r3, r3, #16
 8008c7a:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8008c7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c7e:	fb03 f303 	mul.w	r3, r3, r3
 8008c82:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8008c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c86:	039b      	lsls	r3, r3, #14
 8008c88:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008c8c:	4a46      	ldr	r2, [pc, #280]	@ (8008da8 <VL53L0X_calc_dmax+0x234>)
 8008c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c92:	099b      	lsrs	r3, r3, #6
 8008c94:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8008c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c98:	fb03 f303 	mul.w	r3, r3, r3
 8008c9c:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8008c9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ca0:	fb03 f303 	mul.w	r3, r3, r3
 8008ca4:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8008ca6:	6a3b      	ldr	r3, [r7, #32]
 8008ca8:	3308      	adds	r3, #8
 8008caa:	091b      	lsrs	r3, r3, #4
 8008cac:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8008cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	1ad3      	subs	r3, r2, r3
 8008cb4:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8008cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cb8:	4613      	mov	r3, r2
 8008cba:	005b      	lsls	r3, r3, #1
 8008cbc:	4413      	add	r3, r2
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8008cc8:	0b9b      	lsrs	r3, r3, #14
 8008cca:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8008ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cd0:	4413      	add	r3, r2
 8008cd2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8008cd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cd6:	085b      	lsrs	r3, r3, #1
 8008cd8:	69ba      	ldr	r2, [r7, #24]
 8008cda:	4413      	add	r3, r2
 8008cdc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8008cde:	69ba      	ldr	r2, [r7, #24]
 8008ce0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ce6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8008ce8:	69bb      	ldr	r3, [r7, #24]
 8008cea:	039b      	lsls	r3, r3, #14
 8008cec:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8008cee:	69fb      	ldr	r3, [r7, #28]
 8008cf0:	085b      	lsrs	r3, r3, #1
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8008cf8:	69ba      	ldr	r2, [r7, #24]
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d00:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8008d02:	69bb      	ldr	r3, [r7, #24]
 8008d04:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d06:	fb02 f303 	mul.w	r3, r2, r3
 8008d0a:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008d12:	4a25      	ldr	r2, [pc, #148]	@ (8008da8 <VL53L0X_calc_dmax+0x234>)
 8008d14:	fba2 2303 	umull	r2, r3, r2, r3
 8008d18:	099b      	lsrs	r3, r3, #6
 8008d1a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	011b      	lsls	r3, r3, #4
 8008d20:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008d28:	4a1f      	ldr	r2, [pc, #124]	@ (8008da8 <VL53L0X_calc_dmax+0x234>)
 8008d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d2e:	099b      	lsrs	r3, r3, #6
 8008d30:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8008d32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d34:	3380      	adds	r3, #128	@ 0x80
 8008d36:	0a1b      	lsrs	r3, r3, #8
 8008d38:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d008      	beq.n	8008d52 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	085a      	lsrs	r2, r3, #1
 8008d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d46:	441a      	add	r2, r3
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d50:	e001      	b.n	8008d56 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8008d52:	2300      	movs	r3, #0
 8008d54:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8008d56:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008d58:	f7fe f9c1 	bl	80070de <VL53L0X_isqrt>
 8008d5c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d008      	beq.n	8008d76 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	085a      	lsrs	r2, r3, #1
 8008d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d6a:	441a      	add	r2, r3
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d74:	e001      	b.n	8008d7a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8008d76:	2300      	movs	r3, #0
 8008d78:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8008d7a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8008d7c:	f7fe f9af 	bl	80070de <VL53L0X_isqrt>
 8008d80:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 8008d82:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8008d88:	693a      	ldr	r2, [r7, #16]
 8008d8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d902      	bls.n	8008d96 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8008d90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008d92:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008d94:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8008d96:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3768      	adds	r7, #104	@ 0x68
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	fff00000 	.word	0xfff00000
 8008da8:	10624dd3 	.word	0x10624dd3

08008dac <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b0b4      	sub	sp, #208	@ 0xd0
 8008db0:	af04      	add	r7, sp, #16
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8008dba:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8008dbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8008dc2:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8008dc6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8008dca:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 8008dce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8008dd2:	f241 235c 	movw	r3, #4700	@ 0x125c
 8008dd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8008dda:	4b9e      	ldr	r3, [pc, #632]	@ (8009054 <VL53L0X_calc_sigma_estimate+0x2a8>)
 8008ddc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8008de0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8008de4:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8008de6:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8008dea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df2:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8008df4:	4b98      	ldr	r3, [pc, #608]	@ (8009058 <VL53L0X_calc_sigma_estimate+0x2ac>)
 8008df6:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8008df8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dfc:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8008dfe:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 8008e02:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 8008e04:	f240 6377 	movw	r3, #1655	@ 0x677
 8008e08:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6a1b      	ldr	r3, [r3, #32]
 8008e14:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008e1e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8008e22:	0c1b      	lsrs	r3, r3, #16
 8008e24:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8008e2c:	f107 0310 	add.w	r3, r7, #16
 8008e30:	461a      	mov	r2, r3
 8008e32:	68b9      	ldr	r1, [r7, #8]
 8008e34:	68f8      	ldr	r0, [r7, #12]
 8008e36:	f7ff fe78 	bl	8008b2a <VL53L0X_get_total_signal_rate>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8008e40:	f107 0314 	add.w	r3, r7, #20
 8008e44:	461a      	mov	r2, r3
 8008e46:	68b9      	ldr	r1, [r7, #8]
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f7ff fe3f 	bl	8008acc <VL53L0X_get_total_xtalk_rate>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008e5a:	fb02 f303 	mul.w	r3, r2, r3
 8008e5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8008e60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e62:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8008e66:	0c1b      	lsrs	r3, r3, #16
 8008e68:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008e70:	fb02 f303 	mul.w	r3, r2, r3
 8008e74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8008e78:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8008e7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d902      	bls.n	8008e88 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8008e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8008e88:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d168      	bne.n	8008f62 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008e96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8008ea0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8008ea4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8008eae:	68f8      	ldr	r0, [r7, #12]
 8008eb0:	f7fe feb4 	bl	8007c1c <VL53L0X_calc_timeout_mclks>
 8008eb4:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ebc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8008ec6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8008eca:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8008ece:	461a      	mov	r2, r3
 8008ed0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f7fe fea1 	bl	8007c1c <VL53L0X_calc_timeout_mclks>
 8008eda:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8008edc:	2303      	movs	r3, #3
 8008ede:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 8008ee2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8008ee6:	2b08      	cmp	r3, #8
 8008ee8:	d102      	bne.n	8008ef0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8008eea:	2302      	movs	r3, #2
 8008eec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8008ef0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ef2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ef4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8008ef6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008efa:	fb02 f303 	mul.w	r3, r2, r3
 8008efe:	02db      	lsls	r3, r3, #11
 8008f00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008f04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f08:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008f0c:	4a53      	ldr	r2, [pc, #332]	@ (800905c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f12:	099b      	lsrs	r3, r3, #6
 8008f14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8008f18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f1c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008f1e:	fb02 f303 	mul.w	r3, r2, r3
 8008f22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8008f26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f2a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008f2e:	4a4b      	ldr	r2, [pc, #300]	@ (800905c <VL53L0X_calc_sigma_estimate+0x2b0>)
 8008f30:	fba2 2303 	umull	r2, r3, r2, r3
 8008f34:	099b      	lsrs	r3, r3, #6
 8008f36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	3380      	adds	r3, #128	@ 0x80
 8008f3e:	0a1b      	lsrs	r3, r3, #8
 8008f40:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8008f42:	693a      	ldr	r2, [r7, #16]
 8008f44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008f48:	fb02 f303 	mul.w	r3, r2, r3
 8008f4c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8008f50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f54:	3380      	adds	r3, #128	@ 0x80
 8008f56:	0a1b      	lsrs	r3, r3, #8
 8008f58:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	021b      	lsls	r3, r3, #8
 8008f60:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8008f62:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d002      	beq.n	8008f70 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8008f6a:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8008f6e:	e15e      	b.n	800922e <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 8008f70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10c      	bne.n	8008f90 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f7c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f84:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]
 8008f8e:	e14c      	b.n	800922a <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 8008f90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d102      	bne.n	8008f9e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8008f9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008fa2:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8008fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fa6:	041a      	lsls	r2, r3, #16
 8008fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8008fb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008fb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d902      	bls.n	8008fc2 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8008fbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008fbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8008fc2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008fc6:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8008fca:	fb02 f303 	mul.w	r3, r2, r3
 8008fce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8008fd2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	005b      	lsls	r3, r3, #1
 8008fda:	4413      	add	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7fe f87d 	bl	80070de <VL53L0X_isqrt>
 8008fe4:	4603      	mov	r3, r0
 8008fe6:	005b      	lsls	r3, r3, #1
 8008fe8:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	891b      	ldrh	r3, [r3, #8]
 8008fee:	461a      	mov	r2, r3
 8008ff0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ff2:	fb02 f303 	mul.w	r3, r2, r3
 8008ff6:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8008ff8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ffa:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8008ffc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009000:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009002:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009004:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009008:	4a14      	ldr	r2, [pc, #80]	@ (800905c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800900a:	fba2 2303 	umull	r2, r3, r2, r3
 800900e:	099b      	lsrs	r3, r3, #6
 8009010:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8009012:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009014:	041b      	lsls	r3, r3, #16
 8009016:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800901a:	4a10      	ldr	r2, [pc, #64]	@ (800905c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800901c:	fba2 2303 	umull	r2, r3, r2, r3
 8009020:	099b      	lsrs	r3, r3, #6
 8009022:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8009024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009026:	021b      	lsls	r3, r3, #8
 8009028:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800902a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800902c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800902e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	bfb8      	it	lt
 8009036:	425b      	neglt	r3, r3
 8009038:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800903a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800903c:	021b      	lsls	r3, r3, #8
 800903e:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	7e1b      	ldrb	r3, [r3, #24]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d00b      	beq.n	8009060 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8009048:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800904c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009050:	e033      	b.n	80090ba <VL53L0X_calc_sigma_estimate+0x30e>
 8009052:	bf00      	nop
 8009054:	028f87ae 	.word	0x028f87ae
 8009058:	0006999a 	.word	0x0006999a
 800905c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8009060:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009062:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009066:	fbb2 f3f3 	udiv	r3, r2, r3
 800906a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800906e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009070:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8009074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009078:	fb02 f303 	mul.w	r3, r2, r3
 800907c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8009080:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009084:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009086:	4413      	add	r3, r2
 8009088:	0c1b      	lsrs	r3, r3, #16
 800908a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800908e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009092:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8009096:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800909a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800909e:	085b      	lsrs	r3, r3, #1
 80090a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 80090a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090a8:	fb03 f303 	mul.w	r3, r3, r3
 80090ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 80090b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090b4:	0b9b      	lsrs	r3, r3, #14
 80090b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 80090ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090c0:	fb02 f303 	mul.w	r3, r2, r3
 80090c4:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80090cc:	0c1b      	lsrs	r3, r3, #16
 80090ce:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 80090d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d2:	fb03 f303 	mul.w	r3, r3, r3
 80090d6:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 80090d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80090dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 80090de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80090e4:	0c1b      	lsrs	r3, r3, #16
 80090e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 80090e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090ea:	fb03 f303 	mul.w	r3, r3, r3
 80090ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 80090f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090f4:	4413      	add	r3, r2
 80090f6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 80090f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090fa:	f7fd fff0 	bl	80070de <VL53L0X_isqrt>
 80090fe:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8009100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009102:	041b      	lsls	r3, r3, #16
 8009104:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8009106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009108:	3332      	adds	r3, #50	@ 0x32
 800910a:	4a4b      	ldr	r2, [pc, #300]	@ (8009238 <VL53L0X_calc_sigma_estimate+0x48c>)
 800910c:	fba2 2303 	umull	r2, r3, r2, r3
 8009110:	095a      	lsrs	r2, r3, #5
 8009112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009114:	fbb2 f3f3 	udiv	r3, r2, r3
 8009118:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800911c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009120:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8009124:	fb02 f303 	mul.w	r3, r2, r3
 8009128:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800912c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009130:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8009134:	3308      	adds	r3, #8
 8009136:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800913a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800913e:	4a3f      	ldr	r2, [pc, #252]	@ (800923c <VL53L0X_calc_sigma_estimate+0x490>)
 8009140:	fba2 2303 	umull	r2, r3, r2, r3
 8009144:	0b5b      	lsrs	r3, r3, #13
 8009146:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800914a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800914e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009150:	429a      	cmp	r2, r3
 8009152:	d902      	bls.n	800915a <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8009154:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009156:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800915a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800915e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009162:	4413      	add	r3, r2
 8009164:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8009168:	4a35      	ldr	r2, [pc, #212]	@ (8009240 <VL53L0X_calc_sigma_estimate+0x494>)
 800916a:	fba2 2303 	umull	r2, r3, r2, r3
 800916e:	099b      	lsrs	r3, r3, #6
 8009170:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8009172:	6a3b      	ldr	r3, [r7, #32]
 8009174:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8009176:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800917a:	441a      	add	r2, r3
 800917c:	6a3b      	ldr	r3, [r7, #32]
 800917e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009182:	4618      	mov	r0, r3
 8009184:	f7fd ffab 	bl	80070de <VL53L0X_isqrt>
 8009188:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800918a:	69fb      	ldr	r3, [r7, #28]
 800918c:	021b      	lsls	r3, r3, #8
 800918e:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009196:	4a2a      	ldr	r2, [pc, #168]	@ (8009240 <VL53L0X_calc_sigma_estimate+0x494>)
 8009198:	fba2 2303 	umull	r2, r3, r2, r3
 800919c:	099b      	lsrs	r3, r3, #6
 800919e:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 80091a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80091a4:	fb03 f303 	mul.w	r3, r3, r3
 80091a8:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 80091aa:	69fb      	ldr	r3, [r7, #28]
 80091ac:	fb03 f303 	mul.w	r3, r3, r3
 80091b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80091b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b6:	4413      	add	r3, r2
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7fd ff90 	bl	80070de <VL53L0X_isqrt>
 80091be:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80091c6:	fb02 f303 	mul.w	r3, r2, r3
 80091ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 80091ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d009      	beq.n	80091e8 <VL53L0X_calc_sigma_estimate+0x43c>
 80091d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d005      	beq.n	80091e8 <VL53L0X_calc_sigma_estimate+0x43c>
 80091dc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80091e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d903      	bls.n	80091f0 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 80091e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80091ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80091f6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 8009202:	6939      	ldr	r1, [r7, #16]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	9303      	str	r3, [sp, #12]
 8009208:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800920c:	9302      	str	r3, [sp, #8]
 800920e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009212:	9301      	str	r3, [sp, #4]
 8009214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800921c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800921e:	68f8      	ldr	r0, [r7, #12]
 8009220:	f7ff fca8 	bl	8008b74 <VL53L0X_calc_dmax>
 8009224:	4603      	mov	r3, r0
 8009226:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800922a:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800922e:	4618      	mov	r0, r3
 8009230:	37c0      	adds	r7, #192	@ 0xc0
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	51eb851f 	.word	0x51eb851f
 800923c:	d1b71759 	.word	0xd1b71759
 8009240:	10624dd3 	.word	0x10624dd3

08009244 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b090      	sub	sp, #64	@ 0x40
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	607a      	str	r2, [r7, #4]
 800924e:	461a      	mov	r2, r3
 8009250:	460b      	mov	r3, r1
 8009252:	72fb      	strb	r3, [r7, #11]
 8009254:	4613      	mov	r3, r2
 8009256:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009258:	2300      	movs	r3, #0
 800925a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800925e:	2300      	movs	r3, #0
 8009260:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 8009264:	2300      	movs	r3, #0
 8009266:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800926a:	2300      	movs	r3, #0
 800926c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8009270:	2300      	movs	r3, #0
 8009272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8009276:	2300      	movs	r3, #0
 8009278:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800927c:	2300      	movs	r3, #0
 800927e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8009282:	2300      	movs	r3, #0
 8009284:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8009288:	2300      	movs	r3, #0
 800928a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800928e:	2300      	movs	r3, #0
 8009290:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8009292:	2300      	movs	r3, #0
 8009294:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8009296:	7afb      	ldrb	r3, [r7, #11]
 8009298:	10db      	asrs	r3, r3, #3
 800929a:	b2db      	uxtb	r3, r3
 800929c:	f003 030f 	and.w	r3, r3, #15
 80092a0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 80092a4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d017      	beq.n	80092dc <VL53L0X_get_pal_range_status+0x98>
 80092ac:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092b0:	2b05      	cmp	r3, #5
 80092b2:	d013      	beq.n	80092dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 80092b4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092b8:	2b07      	cmp	r3, #7
 80092ba:	d00f      	beq.n	80092dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 80092bc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092c0:	2b0c      	cmp	r3, #12
 80092c2:	d00b      	beq.n	80092dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 80092c4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092c8:	2b0d      	cmp	r3, #13
 80092ca:	d007      	beq.n	80092dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 80092cc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092d0:	2b0e      	cmp	r3, #14
 80092d2:	d003      	beq.n	80092dc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 80092d4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092d8:	2b0f      	cmp	r3, #15
 80092da:	d103      	bne.n	80092e4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 80092dc:	2301      	movs	r3, #1
 80092de:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80092e2:	e002      	b.n	80092ea <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 80092e4:	2300      	movs	r3, #0
 80092e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80092ea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d109      	bne.n	8009306 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80092f2:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80092f6:	461a      	mov	r2, r3
 80092f8:	2100      	movs	r1, #0
 80092fa:	68f8      	ldr	r0, [r7, #12]
 80092fc:	f7fc fa04 	bl	8005708 <VL53L0X_GetLimitCheckEnable>
 8009300:	4603      	mov	r3, r0
 8009302:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8009306:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800930a:	2b00      	cmp	r3, #0
 800930c:	d02e      	beq.n	800936c <VL53L0X_get_pal_range_status+0x128>
 800930e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009312:	2b00      	cmp	r3, #0
 8009314:	d12a      	bne.n	800936c <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8009316:	f107 0310 	add.w	r3, r7, #16
 800931a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800931e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f7ff fd43 	bl	8008dac <VL53L0X_calc_sigma_estimate>
 8009326:	4603      	mov	r3, r0
 8009328:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800932c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009330:	2b00      	cmp	r3, #0
 8009332:	d103      	bne.n	800933c <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	b29a      	uxth	r2, r3
 8009338:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800933a:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800933c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009340:	2b00      	cmp	r3, #0
 8009342:	d113      	bne.n	800936c <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8009344:	f107 0320 	add.w	r3, r7, #32
 8009348:	461a      	mov	r2, r3
 800934a:	2100      	movs	r1, #0
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f7fc fa5f 	bl	8005810 <VL53L0X_GetLimitCheckValue>
 8009352:	4603      	mov	r3, r0
 8009354:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8009358:	6a3b      	ldr	r3, [r7, #32]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d006      	beq.n	800936c <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800935e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009360:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8009362:	429a      	cmp	r2, r3
 8009364:	d902      	bls.n	800936c <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 8009366:	2301      	movs	r3, #1
 8009368:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800936c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009370:	2b00      	cmp	r3, #0
 8009372:	d109      	bne.n	8009388 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009374:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8009378:	461a      	mov	r2, r3
 800937a:	2102      	movs	r1, #2
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f7fc f9c3 	bl	8005708 <VL53L0X_GetLimitCheckEnable>
 8009382:	4603      	mov	r3, r0
 8009384:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8009388:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800938c:	2b00      	cmp	r3, #0
 800938e:	d044      	beq.n	800941a <VL53L0X_get_pal_range_status+0x1d6>
 8009390:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009394:	2b00      	cmp	r3, #0
 8009396:	d140      	bne.n	800941a <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8009398:	f107 031c 	add.w	r3, r7, #28
 800939c:	461a      	mov	r2, r3
 800939e:	2102      	movs	r1, #2
 80093a0:	68f8      	ldr	r0, [r7, #12]
 80093a2:	f7fc fa35 	bl	8005810 <VL53L0X_GetLimitCheckValue>
 80093a6:	4603      	mov	r3, r0
 80093a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 80093ac:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d107      	bne.n	80093c4 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80093b4:	2201      	movs	r2, #1
 80093b6:	21ff      	movs	r1, #255	@ 0xff
 80093b8:	68f8      	ldr	r0, [r7, #12]
 80093ba:	f000 f9bb 	bl	8009734 <VL53L0X_WrByte>
 80093be:	4603      	mov	r3, r0
 80093c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 80093c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d109      	bne.n	80093e0 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 80093cc:	f107 0316 	add.w	r3, r7, #22
 80093d0:	461a      	mov	r2, r3
 80093d2:	21b6      	movs	r1, #182	@ 0xb6
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f000 fa59 	bl	800988c <VL53L0X_RdWord>
 80093da:	4603      	mov	r3, r0
 80093dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 80093e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d107      	bne.n	80093f8 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80093e8:	2200      	movs	r2, #0
 80093ea:	21ff      	movs	r1, #255	@ 0xff
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f000 f9a1 	bl	8009734 <VL53L0X_WrByte>
 80093f2:	4603      	mov	r3, r0
 80093f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 80093f8:	8afb      	ldrh	r3, [r7, #22]
 80093fa:	025b      	lsls	r3, r3, #9
 80093fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009402:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 8009406:	69fb      	ldr	r3, [r7, #28]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d006      	beq.n	800941a <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800940c:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800940e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009410:	429a      	cmp	r2, r3
 8009412:	d902      	bls.n	800941a <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8009414:	2301      	movs	r3, #1
 8009416:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800941a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800941e:	2b00      	cmp	r3, #0
 8009420:	d109      	bne.n	8009436 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009422:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009426:	461a      	mov	r2, r3
 8009428:	2103      	movs	r1, #3
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f7fc f96c 	bl	8005708 <VL53L0X_GetLimitCheckEnable>
 8009430:	4603      	mov	r3, r0
 8009432:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8009436:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800943a:	2b00      	cmp	r3, #0
 800943c:	d023      	beq.n	8009486 <VL53L0X_get_pal_range_status+0x242>
 800943e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009442:	2b00      	cmp	r3, #0
 8009444:	d11f      	bne.n	8009486 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8009446:	893b      	ldrh	r3, [r7, #8]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d102      	bne.n	8009452 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800944c:	2300      	movs	r3, #0
 800944e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009450:	e005      	b.n	800945e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	021a      	lsls	r2, r3, #8
 8009456:	893b      	ldrh	r3, [r7, #8]
 8009458:	fbb2 f3f3 	udiv	r3, r2, r3
 800945c:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800945e:	f107 0318 	add.w	r3, r7, #24
 8009462:	461a      	mov	r2, r3
 8009464:	2103      	movs	r1, #3
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f7fc f9d2 	bl	8005810 <VL53L0X_GetLimitCheckValue>
 800946c:	4603      	mov	r3, r0
 800946e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d006      	beq.n	8009486 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8009478:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800947a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800947c:	429a      	cmp	r2, r3
 800947e:	d202      	bcs.n	8009486 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8009480:	2301      	movs	r3, #1
 8009482:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009486:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800948a:	2b00      	cmp	r3, #0
 800948c:	d14a      	bne.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800948e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8009492:	2b01      	cmp	r3, #1
 8009494:	d103      	bne.n	800949e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 8009496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009498:	22ff      	movs	r2, #255	@ 0xff
 800949a:	701a      	strb	r2, [r3, #0]
 800949c:	e042      	b.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800949e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d007      	beq.n	80094b6 <VL53L0X_get_pal_range_status+0x272>
 80094a6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d003      	beq.n	80094b6 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 80094ae:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094b2:	2b03      	cmp	r3, #3
 80094b4:	d103      	bne.n	80094be <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80094b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094b8:	2205      	movs	r2, #5
 80094ba:	701a      	strb	r2, [r3, #0]
 80094bc:	e032      	b.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 80094be:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094c2:	2b06      	cmp	r3, #6
 80094c4:	d003      	beq.n	80094ce <VL53L0X_get_pal_range_status+0x28a>
 80094c6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094ca:	2b09      	cmp	r3, #9
 80094cc:	d103      	bne.n	80094d6 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 80094ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094d0:	2204      	movs	r2, #4
 80094d2:	701a      	strb	r2, [r3, #0]
 80094d4:	e026      	b.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 80094d6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094da:	2b08      	cmp	r3, #8
 80094dc:	d007      	beq.n	80094ee <VL53L0X_get_pal_range_status+0x2aa>
 80094de:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094e2:	2b0a      	cmp	r3, #10
 80094e4:	d003      	beq.n	80094ee <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 80094e6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d103      	bne.n	80094f6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 80094ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094f0:	2203      	movs	r2, #3
 80094f2:	701a      	strb	r2, [r3, #0]
 80094f4:	e016      	b.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 80094f6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d003      	beq.n	8009506 <VL53L0X_get_pal_range_status+0x2c2>
 80094fe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009502:	2b01      	cmp	r3, #1
 8009504:	d103      	bne.n	800950e <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8009506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009508:	2202      	movs	r2, #2
 800950a:	701a      	strb	r2, [r3, #0]
 800950c:	e00a      	b.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800950e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8009512:	2b01      	cmp	r3, #1
 8009514:	d103      	bne.n	800951e <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8009516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009518:	2201      	movs	r2, #1
 800951a:	701a      	strb	r2, [r3, #0]
 800951c:	e002      	b.n	8009524 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800951e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009520:	2200      	movs	r2, #0
 8009522:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8009524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d102      	bne.n	8009532 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800952c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800952e:	2200      	movs	r2, #0
 8009530:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009532:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8009536:	461a      	mov	r2, r3
 8009538:	2101      	movs	r1, #1
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f7fc f8e4 	bl	8005708 <VL53L0X_GetLimitCheckEnable>
 8009540:	4603      	mov	r3, r0
 8009542:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8009546:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800954a:	2b00      	cmp	r3, #0
 800954c:	d14f      	bne.n	80095ee <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800954e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009552:	2b00      	cmp	r3, #0
 8009554:	d003      	beq.n	800955e <VL53L0X_get_pal_range_status+0x31a>
 8009556:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800955a:	2b01      	cmp	r3, #1
 800955c:	d103      	bne.n	8009566 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800955e:	2301      	movs	r3, #1
 8009560:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8009564:	e002      	b.n	800956c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 8009566:	2300      	movs	r3, #0
 8009568:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8009572:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8009576:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800957a:	2b04      	cmp	r3, #4
 800957c:	d003      	beq.n	8009586 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800957e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8009582:	2b00      	cmp	r3, #0
 8009584:	d103      	bne.n	800958e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 8009586:	2301      	movs	r3, #1
 8009588:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800958c:	e002      	b.n	8009594 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800958e:	2300      	movs	r3, #0
 8009590:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800959a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800959e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d003      	beq.n	80095ae <VL53L0X_get_pal_range_status+0x36a>
 80095a6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d103      	bne.n	80095b6 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 80095ae:	2301      	movs	r3, #1
 80095b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80095b4:	e002      	b.n	80095bc <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 80095b6:	2300      	movs	r3, #0
 80095b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80095c2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80095c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d003      	beq.n	80095d6 <VL53L0X_get_pal_range_status+0x392>
 80095ce:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d103      	bne.n	80095de <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 80095d6:	2301      	movs	r3, #1
 80095d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80095dc:	e002      	b.n	80095e4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 80095de:	2300      	movs	r3, #0
 80095e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80095ea:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80095ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3740      	adds	r7, #64	@ 0x40
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}

080095fa <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80095fa:	b580      	push	{r7, lr}
 80095fc:	b088      	sub	sp, #32
 80095fe:	af02      	add	r7, sp, #8
 8009600:	60f8      	str	r0, [r7, #12]
 8009602:	60b9      	str	r1, [r7, #8]
 8009604:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	330a      	adds	r3, #10
 800960a:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8009618:	4619      	mov	r1, r3
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	b29a      	uxth	r2, r3
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	9300      	str	r3, [sp, #0]
 8009622:	4613      	mov	r3, r2
 8009624:	68ba      	ldr	r2, [r7, #8]
 8009626:	f7f9 f8a3 	bl	8002770 <HAL_I2C_Master_Transmit>
 800962a:	4603      	mov	r3, r0
 800962c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800962e:	693b      	ldr	r3, [r7, #16]
}
 8009630:	4618      	mov	r0, r3
 8009632:	3718      	adds	r7, #24
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8009638:	b580      	push	{r7, lr}
 800963a:	b088      	sub	sp, #32
 800963c:	af02      	add	r7, sp, #8
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	330a      	adds	r3, #10
 8009648:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 8009656:	f043 0301 	orr.w	r3, r3, #1
 800965a:	b2db      	uxtb	r3, r3
 800965c:	4619      	mov	r1, r3
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	b29a      	uxth	r2, r3
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	9300      	str	r3, [sp, #0]
 8009666:	4613      	mov	r3, r2
 8009668:	68ba      	ldr	r2, [r7, #8]
 800966a:	f7f9 f97f 	bl	800296c <HAL_I2C_Master_Receive>
 800966e:	4603      	mov	r3, r0
 8009670:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8009672:	693b      	ldr	r3, [r7, #16]
}
 8009674:	4618      	mov	r0, r3
 8009676:	3718      	adds	r7, #24
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800967c:	b580      	push	{r7, lr}
 800967e:	b086      	sub	sp, #24
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	607a      	str	r2, [r7, #4]
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	460b      	mov	r3, r1
 800968a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800968c:	2300      	movs	r3, #0
 800968e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	2b3f      	cmp	r3, #63	@ 0x3f
 8009694:	d902      	bls.n	800969c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8009696:	f06f 0303 	mvn.w	r3, #3
 800969a:	e016      	b.n	80096ca <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800969c:	4a0d      	ldr	r2, [pc, #52]	@ (80096d4 <VL53L0X_WriteMulti+0x58>)
 800969e:	7afb      	ldrb	r3, [r7, #11]
 80096a0:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 80096a2:	683a      	ldr	r2, [r7, #0]
 80096a4:	6879      	ldr	r1, [r7, #4]
 80096a6:	480c      	ldr	r0, [pc, #48]	@ (80096d8 <VL53L0X_WriteMulti+0x5c>)
 80096a8:	f000 ff69 	bl	800a57e <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	3301      	adds	r3, #1
 80096b0:	461a      	mov	r2, r3
 80096b2:	4908      	ldr	r1, [pc, #32]	@ (80096d4 <VL53L0X_WriteMulti+0x58>)
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f7ff ffa0 	bl	80095fa <_I2CWrite>
 80096ba:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d001      	beq.n	80096c6 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80096c2:	23ec      	movs	r3, #236	@ 0xec
 80096c4:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80096c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	2000076c 	.word	0x2000076c
 80096d8:	2000076d 	.word	0x2000076d

080096dc <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80096dc:	b580      	push	{r7, lr}
 80096de:	b086      	sub	sp, #24
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	607a      	str	r2, [r7, #4]
 80096e6:	603b      	str	r3, [r7, #0]
 80096e8:	460b      	mov	r3, r1
 80096ea:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096ec:	2300      	movs	r3, #0
 80096ee:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80096f0:	f107 030b 	add.w	r3, r7, #11
 80096f4:	2201      	movs	r2, #1
 80096f6:	4619      	mov	r1, r3
 80096f8:	68f8      	ldr	r0, [r7, #12]
 80096fa:	f7ff ff7e 	bl	80095fa <_I2CWrite>
 80096fe:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d002      	beq.n	800970c <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009706:	23ec      	movs	r3, #236	@ 0xec
 8009708:	75fb      	strb	r3, [r7, #23]
        goto done;
 800970a:	e00c      	b.n	8009726 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800970c:	683a      	ldr	r2, [r7, #0]
 800970e:	6879      	ldr	r1, [r7, #4]
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f7ff ff91 	bl	8009638 <_I2CRead>
 8009716:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d002      	beq.n	8009724 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800971e:	23ec      	movs	r3, #236	@ 0xec
 8009720:	75fb      	strb	r3, [r7, #23]
 8009722:	e000      	b.n	8009726 <VL53L0X_ReadMulti+0x4a>
    }
done:
 8009724:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8009726:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800972a:	4618      	mov	r0, r3
 800972c:	3718      	adds	r7, #24
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
	...

08009734 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
 800973c:	460b      	mov	r3, r1
 800973e:	70fb      	strb	r3, [r7, #3]
 8009740:	4613      	mov	r3, r2
 8009742:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009744:	2300      	movs	r3, #0
 8009746:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8009748:	4a0b      	ldr	r2, [pc, #44]	@ (8009778 <VL53L0X_WrByte+0x44>)
 800974a:	78fb      	ldrb	r3, [r7, #3]
 800974c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800974e:	4a0a      	ldr	r2, [pc, #40]	@ (8009778 <VL53L0X_WrByte+0x44>)
 8009750:	78bb      	ldrb	r3, [r7, #2]
 8009752:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8009754:	2202      	movs	r2, #2
 8009756:	4908      	ldr	r1, [pc, #32]	@ (8009778 <VL53L0X_WrByte+0x44>)
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f7ff ff4e 	bl	80095fa <_I2CWrite>
 800975e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d001      	beq.n	800976a <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009766:	23ec      	movs	r3, #236	@ 0xec
 8009768:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800976a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800976e:	4618      	mov	r0, r3
 8009770:	3710      	adds	r7, #16
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	2000076c 	.word	0x2000076c

0800977c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	460b      	mov	r3, r1
 8009786:	70fb      	strb	r3, [r7, #3]
 8009788:	4613      	mov	r3, r2
 800978a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800978c:	2300      	movs	r3, #0
 800978e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8009790:	4a0e      	ldr	r2, [pc, #56]	@ (80097cc <VL53L0X_WrWord+0x50>)
 8009792:	78fb      	ldrb	r3, [r7, #3]
 8009794:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8009796:	883b      	ldrh	r3, [r7, #0]
 8009798:	0a1b      	lsrs	r3, r3, #8
 800979a:	b29b      	uxth	r3, r3
 800979c:	b2da      	uxtb	r2, r3
 800979e:	4b0b      	ldr	r3, [pc, #44]	@ (80097cc <VL53L0X_WrWord+0x50>)
 80097a0:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 80097a2:	883b      	ldrh	r3, [r7, #0]
 80097a4:	b2da      	uxtb	r2, r3
 80097a6:	4b09      	ldr	r3, [pc, #36]	@ (80097cc <VL53L0X_WrWord+0x50>)
 80097a8:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80097aa:	2203      	movs	r2, #3
 80097ac:	4907      	ldr	r1, [pc, #28]	@ (80097cc <VL53L0X_WrWord+0x50>)
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f7ff ff23 	bl	80095fa <_I2CWrite>
 80097b4:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d001      	beq.n	80097c0 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80097bc:	23ec      	movs	r3, #236	@ 0xec
 80097be:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80097c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	2000076c 	.word	0x2000076c

080097d0 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b084      	sub	sp, #16
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	4608      	mov	r0, r1
 80097da:	4611      	mov	r1, r2
 80097dc:	461a      	mov	r2, r3
 80097de:	4603      	mov	r3, r0
 80097e0:	70fb      	strb	r3, [r7, #3]
 80097e2:	460b      	mov	r3, r1
 80097e4:	70bb      	strb	r3, [r7, #2]
 80097e6:	4613      	mov	r3, r2
 80097e8:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097ea:	2300      	movs	r3, #0
 80097ec:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 80097ee:	f107 020e 	add.w	r2, r7, #14
 80097f2:	78fb      	ldrb	r3, [r7, #3]
 80097f4:	4619      	mov	r1, r3
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f000 f81e 	bl	8009838 <VL53L0X_RdByte>
 80097fc:	4603      	mov	r3, r0
 80097fe:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8009800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d110      	bne.n	800982a <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8009808:	7bba      	ldrb	r2, [r7, #14]
 800980a:	78bb      	ldrb	r3, [r7, #2]
 800980c:	4013      	ands	r3, r2
 800980e:	b2da      	uxtb	r2, r3
 8009810:	787b      	ldrb	r3, [r7, #1]
 8009812:	4313      	orrs	r3, r2
 8009814:	b2db      	uxtb	r3, r3
 8009816:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8009818:	7bba      	ldrb	r2, [r7, #14]
 800981a:	78fb      	ldrb	r3, [r7, #3]
 800981c:	4619      	mov	r1, r3
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7ff ff88 	bl	8009734 <VL53L0X_WrByte>
 8009824:	4603      	mov	r3, r0
 8009826:	73fb      	strb	r3, [r7, #15]
 8009828:	e000      	b.n	800982c <VL53L0X_UpdateByte+0x5c>
        goto done;
 800982a:	bf00      	nop
done:
    return Status;
 800982c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8009838:	b580      	push	{r7, lr}
 800983a:	b086      	sub	sp, #24
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	460b      	mov	r3, r1
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009846:	2300      	movs	r3, #0
 8009848:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800984a:	f107 030b 	add.w	r3, r7, #11
 800984e:	2201      	movs	r2, #1
 8009850:	4619      	mov	r1, r3
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	f7ff fed1 	bl	80095fa <_I2CWrite>
 8009858:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d002      	beq.n	8009866 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009860:	23ec      	movs	r3, #236	@ 0xec
 8009862:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009864:	e00c      	b.n	8009880 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8009866:	2201      	movs	r2, #1
 8009868:	6879      	ldr	r1, [r7, #4]
 800986a:	68f8      	ldr	r0, [r7, #12]
 800986c:	f7ff fee4 	bl	8009638 <_I2CRead>
 8009870:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d002      	beq.n	800987e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009878:	23ec      	movs	r3, #236	@ 0xec
 800987a:	75fb      	strb	r3, [r7, #23]
 800987c:	e000      	b.n	8009880 <VL53L0X_RdByte+0x48>
    }
done:
 800987e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8009880:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009884:	4618      	mov	r0, r3
 8009886:	3718      	adds	r7, #24
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	460b      	mov	r3, r1
 8009896:	607a      	str	r2, [r7, #4]
 8009898:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800989a:	2300      	movs	r3, #0
 800989c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800989e:	f107 030b 	add.w	r3, r7, #11
 80098a2:	2201      	movs	r2, #1
 80098a4:	4619      	mov	r1, r3
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f7ff fea7 	bl	80095fa <_I2CWrite>
 80098ac:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d002      	beq.n	80098ba <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80098b4:	23ec      	movs	r3, #236	@ 0xec
 80098b6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80098b8:	e015      	b.n	80098e6 <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80098ba:	2202      	movs	r2, #2
 80098bc:	490d      	ldr	r1, [pc, #52]	@ (80098f4 <VL53L0X_RdWord+0x68>)
 80098be:	68f8      	ldr	r0, [r7, #12]
 80098c0:	f7ff feba 	bl	8009638 <_I2CRead>
 80098c4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d002      	beq.n	80098d2 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80098cc:	23ec      	movs	r3, #236	@ 0xec
 80098ce:	75fb      	strb	r3, [r7, #23]
        goto done;
 80098d0:	e009      	b.n	80098e6 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80098d2:	4b08      	ldr	r3, [pc, #32]	@ (80098f4 <VL53L0X_RdWord+0x68>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	021b      	lsls	r3, r3, #8
 80098d8:	b29b      	uxth	r3, r3
 80098da:	4a06      	ldr	r2, [pc, #24]	@ (80098f4 <VL53L0X_RdWord+0x68>)
 80098dc:	7852      	ldrb	r2, [r2, #1]
 80098de:	4413      	add	r3, r2
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 80098e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop
 80098f4:	2000076c 	.word	0x2000076c

080098f8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b086      	sub	sp, #24
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	460b      	mov	r3, r1
 8009902:	607a      	str	r2, [r7, #4]
 8009904:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009906:	2300      	movs	r3, #0
 8009908:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800990a:	f107 030b 	add.w	r3, r7, #11
 800990e:	2201      	movs	r2, #1
 8009910:	4619      	mov	r1, r3
 8009912:	68f8      	ldr	r0, [r7, #12]
 8009914:	f7ff fe71 	bl	80095fa <_I2CWrite>
 8009918:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d002      	beq.n	8009926 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009920:	23ec      	movs	r3, #236	@ 0xec
 8009922:	75fb      	strb	r3, [r7, #23]
        goto done;
 8009924:	e01b      	b.n	800995e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8009926:	2204      	movs	r2, #4
 8009928:	4910      	ldr	r1, [pc, #64]	@ (800996c <VL53L0X_RdDWord+0x74>)
 800992a:	68f8      	ldr	r0, [r7, #12]
 800992c:	f7ff fe84 	bl	8009638 <_I2CRead>
 8009930:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8009938:	23ec      	movs	r3, #236	@ 0xec
 800993a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800993c:	e00f      	b.n	800995e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800993e:	4b0b      	ldr	r3, [pc, #44]	@ (800996c <VL53L0X_RdDWord+0x74>)
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	061a      	lsls	r2, r3, #24
 8009944:	4b09      	ldr	r3, [pc, #36]	@ (800996c <VL53L0X_RdDWord+0x74>)
 8009946:	785b      	ldrb	r3, [r3, #1]
 8009948:	041b      	lsls	r3, r3, #16
 800994a:	441a      	add	r2, r3
 800994c:	4b07      	ldr	r3, [pc, #28]	@ (800996c <VL53L0X_RdDWord+0x74>)
 800994e:	789b      	ldrb	r3, [r3, #2]
 8009950:	021b      	lsls	r3, r3, #8
 8009952:	4413      	add	r3, r2
 8009954:	4a05      	ldr	r2, [pc, #20]	@ (800996c <VL53L0X_RdDWord+0x74>)
 8009956:	78d2      	ldrb	r2, [r2, #3]
 8009958:	441a      	add	r2, r3
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800995e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009962:	4618      	mov	r0, r3
 8009964:	3718      	adds	r7, #24
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	2000076c 	.word	0x2000076c

08009970 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8009978:	2300      	movs	r3, #0
 800997a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800997c:	2002      	movs	r0, #2
 800997e:	f7f8 facd 	bl	8001f1c <HAL_Delay>
    return status;
 8009982:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3710      	adds	r7, #16
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}

0800998e <__cvt>:
 800998e:	2b00      	cmp	r3, #0
 8009990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009994:	461d      	mov	r5, r3
 8009996:	bfbb      	ittet	lt
 8009998:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800999c:	461d      	movlt	r5, r3
 800999e:	2300      	movge	r3, #0
 80099a0:	232d      	movlt	r3, #45	@ 0x2d
 80099a2:	b088      	sub	sp, #32
 80099a4:	4614      	mov	r4, r2
 80099a6:	bfb8      	it	lt
 80099a8:	4614      	movlt	r4, r2
 80099aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80099ac:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80099ae:	7013      	strb	r3, [r2, #0]
 80099b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099b2:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80099b6:	f023 0820 	bic.w	r8, r3, #32
 80099ba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80099be:	d005      	beq.n	80099cc <__cvt+0x3e>
 80099c0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80099c4:	d100      	bne.n	80099c8 <__cvt+0x3a>
 80099c6:	3601      	adds	r6, #1
 80099c8:	2302      	movs	r3, #2
 80099ca:	e000      	b.n	80099ce <__cvt+0x40>
 80099cc:	2303      	movs	r3, #3
 80099ce:	aa07      	add	r2, sp, #28
 80099d0:	9204      	str	r2, [sp, #16]
 80099d2:	aa06      	add	r2, sp, #24
 80099d4:	e9cd a202 	strd	sl, r2, [sp, #8]
 80099d8:	e9cd 3600 	strd	r3, r6, [sp]
 80099dc:	4622      	mov	r2, r4
 80099de:	462b      	mov	r3, r5
 80099e0:	f000 fe66 	bl	800a6b0 <_dtoa_r>
 80099e4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80099e8:	4607      	mov	r7, r0
 80099ea:	d119      	bne.n	8009a20 <__cvt+0x92>
 80099ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099ee:	07db      	lsls	r3, r3, #31
 80099f0:	d50e      	bpl.n	8009a10 <__cvt+0x82>
 80099f2:	eb00 0906 	add.w	r9, r0, r6
 80099f6:	2200      	movs	r2, #0
 80099f8:	2300      	movs	r3, #0
 80099fa:	4620      	mov	r0, r4
 80099fc:	4629      	mov	r1, r5
 80099fe:	f7f6 ffd3 	bl	80009a8 <__aeabi_dcmpeq>
 8009a02:	b108      	cbz	r0, 8009a08 <__cvt+0x7a>
 8009a04:	f8cd 901c 	str.w	r9, [sp, #28]
 8009a08:	2230      	movs	r2, #48	@ 0x30
 8009a0a:	9b07      	ldr	r3, [sp, #28]
 8009a0c:	454b      	cmp	r3, r9
 8009a0e:	d31e      	bcc.n	8009a4e <__cvt+0xc0>
 8009a10:	4638      	mov	r0, r7
 8009a12:	9b07      	ldr	r3, [sp, #28]
 8009a14:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009a16:	1bdb      	subs	r3, r3, r7
 8009a18:	6013      	str	r3, [r2, #0]
 8009a1a:	b008      	add	sp, #32
 8009a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a24:	eb00 0906 	add.w	r9, r0, r6
 8009a28:	d1e5      	bne.n	80099f6 <__cvt+0x68>
 8009a2a:	7803      	ldrb	r3, [r0, #0]
 8009a2c:	2b30      	cmp	r3, #48	@ 0x30
 8009a2e:	d10a      	bne.n	8009a46 <__cvt+0xb8>
 8009a30:	2200      	movs	r2, #0
 8009a32:	2300      	movs	r3, #0
 8009a34:	4620      	mov	r0, r4
 8009a36:	4629      	mov	r1, r5
 8009a38:	f7f6 ffb6 	bl	80009a8 <__aeabi_dcmpeq>
 8009a3c:	b918      	cbnz	r0, 8009a46 <__cvt+0xb8>
 8009a3e:	f1c6 0601 	rsb	r6, r6, #1
 8009a42:	f8ca 6000 	str.w	r6, [sl]
 8009a46:	f8da 3000 	ldr.w	r3, [sl]
 8009a4a:	4499      	add	r9, r3
 8009a4c:	e7d3      	b.n	80099f6 <__cvt+0x68>
 8009a4e:	1c59      	adds	r1, r3, #1
 8009a50:	9107      	str	r1, [sp, #28]
 8009a52:	701a      	strb	r2, [r3, #0]
 8009a54:	e7d9      	b.n	8009a0a <__cvt+0x7c>

08009a56 <__exponent>:
 8009a56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a58:	2900      	cmp	r1, #0
 8009a5a:	bfb6      	itet	lt
 8009a5c:	232d      	movlt	r3, #45	@ 0x2d
 8009a5e:	232b      	movge	r3, #43	@ 0x2b
 8009a60:	4249      	neglt	r1, r1
 8009a62:	2909      	cmp	r1, #9
 8009a64:	7002      	strb	r2, [r0, #0]
 8009a66:	7043      	strb	r3, [r0, #1]
 8009a68:	dd29      	ble.n	8009abe <__exponent+0x68>
 8009a6a:	f10d 0307 	add.w	r3, sp, #7
 8009a6e:	461d      	mov	r5, r3
 8009a70:	270a      	movs	r7, #10
 8009a72:	fbb1 f6f7 	udiv	r6, r1, r7
 8009a76:	461a      	mov	r2, r3
 8009a78:	fb07 1416 	mls	r4, r7, r6, r1
 8009a7c:	3430      	adds	r4, #48	@ 0x30
 8009a7e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009a82:	460c      	mov	r4, r1
 8009a84:	2c63      	cmp	r4, #99	@ 0x63
 8009a86:	4631      	mov	r1, r6
 8009a88:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a8c:	dcf1      	bgt.n	8009a72 <__exponent+0x1c>
 8009a8e:	3130      	adds	r1, #48	@ 0x30
 8009a90:	1e94      	subs	r4, r2, #2
 8009a92:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009a96:	4623      	mov	r3, r4
 8009a98:	1c41      	adds	r1, r0, #1
 8009a9a:	42ab      	cmp	r3, r5
 8009a9c:	d30a      	bcc.n	8009ab4 <__exponent+0x5e>
 8009a9e:	f10d 0309 	add.w	r3, sp, #9
 8009aa2:	1a9b      	subs	r3, r3, r2
 8009aa4:	42ac      	cmp	r4, r5
 8009aa6:	bf88      	it	hi
 8009aa8:	2300      	movhi	r3, #0
 8009aaa:	3302      	adds	r3, #2
 8009aac:	4403      	add	r3, r0
 8009aae:	1a18      	subs	r0, r3, r0
 8009ab0:	b003      	add	sp, #12
 8009ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ab4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009ab8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009abc:	e7ed      	b.n	8009a9a <__exponent+0x44>
 8009abe:	2330      	movs	r3, #48	@ 0x30
 8009ac0:	3130      	adds	r1, #48	@ 0x30
 8009ac2:	7083      	strb	r3, [r0, #2]
 8009ac4:	70c1      	strb	r1, [r0, #3]
 8009ac6:	1d03      	adds	r3, r0, #4
 8009ac8:	e7f1      	b.n	8009aae <__exponent+0x58>
	...

08009acc <_printf_float>:
 8009acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad0:	b091      	sub	sp, #68	@ 0x44
 8009ad2:	460c      	mov	r4, r1
 8009ad4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009ad8:	4616      	mov	r6, r2
 8009ada:	461f      	mov	r7, r3
 8009adc:	4605      	mov	r5, r0
 8009ade:	f000 fcc1 	bl	800a464 <_localeconv_r>
 8009ae2:	6803      	ldr	r3, [r0, #0]
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	9308      	str	r3, [sp, #32]
 8009ae8:	f7f6 fb32 	bl	8000150 <strlen>
 8009aec:	2300      	movs	r3, #0
 8009aee:	930e      	str	r3, [sp, #56]	@ 0x38
 8009af0:	f8d8 3000 	ldr.w	r3, [r8]
 8009af4:	9009      	str	r0, [sp, #36]	@ 0x24
 8009af6:	3307      	adds	r3, #7
 8009af8:	f023 0307 	bic.w	r3, r3, #7
 8009afc:	f103 0208 	add.w	r2, r3, #8
 8009b00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009b04:	f8d4 b000 	ldr.w	fp, [r4]
 8009b08:	f8c8 2000 	str.w	r2, [r8]
 8009b0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b16:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b22:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009b26:	4b9c      	ldr	r3, [pc, #624]	@ (8009d98 <_printf_float+0x2cc>)
 8009b28:	f7f6 ff70 	bl	8000a0c <__aeabi_dcmpun>
 8009b2c:	bb70      	cbnz	r0, 8009b8c <_printf_float+0xc0>
 8009b2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b32:	f04f 32ff 	mov.w	r2, #4294967295
 8009b36:	4b98      	ldr	r3, [pc, #608]	@ (8009d98 <_printf_float+0x2cc>)
 8009b38:	f7f6 ff4a 	bl	80009d0 <__aeabi_dcmple>
 8009b3c:	bb30      	cbnz	r0, 8009b8c <_printf_float+0xc0>
 8009b3e:	2200      	movs	r2, #0
 8009b40:	2300      	movs	r3, #0
 8009b42:	4640      	mov	r0, r8
 8009b44:	4649      	mov	r1, r9
 8009b46:	f7f6 ff39 	bl	80009bc <__aeabi_dcmplt>
 8009b4a:	b110      	cbz	r0, 8009b52 <_printf_float+0x86>
 8009b4c:	232d      	movs	r3, #45	@ 0x2d
 8009b4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b52:	4a92      	ldr	r2, [pc, #584]	@ (8009d9c <_printf_float+0x2d0>)
 8009b54:	4b92      	ldr	r3, [pc, #584]	@ (8009da0 <_printf_float+0x2d4>)
 8009b56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b5a:	bf94      	ite	ls
 8009b5c:	4690      	movls	r8, r2
 8009b5e:	4698      	movhi	r8, r3
 8009b60:	2303      	movs	r3, #3
 8009b62:	f04f 0900 	mov.w	r9, #0
 8009b66:	6123      	str	r3, [r4, #16]
 8009b68:	f02b 0304 	bic.w	r3, fp, #4
 8009b6c:	6023      	str	r3, [r4, #0]
 8009b6e:	4633      	mov	r3, r6
 8009b70:	4621      	mov	r1, r4
 8009b72:	4628      	mov	r0, r5
 8009b74:	9700      	str	r7, [sp, #0]
 8009b76:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009b78:	f000 f9d4 	bl	8009f24 <_printf_common>
 8009b7c:	3001      	adds	r0, #1
 8009b7e:	f040 8090 	bne.w	8009ca2 <_printf_float+0x1d6>
 8009b82:	f04f 30ff 	mov.w	r0, #4294967295
 8009b86:	b011      	add	sp, #68	@ 0x44
 8009b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8c:	4642      	mov	r2, r8
 8009b8e:	464b      	mov	r3, r9
 8009b90:	4640      	mov	r0, r8
 8009b92:	4649      	mov	r1, r9
 8009b94:	f7f6 ff3a 	bl	8000a0c <__aeabi_dcmpun>
 8009b98:	b148      	cbz	r0, 8009bae <_printf_float+0xe2>
 8009b9a:	464b      	mov	r3, r9
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	bfb8      	it	lt
 8009ba0:	232d      	movlt	r3, #45	@ 0x2d
 8009ba2:	4a80      	ldr	r2, [pc, #512]	@ (8009da4 <_printf_float+0x2d8>)
 8009ba4:	bfb8      	it	lt
 8009ba6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009baa:	4b7f      	ldr	r3, [pc, #508]	@ (8009da8 <_printf_float+0x2dc>)
 8009bac:	e7d3      	b.n	8009b56 <_printf_float+0x8a>
 8009bae:	6863      	ldr	r3, [r4, #4]
 8009bb0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009bb4:	1c5a      	adds	r2, r3, #1
 8009bb6:	d13f      	bne.n	8009c38 <_printf_float+0x16c>
 8009bb8:	2306      	movs	r3, #6
 8009bba:	6063      	str	r3, [r4, #4]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009bc2:	6023      	str	r3, [r4, #0]
 8009bc4:	9206      	str	r2, [sp, #24]
 8009bc6:	aa0e      	add	r2, sp, #56	@ 0x38
 8009bc8:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009bcc:	aa0d      	add	r2, sp, #52	@ 0x34
 8009bce:	9203      	str	r2, [sp, #12]
 8009bd0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009bd4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009bd8:	6863      	ldr	r3, [r4, #4]
 8009bda:	4642      	mov	r2, r8
 8009bdc:	9300      	str	r3, [sp, #0]
 8009bde:	4628      	mov	r0, r5
 8009be0:	464b      	mov	r3, r9
 8009be2:	910a      	str	r1, [sp, #40]	@ 0x28
 8009be4:	f7ff fed3 	bl	800998e <__cvt>
 8009be8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009bea:	4680      	mov	r8, r0
 8009bec:	2947      	cmp	r1, #71	@ 0x47
 8009bee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009bf0:	d128      	bne.n	8009c44 <_printf_float+0x178>
 8009bf2:	1cc8      	adds	r0, r1, #3
 8009bf4:	db02      	blt.n	8009bfc <_printf_float+0x130>
 8009bf6:	6863      	ldr	r3, [r4, #4]
 8009bf8:	4299      	cmp	r1, r3
 8009bfa:	dd40      	ble.n	8009c7e <_printf_float+0x1b2>
 8009bfc:	f1aa 0a02 	sub.w	sl, sl, #2
 8009c00:	fa5f fa8a 	uxtb.w	sl, sl
 8009c04:	4652      	mov	r2, sl
 8009c06:	3901      	subs	r1, #1
 8009c08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009c0c:	910d      	str	r1, [sp, #52]	@ 0x34
 8009c0e:	f7ff ff22 	bl	8009a56 <__exponent>
 8009c12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c14:	4681      	mov	r9, r0
 8009c16:	1813      	adds	r3, r2, r0
 8009c18:	2a01      	cmp	r2, #1
 8009c1a:	6123      	str	r3, [r4, #16]
 8009c1c:	dc02      	bgt.n	8009c24 <_printf_float+0x158>
 8009c1e:	6822      	ldr	r2, [r4, #0]
 8009c20:	07d2      	lsls	r2, r2, #31
 8009c22:	d501      	bpl.n	8009c28 <_printf_float+0x15c>
 8009c24:	3301      	adds	r3, #1
 8009c26:	6123      	str	r3, [r4, #16]
 8009c28:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d09e      	beq.n	8009b6e <_printf_float+0xa2>
 8009c30:	232d      	movs	r3, #45	@ 0x2d
 8009c32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c36:	e79a      	b.n	8009b6e <_printf_float+0xa2>
 8009c38:	2947      	cmp	r1, #71	@ 0x47
 8009c3a:	d1bf      	bne.n	8009bbc <_printf_float+0xf0>
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d1bd      	bne.n	8009bbc <_printf_float+0xf0>
 8009c40:	2301      	movs	r3, #1
 8009c42:	e7ba      	b.n	8009bba <_printf_float+0xee>
 8009c44:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c48:	d9dc      	bls.n	8009c04 <_printf_float+0x138>
 8009c4a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009c4e:	d118      	bne.n	8009c82 <_printf_float+0x1b6>
 8009c50:	2900      	cmp	r1, #0
 8009c52:	6863      	ldr	r3, [r4, #4]
 8009c54:	dd0b      	ble.n	8009c6e <_printf_float+0x1a2>
 8009c56:	6121      	str	r1, [r4, #16]
 8009c58:	b913      	cbnz	r3, 8009c60 <_printf_float+0x194>
 8009c5a:	6822      	ldr	r2, [r4, #0]
 8009c5c:	07d0      	lsls	r0, r2, #31
 8009c5e:	d502      	bpl.n	8009c66 <_printf_float+0x19a>
 8009c60:	3301      	adds	r3, #1
 8009c62:	440b      	add	r3, r1
 8009c64:	6123      	str	r3, [r4, #16]
 8009c66:	f04f 0900 	mov.w	r9, #0
 8009c6a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009c6c:	e7dc      	b.n	8009c28 <_printf_float+0x15c>
 8009c6e:	b913      	cbnz	r3, 8009c76 <_printf_float+0x1aa>
 8009c70:	6822      	ldr	r2, [r4, #0]
 8009c72:	07d2      	lsls	r2, r2, #31
 8009c74:	d501      	bpl.n	8009c7a <_printf_float+0x1ae>
 8009c76:	3302      	adds	r3, #2
 8009c78:	e7f4      	b.n	8009c64 <_printf_float+0x198>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e7f2      	b.n	8009c64 <_printf_float+0x198>
 8009c7e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009c82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c84:	4299      	cmp	r1, r3
 8009c86:	db05      	blt.n	8009c94 <_printf_float+0x1c8>
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	6121      	str	r1, [r4, #16]
 8009c8c:	07d8      	lsls	r0, r3, #31
 8009c8e:	d5ea      	bpl.n	8009c66 <_printf_float+0x19a>
 8009c90:	1c4b      	adds	r3, r1, #1
 8009c92:	e7e7      	b.n	8009c64 <_printf_float+0x198>
 8009c94:	2900      	cmp	r1, #0
 8009c96:	bfcc      	ite	gt
 8009c98:	2201      	movgt	r2, #1
 8009c9a:	f1c1 0202 	rsble	r2, r1, #2
 8009c9e:	4413      	add	r3, r2
 8009ca0:	e7e0      	b.n	8009c64 <_printf_float+0x198>
 8009ca2:	6823      	ldr	r3, [r4, #0]
 8009ca4:	055a      	lsls	r2, r3, #21
 8009ca6:	d407      	bmi.n	8009cb8 <_printf_float+0x1ec>
 8009ca8:	6923      	ldr	r3, [r4, #16]
 8009caa:	4642      	mov	r2, r8
 8009cac:	4631      	mov	r1, r6
 8009cae:	4628      	mov	r0, r5
 8009cb0:	47b8      	blx	r7
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	d12b      	bne.n	8009d0e <_printf_float+0x242>
 8009cb6:	e764      	b.n	8009b82 <_printf_float+0xb6>
 8009cb8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009cbc:	f240 80dc 	bls.w	8009e78 <_printf_float+0x3ac>
 8009cc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	f7f6 fe6e 	bl	80009a8 <__aeabi_dcmpeq>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d033      	beq.n	8009d38 <_printf_float+0x26c>
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	4631      	mov	r1, r6
 8009cd4:	4628      	mov	r0, r5
 8009cd6:	4a35      	ldr	r2, [pc, #212]	@ (8009dac <_printf_float+0x2e0>)
 8009cd8:	47b8      	blx	r7
 8009cda:	3001      	adds	r0, #1
 8009cdc:	f43f af51 	beq.w	8009b82 <_printf_float+0xb6>
 8009ce0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009ce4:	4543      	cmp	r3, r8
 8009ce6:	db02      	blt.n	8009cee <_printf_float+0x222>
 8009ce8:	6823      	ldr	r3, [r4, #0]
 8009cea:	07d8      	lsls	r0, r3, #31
 8009cec:	d50f      	bpl.n	8009d0e <_printf_float+0x242>
 8009cee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009cf2:	4631      	mov	r1, r6
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	47b8      	blx	r7
 8009cf8:	3001      	adds	r0, #1
 8009cfa:	f43f af42 	beq.w	8009b82 <_printf_float+0xb6>
 8009cfe:	f04f 0900 	mov.w	r9, #0
 8009d02:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d06:	f104 0a1a 	add.w	sl, r4, #26
 8009d0a:	45c8      	cmp	r8, r9
 8009d0c:	dc09      	bgt.n	8009d22 <_printf_float+0x256>
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	079b      	lsls	r3, r3, #30
 8009d12:	f100 8102 	bmi.w	8009f1a <_printf_float+0x44e>
 8009d16:	68e0      	ldr	r0, [r4, #12]
 8009d18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d1a:	4298      	cmp	r0, r3
 8009d1c:	bfb8      	it	lt
 8009d1e:	4618      	movlt	r0, r3
 8009d20:	e731      	b.n	8009b86 <_printf_float+0xba>
 8009d22:	2301      	movs	r3, #1
 8009d24:	4652      	mov	r2, sl
 8009d26:	4631      	mov	r1, r6
 8009d28:	4628      	mov	r0, r5
 8009d2a:	47b8      	blx	r7
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	f43f af28 	beq.w	8009b82 <_printf_float+0xb6>
 8009d32:	f109 0901 	add.w	r9, r9, #1
 8009d36:	e7e8      	b.n	8009d0a <_printf_float+0x23e>
 8009d38:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	dc38      	bgt.n	8009db0 <_printf_float+0x2e4>
 8009d3e:	2301      	movs	r3, #1
 8009d40:	4631      	mov	r1, r6
 8009d42:	4628      	mov	r0, r5
 8009d44:	4a19      	ldr	r2, [pc, #100]	@ (8009dac <_printf_float+0x2e0>)
 8009d46:	47b8      	blx	r7
 8009d48:	3001      	adds	r0, #1
 8009d4a:	f43f af1a 	beq.w	8009b82 <_printf_float+0xb6>
 8009d4e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009d52:	ea59 0303 	orrs.w	r3, r9, r3
 8009d56:	d102      	bne.n	8009d5e <_printf_float+0x292>
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	07d9      	lsls	r1, r3, #31
 8009d5c:	d5d7      	bpl.n	8009d0e <_printf_float+0x242>
 8009d5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d62:	4631      	mov	r1, r6
 8009d64:	4628      	mov	r0, r5
 8009d66:	47b8      	blx	r7
 8009d68:	3001      	adds	r0, #1
 8009d6a:	f43f af0a 	beq.w	8009b82 <_printf_float+0xb6>
 8009d6e:	f04f 0a00 	mov.w	sl, #0
 8009d72:	f104 0b1a 	add.w	fp, r4, #26
 8009d76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d78:	425b      	negs	r3, r3
 8009d7a:	4553      	cmp	r3, sl
 8009d7c:	dc01      	bgt.n	8009d82 <_printf_float+0x2b6>
 8009d7e:	464b      	mov	r3, r9
 8009d80:	e793      	b.n	8009caa <_printf_float+0x1de>
 8009d82:	2301      	movs	r3, #1
 8009d84:	465a      	mov	r2, fp
 8009d86:	4631      	mov	r1, r6
 8009d88:	4628      	mov	r0, r5
 8009d8a:	47b8      	blx	r7
 8009d8c:	3001      	adds	r0, #1
 8009d8e:	f43f aef8 	beq.w	8009b82 <_printf_float+0xb6>
 8009d92:	f10a 0a01 	add.w	sl, sl, #1
 8009d96:	e7ee      	b.n	8009d76 <_printf_float+0x2aa>
 8009d98:	7fefffff 	.word	0x7fefffff
 8009d9c:	0800c312 	.word	0x0800c312
 8009da0:	0800c316 	.word	0x0800c316
 8009da4:	0800c31a 	.word	0x0800c31a
 8009da8:	0800c31e 	.word	0x0800c31e
 8009dac:	0800c322 	.word	0x0800c322
 8009db0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009db2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009db6:	4553      	cmp	r3, sl
 8009db8:	bfa8      	it	ge
 8009dba:	4653      	movge	r3, sl
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	4699      	mov	r9, r3
 8009dc0:	dc36      	bgt.n	8009e30 <_printf_float+0x364>
 8009dc2:	f04f 0b00 	mov.w	fp, #0
 8009dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009dca:	f104 021a 	add.w	r2, r4, #26
 8009dce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009dd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dd2:	eba3 0309 	sub.w	r3, r3, r9
 8009dd6:	455b      	cmp	r3, fp
 8009dd8:	dc31      	bgt.n	8009e3e <_printf_float+0x372>
 8009dda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ddc:	459a      	cmp	sl, r3
 8009dde:	dc3a      	bgt.n	8009e56 <_printf_float+0x38a>
 8009de0:	6823      	ldr	r3, [r4, #0]
 8009de2:	07da      	lsls	r2, r3, #31
 8009de4:	d437      	bmi.n	8009e56 <_printf_float+0x38a>
 8009de6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009de8:	ebaa 0903 	sub.w	r9, sl, r3
 8009dec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009dee:	ebaa 0303 	sub.w	r3, sl, r3
 8009df2:	4599      	cmp	r9, r3
 8009df4:	bfa8      	it	ge
 8009df6:	4699      	movge	r9, r3
 8009df8:	f1b9 0f00 	cmp.w	r9, #0
 8009dfc:	dc33      	bgt.n	8009e66 <_printf_float+0x39a>
 8009dfe:	f04f 0800 	mov.w	r8, #0
 8009e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e06:	f104 0b1a 	add.w	fp, r4, #26
 8009e0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8009e10:	eba3 0309 	sub.w	r3, r3, r9
 8009e14:	4543      	cmp	r3, r8
 8009e16:	f77f af7a 	ble.w	8009d0e <_printf_float+0x242>
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	465a      	mov	r2, fp
 8009e1e:	4631      	mov	r1, r6
 8009e20:	4628      	mov	r0, r5
 8009e22:	47b8      	blx	r7
 8009e24:	3001      	adds	r0, #1
 8009e26:	f43f aeac 	beq.w	8009b82 <_printf_float+0xb6>
 8009e2a:	f108 0801 	add.w	r8, r8, #1
 8009e2e:	e7ec      	b.n	8009e0a <_printf_float+0x33e>
 8009e30:	4642      	mov	r2, r8
 8009e32:	4631      	mov	r1, r6
 8009e34:	4628      	mov	r0, r5
 8009e36:	47b8      	blx	r7
 8009e38:	3001      	adds	r0, #1
 8009e3a:	d1c2      	bne.n	8009dc2 <_printf_float+0x2f6>
 8009e3c:	e6a1      	b.n	8009b82 <_printf_float+0xb6>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	4631      	mov	r1, r6
 8009e42:	4628      	mov	r0, r5
 8009e44:	920a      	str	r2, [sp, #40]	@ 0x28
 8009e46:	47b8      	blx	r7
 8009e48:	3001      	adds	r0, #1
 8009e4a:	f43f ae9a 	beq.w	8009b82 <_printf_float+0xb6>
 8009e4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e50:	f10b 0b01 	add.w	fp, fp, #1
 8009e54:	e7bb      	b.n	8009dce <_printf_float+0x302>
 8009e56:	4631      	mov	r1, r6
 8009e58:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	47b8      	blx	r7
 8009e60:	3001      	adds	r0, #1
 8009e62:	d1c0      	bne.n	8009de6 <_printf_float+0x31a>
 8009e64:	e68d      	b.n	8009b82 <_printf_float+0xb6>
 8009e66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e68:	464b      	mov	r3, r9
 8009e6a:	4631      	mov	r1, r6
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	4442      	add	r2, r8
 8009e70:	47b8      	blx	r7
 8009e72:	3001      	adds	r0, #1
 8009e74:	d1c3      	bne.n	8009dfe <_printf_float+0x332>
 8009e76:	e684      	b.n	8009b82 <_printf_float+0xb6>
 8009e78:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009e7c:	f1ba 0f01 	cmp.w	sl, #1
 8009e80:	dc01      	bgt.n	8009e86 <_printf_float+0x3ba>
 8009e82:	07db      	lsls	r3, r3, #31
 8009e84:	d536      	bpl.n	8009ef4 <_printf_float+0x428>
 8009e86:	2301      	movs	r3, #1
 8009e88:	4642      	mov	r2, r8
 8009e8a:	4631      	mov	r1, r6
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	47b8      	blx	r7
 8009e90:	3001      	adds	r0, #1
 8009e92:	f43f ae76 	beq.w	8009b82 <_printf_float+0xb6>
 8009e96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e9a:	4631      	mov	r1, r6
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	47b8      	blx	r7
 8009ea0:	3001      	adds	r0, #1
 8009ea2:	f43f ae6e 	beq.w	8009b82 <_printf_float+0xb6>
 8009ea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009eaa:	2200      	movs	r2, #0
 8009eac:	2300      	movs	r3, #0
 8009eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009eb2:	f7f6 fd79 	bl	80009a8 <__aeabi_dcmpeq>
 8009eb6:	b9c0      	cbnz	r0, 8009eea <_printf_float+0x41e>
 8009eb8:	4653      	mov	r3, sl
 8009eba:	f108 0201 	add.w	r2, r8, #1
 8009ebe:	4631      	mov	r1, r6
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	47b8      	blx	r7
 8009ec4:	3001      	adds	r0, #1
 8009ec6:	d10c      	bne.n	8009ee2 <_printf_float+0x416>
 8009ec8:	e65b      	b.n	8009b82 <_printf_float+0xb6>
 8009eca:	2301      	movs	r3, #1
 8009ecc:	465a      	mov	r2, fp
 8009ece:	4631      	mov	r1, r6
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	47b8      	blx	r7
 8009ed4:	3001      	adds	r0, #1
 8009ed6:	f43f ae54 	beq.w	8009b82 <_printf_float+0xb6>
 8009eda:	f108 0801 	add.w	r8, r8, #1
 8009ede:	45d0      	cmp	r8, sl
 8009ee0:	dbf3      	blt.n	8009eca <_printf_float+0x3fe>
 8009ee2:	464b      	mov	r3, r9
 8009ee4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ee8:	e6e0      	b.n	8009cac <_printf_float+0x1e0>
 8009eea:	f04f 0800 	mov.w	r8, #0
 8009eee:	f104 0b1a 	add.w	fp, r4, #26
 8009ef2:	e7f4      	b.n	8009ede <_printf_float+0x412>
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	4642      	mov	r2, r8
 8009ef8:	e7e1      	b.n	8009ebe <_printf_float+0x3f2>
 8009efa:	2301      	movs	r3, #1
 8009efc:	464a      	mov	r2, r9
 8009efe:	4631      	mov	r1, r6
 8009f00:	4628      	mov	r0, r5
 8009f02:	47b8      	blx	r7
 8009f04:	3001      	adds	r0, #1
 8009f06:	f43f ae3c 	beq.w	8009b82 <_printf_float+0xb6>
 8009f0a:	f108 0801 	add.w	r8, r8, #1
 8009f0e:	68e3      	ldr	r3, [r4, #12]
 8009f10:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009f12:	1a5b      	subs	r3, r3, r1
 8009f14:	4543      	cmp	r3, r8
 8009f16:	dcf0      	bgt.n	8009efa <_printf_float+0x42e>
 8009f18:	e6fd      	b.n	8009d16 <_printf_float+0x24a>
 8009f1a:	f04f 0800 	mov.w	r8, #0
 8009f1e:	f104 0919 	add.w	r9, r4, #25
 8009f22:	e7f4      	b.n	8009f0e <_printf_float+0x442>

08009f24 <_printf_common>:
 8009f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f28:	4616      	mov	r6, r2
 8009f2a:	4698      	mov	r8, r3
 8009f2c:	688a      	ldr	r2, [r1, #8]
 8009f2e:	690b      	ldr	r3, [r1, #16]
 8009f30:	4607      	mov	r7, r0
 8009f32:	4293      	cmp	r3, r2
 8009f34:	bfb8      	it	lt
 8009f36:	4613      	movlt	r3, r2
 8009f38:	6033      	str	r3, [r6, #0]
 8009f3a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f3e:	460c      	mov	r4, r1
 8009f40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f44:	b10a      	cbz	r2, 8009f4a <_printf_common+0x26>
 8009f46:	3301      	adds	r3, #1
 8009f48:	6033      	str	r3, [r6, #0]
 8009f4a:	6823      	ldr	r3, [r4, #0]
 8009f4c:	0699      	lsls	r1, r3, #26
 8009f4e:	bf42      	ittt	mi
 8009f50:	6833      	ldrmi	r3, [r6, #0]
 8009f52:	3302      	addmi	r3, #2
 8009f54:	6033      	strmi	r3, [r6, #0]
 8009f56:	6825      	ldr	r5, [r4, #0]
 8009f58:	f015 0506 	ands.w	r5, r5, #6
 8009f5c:	d106      	bne.n	8009f6c <_printf_common+0x48>
 8009f5e:	f104 0a19 	add.w	sl, r4, #25
 8009f62:	68e3      	ldr	r3, [r4, #12]
 8009f64:	6832      	ldr	r2, [r6, #0]
 8009f66:	1a9b      	subs	r3, r3, r2
 8009f68:	42ab      	cmp	r3, r5
 8009f6a:	dc2b      	bgt.n	8009fc4 <_printf_common+0xa0>
 8009f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f70:	6822      	ldr	r2, [r4, #0]
 8009f72:	3b00      	subs	r3, #0
 8009f74:	bf18      	it	ne
 8009f76:	2301      	movne	r3, #1
 8009f78:	0692      	lsls	r2, r2, #26
 8009f7a:	d430      	bmi.n	8009fde <_printf_common+0xba>
 8009f7c:	4641      	mov	r1, r8
 8009f7e:	4638      	mov	r0, r7
 8009f80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f84:	47c8      	blx	r9
 8009f86:	3001      	adds	r0, #1
 8009f88:	d023      	beq.n	8009fd2 <_printf_common+0xae>
 8009f8a:	6823      	ldr	r3, [r4, #0]
 8009f8c:	6922      	ldr	r2, [r4, #16]
 8009f8e:	f003 0306 	and.w	r3, r3, #6
 8009f92:	2b04      	cmp	r3, #4
 8009f94:	bf14      	ite	ne
 8009f96:	2500      	movne	r5, #0
 8009f98:	6833      	ldreq	r3, [r6, #0]
 8009f9a:	f04f 0600 	mov.w	r6, #0
 8009f9e:	bf08      	it	eq
 8009fa0:	68e5      	ldreq	r5, [r4, #12]
 8009fa2:	f104 041a 	add.w	r4, r4, #26
 8009fa6:	bf08      	it	eq
 8009fa8:	1aed      	subeq	r5, r5, r3
 8009faa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009fae:	bf08      	it	eq
 8009fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	bfc4      	itt	gt
 8009fb8:	1a9b      	subgt	r3, r3, r2
 8009fba:	18ed      	addgt	r5, r5, r3
 8009fbc:	42b5      	cmp	r5, r6
 8009fbe:	d11a      	bne.n	8009ff6 <_printf_common+0xd2>
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	e008      	b.n	8009fd6 <_printf_common+0xb2>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	4652      	mov	r2, sl
 8009fc8:	4641      	mov	r1, r8
 8009fca:	4638      	mov	r0, r7
 8009fcc:	47c8      	blx	r9
 8009fce:	3001      	adds	r0, #1
 8009fd0:	d103      	bne.n	8009fda <_printf_common+0xb6>
 8009fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fda:	3501      	adds	r5, #1
 8009fdc:	e7c1      	b.n	8009f62 <_printf_common+0x3e>
 8009fde:	2030      	movs	r0, #48	@ 0x30
 8009fe0:	18e1      	adds	r1, r4, r3
 8009fe2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009fe6:	1c5a      	adds	r2, r3, #1
 8009fe8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009fec:	4422      	add	r2, r4
 8009fee:	3302      	adds	r3, #2
 8009ff0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ff4:	e7c2      	b.n	8009f7c <_printf_common+0x58>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	4622      	mov	r2, r4
 8009ffa:	4641      	mov	r1, r8
 8009ffc:	4638      	mov	r0, r7
 8009ffe:	47c8      	blx	r9
 800a000:	3001      	adds	r0, #1
 800a002:	d0e6      	beq.n	8009fd2 <_printf_common+0xae>
 800a004:	3601      	adds	r6, #1
 800a006:	e7d9      	b.n	8009fbc <_printf_common+0x98>

0800a008 <_printf_i>:
 800a008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a00c:	7e0f      	ldrb	r7, [r1, #24]
 800a00e:	4691      	mov	r9, r2
 800a010:	2f78      	cmp	r7, #120	@ 0x78
 800a012:	4680      	mov	r8, r0
 800a014:	460c      	mov	r4, r1
 800a016:	469a      	mov	sl, r3
 800a018:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a01a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a01e:	d807      	bhi.n	800a030 <_printf_i+0x28>
 800a020:	2f62      	cmp	r7, #98	@ 0x62
 800a022:	d80a      	bhi.n	800a03a <_printf_i+0x32>
 800a024:	2f00      	cmp	r7, #0
 800a026:	f000 80d3 	beq.w	800a1d0 <_printf_i+0x1c8>
 800a02a:	2f58      	cmp	r7, #88	@ 0x58
 800a02c:	f000 80ba 	beq.w	800a1a4 <_printf_i+0x19c>
 800a030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a034:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a038:	e03a      	b.n	800a0b0 <_printf_i+0xa8>
 800a03a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a03e:	2b15      	cmp	r3, #21
 800a040:	d8f6      	bhi.n	800a030 <_printf_i+0x28>
 800a042:	a101      	add	r1, pc, #4	@ (adr r1, 800a048 <_printf_i+0x40>)
 800a044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a048:	0800a0a1 	.word	0x0800a0a1
 800a04c:	0800a0b5 	.word	0x0800a0b5
 800a050:	0800a031 	.word	0x0800a031
 800a054:	0800a031 	.word	0x0800a031
 800a058:	0800a031 	.word	0x0800a031
 800a05c:	0800a031 	.word	0x0800a031
 800a060:	0800a0b5 	.word	0x0800a0b5
 800a064:	0800a031 	.word	0x0800a031
 800a068:	0800a031 	.word	0x0800a031
 800a06c:	0800a031 	.word	0x0800a031
 800a070:	0800a031 	.word	0x0800a031
 800a074:	0800a1b7 	.word	0x0800a1b7
 800a078:	0800a0df 	.word	0x0800a0df
 800a07c:	0800a171 	.word	0x0800a171
 800a080:	0800a031 	.word	0x0800a031
 800a084:	0800a031 	.word	0x0800a031
 800a088:	0800a1d9 	.word	0x0800a1d9
 800a08c:	0800a031 	.word	0x0800a031
 800a090:	0800a0df 	.word	0x0800a0df
 800a094:	0800a031 	.word	0x0800a031
 800a098:	0800a031 	.word	0x0800a031
 800a09c:	0800a179 	.word	0x0800a179
 800a0a0:	6833      	ldr	r3, [r6, #0]
 800a0a2:	1d1a      	adds	r2, r3, #4
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	6032      	str	r2, [r6, #0]
 800a0a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	e09e      	b.n	800a1f2 <_printf_i+0x1ea>
 800a0b4:	6833      	ldr	r3, [r6, #0]
 800a0b6:	6820      	ldr	r0, [r4, #0]
 800a0b8:	1d19      	adds	r1, r3, #4
 800a0ba:	6031      	str	r1, [r6, #0]
 800a0bc:	0606      	lsls	r6, r0, #24
 800a0be:	d501      	bpl.n	800a0c4 <_printf_i+0xbc>
 800a0c0:	681d      	ldr	r5, [r3, #0]
 800a0c2:	e003      	b.n	800a0cc <_printf_i+0xc4>
 800a0c4:	0645      	lsls	r5, r0, #25
 800a0c6:	d5fb      	bpl.n	800a0c0 <_printf_i+0xb8>
 800a0c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a0cc:	2d00      	cmp	r5, #0
 800a0ce:	da03      	bge.n	800a0d8 <_printf_i+0xd0>
 800a0d0:	232d      	movs	r3, #45	@ 0x2d
 800a0d2:	426d      	negs	r5, r5
 800a0d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0d8:	230a      	movs	r3, #10
 800a0da:	4859      	ldr	r0, [pc, #356]	@ (800a240 <_printf_i+0x238>)
 800a0dc:	e011      	b.n	800a102 <_printf_i+0xfa>
 800a0de:	6821      	ldr	r1, [r4, #0]
 800a0e0:	6833      	ldr	r3, [r6, #0]
 800a0e2:	0608      	lsls	r0, r1, #24
 800a0e4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a0e8:	d402      	bmi.n	800a0f0 <_printf_i+0xe8>
 800a0ea:	0649      	lsls	r1, r1, #25
 800a0ec:	bf48      	it	mi
 800a0ee:	b2ad      	uxthmi	r5, r5
 800a0f0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a0f2:	6033      	str	r3, [r6, #0]
 800a0f4:	bf14      	ite	ne
 800a0f6:	230a      	movne	r3, #10
 800a0f8:	2308      	moveq	r3, #8
 800a0fa:	4851      	ldr	r0, [pc, #324]	@ (800a240 <_printf_i+0x238>)
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a102:	6866      	ldr	r6, [r4, #4]
 800a104:	2e00      	cmp	r6, #0
 800a106:	bfa8      	it	ge
 800a108:	6821      	ldrge	r1, [r4, #0]
 800a10a:	60a6      	str	r6, [r4, #8]
 800a10c:	bfa4      	itt	ge
 800a10e:	f021 0104 	bicge.w	r1, r1, #4
 800a112:	6021      	strge	r1, [r4, #0]
 800a114:	b90d      	cbnz	r5, 800a11a <_printf_i+0x112>
 800a116:	2e00      	cmp	r6, #0
 800a118:	d04b      	beq.n	800a1b2 <_printf_i+0x1aa>
 800a11a:	4616      	mov	r6, r2
 800a11c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a120:	fb03 5711 	mls	r7, r3, r1, r5
 800a124:	5dc7      	ldrb	r7, [r0, r7]
 800a126:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a12a:	462f      	mov	r7, r5
 800a12c:	42bb      	cmp	r3, r7
 800a12e:	460d      	mov	r5, r1
 800a130:	d9f4      	bls.n	800a11c <_printf_i+0x114>
 800a132:	2b08      	cmp	r3, #8
 800a134:	d10b      	bne.n	800a14e <_printf_i+0x146>
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	07df      	lsls	r7, r3, #31
 800a13a:	d508      	bpl.n	800a14e <_printf_i+0x146>
 800a13c:	6923      	ldr	r3, [r4, #16]
 800a13e:	6861      	ldr	r1, [r4, #4]
 800a140:	4299      	cmp	r1, r3
 800a142:	bfde      	ittt	le
 800a144:	2330      	movle	r3, #48	@ 0x30
 800a146:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a14a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a14e:	1b92      	subs	r2, r2, r6
 800a150:	6122      	str	r2, [r4, #16]
 800a152:	464b      	mov	r3, r9
 800a154:	4621      	mov	r1, r4
 800a156:	4640      	mov	r0, r8
 800a158:	f8cd a000 	str.w	sl, [sp]
 800a15c:	aa03      	add	r2, sp, #12
 800a15e:	f7ff fee1 	bl	8009f24 <_printf_common>
 800a162:	3001      	adds	r0, #1
 800a164:	d14a      	bne.n	800a1fc <_printf_i+0x1f4>
 800a166:	f04f 30ff 	mov.w	r0, #4294967295
 800a16a:	b004      	add	sp, #16
 800a16c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a170:	6823      	ldr	r3, [r4, #0]
 800a172:	f043 0320 	orr.w	r3, r3, #32
 800a176:	6023      	str	r3, [r4, #0]
 800a178:	2778      	movs	r7, #120	@ 0x78
 800a17a:	4832      	ldr	r0, [pc, #200]	@ (800a244 <_printf_i+0x23c>)
 800a17c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a180:	6823      	ldr	r3, [r4, #0]
 800a182:	6831      	ldr	r1, [r6, #0]
 800a184:	061f      	lsls	r7, r3, #24
 800a186:	f851 5b04 	ldr.w	r5, [r1], #4
 800a18a:	d402      	bmi.n	800a192 <_printf_i+0x18a>
 800a18c:	065f      	lsls	r7, r3, #25
 800a18e:	bf48      	it	mi
 800a190:	b2ad      	uxthmi	r5, r5
 800a192:	6031      	str	r1, [r6, #0]
 800a194:	07d9      	lsls	r1, r3, #31
 800a196:	bf44      	itt	mi
 800a198:	f043 0320 	orrmi.w	r3, r3, #32
 800a19c:	6023      	strmi	r3, [r4, #0]
 800a19e:	b11d      	cbz	r5, 800a1a8 <_printf_i+0x1a0>
 800a1a0:	2310      	movs	r3, #16
 800a1a2:	e7ab      	b.n	800a0fc <_printf_i+0xf4>
 800a1a4:	4826      	ldr	r0, [pc, #152]	@ (800a240 <_printf_i+0x238>)
 800a1a6:	e7e9      	b.n	800a17c <_printf_i+0x174>
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	f023 0320 	bic.w	r3, r3, #32
 800a1ae:	6023      	str	r3, [r4, #0]
 800a1b0:	e7f6      	b.n	800a1a0 <_printf_i+0x198>
 800a1b2:	4616      	mov	r6, r2
 800a1b4:	e7bd      	b.n	800a132 <_printf_i+0x12a>
 800a1b6:	6833      	ldr	r3, [r6, #0]
 800a1b8:	6825      	ldr	r5, [r4, #0]
 800a1ba:	1d18      	adds	r0, r3, #4
 800a1bc:	6961      	ldr	r1, [r4, #20]
 800a1be:	6030      	str	r0, [r6, #0]
 800a1c0:	062e      	lsls	r6, r5, #24
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	d501      	bpl.n	800a1ca <_printf_i+0x1c2>
 800a1c6:	6019      	str	r1, [r3, #0]
 800a1c8:	e002      	b.n	800a1d0 <_printf_i+0x1c8>
 800a1ca:	0668      	lsls	r0, r5, #25
 800a1cc:	d5fb      	bpl.n	800a1c6 <_printf_i+0x1be>
 800a1ce:	8019      	strh	r1, [r3, #0]
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	4616      	mov	r6, r2
 800a1d4:	6123      	str	r3, [r4, #16]
 800a1d6:	e7bc      	b.n	800a152 <_printf_i+0x14a>
 800a1d8:	6833      	ldr	r3, [r6, #0]
 800a1da:	2100      	movs	r1, #0
 800a1dc:	1d1a      	adds	r2, r3, #4
 800a1de:	6032      	str	r2, [r6, #0]
 800a1e0:	681e      	ldr	r6, [r3, #0]
 800a1e2:	6862      	ldr	r2, [r4, #4]
 800a1e4:	4630      	mov	r0, r6
 800a1e6:	f000 f9bc 	bl	800a562 <memchr>
 800a1ea:	b108      	cbz	r0, 800a1f0 <_printf_i+0x1e8>
 800a1ec:	1b80      	subs	r0, r0, r6
 800a1ee:	6060      	str	r0, [r4, #4]
 800a1f0:	6863      	ldr	r3, [r4, #4]
 800a1f2:	6123      	str	r3, [r4, #16]
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1fa:	e7aa      	b.n	800a152 <_printf_i+0x14a>
 800a1fc:	4632      	mov	r2, r6
 800a1fe:	4649      	mov	r1, r9
 800a200:	4640      	mov	r0, r8
 800a202:	6923      	ldr	r3, [r4, #16]
 800a204:	47d0      	blx	sl
 800a206:	3001      	adds	r0, #1
 800a208:	d0ad      	beq.n	800a166 <_printf_i+0x15e>
 800a20a:	6823      	ldr	r3, [r4, #0]
 800a20c:	079b      	lsls	r3, r3, #30
 800a20e:	d413      	bmi.n	800a238 <_printf_i+0x230>
 800a210:	68e0      	ldr	r0, [r4, #12]
 800a212:	9b03      	ldr	r3, [sp, #12]
 800a214:	4298      	cmp	r0, r3
 800a216:	bfb8      	it	lt
 800a218:	4618      	movlt	r0, r3
 800a21a:	e7a6      	b.n	800a16a <_printf_i+0x162>
 800a21c:	2301      	movs	r3, #1
 800a21e:	4632      	mov	r2, r6
 800a220:	4649      	mov	r1, r9
 800a222:	4640      	mov	r0, r8
 800a224:	47d0      	blx	sl
 800a226:	3001      	adds	r0, #1
 800a228:	d09d      	beq.n	800a166 <_printf_i+0x15e>
 800a22a:	3501      	adds	r5, #1
 800a22c:	68e3      	ldr	r3, [r4, #12]
 800a22e:	9903      	ldr	r1, [sp, #12]
 800a230:	1a5b      	subs	r3, r3, r1
 800a232:	42ab      	cmp	r3, r5
 800a234:	dcf2      	bgt.n	800a21c <_printf_i+0x214>
 800a236:	e7eb      	b.n	800a210 <_printf_i+0x208>
 800a238:	2500      	movs	r5, #0
 800a23a:	f104 0619 	add.w	r6, r4, #25
 800a23e:	e7f5      	b.n	800a22c <_printf_i+0x224>
 800a240:	0800c324 	.word	0x0800c324
 800a244:	0800c335 	.word	0x0800c335

0800a248 <std>:
 800a248:	2300      	movs	r3, #0
 800a24a:	b510      	push	{r4, lr}
 800a24c:	4604      	mov	r4, r0
 800a24e:	e9c0 3300 	strd	r3, r3, [r0]
 800a252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a256:	6083      	str	r3, [r0, #8]
 800a258:	8181      	strh	r1, [r0, #12]
 800a25a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a25c:	81c2      	strh	r2, [r0, #14]
 800a25e:	6183      	str	r3, [r0, #24]
 800a260:	4619      	mov	r1, r3
 800a262:	2208      	movs	r2, #8
 800a264:	305c      	adds	r0, #92	@ 0x5c
 800a266:	f000 f8f4 	bl	800a452 <memset>
 800a26a:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a0 <std+0x58>)
 800a26c:	6224      	str	r4, [r4, #32]
 800a26e:	6263      	str	r3, [r4, #36]	@ 0x24
 800a270:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a4 <std+0x5c>)
 800a272:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a274:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a8 <std+0x60>)
 800a276:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a278:	4b0c      	ldr	r3, [pc, #48]	@ (800a2ac <std+0x64>)
 800a27a:	6323      	str	r3, [r4, #48]	@ 0x30
 800a27c:	4b0c      	ldr	r3, [pc, #48]	@ (800a2b0 <std+0x68>)
 800a27e:	429c      	cmp	r4, r3
 800a280:	d006      	beq.n	800a290 <std+0x48>
 800a282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a286:	4294      	cmp	r4, r2
 800a288:	d002      	beq.n	800a290 <std+0x48>
 800a28a:	33d0      	adds	r3, #208	@ 0xd0
 800a28c:	429c      	cmp	r4, r3
 800a28e:	d105      	bne.n	800a29c <std+0x54>
 800a290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a298:	f000 b958 	b.w	800a54c <__retarget_lock_init_recursive>
 800a29c:	bd10      	pop	{r4, pc}
 800a29e:	bf00      	nop
 800a2a0:	0800a3cd 	.word	0x0800a3cd
 800a2a4:	0800a3ef 	.word	0x0800a3ef
 800a2a8:	0800a427 	.word	0x0800a427
 800a2ac:	0800a44b 	.word	0x0800a44b
 800a2b0:	200007ac 	.word	0x200007ac

0800a2b4 <stdio_exit_handler>:
 800a2b4:	4a02      	ldr	r2, [pc, #8]	@ (800a2c0 <stdio_exit_handler+0xc>)
 800a2b6:	4903      	ldr	r1, [pc, #12]	@ (800a2c4 <stdio_exit_handler+0x10>)
 800a2b8:	4803      	ldr	r0, [pc, #12]	@ (800a2c8 <stdio_exit_handler+0x14>)
 800a2ba:	f000 b869 	b.w	800a390 <_fwalk_sglue>
 800a2be:	bf00      	nop
 800a2c0:	200002d0 	.word	0x200002d0
 800a2c4:	0800bc3d 	.word	0x0800bc3d
 800a2c8:	200002e0 	.word	0x200002e0

0800a2cc <cleanup_stdio>:
 800a2cc:	6841      	ldr	r1, [r0, #4]
 800a2ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a300 <cleanup_stdio+0x34>)
 800a2d0:	b510      	push	{r4, lr}
 800a2d2:	4299      	cmp	r1, r3
 800a2d4:	4604      	mov	r4, r0
 800a2d6:	d001      	beq.n	800a2dc <cleanup_stdio+0x10>
 800a2d8:	f001 fcb0 	bl	800bc3c <_fflush_r>
 800a2dc:	68a1      	ldr	r1, [r4, #8]
 800a2de:	4b09      	ldr	r3, [pc, #36]	@ (800a304 <cleanup_stdio+0x38>)
 800a2e0:	4299      	cmp	r1, r3
 800a2e2:	d002      	beq.n	800a2ea <cleanup_stdio+0x1e>
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	f001 fca9 	bl	800bc3c <_fflush_r>
 800a2ea:	68e1      	ldr	r1, [r4, #12]
 800a2ec:	4b06      	ldr	r3, [pc, #24]	@ (800a308 <cleanup_stdio+0x3c>)
 800a2ee:	4299      	cmp	r1, r3
 800a2f0:	d004      	beq.n	800a2fc <cleanup_stdio+0x30>
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2f8:	f001 bca0 	b.w	800bc3c <_fflush_r>
 800a2fc:	bd10      	pop	{r4, pc}
 800a2fe:	bf00      	nop
 800a300:	200007ac 	.word	0x200007ac
 800a304:	20000814 	.word	0x20000814
 800a308:	2000087c 	.word	0x2000087c

0800a30c <global_stdio_init.part.0>:
 800a30c:	b510      	push	{r4, lr}
 800a30e:	4b0b      	ldr	r3, [pc, #44]	@ (800a33c <global_stdio_init.part.0+0x30>)
 800a310:	4c0b      	ldr	r4, [pc, #44]	@ (800a340 <global_stdio_init.part.0+0x34>)
 800a312:	4a0c      	ldr	r2, [pc, #48]	@ (800a344 <global_stdio_init.part.0+0x38>)
 800a314:	4620      	mov	r0, r4
 800a316:	601a      	str	r2, [r3, #0]
 800a318:	2104      	movs	r1, #4
 800a31a:	2200      	movs	r2, #0
 800a31c:	f7ff ff94 	bl	800a248 <std>
 800a320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a324:	2201      	movs	r2, #1
 800a326:	2109      	movs	r1, #9
 800a328:	f7ff ff8e 	bl	800a248 <std>
 800a32c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a330:	2202      	movs	r2, #2
 800a332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a336:	2112      	movs	r1, #18
 800a338:	f7ff bf86 	b.w	800a248 <std>
 800a33c:	200008e4 	.word	0x200008e4
 800a340:	200007ac 	.word	0x200007ac
 800a344:	0800a2b5 	.word	0x0800a2b5

0800a348 <__sfp_lock_acquire>:
 800a348:	4801      	ldr	r0, [pc, #4]	@ (800a350 <__sfp_lock_acquire+0x8>)
 800a34a:	f000 b900 	b.w	800a54e <__retarget_lock_acquire_recursive>
 800a34e:	bf00      	nop
 800a350:	200008ed 	.word	0x200008ed

0800a354 <__sfp_lock_release>:
 800a354:	4801      	ldr	r0, [pc, #4]	@ (800a35c <__sfp_lock_release+0x8>)
 800a356:	f000 b8fb 	b.w	800a550 <__retarget_lock_release_recursive>
 800a35a:	bf00      	nop
 800a35c:	200008ed 	.word	0x200008ed

0800a360 <__sinit>:
 800a360:	b510      	push	{r4, lr}
 800a362:	4604      	mov	r4, r0
 800a364:	f7ff fff0 	bl	800a348 <__sfp_lock_acquire>
 800a368:	6a23      	ldr	r3, [r4, #32]
 800a36a:	b11b      	cbz	r3, 800a374 <__sinit+0x14>
 800a36c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a370:	f7ff bff0 	b.w	800a354 <__sfp_lock_release>
 800a374:	4b04      	ldr	r3, [pc, #16]	@ (800a388 <__sinit+0x28>)
 800a376:	6223      	str	r3, [r4, #32]
 800a378:	4b04      	ldr	r3, [pc, #16]	@ (800a38c <__sinit+0x2c>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1f5      	bne.n	800a36c <__sinit+0xc>
 800a380:	f7ff ffc4 	bl	800a30c <global_stdio_init.part.0>
 800a384:	e7f2      	b.n	800a36c <__sinit+0xc>
 800a386:	bf00      	nop
 800a388:	0800a2cd 	.word	0x0800a2cd
 800a38c:	200008e4 	.word	0x200008e4

0800a390 <_fwalk_sglue>:
 800a390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a394:	4607      	mov	r7, r0
 800a396:	4688      	mov	r8, r1
 800a398:	4614      	mov	r4, r2
 800a39a:	2600      	movs	r6, #0
 800a39c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3a0:	f1b9 0901 	subs.w	r9, r9, #1
 800a3a4:	d505      	bpl.n	800a3b2 <_fwalk_sglue+0x22>
 800a3a6:	6824      	ldr	r4, [r4, #0]
 800a3a8:	2c00      	cmp	r4, #0
 800a3aa:	d1f7      	bne.n	800a39c <_fwalk_sglue+0xc>
 800a3ac:	4630      	mov	r0, r6
 800a3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3b2:	89ab      	ldrh	r3, [r5, #12]
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d907      	bls.n	800a3c8 <_fwalk_sglue+0x38>
 800a3b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	d003      	beq.n	800a3c8 <_fwalk_sglue+0x38>
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	4638      	mov	r0, r7
 800a3c4:	47c0      	blx	r8
 800a3c6:	4306      	orrs	r6, r0
 800a3c8:	3568      	adds	r5, #104	@ 0x68
 800a3ca:	e7e9      	b.n	800a3a0 <_fwalk_sglue+0x10>

0800a3cc <__sread>:
 800a3cc:	b510      	push	{r4, lr}
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d4:	f000 f86c 	bl	800a4b0 <_read_r>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	bfab      	itete	ge
 800a3dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a3de:	89a3      	ldrhlt	r3, [r4, #12]
 800a3e0:	181b      	addge	r3, r3, r0
 800a3e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a3e6:	bfac      	ite	ge
 800a3e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a3ea:	81a3      	strhlt	r3, [r4, #12]
 800a3ec:	bd10      	pop	{r4, pc}

0800a3ee <__swrite>:
 800a3ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f2:	461f      	mov	r7, r3
 800a3f4:	898b      	ldrh	r3, [r1, #12]
 800a3f6:	4605      	mov	r5, r0
 800a3f8:	05db      	lsls	r3, r3, #23
 800a3fa:	460c      	mov	r4, r1
 800a3fc:	4616      	mov	r6, r2
 800a3fe:	d505      	bpl.n	800a40c <__swrite+0x1e>
 800a400:	2302      	movs	r3, #2
 800a402:	2200      	movs	r2, #0
 800a404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a408:	f000 f840 	bl	800a48c <_lseek_r>
 800a40c:	89a3      	ldrh	r3, [r4, #12]
 800a40e:	4632      	mov	r2, r6
 800a410:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a414:	81a3      	strh	r3, [r4, #12]
 800a416:	4628      	mov	r0, r5
 800a418:	463b      	mov	r3, r7
 800a41a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a41e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a422:	f000 b857 	b.w	800a4d4 <_write_r>

0800a426 <__sseek>:
 800a426:	b510      	push	{r4, lr}
 800a428:	460c      	mov	r4, r1
 800a42a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a42e:	f000 f82d 	bl	800a48c <_lseek_r>
 800a432:	1c43      	adds	r3, r0, #1
 800a434:	89a3      	ldrh	r3, [r4, #12]
 800a436:	bf15      	itete	ne
 800a438:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a43a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a43e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a442:	81a3      	strheq	r3, [r4, #12]
 800a444:	bf18      	it	ne
 800a446:	81a3      	strhne	r3, [r4, #12]
 800a448:	bd10      	pop	{r4, pc}

0800a44a <__sclose>:
 800a44a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44e:	f000 b80d 	b.w	800a46c <_close_r>

0800a452 <memset>:
 800a452:	4603      	mov	r3, r0
 800a454:	4402      	add	r2, r0
 800a456:	4293      	cmp	r3, r2
 800a458:	d100      	bne.n	800a45c <memset+0xa>
 800a45a:	4770      	bx	lr
 800a45c:	f803 1b01 	strb.w	r1, [r3], #1
 800a460:	e7f9      	b.n	800a456 <memset+0x4>
	...

0800a464 <_localeconv_r>:
 800a464:	4800      	ldr	r0, [pc, #0]	@ (800a468 <_localeconv_r+0x4>)
 800a466:	4770      	bx	lr
 800a468:	2000041c 	.word	0x2000041c

0800a46c <_close_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	2300      	movs	r3, #0
 800a470:	4d05      	ldr	r5, [pc, #20]	@ (800a488 <_close_r+0x1c>)
 800a472:	4604      	mov	r4, r0
 800a474:	4608      	mov	r0, r1
 800a476:	602b      	str	r3, [r5, #0]
 800a478:	f7f7 fc5b 	bl	8001d32 <_close>
 800a47c:	1c43      	adds	r3, r0, #1
 800a47e:	d102      	bne.n	800a486 <_close_r+0x1a>
 800a480:	682b      	ldr	r3, [r5, #0]
 800a482:	b103      	cbz	r3, 800a486 <_close_r+0x1a>
 800a484:	6023      	str	r3, [r4, #0]
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	200008e8 	.word	0x200008e8

0800a48c <_lseek_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4604      	mov	r4, r0
 800a490:	4608      	mov	r0, r1
 800a492:	4611      	mov	r1, r2
 800a494:	2200      	movs	r2, #0
 800a496:	4d05      	ldr	r5, [pc, #20]	@ (800a4ac <_lseek_r+0x20>)
 800a498:	602a      	str	r2, [r5, #0]
 800a49a:	461a      	mov	r2, r3
 800a49c:	f7f7 fc6d 	bl	8001d7a <_lseek>
 800a4a0:	1c43      	adds	r3, r0, #1
 800a4a2:	d102      	bne.n	800a4aa <_lseek_r+0x1e>
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	b103      	cbz	r3, 800a4aa <_lseek_r+0x1e>
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	bd38      	pop	{r3, r4, r5, pc}
 800a4ac:	200008e8 	.word	0x200008e8

0800a4b0 <_read_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	4608      	mov	r0, r1
 800a4b6:	4611      	mov	r1, r2
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	4d05      	ldr	r5, [pc, #20]	@ (800a4d0 <_read_r+0x20>)
 800a4bc:	602a      	str	r2, [r5, #0]
 800a4be:	461a      	mov	r2, r3
 800a4c0:	f7f7 fbfe 	bl	8001cc0 <_read>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_read_r+0x1e>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_read_r+0x1e>
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	200008e8 	.word	0x200008e8

0800a4d4 <_write_r>:
 800a4d4:	b538      	push	{r3, r4, r5, lr}
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4608      	mov	r0, r1
 800a4da:	4611      	mov	r1, r2
 800a4dc:	2200      	movs	r2, #0
 800a4de:	4d05      	ldr	r5, [pc, #20]	@ (800a4f4 <_write_r+0x20>)
 800a4e0:	602a      	str	r2, [r5, #0]
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	f7f7 fc09 	bl	8001cfa <_write>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_write_r+0x1e>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_write_r+0x1e>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	200008e8 	.word	0x200008e8

0800a4f8 <__errno>:
 800a4f8:	4b01      	ldr	r3, [pc, #4]	@ (800a500 <__errno+0x8>)
 800a4fa:	6818      	ldr	r0, [r3, #0]
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	200002dc 	.word	0x200002dc

0800a504 <__libc_init_array>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	2600      	movs	r6, #0
 800a508:	4d0c      	ldr	r5, [pc, #48]	@ (800a53c <__libc_init_array+0x38>)
 800a50a:	4c0d      	ldr	r4, [pc, #52]	@ (800a540 <__libc_init_array+0x3c>)
 800a50c:	1b64      	subs	r4, r4, r5
 800a50e:	10a4      	asrs	r4, r4, #2
 800a510:	42a6      	cmp	r6, r4
 800a512:	d109      	bne.n	800a528 <__libc_init_array+0x24>
 800a514:	f001 fed0 	bl	800c2b8 <_init>
 800a518:	2600      	movs	r6, #0
 800a51a:	4d0a      	ldr	r5, [pc, #40]	@ (800a544 <__libc_init_array+0x40>)
 800a51c:	4c0a      	ldr	r4, [pc, #40]	@ (800a548 <__libc_init_array+0x44>)
 800a51e:	1b64      	subs	r4, r4, r5
 800a520:	10a4      	asrs	r4, r4, #2
 800a522:	42a6      	cmp	r6, r4
 800a524:	d105      	bne.n	800a532 <__libc_init_array+0x2e>
 800a526:	bd70      	pop	{r4, r5, r6, pc}
 800a528:	f855 3b04 	ldr.w	r3, [r5], #4
 800a52c:	4798      	blx	r3
 800a52e:	3601      	adds	r6, #1
 800a530:	e7ee      	b.n	800a510 <__libc_init_array+0xc>
 800a532:	f855 3b04 	ldr.w	r3, [r5], #4
 800a536:	4798      	blx	r3
 800a538:	3601      	adds	r6, #1
 800a53a:	e7f2      	b.n	800a522 <__libc_init_array+0x1e>
 800a53c:	0800c688 	.word	0x0800c688
 800a540:	0800c688 	.word	0x0800c688
 800a544:	0800c688 	.word	0x0800c688
 800a548:	0800c68c 	.word	0x0800c68c

0800a54c <__retarget_lock_init_recursive>:
 800a54c:	4770      	bx	lr

0800a54e <__retarget_lock_acquire_recursive>:
 800a54e:	4770      	bx	lr

0800a550 <__retarget_lock_release_recursive>:
 800a550:	4770      	bx	lr

0800a552 <strcpy>:
 800a552:	4603      	mov	r3, r0
 800a554:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a558:	f803 2b01 	strb.w	r2, [r3], #1
 800a55c:	2a00      	cmp	r2, #0
 800a55e:	d1f9      	bne.n	800a554 <strcpy+0x2>
 800a560:	4770      	bx	lr

0800a562 <memchr>:
 800a562:	4603      	mov	r3, r0
 800a564:	b510      	push	{r4, lr}
 800a566:	b2c9      	uxtb	r1, r1
 800a568:	4402      	add	r2, r0
 800a56a:	4293      	cmp	r3, r2
 800a56c:	4618      	mov	r0, r3
 800a56e:	d101      	bne.n	800a574 <memchr+0x12>
 800a570:	2000      	movs	r0, #0
 800a572:	e003      	b.n	800a57c <memchr+0x1a>
 800a574:	7804      	ldrb	r4, [r0, #0]
 800a576:	3301      	adds	r3, #1
 800a578:	428c      	cmp	r4, r1
 800a57a:	d1f6      	bne.n	800a56a <memchr+0x8>
 800a57c:	bd10      	pop	{r4, pc}

0800a57e <memcpy>:
 800a57e:	440a      	add	r2, r1
 800a580:	4291      	cmp	r1, r2
 800a582:	f100 33ff 	add.w	r3, r0, #4294967295
 800a586:	d100      	bne.n	800a58a <memcpy+0xc>
 800a588:	4770      	bx	lr
 800a58a:	b510      	push	{r4, lr}
 800a58c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a590:	4291      	cmp	r1, r2
 800a592:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a596:	d1f9      	bne.n	800a58c <memcpy+0xe>
 800a598:	bd10      	pop	{r4, pc}

0800a59a <quorem>:
 800a59a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59e:	6903      	ldr	r3, [r0, #16]
 800a5a0:	690c      	ldr	r4, [r1, #16]
 800a5a2:	4607      	mov	r7, r0
 800a5a4:	42a3      	cmp	r3, r4
 800a5a6:	db7e      	blt.n	800a6a6 <quorem+0x10c>
 800a5a8:	3c01      	subs	r4, #1
 800a5aa:	00a3      	lsls	r3, r4, #2
 800a5ac:	f100 0514 	add.w	r5, r0, #20
 800a5b0:	f101 0814 	add.w	r8, r1, #20
 800a5b4:	9300      	str	r3, [sp, #0]
 800a5b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5ba:	9301      	str	r3, [sp, #4]
 800a5bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	429a      	cmp	r2, r3
 800a5c8:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5d0:	d32e      	bcc.n	800a630 <quorem+0x96>
 800a5d2:	f04f 0a00 	mov.w	sl, #0
 800a5d6:	46c4      	mov	ip, r8
 800a5d8:	46ae      	mov	lr, r5
 800a5da:	46d3      	mov	fp, sl
 800a5dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a5e0:	b298      	uxth	r0, r3
 800a5e2:	fb06 a000 	mla	r0, r6, r0, sl
 800a5e6:	0c1b      	lsrs	r3, r3, #16
 800a5e8:	0c02      	lsrs	r2, r0, #16
 800a5ea:	fb06 2303 	mla	r3, r6, r3, r2
 800a5ee:	f8de 2000 	ldr.w	r2, [lr]
 800a5f2:	b280      	uxth	r0, r0
 800a5f4:	b292      	uxth	r2, r2
 800a5f6:	1a12      	subs	r2, r2, r0
 800a5f8:	445a      	add	r2, fp
 800a5fa:	f8de 0000 	ldr.w	r0, [lr]
 800a5fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a602:	b29b      	uxth	r3, r3
 800a604:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a608:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a60c:	b292      	uxth	r2, r2
 800a60e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a612:	45e1      	cmp	r9, ip
 800a614:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a618:	f84e 2b04 	str.w	r2, [lr], #4
 800a61c:	d2de      	bcs.n	800a5dc <quorem+0x42>
 800a61e:	9b00      	ldr	r3, [sp, #0]
 800a620:	58eb      	ldr	r3, [r5, r3]
 800a622:	b92b      	cbnz	r3, 800a630 <quorem+0x96>
 800a624:	9b01      	ldr	r3, [sp, #4]
 800a626:	3b04      	subs	r3, #4
 800a628:	429d      	cmp	r5, r3
 800a62a:	461a      	mov	r2, r3
 800a62c:	d32f      	bcc.n	800a68e <quorem+0xf4>
 800a62e:	613c      	str	r4, [r7, #16]
 800a630:	4638      	mov	r0, r7
 800a632:	f001 f97b 	bl	800b92c <__mcmp>
 800a636:	2800      	cmp	r0, #0
 800a638:	db25      	blt.n	800a686 <quorem+0xec>
 800a63a:	4629      	mov	r1, r5
 800a63c:	2000      	movs	r0, #0
 800a63e:	f858 2b04 	ldr.w	r2, [r8], #4
 800a642:	f8d1 c000 	ldr.w	ip, [r1]
 800a646:	fa1f fe82 	uxth.w	lr, r2
 800a64a:	fa1f f38c 	uxth.w	r3, ip
 800a64e:	eba3 030e 	sub.w	r3, r3, lr
 800a652:	4403      	add	r3, r0
 800a654:	0c12      	lsrs	r2, r2, #16
 800a656:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a65a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a65e:	b29b      	uxth	r3, r3
 800a660:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a664:	45c1      	cmp	r9, r8
 800a666:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a66a:	f841 3b04 	str.w	r3, [r1], #4
 800a66e:	d2e6      	bcs.n	800a63e <quorem+0xa4>
 800a670:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a674:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a678:	b922      	cbnz	r2, 800a684 <quorem+0xea>
 800a67a:	3b04      	subs	r3, #4
 800a67c:	429d      	cmp	r5, r3
 800a67e:	461a      	mov	r2, r3
 800a680:	d30b      	bcc.n	800a69a <quorem+0x100>
 800a682:	613c      	str	r4, [r7, #16]
 800a684:	3601      	adds	r6, #1
 800a686:	4630      	mov	r0, r6
 800a688:	b003      	add	sp, #12
 800a68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a68e:	6812      	ldr	r2, [r2, #0]
 800a690:	3b04      	subs	r3, #4
 800a692:	2a00      	cmp	r2, #0
 800a694:	d1cb      	bne.n	800a62e <quorem+0x94>
 800a696:	3c01      	subs	r4, #1
 800a698:	e7c6      	b.n	800a628 <quorem+0x8e>
 800a69a:	6812      	ldr	r2, [r2, #0]
 800a69c:	3b04      	subs	r3, #4
 800a69e:	2a00      	cmp	r2, #0
 800a6a0:	d1ef      	bne.n	800a682 <quorem+0xe8>
 800a6a2:	3c01      	subs	r4, #1
 800a6a4:	e7ea      	b.n	800a67c <quorem+0xe2>
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	e7ee      	b.n	800a688 <quorem+0xee>
 800a6aa:	0000      	movs	r0, r0
 800a6ac:	0000      	movs	r0, r0
	...

0800a6b0 <_dtoa_r>:
 800a6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b4:	4614      	mov	r4, r2
 800a6b6:	461d      	mov	r5, r3
 800a6b8:	69c7      	ldr	r7, [r0, #28]
 800a6ba:	b097      	sub	sp, #92	@ 0x5c
 800a6bc:	4683      	mov	fp, r0
 800a6be:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a6c2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a6c4:	b97f      	cbnz	r7, 800a6e6 <_dtoa_r+0x36>
 800a6c6:	2010      	movs	r0, #16
 800a6c8:	f000 fe02 	bl	800b2d0 <malloc>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	f8cb 001c 	str.w	r0, [fp, #28]
 800a6d2:	b920      	cbnz	r0, 800a6de <_dtoa_r+0x2e>
 800a6d4:	21ef      	movs	r1, #239	@ 0xef
 800a6d6:	4ba8      	ldr	r3, [pc, #672]	@ (800a978 <_dtoa_r+0x2c8>)
 800a6d8:	48a8      	ldr	r0, [pc, #672]	@ (800a97c <_dtoa_r+0x2cc>)
 800a6da:	f001 fae7 	bl	800bcac <__assert_func>
 800a6de:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a6e2:	6007      	str	r7, [r0, #0]
 800a6e4:	60c7      	str	r7, [r0, #12]
 800a6e6:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a6ea:	6819      	ldr	r1, [r3, #0]
 800a6ec:	b159      	cbz	r1, 800a706 <_dtoa_r+0x56>
 800a6ee:	685a      	ldr	r2, [r3, #4]
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	4093      	lsls	r3, r2
 800a6f4:	604a      	str	r2, [r1, #4]
 800a6f6:	608b      	str	r3, [r1, #8]
 800a6f8:	4658      	mov	r0, fp
 800a6fa:	f000 fedf 	bl	800b4bc <_Bfree>
 800a6fe:	2200      	movs	r2, #0
 800a700:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a704:	601a      	str	r2, [r3, #0]
 800a706:	1e2b      	subs	r3, r5, #0
 800a708:	bfaf      	iteee	ge
 800a70a:	2300      	movge	r3, #0
 800a70c:	2201      	movlt	r2, #1
 800a70e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a712:	9303      	strlt	r3, [sp, #12]
 800a714:	bfa8      	it	ge
 800a716:	6033      	strge	r3, [r6, #0]
 800a718:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a71c:	4b98      	ldr	r3, [pc, #608]	@ (800a980 <_dtoa_r+0x2d0>)
 800a71e:	bfb8      	it	lt
 800a720:	6032      	strlt	r2, [r6, #0]
 800a722:	ea33 0308 	bics.w	r3, r3, r8
 800a726:	d112      	bne.n	800a74e <_dtoa_r+0x9e>
 800a728:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a72c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a72e:	6013      	str	r3, [r2, #0]
 800a730:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a734:	4323      	orrs	r3, r4
 800a736:	f000 8550 	beq.w	800b1da <_dtoa_r+0xb2a>
 800a73a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a73c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800a984 <_dtoa_r+0x2d4>
 800a740:	2b00      	cmp	r3, #0
 800a742:	f000 8552 	beq.w	800b1ea <_dtoa_r+0xb3a>
 800a746:	f10a 0303 	add.w	r3, sl, #3
 800a74a:	f000 bd4c 	b.w	800b1e6 <_dtoa_r+0xb36>
 800a74e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a752:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a756:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a75a:	2200      	movs	r2, #0
 800a75c:	2300      	movs	r3, #0
 800a75e:	f7f6 f923 	bl	80009a8 <__aeabi_dcmpeq>
 800a762:	4607      	mov	r7, r0
 800a764:	b158      	cbz	r0, 800a77e <_dtoa_r+0xce>
 800a766:	2301      	movs	r3, #1
 800a768:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a76a:	6013      	str	r3, [r2, #0]
 800a76c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a76e:	b113      	cbz	r3, 800a776 <_dtoa_r+0xc6>
 800a770:	4b85      	ldr	r3, [pc, #532]	@ (800a988 <_dtoa_r+0x2d8>)
 800a772:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a774:	6013      	str	r3, [r2, #0]
 800a776:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800a98c <_dtoa_r+0x2dc>
 800a77a:	f000 bd36 	b.w	800b1ea <_dtoa_r+0xb3a>
 800a77e:	ab14      	add	r3, sp, #80	@ 0x50
 800a780:	9301      	str	r3, [sp, #4]
 800a782:	ab15      	add	r3, sp, #84	@ 0x54
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	4658      	mov	r0, fp
 800a788:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a78c:	f001 f97e 	bl	800ba8c <__d2b>
 800a790:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a794:	4681      	mov	r9, r0
 800a796:	2e00      	cmp	r6, #0
 800a798:	d077      	beq.n	800a88a <_dtoa_r+0x1da>
 800a79a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a79e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7a0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a7a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7a8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a7ac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a7b0:	9712      	str	r7, [sp, #72]	@ 0x48
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	4b76      	ldr	r3, [pc, #472]	@ (800a990 <_dtoa_r+0x2e0>)
 800a7b8:	f7f5 fcd6 	bl	8000168 <__aeabi_dsub>
 800a7bc:	a368      	add	r3, pc, #416	@ (adr r3, 800a960 <_dtoa_r+0x2b0>)
 800a7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c2:	f7f5 fe89 	bl	80004d8 <__aeabi_dmul>
 800a7c6:	a368      	add	r3, pc, #416	@ (adr r3, 800a968 <_dtoa_r+0x2b8>)
 800a7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7cc:	f7f5 fcce 	bl	800016c <__adddf3>
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	460d      	mov	r5, r1
 800a7d6:	f7f5 fe15 	bl	8000404 <__aeabi_i2d>
 800a7da:	a365      	add	r3, pc, #404	@ (adr r3, 800a970 <_dtoa_r+0x2c0>)
 800a7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e0:	f7f5 fe7a 	bl	80004d8 <__aeabi_dmul>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	4629      	mov	r1, r5
 800a7ec:	f7f5 fcbe 	bl	800016c <__adddf3>
 800a7f0:	4604      	mov	r4, r0
 800a7f2:	460d      	mov	r5, r1
 800a7f4:	f7f6 f920 	bl	8000a38 <__aeabi_d2iz>
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	4607      	mov	r7, r0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	4620      	mov	r0, r4
 800a800:	4629      	mov	r1, r5
 800a802:	f7f6 f8db 	bl	80009bc <__aeabi_dcmplt>
 800a806:	b140      	cbz	r0, 800a81a <_dtoa_r+0x16a>
 800a808:	4638      	mov	r0, r7
 800a80a:	f7f5 fdfb 	bl	8000404 <__aeabi_i2d>
 800a80e:	4622      	mov	r2, r4
 800a810:	462b      	mov	r3, r5
 800a812:	f7f6 f8c9 	bl	80009a8 <__aeabi_dcmpeq>
 800a816:	b900      	cbnz	r0, 800a81a <_dtoa_r+0x16a>
 800a818:	3f01      	subs	r7, #1
 800a81a:	2f16      	cmp	r7, #22
 800a81c:	d853      	bhi.n	800a8c6 <_dtoa_r+0x216>
 800a81e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a822:	4b5c      	ldr	r3, [pc, #368]	@ (800a994 <_dtoa_r+0x2e4>)
 800a824:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82c:	f7f6 f8c6 	bl	80009bc <__aeabi_dcmplt>
 800a830:	2800      	cmp	r0, #0
 800a832:	d04a      	beq.n	800a8ca <_dtoa_r+0x21a>
 800a834:	2300      	movs	r3, #0
 800a836:	3f01      	subs	r7, #1
 800a838:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a83a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a83c:	1b9b      	subs	r3, r3, r6
 800a83e:	1e5a      	subs	r2, r3, #1
 800a840:	bf46      	itte	mi
 800a842:	f1c3 0801 	rsbmi	r8, r3, #1
 800a846:	2300      	movmi	r3, #0
 800a848:	f04f 0800 	movpl.w	r8, #0
 800a84c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a84e:	bf48      	it	mi
 800a850:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a852:	2f00      	cmp	r7, #0
 800a854:	db3b      	blt.n	800a8ce <_dtoa_r+0x21e>
 800a856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a858:	970e      	str	r7, [sp, #56]	@ 0x38
 800a85a:	443b      	add	r3, r7
 800a85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a85e:	2300      	movs	r3, #0
 800a860:	930a      	str	r3, [sp, #40]	@ 0x28
 800a862:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a864:	2b09      	cmp	r3, #9
 800a866:	d866      	bhi.n	800a936 <_dtoa_r+0x286>
 800a868:	2b05      	cmp	r3, #5
 800a86a:	bfc4      	itt	gt
 800a86c:	3b04      	subgt	r3, #4
 800a86e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a870:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a872:	bfc8      	it	gt
 800a874:	2400      	movgt	r4, #0
 800a876:	f1a3 0302 	sub.w	r3, r3, #2
 800a87a:	bfd8      	it	le
 800a87c:	2401      	movle	r4, #1
 800a87e:	2b03      	cmp	r3, #3
 800a880:	d864      	bhi.n	800a94c <_dtoa_r+0x29c>
 800a882:	e8df f003 	tbb	[pc, r3]
 800a886:	382b      	.short	0x382b
 800a888:	5636      	.short	0x5636
 800a88a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a88e:	441e      	add	r6, r3
 800a890:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a894:	2b20      	cmp	r3, #32
 800a896:	bfc1      	itttt	gt
 800a898:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a89c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a8a0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a8a4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a8a8:	bfd6      	itet	le
 800a8aa:	f1c3 0320 	rsble	r3, r3, #32
 800a8ae:	ea48 0003 	orrgt.w	r0, r8, r3
 800a8b2:	fa04 f003 	lslle.w	r0, r4, r3
 800a8b6:	f7f5 fd95 	bl	80003e4 <__aeabi_ui2d>
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a8c0:	3e01      	subs	r6, #1
 800a8c2:	9212      	str	r2, [sp, #72]	@ 0x48
 800a8c4:	e775      	b.n	800a7b2 <_dtoa_r+0x102>
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e7b6      	b.n	800a838 <_dtoa_r+0x188>
 800a8ca:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a8cc:	e7b5      	b.n	800a83a <_dtoa_r+0x18a>
 800a8ce:	427b      	negs	r3, r7
 800a8d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	eba8 0807 	sub.w	r8, r8, r7
 800a8d8:	930e      	str	r3, [sp, #56]	@ 0x38
 800a8da:	e7c2      	b.n	800a862 <_dtoa_r+0x1b2>
 800a8dc:	2300      	movs	r3, #0
 800a8de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	dc35      	bgt.n	800a952 <_dtoa_r+0x2a2>
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a8ee:	9221      	str	r2, [sp, #132]	@ 0x84
 800a8f0:	e00b      	b.n	800a90a <_dtoa_r+0x25a>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e7f3      	b.n	800a8de <_dtoa_r+0x22e>
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a8fc:	18fb      	adds	r3, r7, r3
 800a8fe:	9308      	str	r3, [sp, #32]
 800a900:	3301      	adds	r3, #1
 800a902:	2b01      	cmp	r3, #1
 800a904:	9307      	str	r3, [sp, #28]
 800a906:	bfb8      	it	lt
 800a908:	2301      	movlt	r3, #1
 800a90a:	2100      	movs	r1, #0
 800a90c:	2204      	movs	r2, #4
 800a90e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a912:	f102 0514 	add.w	r5, r2, #20
 800a916:	429d      	cmp	r5, r3
 800a918:	d91f      	bls.n	800a95a <_dtoa_r+0x2aa>
 800a91a:	6041      	str	r1, [r0, #4]
 800a91c:	4658      	mov	r0, fp
 800a91e:	f000 fd8d 	bl	800b43c <_Balloc>
 800a922:	4682      	mov	sl, r0
 800a924:	2800      	cmp	r0, #0
 800a926:	d139      	bne.n	800a99c <_dtoa_r+0x2ec>
 800a928:	4602      	mov	r2, r0
 800a92a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a92e:	4b1a      	ldr	r3, [pc, #104]	@ (800a998 <_dtoa_r+0x2e8>)
 800a930:	e6d2      	b.n	800a6d8 <_dtoa_r+0x28>
 800a932:	2301      	movs	r3, #1
 800a934:	e7e0      	b.n	800a8f8 <_dtoa_r+0x248>
 800a936:	2401      	movs	r4, #1
 800a938:	2300      	movs	r3, #0
 800a93a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a93c:	9320      	str	r3, [sp, #128]	@ 0x80
 800a93e:	f04f 33ff 	mov.w	r3, #4294967295
 800a942:	2200      	movs	r2, #0
 800a944:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a948:	2312      	movs	r3, #18
 800a94a:	e7d0      	b.n	800a8ee <_dtoa_r+0x23e>
 800a94c:	2301      	movs	r3, #1
 800a94e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a950:	e7f5      	b.n	800a93e <_dtoa_r+0x28e>
 800a952:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a954:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a958:	e7d7      	b.n	800a90a <_dtoa_r+0x25a>
 800a95a:	3101      	adds	r1, #1
 800a95c:	0052      	lsls	r2, r2, #1
 800a95e:	e7d8      	b.n	800a912 <_dtoa_r+0x262>
 800a960:	636f4361 	.word	0x636f4361
 800a964:	3fd287a7 	.word	0x3fd287a7
 800a968:	8b60c8b3 	.word	0x8b60c8b3
 800a96c:	3fc68a28 	.word	0x3fc68a28
 800a970:	509f79fb 	.word	0x509f79fb
 800a974:	3fd34413 	.word	0x3fd34413
 800a978:	0800c353 	.word	0x0800c353
 800a97c:	0800c36a 	.word	0x0800c36a
 800a980:	7ff00000 	.word	0x7ff00000
 800a984:	0800c34f 	.word	0x0800c34f
 800a988:	0800c323 	.word	0x0800c323
 800a98c:	0800c322 	.word	0x0800c322
 800a990:	3ff80000 	.word	0x3ff80000
 800a994:	0800c460 	.word	0x0800c460
 800a998:	0800c3c2 	.word	0x0800c3c2
 800a99c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9a0:	6018      	str	r0, [r3, #0]
 800a9a2:	9b07      	ldr	r3, [sp, #28]
 800a9a4:	2b0e      	cmp	r3, #14
 800a9a6:	f200 80a4 	bhi.w	800aaf2 <_dtoa_r+0x442>
 800a9aa:	2c00      	cmp	r4, #0
 800a9ac:	f000 80a1 	beq.w	800aaf2 <_dtoa_r+0x442>
 800a9b0:	2f00      	cmp	r7, #0
 800a9b2:	dd33      	ble.n	800aa1c <_dtoa_r+0x36c>
 800a9b4:	4b86      	ldr	r3, [pc, #536]	@ (800abd0 <_dtoa_r+0x520>)
 800a9b6:	f007 020f 	and.w	r2, r7, #15
 800a9ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9be:	05f8      	lsls	r0, r7, #23
 800a9c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a9c4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a9c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a9cc:	d516      	bpl.n	800a9fc <_dtoa_r+0x34c>
 800a9ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9d2:	4b80      	ldr	r3, [pc, #512]	@ (800abd4 <_dtoa_r+0x524>)
 800a9d4:	2603      	movs	r6, #3
 800a9d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9da:	f7f5 fea7 	bl	800072c <__aeabi_ddiv>
 800a9de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9e2:	f004 040f 	and.w	r4, r4, #15
 800a9e6:	4d7b      	ldr	r5, [pc, #492]	@ (800abd4 <_dtoa_r+0x524>)
 800a9e8:	b954      	cbnz	r4, 800aa00 <_dtoa_r+0x350>
 800a9ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9f2:	f7f5 fe9b 	bl	800072c <__aeabi_ddiv>
 800a9f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9fa:	e028      	b.n	800aa4e <_dtoa_r+0x39e>
 800a9fc:	2602      	movs	r6, #2
 800a9fe:	e7f2      	b.n	800a9e6 <_dtoa_r+0x336>
 800aa00:	07e1      	lsls	r1, r4, #31
 800aa02:	d508      	bpl.n	800aa16 <_dtoa_r+0x366>
 800aa04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa08:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa0c:	f7f5 fd64 	bl	80004d8 <__aeabi_dmul>
 800aa10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa14:	3601      	adds	r6, #1
 800aa16:	1064      	asrs	r4, r4, #1
 800aa18:	3508      	adds	r5, #8
 800aa1a:	e7e5      	b.n	800a9e8 <_dtoa_r+0x338>
 800aa1c:	f000 80d2 	beq.w	800abc4 <_dtoa_r+0x514>
 800aa20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa24:	427c      	negs	r4, r7
 800aa26:	4b6a      	ldr	r3, [pc, #424]	@ (800abd0 <_dtoa_r+0x520>)
 800aa28:	f004 020f 	and.w	r2, r4, #15
 800aa2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa34:	f7f5 fd50 	bl	80004d8 <__aeabi_dmul>
 800aa38:	2602      	movs	r6, #2
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa40:	4d64      	ldr	r5, [pc, #400]	@ (800abd4 <_dtoa_r+0x524>)
 800aa42:	1124      	asrs	r4, r4, #4
 800aa44:	2c00      	cmp	r4, #0
 800aa46:	f040 80b2 	bne.w	800abae <_dtoa_r+0x4fe>
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1d3      	bne.n	800a9f6 <_dtoa_r+0x346>
 800aa4e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aa52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	f000 80b7 	beq.w	800abc8 <_dtoa_r+0x518>
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	4629      	mov	r1, r5
 800aa60:	4b5d      	ldr	r3, [pc, #372]	@ (800abd8 <_dtoa_r+0x528>)
 800aa62:	f7f5 ffab 	bl	80009bc <__aeabi_dcmplt>
 800aa66:	2800      	cmp	r0, #0
 800aa68:	f000 80ae 	beq.w	800abc8 <_dtoa_r+0x518>
 800aa6c:	9b07      	ldr	r3, [sp, #28]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	f000 80aa 	beq.w	800abc8 <_dtoa_r+0x518>
 800aa74:	9b08      	ldr	r3, [sp, #32]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	dd37      	ble.n	800aaea <_dtoa_r+0x43a>
 800aa7a:	1e7b      	subs	r3, r7, #1
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	9304      	str	r3, [sp, #16]
 800aa80:	2200      	movs	r2, #0
 800aa82:	4629      	mov	r1, r5
 800aa84:	4b55      	ldr	r3, [pc, #340]	@ (800abdc <_dtoa_r+0x52c>)
 800aa86:	f7f5 fd27 	bl	80004d8 <__aeabi_dmul>
 800aa8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa8e:	9c08      	ldr	r4, [sp, #32]
 800aa90:	3601      	adds	r6, #1
 800aa92:	4630      	mov	r0, r6
 800aa94:	f7f5 fcb6 	bl	8000404 <__aeabi_i2d>
 800aa98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa9c:	f7f5 fd1c 	bl	80004d8 <__aeabi_dmul>
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	4b4f      	ldr	r3, [pc, #316]	@ (800abe0 <_dtoa_r+0x530>)
 800aaa4:	f7f5 fb62 	bl	800016c <__adddf3>
 800aaa8:	4605      	mov	r5, r0
 800aaaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aaae:	2c00      	cmp	r4, #0
 800aab0:	f040 809a 	bne.w	800abe8 <_dtoa_r+0x538>
 800aab4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aab8:	2200      	movs	r2, #0
 800aaba:	4b4a      	ldr	r3, [pc, #296]	@ (800abe4 <_dtoa_r+0x534>)
 800aabc:	f7f5 fb54 	bl	8000168 <__aeabi_dsub>
 800aac0:	4602      	mov	r2, r0
 800aac2:	460b      	mov	r3, r1
 800aac4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aac8:	462a      	mov	r2, r5
 800aaca:	4633      	mov	r3, r6
 800aacc:	f7f5 ff94 	bl	80009f8 <__aeabi_dcmpgt>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	f040 828e 	bne.w	800aff2 <_dtoa_r+0x942>
 800aad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aada:	462a      	mov	r2, r5
 800aadc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aae0:	f7f5 ff6c 	bl	80009bc <__aeabi_dcmplt>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	f040 8127 	bne.w	800ad38 <_dtoa_r+0x688>
 800aaea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800aaee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800aaf2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f2c0 8163 	blt.w	800adc0 <_dtoa_r+0x710>
 800aafa:	2f0e      	cmp	r7, #14
 800aafc:	f300 8160 	bgt.w	800adc0 <_dtoa_r+0x710>
 800ab00:	4b33      	ldr	r3, [pc, #204]	@ (800abd0 <_dtoa_r+0x520>)
 800ab02:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab06:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ab0a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab0e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	da03      	bge.n	800ab1c <_dtoa_r+0x46c>
 800ab14:	9b07      	ldr	r3, [sp, #28]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f340 8100 	ble.w	800ad1c <_dtoa_r+0x66c>
 800ab1c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ab20:	4656      	mov	r6, sl
 800ab22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab26:	4620      	mov	r0, r4
 800ab28:	4629      	mov	r1, r5
 800ab2a:	f7f5 fdff 	bl	800072c <__aeabi_ddiv>
 800ab2e:	f7f5 ff83 	bl	8000a38 <__aeabi_d2iz>
 800ab32:	4680      	mov	r8, r0
 800ab34:	f7f5 fc66 	bl	8000404 <__aeabi_i2d>
 800ab38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab3c:	f7f5 fccc 	bl	80004d8 <__aeabi_dmul>
 800ab40:	4602      	mov	r2, r0
 800ab42:	460b      	mov	r3, r1
 800ab44:	4620      	mov	r0, r4
 800ab46:	4629      	mov	r1, r5
 800ab48:	f7f5 fb0e 	bl	8000168 <__aeabi_dsub>
 800ab4c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab50:	9d07      	ldr	r5, [sp, #28]
 800ab52:	f806 4b01 	strb.w	r4, [r6], #1
 800ab56:	eba6 040a 	sub.w	r4, r6, sl
 800ab5a:	42a5      	cmp	r5, r4
 800ab5c:	4602      	mov	r2, r0
 800ab5e:	460b      	mov	r3, r1
 800ab60:	f040 8116 	bne.w	800ad90 <_dtoa_r+0x6e0>
 800ab64:	f7f5 fb02 	bl	800016c <__adddf3>
 800ab68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab6c:	4604      	mov	r4, r0
 800ab6e:	460d      	mov	r5, r1
 800ab70:	f7f5 ff42 	bl	80009f8 <__aeabi_dcmpgt>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	f040 80f8 	bne.w	800ad6a <_dtoa_r+0x6ba>
 800ab7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab7e:	4620      	mov	r0, r4
 800ab80:	4629      	mov	r1, r5
 800ab82:	f7f5 ff11 	bl	80009a8 <__aeabi_dcmpeq>
 800ab86:	b118      	cbz	r0, 800ab90 <_dtoa_r+0x4e0>
 800ab88:	f018 0f01 	tst.w	r8, #1
 800ab8c:	f040 80ed 	bne.w	800ad6a <_dtoa_r+0x6ba>
 800ab90:	4649      	mov	r1, r9
 800ab92:	4658      	mov	r0, fp
 800ab94:	f000 fc92 	bl	800b4bc <_Bfree>
 800ab98:	2300      	movs	r3, #0
 800ab9a:	7033      	strb	r3, [r6, #0]
 800ab9c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab9e:	3701      	adds	r7, #1
 800aba0:	601f      	str	r7, [r3, #0]
 800aba2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	f000 8320 	beq.w	800b1ea <_dtoa_r+0xb3a>
 800abaa:	601e      	str	r6, [r3, #0]
 800abac:	e31d      	b.n	800b1ea <_dtoa_r+0xb3a>
 800abae:	07e2      	lsls	r2, r4, #31
 800abb0:	d505      	bpl.n	800abbe <_dtoa_r+0x50e>
 800abb2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abb6:	f7f5 fc8f 	bl	80004d8 <__aeabi_dmul>
 800abba:	2301      	movs	r3, #1
 800abbc:	3601      	adds	r6, #1
 800abbe:	1064      	asrs	r4, r4, #1
 800abc0:	3508      	adds	r5, #8
 800abc2:	e73f      	b.n	800aa44 <_dtoa_r+0x394>
 800abc4:	2602      	movs	r6, #2
 800abc6:	e742      	b.n	800aa4e <_dtoa_r+0x39e>
 800abc8:	9c07      	ldr	r4, [sp, #28]
 800abca:	9704      	str	r7, [sp, #16]
 800abcc:	e761      	b.n	800aa92 <_dtoa_r+0x3e2>
 800abce:	bf00      	nop
 800abd0:	0800c460 	.word	0x0800c460
 800abd4:	0800c438 	.word	0x0800c438
 800abd8:	3ff00000 	.word	0x3ff00000
 800abdc:	40240000 	.word	0x40240000
 800abe0:	401c0000 	.word	0x401c0000
 800abe4:	40140000 	.word	0x40140000
 800abe8:	4b70      	ldr	r3, [pc, #448]	@ (800adac <_dtoa_r+0x6fc>)
 800abea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800abf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abf4:	4454      	add	r4, sl
 800abf6:	2900      	cmp	r1, #0
 800abf8:	d045      	beq.n	800ac86 <_dtoa_r+0x5d6>
 800abfa:	2000      	movs	r0, #0
 800abfc:	496c      	ldr	r1, [pc, #432]	@ (800adb0 <_dtoa_r+0x700>)
 800abfe:	f7f5 fd95 	bl	800072c <__aeabi_ddiv>
 800ac02:	4633      	mov	r3, r6
 800ac04:	462a      	mov	r2, r5
 800ac06:	f7f5 faaf 	bl	8000168 <__aeabi_dsub>
 800ac0a:	4656      	mov	r6, sl
 800ac0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac14:	f7f5 ff10 	bl	8000a38 <__aeabi_d2iz>
 800ac18:	4605      	mov	r5, r0
 800ac1a:	f7f5 fbf3 	bl	8000404 <__aeabi_i2d>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	460b      	mov	r3, r1
 800ac22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac26:	f7f5 fa9f 	bl	8000168 <__aeabi_dsub>
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	460b      	mov	r3, r1
 800ac2e:	3530      	adds	r5, #48	@ 0x30
 800ac30:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac38:	f806 5b01 	strb.w	r5, [r6], #1
 800ac3c:	f7f5 febe 	bl	80009bc <__aeabi_dcmplt>
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d163      	bne.n	800ad0c <_dtoa_r+0x65c>
 800ac44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac48:	2000      	movs	r0, #0
 800ac4a:	495a      	ldr	r1, [pc, #360]	@ (800adb4 <_dtoa_r+0x704>)
 800ac4c:	f7f5 fa8c 	bl	8000168 <__aeabi_dsub>
 800ac50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac54:	f7f5 feb2 	bl	80009bc <__aeabi_dcmplt>
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	f040 8087 	bne.w	800ad6c <_dtoa_r+0x6bc>
 800ac5e:	42a6      	cmp	r6, r4
 800ac60:	f43f af43 	beq.w	800aaea <_dtoa_r+0x43a>
 800ac64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac68:	2200      	movs	r2, #0
 800ac6a:	4b53      	ldr	r3, [pc, #332]	@ (800adb8 <_dtoa_r+0x708>)
 800ac6c:	f7f5 fc34 	bl	80004d8 <__aeabi_dmul>
 800ac70:	2200      	movs	r2, #0
 800ac72:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac7a:	4b4f      	ldr	r3, [pc, #316]	@ (800adb8 <_dtoa_r+0x708>)
 800ac7c:	f7f5 fc2c 	bl	80004d8 <__aeabi_dmul>
 800ac80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac84:	e7c4      	b.n	800ac10 <_dtoa_r+0x560>
 800ac86:	4631      	mov	r1, r6
 800ac88:	4628      	mov	r0, r5
 800ac8a:	f7f5 fc25 	bl	80004d8 <__aeabi_dmul>
 800ac8e:	4656      	mov	r6, sl
 800ac90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac94:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ac96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac9a:	f7f5 fecd 	bl	8000a38 <__aeabi_d2iz>
 800ac9e:	4605      	mov	r5, r0
 800aca0:	f7f5 fbb0 	bl	8000404 <__aeabi_i2d>
 800aca4:	4602      	mov	r2, r0
 800aca6:	460b      	mov	r3, r1
 800aca8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acac:	f7f5 fa5c 	bl	8000168 <__aeabi_dsub>
 800acb0:	4602      	mov	r2, r0
 800acb2:	460b      	mov	r3, r1
 800acb4:	3530      	adds	r5, #48	@ 0x30
 800acb6:	f806 5b01 	strb.w	r5, [r6], #1
 800acba:	42a6      	cmp	r6, r4
 800acbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800acc0:	f04f 0200 	mov.w	r2, #0
 800acc4:	d124      	bne.n	800ad10 <_dtoa_r+0x660>
 800acc6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800acca:	4b39      	ldr	r3, [pc, #228]	@ (800adb0 <_dtoa_r+0x700>)
 800accc:	f7f5 fa4e 	bl	800016c <__adddf3>
 800acd0:	4602      	mov	r2, r0
 800acd2:	460b      	mov	r3, r1
 800acd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acd8:	f7f5 fe8e 	bl	80009f8 <__aeabi_dcmpgt>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d145      	bne.n	800ad6c <_dtoa_r+0x6bc>
 800ace0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ace4:	2000      	movs	r0, #0
 800ace6:	4932      	ldr	r1, [pc, #200]	@ (800adb0 <_dtoa_r+0x700>)
 800ace8:	f7f5 fa3e 	bl	8000168 <__aeabi_dsub>
 800acec:	4602      	mov	r2, r0
 800acee:	460b      	mov	r3, r1
 800acf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acf4:	f7f5 fe62 	bl	80009bc <__aeabi_dcmplt>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	f43f aef6 	beq.w	800aaea <_dtoa_r+0x43a>
 800acfe:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ad00:	1e73      	subs	r3, r6, #1
 800ad02:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad04:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad08:	2b30      	cmp	r3, #48	@ 0x30
 800ad0a:	d0f8      	beq.n	800acfe <_dtoa_r+0x64e>
 800ad0c:	9f04      	ldr	r7, [sp, #16]
 800ad0e:	e73f      	b.n	800ab90 <_dtoa_r+0x4e0>
 800ad10:	4b29      	ldr	r3, [pc, #164]	@ (800adb8 <_dtoa_r+0x708>)
 800ad12:	f7f5 fbe1 	bl	80004d8 <__aeabi_dmul>
 800ad16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad1a:	e7bc      	b.n	800ac96 <_dtoa_r+0x5e6>
 800ad1c:	d10c      	bne.n	800ad38 <_dtoa_r+0x688>
 800ad1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad22:	2200      	movs	r2, #0
 800ad24:	4b25      	ldr	r3, [pc, #148]	@ (800adbc <_dtoa_r+0x70c>)
 800ad26:	f7f5 fbd7 	bl	80004d8 <__aeabi_dmul>
 800ad2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad2e:	f7f5 fe59 	bl	80009e4 <__aeabi_dcmpge>
 800ad32:	2800      	cmp	r0, #0
 800ad34:	f000 815b 	beq.w	800afee <_dtoa_r+0x93e>
 800ad38:	2400      	movs	r4, #0
 800ad3a:	4625      	mov	r5, r4
 800ad3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad3e:	4656      	mov	r6, sl
 800ad40:	43db      	mvns	r3, r3
 800ad42:	9304      	str	r3, [sp, #16]
 800ad44:	2700      	movs	r7, #0
 800ad46:	4621      	mov	r1, r4
 800ad48:	4658      	mov	r0, fp
 800ad4a:	f000 fbb7 	bl	800b4bc <_Bfree>
 800ad4e:	2d00      	cmp	r5, #0
 800ad50:	d0dc      	beq.n	800ad0c <_dtoa_r+0x65c>
 800ad52:	b12f      	cbz	r7, 800ad60 <_dtoa_r+0x6b0>
 800ad54:	42af      	cmp	r7, r5
 800ad56:	d003      	beq.n	800ad60 <_dtoa_r+0x6b0>
 800ad58:	4639      	mov	r1, r7
 800ad5a:	4658      	mov	r0, fp
 800ad5c:	f000 fbae 	bl	800b4bc <_Bfree>
 800ad60:	4629      	mov	r1, r5
 800ad62:	4658      	mov	r0, fp
 800ad64:	f000 fbaa 	bl	800b4bc <_Bfree>
 800ad68:	e7d0      	b.n	800ad0c <_dtoa_r+0x65c>
 800ad6a:	9704      	str	r7, [sp, #16]
 800ad6c:	4633      	mov	r3, r6
 800ad6e:	461e      	mov	r6, r3
 800ad70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad74:	2a39      	cmp	r2, #57	@ 0x39
 800ad76:	d107      	bne.n	800ad88 <_dtoa_r+0x6d8>
 800ad78:	459a      	cmp	sl, r3
 800ad7a:	d1f8      	bne.n	800ad6e <_dtoa_r+0x6be>
 800ad7c:	9a04      	ldr	r2, [sp, #16]
 800ad7e:	3201      	adds	r2, #1
 800ad80:	9204      	str	r2, [sp, #16]
 800ad82:	2230      	movs	r2, #48	@ 0x30
 800ad84:	f88a 2000 	strb.w	r2, [sl]
 800ad88:	781a      	ldrb	r2, [r3, #0]
 800ad8a:	3201      	adds	r2, #1
 800ad8c:	701a      	strb	r2, [r3, #0]
 800ad8e:	e7bd      	b.n	800ad0c <_dtoa_r+0x65c>
 800ad90:	2200      	movs	r2, #0
 800ad92:	4b09      	ldr	r3, [pc, #36]	@ (800adb8 <_dtoa_r+0x708>)
 800ad94:	f7f5 fba0 	bl	80004d8 <__aeabi_dmul>
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	4604      	mov	r4, r0
 800ad9e:	460d      	mov	r5, r1
 800ada0:	f7f5 fe02 	bl	80009a8 <__aeabi_dcmpeq>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	f43f aebc 	beq.w	800ab22 <_dtoa_r+0x472>
 800adaa:	e6f1      	b.n	800ab90 <_dtoa_r+0x4e0>
 800adac:	0800c460 	.word	0x0800c460
 800adb0:	3fe00000 	.word	0x3fe00000
 800adb4:	3ff00000 	.word	0x3ff00000
 800adb8:	40240000 	.word	0x40240000
 800adbc:	40140000 	.word	0x40140000
 800adc0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800adc2:	2a00      	cmp	r2, #0
 800adc4:	f000 80db 	beq.w	800af7e <_dtoa_r+0x8ce>
 800adc8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800adca:	2a01      	cmp	r2, #1
 800adcc:	f300 80bf 	bgt.w	800af4e <_dtoa_r+0x89e>
 800add0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800add2:	2a00      	cmp	r2, #0
 800add4:	f000 80b7 	beq.w	800af46 <_dtoa_r+0x896>
 800add8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800addc:	4646      	mov	r6, r8
 800adde:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ade0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ade2:	2101      	movs	r1, #1
 800ade4:	441a      	add	r2, r3
 800ade6:	4658      	mov	r0, fp
 800ade8:	4498      	add	r8, r3
 800adea:	9209      	str	r2, [sp, #36]	@ 0x24
 800adec:	f000 fc1a 	bl	800b624 <__i2b>
 800adf0:	4605      	mov	r5, r0
 800adf2:	b15e      	cbz	r6, 800ae0c <_dtoa_r+0x75c>
 800adf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	dd08      	ble.n	800ae0c <_dtoa_r+0x75c>
 800adfa:	42b3      	cmp	r3, r6
 800adfc:	bfa8      	it	ge
 800adfe:	4633      	movge	r3, r6
 800ae00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae02:	eba8 0803 	sub.w	r8, r8, r3
 800ae06:	1af6      	subs	r6, r6, r3
 800ae08:	1ad3      	subs	r3, r2, r3
 800ae0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae0e:	b1f3      	cbz	r3, 800ae4e <_dtoa_r+0x79e>
 800ae10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	f000 80b7 	beq.w	800af86 <_dtoa_r+0x8d6>
 800ae18:	b18c      	cbz	r4, 800ae3e <_dtoa_r+0x78e>
 800ae1a:	4629      	mov	r1, r5
 800ae1c:	4622      	mov	r2, r4
 800ae1e:	4658      	mov	r0, fp
 800ae20:	f000 fcbe 	bl	800b7a0 <__pow5mult>
 800ae24:	464a      	mov	r2, r9
 800ae26:	4601      	mov	r1, r0
 800ae28:	4605      	mov	r5, r0
 800ae2a:	4658      	mov	r0, fp
 800ae2c:	f000 fc10 	bl	800b650 <__multiply>
 800ae30:	4649      	mov	r1, r9
 800ae32:	9004      	str	r0, [sp, #16]
 800ae34:	4658      	mov	r0, fp
 800ae36:	f000 fb41 	bl	800b4bc <_Bfree>
 800ae3a:	9b04      	ldr	r3, [sp, #16]
 800ae3c:	4699      	mov	r9, r3
 800ae3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae40:	1b1a      	subs	r2, r3, r4
 800ae42:	d004      	beq.n	800ae4e <_dtoa_r+0x79e>
 800ae44:	4649      	mov	r1, r9
 800ae46:	4658      	mov	r0, fp
 800ae48:	f000 fcaa 	bl	800b7a0 <__pow5mult>
 800ae4c:	4681      	mov	r9, r0
 800ae4e:	2101      	movs	r1, #1
 800ae50:	4658      	mov	r0, fp
 800ae52:	f000 fbe7 	bl	800b624 <__i2b>
 800ae56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae58:	4604      	mov	r4, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f000 81c9 	beq.w	800b1f2 <_dtoa_r+0xb42>
 800ae60:	461a      	mov	r2, r3
 800ae62:	4601      	mov	r1, r0
 800ae64:	4658      	mov	r0, fp
 800ae66:	f000 fc9b 	bl	800b7a0 <__pow5mult>
 800ae6a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ae6c:	4604      	mov	r4, r0
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	f300 808f 	bgt.w	800af92 <_dtoa_r+0x8e2>
 800ae74:	9b02      	ldr	r3, [sp, #8]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f040 8087 	bne.w	800af8a <_dtoa_r+0x8da>
 800ae7c:	9b03      	ldr	r3, [sp, #12]
 800ae7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	f040 8083 	bne.w	800af8e <_dtoa_r+0x8de>
 800ae88:	9b03      	ldr	r3, [sp, #12]
 800ae8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae8e:	0d1b      	lsrs	r3, r3, #20
 800ae90:	051b      	lsls	r3, r3, #20
 800ae92:	b12b      	cbz	r3, 800aea0 <_dtoa_r+0x7f0>
 800ae94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae96:	f108 0801 	add.w	r8, r8, #1
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae9e:	2301      	movs	r3, #1
 800aea0:	930a      	str	r3, [sp, #40]	@ 0x28
 800aea2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	f000 81aa 	beq.w	800b1fe <_dtoa_r+0xb4e>
 800aeaa:	6923      	ldr	r3, [r4, #16]
 800aeac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aeb0:	6918      	ldr	r0, [r3, #16]
 800aeb2:	f000 fb6b 	bl	800b58c <__hi0bits>
 800aeb6:	f1c0 0020 	rsb	r0, r0, #32
 800aeba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aebc:	4418      	add	r0, r3
 800aebe:	f010 001f 	ands.w	r0, r0, #31
 800aec2:	d071      	beq.n	800afa8 <_dtoa_r+0x8f8>
 800aec4:	f1c0 0320 	rsb	r3, r0, #32
 800aec8:	2b04      	cmp	r3, #4
 800aeca:	dd65      	ble.n	800af98 <_dtoa_r+0x8e8>
 800aecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aece:	f1c0 001c 	rsb	r0, r0, #28
 800aed2:	4403      	add	r3, r0
 800aed4:	4480      	add	r8, r0
 800aed6:	4406      	add	r6, r0
 800aed8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeda:	f1b8 0f00 	cmp.w	r8, #0
 800aede:	dd05      	ble.n	800aeec <_dtoa_r+0x83c>
 800aee0:	4649      	mov	r1, r9
 800aee2:	4642      	mov	r2, r8
 800aee4:	4658      	mov	r0, fp
 800aee6:	f000 fcb5 	bl	800b854 <__lshift>
 800aeea:	4681      	mov	r9, r0
 800aeec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	dd05      	ble.n	800aefe <_dtoa_r+0x84e>
 800aef2:	4621      	mov	r1, r4
 800aef4:	461a      	mov	r2, r3
 800aef6:	4658      	mov	r0, fp
 800aef8:	f000 fcac 	bl	800b854 <__lshift>
 800aefc:	4604      	mov	r4, r0
 800aefe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af00:	2b00      	cmp	r3, #0
 800af02:	d053      	beq.n	800afac <_dtoa_r+0x8fc>
 800af04:	4621      	mov	r1, r4
 800af06:	4648      	mov	r0, r9
 800af08:	f000 fd10 	bl	800b92c <__mcmp>
 800af0c:	2800      	cmp	r0, #0
 800af0e:	da4d      	bge.n	800afac <_dtoa_r+0x8fc>
 800af10:	1e7b      	subs	r3, r7, #1
 800af12:	4649      	mov	r1, r9
 800af14:	9304      	str	r3, [sp, #16]
 800af16:	220a      	movs	r2, #10
 800af18:	2300      	movs	r3, #0
 800af1a:	4658      	mov	r0, fp
 800af1c:	f000 faf0 	bl	800b500 <__multadd>
 800af20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af22:	4681      	mov	r9, r0
 800af24:	2b00      	cmp	r3, #0
 800af26:	f000 816c 	beq.w	800b202 <_dtoa_r+0xb52>
 800af2a:	2300      	movs	r3, #0
 800af2c:	4629      	mov	r1, r5
 800af2e:	220a      	movs	r2, #10
 800af30:	4658      	mov	r0, fp
 800af32:	f000 fae5 	bl	800b500 <__multadd>
 800af36:	9b08      	ldr	r3, [sp, #32]
 800af38:	4605      	mov	r5, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	dc61      	bgt.n	800b002 <_dtoa_r+0x952>
 800af3e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800af40:	2b02      	cmp	r3, #2
 800af42:	dc3b      	bgt.n	800afbc <_dtoa_r+0x90c>
 800af44:	e05d      	b.n	800b002 <_dtoa_r+0x952>
 800af46:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af48:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800af4c:	e746      	b.n	800addc <_dtoa_r+0x72c>
 800af4e:	9b07      	ldr	r3, [sp, #28]
 800af50:	1e5c      	subs	r4, r3, #1
 800af52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af54:	42a3      	cmp	r3, r4
 800af56:	bfbf      	itttt	lt
 800af58:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800af5a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800af5c:	1ae3      	sublt	r3, r4, r3
 800af5e:	18d2      	addlt	r2, r2, r3
 800af60:	bfa8      	it	ge
 800af62:	1b1c      	subge	r4, r3, r4
 800af64:	9b07      	ldr	r3, [sp, #28]
 800af66:	bfbe      	ittt	lt
 800af68:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800af6a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800af6c:	2400      	movlt	r4, #0
 800af6e:	2b00      	cmp	r3, #0
 800af70:	bfb5      	itete	lt
 800af72:	eba8 0603 	sublt.w	r6, r8, r3
 800af76:	4646      	movge	r6, r8
 800af78:	2300      	movlt	r3, #0
 800af7a:	9b07      	ldrge	r3, [sp, #28]
 800af7c:	e730      	b.n	800ade0 <_dtoa_r+0x730>
 800af7e:	4646      	mov	r6, r8
 800af80:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800af82:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800af84:	e735      	b.n	800adf2 <_dtoa_r+0x742>
 800af86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af88:	e75c      	b.n	800ae44 <_dtoa_r+0x794>
 800af8a:	2300      	movs	r3, #0
 800af8c:	e788      	b.n	800aea0 <_dtoa_r+0x7f0>
 800af8e:	9b02      	ldr	r3, [sp, #8]
 800af90:	e786      	b.n	800aea0 <_dtoa_r+0x7f0>
 800af92:	2300      	movs	r3, #0
 800af94:	930a      	str	r3, [sp, #40]	@ 0x28
 800af96:	e788      	b.n	800aeaa <_dtoa_r+0x7fa>
 800af98:	d09f      	beq.n	800aeda <_dtoa_r+0x82a>
 800af9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af9c:	331c      	adds	r3, #28
 800af9e:	441a      	add	r2, r3
 800afa0:	4498      	add	r8, r3
 800afa2:	441e      	add	r6, r3
 800afa4:	9209      	str	r2, [sp, #36]	@ 0x24
 800afa6:	e798      	b.n	800aeda <_dtoa_r+0x82a>
 800afa8:	4603      	mov	r3, r0
 800afaa:	e7f6      	b.n	800af9a <_dtoa_r+0x8ea>
 800afac:	9b07      	ldr	r3, [sp, #28]
 800afae:	9704      	str	r7, [sp, #16]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	dc20      	bgt.n	800aff6 <_dtoa_r+0x946>
 800afb4:	9308      	str	r3, [sp, #32]
 800afb6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800afb8:	2b02      	cmp	r3, #2
 800afba:	dd1e      	ble.n	800affa <_dtoa_r+0x94a>
 800afbc:	9b08      	ldr	r3, [sp, #32]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	f47f aebc 	bne.w	800ad3c <_dtoa_r+0x68c>
 800afc4:	4621      	mov	r1, r4
 800afc6:	2205      	movs	r2, #5
 800afc8:	4658      	mov	r0, fp
 800afca:	f000 fa99 	bl	800b500 <__multadd>
 800afce:	4601      	mov	r1, r0
 800afd0:	4604      	mov	r4, r0
 800afd2:	4648      	mov	r0, r9
 800afd4:	f000 fcaa 	bl	800b92c <__mcmp>
 800afd8:	2800      	cmp	r0, #0
 800afda:	f77f aeaf 	ble.w	800ad3c <_dtoa_r+0x68c>
 800afde:	2331      	movs	r3, #49	@ 0x31
 800afe0:	4656      	mov	r6, sl
 800afe2:	f806 3b01 	strb.w	r3, [r6], #1
 800afe6:	9b04      	ldr	r3, [sp, #16]
 800afe8:	3301      	adds	r3, #1
 800afea:	9304      	str	r3, [sp, #16]
 800afec:	e6aa      	b.n	800ad44 <_dtoa_r+0x694>
 800afee:	9c07      	ldr	r4, [sp, #28]
 800aff0:	9704      	str	r7, [sp, #16]
 800aff2:	4625      	mov	r5, r4
 800aff4:	e7f3      	b.n	800afde <_dtoa_r+0x92e>
 800aff6:	9b07      	ldr	r3, [sp, #28]
 800aff8:	9308      	str	r3, [sp, #32]
 800affa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800affc:	2b00      	cmp	r3, #0
 800affe:	f000 8104 	beq.w	800b20a <_dtoa_r+0xb5a>
 800b002:	2e00      	cmp	r6, #0
 800b004:	dd05      	ble.n	800b012 <_dtoa_r+0x962>
 800b006:	4629      	mov	r1, r5
 800b008:	4632      	mov	r2, r6
 800b00a:	4658      	mov	r0, fp
 800b00c:	f000 fc22 	bl	800b854 <__lshift>
 800b010:	4605      	mov	r5, r0
 800b012:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b014:	2b00      	cmp	r3, #0
 800b016:	d05a      	beq.n	800b0ce <_dtoa_r+0xa1e>
 800b018:	4658      	mov	r0, fp
 800b01a:	6869      	ldr	r1, [r5, #4]
 800b01c:	f000 fa0e 	bl	800b43c <_Balloc>
 800b020:	4606      	mov	r6, r0
 800b022:	b928      	cbnz	r0, 800b030 <_dtoa_r+0x980>
 800b024:	4602      	mov	r2, r0
 800b026:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b02a:	4b83      	ldr	r3, [pc, #524]	@ (800b238 <_dtoa_r+0xb88>)
 800b02c:	f7ff bb54 	b.w	800a6d8 <_dtoa_r+0x28>
 800b030:	692a      	ldr	r2, [r5, #16]
 800b032:	f105 010c 	add.w	r1, r5, #12
 800b036:	3202      	adds	r2, #2
 800b038:	0092      	lsls	r2, r2, #2
 800b03a:	300c      	adds	r0, #12
 800b03c:	f7ff fa9f 	bl	800a57e <memcpy>
 800b040:	2201      	movs	r2, #1
 800b042:	4631      	mov	r1, r6
 800b044:	4658      	mov	r0, fp
 800b046:	f000 fc05 	bl	800b854 <__lshift>
 800b04a:	462f      	mov	r7, r5
 800b04c:	4605      	mov	r5, r0
 800b04e:	f10a 0301 	add.w	r3, sl, #1
 800b052:	9307      	str	r3, [sp, #28]
 800b054:	9b08      	ldr	r3, [sp, #32]
 800b056:	4453      	add	r3, sl
 800b058:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b05a:	9b02      	ldr	r3, [sp, #8]
 800b05c:	f003 0301 	and.w	r3, r3, #1
 800b060:	930a      	str	r3, [sp, #40]	@ 0x28
 800b062:	9b07      	ldr	r3, [sp, #28]
 800b064:	4621      	mov	r1, r4
 800b066:	3b01      	subs	r3, #1
 800b068:	4648      	mov	r0, r9
 800b06a:	9302      	str	r3, [sp, #8]
 800b06c:	f7ff fa95 	bl	800a59a <quorem>
 800b070:	4639      	mov	r1, r7
 800b072:	9008      	str	r0, [sp, #32]
 800b074:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b078:	4648      	mov	r0, r9
 800b07a:	f000 fc57 	bl	800b92c <__mcmp>
 800b07e:	462a      	mov	r2, r5
 800b080:	9009      	str	r0, [sp, #36]	@ 0x24
 800b082:	4621      	mov	r1, r4
 800b084:	4658      	mov	r0, fp
 800b086:	f000 fc6d 	bl	800b964 <__mdiff>
 800b08a:	68c2      	ldr	r2, [r0, #12]
 800b08c:	4606      	mov	r6, r0
 800b08e:	bb02      	cbnz	r2, 800b0d2 <_dtoa_r+0xa22>
 800b090:	4601      	mov	r1, r0
 800b092:	4648      	mov	r0, r9
 800b094:	f000 fc4a 	bl	800b92c <__mcmp>
 800b098:	4602      	mov	r2, r0
 800b09a:	4631      	mov	r1, r6
 800b09c:	4658      	mov	r0, fp
 800b09e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b0a0:	f000 fa0c 	bl	800b4bc <_Bfree>
 800b0a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b0a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0a8:	9e07      	ldr	r6, [sp, #28]
 800b0aa:	ea43 0102 	orr.w	r1, r3, r2
 800b0ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0b0:	4319      	orrs	r1, r3
 800b0b2:	d110      	bne.n	800b0d6 <_dtoa_r+0xa26>
 800b0b4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0b8:	d029      	beq.n	800b10e <_dtoa_r+0xa5e>
 800b0ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	dd02      	ble.n	800b0c6 <_dtoa_r+0xa16>
 800b0c0:	9b08      	ldr	r3, [sp, #32]
 800b0c2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b0c6:	9b02      	ldr	r3, [sp, #8]
 800b0c8:	f883 8000 	strb.w	r8, [r3]
 800b0cc:	e63b      	b.n	800ad46 <_dtoa_r+0x696>
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	e7bb      	b.n	800b04a <_dtoa_r+0x99a>
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	e7e1      	b.n	800b09a <_dtoa_r+0x9ea>
 800b0d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	db04      	blt.n	800b0e6 <_dtoa_r+0xa36>
 800b0dc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b0de:	430b      	orrs	r3, r1
 800b0e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0e2:	430b      	orrs	r3, r1
 800b0e4:	d120      	bne.n	800b128 <_dtoa_r+0xa78>
 800b0e6:	2a00      	cmp	r2, #0
 800b0e8:	dded      	ble.n	800b0c6 <_dtoa_r+0xa16>
 800b0ea:	4649      	mov	r1, r9
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	4658      	mov	r0, fp
 800b0f0:	f000 fbb0 	bl	800b854 <__lshift>
 800b0f4:	4621      	mov	r1, r4
 800b0f6:	4681      	mov	r9, r0
 800b0f8:	f000 fc18 	bl	800b92c <__mcmp>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	dc03      	bgt.n	800b108 <_dtoa_r+0xa58>
 800b100:	d1e1      	bne.n	800b0c6 <_dtoa_r+0xa16>
 800b102:	f018 0f01 	tst.w	r8, #1
 800b106:	d0de      	beq.n	800b0c6 <_dtoa_r+0xa16>
 800b108:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b10c:	d1d8      	bne.n	800b0c0 <_dtoa_r+0xa10>
 800b10e:	2339      	movs	r3, #57	@ 0x39
 800b110:	9a02      	ldr	r2, [sp, #8]
 800b112:	7013      	strb	r3, [r2, #0]
 800b114:	4633      	mov	r3, r6
 800b116:	461e      	mov	r6, r3
 800b118:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b11c:	3b01      	subs	r3, #1
 800b11e:	2a39      	cmp	r2, #57	@ 0x39
 800b120:	d052      	beq.n	800b1c8 <_dtoa_r+0xb18>
 800b122:	3201      	adds	r2, #1
 800b124:	701a      	strb	r2, [r3, #0]
 800b126:	e60e      	b.n	800ad46 <_dtoa_r+0x696>
 800b128:	2a00      	cmp	r2, #0
 800b12a:	dd07      	ble.n	800b13c <_dtoa_r+0xa8c>
 800b12c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b130:	d0ed      	beq.n	800b10e <_dtoa_r+0xa5e>
 800b132:	9a02      	ldr	r2, [sp, #8]
 800b134:	f108 0301 	add.w	r3, r8, #1
 800b138:	7013      	strb	r3, [r2, #0]
 800b13a:	e604      	b.n	800ad46 <_dtoa_r+0x696>
 800b13c:	9b07      	ldr	r3, [sp, #28]
 800b13e:	9a07      	ldr	r2, [sp, #28]
 800b140:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b144:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b146:	4293      	cmp	r3, r2
 800b148:	d028      	beq.n	800b19c <_dtoa_r+0xaec>
 800b14a:	4649      	mov	r1, r9
 800b14c:	2300      	movs	r3, #0
 800b14e:	220a      	movs	r2, #10
 800b150:	4658      	mov	r0, fp
 800b152:	f000 f9d5 	bl	800b500 <__multadd>
 800b156:	42af      	cmp	r7, r5
 800b158:	4681      	mov	r9, r0
 800b15a:	f04f 0300 	mov.w	r3, #0
 800b15e:	f04f 020a 	mov.w	r2, #10
 800b162:	4639      	mov	r1, r7
 800b164:	4658      	mov	r0, fp
 800b166:	d107      	bne.n	800b178 <_dtoa_r+0xac8>
 800b168:	f000 f9ca 	bl	800b500 <__multadd>
 800b16c:	4607      	mov	r7, r0
 800b16e:	4605      	mov	r5, r0
 800b170:	9b07      	ldr	r3, [sp, #28]
 800b172:	3301      	adds	r3, #1
 800b174:	9307      	str	r3, [sp, #28]
 800b176:	e774      	b.n	800b062 <_dtoa_r+0x9b2>
 800b178:	f000 f9c2 	bl	800b500 <__multadd>
 800b17c:	4629      	mov	r1, r5
 800b17e:	4607      	mov	r7, r0
 800b180:	2300      	movs	r3, #0
 800b182:	220a      	movs	r2, #10
 800b184:	4658      	mov	r0, fp
 800b186:	f000 f9bb 	bl	800b500 <__multadd>
 800b18a:	4605      	mov	r5, r0
 800b18c:	e7f0      	b.n	800b170 <_dtoa_r+0xac0>
 800b18e:	9b08      	ldr	r3, [sp, #32]
 800b190:	2700      	movs	r7, #0
 800b192:	2b00      	cmp	r3, #0
 800b194:	bfcc      	ite	gt
 800b196:	461e      	movgt	r6, r3
 800b198:	2601      	movle	r6, #1
 800b19a:	4456      	add	r6, sl
 800b19c:	4649      	mov	r1, r9
 800b19e:	2201      	movs	r2, #1
 800b1a0:	4658      	mov	r0, fp
 800b1a2:	f000 fb57 	bl	800b854 <__lshift>
 800b1a6:	4621      	mov	r1, r4
 800b1a8:	4681      	mov	r9, r0
 800b1aa:	f000 fbbf 	bl	800b92c <__mcmp>
 800b1ae:	2800      	cmp	r0, #0
 800b1b0:	dcb0      	bgt.n	800b114 <_dtoa_r+0xa64>
 800b1b2:	d102      	bne.n	800b1ba <_dtoa_r+0xb0a>
 800b1b4:	f018 0f01 	tst.w	r8, #1
 800b1b8:	d1ac      	bne.n	800b114 <_dtoa_r+0xa64>
 800b1ba:	4633      	mov	r3, r6
 800b1bc:	461e      	mov	r6, r3
 800b1be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1c2:	2a30      	cmp	r2, #48	@ 0x30
 800b1c4:	d0fa      	beq.n	800b1bc <_dtoa_r+0xb0c>
 800b1c6:	e5be      	b.n	800ad46 <_dtoa_r+0x696>
 800b1c8:	459a      	cmp	sl, r3
 800b1ca:	d1a4      	bne.n	800b116 <_dtoa_r+0xa66>
 800b1cc:	9b04      	ldr	r3, [sp, #16]
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	9304      	str	r3, [sp, #16]
 800b1d2:	2331      	movs	r3, #49	@ 0x31
 800b1d4:	f88a 3000 	strb.w	r3, [sl]
 800b1d8:	e5b5      	b.n	800ad46 <_dtoa_r+0x696>
 800b1da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b1dc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b23c <_dtoa_r+0xb8c>
 800b1e0:	b11b      	cbz	r3, 800b1ea <_dtoa_r+0xb3a>
 800b1e2:	f10a 0308 	add.w	r3, sl, #8
 800b1e6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b1e8:	6013      	str	r3, [r2, #0]
 800b1ea:	4650      	mov	r0, sl
 800b1ec:	b017      	add	sp, #92	@ 0x5c
 800b1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	f77f ae3d 	ble.w	800ae74 <_dtoa_r+0x7c4>
 800b1fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1fc:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1fe:	2001      	movs	r0, #1
 800b200:	e65b      	b.n	800aeba <_dtoa_r+0x80a>
 800b202:	9b08      	ldr	r3, [sp, #32]
 800b204:	2b00      	cmp	r3, #0
 800b206:	f77f aed6 	ble.w	800afb6 <_dtoa_r+0x906>
 800b20a:	4656      	mov	r6, sl
 800b20c:	4621      	mov	r1, r4
 800b20e:	4648      	mov	r0, r9
 800b210:	f7ff f9c3 	bl	800a59a <quorem>
 800b214:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b218:	9b08      	ldr	r3, [sp, #32]
 800b21a:	f806 8b01 	strb.w	r8, [r6], #1
 800b21e:	eba6 020a 	sub.w	r2, r6, sl
 800b222:	4293      	cmp	r3, r2
 800b224:	ddb3      	ble.n	800b18e <_dtoa_r+0xade>
 800b226:	4649      	mov	r1, r9
 800b228:	2300      	movs	r3, #0
 800b22a:	220a      	movs	r2, #10
 800b22c:	4658      	mov	r0, fp
 800b22e:	f000 f967 	bl	800b500 <__multadd>
 800b232:	4681      	mov	r9, r0
 800b234:	e7ea      	b.n	800b20c <_dtoa_r+0xb5c>
 800b236:	bf00      	nop
 800b238:	0800c3c2 	.word	0x0800c3c2
 800b23c:	0800c346 	.word	0x0800c346

0800b240 <_free_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	4605      	mov	r5, r0
 800b244:	2900      	cmp	r1, #0
 800b246:	d040      	beq.n	800b2ca <_free_r+0x8a>
 800b248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b24c:	1f0c      	subs	r4, r1, #4
 800b24e:	2b00      	cmp	r3, #0
 800b250:	bfb8      	it	lt
 800b252:	18e4      	addlt	r4, r4, r3
 800b254:	f000 f8e6 	bl	800b424 <__malloc_lock>
 800b258:	4a1c      	ldr	r2, [pc, #112]	@ (800b2cc <_free_r+0x8c>)
 800b25a:	6813      	ldr	r3, [r2, #0]
 800b25c:	b933      	cbnz	r3, 800b26c <_free_r+0x2c>
 800b25e:	6063      	str	r3, [r4, #4]
 800b260:	6014      	str	r4, [r2, #0]
 800b262:	4628      	mov	r0, r5
 800b264:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b268:	f000 b8e2 	b.w	800b430 <__malloc_unlock>
 800b26c:	42a3      	cmp	r3, r4
 800b26e:	d908      	bls.n	800b282 <_free_r+0x42>
 800b270:	6820      	ldr	r0, [r4, #0]
 800b272:	1821      	adds	r1, r4, r0
 800b274:	428b      	cmp	r3, r1
 800b276:	bf01      	itttt	eq
 800b278:	6819      	ldreq	r1, [r3, #0]
 800b27a:	685b      	ldreq	r3, [r3, #4]
 800b27c:	1809      	addeq	r1, r1, r0
 800b27e:	6021      	streq	r1, [r4, #0]
 800b280:	e7ed      	b.n	800b25e <_free_r+0x1e>
 800b282:	461a      	mov	r2, r3
 800b284:	685b      	ldr	r3, [r3, #4]
 800b286:	b10b      	cbz	r3, 800b28c <_free_r+0x4c>
 800b288:	42a3      	cmp	r3, r4
 800b28a:	d9fa      	bls.n	800b282 <_free_r+0x42>
 800b28c:	6811      	ldr	r1, [r2, #0]
 800b28e:	1850      	adds	r0, r2, r1
 800b290:	42a0      	cmp	r0, r4
 800b292:	d10b      	bne.n	800b2ac <_free_r+0x6c>
 800b294:	6820      	ldr	r0, [r4, #0]
 800b296:	4401      	add	r1, r0
 800b298:	1850      	adds	r0, r2, r1
 800b29a:	4283      	cmp	r3, r0
 800b29c:	6011      	str	r1, [r2, #0]
 800b29e:	d1e0      	bne.n	800b262 <_free_r+0x22>
 800b2a0:	6818      	ldr	r0, [r3, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	4408      	add	r0, r1
 800b2a6:	6010      	str	r0, [r2, #0]
 800b2a8:	6053      	str	r3, [r2, #4]
 800b2aa:	e7da      	b.n	800b262 <_free_r+0x22>
 800b2ac:	d902      	bls.n	800b2b4 <_free_r+0x74>
 800b2ae:	230c      	movs	r3, #12
 800b2b0:	602b      	str	r3, [r5, #0]
 800b2b2:	e7d6      	b.n	800b262 <_free_r+0x22>
 800b2b4:	6820      	ldr	r0, [r4, #0]
 800b2b6:	1821      	adds	r1, r4, r0
 800b2b8:	428b      	cmp	r3, r1
 800b2ba:	bf01      	itttt	eq
 800b2bc:	6819      	ldreq	r1, [r3, #0]
 800b2be:	685b      	ldreq	r3, [r3, #4]
 800b2c0:	1809      	addeq	r1, r1, r0
 800b2c2:	6021      	streq	r1, [r4, #0]
 800b2c4:	6063      	str	r3, [r4, #4]
 800b2c6:	6054      	str	r4, [r2, #4]
 800b2c8:	e7cb      	b.n	800b262 <_free_r+0x22>
 800b2ca:	bd38      	pop	{r3, r4, r5, pc}
 800b2cc:	200008f4 	.word	0x200008f4

0800b2d0 <malloc>:
 800b2d0:	4b02      	ldr	r3, [pc, #8]	@ (800b2dc <malloc+0xc>)
 800b2d2:	4601      	mov	r1, r0
 800b2d4:	6818      	ldr	r0, [r3, #0]
 800b2d6:	f000 b825 	b.w	800b324 <_malloc_r>
 800b2da:	bf00      	nop
 800b2dc:	200002dc 	.word	0x200002dc

0800b2e0 <sbrk_aligned>:
 800b2e0:	b570      	push	{r4, r5, r6, lr}
 800b2e2:	4e0f      	ldr	r6, [pc, #60]	@ (800b320 <sbrk_aligned+0x40>)
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	6831      	ldr	r1, [r6, #0]
 800b2e8:	4605      	mov	r5, r0
 800b2ea:	b911      	cbnz	r1, 800b2f2 <sbrk_aligned+0x12>
 800b2ec:	f000 fcce 	bl	800bc8c <_sbrk_r>
 800b2f0:	6030      	str	r0, [r6, #0]
 800b2f2:	4621      	mov	r1, r4
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	f000 fcc9 	bl	800bc8c <_sbrk_r>
 800b2fa:	1c43      	adds	r3, r0, #1
 800b2fc:	d103      	bne.n	800b306 <sbrk_aligned+0x26>
 800b2fe:	f04f 34ff 	mov.w	r4, #4294967295
 800b302:	4620      	mov	r0, r4
 800b304:	bd70      	pop	{r4, r5, r6, pc}
 800b306:	1cc4      	adds	r4, r0, #3
 800b308:	f024 0403 	bic.w	r4, r4, #3
 800b30c:	42a0      	cmp	r0, r4
 800b30e:	d0f8      	beq.n	800b302 <sbrk_aligned+0x22>
 800b310:	1a21      	subs	r1, r4, r0
 800b312:	4628      	mov	r0, r5
 800b314:	f000 fcba 	bl	800bc8c <_sbrk_r>
 800b318:	3001      	adds	r0, #1
 800b31a:	d1f2      	bne.n	800b302 <sbrk_aligned+0x22>
 800b31c:	e7ef      	b.n	800b2fe <sbrk_aligned+0x1e>
 800b31e:	bf00      	nop
 800b320:	200008f0 	.word	0x200008f0

0800b324 <_malloc_r>:
 800b324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b328:	1ccd      	adds	r5, r1, #3
 800b32a:	f025 0503 	bic.w	r5, r5, #3
 800b32e:	3508      	adds	r5, #8
 800b330:	2d0c      	cmp	r5, #12
 800b332:	bf38      	it	cc
 800b334:	250c      	movcc	r5, #12
 800b336:	2d00      	cmp	r5, #0
 800b338:	4606      	mov	r6, r0
 800b33a:	db01      	blt.n	800b340 <_malloc_r+0x1c>
 800b33c:	42a9      	cmp	r1, r5
 800b33e:	d904      	bls.n	800b34a <_malloc_r+0x26>
 800b340:	230c      	movs	r3, #12
 800b342:	6033      	str	r3, [r6, #0]
 800b344:	2000      	movs	r0, #0
 800b346:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b34a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b420 <_malloc_r+0xfc>
 800b34e:	f000 f869 	bl	800b424 <__malloc_lock>
 800b352:	f8d8 3000 	ldr.w	r3, [r8]
 800b356:	461c      	mov	r4, r3
 800b358:	bb44      	cbnz	r4, 800b3ac <_malloc_r+0x88>
 800b35a:	4629      	mov	r1, r5
 800b35c:	4630      	mov	r0, r6
 800b35e:	f7ff ffbf 	bl	800b2e0 <sbrk_aligned>
 800b362:	1c43      	adds	r3, r0, #1
 800b364:	4604      	mov	r4, r0
 800b366:	d158      	bne.n	800b41a <_malloc_r+0xf6>
 800b368:	f8d8 4000 	ldr.w	r4, [r8]
 800b36c:	4627      	mov	r7, r4
 800b36e:	2f00      	cmp	r7, #0
 800b370:	d143      	bne.n	800b3fa <_malloc_r+0xd6>
 800b372:	2c00      	cmp	r4, #0
 800b374:	d04b      	beq.n	800b40e <_malloc_r+0xea>
 800b376:	6823      	ldr	r3, [r4, #0]
 800b378:	4639      	mov	r1, r7
 800b37a:	4630      	mov	r0, r6
 800b37c:	eb04 0903 	add.w	r9, r4, r3
 800b380:	f000 fc84 	bl	800bc8c <_sbrk_r>
 800b384:	4581      	cmp	r9, r0
 800b386:	d142      	bne.n	800b40e <_malloc_r+0xea>
 800b388:	6821      	ldr	r1, [r4, #0]
 800b38a:	4630      	mov	r0, r6
 800b38c:	1a6d      	subs	r5, r5, r1
 800b38e:	4629      	mov	r1, r5
 800b390:	f7ff ffa6 	bl	800b2e0 <sbrk_aligned>
 800b394:	3001      	adds	r0, #1
 800b396:	d03a      	beq.n	800b40e <_malloc_r+0xea>
 800b398:	6823      	ldr	r3, [r4, #0]
 800b39a:	442b      	add	r3, r5
 800b39c:	6023      	str	r3, [r4, #0]
 800b39e:	f8d8 3000 	ldr.w	r3, [r8]
 800b3a2:	685a      	ldr	r2, [r3, #4]
 800b3a4:	bb62      	cbnz	r2, 800b400 <_malloc_r+0xdc>
 800b3a6:	f8c8 7000 	str.w	r7, [r8]
 800b3aa:	e00f      	b.n	800b3cc <_malloc_r+0xa8>
 800b3ac:	6822      	ldr	r2, [r4, #0]
 800b3ae:	1b52      	subs	r2, r2, r5
 800b3b0:	d420      	bmi.n	800b3f4 <_malloc_r+0xd0>
 800b3b2:	2a0b      	cmp	r2, #11
 800b3b4:	d917      	bls.n	800b3e6 <_malloc_r+0xc2>
 800b3b6:	1961      	adds	r1, r4, r5
 800b3b8:	42a3      	cmp	r3, r4
 800b3ba:	6025      	str	r5, [r4, #0]
 800b3bc:	bf18      	it	ne
 800b3be:	6059      	strne	r1, [r3, #4]
 800b3c0:	6863      	ldr	r3, [r4, #4]
 800b3c2:	bf08      	it	eq
 800b3c4:	f8c8 1000 	streq.w	r1, [r8]
 800b3c8:	5162      	str	r2, [r4, r5]
 800b3ca:	604b      	str	r3, [r1, #4]
 800b3cc:	4630      	mov	r0, r6
 800b3ce:	f000 f82f 	bl	800b430 <__malloc_unlock>
 800b3d2:	f104 000b 	add.w	r0, r4, #11
 800b3d6:	1d23      	adds	r3, r4, #4
 800b3d8:	f020 0007 	bic.w	r0, r0, #7
 800b3dc:	1ac2      	subs	r2, r0, r3
 800b3de:	bf1c      	itt	ne
 800b3e0:	1a1b      	subne	r3, r3, r0
 800b3e2:	50a3      	strne	r3, [r4, r2]
 800b3e4:	e7af      	b.n	800b346 <_malloc_r+0x22>
 800b3e6:	6862      	ldr	r2, [r4, #4]
 800b3e8:	42a3      	cmp	r3, r4
 800b3ea:	bf0c      	ite	eq
 800b3ec:	f8c8 2000 	streq.w	r2, [r8]
 800b3f0:	605a      	strne	r2, [r3, #4]
 800b3f2:	e7eb      	b.n	800b3cc <_malloc_r+0xa8>
 800b3f4:	4623      	mov	r3, r4
 800b3f6:	6864      	ldr	r4, [r4, #4]
 800b3f8:	e7ae      	b.n	800b358 <_malloc_r+0x34>
 800b3fa:	463c      	mov	r4, r7
 800b3fc:	687f      	ldr	r7, [r7, #4]
 800b3fe:	e7b6      	b.n	800b36e <_malloc_r+0x4a>
 800b400:	461a      	mov	r2, r3
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	42a3      	cmp	r3, r4
 800b406:	d1fb      	bne.n	800b400 <_malloc_r+0xdc>
 800b408:	2300      	movs	r3, #0
 800b40a:	6053      	str	r3, [r2, #4]
 800b40c:	e7de      	b.n	800b3cc <_malloc_r+0xa8>
 800b40e:	230c      	movs	r3, #12
 800b410:	4630      	mov	r0, r6
 800b412:	6033      	str	r3, [r6, #0]
 800b414:	f000 f80c 	bl	800b430 <__malloc_unlock>
 800b418:	e794      	b.n	800b344 <_malloc_r+0x20>
 800b41a:	6005      	str	r5, [r0, #0]
 800b41c:	e7d6      	b.n	800b3cc <_malloc_r+0xa8>
 800b41e:	bf00      	nop
 800b420:	200008f4 	.word	0x200008f4

0800b424 <__malloc_lock>:
 800b424:	4801      	ldr	r0, [pc, #4]	@ (800b42c <__malloc_lock+0x8>)
 800b426:	f7ff b892 	b.w	800a54e <__retarget_lock_acquire_recursive>
 800b42a:	bf00      	nop
 800b42c:	200008ec 	.word	0x200008ec

0800b430 <__malloc_unlock>:
 800b430:	4801      	ldr	r0, [pc, #4]	@ (800b438 <__malloc_unlock+0x8>)
 800b432:	f7ff b88d 	b.w	800a550 <__retarget_lock_release_recursive>
 800b436:	bf00      	nop
 800b438:	200008ec 	.word	0x200008ec

0800b43c <_Balloc>:
 800b43c:	b570      	push	{r4, r5, r6, lr}
 800b43e:	69c6      	ldr	r6, [r0, #28]
 800b440:	4604      	mov	r4, r0
 800b442:	460d      	mov	r5, r1
 800b444:	b976      	cbnz	r6, 800b464 <_Balloc+0x28>
 800b446:	2010      	movs	r0, #16
 800b448:	f7ff ff42 	bl	800b2d0 <malloc>
 800b44c:	4602      	mov	r2, r0
 800b44e:	61e0      	str	r0, [r4, #28]
 800b450:	b920      	cbnz	r0, 800b45c <_Balloc+0x20>
 800b452:	216b      	movs	r1, #107	@ 0x6b
 800b454:	4b17      	ldr	r3, [pc, #92]	@ (800b4b4 <_Balloc+0x78>)
 800b456:	4818      	ldr	r0, [pc, #96]	@ (800b4b8 <_Balloc+0x7c>)
 800b458:	f000 fc28 	bl	800bcac <__assert_func>
 800b45c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b460:	6006      	str	r6, [r0, #0]
 800b462:	60c6      	str	r6, [r0, #12]
 800b464:	69e6      	ldr	r6, [r4, #28]
 800b466:	68f3      	ldr	r3, [r6, #12]
 800b468:	b183      	cbz	r3, 800b48c <_Balloc+0x50>
 800b46a:	69e3      	ldr	r3, [r4, #28]
 800b46c:	68db      	ldr	r3, [r3, #12]
 800b46e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b472:	b9b8      	cbnz	r0, 800b4a4 <_Balloc+0x68>
 800b474:	2101      	movs	r1, #1
 800b476:	fa01 f605 	lsl.w	r6, r1, r5
 800b47a:	1d72      	adds	r2, r6, #5
 800b47c:	4620      	mov	r0, r4
 800b47e:	0092      	lsls	r2, r2, #2
 800b480:	f000 fc32 	bl	800bce8 <_calloc_r>
 800b484:	b160      	cbz	r0, 800b4a0 <_Balloc+0x64>
 800b486:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b48a:	e00e      	b.n	800b4aa <_Balloc+0x6e>
 800b48c:	2221      	movs	r2, #33	@ 0x21
 800b48e:	2104      	movs	r1, #4
 800b490:	4620      	mov	r0, r4
 800b492:	f000 fc29 	bl	800bce8 <_calloc_r>
 800b496:	69e3      	ldr	r3, [r4, #28]
 800b498:	60f0      	str	r0, [r6, #12]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d1e4      	bne.n	800b46a <_Balloc+0x2e>
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	bd70      	pop	{r4, r5, r6, pc}
 800b4a4:	6802      	ldr	r2, [r0, #0]
 800b4a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4b0:	e7f7      	b.n	800b4a2 <_Balloc+0x66>
 800b4b2:	bf00      	nop
 800b4b4:	0800c353 	.word	0x0800c353
 800b4b8:	0800c3d3 	.word	0x0800c3d3

0800b4bc <_Bfree>:
 800b4bc:	b570      	push	{r4, r5, r6, lr}
 800b4be:	69c6      	ldr	r6, [r0, #28]
 800b4c0:	4605      	mov	r5, r0
 800b4c2:	460c      	mov	r4, r1
 800b4c4:	b976      	cbnz	r6, 800b4e4 <_Bfree+0x28>
 800b4c6:	2010      	movs	r0, #16
 800b4c8:	f7ff ff02 	bl	800b2d0 <malloc>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	61e8      	str	r0, [r5, #28]
 800b4d0:	b920      	cbnz	r0, 800b4dc <_Bfree+0x20>
 800b4d2:	218f      	movs	r1, #143	@ 0x8f
 800b4d4:	4b08      	ldr	r3, [pc, #32]	@ (800b4f8 <_Bfree+0x3c>)
 800b4d6:	4809      	ldr	r0, [pc, #36]	@ (800b4fc <_Bfree+0x40>)
 800b4d8:	f000 fbe8 	bl	800bcac <__assert_func>
 800b4dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4e0:	6006      	str	r6, [r0, #0]
 800b4e2:	60c6      	str	r6, [r0, #12]
 800b4e4:	b13c      	cbz	r4, 800b4f6 <_Bfree+0x3a>
 800b4e6:	69eb      	ldr	r3, [r5, #28]
 800b4e8:	6862      	ldr	r2, [r4, #4]
 800b4ea:	68db      	ldr	r3, [r3, #12]
 800b4ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4f0:	6021      	str	r1, [r4, #0]
 800b4f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4f6:	bd70      	pop	{r4, r5, r6, pc}
 800b4f8:	0800c353 	.word	0x0800c353
 800b4fc:	0800c3d3 	.word	0x0800c3d3

0800b500 <__multadd>:
 800b500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b504:	4607      	mov	r7, r0
 800b506:	460c      	mov	r4, r1
 800b508:	461e      	mov	r6, r3
 800b50a:	2000      	movs	r0, #0
 800b50c:	690d      	ldr	r5, [r1, #16]
 800b50e:	f101 0c14 	add.w	ip, r1, #20
 800b512:	f8dc 3000 	ldr.w	r3, [ip]
 800b516:	3001      	adds	r0, #1
 800b518:	b299      	uxth	r1, r3
 800b51a:	fb02 6101 	mla	r1, r2, r1, r6
 800b51e:	0c1e      	lsrs	r6, r3, #16
 800b520:	0c0b      	lsrs	r3, r1, #16
 800b522:	fb02 3306 	mla	r3, r2, r6, r3
 800b526:	b289      	uxth	r1, r1
 800b528:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b52c:	4285      	cmp	r5, r0
 800b52e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b532:	f84c 1b04 	str.w	r1, [ip], #4
 800b536:	dcec      	bgt.n	800b512 <__multadd+0x12>
 800b538:	b30e      	cbz	r6, 800b57e <__multadd+0x7e>
 800b53a:	68a3      	ldr	r3, [r4, #8]
 800b53c:	42ab      	cmp	r3, r5
 800b53e:	dc19      	bgt.n	800b574 <__multadd+0x74>
 800b540:	6861      	ldr	r1, [r4, #4]
 800b542:	4638      	mov	r0, r7
 800b544:	3101      	adds	r1, #1
 800b546:	f7ff ff79 	bl	800b43c <_Balloc>
 800b54a:	4680      	mov	r8, r0
 800b54c:	b928      	cbnz	r0, 800b55a <__multadd+0x5a>
 800b54e:	4602      	mov	r2, r0
 800b550:	21ba      	movs	r1, #186	@ 0xba
 800b552:	4b0c      	ldr	r3, [pc, #48]	@ (800b584 <__multadd+0x84>)
 800b554:	480c      	ldr	r0, [pc, #48]	@ (800b588 <__multadd+0x88>)
 800b556:	f000 fba9 	bl	800bcac <__assert_func>
 800b55a:	6922      	ldr	r2, [r4, #16]
 800b55c:	f104 010c 	add.w	r1, r4, #12
 800b560:	3202      	adds	r2, #2
 800b562:	0092      	lsls	r2, r2, #2
 800b564:	300c      	adds	r0, #12
 800b566:	f7ff f80a 	bl	800a57e <memcpy>
 800b56a:	4621      	mov	r1, r4
 800b56c:	4638      	mov	r0, r7
 800b56e:	f7ff ffa5 	bl	800b4bc <_Bfree>
 800b572:	4644      	mov	r4, r8
 800b574:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b578:	3501      	adds	r5, #1
 800b57a:	615e      	str	r6, [r3, #20]
 800b57c:	6125      	str	r5, [r4, #16]
 800b57e:	4620      	mov	r0, r4
 800b580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b584:	0800c3c2 	.word	0x0800c3c2
 800b588:	0800c3d3 	.word	0x0800c3d3

0800b58c <__hi0bits>:
 800b58c:	4603      	mov	r3, r0
 800b58e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b592:	bf3a      	itte	cc
 800b594:	0403      	lslcc	r3, r0, #16
 800b596:	2010      	movcc	r0, #16
 800b598:	2000      	movcs	r0, #0
 800b59a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b59e:	bf3c      	itt	cc
 800b5a0:	021b      	lslcc	r3, r3, #8
 800b5a2:	3008      	addcc	r0, #8
 800b5a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5a8:	bf3c      	itt	cc
 800b5aa:	011b      	lslcc	r3, r3, #4
 800b5ac:	3004      	addcc	r0, #4
 800b5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5b2:	bf3c      	itt	cc
 800b5b4:	009b      	lslcc	r3, r3, #2
 800b5b6:	3002      	addcc	r0, #2
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	db05      	blt.n	800b5c8 <__hi0bits+0x3c>
 800b5bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b5c0:	f100 0001 	add.w	r0, r0, #1
 800b5c4:	bf08      	it	eq
 800b5c6:	2020      	moveq	r0, #32
 800b5c8:	4770      	bx	lr

0800b5ca <__lo0bits>:
 800b5ca:	6803      	ldr	r3, [r0, #0]
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	f013 0007 	ands.w	r0, r3, #7
 800b5d2:	d00b      	beq.n	800b5ec <__lo0bits+0x22>
 800b5d4:	07d9      	lsls	r1, r3, #31
 800b5d6:	d421      	bmi.n	800b61c <__lo0bits+0x52>
 800b5d8:	0798      	lsls	r0, r3, #30
 800b5da:	bf49      	itett	mi
 800b5dc:	085b      	lsrmi	r3, r3, #1
 800b5de:	089b      	lsrpl	r3, r3, #2
 800b5e0:	2001      	movmi	r0, #1
 800b5e2:	6013      	strmi	r3, [r2, #0]
 800b5e4:	bf5c      	itt	pl
 800b5e6:	2002      	movpl	r0, #2
 800b5e8:	6013      	strpl	r3, [r2, #0]
 800b5ea:	4770      	bx	lr
 800b5ec:	b299      	uxth	r1, r3
 800b5ee:	b909      	cbnz	r1, 800b5f4 <__lo0bits+0x2a>
 800b5f0:	2010      	movs	r0, #16
 800b5f2:	0c1b      	lsrs	r3, r3, #16
 800b5f4:	b2d9      	uxtb	r1, r3
 800b5f6:	b909      	cbnz	r1, 800b5fc <__lo0bits+0x32>
 800b5f8:	3008      	adds	r0, #8
 800b5fa:	0a1b      	lsrs	r3, r3, #8
 800b5fc:	0719      	lsls	r1, r3, #28
 800b5fe:	bf04      	itt	eq
 800b600:	091b      	lsreq	r3, r3, #4
 800b602:	3004      	addeq	r0, #4
 800b604:	0799      	lsls	r1, r3, #30
 800b606:	bf04      	itt	eq
 800b608:	089b      	lsreq	r3, r3, #2
 800b60a:	3002      	addeq	r0, #2
 800b60c:	07d9      	lsls	r1, r3, #31
 800b60e:	d403      	bmi.n	800b618 <__lo0bits+0x4e>
 800b610:	085b      	lsrs	r3, r3, #1
 800b612:	f100 0001 	add.w	r0, r0, #1
 800b616:	d003      	beq.n	800b620 <__lo0bits+0x56>
 800b618:	6013      	str	r3, [r2, #0]
 800b61a:	4770      	bx	lr
 800b61c:	2000      	movs	r0, #0
 800b61e:	4770      	bx	lr
 800b620:	2020      	movs	r0, #32
 800b622:	4770      	bx	lr

0800b624 <__i2b>:
 800b624:	b510      	push	{r4, lr}
 800b626:	460c      	mov	r4, r1
 800b628:	2101      	movs	r1, #1
 800b62a:	f7ff ff07 	bl	800b43c <_Balloc>
 800b62e:	4602      	mov	r2, r0
 800b630:	b928      	cbnz	r0, 800b63e <__i2b+0x1a>
 800b632:	f240 1145 	movw	r1, #325	@ 0x145
 800b636:	4b04      	ldr	r3, [pc, #16]	@ (800b648 <__i2b+0x24>)
 800b638:	4804      	ldr	r0, [pc, #16]	@ (800b64c <__i2b+0x28>)
 800b63a:	f000 fb37 	bl	800bcac <__assert_func>
 800b63e:	2301      	movs	r3, #1
 800b640:	6144      	str	r4, [r0, #20]
 800b642:	6103      	str	r3, [r0, #16]
 800b644:	bd10      	pop	{r4, pc}
 800b646:	bf00      	nop
 800b648:	0800c3c2 	.word	0x0800c3c2
 800b64c:	0800c3d3 	.word	0x0800c3d3

0800b650 <__multiply>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	4614      	mov	r4, r2
 800b656:	690a      	ldr	r2, [r1, #16]
 800b658:	6923      	ldr	r3, [r4, #16]
 800b65a:	460f      	mov	r7, r1
 800b65c:	429a      	cmp	r2, r3
 800b65e:	bfa2      	ittt	ge
 800b660:	4623      	movge	r3, r4
 800b662:	460c      	movge	r4, r1
 800b664:	461f      	movge	r7, r3
 800b666:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b66a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b66e:	68a3      	ldr	r3, [r4, #8]
 800b670:	6861      	ldr	r1, [r4, #4]
 800b672:	eb0a 0609 	add.w	r6, sl, r9
 800b676:	42b3      	cmp	r3, r6
 800b678:	b085      	sub	sp, #20
 800b67a:	bfb8      	it	lt
 800b67c:	3101      	addlt	r1, #1
 800b67e:	f7ff fedd 	bl	800b43c <_Balloc>
 800b682:	b930      	cbnz	r0, 800b692 <__multiply+0x42>
 800b684:	4602      	mov	r2, r0
 800b686:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b68a:	4b43      	ldr	r3, [pc, #268]	@ (800b798 <__multiply+0x148>)
 800b68c:	4843      	ldr	r0, [pc, #268]	@ (800b79c <__multiply+0x14c>)
 800b68e:	f000 fb0d 	bl	800bcac <__assert_func>
 800b692:	f100 0514 	add.w	r5, r0, #20
 800b696:	462b      	mov	r3, r5
 800b698:	2200      	movs	r2, #0
 800b69a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b69e:	4543      	cmp	r3, r8
 800b6a0:	d321      	bcc.n	800b6e6 <__multiply+0x96>
 800b6a2:	f107 0114 	add.w	r1, r7, #20
 800b6a6:	f104 0214 	add.w	r2, r4, #20
 800b6aa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b6ae:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b6b2:	9302      	str	r3, [sp, #8]
 800b6b4:	1b13      	subs	r3, r2, r4
 800b6b6:	3b15      	subs	r3, #21
 800b6b8:	f023 0303 	bic.w	r3, r3, #3
 800b6bc:	3304      	adds	r3, #4
 800b6be:	f104 0715 	add.w	r7, r4, #21
 800b6c2:	42ba      	cmp	r2, r7
 800b6c4:	bf38      	it	cc
 800b6c6:	2304      	movcc	r3, #4
 800b6c8:	9301      	str	r3, [sp, #4]
 800b6ca:	9b02      	ldr	r3, [sp, #8]
 800b6cc:	9103      	str	r1, [sp, #12]
 800b6ce:	428b      	cmp	r3, r1
 800b6d0:	d80c      	bhi.n	800b6ec <__multiply+0x9c>
 800b6d2:	2e00      	cmp	r6, #0
 800b6d4:	dd03      	ble.n	800b6de <__multiply+0x8e>
 800b6d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d05a      	beq.n	800b794 <__multiply+0x144>
 800b6de:	6106      	str	r6, [r0, #16]
 800b6e0:	b005      	add	sp, #20
 800b6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e6:	f843 2b04 	str.w	r2, [r3], #4
 800b6ea:	e7d8      	b.n	800b69e <__multiply+0x4e>
 800b6ec:	f8b1 a000 	ldrh.w	sl, [r1]
 800b6f0:	f1ba 0f00 	cmp.w	sl, #0
 800b6f4:	d023      	beq.n	800b73e <__multiply+0xee>
 800b6f6:	46a9      	mov	r9, r5
 800b6f8:	f04f 0c00 	mov.w	ip, #0
 800b6fc:	f104 0e14 	add.w	lr, r4, #20
 800b700:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b704:	f8d9 3000 	ldr.w	r3, [r9]
 800b708:	fa1f fb87 	uxth.w	fp, r7
 800b70c:	b29b      	uxth	r3, r3
 800b70e:	fb0a 330b 	mla	r3, sl, fp, r3
 800b712:	4463      	add	r3, ip
 800b714:	f8d9 c000 	ldr.w	ip, [r9]
 800b718:	0c3f      	lsrs	r7, r7, #16
 800b71a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b71e:	fb0a c707 	mla	r7, sl, r7, ip
 800b722:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b726:	b29b      	uxth	r3, r3
 800b728:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b72c:	4572      	cmp	r2, lr
 800b72e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b732:	f849 3b04 	str.w	r3, [r9], #4
 800b736:	d8e3      	bhi.n	800b700 <__multiply+0xb0>
 800b738:	9b01      	ldr	r3, [sp, #4]
 800b73a:	f845 c003 	str.w	ip, [r5, r3]
 800b73e:	9b03      	ldr	r3, [sp, #12]
 800b740:	3104      	adds	r1, #4
 800b742:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b746:	f1b9 0f00 	cmp.w	r9, #0
 800b74a:	d021      	beq.n	800b790 <__multiply+0x140>
 800b74c:	46ae      	mov	lr, r5
 800b74e:	f04f 0a00 	mov.w	sl, #0
 800b752:	682b      	ldr	r3, [r5, #0]
 800b754:	f104 0c14 	add.w	ip, r4, #20
 800b758:	f8bc b000 	ldrh.w	fp, [ip]
 800b75c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b760:	b29b      	uxth	r3, r3
 800b762:	fb09 770b 	mla	r7, r9, fp, r7
 800b766:	4457      	add	r7, sl
 800b768:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b76c:	f84e 3b04 	str.w	r3, [lr], #4
 800b770:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b774:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b778:	f8be 3000 	ldrh.w	r3, [lr]
 800b77c:	4562      	cmp	r2, ip
 800b77e:	fb09 330a 	mla	r3, r9, sl, r3
 800b782:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b786:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b78a:	d8e5      	bhi.n	800b758 <__multiply+0x108>
 800b78c:	9f01      	ldr	r7, [sp, #4]
 800b78e:	51eb      	str	r3, [r5, r7]
 800b790:	3504      	adds	r5, #4
 800b792:	e79a      	b.n	800b6ca <__multiply+0x7a>
 800b794:	3e01      	subs	r6, #1
 800b796:	e79c      	b.n	800b6d2 <__multiply+0x82>
 800b798:	0800c3c2 	.word	0x0800c3c2
 800b79c:	0800c3d3 	.word	0x0800c3d3

0800b7a0 <__pow5mult>:
 800b7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7a4:	4615      	mov	r5, r2
 800b7a6:	f012 0203 	ands.w	r2, r2, #3
 800b7aa:	4607      	mov	r7, r0
 800b7ac:	460e      	mov	r6, r1
 800b7ae:	d007      	beq.n	800b7c0 <__pow5mult+0x20>
 800b7b0:	4c25      	ldr	r4, [pc, #148]	@ (800b848 <__pow5mult+0xa8>)
 800b7b2:	3a01      	subs	r2, #1
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7ba:	f7ff fea1 	bl	800b500 <__multadd>
 800b7be:	4606      	mov	r6, r0
 800b7c0:	10ad      	asrs	r5, r5, #2
 800b7c2:	d03d      	beq.n	800b840 <__pow5mult+0xa0>
 800b7c4:	69fc      	ldr	r4, [r7, #28]
 800b7c6:	b97c      	cbnz	r4, 800b7e8 <__pow5mult+0x48>
 800b7c8:	2010      	movs	r0, #16
 800b7ca:	f7ff fd81 	bl	800b2d0 <malloc>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	61f8      	str	r0, [r7, #28]
 800b7d2:	b928      	cbnz	r0, 800b7e0 <__pow5mult+0x40>
 800b7d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b7d8:	4b1c      	ldr	r3, [pc, #112]	@ (800b84c <__pow5mult+0xac>)
 800b7da:	481d      	ldr	r0, [pc, #116]	@ (800b850 <__pow5mult+0xb0>)
 800b7dc:	f000 fa66 	bl	800bcac <__assert_func>
 800b7e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7e4:	6004      	str	r4, [r0, #0]
 800b7e6:	60c4      	str	r4, [r0, #12]
 800b7e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b7ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7f0:	b94c      	cbnz	r4, 800b806 <__pow5mult+0x66>
 800b7f2:	f240 2171 	movw	r1, #625	@ 0x271
 800b7f6:	4638      	mov	r0, r7
 800b7f8:	f7ff ff14 	bl	800b624 <__i2b>
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	4604      	mov	r4, r0
 800b800:	f8c8 0008 	str.w	r0, [r8, #8]
 800b804:	6003      	str	r3, [r0, #0]
 800b806:	f04f 0900 	mov.w	r9, #0
 800b80a:	07eb      	lsls	r3, r5, #31
 800b80c:	d50a      	bpl.n	800b824 <__pow5mult+0x84>
 800b80e:	4631      	mov	r1, r6
 800b810:	4622      	mov	r2, r4
 800b812:	4638      	mov	r0, r7
 800b814:	f7ff ff1c 	bl	800b650 <__multiply>
 800b818:	4680      	mov	r8, r0
 800b81a:	4631      	mov	r1, r6
 800b81c:	4638      	mov	r0, r7
 800b81e:	f7ff fe4d 	bl	800b4bc <_Bfree>
 800b822:	4646      	mov	r6, r8
 800b824:	106d      	asrs	r5, r5, #1
 800b826:	d00b      	beq.n	800b840 <__pow5mult+0xa0>
 800b828:	6820      	ldr	r0, [r4, #0]
 800b82a:	b938      	cbnz	r0, 800b83c <__pow5mult+0x9c>
 800b82c:	4622      	mov	r2, r4
 800b82e:	4621      	mov	r1, r4
 800b830:	4638      	mov	r0, r7
 800b832:	f7ff ff0d 	bl	800b650 <__multiply>
 800b836:	6020      	str	r0, [r4, #0]
 800b838:	f8c0 9000 	str.w	r9, [r0]
 800b83c:	4604      	mov	r4, r0
 800b83e:	e7e4      	b.n	800b80a <__pow5mult+0x6a>
 800b840:	4630      	mov	r0, r6
 800b842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b846:	bf00      	nop
 800b848:	0800c42c 	.word	0x0800c42c
 800b84c:	0800c353 	.word	0x0800c353
 800b850:	0800c3d3 	.word	0x0800c3d3

0800b854 <__lshift>:
 800b854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b858:	460c      	mov	r4, r1
 800b85a:	4607      	mov	r7, r0
 800b85c:	4691      	mov	r9, r2
 800b85e:	6923      	ldr	r3, [r4, #16]
 800b860:	6849      	ldr	r1, [r1, #4]
 800b862:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b866:	68a3      	ldr	r3, [r4, #8]
 800b868:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b86c:	f108 0601 	add.w	r6, r8, #1
 800b870:	42b3      	cmp	r3, r6
 800b872:	db0b      	blt.n	800b88c <__lshift+0x38>
 800b874:	4638      	mov	r0, r7
 800b876:	f7ff fde1 	bl	800b43c <_Balloc>
 800b87a:	4605      	mov	r5, r0
 800b87c:	b948      	cbnz	r0, 800b892 <__lshift+0x3e>
 800b87e:	4602      	mov	r2, r0
 800b880:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b884:	4b27      	ldr	r3, [pc, #156]	@ (800b924 <__lshift+0xd0>)
 800b886:	4828      	ldr	r0, [pc, #160]	@ (800b928 <__lshift+0xd4>)
 800b888:	f000 fa10 	bl	800bcac <__assert_func>
 800b88c:	3101      	adds	r1, #1
 800b88e:	005b      	lsls	r3, r3, #1
 800b890:	e7ee      	b.n	800b870 <__lshift+0x1c>
 800b892:	2300      	movs	r3, #0
 800b894:	f100 0114 	add.w	r1, r0, #20
 800b898:	f100 0210 	add.w	r2, r0, #16
 800b89c:	4618      	mov	r0, r3
 800b89e:	4553      	cmp	r3, sl
 800b8a0:	db33      	blt.n	800b90a <__lshift+0xb6>
 800b8a2:	6920      	ldr	r0, [r4, #16]
 800b8a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8a8:	f104 0314 	add.w	r3, r4, #20
 800b8ac:	f019 091f 	ands.w	r9, r9, #31
 800b8b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b8b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b8b8:	d02b      	beq.n	800b912 <__lshift+0xbe>
 800b8ba:	468a      	mov	sl, r1
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f1c9 0e20 	rsb	lr, r9, #32
 800b8c2:	6818      	ldr	r0, [r3, #0]
 800b8c4:	fa00 f009 	lsl.w	r0, r0, r9
 800b8c8:	4310      	orrs	r0, r2
 800b8ca:	f84a 0b04 	str.w	r0, [sl], #4
 800b8ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8d2:	459c      	cmp	ip, r3
 800b8d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b8d8:	d8f3      	bhi.n	800b8c2 <__lshift+0x6e>
 800b8da:	ebac 0304 	sub.w	r3, ip, r4
 800b8de:	3b15      	subs	r3, #21
 800b8e0:	f023 0303 	bic.w	r3, r3, #3
 800b8e4:	3304      	adds	r3, #4
 800b8e6:	f104 0015 	add.w	r0, r4, #21
 800b8ea:	4584      	cmp	ip, r0
 800b8ec:	bf38      	it	cc
 800b8ee:	2304      	movcc	r3, #4
 800b8f0:	50ca      	str	r2, [r1, r3]
 800b8f2:	b10a      	cbz	r2, 800b8f8 <__lshift+0xa4>
 800b8f4:	f108 0602 	add.w	r6, r8, #2
 800b8f8:	3e01      	subs	r6, #1
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	4621      	mov	r1, r4
 800b8fe:	612e      	str	r6, [r5, #16]
 800b900:	f7ff fddc 	bl	800b4bc <_Bfree>
 800b904:	4628      	mov	r0, r5
 800b906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b90a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b90e:	3301      	adds	r3, #1
 800b910:	e7c5      	b.n	800b89e <__lshift+0x4a>
 800b912:	3904      	subs	r1, #4
 800b914:	f853 2b04 	ldr.w	r2, [r3], #4
 800b918:	459c      	cmp	ip, r3
 800b91a:	f841 2f04 	str.w	r2, [r1, #4]!
 800b91e:	d8f9      	bhi.n	800b914 <__lshift+0xc0>
 800b920:	e7ea      	b.n	800b8f8 <__lshift+0xa4>
 800b922:	bf00      	nop
 800b924:	0800c3c2 	.word	0x0800c3c2
 800b928:	0800c3d3 	.word	0x0800c3d3

0800b92c <__mcmp>:
 800b92c:	4603      	mov	r3, r0
 800b92e:	690a      	ldr	r2, [r1, #16]
 800b930:	6900      	ldr	r0, [r0, #16]
 800b932:	b530      	push	{r4, r5, lr}
 800b934:	1a80      	subs	r0, r0, r2
 800b936:	d10e      	bne.n	800b956 <__mcmp+0x2a>
 800b938:	3314      	adds	r3, #20
 800b93a:	3114      	adds	r1, #20
 800b93c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b940:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b944:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b948:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b94c:	4295      	cmp	r5, r2
 800b94e:	d003      	beq.n	800b958 <__mcmp+0x2c>
 800b950:	d205      	bcs.n	800b95e <__mcmp+0x32>
 800b952:	f04f 30ff 	mov.w	r0, #4294967295
 800b956:	bd30      	pop	{r4, r5, pc}
 800b958:	42a3      	cmp	r3, r4
 800b95a:	d3f3      	bcc.n	800b944 <__mcmp+0x18>
 800b95c:	e7fb      	b.n	800b956 <__mcmp+0x2a>
 800b95e:	2001      	movs	r0, #1
 800b960:	e7f9      	b.n	800b956 <__mcmp+0x2a>
	...

0800b964 <__mdiff>:
 800b964:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b968:	4689      	mov	r9, r1
 800b96a:	4606      	mov	r6, r0
 800b96c:	4611      	mov	r1, r2
 800b96e:	4648      	mov	r0, r9
 800b970:	4614      	mov	r4, r2
 800b972:	f7ff ffdb 	bl	800b92c <__mcmp>
 800b976:	1e05      	subs	r5, r0, #0
 800b978:	d112      	bne.n	800b9a0 <__mdiff+0x3c>
 800b97a:	4629      	mov	r1, r5
 800b97c:	4630      	mov	r0, r6
 800b97e:	f7ff fd5d 	bl	800b43c <_Balloc>
 800b982:	4602      	mov	r2, r0
 800b984:	b928      	cbnz	r0, 800b992 <__mdiff+0x2e>
 800b986:	f240 2137 	movw	r1, #567	@ 0x237
 800b98a:	4b3e      	ldr	r3, [pc, #248]	@ (800ba84 <__mdiff+0x120>)
 800b98c:	483e      	ldr	r0, [pc, #248]	@ (800ba88 <__mdiff+0x124>)
 800b98e:	f000 f98d 	bl	800bcac <__assert_func>
 800b992:	2301      	movs	r3, #1
 800b994:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b998:	4610      	mov	r0, r2
 800b99a:	b003      	add	sp, #12
 800b99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a0:	bfbc      	itt	lt
 800b9a2:	464b      	movlt	r3, r9
 800b9a4:	46a1      	movlt	r9, r4
 800b9a6:	4630      	mov	r0, r6
 800b9a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b9ac:	bfba      	itte	lt
 800b9ae:	461c      	movlt	r4, r3
 800b9b0:	2501      	movlt	r5, #1
 800b9b2:	2500      	movge	r5, #0
 800b9b4:	f7ff fd42 	bl	800b43c <_Balloc>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	b918      	cbnz	r0, 800b9c4 <__mdiff+0x60>
 800b9bc:	f240 2145 	movw	r1, #581	@ 0x245
 800b9c0:	4b30      	ldr	r3, [pc, #192]	@ (800ba84 <__mdiff+0x120>)
 800b9c2:	e7e3      	b.n	800b98c <__mdiff+0x28>
 800b9c4:	f100 0b14 	add.w	fp, r0, #20
 800b9c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b9cc:	f109 0310 	add.w	r3, r9, #16
 800b9d0:	60c5      	str	r5, [r0, #12]
 800b9d2:	f04f 0c00 	mov.w	ip, #0
 800b9d6:	f109 0514 	add.w	r5, r9, #20
 800b9da:	46d9      	mov	r9, fp
 800b9dc:	6926      	ldr	r6, [r4, #16]
 800b9de:	f104 0e14 	add.w	lr, r4, #20
 800b9e2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b9e6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b9ea:	9301      	str	r3, [sp, #4]
 800b9ec:	9b01      	ldr	r3, [sp, #4]
 800b9ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b9f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b9f6:	b281      	uxth	r1, r0
 800b9f8:	9301      	str	r3, [sp, #4]
 800b9fa:	fa1f f38a 	uxth.w	r3, sl
 800b9fe:	1a5b      	subs	r3, r3, r1
 800ba00:	0c00      	lsrs	r0, r0, #16
 800ba02:	4463      	add	r3, ip
 800ba04:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ba08:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ba12:	4576      	cmp	r6, lr
 800ba14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba18:	f849 3b04 	str.w	r3, [r9], #4
 800ba1c:	d8e6      	bhi.n	800b9ec <__mdiff+0x88>
 800ba1e:	1b33      	subs	r3, r6, r4
 800ba20:	3b15      	subs	r3, #21
 800ba22:	f023 0303 	bic.w	r3, r3, #3
 800ba26:	3415      	adds	r4, #21
 800ba28:	3304      	adds	r3, #4
 800ba2a:	42a6      	cmp	r6, r4
 800ba2c:	bf38      	it	cc
 800ba2e:	2304      	movcc	r3, #4
 800ba30:	441d      	add	r5, r3
 800ba32:	445b      	add	r3, fp
 800ba34:	461e      	mov	r6, r3
 800ba36:	462c      	mov	r4, r5
 800ba38:	4544      	cmp	r4, r8
 800ba3a:	d30e      	bcc.n	800ba5a <__mdiff+0xf6>
 800ba3c:	f108 0103 	add.w	r1, r8, #3
 800ba40:	1b49      	subs	r1, r1, r5
 800ba42:	f021 0103 	bic.w	r1, r1, #3
 800ba46:	3d03      	subs	r5, #3
 800ba48:	45a8      	cmp	r8, r5
 800ba4a:	bf38      	it	cc
 800ba4c:	2100      	movcc	r1, #0
 800ba4e:	440b      	add	r3, r1
 800ba50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba54:	b199      	cbz	r1, 800ba7e <__mdiff+0x11a>
 800ba56:	6117      	str	r7, [r2, #16]
 800ba58:	e79e      	b.n	800b998 <__mdiff+0x34>
 800ba5a:	46e6      	mov	lr, ip
 800ba5c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba60:	fa1f fc81 	uxth.w	ip, r1
 800ba64:	44f4      	add	ip, lr
 800ba66:	0c08      	lsrs	r0, r1, #16
 800ba68:	4471      	add	r1, lr
 800ba6a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ba6e:	b289      	uxth	r1, r1
 800ba70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba78:	f846 1b04 	str.w	r1, [r6], #4
 800ba7c:	e7dc      	b.n	800ba38 <__mdiff+0xd4>
 800ba7e:	3f01      	subs	r7, #1
 800ba80:	e7e6      	b.n	800ba50 <__mdiff+0xec>
 800ba82:	bf00      	nop
 800ba84:	0800c3c2 	.word	0x0800c3c2
 800ba88:	0800c3d3 	.word	0x0800c3d3

0800ba8c <__d2b>:
 800ba8c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800ba90:	2101      	movs	r1, #1
 800ba92:	4690      	mov	r8, r2
 800ba94:	4699      	mov	r9, r3
 800ba96:	9e08      	ldr	r6, [sp, #32]
 800ba98:	f7ff fcd0 	bl	800b43c <_Balloc>
 800ba9c:	4604      	mov	r4, r0
 800ba9e:	b930      	cbnz	r0, 800baae <__d2b+0x22>
 800baa0:	4602      	mov	r2, r0
 800baa2:	f240 310f 	movw	r1, #783	@ 0x30f
 800baa6:	4b23      	ldr	r3, [pc, #140]	@ (800bb34 <__d2b+0xa8>)
 800baa8:	4823      	ldr	r0, [pc, #140]	@ (800bb38 <__d2b+0xac>)
 800baaa:	f000 f8ff 	bl	800bcac <__assert_func>
 800baae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bab2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bab6:	b10d      	cbz	r5, 800babc <__d2b+0x30>
 800bab8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800babc:	9301      	str	r3, [sp, #4]
 800babe:	f1b8 0300 	subs.w	r3, r8, #0
 800bac2:	d024      	beq.n	800bb0e <__d2b+0x82>
 800bac4:	4668      	mov	r0, sp
 800bac6:	9300      	str	r3, [sp, #0]
 800bac8:	f7ff fd7f 	bl	800b5ca <__lo0bits>
 800bacc:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bad0:	b1d8      	cbz	r0, 800bb0a <__d2b+0x7e>
 800bad2:	f1c0 0320 	rsb	r3, r0, #32
 800bad6:	fa02 f303 	lsl.w	r3, r2, r3
 800bada:	430b      	orrs	r3, r1
 800badc:	40c2      	lsrs	r2, r0
 800bade:	6163      	str	r3, [r4, #20]
 800bae0:	9201      	str	r2, [sp, #4]
 800bae2:	9b01      	ldr	r3, [sp, #4]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	bf0c      	ite	eq
 800bae8:	2201      	moveq	r2, #1
 800baea:	2202      	movne	r2, #2
 800baec:	61a3      	str	r3, [r4, #24]
 800baee:	6122      	str	r2, [r4, #16]
 800baf0:	b1ad      	cbz	r5, 800bb1e <__d2b+0x92>
 800baf2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800baf6:	4405      	add	r5, r0
 800baf8:	6035      	str	r5, [r6, #0]
 800bafa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bafe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb00:	6018      	str	r0, [r3, #0]
 800bb02:	4620      	mov	r0, r4
 800bb04:	b002      	add	sp, #8
 800bb06:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bb0a:	6161      	str	r1, [r4, #20]
 800bb0c:	e7e9      	b.n	800bae2 <__d2b+0x56>
 800bb0e:	a801      	add	r0, sp, #4
 800bb10:	f7ff fd5b 	bl	800b5ca <__lo0bits>
 800bb14:	9b01      	ldr	r3, [sp, #4]
 800bb16:	2201      	movs	r2, #1
 800bb18:	6163      	str	r3, [r4, #20]
 800bb1a:	3020      	adds	r0, #32
 800bb1c:	e7e7      	b.n	800baee <__d2b+0x62>
 800bb1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bb22:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb26:	6030      	str	r0, [r6, #0]
 800bb28:	6918      	ldr	r0, [r3, #16]
 800bb2a:	f7ff fd2f 	bl	800b58c <__hi0bits>
 800bb2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb32:	e7e4      	b.n	800bafe <__d2b+0x72>
 800bb34:	0800c3c2 	.word	0x0800c3c2
 800bb38:	0800c3d3 	.word	0x0800c3d3

0800bb3c <__sflush_r>:
 800bb3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb42:	0716      	lsls	r6, r2, #28
 800bb44:	4605      	mov	r5, r0
 800bb46:	460c      	mov	r4, r1
 800bb48:	d454      	bmi.n	800bbf4 <__sflush_r+0xb8>
 800bb4a:	684b      	ldr	r3, [r1, #4]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	dc02      	bgt.n	800bb56 <__sflush_r+0x1a>
 800bb50:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	dd48      	ble.n	800bbe8 <__sflush_r+0xac>
 800bb56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb58:	2e00      	cmp	r6, #0
 800bb5a:	d045      	beq.n	800bbe8 <__sflush_r+0xac>
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb62:	682f      	ldr	r7, [r5, #0]
 800bb64:	6a21      	ldr	r1, [r4, #32]
 800bb66:	602b      	str	r3, [r5, #0]
 800bb68:	d030      	beq.n	800bbcc <__sflush_r+0x90>
 800bb6a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb6c:	89a3      	ldrh	r3, [r4, #12]
 800bb6e:	0759      	lsls	r1, r3, #29
 800bb70:	d505      	bpl.n	800bb7e <__sflush_r+0x42>
 800bb72:	6863      	ldr	r3, [r4, #4]
 800bb74:	1ad2      	subs	r2, r2, r3
 800bb76:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb78:	b10b      	cbz	r3, 800bb7e <__sflush_r+0x42>
 800bb7a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb7c:	1ad2      	subs	r2, r2, r3
 800bb7e:	2300      	movs	r3, #0
 800bb80:	4628      	mov	r0, r5
 800bb82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb84:	6a21      	ldr	r1, [r4, #32]
 800bb86:	47b0      	blx	r6
 800bb88:	1c43      	adds	r3, r0, #1
 800bb8a:	89a3      	ldrh	r3, [r4, #12]
 800bb8c:	d106      	bne.n	800bb9c <__sflush_r+0x60>
 800bb8e:	6829      	ldr	r1, [r5, #0]
 800bb90:	291d      	cmp	r1, #29
 800bb92:	d82b      	bhi.n	800bbec <__sflush_r+0xb0>
 800bb94:	4a28      	ldr	r2, [pc, #160]	@ (800bc38 <__sflush_r+0xfc>)
 800bb96:	410a      	asrs	r2, r1
 800bb98:	07d6      	lsls	r6, r2, #31
 800bb9a:	d427      	bmi.n	800bbec <__sflush_r+0xb0>
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	6062      	str	r2, [r4, #4]
 800bba0:	6922      	ldr	r2, [r4, #16]
 800bba2:	04d9      	lsls	r1, r3, #19
 800bba4:	6022      	str	r2, [r4, #0]
 800bba6:	d504      	bpl.n	800bbb2 <__sflush_r+0x76>
 800bba8:	1c42      	adds	r2, r0, #1
 800bbaa:	d101      	bne.n	800bbb0 <__sflush_r+0x74>
 800bbac:	682b      	ldr	r3, [r5, #0]
 800bbae:	b903      	cbnz	r3, 800bbb2 <__sflush_r+0x76>
 800bbb0:	6560      	str	r0, [r4, #84]	@ 0x54
 800bbb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbb4:	602f      	str	r7, [r5, #0]
 800bbb6:	b1b9      	cbz	r1, 800bbe8 <__sflush_r+0xac>
 800bbb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbbc:	4299      	cmp	r1, r3
 800bbbe:	d002      	beq.n	800bbc6 <__sflush_r+0x8a>
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	f7ff fb3d 	bl	800b240 <_free_r>
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	6363      	str	r3, [r4, #52]	@ 0x34
 800bbca:	e00d      	b.n	800bbe8 <__sflush_r+0xac>
 800bbcc:	2301      	movs	r3, #1
 800bbce:	4628      	mov	r0, r5
 800bbd0:	47b0      	blx	r6
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	1c50      	adds	r0, r2, #1
 800bbd6:	d1c9      	bne.n	800bb6c <__sflush_r+0x30>
 800bbd8:	682b      	ldr	r3, [r5, #0]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d0c6      	beq.n	800bb6c <__sflush_r+0x30>
 800bbde:	2b1d      	cmp	r3, #29
 800bbe0:	d001      	beq.n	800bbe6 <__sflush_r+0xaa>
 800bbe2:	2b16      	cmp	r3, #22
 800bbe4:	d11d      	bne.n	800bc22 <__sflush_r+0xe6>
 800bbe6:	602f      	str	r7, [r5, #0]
 800bbe8:	2000      	movs	r0, #0
 800bbea:	e021      	b.n	800bc30 <__sflush_r+0xf4>
 800bbec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbf0:	b21b      	sxth	r3, r3
 800bbf2:	e01a      	b.n	800bc2a <__sflush_r+0xee>
 800bbf4:	690f      	ldr	r7, [r1, #16]
 800bbf6:	2f00      	cmp	r7, #0
 800bbf8:	d0f6      	beq.n	800bbe8 <__sflush_r+0xac>
 800bbfa:	0793      	lsls	r3, r2, #30
 800bbfc:	bf18      	it	ne
 800bbfe:	2300      	movne	r3, #0
 800bc00:	680e      	ldr	r6, [r1, #0]
 800bc02:	bf08      	it	eq
 800bc04:	694b      	ldreq	r3, [r1, #20]
 800bc06:	1bf6      	subs	r6, r6, r7
 800bc08:	600f      	str	r7, [r1, #0]
 800bc0a:	608b      	str	r3, [r1, #8]
 800bc0c:	2e00      	cmp	r6, #0
 800bc0e:	ddeb      	ble.n	800bbe8 <__sflush_r+0xac>
 800bc10:	4633      	mov	r3, r6
 800bc12:	463a      	mov	r2, r7
 800bc14:	4628      	mov	r0, r5
 800bc16:	6a21      	ldr	r1, [r4, #32]
 800bc18:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800bc1c:	47e0      	blx	ip
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	dc07      	bgt.n	800bc32 <__sflush_r+0xf6>
 800bc22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc2a:	f04f 30ff 	mov.w	r0, #4294967295
 800bc2e:	81a3      	strh	r3, [r4, #12]
 800bc30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc32:	4407      	add	r7, r0
 800bc34:	1a36      	subs	r6, r6, r0
 800bc36:	e7e9      	b.n	800bc0c <__sflush_r+0xd0>
 800bc38:	dfbffffe 	.word	0xdfbffffe

0800bc3c <_fflush_r>:
 800bc3c:	b538      	push	{r3, r4, r5, lr}
 800bc3e:	690b      	ldr	r3, [r1, #16]
 800bc40:	4605      	mov	r5, r0
 800bc42:	460c      	mov	r4, r1
 800bc44:	b913      	cbnz	r3, 800bc4c <_fflush_r+0x10>
 800bc46:	2500      	movs	r5, #0
 800bc48:	4628      	mov	r0, r5
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	b118      	cbz	r0, 800bc56 <_fflush_r+0x1a>
 800bc4e:	6a03      	ldr	r3, [r0, #32]
 800bc50:	b90b      	cbnz	r3, 800bc56 <_fflush_r+0x1a>
 800bc52:	f7fe fb85 	bl	800a360 <__sinit>
 800bc56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d0f3      	beq.n	800bc46 <_fflush_r+0xa>
 800bc5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc60:	07d0      	lsls	r0, r2, #31
 800bc62:	d404      	bmi.n	800bc6e <_fflush_r+0x32>
 800bc64:	0599      	lsls	r1, r3, #22
 800bc66:	d402      	bmi.n	800bc6e <_fflush_r+0x32>
 800bc68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc6a:	f7fe fc70 	bl	800a54e <__retarget_lock_acquire_recursive>
 800bc6e:	4628      	mov	r0, r5
 800bc70:	4621      	mov	r1, r4
 800bc72:	f7ff ff63 	bl	800bb3c <__sflush_r>
 800bc76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc78:	4605      	mov	r5, r0
 800bc7a:	07da      	lsls	r2, r3, #31
 800bc7c:	d4e4      	bmi.n	800bc48 <_fflush_r+0xc>
 800bc7e:	89a3      	ldrh	r3, [r4, #12]
 800bc80:	059b      	lsls	r3, r3, #22
 800bc82:	d4e1      	bmi.n	800bc48 <_fflush_r+0xc>
 800bc84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc86:	f7fe fc63 	bl	800a550 <__retarget_lock_release_recursive>
 800bc8a:	e7dd      	b.n	800bc48 <_fflush_r+0xc>

0800bc8c <_sbrk_r>:
 800bc8c:	b538      	push	{r3, r4, r5, lr}
 800bc8e:	2300      	movs	r3, #0
 800bc90:	4d05      	ldr	r5, [pc, #20]	@ (800bca8 <_sbrk_r+0x1c>)
 800bc92:	4604      	mov	r4, r0
 800bc94:	4608      	mov	r0, r1
 800bc96:	602b      	str	r3, [r5, #0]
 800bc98:	f7f6 f87c 	bl	8001d94 <_sbrk>
 800bc9c:	1c43      	adds	r3, r0, #1
 800bc9e:	d102      	bne.n	800bca6 <_sbrk_r+0x1a>
 800bca0:	682b      	ldr	r3, [r5, #0]
 800bca2:	b103      	cbz	r3, 800bca6 <_sbrk_r+0x1a>
 800bca4:	6023      	str	r3, [r4, #0]
 800bca6:	bd38      	pop	{r3, r4, r5, pc}
 800bca8:	200008e8 	.word	0x200008e8

0800bcac <__assert_func>:
 800bcac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcae:	4614      	mov	r4, r2
 800bcb0:	461a      	mov	r2, r3
 800bcb2:	4b09      	ldr	r3, [pc, #36]	@ (800bcd8 <__assert_func+0x2c>)
 800bcb4:	4605      	mov	r5, r0
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	68d8      	ldr	r0, [r3, #12]
 800bcba:	b954      	cbnz	r4, 800bcd2 <__assert_func+0x26>
 800bcbc:	4b07      	ldr	r3, [pc, #28]	@ (800bcdc <__assert_func+0x30>)
 800bcbe:	461c      	mov	r4, r3
 800bcc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcc4:	9100      	str	r1, [sp, #0]
 800bcc6:	462b      	mov	r3, r5
 800bcc8:	4905      	ldr	r1, [pc, #20]	@ (800bce0 <__assert_func+0x34>)
 800bcca:	f000 f841 	bl	800bd50 <fiprintf>
 800bcce:	f000 f851 	bl	800bd74 <abort>
 800bcd2:	4b04      	ldr	r3, [pc, #16]	@ (800bce4 <__assert_func+0x38>)
 800bcd4:	e7f4      	b.n	800bcc0 <__assert_func+0x14>
 800bcd6:	bf00      	nop
 800bcd8:	200002dc 	.word	0x200002dc
 800bcdc:	0800c56d 	.word	0x0800c56d
 800bce0:	0800c53f 	.word	0x0800c53f
 800bce4:	0800c532 	.word	0x0800c532

0800bce8 <_calloc_r>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	fba1 5402 	umull	r5, r4, r1, r2
 800bcee:	b93c      	cbnz	r4, 800bd00 <_calloc_r+0x18>
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	f7ff fb17 	bl	800b324 <_malloc_r>
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	b928      	cbnz	r0, 800bd06 <_calloc_r+0x1e>
 800bcfa:	2600      	movs	r6, #0
 800bcfc:	4630      	mov	r0, r6
 800bcfe:	bd70      	pop	{r4, r5, r6, pc}
 800bd00:	220c      	movs	r2, #12
 800bd02:	6002      	str	r2, [r0, #0]
 800bd04:	e7f9      	b.n	800bcfa <_calloc_r+0x12>
 800bd06:	462a      	mov	r2, r5
 800bd08:	4621      	mov	r1, r4
 800bd0a:	f7fe fba2 	bl	800a452 <memset>
 800bd0e:	e7f5      	b.n	800bcfc <_calloc_r+0x14>

0800bd10 <__ascii_mbtowc>:
 800bd10:	b082      	sub	sp, #8
 800bd12:	b901      	cbnz	r1, 800bd16 <__ascii_mbtowc+0x6>
 800bd14:	a901      	add	r1, sp, #4
 800bd16:	b142      	cbz	r2, 800bd2a <__ascii_mbtowc+0x1a>
 800bd18:	b14b      	cbz	r3, 800bd2e <__ascii_mbtowc+0x1e>
 800bd1a:	7813      	ldrb	r3, [r2, #0]
 800bd1c:	600b      	str	r3, [r1, #0]
 800bd1e:	7812      	ldrb	r2, [r2, #0]
 800bd20:	1e10      	subs	r0, r2, #0
 800bd22:	bf18      	it	ne
 800bd24:	2001      	movne	r0, #1
 800bd26:	b002      	add	sp, #8
 800bd28:	4770      	bx	lr
 800bd2a:	4610      	mov	r0, r2
 800bd2c:	e7fb      	b.n	800bd26 <__ascii_mbtowc+0x16>
 800bd2e:	f06f 0001 	mvn.w	r0, #1
 800bd32:	e7f8      	b.n	800bd26 <__ascii_mbtowc+0x16>

0800bd34 <__ascii_wctomb>:
 800bd34:	4603      	mov	r3, r0
 800bd36:	4608      	mov	r0, r1
 800bd38:	b141      	cbz	r1, 800bd4c <__ascii_wctomb+0x18>
 800bd3a:	2aff      	cmp	r2, #255	@ 0xff
 800bd3c:	d904      	bls.n	800bd48 <__ascii_wctomb+0x14>
 800bd3e:	228a      	movs	r2, #138	@ 0x8a
 800bd40:	f04f 30ff 	mov.w	r0, #4294967295
 800bd44:	601a      	str	r2, [r3, #0]
 800bd46:	4770      	bx	lr
 800bd48:	2001      	movs	r0, #1
 800bd4a:	700a      	strb	r2, [r1, #0]
 800bd4c:	4770      	bx	lr
	...

0800bd50 <fiprintf>:
 800bd50:	b40e      	push	{r1, r2, r3}
 800bd52:	b503      	push	{r0, r1, lr}
 800bd54:	4601      	mov	r1, r0
 800bd56:	ab03      	add	r3, sp, #12
 800bd58:	4805      	ldr	r0, [pc, #20]	@ (800bd70 <fiprintf+0x20>)
 800bd5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd5e:	6800      	ldr	r0, [r0, #0]
 800bd60:	9301      	str	r3, [sp, #4]
 800bd62:	f000 f835 	bl	800bdd0 <_vfiprintf_r>
 800bd66:	b002      	add	sp, #8
 800bd68:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd6c:	b003      	add	sp, #12
 800bd6e:	4770      	bx	lr
 800bd70:	200002dc 	.word	0x200002dc

0800bd74 <abort>:
 800bd74:	2006      	movs	r0, #6
 800bd76:	b508      	push	{r3, lr}
 800bd78:	f000 f9fe 	bl	800c178 <raise>
 800bd7c:	2001      	movs	r0, #1
 800bd7e:	f7f5 ff94 	bl	8001caa <_exit>

0800bd82 <__sfputc_r>:
 800bd82:	6893      	ldr	r3, [r2, #8]
 800bd84:	b410      	push	{r4}
 800bd86:	3b01      	subs	r3, #1
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	6093      	str	r3, [r2, #8]
 800bd8c:	da07      	bge.n	800bd9e <__sfputc_r+0x1c>
 800bd8e:	6994      	ldr	r4, [r2, #24]
 800bd90:	42a3      	cmp	r3, r4
 800bd92:	db01      	blt.n	800bd98 <__sfputc_r+0x16>
 800bd94:	290a      	cmp	r1, #10
 800bd96:	d102      	bne.n	800bd9e <__sfputc_r+0x1c>
 800bd98:	bc10      	pop	{r4}
 800bd9a:	f000 b931 	b.w	800c000 <__swbuf_r>
 800bd9e:	6813      	ldr	r3, [r2, #0]
 800bda0:	1c58      	adds	r0, r3, #1
 800bda2:	6010      	str	r0, [r2, #0]
 800bda4:	7019      	strb	r1, [r3, #0]
 800bda6:	4608      	mov	r0, r1
 800bda8:	bc10      	pop	{r4}
 800bdaa:	4770      	bx	lr

0800bdac <__sfputs_r>:
 800bdac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdae:	4606      	mov	r6, r0
 800bdb0:	460f      	mov	r7, r1
 800bdb2:	4614      	mov	r4, r2
 800bdb4:	18d5      	adds	r5, r2, r3
 800bdb6:	42ac      	cmp	r4, r5
 800bdb8:	d101      	bne.n	800bdbe <__sfputs_r+0x12>
 800bdba:	2000      	movs	r0, #0
 800bdbc:	e007      	b.n	800bdce <__sfputs_r+0x22>
 800bdbe:	463a      	mov	r2, r7
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdc6:	f7ff ffdc 	bl	800bd82 <__sfputc_r>
 800bdca:	1c43      	adds	r3, r0, #1
 800bdcc:	d1f3      	bne.n	800bdb6 <__sfputs_r+0xa>
 800bdce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bdd0 <_vfiprintf_r>:
 800bdd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd4:	460d      	mov	r5, r1
 800bdd6:	4614      	mov	r4, r2
 800bdd8:	4698      	mov	r8, r3
 800bdda:	4606      	mov	r6, r0
 800bddc:	b09d      	sub	sp, #116	@ 0x74
 800bdde:	b118      	cbz	r0, 800bde8 <_vfiprintf_r+0x18>
 800bde0:	6a03      	ldr	r3, [r0, #32]
 800bde2:	b90b      	cbnz	r3, 800bde8 <_vfiprintf_r+0x18>
 800bde4:	f7fe fabc 	bl	800a360 <__sinit>
 800bde8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdea:	07d9      	lsls	r1, r3, #31
 800bdec:	d405      	bmi.n	800bdfa <_vfiprintf_r+0x2a>
 800bdee:	89ab      	ldrh	r3, [r5, #12]
 800bdf0:	059a      	lsls	r2, r3, #22
 800bdf2:	d402      	bmi.n	800bdfa <_vfiprintf_r+0x2a>
 800bdf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdf6:	f7fe fbaa 	bl	800a54e <__retarget_lock_acquire_recursive>
 800bdfa:	89ab      	ldrh	r3, [r5, #12]
 800bdfc:	071b      	lsls	r3, r3, #28
 800bdfe:	d501      	bpl.n	800be04 <_vfiprintf_r+0x34>
 800be00:	692b      	ldr	r3, [r5, #16]
 800be02:	b99b      	cbnz	r3, 800be2c <_vfiprintf_r+0x5c>
 800be04:	4629      	mov	r1, r5
 800be06:	4630      	mov	r0, r6
 800be08:	f000 f938 	bl	800c07c <__swsetup_r>
 800be0c:	b170      	cbz	r0, 800be2c <_vfiprintf_r+0x5c>
 800be0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be10:	07dc      	lsls	r4, r3, #31
 800be12:	d504      	bpl.n	800be1e <_vfiprintf_r+0x4e>
 800be14:	f04f 30ff 	mov.w	r0, #4294967295
 800be18:	b01d      	add	sp, #116	@ 0x74
 800be1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be1e:	89ab      	ldrh	r3, [r5, #12]
 800be20:	0598      	lsls	r0, r3, #22
 800be22:	d4f7      	bmi.n	800be14 <_vfiprintf_r+0x44>
 800be24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be26:	f7fe fb93 	bl	800a550 <__retarget_lock_release_recursive>
 800be2a:	e7f3      	b.n	800be14 <_vfiprintf_r+0x44>
 800be2c:	2300      	movs	r3, #0
 800be2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800be30:	2320      	movs	r3, #32
 800be32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be36:	2330      	movs	r3, #48	@ 0x30
 800be38:	f04f 0901 	mov.w	r9, #1
 800be3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800be40:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800bfec <_vfiprintf_r+0x21c>
 800be44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be48:	4623      	mov	r3, r4
 800be4a:	469a      	mov	sl, r3
 800be4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be50:	b10a      	cbz	r2, 800be56 <_vfiprintf_r+0x86>
 800be52:	2a25      	cmp	r2, #37	@ 0x25
 800be54:	d1f9      	bne.n	800be4a <_vfiprintf_r+0x7a>
 800be56:	ebba 0b04 	subs.w	fp, sl, r4
 800be5a:	d00b      	beq.n	800be74 <_vfiprintf_r+0xa4>
 800be5c:	465b      	mov	r3, fp
 800be5e:	4622      	mov	r2, r4
 800be60:	4629      	mov	r1, r5
 800be62:	4630      	mov	r0, r6
 800be64:	f7ff ffa2 	bl	800bdac <__sfputs_r>
 800be68:	3001      	adds	r0, #1
 800be6a:	f000 80a7 	beq.w	800bfbc <_vfiprintf_r+0x1ec>
 800be6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be70:	445a      	add	r2, fp
 800be72:	9209      	str	r2, [sp, #36]	@ 0x24
 800be74:	f89a 3000 	ldrb.w	r3, [sl]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	f000 809f 	beq.w	800bfbc <_vfiprintf_r+0x1ec>
 800be7e:	2300      	movs	r3, #0
 800be80:	f04f 32ff 	mov.w	r2, #4294967295
 800be84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be88:	f10a 0a01 	add.w	sl, sl, #1
 800be8c:	9304      	str	r3, [sp, #16]
 800be8e:	9307      	str	r3, [sp, #28]
 800be90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be94:	931a      	str	r3, [sp, #104]	@ 0x68
 800be96:	4654      	mov	r4, sl
 800be98:	2205      	movs	r2, #5
 800be9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be9e:	4853      	ldr	r0, [pc, #332]	@ (800bfec <_vfiprintf_r+0x21c>)
 800bea0:	f7fe fb5f 	bl	800a562 <memchr>
 800bea4:	9a04      	ldr	r2, [sp, #16]
 800bea6:	b9d8      	cbnz	r0, 800bee0 <_vfiprintf_r+0x110>
 800bea8:	06d1      	lsls	r1, r2, #27
 800beaa:	bf44      	itt	mi
 800beac:	2320      	movmi	r3, #32
 800beae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800beb2:	0713      	lsls	r3, r2, #28
 800beb4:	bf44      	itt	mi
 800beb6:	232b      	movmi	r3, #43	@ 0x2b
 800beb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bebc:	f89a 3000 	ldrb.w	r3, [sl]
 800bec0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bec2:	d015      	beq.n	800bef0 <_vfiprintf_r+0x120>
 800bec4:	4654      	mov	r4, sl
 800bec6:	2000      	movs	r0, #0
 800bec8:	f04f 0c0a 	mov.w	ip, #10
 800becc:	9a07      	ldr	r2, [sp, #28]
 800bece:	4621      	mov	r1, r4
 800bed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bed4:	3b30      	subs	r3, #48	@ 0x30
 800bed6:	2b09      	cmp	r3, #9
 800bed8:	d94b      	bls.n	800bf72 <_vfiprintf_r+0x1a2>
 800beda:	b1b0      	cbz	r0, 800bf0a <_vfiprintf_r+0x13a>
 800bedc:	9207      	str	r2, [sp, #28]
 800bede:	e014      	b.n	800bf0a <_vfiprintf_r+0x13a>
 800bee0:	eba0 0308 	sub.w	r3, r0, r8
 800bee4:	fa09 f303 	lsl.w	r3, r9, r3
 800bee8:	4313      	orrs	r3, r2
 800beea:	46a2      	mov	sl, r4
 800beec:	9304      	str	r3, [sp, #16]
 800beee:	e7d2      	b.n	800be96 <_vfiprintf_r+0xc6>
 800bef0:	9b03      	ldr	r3, [sp, #12]
 800bef2:	1d19      	adds	r1, r3, #4
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	9103      	str	r1, [sp, #12]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	bfbb      	ittet	lt
 800befc:	425b      	neglt	r3, r3
 800befe:	f042 0202 	orrlt.w	r2, r2, #2
 800bf02:	9307      	strge	r3, [sp, #28]
 800bf04:	9307      	strlt	r3, [sp, #28]
 800bf06:	bfb8      	it	lt
 800bf08:	9204      	strlt	r2, [sp, #16]
 800bf0a:	7823      	ldrb	r3, [r4, #0]
 800bf0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf0e:	d10a      	bne.n	800bf26 <_vfiprintf_r+0x156>
 800bf10:	7863      	ldrb	r3, [r4, #1]
 800bf12:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf14:	d132      	bne.n	800bf7c <_vfiprintf_r+0x1ac>
 800bf16:	9b03      	ldr	r3, [sp, #12]
 800bf18:	3402      	adds	r4, #2
 800bf1a:	1d1a      	adds	r2, r3, #4
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	9203      	str	r2, [sp, #12]
 800bf20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf24:	9305      	str	r3, [sp, #20]
 800bf26:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800bff0 <_vfiprintf_r+0x220>
 800bf2a:	2203      	movs	r2, #3
 800bf2c:	4650      	mov	r0, sl
 800bf2e:	7821      	ldrb	r1, [r4, #0]
 800bf30:	f7fe fb17 	bl	800a562 <memchr>
 800bf34:	b138      	cbz	r0, 800bf46 <_vfiprintf_r+0x176>
 800bf36:	2240      	movs	r2, #64	@ 0x40
 800bf38:	9b04      	ldr	r3, [sp, #16]
 800bf3a:	eba0 000a 	sub.w	r0, r0, sl
 800bf3e:	4082      	lsls	r2, r0
 800bf40:	4313      	orrs	r3, r2
 800bf42:	3401      	adds	r4, #1
 800bf44:	9304      	str	r3, [sp, #16]
 800bf46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf4a:	2206      	movs	r2, #6
 800bf4c:	4829      	ldr	r0, [pc, #164]	@ (800bff4 <_vfiprintf_r+0x224>)
 800bf4e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf52:	f7fe fb06 	bl	800a562 <memchr>
 800bf56:	2800      	cmp	r0, #0
 800bf58:	d03f      	beq.n	800bfda <_vfiprintf_r+0x20a>
 800bf5a:	4b27      	ldr	r3, [pc, #156]	@ (800bff8 <_vfiprintf_r+0x228>)
 800bf5c:	bb1b      	cbnz	r3, 800bfa6 <_vfiprintf_r+0x1d6>
 800bf5e:	9b03      	ldr	r3, [sp, #12]
 800bf60:	3307      	adds	r3, #7
 800bf62:	f023 0307 	bic.w	r3, r3, #7
 800bf66:	3308      	adds	r3, #8
 800bf68:	9303      	str	r3, [sp, #12]
 800bf6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf6c:	443b      	add	r3, r7
 800bf6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf70:	e76a      	b.n	800be48 <_vfiprintf_r+0x78>
 800bf72:	460c      	mov	r4, r1
 800bf74:	2001      	movs	r0, #1
 800bf76:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf7a:	e7a8      	b.n	800bece <_vfiprintf_r+0xfe>
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	f04f 0c0a 	mov.w	ip, #10
 800bf82:	4619      	mov	r1, r3
 800bf84:	3401      	adds	r4, #1
 800bf86:	9305      	str	r3, [sp, #20]
 800bf88:	4620      	mov	r0, r4
 800bf8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf8e:	3a30      	subs	r2, #48	@ 0x30
 800bf90:	2a09      	cmp	r2, #9
 800bf92:	d903      	bls.n	800bf9c <_vfiprintf_r+0x1cc>
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d0c6      	beq.n	800bf26 <_vfiprintf_r+0x156>
 800bf98:	9105      	str	r1, [sp, #20]
 800bf9a:	e7c4      	b.n	800bf26 <_vfiprintf_r+0x156>
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfa4:	e7f0      	b.n	800bf88 <_vfiprintf_r+0x1b8>
 800bfa6:	ab03      	add	r3, sp, #12
 800bfa8:	9300      	str	r3, [sp, #0]
 800bfaa:	462a      	mov	r2, r5
 800bfac:	4630      	mov	r0, r6
 800bfae:	4b13      	ldr	r3, [pc, #76]	@ (800bffc <_vfiprintf_r+0x22c>)
 800bfb0:	a904      	add	r1, sp, #16
 800bfb2:	f7fd fd8b 	bl	8009acc <_printf_float>
 800bfb6:	4607      	mov	r7, r0
 800bfb8:	1c78      	adds	r0, r7, #1
 800bfba:	d1d6      	bne.n	800bf6a <_vfiprintf_r+0x19a>
 800bfbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfbe:	07d9      	lsls	r1, r3, #31
 800bfc0:	d405      	bmi.n	800bfce <_vfiprintf_r+0x1fe>
 800bfc2:	89ab      	ldrh	r3, [r5, #12]
 800bfc4:	059a      	lsls	r2, r3, #22
 800bfc6:	d402      	bmi.n	800bfce <_vfiprintf_r+0x1fe>
 800bfc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfca:	f7fe fac1 	bl	800a550 <__retarget_lock_release_recursive>
 800bfce:	89ab      	ldrh	r3, [r5, #12]
 800bfd0:	065b      	lsls	r3, r3, #25
 800bfd2:	f53f af1f 	bmi.w	800be14 <_vfiprintf_r+0x44>
 800bfd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfd8:	e71e      	b.n	800be18 <_vfiprintf_r+0x48>
 800bfda:	ab03      	add	r3, sp, #12
 800bfdc:	9300      	str	r3, [sp, #0]
 800bfde:	462a      	mov	r2, r5
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	4b06      	ldr	r3, [pc, #24]	@ (800bffc <_vfiprintf_r+0x22c>)
 800bfe4:	a904      	add	r1, sp, #16
 800bfe6:	f7fe f80f 	bl	800a008 <_printf_i>
 800bfea:	e7e4      	b.n	800bfb6 <_vfiprintf_r+0x1e6>
 800bfec:	0800c66f 	.word	0x0800c66f
 800bff0:	0800c675 	.word	0x0800c675
 800bff4:	0800c679 	.word	0x0800c679
 800bff8:	08009acd 	.word	0x08009acd
 800bffc:	0800bdad 	.word	0x0800bdad

0800c000 <__swbuf_r>:
 800c000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c002:	460e      	mov	r6, r1
 800c004:	4614      	mov	r4, r2
 800c006:	4605      	mov	r5, r0
 800c008:	b118      	cbz	r0, 800c012 <__swbuf_r+0x12>
 800c00a:	6a03      	ldr	r3, [r0, #32]
 800c00c:	b90b      	cbnz	r3, 800c012 <__swbuf_r+0x12>
 800c00e:	f7fe f9a7 	bl	800a360 <__sinit>
 800c012:	69a3      	ldr	r3, [r4, #24]
 800c014:	60a3      	str	r3, [r4, #8]
 800c016:	89a3      	ldrh	r3, [r4, #12]
 800c018:	071a      	lsls	r2, r3, #28
 800c01a:	d501      	bpl.n	800c020 <__swbuf_r+0x20>
 800c01c:	6923      	ldr	r3, [r4, #16]
 800c01e:	b943      	cbnz	r3, 800c032 <__swbuf_r+0x32>
 800c020:	4621      	mov	r1, r4
 800c022:	4628      	mov	r0, r5
 800c024:	f000 f82a 	bl	800c07c <__swsetup_r>
 800c028:	b118      	cbz	r0, 800c032 <__swbuf_r+0x32>
 800c02a:	f04f 37ff 	mov.w	r7, #4294967295
 800c02e:	4638      	mov	r0, r7
 800c030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c032:	6823      	ldr	r3, [r4, #0]
 800c034:	6922      	ldr	r2, [r4, #16]
 800c036:	b2f6      	uxtb	r6, r6
 800c038:	1a98      	subs	r0, r3, r2
 800c03a:	6963      	ldr	r3, [r4, #20]
 800c03c:	4637      	mov	r7, r6
 800c03e:	4283      	cmp	r3, r0
 800c040:	dc05      	bgt.n	800c04e <__swbuf_r+0x4e>
 800c042:	4621      	mov	r1, r4
 800c044:	4628      	mov	r0, r5
 800c046:	f7ff fdf9 	bl	800bc3c <_fflush_r>
 800c04a:	2800      	cmp	r0, #0
 800c04c:	d1ed      	bne.n	800c02a <__swbuf_r+0x2a>
 800c04e:	68a3      	ldr	r3, [r4, #8]
 800c050:	3b01      	subs	r3, #1
 800c052:	60a3      	str	r3, [r4, #8]
 800c054:	6823      	ldr	r3, [r4, #0]
 800c056:	1c5a      	adds	r2, r3, #1
 800c058:	6022      	str	r2, [r4, #0]
 800c05a:	701e      	strb	r6, [r3, #0]
 800c05c:	6962      	ldr	r2, [r4, #20]
 800c05e:	1c43      	adds	r3, r0, #1
 800c060:	429a      	cmp	r2, r3
 800c062:	d004      	beq.n	800c06e <__swbuf_r+0x6e>
 800c064:	89a3      	ldrh	r3, [r4, #12]
 800c066:	07db      	lsls	r3, r3, #31
 800c068:	d5e1      	bpl.n	800c02e <__swbuf_r+0x2e>
 800c06a:	2e0a      	cmp	r6, #10
 800c06c:	d1df      	bne.n	800c02e <__swbuf_r+0x2e>
 800c06e:	4621      	mov	r1, r4
 800c070:	4628      	mov	r0, r5
 800c072:	f7ff fde3 	bl	800bc3c <_fflush_r>
 800c076:	2800      	cmp	r0, #0
 800c078:	d0d9      	beq.n	800c02e <__swbuf_r+0x2e>
 800c07a:	e7d6      	b.n	800c02a <__swbuf_r+0x2a>

0800c07c <__swsetup_r>:
 800c07c:	b538      	push	{r3, r4, r5, lr}
 800c07e:	4b29      	ldr	r3, [pc, #164]	@ (800c124 <__swsetup_r+0xa8>)
 800c080:	4605      	mov	r5, r0
 800c082:	6818      	ldr	r0, [r3, #0]
 800c084:	460c      	mov	r4, r1
 800c086:	b118      	cbz	r0, 800c090 <__swsetup_r+0x14>
 800c088:	6a03      	ldr	r3, [r0, #32]
 800c08a:	b90b      	cbnz	r3, 800c090 <__swsetup_r+0x14>
 800c08c:	f7fe f968 	bl	800a360 <__sinit>
 800c090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c094:	0719      	lsls	r1, r3, #28
 800c096:	d422      	bmi.n	800c0de <__swsetup_r+0x62>
 800c098:	06da      	lsls	r2, r3, #27
 800c09a:	d407      	bmi.n	800c0ac <__swsetup_r+0x30>
 800c09c:	2209      	movs	r2, #9
 800c09e:	602a      	str	r2, [r5, #0]
 800c0a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a8:	81a3      	strh	r3, [r4, #12]
 800c0aa:	e033      	b.n	800c114 <__swsetup_r+0x98>
 800c0ac:	0758      	lsls	r0, r3, #29
 800c0ae:	d512      	bpl.n	800c0d6 <__swsetup_r+0x5a>
 800c0b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0b2:	b141      	cbz	r1, 800c0c6 <__swsetup_r+0x4a>
 800c0b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0b8:	4299      	cmp	r1, r3
 800c0ba:	d002      	beq.n	800c0c2 <__swsetup_r+0x46>
 800c0bc:	4628      	mov	r0, r5
 800c0be:	f7ff f8bf 	bl	800b240 <_free_r>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0c6:	89a3      	ldrh	r3, [r4, #12]
 800c0c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c0cc:	81a3      	strh	r3, [r4, #12]
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	6063      	str	r3, [r4, #4]
 800c0d2:	6923      	ldr	r3, [r4, #16]
 800c0d4:	6023      	str	r3, [r4, #0]
 800c0d6:	89a3      	ldrh	r3, [r4, #12]
 800c0d8:	f043 0308 	orr.w	r3, r3, #8
 800c0dc:	81a3      	strh	r3, [r4, #12]
 800c0de:	6923      	ldr	r3, [r4, #16]
 800c0e0:	b94b      	cbnz	r3, 800c0f6 <__swsetup_r+0x7a>
 800c0e2:	89a3      	ldrh	r3, [r4, #12]
 800c0e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c0e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0ec:	d003      	beq.n	800c0f6 <__swsetup_r+0x7a>
 800c0ee:	4621      	mov	r1, r4
 800c0f0:	4628      	mov	r0, r5
 800c0f2:	f000 f882 	bl	800c1fa <__smakebuf_r>
 800c0f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0fa:	f013 0201 	ands.w	r2, r3, #1
 800c0fe:	d00a      	beq.n	800c116 <__swsetup_r+0x9a>
 800c100:	2200      	movs	r2, #0
 800c102:	60a2      	str	r2, [r4, #8]
 800c104:	6962      	ldr	r2, [r4, #20]
 800c106:	4252      	negs	r2, r2
 800c108:	61a2      	str	r2, [r4, #24]
 800c10a:	6922      	ldr	r2, [r4, #16]
 800c10c:	b942      	cbnz	r2, 800c120 <__swsetup_r+0xa4>
 800c10e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c112:	d1c5      	bne.n	800c0a0 <__swsetup_r+0x24>
 800c114:	bd38      	pop	{r3, r4, r5, pc}
 800c116:	0799      	lsls	r1, r3, #30
 800c118:	bf58      	it	pl
 800c11a:	6962      	ldrpl	r2, [r4, #20]
 800c11c:	60a2      	str	r2, [r4, #8]
 800c11e:	e7f4      	b.n	800c10a <__swsetup_r+0x8e>
 800c120:	2000      	movs	r0, #0
 800c122:	e7f7      	b.n	800c114 <__swsetup_r+0x98>
 800c124:	200002dc 	.word	0x200002dc

0800c128 <_raise_r>:
 800c128:	291f      	cmp	r1, #31
 800c12a:	b538      	push	{r3, r4, r5, lr}
 800c12c:	4605      	mov	r5, r0
 800c12e:	460c      	mov	r4, r1
 800c130:	d904      	bls.n	800c13c <_raise_r+0x14>
 800c132:	2316      	movs	r3, #22
 800c134:	6003      	str	r3, [r0, #0]
 800c136:	f04f 30ff 	mov.w	r0, #4294967295
 800c13a:	bd38      	pop	{r3, r4, r5, pc}
 800c13c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c13e:	b112      	cbz	r2, 800c146 <_raise_r+0x1e>
 800c140:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c144:	b94b      	cbnz	r3, 800c15a <_raise_r+0x32>
 800c146:	4628      	mov	r0, r5
 800c148:	f000 f830 	bl	800c1ac <_getpid_r>
 800c14c:	4622      	mov	r2, r4
 800c14e:	4601      	mov	r1, r0
 800c150:	4628      	mov	r0, r5
 800c152:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c156:	f000 b817 	b.w	800c188 <_kill_r>
 800c15a:	2b01      	cmp	r3, #1
 800c15c:	d00a      	beq.n	800c174 <_raise_r+0x4c>
 800c15e:	1c59      	adds	r1, r3, #1
 800c160:	d103      	bne.n	800c16a <_raise_r+0x42>
 800c162:	2316      	movs	r3, #22
 800c164:	6003      	str	r3, [r0, #0]
 800c166:	2001      	movs	r0, #1
 800c168:	e7e7      	b.n	800c13a <_raise_r+0x12>
 800c16a:	2100      	movs	r1, #0
 800c16c:	4620      	mov	r0, r4
 800c16e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c172:	4798      	blx	r3
 800c174:	2000      	movs	r0, #0
 800c176:	e7e0      	b.n	800c13a <_raise_r+0x12>

0800c178 <raise>:
 800c178:	4b02      	ldr	r3, [pc, #8]	@ (800c184 <raise+0xc>)
 800c17a:	4601      	mov	r1, r0
 800c17c:	6818      	ldr	r0, [r3, #0]
 800c17e:	f7ff bfd3 	b.w	800c128 <_raise_r>
 800c182:	bf00      	nop
 800c184:	200002dc 	.word	0x200002dc

0800c188 <_kill_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	2300      	movs	r3, #0
 800c18c:	4d06      	ldr	r5, [pc, #24]	@ (800c1a8 <_kill_r+0x20>)
 800c18e:	4604      	mov	r4, r0
 800c190:	4608      	mov	r0, r1
 800c192:	4611      	mov	r1, r2
 800c194:	602b      	str	r3, [r5, #0]
 800c196:	f7f5 fd78 	bl	8001c8a <_kill>
 800c19a:	1c43      	adds	r3, r0, #1
 800c19c:	d102      	bne.n	800c1a4 <_kill_r+0x1c>
 800c19e:	682b      	ldr	r3, [r5, #0]
 800c1a0:	b103      	cbz	r3, 800c1a4 <_kill_r+0x1c>
 800c1a2:	6023      	str	r3, [r4, #0]
 800c1a4:	bd38      	pop	{r3, r4, r5, pc}
 800c1a6:	bf00      	nop
 800c1a8:	200008e8 	.word	0x200008e8

0800c1ac <_getpid_r>:
 800c1ac:	f7f5 bd66 	b.w	8001c7c <_getpid>

0800c1b0 <__swhatbuf_r>:
 800c1b0:	b570      	push	{r4, r5, r6, lr}
 800c1b2:	460c      	mov	r4, r1
 800c1b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1b8:	4615      	mov	r5, r2
 800c1ba:	2900      	cmp	r1, #0
 800c1bc:	461e      	mov	r6, r3
 800c1be:	b096      	sub	sp, #88	@ 0x58
 800c1c0:	da0c      	bge.n	800c1dc <__swhatbuf_r+0x2c>
 800c1c2:	89a3      	ldrh	r3, [r4, #12]
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c1ca:	bf14      	ite	ne
 800c1cc:	2340      	movne	r3, #64	@ 0x40
 800c1ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c1d2:	2000      	movs	r0, #0
 800c1d4:	6031      	str	r1, [r6, #0]
 800c1d6:	602b      	str	r3, [r5, #0]
 800c1d8:	b016      	add	sp, #88	@ 0x58
 800c1da:	bd70      	pop	{r4, r5, r6, pc}
 800c1dc:	466a      	mov	r2, sp
 800c1de:	f000 f849 	bl	800c274 <_fstat_r>
 800c1e2:	2800      	cmp	r0, #0
 800c1e4:	dbed      	blt.n	800c1c2 <__swhatbuf_r+0x12>
 800c1e6:	9901      	ldr	r1, [sp, #4]
 800c1e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c1ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c1f0:	4259      	negs	r1, r3
 800c1f2:	4159      	adcs	r1, r3
 800c1f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1f8:	e7eb      	b.n	800c1d2 <__swhatbuf_r+0x22>

0800c1fa <__smakebuf_r>:
 800c1fa:	898b      	ldrh	r3, [r1, #12]
 800c1fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1fe:	079d      	lsls	r5, r3, #30
 800c200:	4606      	mov	r6, r0
 800c202:	460c      	mov	r4, r1
 800c204:	d507      	bpl.n	800c216 <__smakebuf_r+0x1c>
 800c206:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c20a:	6023      	str	r3, [r4, #0]
 800c20c:	6123      	str	r3, [r4, #16]
 800c20e:	2301      	movs	r3, #1
 800c210:	6163      	str	r3, [r4, #20]
 800c212:	b003      	add	sp, #12
 800c214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c216:	466a      	mov	r2, sp
 800c218:	ab01      	add	r3, sp, #4
 800c21a:	f7ff ffc9 	bl	800c1b0 <__swhatbuf_r>
 800c21e:	9f00      	ldr	r7, [sp, #0]
 800c220:	4605      	mov	r5, r0
 800c222:	4639      	mov	r1, r7
 800c224:	4630      	mov	r0, r6
 800c226:	f7ff f87d 	bl	800b324 <_malloc_r>
 800c22a:	b948      	cbnz	r0, 800c240 <__smakebuf_r+0x46>
 800c22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c230:	059a      	lsls	r2, r3, #22
 800c232:	d4ee      	bmi.n	800c212 <__smakebuf_r+0x18>
 800c234:	f023 0303 	bic.w	r3, r3, #3
 800c238:	f043 0302 	orr.w	r3, r3, #2
 800c23c:	81a3      	strh	r3, [r4, #12]
 800c23e:	e7e2      	b.n	800c206 <__smakebuf_r+0xc>
 800c240:	89a3      	ldrh	r3, [r4, #12]
 800c242:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c24a:	81a3      	strh	r3, [r4, #12]
 800c24c:	9b01      	ldr	r3, [sp, #4]
 800c24e:	6020      	str	r0, [r4, #0]
 800c250:	b15b      	cbz	r3, 800c26a <__smakebuf_r+0x70>
 800c252:	4630      	mov	r0, r6
 800c254:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c258:	f000 f81e 	bl	800c298 <_isatty_r>
 800c25c:	b128      	cbz	r0, 800c26a <__smakebuf_r+0x70>
 800c25e:	89a3      	ldrh	r3, [r4, #12]
 800c260:	f023 0303 	bic.w	r3, r3, #3
 800c264:	f043 0301 	orr.w	r3, r3, #1
 800c268:	81a3      	strh	r3, [r4, #12]
 800c26a:	89a3      	ldrh	r3, [r4, #12]
 800c26c:	431d      	orrs	r5, r3
 800c26e:	81a5      	strh	r5, [r4, #12]
 800c270:	e7cf      	b.n	800c212 <__smakebuf_r+0x18>
	...

0800c274 <_fstat_r>:
 800c274:	b538      	push	{r3, r4, r5, lr}
 800c276:	2300      	movs	r3, #0
 800c278:	4d06      	ldr	r5, [pc, #24]	@ (800c294 <_fstat_r+0x20>)
 800c27a:	4604      	mov	r4, r0
 800c27c:	4608      	mov	r0, r1
 800c27e:	4611      	mov	r1, r2
 800c280:	602b      	str	r3, [r5, #0]
 800c282:	f7f5 fd61 	bl	8001d48 <_fstat>
 800c286:	1c43      	adds	r3, r0, #1
 800c288:	d102      	bne.n	800c290 <_fstat_r+0x1c>
 800c28a:	682b      	ldr	r3, [r5, #0]
 800c28c:	b103      	cbz	r3, 800c290 <_fstat_r+0x1c>
 800c28e:	6023      	str	r3, [r4, #0]
 800c290:	bd38      	pop	{r3, r4, r5, pc}
 800c292:	bf00      	nop
 800c294:	200008e8 	.word	0x200008e8

0800c298 <_isatty_r>:
 800c298:	b538      	push	{r3, r4, r5, lr}
 800c29a:	2300      	movs	r3, #0
 800c29c:	4d05      	ldr	r5, [pc, #20]	@ (800c2b4 <_isatty_r+0x1c>)
 800c29e:	4604      	mov	r4, r0
 800c2a0:	4608      	mov	r0, r1
 800c2a2:	602b      	str	r3, [r5, #0]
 800c2a4:	f7f5 fd5f 	bl	8001d66 <_isatty>
 800c2a8:	1c43      	adds	r3, r0, #1
 800c2aa:	d102      	bne.n	800c2b2 <_isatty_r+0x1a>
 800c2ac:	682b      	ldr	r3, [r5, #0]
 800c2ae:	b103      	cbz	r3, 800c2b2 <_isatty_r+0x1a>
 800c2b0:	6023      	str	r3, [r4, #0]
 800c2b2:	bd38      	pop	{r3, r4, r5, pc}
 800c2b4:	200008e8 	.word	0x200008e8

0800c2b8 <_init>:
 800c2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ba:	bf00      	nop
 800c2bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2be:	bc08      	pop	{r3}
 800c2c0:	469e      	mov	lr, r3
 800c2c2:	4770      	bx	lr

0800c2c4 <_fini>:
 800c2c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2c6:	bf00      	nop
 800c2c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ca:	bc08      	pop	{r3}
 800c2cc:	469e      	mov	lr, r3
 800c2ce:	4770      	bx	lr
