[INF:CM0023] Creating log file ../../build/regression/EnumConst/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<58> s<57> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<55> c<2> s<54> l<1:1> el<1:15>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:14> el<2:19>
n<5> u<8> t<IntConst> p<9> l<2:21> el<2:22>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:21> el<2:22>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:21> el<2:22>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:21> el<2:22>
n<0> u<12> t<IntConst> p<13> l<2:23> el<2:24>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:23> el<2:24>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:23> el<2:24>
n<> u<16> t<Constant_range> p<17> c<11> l<2:21> el<2:24>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:20> el<2:25>
n<> u<18> t<Enum_base_type> p<45> c<7> s<31> l<2:14> el<2:25>
n<EXC_CAUSE_IRQ_SOFTWARE_M> u<19> t<StringConst> p<31> s<30> l<3:3> el<3:27>
n<> u<20> t<Number_1Tickb1> p<21> l<3:35> el<3:39>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:35> el<3:39>
n<> u<22> t<Constant_primary> p<23> c<21> l<3:35> el<3:39>
n<> u<23> t<Constant_expression> p<28> c<22> s<27> l<3:35> el<3:39>
n<5'd03> u<24> t<IntConst> p<25> l<3:41> el<3:46>
n<> u<25> t<Primary_literal> p<26> c<24> l<3:41> el<3:46>
n<> u<26> t<Constant_primary> p<27> c<25> l<3:41> el<3:46>
n<> u<27> t<Constant_expression> p<28> c<26> l<3:41> el<3:46>
n<> u<28> t<Constant_concatenation> p<29> c<23> l<3:34> el<3:47>
n<> u<29> t<Constant_primary> p<30> c<28> l<3:34> el<3:47>
n<> u<30> t<Constant_expression> p<31> c<29> l<3:34> el<3:47>
n<> u<31> t<Enum_name_declaration> p<45> c<19> s<44> l<3:3> el<3:47>
n<EXC_CAUSE_IRQ_TIMER_M> u<32> t<StringConst> p<44> s<43> l<4:3> el<4:24>
n<> u<33> t<Number_1Tickb1> p<34> l<4:35> el<4:39>
n<> u<34> t<Primary_literal> p<35> c<33> l<4:35> el<4:39>
n<> u<35> t<Constant_primary> p<36> c<34> l<4:35> el<4:39>
n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<4:35> el<4:39>
n<5'd07> u<37> t<IntConst> p<38> l<4:41> el<4:46>
n<> u<38> t<Primary_literal> p<39> c<37> l<4:41> el<4:46>
n<> u<39> t<Constant_primary> p<40> c<38> l<4:41> el<4:46>
n<> u<40> t<Constant_expression> p<41> c<39> l<4:41> el<4:46>
n<> u<41> t<Constant_concatenation> p<42> c<36> l<4:34> el<4:47>
n<> u<42> t<Constant_primary> p<43> c<41> l<4:34> el<4:47>
n<> u<43> t<Constant_expression> p<44> c<42> l<4:34> el<4:47>
n<> u<44> t<Enum_name_declaration> p<45> c<32> l<4:3> el<4:47>
n<> u<45> t<Data_type> p<47> c<18> s<46> l<2:9> el<5:2>
n<exc_cause_e> u<46> t<StringConst> p<47> l<5:3> el<5:14>
n<> u<47> t<Type_declaration> p<48> c<45> l<2:1> el<5:15>
n<> u<48> t<Data_declaration> p<49> c<47> l<2:1> el<5:15>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<2:1> el<5:15>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<2:1> el<5:15>
n<> u<51> t<Module_common_item> p<52> c<50> l<2:1> el<5:15>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<2:1> el<5:15>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<2:1> el<5:15>
n<> u<54> t<Module_item> p<55> c<53> l<2:1> el<5:15>
n<> u<55> t<Module_declaration> p<56> c<6> l<1:1> el<7:10>
n<> u<56> t<Description> p<57> c<55> l<1:1> el<7:10>
n<> u<57> t<Source_text> p<58> c<56> l<1:1> el<7:10>
n<> u<58> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/EnumConst/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/EnumConst/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/EnumConst/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiTypedef:
  \_enum_typespec: (exc_cause_e), line:2:1, endln:5:15, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@dut
    |vpiName:exc_cause_e
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10, parent:work@dut
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:14, endln:2:19
      |vpiRange:
      \_range: , line:2:21, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:21, endln:2:24
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (EXC_CAUSE_IRQ_SOFTWARE_M), line:3:3, endln:3:47
      |vpiName:EXC_CAUSE_IRQ_SOFTWARE_M
      |BIN:100011
      |vpiDecompile:{1'b1,5'd03}
      |vpiSize:6
    |vpiEnumConst:
    \_enum_const: (EXC_CAUSE_IRQ_TIMER_M), line:4:3, endln:4:47
      |vpiName:EXC_CAUSE_IRQ_TIMER_M
      |BIN:100111
      |vpiDecompile:{1'b1,5'd07}
      |vpiSize:6
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@dut
  |vpiParent:
  \_design: (work@dut)
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:7:10
  |vpiName:work@dut
  |vpiTypedef:
  \_enum_typespec: (exc_cause_e), line:2:1, endln:5:15, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/EnumConst/dut.sv | ${SURELOG_DIR}/build/regression/EnumConst/roundtrip/dut_000.sv | 0 | 7 | 

