# Project 2 - Creating custom IP for ZYNQ's processing system

Verilog Assign 1-4:  
"output wire [3:0] led,"

Verilog Assign Bonus:
output wire [5:0] led,

YouTube Links:

Part 1-

Part 2-

Part 3-

Part 4-

Part 5 (bonus) - 
