//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Apr  5 03:30:35 2012 (1333611035)
// Cuda compilation tools, release 4.2, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "/tmp/tmpxft_00002b7f_00000000-9_add.cpp3.i"
	.file	2 "add.cu"

.entry _Z3addiPfS_(
	.param .u32 _Z3addiPfS__param_0,
	.param .u64 _Z3addiPfS__param_1,
	.param .u64 _Z3addiPfS__param_2
)
{
	.reg .f32 	%f<4>;
	.reg .pred 	%p<2>;
	.reg .s32 	%r<9>;
	.reg .s64 	%rl<8>;


	ld.param.u32 	%r2, [_Z3addiPfS__param_0];
	ld.param.u64 	%rl3, [_Z3addiPfS__param_1];
	ld.param.u64 	%rl4, [_Z3addiPfS__param_2];
	cvta.to.global.u64 	%rl1, %rl4;
	cvta.to.global.u64 	%rl2, %rl3;
	.loc 2 6 1
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	.loc 2 7 1
	setp.lt.s32 	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	.loc 2 8 2
	ret;

BB0_2:
	.loc 2 7 1
	mul.wide.s32 	%rl5, %r1, 4;
	add.s64 	%rl6, %rl2, %rl5;
	add.s64 	%rl7, %rl1, %rl5;
	ld.global.f32 	%f1, [%rl7];
	ld.global.f32 	%f2, [%rl6];
	add.f32 	%f3, %f2, %f1;
	st.global.f32 	[%rl7], %f3;
	.loc 2 8 2
	ret;
}


