/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [34:0] _00_;
  wire [19:0] _01_;
  reg [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [33:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[71] & in_data[73]);
  assign celloutsig_1_0z = ~(in_data[156] & in_data[140]);
  assign celloutsig_0_13z = ~(in_data[77] | celloutsig_0_2z[4]);
  assign celloutsig_0_5z = ~celloutsig_0_2z[3];
  assign celloutsig_0_20z = ~celloutsig_0_15z[0];
  assign celloutsig_0_22z = ~celloutsig_0_11z[4];
  assign celloutsig_1_12z = celloutsig_1_9z[22:18] + { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_14z = { _00_[34:20], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z } + { in_data[69:68], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z };
  reg [19:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 20'h00000;
    else _11_ <= { celloutsig_0_2z[12:9], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z[2:1], celloutsig_0_1z[1] };
  assign { _00_[34:20], _01_[4:0] } = _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 10'h000;
    else _02_ <= in_data[147:138];
  assign celloutsig_1_19z = { celloutsig_1_13z[10:4], celloutsig_1_12z } & { in_data[101:100], _02_ };
  assign celloutsig_0_6z = celloutsig_0_2z[6:0] & { in_data[45:43], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[151:146], celloutsig_1_0z } / { 1'h1, in_data[129:126], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_6z = { _02_[8:7], celloutsig_1_1z } / { 1'h1, in_data[131], in_data[96] };
  assign celloutsig_1_5z = celloutsig_1_2z > celloutsig_1_2z;
  assign celloutsig_1_1z = in_data[130:110] <= in_data[128:108];
  assign celloutsig_1_8z = { in_data[173:158], celloutsig_1_0z, celloutsig_1_6z } <= { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, _02_, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[70:64] != { celloutsig_0_1z[1], celloutsig_0_1z[2:1], celloutsig_0_1z[1], celloutsig_0_1z[2:1], celloutsig_0_1z[1] };
  assign celloutsig_1_13z = - { celloutsig_1_4z[11:2], celloutsig_1_6z };
  assign celloutsig_0_21z = - { in_data[37:35], celloutsig_0_17z };
  assign celloutsig_0_2z = - { in_data[70:60], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z[2:1], celloutsig_0_1z[1], celloutsig_0_0z };
  assign celloutsig_1_9z = - { celloutsig_1_2z[6:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_7z } | { celloutsig_0_14z[17:10], celloutsig_0_3z };
  assign celloutsig_1_18z = | celloutsig_1_9z[18:16];
  assign celloutsig_0_7z = | { in_data[9:8], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_10z = | celloutsig_0_6z;
  assign celloutsig_1_7z = | celloutsig_1_4z[25:18];
  assign celloutsig_0_4z = ~^ celloutsig_0_2z[10:2];
  assign celloutsig_0_9z = ~^ { _00_[25:20], _01_[4:1] };
  assign celloutsig_0_12z = ~^ { _00_[25:23], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_15z[7:6], celloutsig_0_10z, celloutsig_0_5z } ~^ { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[172:142], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[148:115];
  assign celloutsig_0_11z = { celloutsig_0_6z[6:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z } ^ celloutsig_0_2z[15:8];
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_17z } ^ { celloutsig_0_3z, celloutsig_0_1z[2:1], celloutsig_0_1z[1], celloutsig_0_5z };
  assign celloutsig_0_24z = celloutsig_0_21z ^ { _00_[27], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z[2:1] = { in_data[85], celloutsig_0_0z } & { in_data[25], celloutsig_0_0z };
  assign _00_[19:0] = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_10z };
  assign _01_[19:5] = _00_[34:20];
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { out_data[128], out_data[107:96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
