m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/simulation/modelsim
vadder
Z1 !s110 1756228853
!i10b 1
!s100 jXE67fZjiCj2W4l?`i:H?0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0G>B@U4McePA_zM7^TD;Z0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1722889559
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v
!i122 13
L0 4 8
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1756228853.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components
Z8 tCvgOpt 0
valu
R1
!i10b 1
!s100 n9fJ1E7W1CeMJ[h^EVnZ`3
R2
IO:jOZUd6UJkVXh]<OF4VU0
R3
R0
w1756147283
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v
!i122 12
L0 45 45
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu.v|
!i113 1
R6
R7
R8
valu_decoder
R1
!i10b 1
!s100 >WO0d@OfnEU=CedE<l9B02
R2
I_Z;nncZkUdMJbaZnebC752
R3
R0
w1751003541
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v
!i122 11
L0 3 28
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/alu_decoder.v|
!i113 1
R6
R7
R8
vcontroller
R1
!i10b 1
!s100 bOO^L=@IhoEhmGXSQ=0:`2
R2
IYJQGg_hZ9QhB5<7[cJ;Rf1
R3
R0
w1751003538
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v
!i122 10
L0 2 26
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/controller.v|
!i113 1
R6
R7
R8
vdata_mem
R1
!i10b 1
!s100 cSgAMTM]e`<Hged1CI=SB3
R2
IX;R9JgGVG3L<WbSA;0cz>3
R3
R0
w1722889553
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v
!i122 2
L0 4 19
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/data_mem.v|
!i113 1
R6
Z9 !s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code
R8
vdatapath
R1
!i10b 1
!s100 dY48IBIjBTF=[nOTJNQbj2
R2
I_2Pi<@[a]JT43Vl@EY;?@1
R3
R0
Z10 w1751003540
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v
!i122 9
L0 3 60
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/datapath.v|
!i113 1
R6
R7
R8
vimm_extend
R1
!i10b 1
!s100 69lXmke<ndl]O]XCY=Zgg2
R2
I`W^1Y_`5h5>gz:[ji00nA1
R3
R0
R10
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v
!i122 8
L0 6 26
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/imm_extend.v|
!i113 1
R6
R7
R8
vinstr_mem
R1
!i10b 1
!s100 CHSlBPdcgJF_kK9ZZ1U;71
R2
IehVkf?m05_c9jU:4Gl@lo1
R3
R0
w1756228718
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v
!i122 14
L0 3 19
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/instr_mem.v|
!i113 1
R6
R9
R8
vmain_decoder
R1
!i10b 1
!s100 <n>223OMDETLIKX?2f5[43
R2
I:bcMLK1ZSAGg3]mOO^SSn0
R3
R0
w1751482125
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v
!i122 7
L0 56 42
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/main_decoder.v|
!i113 1
R6
R7
R8
vmux2
R1
!i10b 1
!s100 O<Ld`3jD6QL?6PIEe_QAk1
R2
I7iP;RTR<E=7N<f0JDe3<<1
R3
R0
w1722889625
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v
!i122 6
Z11 L0 4 9
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux2.v|
!i113 1
R6
R7
R8
vmux4
R1
!i10b 1
!s100 V4YdM>hK^I8CMb?cH8Cej3
R2
ISA[0R9b2oeb08AThg;CD>2
R3
R0
w1722889634
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v
!i122 5
R11
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/mux4.v|
!i113 1
R6
R7
R8
vreg_file
R1
!i10b 1
!s100 z2]InGk0[gjzdlc7_WWYI1
R2
Im6Pm6^P^mo35[O0=MZE8@0
R3
R0
w1722889641
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v
!i122 4
L0 8 27
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reg_file.v|
!i113 1
R6
R7
R8
vreset_ff
R1
!i10b 1
!s100 c1I5T0L8]]ZK0dn2hg0_F0
R2
IojahE:0_OoS[X87SlIaeT3
R3
R0
w1722889645
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v
!i122 3
L0 4 12
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/components/reset_ff.v|
!i113 1
R6
R7
R8
vriscv_cpu
Z12 !s110 1756228852
!i10b 1
!s100 ?MZWTANOz:<?@2n_>LhY13
R2
IiNFEWFdgcIFEIWbQokDL]1
R3
R0
w1751003539
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v
!i122 1
L0 3 68
R4
r1
!s85 0
31
Z13 !s108 1756228852.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/riscv_cpu.v|
!i113 1
R6
R9
R8
vt1c_riscv_cpu
R12
!i10b 1
!s100 oD6?=SeKU0SnTObcXJl:K1
R2
IahU2[M7FSIMMkFOhFEjog2
R3
R0
w1750939854
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v
!i122 0
L0 4 25
R4
r1
!s85 0
31
R13
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/code/t1c_riscv_cpu.v|
!i113 1
R6
R9
R8
vtb
R1
!i10b 1
!s100 3lMj:0B^XkCNJJiBLB9Bo0
R2
ICCA^FB^AS76i?N6KO2oh52
R3
R0
w1756217976
8/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v
!i122 15
L0 3 532
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test|/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test/tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/t1c_riscv_cpu/.test
R8
