<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for a Control and Status Registers (CSR) Architecture for Microcomputer Buses</title>
  <title type="main" format="text/plain">IEEE Standard for a Control and Status Registers (CSR) Architecture for Microcomputer Buses</title>
  <uri type="src">https://ieeexplore.ieee.org/document/1032653</uri>
  <docidentifier type="IEEE">IEEE Std 1212-2001 (Revision of IEEE Std 1212-1994)</docidentifier>
  <docidentifier type="ISBN">978-0-7381-3100-9</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2002.94127</docidentifier>
  <docnumber>1212-2001</docnumber>
  <date type="created">
    <on>2002</on>
  </date>
  <date type="published">
    <on>2016-09-13</on>
  </date>
  <date type="issued">
    <on>2001-12-06</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>Piscataway</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Administratively withdrawn January 2007 A common bus architecture (which includes functional components--modules, nodes,and units--and their address space, transaction set, CSRs, and configuration information) suitablefor both parallel and serial buses is provided in this standard. Bus bridges are enabled by the archi-tecture, but their details are beyond its scope. Configuration information is self- administered byvendors and organizations based upon IEEE Registration Authority company_id.</abstract>
  <copyright>
    <from>2002</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>address space</keyword>
  <keyword>architecture</keyword>
  <keyword>bus</keyword>
  <keyword>computer</keyword>
  <keyword>CSR</keyword>
  <keyword>interconnect</keyword>
  <keyword>microprocessor</keyword>
  <keyword>register</keyword>
  <keyword>transaction set</keyword>
</bibdata>